
ad_nios.elf:     file format elf32-littlenios2
ad_nios.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x008001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x000137c8 memsz 0x00013928 flags rwx

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000f084  008001b8  008001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000003d0  0080f23c  0080f23c  0001023c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000041dc  0080f60c  0080f60c  0001060c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000160  008137e8  008137e8  000147e8  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000147e8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000f88  00000000  00000000  00014810  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00026d19  00000000  00000000  00015798  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000aa55  00000000  00000000  0003c4b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000b2a9  00000000  00000000  00046f06  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001fe8  00000000  00000000  000521b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000375a  00000000  00000000  00054198  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00011e84  00000000  00000000  000578f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000050  00000000  00000000  00069778  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b10  00000000  00000000  000697c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0006dd2b  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  0006dd2e  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  0006dd31  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0006dd32  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0006dd33  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0006dd37  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0006dd3b  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000004  00000000  00000000  0006dd3f  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000004  00000000  00000000  0006dd43  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000004  00000000  00000000  0006dd47  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 0000000a  00000000  00000000  0006dd4b  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000021  00000000  00000000  0006dd55  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     0005489f  00000000  00000000  0006dd76  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
008001b8 l    d  .text	00000000 .text
0080f23c l    d  .rodata	00000000 .rodata
0080f60c l    d  .rwdata	00000000 .rwdata
008137e8 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../ad_nios_bsp//obj/HAL/src/crt0.o
008001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00800094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 var.c
00000000 l    df *ABS*	00000000 sf_atan.c
0080f2b4 l     O .rodata	00000010 atanlo
0080f2a4 l     O .rodata	00000010 atanhi
00000000 l    df *ABS*	00000000 sf_fabs.c
00000000 l    df *ABS*	00000000 fp-bit.c
008009f4 l     F .text	000001f4 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00801c7c l     F .text	00000034 __sprint_r
0080f32a l     O .rodata	00000010 blanks.3515
0080f33a l     O .rodata	00000010 zeroes.3516
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00803c40 l     F .text	00000208 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0080567c l     F .text	00000008 __fp_lock
00805684 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
00811b8c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
0080f370 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
0080f4b8 l     O .rodata	0000000c p05.2435
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00809a50 l     F .text	00000354 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0080a2f8 l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0080a5a4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0080a6bc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0080a6e8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0080aaac l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0080ab9c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0080ad64 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0081378c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
0080afe4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0080b120 l     F .text	00000038 alt_dev_reg
00812548 l     O .rwdata	000000c8 epcs
00812610 l     O .rwdata	00001060 jtag
00813670 l     O .rwdata	000000c4 rs232
00813734 l     O .rwdata	00000028 altera_hostfs
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
0080b224 l     F .text	00000038 alt_flash_device_register
0080b2b0 l     F .text	0000028c alt_epcs_flash_query
0080b53c l     F .text	000000e8 alt_epcs_flash_memcmp
0080b910 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_fifo_util.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0080c2c8 l     F .text	00000204 altera_avalon_jtag_uart_irq
0080c4cc l     F .text	000000a4 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0080cb08 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0080cdbc l     F .text	00000098 altera_avalon_uart_irq
0080ce54 l     F .text	000000d8 altera_avalon_uart_rxirq
0080cf2c l     F .text	0000013c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0080d0bc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0080d310 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_hostfs.c
008137cc l     O .rwdata	00000004 hcinfo.2311
008137c0 l     O .rwdata	00000004 hcinfo.2324
008137b4 l     O .rwdata	00000004 hcinfo.2333
008137a8 l     O .rwdata	00000004 hcinfo.2346
0081379c l     O .rwdata	00000004 hcinfo.2359
00813790 l     O .rwdata	00000004 hcinfo.2385
00000000 l    df *ABS*	00000000 epcs_commands.c
0080db8c l     F .text	00000038 epcs_test_wip
0080dbc4 l     F .text	00000038 epcs_await_wip_released
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0080e3bc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_fs_reg.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0080e5e8 l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0080e720 l     F .text	00000050 alt_get_errno
0080e770 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00807fd4 g     F .text	00000074 _mprec_log10
0080b884 g     F .text	0000008c alt_epcs_flash_get_info
008080c4 g     F .text	00000084 __any_on
00808dc0 g     F .text	00000064 _isatty_r
0080f3a0 g     O .rodata	00000028 __mprec_tinytens
0080acbc g     F .text	00000068 alt_main
00801bd0 g     F .text	00000044 __ashldi3
00813848 g     O .bss	00000100 alt_irq
00808e24 g     F .text	0000006c _lseek_r
0080be34 g     F .text	00000058 altera_avalon_fifo_write_almostfull
00809e58 g     F .text	0000005c __eqdf2
00813948 g       *ABS*	00000000 __alt_heap_start
00801c40 g     F .text	0000003c printf
008088e8 g     F .text	0000005c __sseek
0080570c g     F .text	0000010c __sinit
008063a4 g     F .text	0000009c _setlocale_r
00805698 g     F .text	00000064 __sfmoreglue
0080ad44 g     F .text	00000020 __malloc_unlock
0080d508 g     F .text	0000016c alt_hostfs_open
00800e1c g     F .text	0000013c __divsf3
00806f9c g     F .text	00000128 memmove
0080bbb4 g     F .text	00000098 altera_avalon_fifo_init
008056fc g     F .text	00000010 _cleanup
0080bee4 g     F .text	00000058 altera_avalon_fifo_write_fifo
008071a0 g     F .text	000000a8 _Balloc
00809f10 g     F .text	00000064 __gtdf2
00000000  w      *UND*	00000000 __errno
0080dbfc g     F .text	000000f8 epcs_sector_erase
00000000 g     F .entry	00000000 __reset
0080c07c g     F .text	00000028 altera_avalon_fifo_read_backpressure
00808d58 g     F .text	00000068 _fstat_r
00813804 g     O .bss	00000004 errno
00801490 g     F .text	00000038 __make_dp
00801838 g     F .text	0000002c __make_fp
00813810 g     O .bss	00000004 alt_argv
0081b75c g       *ABS*	00000000 _gp
0080afb4 g     F .text	00000030 usleep
00800c34 g     F .text	00000058 __subsf3
0080bd80 g     F .text	0000005c altera_avalon_fifo_clear_event
008123c8 g     O .rwdata	00000180 alt_fd_list
0080d850 g     F .text	000000b8 alt_hostfs_seek
0080de38 g     F .text	00000068 epcs_write_status_register
0080ed54 g     F .text	00000090 alt_find_dev
00806ea4 g     F .text	000000f8 memcpy
0080568c g     F .text	0000000c _cleanup_r
0080a034 g     F .text	000000d4 __floatsidf
0080e564 g     F .text	00000084 alt_fs_reg
0080e6a8 g     F .text	00000078 alt_io_redirect
00809fd8 g     F .text	0000005c __ltdf2
0080ba18 g     F .text	00000104 alt_epcs_flash_write_block
00807f30 g     F .text	000000a4 __ratio
0080c6cc g     F .text	00000218 altera_avalon_jtag_uart_read
00801c14 g     F .text	0000002c _printf_r
0080a418 g     F .text	00000008 __udivsi3
0080aafc g     F .text	000000a0 isatty
0080f3f0 g     O .rodata	000000c8 __mprec_tens
00806440 g     F .text	0000000c __locale_charset
00813800 g     O .bss	00000004 __malloc_top_pad
00813764 g     O .rwdata	00000004 __mb_cur_max
0080644c g     F .text	0000000c _localeconv_r
008075a0 g     F .text	0000003c __i2b
00805d60 g     F .text	000004e4 __sfvwrite_r
008087a8 g     F .text	00000064 _sbrk_r
0080d6e0 g     F .text	000000b8 alt_hostfs_read
008009e4 g     F .text	00000010 fabsf
00808e90 g     F .text	0000006c _read_r
00811f8c g     O .rwdata	0000000c __lc_ctype
00813780 g     O .rwdata	00000004 alt_max_fd
00801a88 g     F .text	00000104 __unpack_d
00808c08 g     F .text	0000013c _fclose_r
0080564c g     F .text	00000030 fflush
008137fc g     O .bss	00000004 __malloc_max_sbrked_mem
00800fb4 g     F .text	00000044 __extendsfdf2
008137e8 g     O .bss	00000004 fifo_flag
00809da4 g     F .text	00000054 __adddf3
0080b9a4 g     F .text	00000074 alt_epcs_flash_erase_block
00807ca4 g     F .text	00000148 __b2d
008094c4 g     F .text	0000058c __umoddi3
0080abec g     F .text	000000d0 lseek
0081375c g     O .rwdata	00000004 _global_impure_ptr
0080e0fc g     F .text	00000058 epcs_exit_4_bytes_mode
00808148 g     F .text	000005fc _realloc_r
00813948 g       *ABS*	00000000 __bss_end
0080a9bc g     F .text	000000f0 alt_iic_isr_register
0080ea28 g     F .text	00000104 alt_tick
00808efc g     F .text	000005c8 __udivdi3
0080f3c8 g     O .rodata	00000028 __mprec_bigtens
00807384 g     F .text	00000104 __s2b
0080a1dc g     F .text	0000011c __floatunsidf
00807a44 g     F .text	00000058 __mcmp
0080cd14 g     F .text	000000a8 altera_avalon_uart_init
00805924 g     F .text	00000018 __fp_lock_all
0080a970 g     F .text	0000004c alt_ic_irq_enabled
0080e990 g     F .text	00000098 alt_alarm_stop
00813808 g     O .bss	00000004 alt_irq_active
0080d674 g     F .text	0000006c alt_hostfs_close
008000ec g     F .exceptions	000000cc alt_irq_handler
008123a0 g     O .rwdata	00000028 alt_dev_null
008016b4 g     F .text	000000c8 __unpack_f
00807488 g     F .text	00000068 __hi0bits
0080a108 g     F .text	000000d4 __fixdfsi
0080bddc g     F .text	00000058 altera_avalon_fifo_write_ienable
0080bcf0 g     F .text	0000002c altera_avalon_fifo_read_almostempty
00813778 g     O .rwdata	00000008 alt_dev_list
0080b034 g     F .text	000000ec write
00800f58 g     F .text	0000005c __gtsf2
0080a738 g     F .text	000000ac fstat
00801b8c g     F .text	00000044 __lshrdi3
008077bc g     F .text	0000012c __pow5mult
008137f4 g     O .bss	00000004 __nlocale_changed
0080a420 g     F .text	00000008 __umodsi3
0080dfbc g     F .text	00000068 epcs_read_electronic_signature
00813948 g       *ABS*	00000000 end
00801588 g     F .text	0000012c __pack_f
0080d360 g     F .text	000001a8 altera_avalon_uart_write
0080c208 g     F .text	000000c0 altera_avalon_jtag_uart_init
0080bd1c g     F .text	0000003c altera_avalon_fifo_read_event
01000000 g       *ABS*	00000000 __alt_stack_pointer
0080cb7c g     F .text	00000088 alt_avalon_timer_sc_init
0080cc64 g     F .text	00000060 altera_avalon_uart_write_fd
0080a428 g     F .text	000000ac __clzsi2
0080ccc4 g     F .text	00000050 altera_avalon_uart_close_fd
0080c8e4 g     F .text	00000224 altera_avalon_jtag_uart_write
00805914 g     F .text	00000004 __sfp_lock_acquire
0080bfa8 g     F .text	0000004c altera_avalon_fifo_read_fifo
00806dac g     F .text	000000f8 memchr
00801cb0 g     F .text	00001df8 ___vfprintf_internal_r
00805a90 g     F .text	000002d0 _free_r
0080f060 g     F .text	000001a0 __call_exitprocs
008137f0 g     O .bss	00000004 __mlocale_changed
00813768 g     O .rwdata	00000004 __malloc_sbrk_base
008001b8 g     F .text	00000048 _start
00813818 g     O .bss	00000004 _alt_tick_rate
008078e8 g     F .text	0000015c __lshift
0080eb4c g     F .text	00000208 alt_avalon_spi_command
0081381c g     O .bss	00000004 _alt_nticks
0080adb4 g     F .text	000000f0 read
0080b18c g     F .text	00000098 alt_sys_init
008075dc g     F .text	000001e0 __multiply
0080c570 g     F .text	00000068 altera_avalon_jtag_uart_close
00813820 g     O .bss	00000028 __malloc_current_mallinfo
00807dec g     F .text	00000144 __d2b
0080db30 g     F .text	0000005c epcs_read_status_register
0080c0a4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0080eef8 g     F .text	000000b4 alt_get_fd
0080e294 g     F .text	00000128 alt_busy_sleep
0080a4d4 g     F .text	000000d0 __fpcmp_parts_d
00808ba4 g     F .text	00000064 _close_r
0080e024 g     F .text	00000080 epcs_read_device_id
0080efe4 g     F .text	0000007c memcmp
0080c164 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00813948 g       *ABS*	00000000 __alt_stack_base
0080c1b4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00803acc g     F .text	00000174 __swsetup_r
0080bc4c g     F .text	0000003c altera_avalon_fifo_read_status
008012dc g     F .text	000001b4 __divdf3
00805818 g     F .text	000000fc __sfp
00808048 g     F .text	0000007c __copybits
00811f98 g     O .rwdata	00000408 __malloc_av_
00805920 g     F .text	00000004 __sinit_lock_release
00800ff8 g     F .text	000002e4 __muldf3
0080880c g     F .text	00000054 __sread
0080f2c4 g     O .rodata	00000010 __thenan_sf
0080c050 g     F .text	0000002c altera_avalon_fifo_read_other_info
0080ede4 g     F .text	00000114 alt_find_file
0080e40c g     F .text	000000a0 alt_dev_llist_insert
0080ad24 g     F .text	00000020 __malloc_lock
0080af04 g     F .text	000000b0 sbrk
00805464 g     F .text	000001e8 _fflush_r
00808ae8 g     F .text	000000bc _calloc_r
008137d8 g     O .rwdata	00000008 alt_flash_dev_list
008137e8 g       *ABS*	00000000 __bss_start
008070c4 g     F .text	000000dc memset
00800200 g     F .text	00000414 main
00813814 g     O .bss	00000004 alt_envp
008137f8 g     O .bss	00000004 __malloc_max_total_mem
0080c104 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0080bd58 g     F .text	00000028 altera_avalon_fifo_read_level
00808944 g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
00808d44 g     F .text	00000014 fclose
008014c8 g     F .text	00000060 __truncdfsf2
00800614 g     F .text	00000028 fifo_isr
00803e48 g     F .text	0000161c _dtoa_r
00806628 g     F .text	00000784 _malloc_r
00813784 g     O .rwdata	00000004 alt_errno
00806244 g     F .text	000000a8 _fwalk
0080a36c g     F .text	00000050 __divsi3
0080f2d4 g     O .rodata	00000014 __thenan_df
00805954 g     F .text	0000013c _malloc_trim_r
00800c8c g     F .text	00000190 __mulsf3
0080b624 g     F .text	00000260 alt_epcs_flash_write
0080894c g     F .text	000000a4 strcmp
00809eb4 g     F .text	0000005c __nedf2
0080b158 g     F .text	00000034 alt_irq_init
0080aea4 g     F .text	00000060 alt_release_fd
0080f4c4 g     O .rodata	00000100 __clz_tab
008137ec g     O .bss	00000004 _PathLocale
00808a7c g     F .text	0000006c _write_r
00806458 g     F .text	0000001c setlocale
00813760 g     O .rwdata	00000004 _impure_ptr
0081380c g     O .bss	00000004 alt_argc
00800020 g       .exceptions	00000000 alt_irq_entry
0080f60c g     O .rwdata	00002580 var
00807c44 g     F .text	00000060 __ulp
00808744 g     F .text	00000038 __isinfd
0080593c g     F .text	00000018 __fp_unlock_all
00813770 g     O .rwdata	00000008 alt_fs_list
0080d798 g     F .text	000000b8 alt_hostfs_write
00806474 g     F .text	0000000c localeconv
0080dcf4 g     F .text	000000f4 epcs_read_buffer
0080b25c g     F .text	00000054 alt_epcs_flash_init
0080bff4 g     F .text	0000005c altera_avalon_fifo_write_other_info
0080a7e4 g     F .text	00000050 alt_ic_isr_register
008137e8 g       *ABS*	00000000 _edata
0080cc04 g     F .text	00000060 altera_avalon_uart_read_fd
00813948 g       *ABS*	00000000 _end
0080e4ac g     F .text	00000068 alt_flash_open_dev
0080c5d8 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0080a8d0 g     F .text	000000a0 alt_ic_irq_disable
0080e0a4 g     F .text	00000058 epcs_enter_4_bytes_mode
00808860 g     F .text	00000088 __swrite
0081376c g     O .rwdata	00000004 __malloc_trim_threshold
0080eb2c g     F .text	00000020 altera_nios2_qsys_irq_init
0080efac g     F .text	00000038 exit
008062ec g     F .text	000000b8 _fwalk_reent
00807a9c g     F .text	000001a8 __mdiff
0080e514 g     F .text	00000050 alt_flash_close_dev
0080a3bc g     F .text	0000005c __modsi3
0080bc88 g     F .text	0000003c altera_avalon_fifo_read_ienable
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00805918 g     F .text	00000004 __sfp_lock_release
0080063c g     F .text	000003a8 atanf
00800000 g       *ABS*	00000000 __alt_mem_sdram
0080d068 g     F .text	00000054 altera_avalon_uart_close
0080177c g     F .text	000000bc __fpcmp_parts_f
0080f200 g     F .text	0000003c _exit
0080877c g     F .text	0000002c __isnand
0080e154 g     F .text	00000140 alt_alarm_start
00801528 g     F .text	00000060 __muldi3
0080bcc4 g     F .text	0000002c altera_avalon_fifo_read_almostfull
00806480 g     F .text	000001a8 __smakebuf_r
008089f0 g     F .text	0000008c strlen
0080dde8 g     F .text	00000050 epcs_write_enable
0080e83c g     F .text	00000154 open
0080bf3c g     F .text	0000006c altera_avalon_read_fifo
00809f74 g     F .text	00000064 __gedf2
00813788 g     O .rwdata	00000004 alt_priority_mask
0080a834 g     F .text	0000009c alt_ic_irq_enable
00803aa8 g     F .text	00000024 __vfprintf_internal
00000000 g       *ABS*	00000000 __alt_mem_epcs
0080d10c g     F .text	00000204 altera_avalon_uart_read
00809df8 g     F .text	00000060 __subdf3
0080bb1c g     F .text	00000098 alt_epcs_flash_read
008074f0 g     F .text	000000b0 __lo0bits
0080be8c g     F .text	00000058 altera_avalon_fifo_write_almostempty
008137e0 g     O .rwdata	00000008 alt_alarm_list
0080a5f4 g     F .text	000000c8 close
00800be8 g     F .text	0000004c __addsf3
00801864 g     F .text	00000224 __pack_d
00000000  w      *UND*	00000000 free
0080591c g     F .text	00000004 __sinit_lock_acquire
0080dea0 g     F .text	0000011c epcs_write_buffer
00807270 g     F .text	00000114 __multadd
00807248 g     F .text	00000028 _Bfree
0080d908 g     F .text	00000228 alt_hostfs_fstat



Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000ec0 	call	8000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000306 	br	800098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)

00800094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  80009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000e8:	ef80083a 	eret

008000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000ec:	defff904 	addi	sp,sp,-28
  8000f0:	dfc00615 	stw	ra,24(sp)
  8000f4:	df000515 	stw	fp,20(sp)
  8000f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  8000fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800100:	0005313a 	rdctl	r2,ipending
  800104:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80010c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800114:	00800044 	movi	r2,1
  800118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80011c:	e0fffb17 	ldw	r3,-20(fp)
  800120:	e0bffc17 	ldw	r2,-16(fp)
  800124:	1884703a 	and	r2,r3,r2
  800128:	10001726 	beq	r2,zero,800188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80012c:	00c02074 	movhi	r3,129
  800130:	18ce1204 	addi	r3,r3,14408
  800134:	e0bffd17 	ldw	r2,-12(fp)
  800138:	100490fa 	slli	r2,r2,3
  80013c:	1885883a 	add	r2,r3,r2
  800140:	10c00017 	ldw	r3,0(r2)
  800144:	01002074 	movhi	r4,129
  800148:	210e1204 	addi	r4,r4,14408
  80014c:	e0bffd17 	ldw	r2,-12(fp)
  800150:	100490fa 	slli	r2,r2,3
  800154:	2085883a 	add	r2,r4,r2
  800158:	10800104 	addi	r2,r2,4
  80015c:	10800017 	ldw	r2,0(r2)
  800160:	1009883a 	mov	r4,r2
  800164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
  800168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  80016c:	0005313a 	rdctl	r2,ipending
  800170:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800174:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
  800178:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  80017c:	e0bffb17 	ldw	r2,-20(fp)
  800180:	103fe31e 	bne	r2,zero,800110 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  800184:	00000706 	br	8001a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  800188:	e0bffc17 	ldw	r2,-16(fp)
  80018c:	1085883a 	add	r2,r2,r2
  800190:	e0bffc15 	stw	r2,-16(fp)
      i++;
  800194:	e0bffd17 	ldw	r2,-12(fp)
  800198:	10800044 	addi	r2,r2,1
  80019c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a0:	003fde06 	br	80011c <alt_irq_handler+0x30>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  8001a4:	e037883a 	mov	sp,fp
  8001a8:	dfc00117 	ldw	ra,4(sp)
  8001ac:	df000017 	ldw	fp,0(sp)
  8001b0:	dec00204 	addi	sp,sp,8
  8001b4:	f800283a 	ret

Disassembly of section .text:

008001b8 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  8001b8:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  8001bc:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  8001c0:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  8001c4:	00bffd16 	blt	zero,r2,8001bc <_start+0x4>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  8001c8:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  8001cc:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  8001d0:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  8001d4:	d6add714 	ori	gp,gp,46940
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  8001d8:	00802074 	movhi	r2,129
    ori r2, r2, %lo(__bss_start)
  8001dc:	108dfa14 	ori	r2,r2,14312

    movhi r3, %hi(__bss_end)
  8001e0:	00c02074 	movhi	r3,129
    ori r3, r3, %lo(__bss_end)
  8001e4:	18ce5214 	ori	r3,r3,14664

    beq r2, r3, 1f
  8001e8:	10c00326 	beq	r2,r3,8001f8 <_start+0x40>

0:
    stw zero, (r2)
  8001ec:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  8001f0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  8001f4:	10fffd36 	bltu	r2,r3,8001ec <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  8001f8:	080acbc0 	call	80acbc <alt_main>

008001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  8001fc:	003fff06 	br	8001fc <alt_after_alt_main>

00800200 <main>:
void fifo_isr(void* isr_context);

extern float var[];

int main()
{
  800200:	deffdc04 	addi	sp,sp,-144
  800204:	dfc02315 	stw	ra,140(sp)
  800208:	df002215 	stw	fp,136(sp)
  80020c:	ddc02115 	stw	r23,132(sp)
  800210:	dd802015 	stw	r22,128(sp)
  800214:	dd401f15 	stw	r21,124(sp)
  800218:	dd001e15 	stw	r20,120(sp)
  80021c:	dcc01d15 	stw	r19,116(sp)
  800220:	dc801c15 	stw	r18,112(sp)
  800224:	dc401b15 	stw	r17,108(sp)
  800228:	dc001a15 	stw	r16,104(sp)
  80022c:	df001a04 	addi	fp,sp,104
	int i;
	int fifo_data_int[4];
	float fifo_data_float[4];
	float sum_data, x_data, y_data,x_ang,y_ang;
	float (*var_col)[6] = (float (*)[6])var;
  800230:	00802074 	movhi	r2,129
  800234:	10bd8304 	addi	r2,r2,-2548
  800238:	e0bff015 	stw	r2,-64(fp)

	alt_ic_isr_register(FIFO_DATA_IN_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID,//中断控制器
  80023c:	d8000015 	stw	zero,0(sp)
  800240:	0009883a 	mov	r4,zero
  800244:	01400104 	movi	r5,4
  800248:	01802034 	movhi	r6,128
  80024c:	31818504 	addi	r6,r6,1556
  800250:	000f883a 	mov	r7,zero
  800254:	080a7e40 	call	80a7e4 <alt_ic_isr_register>
							FIFO_DATA_IN_IN_CSR_IRQ,//中断序号
							fifo_isr,//终端服务函数
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);
  800258:	01041804 	movi	r4,4192
  80025c:	01400104 	movi	r5,4
  800260:	01800044 	movi	r6,1
  800264:	01c000c4 	movi	r7,3
  800268:	080bbb40 	call	80bbb4 <altera_avalon_fifo_init>

	for (i=0; i<400; i++) {
  80026c:	e03fef15 	stw	zero,-68(fp)
  800270:	00004c06 	br	8003a4 <main+0x1a4>
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  800274:	e0bfef17 	ldw	r2,-68(fp)
  800278:	10800624 	muli	r2,r2,24
  80027c:	e0fff017 	ldw	r3,-64(fp)
  800280:	1887883a 	add	r3,r3,r2
  800284:	18800017 	ldw	r2,0(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  800288:	1009883a 	mov	r4,r2
  80028c:	0800fb40 	call	800fb4 <__extendsfdf2>
  800290:	1021883a 	mov	r16,r2
  800294:	1823883a 	mov	r17,r3
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  800298:	e0bfef17 	ldw	r2,-68(fp)
  80029c:	10800624 	muli	r2,r2,24
  8002a0:	e0fff017 	ldw	r3,-64(fp)
  8002a4:	1887883a 	add	r3,r3,r2
  8002a8:	18800117 	ldw	r2,4(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  8002ac:	1009883a 	mov	r4,r2
  8002b0:	0800fb40 	call	800fb4 <__extendsfdf2>
  8002b4:	1025883a 	mov	r18,r2
  8002b8:	1827883a 	mov	r19,r3
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  8002bc:	e0bfef17 	ldw	r2,-68(fp)
  8002c0:	10800624 	muli	r2,r2,24
  8002c4:	e0fff017 	ldw	r3,-64(fp)
  8002c8:	1887883a 	add	r3,r3,r2
  8002cc:	18800217 	ldw	r2,8(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  8002d0:	1009883a 	mov	r4,r2
  8002d4:	0800fb40 	call	800fb4 <__extendsfdf2>
  8002d8:	e0bffe15 	stw	r2,-8(fp)
  8002dc:	e0ffff15 	stw	r3,-4(fp)
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  8002e0:	e0bfef17 	ldw	r2,-68(fp)
  8002e4:	10800624 	muli	r2,r2,24
  8002e8:	e0fff017 	ldw	r3,-64(fp)
  8002ec:	1887883a 	add	r3,r3,r2
  8002f0:	18800317 	ldw	r2,12(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  8002f4:	1009883a 	mov	r4,r2
  8002f8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8002fc:	102d883a 	mov	r22,r2
  800300:	182f883a 	mov	r23,r3
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  800304:	e0bfef17 	ldw	r2,-68(fp)
  800308:	10800624 	muli	r2,r2,24
  80030c:	e0fff017 	ldw	r3,-64(fp)
  800310:	1887883a 	add	r3,r3,r2
  800314:	18800417 	ldw	r2,16(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  800318:	1009883a 	mov	r4,r2
  80031c:	0800fb40 	call	800fb4 <__extendsfdf2>
  800320:	1029883a 	mov	r20,r2
  800324:	182b883a 	mov	r21,r3
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
  800328:	e0bfef17 	ldw	r2,-68(fp)
  80032c:	10800624 	muli	r2,r2,24
  800330:	e0fff017 	ldw	r3,-64(fp)
  800334:	1887883a 	add	r3,r3,r2
  800338:	18800517 	ldw	r2,20(r3)
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
		printf("A = %fV, B = %fV, C = %fV, D = %fV, x_ang = %f, y_ang = %f\n", \
  80033c:	1009883a 	mov	r4,r2
  800340:	0800fb40 	call	800fb4 <__extendsfdf2>
  800344:	1009883a 	mov	r4,r2
  800348:	180b883a 	mov	r5,r3
  80034c:	e0bffe17 	ldw	r2,-8(fp)
  800350:	d8800115 	stw	r2,4(sp)
  800354:	e0bfff17 	ldw	r2,-4(fp)
  800358:	d8800215 	stw	r2,8(sp)
  80035c:	dd800315 	stw	r22,12(sp)
  800360:	ddc00415 	stw	r23,16(sp)
  800364:	dd000515 	stw	r20,20(sp)
  800368:	dd400615 	stw	r21,24(sp)
  80036c:	d9000715 	stw	r4,28(sp)
  800370:	d9400815 	stw	r5,32(sp)
  800374:	dcc00015 	stw	r19,0(sp)
  800378:	900f883a 	mov	r7,r18
  80037c:	01002074 	movhi	r4,129
  800380:	213c8f04 	addi	r4,r4,-3524
  800384:	800b883a 	mov	r5,r16
  800388:	880d883a 	mov	r6,r17
  80038c:	0801c400 	call	801c40 <printf>
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
		usleep(50000);
  800390:	0130d414 	movui	r4,50000
  800394:	080afb40 	call	80afb4 <usleep>
							fifo_isr,//终端服务函数
							NULL,//传给中断副函数的参数
							0x0);//保留
	altera_avalon_fifo_init(FIFO_DATA_IN_IN_CSR_BASE, ALTERA_AVALON_FIFO_IENABLE_AF_MSK, 1, 3);

	for (i=0; i<400; i++) {
  800398:	e0bfef17 	ldw	r2,-68(fp)
  80039c:	10800044 	addi	r2,r2,1
  8003a0:	e0bfef15 	stw	r2,-68(fp)
  8003a4:	e0bfef17 	ldw	r2,-68(fp)
  8003a8:	10806410 	cmplti	r2,r2,400
  8003ac:	103fb11e 	bne	r2,zero,800274 <main+0x74>
  8003b0:	00000106 	br	8003b8 <main+0x1b8>
			y_data = (fifo_data_float[0] - fifo_data_float[3] + fifo_data_float[1] - fifo_data_float[2]) / sum_data;
			x_ang = atanf(x_data * M_PI / 180);
			y_ang = atanf(y_data * M_PI / 180);
			printf("x_data=%f, y_data=%f, x_ang=%f, y_ang=%f\n", x_data, y_data, x_ang, y_ang);
		}
	}
  8003b4:	0001883a 	nop
				var_col[i][0], var_col[i][1], var_col[i][2], var_col[i][3], var_col[i][4], var_col[i][5]);
		usleep(50000);
	}

	while (1) {
		if (fifo_flag) {
  8003b8:	d0a02317 	ldw	r2,-32628(gp)
  8003bc:	103ffd26 	beq	r2,zero,8003b4 <main+0x1b4>
			fifo_flag = 0;
  8003c0:	d0202315 	stw	zero,-32628(gp)

			fifo_data_int[0] = altera_avalon_fifo_read_fifo(FIFO_DATA_IN_OUT_BASE, FIFO_DATA_IN_IN_CSR_BASE);
  8003c4:	01040404 	movi	r4,4112
  8003c8:	01441804 	movi	r5,4192
  8003cc:	080bfa80 	call	80bfa8 <altera_avalon_fifo_read_fifo>
  8003d0:	e0bff615 	stw	r2,-40(fp)
			fifo_data_int[1] = altera_avalon_fifo_read_fifo(FIFO_DATA_IN_OUT_BASE, FIFO_DATA_IN_IN_CSR_BASE);
  8003d4:	01040404 	movi	r4,4112
  8003d8:	01441804 	movi	r5,4192
  8003dc:	080bfa80 	call	80bfa8 <altera_avalon_fifo_read_fifo>
  8003e0:	e0bff715 	stw	r2,-36(fp)
			fifo_data_int[2] = altera_avalon_fifo_read_fifo(FIFO_DATA_IN_OUT_BASE, FIFO_DATA_IN_IN_CSR_BASE);
  8003e4:	01040404 	movi	r4,4112
  8003e8:	01441804 	movi	r5,4192
  8003ec:	080bfa80 	call	80bfa8 <altera_avalon_fifo_read_fifo>
  8003f0:	e0bff815 	stw	r2,-32(fp)
			fifo_data_int[3] = altera_avalon_fifo_read_fifo(FIFO_DATA_IN_OUT_BASE, FIFO_DATA_IN_IN_CSR_BASE);
  8003f4:	01040404 	movi	r4,4112
  8003f8:	01441804 	movi	r5,4192
  8003fc:	080bfa80 	call	80bfa8 <altera_avalon_fifo_read_fifo>
  800400:	e0bff915 	stw	r2,-28(fp)

			fifo_data_float[0] = (float)fifo_data_int[0];
  800404:	e0bff617 	ldw	r2,-40(fp)
  800408:	1005feb2 	custom	250,r2,r2,zero
  80040c:	e0bffa15 	stw	r2,-24(fp)
			fifo_data_float[1] = (float)fifo_data_int[1];
  800410:	e0bff717 	ldw	r2,-36(fp)
  800414:	1005feb2 	custom	250,r2,r2,zero
  800418:	e0bffb15 	stw	r2,-20(fp)
			fifo_data_float[2] = (float)fifo_data_int[2];
  80041c:	e0bff817 	ldw	r2,-32(fp)
  800420:	1005feb2 	custom	250,r2,r2,zero
  800424:	e0bffc15 	stw	r2,-16(fp)
			fifo_data_float[3] = (float)fifo_data_int[3];
  800428:	e0bff917 	ldw	r2,-28(fp)
  80042c:	1005feb2 	custom	250,r2,r2,zero
  800430:	e0bffd15 	stw	r2,-12(fp)

			/* TODO process data */
			sum_data =fifo_data_float[0] + fifo_data_float[3] + fifo_data_float[1] + fifo_data_float[2];
  800434:	e0fffa17 	ldw	r3,-24(fp)
  800438:	e0bffd17 	ldw	r2,-12(fp)
  80043c:	1887ff72 	custom	253,r3,r3,r2
  800440:	e0bffb17 	ldw	r2,-20(fp)
  800444:	1887ff72 	custom	253,r3,r3,r2
  800448:	e0bffc17 	ldw	r2,-16(fp)
  80044c:	1885ff72 	custom	253,r2,r3,r2
  800450:	e0bff115 	stw	r2,-60(fp)
			x_data = (fifo_data_float[0] + fifo_data_float[3] - fifo_data_float[1] - fifo_data_float[2]) / sum_data;
  800454:	e0fffa17 	ldw	r3,-24(fp)
  800458:	e0bffd17 	ldw	r2,-12(fp)
  80045c:	1887ff72 	custom	253,r3,r3,r2
  800460:	e0bffb17 	ldw	r2,-20(fp)
  800464:	1887ffb2 	custom	254,r3,r3,r2
  800468:	e0bffc17 	ldw	r2,-16(fp)
  80046c:	1887ffb2 	custom	254,r3,r3,r2
  800470:	e0bff117 	ldw	r2,-60(fp)
  800474:	1885fff2 	custom	255,r2,r3,r2
  800478:	e0bff215 	stw	r2,-56(fp)
			y_data = (fifo_data_float[0] - fifo_data_float[3] + fifo_data_float[1] - fifo_data_float[2]) / sum_data;
  80047c:	e0fffa17 	ldw	r3,-24(fp)
  800480:	e0bffd17 	ldw	r2,-12(fp)
  800484:	1887ffb2 	custom	254,r3,r3,r2
  800488:	e0bffb17 	ldw	r2,-20(fp)
  80048c:	1887ff72 	custom	253,r3,r3,r2
  800490:	e0bffc17 	ldw	r2,-16(fp)
  800494:	1887ffb2 	custom	254,r3,r3,r2
  800498:	e0bff117 	ldw	r2,-60(fp)
  80049c:	1885fff2 	custom	255,r2,r3,r2
  8004a0:	e0bff315 	stw	r2,-52(fp)
			x_ang = atanf(x_data * M_PI / 180);
  8004a4:	e13ff217 	ldw	r4,-56(fp)
  8004a8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8004ac:	100b883a 	mov	r5,r2
  8004b0:	180d883a 	mov	r6,r3
  8004b4:	2809883a 	mov	r4,r5
  8004b8:	300b883a 	mov	r5,r6
  8004bc:	01951134 	movhi	r6,21572
  8004c0:	318b4604 	addi	r6,r6,11544
  8004c4:	01d00274 	movhi	r7,16393
  8004c8:	39c87ec4 	addi	r7,r7,8699
  8004cc:	0800ff80 	call	800ff8 <__muldf3>
  8004d0:	1009883a 	mov	r4,r2
  8004d4:	180b883a 	mov	r5,r3
  8004d8:	2005883a 	mov	r2,r4
  8004dc:	2807883a 	mov	r3,r5
  8004e0:	1009883a 	mov	r4,r2
  8004e4:	180b883a 	mov	r5,r3
  8004e8:	000d883a 	mov	r6,zero
  8004ec:	01d019f4 	movhi	r7,16487
  8004f0:	39e00004 	addi	r7,r7,-32768
  8004f4:	08012dc0 	call	8012dc <__divdf3>
  8004f8:	1009883a 	mov	r4,r2
  8004fc:	180b883a 	mov	r5,r3
  800500:	2005883a 	mov	r2,r4
  800504:	2807883a 	mov	r3,r5
  800508:	1009883a 	mov	r4,r2
  80050c:	180b883a 	mov	r5,r3
  800510:	08014c80 	call	8014c8 <__truncdfsf2>
  800514:	1007883a 	mov	r3,r2
  800518:	1809883a 	mov	r4,r3
  80051c:	080063c0 	call	80063c <atanf>
  800520:	e0bff415 	stw	r2,-48(fp)
			y_ang = atanf(y_data * M_PI / 180);
  800524:	e13ff317 	ldw	r4,-52(fp)
  800528:	0800fb40 	call	800fb4 <__extendsfdf2>
  80052c:	100b883a 	mov	r5,r2
  800530:	180d883a 	mov	r6,r3
  800534:	2809883a 	mov	r4,r5
  800538:	300b883a 	mov	r5,r6
  80053c:	01951134 	movhi	r6,21572
  800540:	318b4604 	addi	r6,r6,11544
  800544:	01d00274 	movhi	r7,16393
  800548:	39c87ec4 	addi	r7,r7,8699
  80054c:	0800ff80 	call	800ff8 <__muldf3>
  800550:	1009883a 	mov	r4,r2
  800554:	180b883a 	mov	r5,r3
  800558:	2005883a 	mov	r2,r4
  80055c:	2807883a 	mov	r3,r5
  800560:	1009883a 	mov	r4,r2
  800564:	180b883a 	mov	r5,r3
  800568:	000d883a 	mov	r6,zero
  80056c:	01d019f4 	movhi	r7,16487
  800570:	39e00004 	addi	r7,r7,-32768
  800574:	08012dc0 	call	8012dc <__divdf3>
  800578:	1009883a 	mov	r4,r2
  80057c:	180b883a 	mov	r5,r3
  800580:	2005883a 	mov	r2,r4
  800584:	2807883a 	mov	r3,r5
  800588:	1009883a 	mov	r4,r2
  80058c:	180b883a 	mov	r5,r3
  800590:	08014c80 	call	8014c8 <__truncdfsf2>
  800594:	1007883a 	mov	r3,r2
  800598:	1809883a 	mov	r4,r3
  80059c:	080063c0 	call	80063c <atanf>
  8005a0:	e0bff515 	stw	r2,-44(fp)
			printf("x_data=%f, y_data=%f, x_ang=%f, y_ang=%f\n", x_data, y_data, x_ang, y_ang);
  8005a4:	e13ff217 	ldw	r4,-56(fp)
  8005a8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8005ac:	1021883a 	mov	r16,r2
  8005b0:	1823883a 	mov	r17,r3
  8005b4:	e13ff317 	ldw	r4,-52(fp)
  8005b8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8005bc:	1025883a 	mov	r18,r2
  8005c0:	1827883a 	mov	r19,r3
  8005c4:	e13ff417 	ldw	r4,-48(fp)
  8005c8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8005cc:	1029883a 	mov	r20,r2
  8005d0:	182b883a 	mov	r21,r3
  8005d4:	e13ff517 	ldw	r4,-44(fp)
  8005d8:	0800fb40 	call	800fb4 <__extendsfdf2>
  8005dc:	1009883a 	mov	r4,r2
  8005e0:	180b883a 	mov	r5,r3
  8005e4:	dd000115 	stw	r20,4(sp)
  8005e8:	dd400215 	stw	r21,8(sp)
  8005ec:	d9000315 	stw	r4,12(sp)
  8005f0:	d9400415 	stw	r5,16(sp)
  8005f4:	dcc00015 	stw	r19,0(sp)
  8005f8:	900f883a 	mov	r7,r18
  8005fc:	01002074 	movhi	r4,129
  800600:	213c9e04 	addi	r4,r4,-3464
  800604:	800b883a 	mov	r5,r16
  800608:	880d883a 	mov	r6,r17
  80060c:	0801c400 	call	801c40 <printf>
		}
	}
  800610:	003f6806 	br	8003b4 <main+0x1b4>

00800614 <fifo_isr>:

	return 0;
}

void fifo_isr(void* isr_context)
{
  800614:	defffe04 	addi	sp,sp,-8
  800618:	df000115 	stw	fp,4(sp)
  80061c:	df000104 	addi	fp,sp,4
  800620:	e13fff15 	stw	r4,-4(fp)
	fifo_flag = 1;
  800624:	00800044 	movi	r2,1
  800628:	d0a02315 	stw	r2,-32628(gp)
}
  80062c:	e037883a 	mov	sp,fp
  800630:	df000017 	ldw	fp,0(sp)
  800634:	dec00104 	addi	sp,sp,4
  800638:	f800283a 	ret

0080063c <atanf>:
  80063c:	defffa04 	addi	sp,sp,-24
  800640:	dc400115 	stw	r17,4(sp)
  800644:	04600034 	movhi	r17,32768
  800648:	8c7fffc4 	addi	r17,r17,-1
  80064c:	dd000415 	stw	r20,16(sp)
  800650:	dc000015 	stw	r16,0(sp)
  800654:	dfc00515 	stw	ra,20(sp)
  800658:	dcc00315 	stw	r19,12(sp)
  80065c:	dc800215 	stw	r18,8(sp)
  800660:	2462703a 	and	r17,r4,r17
  800664:	00d42034 	movhi	r3,20608
  800668:	18ffffc4 	addi	r3,r3,-1
  80066c:	2021883a 	mov	r16,r4
  800670:	2029883a 	mov	r20,r4
  800674:	1c400e0e 	bge	r3,r17,8006b0 <atanf+0x74>
  800678:	00dfe034 	movhi	r3,32640
  80067c:	1c407f16 	blt	r3,r17,80087c <atanf+0x240>
  800680:	0100a40e 	bge	zero,r4,800914 <atanf+0x2d8>
  800684:	040ff274 	movhi	r16,16329
  800688:	8403f6c4 	addi	r16,r16,4059
  80068c:	8005883a 	mov	r2,r16
  800690:	dfc00517 	ldw	ra,20(sp)
  800694:	dd000417 	ldw	r20,16(sp)
  800698:	dcc00317 	ldw	r19,12(sp)
  80069c:	dc800217 	ldw	r18,8(sp)
  8006a0:	dc400117 	ldw	r17,4(sp)
  8006a4:	dc000017 	ldw	r16,0(sp)
  8006a8:	dec00604 	addi	sp,sp,24
  8006ac:	f800283a 	ret
  8006b0:	008fb834 	movhi	r2,16096
  8006b4:	10bfffc4 	addi	r2,r2,-1
  8006b8:	14407c16 	blt	r2,r17,8008ac <atanf+0x270>
  8006bc:	008c4034 	movhi	r2,12544
  8006c0:	10bfffc4 	addi	r2,r2,-1
  8006c4:	1440710e 	bge	r2,r17,80088c <atanf+0x250>
  8006c8:	04ffffc4 	movi	r19,-1
  8006cc:	8009883a 	mov	r4,r16
  8006d0:	800b883a 	mov	r5,r16
  8006d4:	0800c8c0 	call	800c8c <__mulsf3>
  8006d8:	1009883a 	mov	r4,r2
  8006dc:	100b883a 	mov	r5,r2
  8006e0:	1025883a 	mov	r18,r2
  8006e4:	0800c8c0 	call	800c8c <__mulsf3>
  8006e8:	1009883a 	mov	r4,r2
  8006ec:	014f2174 	movhi	r5,15493
  8006f0:	295a75c4 	addi	r5,r5,27095
  8006f4:	1023883a 	mov	r17,r2
  8006f8:	0800c8c0 	call	800c8c <__mulsf3>
  8006fc:	1009883a 	mov	r4,r2
  800700:	014f5334 	movhi	r5,15692
  800704:	29769644 	addi	r5,r5,-9639
  800708:	0800be80 	call	800be8 <__addsf3>
  80070c:	1009883a 	mov	r4,r2
  800710:	880b883a 	mov	r5,r17
  800714:	0800c8c0 	call	800c8c <__mulsf3>
  800718:	1009883a 	mov	r4,r2
  80071c:	014f6234 	movhi	r5,15752
  800720:	295acd44 	addi	r5,r5,27445
  800724:	0800be80 	call	800be8 <__addsf3>
  800728:	1009883a 	mov	r4,r2
  80072c:	880b883a 	mov	r5,r17
  800730:	0800c8c0 	call	800c8c <__mulsf3>
  800734:	1009883a 	mov	r4,r2
  800738:	014f6eb4 	movhi	r5,15802
  80073c:	294b9b84 	addi	r5,r5,11886
  800740:	0800be80 	call	800be8 <__addsf3>
  800744:	1009883a 	mov	r4,r2
  800748:	880b883a 	mov	r5,r17
  80074c:	0800c8c0 	call	800c8c <__mulsf3>
  800750:	1009883a 	mov	r4,r2
  800754:	014f84b4 	movhi	r5,15890
  800758:	29524944 	addi	r5,r5,18725
  80075c:	0800be80 	call	800be8 <__addsf3>
  800760:	1009883a 	mov	r4,r2
  800764:	880b883a 	mov	r5,r17
  800768:	0800c8c0 	call	800c8c <__mulsf3>
  80076c:	1009883a 	mov	r4,r2
  800770:	014faaf4 	movhi	r5,16043
  800774:	296aaac4 	addi	r5,r5,-21845
  800778:	0800be80 	call	800be8 <__addsf3>
  80077c:	900b883a 	mov	r5,r18
  800780:	1009883a 	mov	r4,r2
  800784:	0800c8c0 	call	800c8c <__mulsf3>
  800788:	8809883a 	mov	r4,r17
  80078c:	016f45b4 	movhi	r5,48406
  800790:	29688844 	addi	r5,r5,-24031
  800794:	1025883a 	mov	r18,r2
  800798:	0800c8c0 	call	800c8c <__mulsf3>
  80079c:	1009883a 	mov	r4,r2
  8007a0:	014f5bf4 	movhi	r5,15727
  8007a4:	297c5ac4 	addi	r5,r5,-3733
  8007a8:	0800c340 	call	800c34 <__subsf3>
  8007ac:	1009883a 	mov	r4,r2
  8007b0:	880b883a 	mov	r5,r17
  8007b4:	0800c8c0 	call	800c8c <__mulsf3>
  8007b8:	1009883a 	mov	r4,r2
  8007bc:	014f67b4 	movhi	r5,15774
  8007c0:	2961e544 	addi	r5,r5,-30827
  8007c4:	0800c340 	call	800c34 <__subsf3>
  8007c8:	1009883a 	mov	r4,r2
  8007cc:	880b883a 	mov	r5,r17
  8007d0:	0800c8c0 	call	800c8c <__mulsf3>
  8007d4:	1009883a 	mov	r4,r2
  8007d8:	014f7934 	movhi	r5,15844
  8007dc:	29638e04 	addi	r5,r5,-29128
  8007e0:	0800c340 	call	800c34 <__subsf3>
  8007e4:	1009883a 	mov	r4,r2
  8007e8:	880b883a 	mov	r5,r17
  8007ec:	0800c8c0 	call	800c8c <__mulsf3>
  8007f0:	1009883a 	mov	r4,r2
  8007f4:	014f9374 	movhi	r5,15949
  8007f8:	29733344 	addi	r5,r5,-13107
  8007fc:	0800c340 	call	800c34 <__subsf3>
  800800:	1009883a 	mov	r4,r2
  800804:	880b883a 	mov	r5,r17
  800808:	0800c8c0 	call	800c8c <__mulsf3>
  80080c:	00ffffc4 	movi	r3,-1
  800810:	98c04326 	beq	r19,r3,800920 <atanf+0x2e4>
  800814:	9009883a 	mov	r4,r18
  800818:	100b883a 	mov	r5,r2
  80081c:	0800be80 	call	800be8 <__addsf3>
  800820:	1009883a 	mov	r4,r2
  800824:	800b883a 	mov	r5,r16
  800828:	0800c8c0 	call	800c8c <__mulsf3>
  80082c:	9ce7883a 	add	r19,r19,r19
  800830:	00c02074 	movhi	r3,129
  800834:	18fcad04 	addi	r3,r3,-3404
  800838:	9ce7883a 	add	r19,r19,r19
  80083c:	04402074 	movhi	r17,129
  800840:	8c7ca904 	addi	r17,r17,-3420
  800844:	8ce3883a 	add	r17,r17,r19
  800848:	1ce7883a 	add	r19,r3,r19
  80084c:	99400017 	ldw	r5,0(r19)
  800850:	1009883a 	mov	r4,r2
  800854:	0800c340 	call	800c34 <__subsf3>
  800858:	1009883a 	mov	r4,r2
  80085c:	800b883a 	mov	r5,r16
  800860:	0800c340 	call	800c34 <__subsf3>
  800864:	89000017 	ldw	r4,0(r17)
  800868:	100b883a 	mov	r5,r2
  80086c:	0800c340 	call	800c34 <__subsf3>
  800870:	a0002616 	blt	r20,zero,80090c <atanf+0x2d0>
  800874:	1021883a 	mov	r16,r2
  800878:	003f8406 	br	80068c <atanf+0x50>
  80087c:	200b883a 	mov	r5,r4
  800880:	0800be80 	call	800be8 <__addsf3>
  800884:	1021883a 	mov	r16,r2
  800888:	003f8006 	br	80068c <atanf+0x50>
  80088c:	015c52b4 	movhi	r5,29002
  800890:	297cb284 	addi	r5,r5,-3382
  800894:	0800be80 	call	800be8 <__addsf3>
  800898:	1009883a 	mov	r4,r2
  80089c:	014fe034 	movhi	r5,16256
  8008a0:	0800f580 	call	800f58 <__gtsf2>
  8008a4:	00bf7916 	blt	zero,r2,80068c <atanf+0x50>
  8008a8:	003f8706 	br	8006c8 <atanf+0x8c>
  8008ac:	08009e40 	call	8009e4 <fabsf>
  8008b0:	1021883a 	mov	r16,r2
  8008b4:	008fe634 	movhi	r2,16280
  8008b8:	10bfffc4 	addi	r2,r2,-1
  8008bc:	14402316 	blt	r2,r17,80094c <atanf+0x310>
  8008c0:	008fcc34 	movhi	r2,16176
  8008c4:	10bfffc4 	addi	r2,r2,-1
  8008c8:	14403916 	blt	r2,r17,8009b0 <atanf+0x374>
  8008cc:	800b883a 	mov	r5,r16
  8008d0:	8009883a 	mov	r4,r16
  8008d4:	0800be80 	call	800be8 <__addsf3>
  8008d8:	1009883a 	mov	r4,r2
  8008dc:	014fe034 	movhi	r5,16256
  8008e0:	0800c340 	call	800c34 <__subsf3>
  8008e4:	8009883a 	mov	r4,r16
  8008e8:	01500034 	movhi	r5,16384
  8008ec:	1023883a 	mov	r17,r2
  8008f0:	0800be80 	call	800be8 <__addsf3>
  8008f4:	8809883a 	mov	r4,r17
  8008f8:	100b883a 	mov	r5,r2
  8008fc:	0800e1c0 	call	800e1c <__divsf3>
  800900:	1021883a 	mov	r16,r2
  800904:	0027883a 	mov	r19,zero
  800908:	003f7006 	br	8006cc <atanf+0x90>
  80090c:	1420003c 	xorhi	r16,r2,32768
  800910:	003f5e06 	br	80068c <atanf+0x50>
  800914:	042ff274 	movhi	r16,49097
  800918:	8403f6c4 	addi	r16,r16,4059
  80091c:	003f5b06 	br	80068c <atanf+0x50>
  800920:	9009883a 	mov	r4,r18
  800924:	100b883a 	mov	r5,r2
  800928:	0800be80 	call	800be8 <__addsf3>
  80092c:	800b883a 	mov	r5,r16
  800930:	1009883a 	mov	r4,r2
  800934:	0800c8c0 	call	800c8c <__mulsf3>
  800938:	8009883a 	mov	r4,r16
  80093c:	100b883a 	mov	r5,r2
  800940:	0800c340 	call	800c34 <__subsf3>
  800944:	1021883a 	mov	r16,r2
  800948:	003f5006 	br	80068c <atanf+0x50>
  80094c:	00900734 	movhi	r2,16412
  800950:	10bfffc4 	addi	r2,r2,-1
  800954:	14401016 	blt	r2,r17,800998 <atanf+0x35c>
  800958:	8009883a 	mov	r4,r16
  80095c:	014ff034 	movhi	r5,16320
  800960:	0800c340 	call	800c34 <__subsf3>
  800964:	8009883a 	mov	r4,r16
  800968:	014ff034 	movhi	r5,16320
  80096c:	1023883a 	mov	r17,r2
  800970:	0800c8c0 	call	800c8c <__mulsf3>
  800974:	1009883a 	mov	r4,r2
  800978:	014fe034 	movhi	r5,16256
  80097c:	0800be80 	call	800be8 <__addsf3>
  800980:	8809883a 	mov	r4,r17
  800984:	100b883a 	mov	r5,r2
  800988:	0800e1c0 	call	800e1c <__divsf3>
  80098c:	1021883a 	mov	r16,r2
  800990:	04c00084 	movi	r19,2
  800994:	003f4d06 	br	8006cc <atanf+0x90>
  800998:	800b883a 	mov	r5,r16
  80099c:	012fe034 	movhi	r4,49024
  8009a0:	0800e1c0 	call	800e1c <__divsf3>
  8009a4:	1021883a 	mov	r16,r2
  8009a8:	04c000c4 	movi	r19,3
  8009ac:	003f4706 	br	8006cc <atanf+0x90>
  8009b0:	8009883a 	mov	r4,r16
  8009b4:	014fe034 	movhi	r5,16256
  8009b8:	0800c340 	call	800c34 <__subsf3>
  8009bc:	8009883a 	mov	r4,r16
  8009c0:	014fe034 	movhi	r5,16256
  8009c4:	1023883a 	mov	r17,r2
  8009c8:	0800be80 	call	800be8 <__addsf3>
  8009cc:	8809883a 	mov	r4,r17
  8009d0:	100b883a 	mov	r5,r2
  8009d4:	0800e1c0 	call	800e1c <__divsf3>
  8009d8:	1021883a 	mov	r16,r2
  8009dc:	04c00044 	movi	r19,1
  8009e0:	003f3a06 	br	8006cc <atanf+0x90>

008009e4 <fabsf>:
  8009e4:	00a00034 	movhi	r2,32768
  8009e8:	10bfffc4 	addi	r2,r2,-1
  8009ec:	2084703a 	and	r2,r4,r2
  8009f0:	f800283a 	ret

008009f4 <_fpadd_parts>:
  8009f4:	2005883a 	mov	r2,r4
  8009f8:	21000017 	ldw	r4,0(r4)
  8009fc:	01c00044 	movi	r7,1
  800a00:	3900332e 	bgeu	r7,r4,800ad0 <_fpadd_parts+0xdc>
  800a04:	28c00017 	ldw	r3,0(r5)
  800a08:	38c0642e 	bgeu	r7,r3,800b9c <_fpadd_parts+0x1a8>
  800a0c:	01c00104 	movi	r7,4
  800a10:	21c06e26 	beq	r4,r7,800bcc <_fpadd_parts+0x1d8>
  800a14:	19c06126 	beq	r3,r7,800b9c <_fpadd_parts+0x1a8>
  800a18:	01c00084 	movi	r7,2
  800a1c:	19c04226 	beq	r3,r7,800b28 <_fpadd_parts+0x134>
  800a20:	21c05e26 	beq	r4,r7,800b9c <_fpadd_parts+0x1a8>
  800a24:	11000217 	ldw	r4,8(r2)
  800a28:	2a400217 	ldw	r9,8(r5)
  800a2c:	12800317 	ldw	r10,12(r2)
  800a30:	29c00317 	ldw	r7,12(r5)
  800a34:	2247c83a 	sub	r3,r4,r9
  800a38:	1811883a 	mov	r8,r3
  800a3c:	18005316 	blt	r3,zero,800b8c <_fpadd_parts+0x198>
  800a40:	02c007c4 	movi	r11,31
  800a44:	5a002316 	blt	r11,r8,800ad4 <_fpadd_parts+0xe0>
  800a48:	00c0560e 	bge	zero,r3,800ba4 <_fpadd_parts+0x1b0>
  800a4c:	00c00044 	movi	r3,1
  800a50:	1a06983a 	sll	r3,r3,r8
  800a54:	3a10d83a 	srl	r8,r7,r8
  800a58:	18ffffc4 	addi	r3,r3,-1
  800a5c:	19ce703a 	and	r7,r3,r7
  800a60:	380ec03a 	cmpne	r7,r7,zero
  800a64:	3a0eb03a 	or	r7,r7,r8
  800a68:	10c00117 	ldw	r3,4(r2)
  800a6c:	28800117 	ldw	r2,4(r5)
  800a70:	18801d26 	beq	r3,r2,800ae8 <_fpadd_parts+0xf4>
  800a74:	18003a26 	beq	r3,zero,800b60 <_fpadd_parts+0x16c>
  800a78:	3a85c83a 	sub	r2,r7,r10
  800a7c:	10003a16 	blt	r2,zero,800b68 <_fpadd_parts+0x174>
  800a80:	30000115 	stw	zero,4(r6)
  800a84:	31000215 	stw	r4,8(r6)
  800a88:	30800315 	stw	r2,12(r6)
  800a8c:	10ffffc4 	addi	r3,r2,-1
  800a90:	01d00034 	movhi	r7,16384
  800a94:	39ffff84 	addi	r7,r7,-2
  800a98:	38c00936 	bltu	r7,r3,800ac0 <_fpadd_parts+0xcc>
  800a9c:	30c00217 	ldw	r3,8(r6)
  800aa0:	18ffffc4 	addi	r3,r3,-1
  800aa4:	1085883a 	add	r2,r2,r2
  800aa8:	113fffc4 	addi	r4,r2,-1
  800aac:	180b883a 	mov	r5,r3
  800ab0:	18ffffc4 	addi	r3,r3,-1
  800ab4:	393ffb2e 	bgeu	r7,r4,800aa4 <_fpadd_parts+0xb0>
  800ab8:	30800315 	stw	r2,12(r6)
  800abc:	31400215 	stw	r5,8(r6)
  800ac0:	00c000c4 	movi	r3,3
  800ac4:	30c00015 	stw	r3,0(r6)
  800ac8:	10000e16 	blt	r2,zero,800b04 <_fpadd_parts+0x110>
  800acc:	3005883a 	mov	r2,r6
  800ad0:	f800283a 	ret
  800ad4:	49002a0e 	bge	r9,r4,800b80 <_fpadd_parts+0x18c>
  800ad8:	10c00117 	ldw	r3,4(r2)
  800adc:	28800117 	ldw	r2,4(r5)
  800ae0:	000f883a 	mov	r7,zero
  800ae4:	18bfe31e 	bne	r3,r2,800a74 <_fpadd_parts+0x80>
  800ae8:	3a85883a 	add	r2,r7,r10
  800aec:	30c00115 	stw	r3,4(r6)
  800af0:	00c000c4 	movi	r3,3
  800af4:	31000215 	stw	r4,8(r6)
  800af8:	30800315 	stw	r2,12(r6)
  800afc:	30c00015 	stw	r3,0(r6)
  800b00:	103ff20e 	bge	r2,zero,800acc <_fpadd_parts+0xd8>
  800b04:	30c00217 	ldw	r3,8(r6)
  800b08:	1008d07a 	srli	r4,r2,1
  800b0c:	1080004c 	andi	r2,r2,1
  800b10:	18c00044 	addi	r3,r3,1
  800b14:	1104b03a 	or	r2,r2,r4
  800b18:	30800315 	stw	r2,12(r6)
  800b1c:	30c00215 	stw	r3,8(r6)
  800b20:	3005883a 	mov	r2,r6
  800b24:	f800283a 	ret
  800b28:	20ffe91e 	bne	r4,r3,800ad0 <_fpadd_parts+0xdc>
  800b2c:	31000015 	stw	r4,0(r6)
  800b30:	10c00117 	ldw	r3,4(r2)
  800b34:	30c00115 	stw	r3,4(r6)
  800b38:	11c00217 	ldw	r7,8(r2)
  800b3c:	10c00117 	ldw	r3,4(r2)
  800b40:	29000117 	ldw	r4,4(r5)
  800b44:	31c00215 	stw	r7,8(r6)
  800b48:	10800317 	ldw	r2,12(r2)
  800b4c:	20c6703a 	and	r3,r4,r3
  800b50:	30c00115 	stw	r3,4(r6)
  800b54:	30800315 	stw	r2,12(r6)
  800b58:	3005883a 	mov	r2,r6
  800b5c:	f800283a 	ret
  800b60:	51c5c83a 	sub	r2,r10,r7
  800b64:	103fc60e 	bge	r2,zero,800a80 <_fpadd_parts+0x8c>
  800b68:	0085c83a 	sub	r2,zero,r2
  800b6c:	00c00044 	movi	r3,1
  800b70:	30c00115 	stw	r3,4(r6)
  800b74:	31000215 	stw	r4,8(r6)
  800b78:	30800315 	stw	r2,12(r6)
  800b7c:	003fc306 	br	800a8c <_fpadd_parts+0x98>
  800b80:	4809883a 	mov	r4,r9
  800b84:	0015883a 	mov	r10,zero
  800b88:	003fb706 	br	800a68 <_fpadd_parts+0x74>
  800b8c:	00d1c83a 	sub	r8,zero,r3
  800b90:	02c007c4 	movi	r11,31
  800b94:	5a3fcf16 	blt	r11,r8,800ad4 <_fpadd_parts+0xe0>
  800b98:	003fab06 	br	800a48 <_fpadd_parts+0x54>
  800b9c:	2805883a 	mov	r2,r5
  800ba0:	f800283a 	ret
  800ba4:	183fb026 	beq	r3,zero,800a68 <_fpadd_parts+0x74>
  800ba8:	02400044 	movi	r9,1
  800bac:	4a12983a 	sll	r9,r9,r8
  800bb0:	5206d83a 	srl	r3,r10,r8
  800bb4:	2209883a 	add	r4,r4,r8
  800bb8:	4a3fffc4 	addi	r8,r9,-1
  800bbc:	4294703a 	and	r10,r8,r10
  800bc0:	5014c03a 	cmpne	r10,r10,zero
  800bc4:	50d4b03a 	or	r10,r10,r3
  800bc8:	003fa706 	br	800a68 <_fpadd_parts+0x74>
  800bcc:	193fc01e 	bne	r3,r4,800ad0 <_fpadd_parts+0xdc>
  800bd0:	11000117 	ldw	r4,4(r2)
  800bd4:	28c00117 	ldw	r3,4(r5)
  800bd8:	20ffbd26 	beq	r4,r3,800ad0 <_fpadd_parts+0xdc>
  800bdc:	00802074 	movhi	r2,129
  800be0:	10bcb104 	addi	r2,r2,-3388
  800be4:	f800283a 	ret

00800be8 <__addsf3>:
  800be8:	defff104 	addi	sp,sp,-60
  800bec:	d9000d15 	stw	r4,52(sp)
  800bf0:	d9400c15 	stw	r5,48(sp)
  800bf4:	d9000d04 	addi	r4,sp,52
  800bf8:	d9400804 	addi	r5,sp,32
  800bfc:	dfc00e15 	stw	ra,56(sp)
  800c00:	08016b40 	call	8016b4 <__unpack_f>
  800c04:	d9000c04 	addi	r4,sp,48
  800c08:	d9400404 	addi	r5,sp,16
  800c0c:	08016b40 	call	8016b4 <__unpack_f>
  800c10:	d9000804 	addi	r4,sp,32
  800c14:	d9400404 	addi	r5,sp,16
  800c18:	d80d883a 	mov	r6,sp
  800c1c:	08009f40 	call	8009f4 <_fpadd_parts>
  800c20:	1009883a 	mov	r4,r2
  800c24:	08015880 	call	801588 <__pack_f>
  800c28:	dfc00e17 	ldw	ra,56(sp)
  800c2c:	dec00f04 	addi	sp,sp,60
  800c30:	f800283a 	ret

00800c34 <__subsf3>:
  800c34:	defff104 	addi	sp,sp,-60
  800c38:	d9000d15 	stw	r4,52(sp)
  800c3c:	d9400c15 	stw	r5,48(sp)
  800c40:	d9000d04 	addi	r4,sp,52
  800c44:	d9400804 	addi	r5,sp,32
  800c48:	dfc00e15 	stw	ra,56(sp)
  800c4c:	08016b40 	call	8016b4 <__unpack_f>
  800c50:	d9000c04 	addi	r4,sp,48
  800c54:	d9400404 	addi	r5,sp,16
  800c58:	08016b40 	call	8016b4 <__unpack_f>
  800c5c:	d8800517 	ldw	r2,20(sp)
  800c60:	d9000804 	addi	r4,sp,32
  800c64:	d9400404 	addi	r5,sp,16
  800c68:	d80d883a 	mov	r6,sp
  800c6c:	1080005c 	xori	r2,r2,1
  800c70:	d8800515 	stw	r2,20(sp)
  800c74:	08009f40 	call	8009f4 <_fpadd_parts>
  800c78:	1009883a 	mov	r4,r2
  800c7c:	08015880 	call	801588 <__pack_f>
  800c80:	dfc00e17 	ldw	ra,56(sp)
  800c84:	dec00f04 	addi	sp,sp,60
  800c88:	f800283a 	ret

00800c8c <__mulsf3>:
  800c8c:	defff104 	addi	sp,sp,-60
  800c90:	d9000d15 	stw	r4,52(sp)
  800c94:	d9400c15 	stw	r5,48(sp)
  800c98:	d9000d04 	addi	r4,sp,52
  800c9c:	d9400804 	addi	r5,sp,32
  800ca0:	dfc00e15 	stw	ra,56(sp)
  800ca4:	08016b40 	call	8016b4 <__unpack_f>
  800ca8:	d9000c04 	addi	r4,sp,48
  800cac:	d9400404 	addi	r5,sp,16
  800cb0:	08016b40 	call	8016b4 <__unpack_f>
  800cb4:	d8c00817 	ldw	r3,32(sp)
  800cb8:	00800044 	movi	r2,1
  800cbc:	10c00936 	bltu	r2,r3,800ce4 <__mulsf3+0x58>
  800cc0:	d8c00917 	ldw	r3,36(sp)
  800cc4:	d8800517 	ldw	r2,20(sp)
  800cc8:	d9000804 	addi	r4,sp,32
  800ccc:	1884c03a 	cmpne	r2,r3,r2
  800cd0:	d8800915 	stw	r2,36(sp)
  800cd4:	08015880 	call	801588 <__pack_f>
  800cd8:	dfc00e17 	ldw	ra,56(sp)
  800cdc:	dec00f04 	addi	sp,sp,60
  800ce0:	f800283a 	ret
  800ce4:	d9000417 	ldw	r4,16(sp)
  800ce8:	11000936 	bltu	r2,r4,800d10 <__mulsf3+0x84>
  800cec:	d8800517 	ldw	r2,20(sp)
  800cf0:	d8c00917 	ldw	r3,36(sp)
  800cf4:	d9000404 	addi	r4,sp,16
  800cf8:	1884c03a 	cmpne	r2,r3,r2
  800cfc:	d8800515 	stw	r2,20(sp)
  800d00:	08015880 	call	801588 <__pack_f>
  800d04:	dfc00e17 	ldw	ra,56(sp)
  800d08:	dec00f04 	addi	sp,sp,60
  800d0c:	f800283a 	ret
  800d10:	00800104 	movi	r2,4
  800d14:	1880051e 	bne	r3,r2,800d2c <__mulsf3+0xa0>
  800d18:	00800084 	movi	r2,2
  800d1c:	20bfe81e 	bne	r4,r2,800cc0 <__mulsf3+0x34>
  800d20:	01002074 	movhi	r4,129
  800d24:	213cb104 	addi	r4,r4,-3388
  800d28:	003fea06 	br	800cd4 <__mulsf3+0x48>
  800d2c:	2080031e 	bne	r4,r2,800d3c <__mulsf3+0xb0>
  800d30:	00800084 	movi	r2,2
  800d34:	18bffa26 	beq	r3,r2,800d20 <__mulsf3+0x94>
  800d38:	003fec06 	br	800cec <__mulsf3+0x60>
  800d3c:	00800084 	movi	r2,2
  800d40:	18bfdf26 	beq	r3,r2,800cc0 <__mulsf3+0x34>
  800d44:	20bfe926 	beq	r4,r2,800cec <__mulsf3+0x60>
  800d48:	d9000717 	ldw	r4,28(sp)
  800d4c:	d9800b17 	ldw	r6,44(sp)
  800d50:	000b883a 	mov	r5,zero
  800d54:	000f883a 	mov	r7,zero
  800d58:	08015280 	call	801528 <__muldi3>
  800d5c:	d9000617 	ldw	r4,24(sp)
  800d60:	d9400a17 	ldw	r5,40(sp)
  800d64:	d9c00917 	ldw	r7,36(sp)
  800d68:	290b883a 	add	r5,r5,r4
  800d6c:	d9000517 	ldw	r4,20(sp)
  800d70:	29800084 	addi	r6,r5,2
  800d74:	d9800215 	stw	r6,8(sp)
  800d78:	3908c03a 	cmpne	r4,r7,r4
  800d7c:	d9000115 	stw	r4,4(sp)
  800d80:	1809883a 	mov	r4,r3
  800d84:	1800070e 	bge	r3,zero,800da4 <__mulsf3+0x118>
  800d88:	1900004c 	andi	r4,r3,1
  800d8c:	294000c4 	addi	r5,r5,3
  800d90:	20000226 	beq	r4,zero,800d9c <__mulsf3+0x110>
  800d94:	1004d07a 	srli	r2,r2,1
  800d98:	10a00034 	orhi	r2,r2,32768
  800d9c:	1808d07a 	srli	r4,r3,1
  800da0:	d9400215 	stw	r5,8(sp)
  800da4:	01900034 	movhi	r6,16384
  800da8:	31bfffc4 	addi	r6,r6,-1
  800dac:	31000c36 	bltu	r6,r4,800de0 <__mulsf3+0x154>
  800db0:	d8c00217 	ldw	r3,8(sp)
  800db4:	18ffffc4 	addi	r3,r3,-1
  800db8:	00000306 	br	800dc8 <__mulsf3+0x13c>
  800dbc:	1085883a 	add	r2,r2,r2
  800dc0:	18ffffc4 	addi	r3,r3,-1
  800dc4:	31000536 	bltu	r6,r4,800ddc <__mulsf3+0x150>
  800dc8:	2109883a 	add	r4,r4,r4
  800dcc:	180b883a 	mov	r5,r3
  800dd0:	103ffa0e 	bge	r2,zero,800dbc <__mulsf3+0x130>
  800dd4:	21000054 	ori	r4,r4,1
  800dd8:	003ff806 	br	800dbc <__mulsf3+0x130>
  800ddc:	d9400215 	stw	r5,8(sp)
  800de0:	21401fcc 	andi	r5,r4,127
  800de4:	00c01004 	movi	r3,64
  800de8:	28c00526 	beq	r5,r3,800e00 <__mulsf3+0x174>
  800dec:	008000c4 	movi	r2,3
  800df0:	d9000315 	stw	r4,12(sp)
  800df4:	d8800015 	stw	r2,0(sp)
  800df8:	d809883a 	mov	r4,sp
  800dfc:	003fb506 	br	800cd4 <__mulsf3+0x48>
  800e00:	20c0200c 	andi	r3,r4,128
  800e04:	183ff91e 	bne	r3,zero,800dec <__mulsf3+0x160>
  800e08:	103ff826 	beq	r2,zero,800dec <__mulsf3+0x160>
  800e0c:	21001004 	addi	r4,r4,64
  800e10:	00bfe004 	movi	r2,-128
  800e14:	2088703a 	and	r4,r4,r2
  800e18:	003ff406 	br	800dec <__mulsf3+0x160>

00800e1c <__divsf3>:
  800e1c:	defff504 	addi	sp,sp,-44
  800e20:	d9000915 	stw	r4,36(sp)
  800e24:	d9400815 	stw	r5,32(sp)
  800e28:	d9000904 	addi	r4,sp,36
  800e2c:	d9400404 	addi	r5,sp,16
  800e30:	dfc00a15 	stw	ra,40(sp)
  800e34:	08016b40 	call	8016b4 <__unpack_f>
  800e38:	d9000804 	addi	r4,sp,32
  800e3c:	d80b883a 	mov	r5,sp
  800e40:	08016b40 	call	8016b4 <__unpack_f>
  800e44:	d8c00417 	ldw	r3,16(sp)
  800e48:	00800044 	movi	r2,1
  800e4c:	10c00536 	bltu	r2,r3,800e64 <__divsf3+0x48>
  800e50:	d9000404 	addi	r4,sp,16
  800e54:	08015880 	call	801588 <__pack_f>
  800e58:	dfc00a17 	ldw	ra,40(sp)
  800e5c:	dec00b04 	addi	sp,sp,44
  800e60:	f800283a 	ret
  800e64:	d9000017 	ldw	r4,0(sp)
  800e68:	11000536 	bltu	r2,r4,800e80 <__divsf3+0x64>
  800e6c:	d809883a 	mov	r4,sp
  800e70:	08015880 	call	801588 <__pack_f>
  800e74:	dfc00a17 	ldw	ra,40(sp)
  800e78:	dec00b04 	addi	sp,sp,44
  800e7c:	f800283a 	ret
  800e80:	d9800517 	ldw	r6,20(sp)
  800e84:	d9400117 	ldw	r5,4(sp)
  800e88:	00800104 	movi	r2,4
  800e8c:	314af03a 	xor	r5,r6,r5
  800e90:	d9400515 	stw	r5,20(sp)
  800e94:	18800226 	beq	r3,r2,800ea0 <__divsf3+0x84>
  800e98:	01400084 	movi	r5,2
  800e9c:	1940041e 	bne	r3,r5,800eb0 <__divsf3+0x94>
  800ea0:	193feb1e 	bne	r3,r4,800e50 <__divsf3+0x34>
  800ea4:	01002074 	movhi	r4,129
  800ea8:	213cb104 	addi	r4,r4,-3388
  800eac:	003fe906 	br	800e54 <__divsf3+0x38>
  800eb0:	20802226 	beq	r4,r2,800f3c <__divsf3+0x120>
  800eb4:	21402526 	beq	r4,r5,800f4c <__divsf3+0x130>
  800eb8:	d9000617 	ldw	r4,24(sp)
  800ebc:	d8c00217 	ldw	r3,8(sp)
  800ec0:	d8800717 	ldw	r2,28(sp)
  800ec4:	d9400317 	ldw	r5,12(sp)
  800ec8:	20c7c83a 	sub	r3,r4,r3
  800ecc:	d8c00615 	stw	r3,24(sp)
  800ed0:	1140032e 	bgeu	r2,r5,800ee0 <__divsf3+0xc4>
  800ed4:	18ffffc4 	addi	r3,r3,-1
  800ed8:	1085883a 	add	r2,r2,r2
  800edc:	d8c00615 	stw	r3,24(sp)
  800ee0:	00c007c4 	movi	r3,31
  800ee4:	01100034 	movhi	r4,16384
  800ee8:	000d883a 	mov	r6,zero
  800eec:	18ffffc4 	addi	r3,r3,-1
  800ef0:	11400236 	bltu	r2,r5,800efc <__divsf3+0xe0>
  800ef4:	310cb03a 	or	r6,r6,r4
  800ef8:	1145c83a 	sub	r2,r2,r5
  800efc:	2008d07a 	srli	r4,r4,1
  800f00:	1085883a 	add	r2,r2,r2
  800f04:	183ff91e 	bne	r3,zero,800eec <__divsf3+0xd0>
  800f08:	31001fcc 	andi	r4,r6,127
  800f0c:	00c01004 	movi	r3,64
  800f10:	20c00226 	beq	r4,r3,800f1c <__divsf3+0x100>
  800f14:	d9800715 	stw	r6,28(sp)
  800f18:	003fcd06 	br	800e50 <__divsf3+0x34>
  800f1c:	30c0200c 	andi	r3,r6,128
  800f20:	183ffc1e 	bne	r3,zero,800f14 <__divsf3+0xf8>
  800f24:	103ffb26 	beq	r2,zero,800f14 <__divsf3+0xf8>
  800f28:	31801004 	addi	r6,r6,64
  800f2c:	00bfe004 	movi	r2,-128
  800f30:	308c703a 	and	r6,r6,r2
  800f34:	d9800715 	stw	r6,28(sp)
  800f38:	003fc506 	br	800e50 <__divsf3+0x34>
  800f3c:	d8000715 	stw	zero,28(sp)
  800f40:	d8000615 	stw	zero,24(sp)
  800f44:	d9000404 	addi	r4,sp,16
  800f48:	003fc206 	br	800e54 <__divsf3+0x38>
  800f4c:	d8800415 	stw	r2,16(sp)
  800f50:	d9000404 	addi	r4,sp,16
  800f54:	003fbf06 	br	800e54 <__divsf3+0x38>

00800f58 <__gtsf2>:
  800f58:	defff504 	addi	sp,sp,-44
  800f5c:	d9000915 	stw	r4,36(sp)
  800f60:	d9400815 	stw	r5,32(sp)
  800f64:	d9000904 	addi	r4,sp,36
  800f68:	d9400404 	addi	r5,sp,16
  800f6c:	dfc00a15 	stw	ra,40(sp)
  800f70:	08016b40 	call	8016b4 <__unpack_f>
  800f74:	d9000804 	addi	r4,sp,32
  800f78:	d80b883a 	mov	r5,sp
  800f7c:	08016b40 	call	8016b4 <__unpack_f>
  800f80:	d8c00417 	ldw	r3,16(sp)
  800f84:	00800044 	movi	r2,1
  800f88:	10c0082e 	bgeu	r2,r3,800fac <__gtsf2+0x54>
  800f8c:	d8c00017 	ldw	r3,0(sp)
  800f90:	10c0062e 	bgeu	r2,r3,800fac <__gtsf2+0x54>
  800f94:	d9000404 	addi	r4,sp,16
  800f98:	d80b883a 	mov	r5,sp
  800f9c:	080177c0 	call	80177c <__fpcmp_parts_f>
  800fa0:	dfc00a17 	ldw	ra,40(sp)
  800fa4:	dec00b04 	addi	sp,sp,44
  800fa8:	f800283a 	ret
  800fac:	00bfffc4 	movi	r2,-1
  800fb0:	003ffb06 	br	800fa0 <__gtsf2+0x48>

00800fb4 <__extendsfdf2>:
  800fb4:	defff904 	addi	sp,sp,-28
  800fb8:	d9000515 	stw	r4,20(sp)
  800fbc:	d9400104 	addi	r5,sp,4
  800fc0:	d9000504 	addi	r4,sp,20
  800fc4:	dfc00615 	stw	ra,24(sp)
  800fc8:	08016b40 	call	8016b4 <__unpack_f>
  800fcc:	d9c00417 	ldw	r7,16(sp)
  800fd0:	d9000117 	ldw	r4,4(sp)
  800fd4:	d9400217 	ldw	r5,8(sp)
  800fd8:	3804d0ba 	srli	r2,r7,2
  800fdc:	d9800317 	ldw	r6,12(sp)
  800fe0:	380e97ba 	slli	r7,r7,30
  800fe4:	d8800015 	stw	r2,0(sp)
  800fe8:	08014900 	call	801490 <__make_dp>
  800fec:	dfc00617 	ldw	ra,24(sp)
  800ff0:	dec00704 	addi	sp,sp,28
  800ff4:	f800283a 	ret

00800ff8 <__muldf3>:
  800ff8:	deffe404 	addi	sp,sp,-112
  800ffc:	d9001115 	stw	r4,68(sp)
  801000:	d9401215 	stw	r5,72(sp)
  801004:	d9001104 	addi	r4,sp,68
  801008:	d9400a04 	addi	r5,sp,40
  80100c:	dfc01b15 	stw	ra,108(sp)
  801010:	d9800f15 	stw	r6,60(sp)
  801014:	d9c01015 	stw	r7,64(sp)
  801018:	ddc01a15 	stw	r23,104(sp)
  80101c:	dd801915 	stw	r22,100(sp)
  801020:	dd401815 	stw	r21,96(sp)
  801024:	dd001715 	stw	r20,92(sp)
  801028:	dcc01615 	stw	r19,88(sp)
  80102c:	dc801515 	stw	r18,84(sp)
  801030:	dc401415 	stw	r17,80(sp)
  801034:	dc001315 	stw	r16,76(sp)
  801038:	0801a880 	call	801a88 <__unpack_d>
  80103c:	d9000f04 	addi	r4,sp,60
  801040:	d9400504 	addi	r5,sp,20
  801044:	0801a880 	call	801a88 <__unpack_d>
  801048:	d8c00a17 	ldw	r3,40(sp)
  80104c:	00800044 	movi	r2,1
  801050:	10c01136 	bltu	r2,r3,801098 <__muldf3+0xa0>
  801054:	d8c00b17 	ldw	r3,44(sp)
  801058:	d8800617 	ldw	r2,24(sp)
  80105c:	d9000a04 	addi	r4,sp,40
  801060:	1884c03a 	cmpne	r2,r3,r2
  801064:	d8800b15 	stw	r2,44(sp)
  801068:	08018640 	call	801864 <__pack_d>
  80106c:	dfc01b17 	ldw	ra,108(sp)
  801070:	ddc01a17 	ldw	r23,104(sp)
  801074:	dd801917 	ldw	r22,100(sp)
  801078:	dd401817 	ldw	r21,96(sp)
  80107c:	dd001717 	ldw	r20,92(sp)
  801080:	dcc01617 	ldw	r19,88(sp)
  801084:	dc801517 	ldw	r18,84(sp)
  801088:	dc401417 	ldw	r17,80(sp)
  80108c:	dc001317 	ldw	r16,76(sp)
  801090:	dec01c04 	addi	sp,sp,112
  801094:	f800283a 	ret
  801098:	d9000517 	ldw	r4,20(sp)
  80109c:	11000636 	bltu	r2,r4,8010b8 <__muldf3+0xc0>
  8010a0:	d8800617 	ldw	r2,24(sp)
  8010a4:	d8c00b17 	ldw	r3,44(sp)
  8010a8:	d9000504 	addi	r4,sp,20
  8010ac:	1884c03a 	cmpne	r2,r3,r2
  8010b0:	d8800615 	stw	r2,24(sp)
  8010b4:	003fec06 	br	801068 <__muldf3+0x70>
  8010b8:	00800104 	movi	r2,4
  8010bc:	1880051e 	bne	r3,r2,8010d4 <__muldf3+0xdc>
  8010c0:	00800084 	movi	r2,2
  8010c4:	20bfe31e 	bne	r4,r2,801054 <__muldf3+0x5c>
  8010c8:	01002074 	movhi	r4,129
  8010cc:	213cb504 	addi	r4,r4,-3372
  8010d0:	003fe506 	br	801068 <__muldf3+0x70>
  8010d4:	2080031e 	bne	r4,r2,8010e4 <__muldf3+0xec>
  8010d8:	00800084 	movi	r2,2
  8010dc:	18bffa26 	beq	r3,r2,8010c8 <__muldf3+0xd0>
  8010e0:	003fef06 	br	8010a0 <__muldf3+0xa8>
  8010e4:	00800084 	movi	r2,2
  8010e8:	18bfda26 	beq	r3,r2,801054 <__muldf3+0x5c>
  8010ec:	20bfec26 	beq	r4,r2,8010a0 <__muldf3+0xa8>
  8010f0:	dc000d17 	ldw	r16,52(sp)
  8010f4:	dd000817 	ldw	r20,32(sp)
  8010f8:	dc800917 	ldw	r18,36(sp)
  8010fc:	8009883a 	mov	r4,r16
  801100:	000b883a 	mov	r5,zero
  801104:	a00d883a 	mov	r6,r20
  801108:	000f883a 	mov	r7,zero
  80110c:	08015280 	call	801528 <__muldi3>
  801110:	dc400e17 	ldw	r17,56(sp)
  801114:	9009883a 	mov	r4,r18
  801118:	800d883a 	mov	r6,r16
  80111c:	000b883a 	mov	r5,zero
  801120:	000f883a 	mov	r7,zero
  801124:	102f883a 	mov	r23,r2
  801128:	1827883a 	mov	r19,r3
  80112c:	08015280 	call	801528 <__muldi3>
  801130:	900d883a 	mov	r6,r18
  801134:	8809883a 	mov	r4,r17
  801138:	000b883a 	mov	r5,zero
  80113c:	000f883a 	mov	r7,zero
  801140:	102b883a 	mov	r21,r2
  801144:	1821883a 	mov	r16,r3
  801148:	08015280 	call	801528 <__muldi3>
  80114c:	8809883a 	mov	r4,r17
  801150:	000b883a 	mov	r5,zero
  801154:	a00d883a 	mov	r6,r20
  801158:	000f883a 	mov	r7,zero
  80115c:	102d883a 	mov	r22,r2
  801160:	1825883a 	mov	r18,r3
  801164:	08015280 	call	801528 <__muldi3>
  801168:	154b883a 	add	r5,r2,r21
  80116c:	2889803a 	cmpltu	r4,r5,r2
  801170:	1c07883a 	add	r3,r3,r16
  801174:	20c9883a 	add	r4,r4,r3
  801178:	24004b36 	bltu	r4,r16,8012a8 <__muldf3+0x2b0>
  80117c:	8100011e 	bne	r16,r4,801184 <__muldf3+0x18c>
  801180:	2d404936 	bltu	r5,r21,8012a8 <__muldf3+0x2b0>
  801184:	0011883a 	mov	r8,zero
  801188:	0007883a 	mov	r3,zero
  80118c:	2ccb883a 	add	r5,r5,r19
  801190:	b80d883a 	mov	r6,r23
  801194:	2cc0012e 	bgeu	r5,r19,80119c <__muldf3+0x1a4>
  801198:	02000044 	movi	r8,1
  80119c:	258f883a 	add	r7,r4,r22
  8011a0:	3909803a 	cmpltu	r4,r7,r4
  8011a4:	da400c17 	ldw	r9,48(sp)
  8011a8:	2489883a 	add	r4,r4,r18
  8011ac:	d8800717 	ldw	r2,28(sp)
  8011b0:	20c9883a 	add	r4,r4,r3
  8011b4:	da800b17 	ldw	r10,44(sp)
  8011b8:	d8c00617 	ldw	r3,24(sp)
  8011bc:	3a11883a 	add	r8,r7,r8
  8011c0:	4885883a 	add	r2,r9,r2
  8011c4:	50c6c03a 	cmpne	r3,r10,r3
  8011c8:	41cf803a 	cmpltu	r7,r8,r7
  8011cc:	12400104 	addi	r9,r2,4
  8011d0:	d8c00115 	stw	r3,4(sp)
  8011d4:	3909883a 	add	r4,r7,r4
  8011d8:	da400215 	stw	r9,8(sp)
  8011dc:	03480034 	movhi	r13,8192
  8011e0:	6b7fffc4 	addi	r13,r13,-1
  8011e4:	4007883a 	mov	r3,r8
  8011e8:	6900102e 	bgeu	r13,r4,80122c <__muldf3+0x234>
  8011ec:	10800144 	addi	r2,r2,5
  8011f0:	180ed07a 	srli	r7,r3,1
  8011f4:	18c0004c 	andi	r3,r3,1
  8011f8:	201097fa 	slli	r8,r4,31
  8011fc:	281697fa 	slli	r11,r5,31
  801200:	2008d07a 	srli	r4,r4,1
  801204:	3014d07a 	srli	r10,r6,1
  801208:	2812d07a 	srli	r9,r5,1
  80120c:	1019883a 	mov	r12,r2
  801210:	18000226 	beq	r3,zero,80121c <__muldf3+0x224>
  801214:	5a8cb03a 	or	r6,r11,r10
  801218:	49600034 	orhi	r5,r9,32768
  80121c:	41c6b03a 	or	r3,r8,r7
  801220:	10800044 	addi	r2,r2,1
  801224:	693ff236 	bltu	r13,r4,8011f0 <__muldf3+0x1f8>
  801228:	db000215 	stw	r12,8(sp)
  80122c:	03440034 	movhi	r13,4096
  801230:	6b7fffc4 	addi	r13,r13,-1
  801234:	69001336 	bltu	r13,r4,801284 <__muldf3+0x28c>
  801238:	d8800217 	ldw	r2,8(sp)
  80123c:	10bfffc4 	addi	r2,r2,-1
  801240:	18d3883a 	add	r9,r3,r3
  801244:	48c7803a 	cmpltu	r3,r9,r3
  801248:	2109883a 	add	r4,r4,r4
  80124c:	190f883a 	add	r7,r3,r4
  801250:	3191883a 	add	r8,r6,r6
  801254:	4197803a 	cmpltu	r11,r8,r6
  801258:	2955883a 	add	r10,r5,r5
  80125c:	1019883a 	mov	r12,r2
  801260:	4807883a 	mov	r3,r9
  801264:	3809883a 	mov	r4,r7
  801268:	2800010e 	bge	r5,zero,801270 <__muldf3+0x278>
  80126c:	48c00054 	ori	r3,r9,1
  801270:	400d883a 	mov	r6,r8
  801274:	5a8b883a 	add	r5,r11,r10
  801278:	10bfffc4 	addi	r2,r2,-1
  80127c:	69fff02e 	bgeu	r13,r7,801240 <__muldf3+0x248>
  801280:	db000215 	stw	r12,8(sp)
  801284:	18803fcc 	andi	r2,r3,255
  801288:	01c02004 	movi	r7,128
  80128c:	11c00926 	beq	r2,r7,8012b4 <__muldf3+0x2bc>
  801290:	008000c4 	movi	r2,3
  801294:	d9000415 	stw	r4,16(sp)
  801298:	d8c00315 	stw	r3,12(sp)
  80129c:	d8800015 	stw	r2,0(sp)
  8012a0:	d809883a 	mov	r4,sp
  8012a4:	003f7006 	br	801068 <__muldf3+0x70>
  8012a8:	0011883a 	mov	r8,zero
  8012ac:	00c00044 	movi	r3,1
  8012b0:	003fb606 	br	80118c <__muldf3+0x194>
  8012b4:	19c0400c 	andi	r7,r3,256
  8012b8:	383ff51e 	bne	r7,zero,801290 <__muldf3+0x298>
  8012bc:	314ab03a 	or	r5,r6,r5
  8012c0:	283ff326 	beq	r5,zero,801290 <__muldf3+0x298>
  8012c4:	1885883a 	add	r2,r3,r2
  8012c8:	10cb803a 	cmpltu	r5,r2,r3
  8012cc:	00ffc004 	movi	r3,-256
  8012d0:	10c6703a 	and	r3,r2,r3
  8012d4:	2909883a 	add	r4,r5,r4
  8012d8:	003fed06 	br	801290 <__muldf3+0x298>

008012dc <__divdf3>:
  8012dc:	defff104 	addi	sp,sp,-60
  8012e0:	d9000c15 	stw	r4,48(sp)
  8012e4:	d9400d15 	stw	r5,52(sp)
  8012e8:	d9000c04 	addi	r4,sp,48
  8012ec:	d9400504 	addi	r5,sp,20
  8012f0:	dfc00e15 	stw	ra,56(sp)
  8012f4:	d9800a15 	stw	r6,40(sp)
  8012f8:	d9c00b15 	stw	r7,44(sp)
  8012fc:	0801a880 	call	801a88 <__unpack_d>
  801300:	d9000a04 	addi	r4,sp,40
  801304:	d80b883a 	mov	r5,sp
  801308:	0801a880 	call	801a88 <__unpack_d>
  80130c:	d8c00517 	ldw	r3,20(sp)
  801310:	00800044 	movi	r2,1
  801314:	10c00536 	bltu	r2,r3,80132c <__divdf3+0x50>
  801318:	d9000504 	addi	r4,sp,20
  80131c:	08018640 	call	801864 <__pack_d>
  801320:	dfc00e17 	ldw	ra,56(sp)
  801324:	dec00f04 	addi	sp,sp,60
  801328:	f800283a 	ret
  80132c:	d9000017 	ldw	r4,0(sp)
  801330:	11000536 	bltu	r2,r4,801348 <__divdf3+0x6c>
  801334:	d809883a 	mov	r4,sp
  801338:	08018640 	call	801864 <__pack_d>
  80133c:	dfc00e17 	ldw	ra,56(sp)
  801340:	dec00f04 	addi	sp,sp,60
  801344:	f800283a 	ret
  801348:	d9800617 	ldw	r6,24(sp)
  80134c:	d9400117 	ldw	r5,4(sp)
  801350:	00800104 	movi	r2,4
  801354:	314af03a 	xor	r5,r6,r5
  801358:	d9400615 	stw	r5,24(sp)
  80135c:	18800226 	beq	r3,r2,801368 <__divdf3+0x8c>
  801360:	01400084 	movi	r5,2
  801364:	1940041e 	bne	r3,r5,801378 <__divdf3+0x9c>
  801368:	193feb1e 	bne	r3,r4,801318 <__divdf3+0x3c>
  80136c:	01002074 	movhi	r4,129
  801370:	213cb504 	addi	r4,r4,-3372
  801374:	003fe906 	br	80131c <__divdf3+0x40>
  801378:	20803326 	beq	r4,r2,801448 <__divdf3+0x16c>
  80137c:	21403726 	beq	r4,r5,80145c <__divdf3+0x180>
  801380:	d8800217 	ldw	r2,8(sp)
  801384:	d9000717 	ldw	r4,28(sp)
  801388:	d8c00917 	ldw	r3,36(sp)
  80138c:	da000417 	ldw	r8,16(sp)
  801390:	2089c83a 	sub	r4,r4,r2
  801394:	d9000715 	stw	r4,28(sp)
  801398:	d8800817 	ldw	r2,32(sp)
  80139c:	dbc00317 	ldw	r15,12(sp)
  8013a0:	1a000236 	bltu	r3,r8,8013ac <__divdf3+0xd0>
  8013a4:	40c0081e 	bne	r8,r3,8013c8 <__divdf3+0xec>
  8013a8:	13c0072e 	bgeu	r2,r15,8013c8 <__divdf3+0xec>
  8013ac:	108b883a 	add	r5,r2,r2
  8013b0:	288d803a 	cmpltu	r6,r5,r2
  8013b4:	18c7883a 	add	r3,r3,r3
  8013b8:	213fffc4 	addi	r4,r4,-1
  8013bc:	2805883a 	mov	r2,r5
  8013c0:	30c7883a 	add	r3,r6,r3
  8013c4:	d9000715 	stw	r4,28(sp)
  8013c8:	01400f44 	movi	r5,61
  8013cc:	000f883a 	mov	r7,zero
  8013d0:	01040034 	movhi	r4,4096
  8013d4:	0019883a 	mov	r12,zero
  8013d8:	001b883a 	mov	r13,zero
  8013dc:	201697fa 	slli	r11,r4,31
  8013e0:	3814d07a 	srli	r10,r7,1
  8013e4:	297fffc4 	addi	r5,r5,-1
  8013e8:	1a000936 	bltu	r3,r8,801410 <__divdf3+0x134>
  8013ec:	13cdc83a 	sub	r6,r2,r15
  8013f0:	1193803a 	cmpltu	r9,r2,r6
  8013f4:	1a1dc83a 	sub	r14,r3,r8
  8013f8:	40c0011e 	bne	r8,r3,801400 <__divdf3+0x124>
  8013fc:	13c00436 	bltu	r2,r15,801410 <__divdf3+0x134>
  801400:	3005883a 	mov	r2,r6
  801404:	7247c83a 	sub	r3,r14,r9
  801408:	61d8b03a 	or	r12,r12,r7
  80140c:	691ab03a 	or	r13,r13,r4
  801410:	108d883a 	add	r6,r2,r2
  801414:	3093803a 	cmpltu	r9,r6,r2
  801418:	18c7883a 	add	r3,r3,r3
  80141c:	5a8eb03a 	or	r7,r11,r10
  801420:	2008d07a 	srli	r4,r4,1
  801424:	3005883a 	mov	r2,r6
  801428:	48c7883a 	add	r3,r9,r3
  80142c:	283feb1e 	bne	r5,zero,8013dc <__divdf3+0x100>
  801430:	61003fcc 	andi	r4,r12,255
  801434:	01402004 	movi	r5,128
  801438:	21400b26 	beq	r4,r5,801468 <__divdf3+0x18c>
  80143c:	db000815 	stw	r12,32(sp)
  801440:	db400915 	stw	r13,36(sp)
  801444:	003fb406 	br	801318 <__divdf3+0x3c>
  801448:	d8000815 	stw	zero,32(sp)
  80144c:	d8000915 	stw	zero,36(sp)
  801450:	d8000715 	stw	zero,28(sp)
  801454:	d9000504 	addi	r4,sp,20
  801458:	003fb006 	br	80131c <__divdf3+0x40>
  80145c:	d8800515 	stw	r2,20(sp)
  801460:	d9000504 	addi	r4,sp,20
  801464:	003fad06 	br	80131c <__divdf3+0x40>
  801468:	6140400c 	andi	r5,r12,256
  80146c:	283ff31e 	bne	r5,zero,80143c <__divdf3+0x160>
  801470:	30c4b03a 	or	r2,r6,r3
  801474:	103ff126 	beq	r2,zero,80143c <__divdf3+0x160>
  801478:	6109883a 	add	r4,r12,r4
  80147c:	2305803a 	cmpltu	r2,r4,r12
  801480:	033fc004 	movi	r12,-256
  801484:	2318703a 	and	r12,r4,r12
  801488:	135b883a 	add	r13,r2,r13
  80148c:	003feb06 	br	80143c <__divdf3+0x160>

00801490 <__make_dp>:
  801490:	defff904 	addi	sp,sp,-28
  801494:	d8800717 	ldw	r2,28(sp)
  801498:	d9000015 	stw	r4,0(sp)
  80149c:	d809883a 	mov	r4,sp
  8014a0:	dfc00515 	stw	ra,20(sp)
  8014a4:	d9c00615 	stw	r7,24(sp)
  8014a8:	d9400115 	stw	r5,4(sp)
  8014ac:	d9800215 	stw	r6,8(sp)
  8014b0:	d9c00315 	stw	r7,12(sp)
  8014b4:	d8800415 	stw	r2,16(sp)
  8014b8:	08018640 	call	801864 <__pack_d>
  8014bc:	dfc00517 	ldw	ra,20(sp)
  8014c0:	dec00704 	addi	sp,sp,28
  8014c4:	f800283a 	ret

008014c8 <__truncdfsf2>:
  8014c8:	defff804 	addi	sp,sp,-32
  8014cc:	d9000515 	stw	r4,20(sp)
  8014d0:	d9400615 	stw	r5,24(sp)
  8014d4:	d9000504 	addi	r4,sp,20
  8014d8:	d80b883a 	mov	r5,sp
  8014dc:	dfc00715 	stw	ra,28(sp)
  8014e0:	0801a880 	call	801a88 <__unpack_d>
  8014e4:	d8800317 	ldw	r2,12(sp)
  8014e8:	d8c00417 	ldw	r3,16(sp)
  8014ec:	01100034 	movhi	r4,16384
  8014f0:	213fffc4 	addi	r4,r4,-1
  8014f4:	100ed7ba 	srli	r7,r2,30
  8014f8:	180690ba 	slli	r3,r3,2
  8014fc:	1104703a 	and	r2,r2,r4
  801500:	19ceb03a 	or	r7,r3,r7
  801504:	10000126 	beq	r2,zero,80150c <__truncdfsf2+0x44>
  801508:	39c00054 	ori	r7,r7,1
  80150c:	d9000017 	ldw	r4,0(sp)
  801510:	d9400117 	ldw	r5,4(sp)
  801514:	d9800217 	ldw	r6,8(sp)
  801518:	08018380 	call	801838 <__make_fp>
  80151c:	dfc00717 	ldw	ra,28(sp)
  801520:	dec00804 	addi	sp,sp,32
  801524:	f800283a 	ret

00801528 <__muldi3>:
  801528:	20bfffcc 	andi	r2,r4,65535
  80152c:	2010d43a 	srli	r8,r4,16
  801530:	30ffffcc 	andi	r3,r6,65535
  801534:	3014d43a 	srli	r10,r6,16
  801538:	1893383a 	mul	r9,r3,r2
  80153c:	1a07383a 	mul	r3,r3,r8
  801540:	5085383a 	mul	r2,r10,r2
  801544:	4816d43a 	srli	r11,r9,16
  801548:	5211383a 	mul	r8,r10,r8
  80154c:	1885883a 	add	r2,r3,r2
  801550:	12c5883a 	add	r2,r2,r11
  801554:	10c0022e 	bgeu	r2,r3,801560 <__muldi3+0x38>
  801558:	00c00074 	movhi	r3,1
  80155c:	40d1883a 	add	r8,r8,r3
  801560:	1014d43a 	srli	r10,r2,16
  801564:	21c9383a 	mul	r4,r4,r7
  801568:	314d383a 	mul	r6,r6,r5
  80156c:	1004943a 	slli	r2,r2,16
  801570:	4291883a 	add	r8,r8,r10
  801574:	4a7fffcc 	andi	r9,r9,65535
  801578:	2187883a 	add	r3,r4,r6
  80157c:	1245883a 	add	r2,r2,r9
  801580:	1a07883a 	add	r3,r3,r8
  801584:	f800283a 	ret

00801588 <__pack_f>:
  801588:	21400017 	ldw	r5,0(r4)
  80158c:	01800044 	movi	r6,1
  801590:	20c00317 	ldw	r3,12(r4)
  801594:	21c00117 	ldw	r7,4(r4)
  801598:	3140282e 	bgeu	r6,r5,80163c <__pack_f+0xb4>
  80159c:	00800104 	movi	r2,4
  8015a0:	28802326 	beq	r5,r2,801630 <__pack_f+0xa8>
  8015a4:	00800084 	movi	r2,2
  8015a8:	28800f26 	beq	r5,r2,8015e8 <__pack_f+0x60>
  8015ac:	18000e26 	beq	r3,zero,8015e8 <__pack_f+0x60>
  8015b0:	21000217 	ldw	r4,8(r4)
  8015b4:	00bfe084 	movi	r2,-126
  8015b8:	20802616 	blt	r4,r2,801654 <__pack_f+0xcc>
  8015bc:	00801fc4 	movi	r2,127
  8015c0:	11001b16 	blt	r2,r4,801630 <__pack_f+0xa8>
  8015c4:	188a703a 	and	r5,r3,r2
  8015c8:	00801004 	movi	r2,64
  8015cc:	28801126 	beq	r5,r2,801614 <__pack_f+0x8c>
  8015d0:	18c00fc4 	addi	r3,r3,63
  8015d4:	18001316 	blt	r3,zero,801624 <__pack_f+0x9c>
  8015d8:	21001fc4 	addi	r4,r4,127
  8015dc:	180690ba 	slli	r3,r3,2
  8015e0:	1806d27a 	srli	r3,r3,9
  8015e4:	00000206 	br	8015f0 <__pack_f+0x68>
  8015e8:	0009883a 	mov	r4,zero
  8015ec:	0007883a 	mov	r3,zero
  8015f0:	21003fcc 	andi	r4,r4,255
  8015f4:	200895fa 	slli	r4,r4,23
  8015f8:	380a97fa 	slli	r5,r7,31
  8015fc:	00802034 	movhi	r2,128
  801600:	10bfffc4 	addi	r2,r2,-1
  801604:	1886703a 	and	r3,r3,r2
  801608:	1904b03a 	or	r2,r3,r4
  80160c:	1144b03a 	or	r2,r2,r5
  801610:	f800283a 	ret
  801614:	1880200c 	andi	r2,r3,128
  801618:	103fee26 	beq	r2,zero,8015d4 <__pack_f+0x4c>
  80161c:	18c01004 	addi	r3,r3,64
  801620:	183fed0e 	bge	r3,zero,8015d8 <__pack_f+0x50>
  801624:	1806d07a 	srli	r3,r3,1
  801628:	21002004 	addi	r4,r4,128
  80162c:	003feb06 	br	8015dc <__pack_f+0x54>
  801630:	013fffc4 	movi	r4,-1
  801634:	0007883a 	mov	r3,zero
  801638:	003fed06 	br	8015f0 <__pack_f+0x68>
  80163c:	18c00434 	orhi	r3,r3,16
  801640:	00802034 	movhi	r2,128
  801644:	10bfffc4 	addi	r2,r2,-1
  801648:	1886703a 	and	r3,r3,r2
  80164c:	013fffc4 	movi	r4,-1
  801650:	003fe706 	br	8015f0 <__pack_f+0x68>
  801654:	1105c83a 	sub	r2,r2,r4
  801658:	01000644 	movi	r4,25
  80165c:	20801216 	blt	r4,r2,8016a8 <__pack_f+0x120>
  801660:	3088983a 	sll	r4,r6,r2
  801664:	1884d83a 	srl	r2,r3,r2
  801668:	213fffc4 	addi	r4,r4,-1
  80166c:	20c6703a 	and	r3,r4,r3
  801670:	1806c03a 	cmpne	r3,r3,zero
  801674:	1884b03a 	or	r2,r3,r2
  801678:	11001fcc 	andi	r4,r2,127
  80167c:	00c01004 	movi	r3,64
  801680:	20c00a1e 	bne	r4,r3,8016ac <__pack_f+0x124>
  801684:	10c0200c 	andi	r3,r2,128
  801688:	18000126 	beq	r3,zero,801690 <__pack_f+0x108>
  80168c:	10801004 	addi	r2,r2,64
  801690:	100690ba 	slli	r3,r2,2
  801694:	01100034 	movhi	r4,16384
  801698:	1105403a 	cmpgeu	r2,r2,r4
  80169c:	1806d27a 	srli	r3,r3,9
  8016a0:	1009883a 	mov	r4,r2
  8016a4:	003fd206 	br	8015f0 <__pack_f+0x68>
  8016a8:	0005883a 	mov	r2,zero
  8016ac:	10800fc4 	addi	r2,r2,63
  8016b0:	003ff706 	br	801690 <__pack_f+0x108>

008016b4 <__unpack_f>:
  8016b4:	20c00017 	ldw	r3,0(r4)
  8016b8:	00802034 	movhi	r2,128
  8016bc:	10bfffc4 	addi	r2,r2,-1
  8016c0:	1808d5fa 	srli	r4,r3,23
  8016c4:	180cd7fa 	srli	r6,r3,31
  8016c8:	1884703a 	and	r2,r3,r2
  8016cc:	21003fcc 	andi	r4,r4,255
  8016d0:	29800115 	stw	r6,4(r5)
  8016d4:	2000111e 	bne	r4,zero,80171c <__unpack_f+0x68>
  8016d8:	10001a26 	beq	r2,zero,801744 <__unpack_f+0x90>
  8016dc:	00ffe084 	movi	r3,-126
  8016e0:	100491fa 	slli	r2,r2,7
  8016e4:	28c00215 	stw	r3,8(r5)
  8016e8:	00c000c4 	movi	r3,3
  8016ec:	28c00015 	stw	r3,0(r5)
  8016f0:	01900034 	movhi	r6,16384
  8016f4:	31bfffc4 	addi	r6,r6,-1
  8016f8:	30801036 	bltu	r6,r2,80173c <__unpack_f+0x88>
  8016fc:	00ffe044 	movi	r3,-127
  801700:	1085883a 	add	r2,r2,r2
  801704:	1809883a 	mov	r4,r3
  801708:	18ffffc4 	addi	r3,r3,-1
  80170c:	30bffc2e 	bgeu	r6,r2,801700 <__unpack_f+0x4c>
  801710:	29000215 	stw	r4,8(r5)
  801714:	28800315 	stw	r2,12(r5)
  801718:	f800283a 	ret
  80171c:	01803fc4 	movi	r6,255
  801720:	21800b26 	beq	r4,r6,801750 <__unpack_f+0x9c>
  801724:	100491fa 	slli	r2,r2,7
  801728:	213fe044 	addi	r4,r4,-127
  80172c:	00c000c4 	movi	r3,3
  801730:	10900034 	orhi	r2,r2,16384
  801734:	29000215 	stw	r4,8(r5)
  801738:	28c00015 	stw	r3,0(r5)
  80173c:	28800315 	stw	r2,12(r5)
  801740:	f800283a 	ret
  801744:	00800084 	movi	r2,2
  801748:	28800015 	stw	r2,0(r5)
  80174c:	f800283a 	ret
  801750:	10000526 	beq	r2,zero,801768 <__unpack_f+0xb4>
  801754:	18c0042c 	andhi	r3,r3,16
  801758:	18000626 	beq	r3,zero,801774 <__unpack_f+0xc0>
  80175c:	00c00044 	movi	r3,1
  801760:	28c00015 	stw	r3,0(r5)
  801764:	003ff506 	br	80173c <__unpack_f+0x88>
  801768:	00800104 	movi	r2,4
  80176c:	28800015 	stw	r2,0(r5)
  801770:	f800283a 	ret
  801774:	28000015 	stw	zero,0(r5)
  801778:	003ff006 	br	80173c <__unpack_f+0x88>

0080177c <__fpcmp_parts_f>:
  80177c:	20c00017 	ldw	r3,0(r4)
  801780:	00800044 	movi	r2,1
  801784:	10c0172e 	bgeu	r2,r3,8017e4 <__fpcmp_parts_f+0x68>
  801788:	29800017 	ldw	r6,0(r5)
  80178c:	1180152e 	bgeu	r2,r6,8017e4 <__fpcmp_parts_f+0x68>
  801790:	01c00104 	movi	r7,4
  801794:	19c02326 	beq	r3,r7,801824 <__fpcmp_parts_f+0xa8>
  801798:	31c00926 	beq	r6,r7,8017c0 <__fpcmp_parts_f+0x44>
  80179c:	01c00084 	movi	r7,2
  8017a0:	19c00626 	beq	r3,r7,8017bc <__fpcmp_parts_f+0x40>
  8017a4:	31c01126 	beq	r6,r7,8017ec <__fpcmp_parts_f+0x70>
  8017a8:	20c00117 	ldw	r3,4(r4)
  8017ac:	29800117 	ldw	r6,4(r5)
  8017b0:	19801226 	beq	r3,r6,8017fc <__fpcmp_parts_f+0x80>
  8017b4:	1800041e 	bne	r3,zero,8017c8 <__fpcmp_parts_f+0x4c>
  8017b8:	f800283a 	ret
  8017bc:	30c01526 	beq	r6,r3,801814 <__fpcmp_parts_f+0x98>
  8017c0:	28800117 	ldw	r2,4(r5)
  8017c4:	1000071e 	bne	r2,zero,8017e4 <__fpcmp_parts_f+0x68>
  8017c8:	00bfffc4 	movi	r2,-1
  8017cc:	f800283a 	ret
  8017d0:	39801216 	blt	r7,r6,80181c <__fpcmp_parts_f+0xa0>
  8017d4:	21000317 	ldw	r4,12(r4)
  8017d8:	28800317 	ldw	r2,12(r5)
  8017dc:	11000c2e 	bgeu	r2,r4,801810 <__fpcmp_parts_f+0x94>
  8017e0:	183ff91e 	bne	r3,zero,8017c8 <__fpcmp_parts_f+0x4c>
  8017e4:	00800044 	movi	r2,1
  8017e8:	f800283a 	ret
  8017ec:	20800117 	ldw	r2,4(r4)
  8017f0:	103ff51e 	bne	r2,zero,8017c8 <__fpcmp_parts_f+0x4c>
  8017f4:	00800044 	movi	r2,1
  8017f8:	f800283a 	ret
  8017fc:	21c00217 	ldw	r7,8(r4)
  801800:	29800217 	ldw	r6,8(r5)
  801804:	31fff20e 	bge	r6,r7,8017d0 <__fpcmp_parts_f+0x54>
  801808:	183fef1e 	bne	r3,zero,8017c8 <__fpcmp_parts_f+0x4c>
  80180c:	f800283a 	ret
  801810:	20800236 	bltu	r4,r2,80181c <__fpcmp_parts_f+0xa0>
  801814:	0005883a 	mov	r2,zero
  801818:	f800283a 	ret
  80181c:	183fea26 	beq	r3,zero,8017c8 <__fpcmp_parts_f+0x4c>
  801820:	003ff006 	br	8017e4 <__fpcmp_parts_f+0x68>
  801824:	30fff11e 	bne	r6,r3,8017ec <__fpcmp_parts_f+0x70>
  801828:	28c00117 	ldw	r3,4(r5)
  80182c:	20800117 	ldw	r2,4(r4)
  801830:	1885c83a 	sub	r2,r3,r2
  801834:	f800283a 	ret

00801838 <__make_fp>:
  801838:	defffb04 	addi	sp,sp,-20
  80183c:	d9000015 	stw	r4,0(sp)
  801840:	d809883a 	mov	r4,sp
  801844:	dfc00415 	stw	ra,16(sp)
  801848:	d9400115 	stw	r5,4(sp)
  80184c:	d9800215 	stw	r6,8(sp)
  801850:	d9c00315 	stw	r7,12(sp)
  801854:	08015880 	call	801588 <__pack_f>
  801858:	dfc00417 	ldw	ra,16(sp)
  80185c:	dec00504 	addi	sp,sp,20
  801860:	f800283a 	ret

00801864 <__pack_d>:
  801864:	20800017 	ldw	r2,0(r4)
  801868:	defff804 	addi	sp,sp,-32
  80186c:	dcc00315 	stw	r19,12(sp)
  801870:	dc800215 	stw	r18,8(sp)
  801874:	dfc00715 	stw	ra,28(sp)
  801878:	dd800615 	stw	r22,24(sp)
  80187c:	dd400515 	stw	r21,20(sp)
  801880:	dd000415 	stw	r20,16(sp)
  801884:	dc400115 	stw	r17,4(sp)
  801888:	dc000015 	stw	r16,0(sp)
  80188c:	04800044 	movi	r18,1
  801890:	24400317 	ldw	r17,12(r4)
  801894:	24000417 	ldw	r16,16(r4)
  801898:	24c00117 	ldw	r19,4(r4)
  80189c:	9080422e 	bgeu	r18,r2,8019a8 <__pack_d+0x144>
  8018a0:	00c00104 	movi	r3,4
  8018a4:	10c03c26 	beq	r2,r3,801998 <__pack_d+0x134>
  8018a8:	00c00084 	movi	r3,2
  8018ac:	10c01926 	beq	r2,r3,801914 <__pack_d+0xb0>
  8018b0:	8c04b03a 	or	r2,r17,r16
  8018b4:	10001726 	beq	r2,zero,801914 <__pack_d+0xb0>
  8018b8:	21000217 	ldw	r4,8(r4)
  8018bc:	00bf0084 	movi	r2,-1022
  8018c0:	20804016 	blt	r4,r2,8019c4 <__pack_d+0x160>
  8018c4:	0080ffc4 	movi	r2,1023
  8018c8:	11003316 	blt	r2,r4,801998 <__pack_d+0x134>
  8018cc:	88803fcc 	andi	r2,r17,255
  8018d0:	00c02004 	movi	r3,128
  8018d4:	10c02926 	beq	r2,r3,80197c <__pack_d+0x118>
  8018d8:	88801fc4 	addi	r2,r17,127
  8018dc:	1463803a 	cmpltu	r17,r2,r17
  8018e0:	8c21883a 	add	r16,r17,r16
  8018e4:	1023883a 	mov	r17,r2
  8018e8:	00880034 	movhi	r2,8192
  8018ec:	10bfffc4 	addi	r2,r2,-1
  8018f0:	14001c36 	bltu	r2,r16,801964 <__pack_d+0x100>
  8018f4:	2100ffc4 	addi	r4,r4,1023
  8018f8:	8006963a 	slli	r3,r16,24
  8018fc:	8804d23a 	srli	r2,r17,8
  801900:	8020913a 	slli	r16,r16,4
  801904:	2101ffcc 	andi	r4,r4,2047
  801908:	1884b03a 	or	r2,r3,r2
  80190c:	8020d33a 	srli	r16,r16,12
  801910:	00000306 	br	801920 <__pack_d+0xbc>
  801914:	0009883a 	mov	r4,zero
  801918:	0005883a 	mov	r2,zero
  80191c:	0021883a 	mov	r16,zero
  801920:	2008953a 	slli	r4,r4,20
  801924:	982697fa 	slli	r19,r19,31
  801928:	00c00434 	movhi	r3,16
  80192c:	18ffffc4 	addi	r3,r3,-1
  801930:	80e0703a 	and	r16,r16,r3
  801934:	8106b03a 	or	r3,r16,r4
  801938:	1cc6b03a 	or	r3,r3,r19
  80193c:	dfc00717 	ldw	ra,28(sp)
  801940:	dd800617 	ldw	r22,24(sp)
  801944:	dd400517 	ldw	r21,20(sp)
  801948:	dd000417 	ldw	r20,16(sp)
  80194c:	dcc00317 	ldw	r19,12(sp)
  801950:	dc800217 	ldw	r18,8(sp)
  801954:	dc400117 	ldw	r17,4(sp)
  801958:	dc000017 	ldw	r16,0(sp)
  80195c:	dec00804 	addi	sp,sp,32
  801960:	f800283a 	ret
  801964:	800697fa 	slli	r3,r16,31
  801968:	8804d07a 	srli	r2,r17,1
  80196c:	21010004 	addi	r4,r4,1024
  801970:	8020d07a 	srli	r16,r16,1
  801974:	18a2b03a 	or	r17,r3,r2
  801978:	003fdf06 	br	8018f8 <__pack_d+0x94>
  80197c:	88c0400c 	andi	r3,r17,256
  801980:	183fd926 	beq	r3,zero,8018e8 <__pack_d+0x84>
  801984:	8885883a 	add	r2,r17,r2
  801988:	1463803a 	cmpltu	r17,r2,r17
  80198c:	8c21883a 	add	r16,r17,r16
  801990:	1023883a 	mov	r17,r2
  801994:	003fd406 	br	8018e8 <__pack_d+0x84>
  801998:	0101ffc4 	movi	r4,2047
  80199c:	0005883a 	mov	r2,zero
  8019a0:	0021883a 	mov	r16,zero
  8019a4:	003fde06 	br	801920 <__pack_d+0xbc>
  8019a8:	84000234 	orhi	r16,r16,8
  8019ac:	00c00434 	movhi	r3,16
  8019b0:	18ffffc4 	addi	r3,r3,-1
  8019b4:	8805883a 	mov	r2,r17
  8019b8:	80e0703a 	and	r16,r16,r3
  8019bc:	0101ffc4 	movi	r4,2047
  8019c0:	003fd706 	br	801920 <__pack_d+0xbc>
  8019c4:	1129c83a 	sub	r20,r2,r4
  8019c8:	00800e04 	movi	r2,56
  8019cc:	15002716 	blt	r2,r20,801a6c <__pack_d+0x208>
  8019d0:	800b883a 	mov	r5,r16
  8019d4:	a00d883a 	mov	r6,r20
  8019d8:	8809883a 	mov	r4,r17
  8019dc:	0801b8c0 	call	801b8c <__lshrdi3>
  8019e0:	9009883a 	mov	r4,r18
  8019e4:	000b883a 	mov	r5,zero
  8019e8:	a00d883a 	mov	r6,r20
  8019ec:	102d883a 	mov	r22,r2
  8019f0:	182b883a 	mov	r21,r3
  8019f4:	0801bd00 	call	801bd0 <__ashldi3>
  8019f8:	1009003a 	cmpeq	r4,r2,zero
  8019fc:	1907c83a 	sub	r3,r3,r4
  801a00:	10bfffc4 	addi	r2,r2,-1
  801a04:	1c20703a 	and	r16,r3,r16
  801a08:	1444703a 	and	r2,r2,r17
  801a0c:	1404b03a 	or	r2,r2,r16
  801a10:	1004c03a 	cmpne	r2,r2,zero
  801a14:	1584b03a 	or	r2,r2,r22
  801a18:	11003fcc 	andi	r4,r2,255
  801a1c:	01402004 	movi	r5,128
  801a20:	a807883a 	mov	r3,r21
  801a24:	2140131e 	bne	r4,r5,801a74 <__pack_d+0x210>
  801a28:	1140400c 	andi	r5,r2,256
  801a2c:	28000426 	beq	r5,zero,801a40 <__pack_d+0x1dc>
  801a30:	1109883a 	add	r4,r2,r4
  801a34:	2085803a 	cmpltu	r2,r4,r2
  801a38:	1547883a 	add	r3,r2,r21
  801a3c:	2005883a 	mov	r2,r4
  801a40:	1808963a 	slli	r4,r3,24
  801a44:	1004d23a 	srli	r2,r2,8
  801a48:	1820913a 	slli	r16,r3,4
  801a4c:	01440034 	movhi	r5,4096
  801a50:	297fffc4 	addi	r5,r5,-1
  801a54:	2084b03a 	or	r2,r4,r2
  801a58:	8020d33a 	srli	r16,r16,12
  801a5c:	01000044 	movi	r4,1
  801a60:	28ffaf36 	bltu	r5,r3,801920 <__pack_d+0xbc>
  801a64:	0009883a 	mov	r4,zero
  801a68:	003fad06 	br	801920 <__pack_d+0xbc>
  801a6c:	0005883a 	mov	r2,zero
  801a70:	0007883a 	mov	r3,zero
  801a74:	11001fc4 	addi	r4,r2,127
  801a78:	2085803a 	cmpltu	r2,r4,r2
  801a7c:	10c7883a 	add	r3,r2,r3
  801a80:	2005883a 	mov	r2,r4
  801a84:	003fee06 	br	801a40 <__pack_d+0x1dc>

00801a88 <__unpack_d>:
  801a88:	21800117 	ldw	r6,4(r4)
  801a8c:	20c00017 	ldw	r3,0(r4)
  801a90:	3004d7fa 	srli	r2,r6,31
  801a94:	3008d53a 	srli	r4,r6,20
  801a98:	28800115 	stw	r2,4(r5)
  801a9c:	2101ffcc 	andi	r4,r4,2047
  801aa0:	00800434 	movhi	r2,16
  801aa4:	10bfffc4 	addi	r2,r2,-1
  801aa8:	3084703a 	and	r2,r6,r2
  801aac:	20001a1e 	bne	r4,zero,801b18 <__unpack_d+0x90>
  801ab0:	1888b03a 	or	r4,r3,r2
  801ab4:	20002626 	beq	r4,zero,801b50 <__unpack_d+0xc8>
  801ab8:	1808d63a 	srli	r4,r3,24
  801abc:	1004923a 	slli	r2,r2,8
  801ac0:	01bf0084 	movi	r6,-1022
  801ac4:	29800215 	stw	r6,8(r5)
  801ac8:	2084b03a 	or	r2,r4,r2
  801acc:	010000c4 	movi	r4,3
  801ad0:	29000015 	stw	r4,0(r5)
  801ad4:	02040034 	movhi	r8,4096
  801ad8:	423fffc4 	addi	r8,r8,-1
  801adc:	1806923a 	slli	r3,r3,8
  801ae0:	40801836 	bltu	r8,r2,801b44 <__unpack_d+0xbc>
  801ae4:	013f0044 	movi	r4,-1023
  801ae8:	18cd883a 	add	r6,r3,r3
  801aec:	30c7803a 	cmpltu	r3,r6,r3
  801af0:	1085883a 	add	r2,r2,r2
  801af4:	1885883a 	add	r2,r3,r2
  801af8:	200f883a 	mov	r7,r4
  801afc:	3007883a 	mov	r3,r6
  801b00:	213fffc4 	addi	r4,r4,-1
  801b04:	40bff82e 	bgeu	r8,r2,801ae8 <__unpack_d+0x60>
  801b08:	29c00215 	stw	r7,8(r5)
  801b0c:	28c00315 	stw	r3,12(r5)
  801b10:	28800415 	stw	r2,16(r5)
  801b14:	f800283a 	ret
  801b18:	01c1ffc4 	movi	r7,2047
  801b1c:	21c00f26 	beq	r4,r7,801b5c <__unpack_d+0xd4>
  801b20:	180cd63a 	srli	r6,r3,24
  801b24:	1004923a 	slli	r2,r2,8
  801b28:	213f0044 	addi	r4,r4,-1023
  801b2c:	1806923a 	slli	r3,r3,8
  801b30:	3084b03a 	or	r2,r6,r2
  801b34:	29000215 	stw	r4,8(r5)
  801b38:	010000c4 	movi	r4,3
  801b3c:	10840034 	orhi	r2,r2,4096
  801b40:	29000015 	stw	r4,0(r5)
  801b44:	28c00315 	stw	r3,12(r5)
  801b48:	28800415 	stw	r2,16(r5)
  801b4c:	f800283a 	ret
  801b50:	00800084 	movi	r2,2
  801b54:	28800015 	stw	r2,0(r5)
  801b58:	f800283a 	ret
  801b5c:	1888b03a 	or	r4,r3,r2
  801b60:	20000526 	beq	r4,zero,801b78 <__unpack_d+0xf0>
  801b64:	3180022c 	andhi	r6,r6,8
  801b68:	30000626 	beq	r6,zero,801b84 <__unpack_d+0xfc>
  801b6c:	01000044 	movi	r4,1
  801b70:	29000015 	stw	r4,0(r5)
  801b74:	003ff306 	br	801b44 <__unpack_d+0xbc>
  801b78:	00800104 	movi	r2,4
  801b7c:	28800015 	stw	r2,0(r5)
  801b80:	f800283a 	ret
  801b84:	28000015 	stw	zero,0(r5)
  801b88:	003fee06 	br	801b44 <__unpack_d+0xbc>

00801b8c <__lshrdi3>:
  801b8c:	2005883a 	mov	r2,r4
  801b90:	2807883a 	mov	r3,r5
  801b94:	30000826 	beq	r6,zero,801bb8 <__lshrdi3+0x2c>
  801b98:	01000804 	movi	r4,32
  801b9c:	2189c83a 	sub	r4,r4,r6
  801ba0:	0100060e 	bge	zero,r4,801bbc <__lshrdi3+0x30>
  801ba4:	1184d83a 	srl	r2,r2,r6
  801ba8:	2908983a 	sll	r4,r5,r4
  801bac:	298cd83a 	srl	r6,r5,r6
  801bb0:	2084b03a 	or	r2,r4,r2
  801bb4:	3007883a 	mov	r3,r6
  801bb8:	f800283a 	ret
  801bbc:	0105c83a 	sub	r2,zero,r4
  801bc0:	000d883a 	mov	r6,zero
  801bc4:	2884d83a 	srl	r2,r5,r2
  801bc8:	3007883a 	mov	r3,r6
  801bcc:	003ffa06 	br	801bb8 <__lshrdi3+0x2c>

00801bd0 <__ashldi3>:
  801bd0:	2005883a 	mov	r2,r4
  801bd4:	2807883a 	mov	r3,r5
  801bd8:	30000826 	beq	r6,zero,801bfc <__ashldi3+0x2c>
  801bdc:	01000804 	movi	r4,32
  801be0:	2189c83a 	sub	r4,r4,r6
  801be4:	0100060e 	bge	zero,r4,801c00 <__ashldi3+0x30>
  801be8:	1108d83a 	srl	r4,r2,r4
  801bec:	2986983a 	sll	r3,r5,r6
  801bf0:	118c983a 	sll	r6,r2,r6
  801bf4:	20c6b03a 	or	r3,r4,r3
  801bf8:	3005883a 	mov	r2,r6
  801bfc:	f800283a 	ret
  801c00:	0107c83a 	sub	r3,zero,r4
  801c04:	000d883a 	mov	r6,zero
  801c08:	10c6983a 	sll	r3,r2,r3
  801c0c:	3005883a 	mov	r2,r6
  801c10:	003ffa06 	br	801bfc <__ashldi3+0x2c>

00801c14 <_printf_r>:
  801c14:	defffd04 	addi	sp,sp,-12
  801c18:	dfc00015 	stw	ra,0(sp)
  801c1c:	d9800115 	stw	r6,4(sp)
  801c20:	d9c00215 	stw	r7,8(sp)
  801c24:	280d883a 	mov	r6,r5
  801c28:	21400217 	ldw	r5,8(r4)
  801c2c:	d9c00104 	addi	r7,sp,4
  801c30:	0801cb00 	call	801cb0 <___vfprintf_internal_r>
  801c34:	dfc00017 	ldw	ra,0(sp)
  801c38:	dec00304 	addi	sp,sp,12
  801c3c:	f800283a 	ret

00801c40 <printf>:
  801c40:	defffc04 	addi	sp,sp,-16
  801c44:	dfc00015 	stw	ra,0(sp)
  801c48:	d9400115 	stw	r5,4(sp)
  801c4c:	d9800215 	stw	r6,8(sp)
  801c50:	d9c00315 	stw	r7,12(sp)
  801c54:	00802074 	movhi	r2,129
  801c58:	108dd804 	addi	r2,r2,14176
  801c5c:	10800017 	ldw	r2,0(r2)
  801c60:	200b883a 	mov	r5,r4
  801c64:	d9800104 	addi	r6,sp,4
  801c68:	11000217 	ldw	r4,8(r2)
  801c6c:	0803aa80 	call	803aa8 <__vfprintf_internal>
  801c70:	dfc00017 	ldw	ra,0(sp)
  801c74:	dec00404 	addi	sp,sp,16
  801c78:	f800283a 	ret

00801c7c <__sprint_r>:
  801c7c:	30800217 	ldw	r2,8(r6)
  801c80:	defffe04 	addi	sp,sp,-8
  801c84:	dc000015 	stw	r16,0(sp)
  801c88:	dfc00115 	stw	ra,4(sp)
  801c8c:	3021883a 	mov	r16,r6
  801c90:	10000226 	beq	r2,zero,801c9c <__sprint_r+0x20>
  801c94:	0805d600 	call	805d60 <__sfvwrite_r>
  801c98:	80000215 	stw	zero,8(r16)
  801c9c:	80000115 	stw	zero,4(r16)
  801ca0:	dfc00117 	ldw	ra,4(sp)
  801ca4:	dc000017 	ldw	r16,0(sp)
  801ca8:	dec00204 	addi	sp,sp,8
  801cac:	f800283a 	ret

00801cb0 <___vfprintf_internal_r>:
  801cb0:	defeb904 	addi	sp,sp,-1308
  801cb4:	dc013d15 	stw	r16,1268(sp)
  801cb8:	d9013015 	stw	r4,1216(sp)
  801cbc:	dfc14615 	stw	ra,1304(sp)
  801cc0:	df014515 	stw	fp,1300(sp)
  801cc4:	ddc14415 	stw	r23,1296(sp)
  801cc8:	dd814315 	stw	r22,1292(sp)
  801ccc:	dd414215 	stw	r21,1288(sp)
  801cd0:	dd014115 	stw	r20,1284(sp)
  801cd4:	dcc14015 	stw	r19,1280(sp)
  801cd8:	dc813f15 	stw	r18,1276(sp)
  801cdc:	dc413e15 	stw	r17,1272(sp)
  801ce0:	d9412915 	stw	r5,1188(sp)
  801ce4:	3021883a 	mov	r16,r6
  801ce8:	d9c12d15 	stw	r7,1204(sp)
  801cec:	080644c0 	call	80644c <_localeconv_r>
  801cf0:	10800017 	ldw	r2,0(r2)
  801cf4:	d9013017 	ldw	r4,1216(sp)
  801cf8:	d8013315 	stw	zero,1228(sp)
  801cfc:	d8813715 	stw	r2,1244(sp)
  801d00:	d8013415 	stw	zero,1232(sp)
  801d04:	20000226 	beq	r4,zero,801d10 <___vfprintf_internal_r+0x60>
  801d08:	20800e17 	ldw	r2,56(r4)
  801d0c:	10019826 	beq	r2,zero,802370 <___vfprintf_internal_r+0x6c0>
  801d10:	da012917 	ldw	r8,1188(sp)
  801d14:	4080030b 	ldhu	r2,12(r8)
  801d18:	10c0020c 	andi	r3,r2,8
  801d1c:	18ffffcc 	andi	r3,r3,65535
  801d20:	18e0001c 	xori	r3,r3,32768
  801d24:	18e00004 	addi	r3,r3,-32768
  801d28:	18013a26 	beq	r3,zero,802214 <___vfprintf_internal_r+0x564>
  801d2c:	40c00417 	ldw	r3,16(r8)
  801d30:	18013826 	beq	r3,zero,802214 <___vfprintf_internal_r+0x564>
  801d34:	1100068c 	andi	r4,r2,26
  801d38:	00c00284 	movi	r3,10
  801d3c:	20c13e26 	beq	r4,r3,802238 <___vfprintf_internal_r+0x588>
  801d40:	da010dc4 	addi	r8,sp,1079
  801d44:	d8800404 	addi	r2,sp,16
  801d48:	da012615 	stw	r8,1176(sp)
  801d4c:	d8811b15 	stw	r2,1132(sp)
  801d50:	1013883a 	mov	r9,r2
  801d54:	d8812617 	ldw	r2,1176(sp)
  801d58:	da010e04 	addi	r8,sp,1080
  801d5c:	dc413017 	ldw	r17,1216(sp)
  801d60:	da012715 	stw	r8,1180(sp)
  801d64:	4091c83a 	sub	r8,r8,r2
  801d68:	d8011d15 	stw	zero,1140(sp)
  801d6c:	d8011c15 	stw	zero,1136(sp)
  801d70:	802b883a 	mov	r21,r16
  801d74:	d8013215 	stw	zero,1224(sp)
  801d78:	d8013615 	stw	zero,1240(sp)
  801d7c:	d8013515 	stw	zero,1236(sp)
  801d80:	d8012c15 	stw	zero,1200(sp)
  801d84:	da013915 	stw	r8,1252(sp)
  801d88:	a8800007 	ldb	r2,0(r21)
  801d8c:	1002ec26 	beq	r2,zero,802940 <___vfprintf_internal_r+0xc90>
  801d90:	00c00944 	movi	r3,37
  801d94:	a825883a 	mov	r18,r21
  801d98:	10c0021e 	bne	r2,r3,801da4 <___vfprintf_internal_r+0xf4>
  801d9c:	00001406 	br	801df0 <___vfprintf_internal_r+0x140>
  801da0:	10c00326 	beq	r2,r3,801db0 <___vfprintf_internal_r+0x100>
  801da4:	94800044 	addi	r18,r18,1
  801da8:	90800007 	ldb	r2,0(r18)
  801dac:	103ffc1e 	bne	r2,zero,801da0 <___vfprintf_internal_r+0xf0>
  801db0:	9561c83a 	sub	r16,r18,r21
  801db4:	80000e26 	beq	r16,zero,801df0 <___vfprintf_internal_r+0x140>
  801db8:	da011d17 	ldw	r8,1140(sp)
  801dbc:	d8c11c17 	ldw	r3,1136(sp)
  801dc0:	4d400015 	stw	r21,0(r9)
  801dc4:	4c000115 	stw	r16,4(r9)
  801dc8:	4411883a 	add	r8,r8,r16
  801dcc:	18c00044 	addi	r3,r3,1
  801dd0:	da011d15 	stw	r8,1140(sp)
  801dd4:	d8c11c15 	stw	r3,1136(sp)
  801dd8:	008001c4 	movi	r2,7
  801ddc:	10c15d16 	blt	r2,r3,802354 <___vfprintf_internal_r+0x6a4>
  801de0:	4a400204 	addi	r9,r9,8
  801de4:	d8812c17 	ldw	r2,1200(sp)
  801de8:	1405883a 	add	r2,r2,r16
  801dec:	d8812c15 	stw	r2,1200(sp)
  801df0:	90800007 	ldb	r2,0(r18)
  801df4:	10013b26 	beq	r2,zero,8022e4 <___vfprintf_internal_r+0x634>
  801df8:	95400044 	addi	r21,r18,1
  801dfc:	94800047 	ldb	r18,1(r18)
  801e00:	d8012585 	stb	zero,1174(sp)
  801e04:	073fffc4 	movi	fp,-1
  801e08:	d8012e15 	stw	zero,1208(sp)
  801e0c:	0021883a 	mov	r16,zero
  801e10:	00c01604 	movi	r3,88
  801e14:	01400244 	movi	r5,9
  801e18:	02800a84 	movi	r10,42
  801e1c:	01c01b04 	movi	r7,108
  801e20:	01800ac4 	movi	r6,43
  801e24:	02c00804 	movi	r11,32
  801e28:	ad400044 	addi	r21,r21,1
  801e2c:	90bff804 	addi	r2,r18,-32
  801e30:	1880092e 	bgeu	r3,r2,801e58 <___vfprintf_internal_r+0x1a8>
  801e34:	90012b26 	beq	r18,zero,8022e4 <___vfprintf_internal_r+0x634>
  801e38:	00c00044 	movi	r3,1
  801e3c:	d8c12815 	stw	r3,1184(sp)
  801e40:	dc810405 	stb	r18,1040(sp)
  801e44:	d8012585 	stb	zero,1174(sp)
  801e48:	d8c12b15 	stw	r3,1196(sp)
  801e4c:	dcc10404 	addi	r19,sp,1040
  801e50:	d8013115 	stw	zero,1220(sp)
  801e54:	00008806 	br	802078 <___vfprintf_internal_r+0x3c8>
  801e58:	1085883a 	add	r2,r2,r2
  801e5c:	1085883a 	add	r2,r2,r2
  801e60:	01002034 	movhi	r4,128
  801e64:	21079d04 	addi	r4,r4,7796
  801e68:	1105883a 	add	r2,r2,r4
  801e6c:	10800017 	ldw	r2,0(r2)
  801e70:	1000683a 	jmp	r2
  801e74:	00802428 	cmpgeui	r2,zero,144
  801e78:	00801e34 	movhi	r2,120
  801e7c:	00801e34 	movhi	r2,120
  801e80:	0080243c 	xorhi	r2,zero,144
  801e84:	00801e34 	movhi	r2,120
  801e88:	00801e34 	movhi	r2,120
  801e8c:	00801e34 	movhi	r2,120
  801e90:	00801e34 	movhi	r2,120
  801e94:	00801e34 	movhi	r2,120
  801e98:	00801e34 	movhi	r2,120
  801e9c:	00802524 	muli	r2,zero,148
  801ea0:	008023e0 	cmpeqi	r2,zero,143
  801ea4:	00801e34 	movhi	r2,120
  801ea8:	00802208 	cmpgei	r2,zero,136
  801eac:	008023ec 	andhi	r2,zero,143
  801eb0:	00801e34 	movhi	r2,120
  801eb4:	00802448 	cmpgei	r2,zero,145
  801eb8:	00802548 	cmpgei	r2,zero,149
  801ebc:	00802548 	cmpgei	r2,zero,149
  801ec0:	00802548 	cmpgei	r2,zero,149
  801ec4:	00802548 	cmpgei	r2,zero,149
  801ec8:	00802548 	cmpgei	r2,zero,149
  801ecc:	00802548 	cmpgei	r2,zero,149
  801ed0:	00802548 	cmpgei	r2,zero,149
  801ed4:	00802548 	cmpgei	r2,zero,149
  801ed8:	00802548 	cmpgei	r2,zero,149
  801edc:	00801e34 	movhi	r2,120
  801ee0:	00801e34 	movhi	r2,120
  801ee4:	00801e34 	movhi	r2,120
  801ee8:	00801e34 	movhi	r2,120
  801eec:	00801e34 	movhi	r2,120
  801ef0:	00801e34 	movhi	r2,120
  801ef4:	00801e34 	movhi	r2,120
  801ef8:	00801e34 	movhi	r2,120
  801efc:	00801e34 	movhi	r2,120
  801f00:	00801e34 	movhi	r2,120
  801f04:	008021a4 	muli	r2,zero,134
  801f08:	00802570 	cmpltui	r2,zero,149
  801f0c:	00801e34 	movhi	r2,120
  801f10:	00802570 	cmpltui	r2,zero,149
  801f14:	00801e34 	movhi	r2,120
  801f18:	00801e34 	movhi	r2,120
  801f1c:	00801e34 	movhi	r2,120
  801f20:	00801e34 	movhi	r2,120
  801f24:	008026e0 	cmpeqi	r2,zero,155
  801f28:	00801e34 	movhi	r2,120
  801f2c:	00801e34 	movhi	r2,120
  801f30:	0080216c 	andhi	r2,zero,133
  801f34:	00801e34 	movhi	r2,120
  801f38:	00801e34 	movhi	r2,120
  801f3c:	00801e34 	movhi	r2,120
  801f40:	00801e34 	movhi	r2,120
  801f44:	00801e34 	movhi	r2,120
  801f48:	00801fd8 	cmpnei	r2,zero,127
  801f4c:	00801e34 	movhi	r2,120
  801f50:	00801e34 	movhi	r2,120
  801f54:	00802454 	movui	r2,145
  801f58:	00801e34 	movhi	r2,120
  801f5c:	00801e34 	movhi	r2,120
  801f60:	00801e34 	movhi	r2,120
  801f64:	00801e34 	movhi	r2,120
  801f68:	00801e34 	movhi	r2,120
  801f6c:	00801e34 	movhi	r2,120
  801f70:	00801e34 	movhi	r2,120
  801f74:	00801e34 	movhi	r2,120
  801f78:	00801e34 	movhi	r2,120
  801f7c:	00801e34 	movhi	r2,120
  801f80:	008024c8 	cmpgei	r2,zero,147
  801f84:	008021a8 	cmpgeui	r2,zero,134
  801f88:	00802570 	cmpltui	r2,zero,149
  801f8c:	00802570 	cmpltui	r2,zero,149
  801f90:	00802570 	cmpltui	r2,zero,149
  801f94:	008024a8 	cmpgeui	r2,zero,146
  801f98:	008021a8 	cmpgeui	r2,zero,134
  801f9c:	00801e34 	movhi	r2,120
  801fa0:	00801e34 	movhi	r2,120
  801fa4:	008024b4 	movhi	r2,146
  801fa8:	00801e34 	movhi	r2,120
  801fac:	008024f8 	rdprs	r2,zero,147
  801fb0:	00802170 	cmpltui	r2,zero,133
  801fb4:	008025f8 	rdprs	r2,zero,151
  801fb8:	00802644 	movi	r2,153
  801fbc:	00801e34 	movhi	r2,120
  801fc0:	00802650 	cmplti	r2,zero,153
  801fc4:	00801e34 	movhi	r2,120
  801fc8:	00801fdc 	xori	r2,zero,127
  801fcc:	00801e34 	movhi	r2,120
  801fd0:	00801e34 	movhi	r2,120
  801fd4:	008026ac 	andhi	r2,zero,154
  801fd8:	84000414 	ori	r16,r16,16
  801fdc:	8080080c 	andi	r2,r16,32
  801fe0:	1000f51e 	bne	r2,zero,8023b8 <___vfprintf_internal_r+0x708>
  801fe4:	8080040c 	andi	r2,r16,16
  801fe8:	10042c26 	beq	r2,zero,80309c <___vfprintf_internal_r+0x13ec>
  801fec:	da012d17 	ldw	r8,1204(sp)
  801ff0:	002d883a 	mov	r22,zero
  801ff4:	00c00044 	movi	r3,1
  801ff8:	45c00017 	ldw	r23,0(r8)
  801ffc:	42000104 	addi	r8,r8,4
  802000:	da012d15 	stw	r8,1204(sp)
  802004:	b805883a 	mov	r2,r23
  802008:	d8012585 	stb	zero,1174(sp)
  80200c:	e0000216 	blt	fp,zero,802018 <___vfprintf_internal_r+0x368>
  802010:	013fdfc4 	movi	r4,-129
  802014:	8120703a 	and	r16,r16,r4
  802018:	1002671e 	bne	r2,zero,8029b8 <___vfprintf_internal_r+0xd08>
  80201c:	e002661e 	bne	fp,zero,8029b8 <___vfprintf_internal_r+0xd08>
  802020:	18c03fcc 	andi	r3,r3,255
  802024:	1803561e 	bne	r3,zero,802d80 <___vfprintf_internal_r+0x10d0>
  802028:	8080004c 	andi	r2,r16,1
  80202c:	10035426 	beq	r2,zero,802d80 <___vfprintf_internal_r+0x10d0>
  802030:	da013917 	ldw	r8,1252(sp)
  802034:	00800c04 	movi	r2,48
  802038:	d8810dc5 	stb	r2,1079(sp)
  80203c:	da012b15 	stw	r8,1196(sp)
  802040:	dcc10dc4 	addi	r19,sp,1079
  802044:	d8812b17 	ldw	r2,1196(sp)
  802048:	d8812815 	stw	r2,1184(sp)
  80204c:	1700010e 	bge	r2,fp,802054 <___vfprintf_internal_r+0x3a4>
  802050:	df012815 	stw	fp,1184(sp)
  802054:	d8812583 	ldbu	r2,1174(sp)
  802058:	df013115 	stw	fp,1220(sp)
  80205c:	10803fcc 	andi	r2,r2,255
  802060:	1080201c 	xori	r2,r2,128
  802064:	10bfe004 	addi	r2,r2,-128
  802068:	10000326 	beq	r2,zero,802078 <___vfprintf_internal_r+0x3c8>
  80206c:	da012817 	ldw	r8,1184(sp)
  802070:	42000044 	addi	r8,r8,1
  802074:	da012815 	stw	r8,1184(sp)
  802078:	80c0008c 	andi	r3,r16,2
  80207c:	d8c12a15 	stw	r3,1192(sp)
  802080:	18000326 	beq	r3,zero,802090 <___vfprintf_internal_r+0x3e0>
  802084:	da012817 	ldw	r8,1184(sp)
  802088:	42000084 	addi	r8,r8,2
  80208c:	da012815 	stw	r8,1184(sp)
  802090:	80c0210c 	andi	r3,r16,132
  802094:	d8c12f15 	stw	r3,1212(sp)
  802098:	1801941e 	bne	r3,zero,8026ec <___vfprintf_internal_r+0xa3c>
  80209c:	da012e17 	ldw	r8,1208(sp)
  8020a0:	d8c12817 	ldw	r3,1184(sp)
  8020a4:	40edc83a 	sub	r22,r8,r3
  8020a8:	0581900e 	bge	zero,r22,8026ec <___vfprintf_internal_r+0xa3c>
  8020ac:	02800404 	movi	r10,16
  8020b0:	da011d17 	ldw	r8,1140(sp)
  8020b4:	d8c11c17 	ldw	r3,1136(sp)
  8020b8:	05c02074 	movhi	r23,129
  8020bc:	bdfcca84 	addi	r23,r23,-3286
  8020c0:	5580200e 	bge	r10,r22,802144 <___vfprintf_internal_r+0x494>
  8020c4:	dc813815 	stw	r18,1248(sp)
  8020c8:	5039883a 	mov	fp,r10
  8020cc:	b825883a 	mov	r18,r23
  8020d0:	050001c4 	movi	r20,7
  8020d4:	b02f883a 	mov	r23,r22
  8020d8:	802d883a 	mov	r22,r16
  8020dc:	dc012917 	ldw	r16,1188(sp)
  8020e0:	00000306 	br	8020f0 <___vfprintf_internal_r+0x440>
  8020e4:	bdfffc04 	addi	r23,r23,-16
  8020e8:	4a400204 	addi	r9,r9,8
  8020ec:	e5c0110e 	bge	fp,r23,802134 <___vfprintf_internal_r+0x484>
  8020f0:	4c800015 	stw	r18,0(r9)
  8020f4:	4f000115 	stw	fp,4(r9)
  8020f8:	42000404 	addi	r8,r8,16
  8020fc:	18c00044 	addi	r3,r3,1
  802100:	da011d15 	stw	r8,1140(sp)
  802104:	d8c11c15 	stw	r3,1136(sp)
  802108:	a0fff60e 	bge	r20,r3,8020e4 <___vfprintf_internal_r+0x434>
  80210c:	8809883a 	mov	r4,r17
  802110:	800b883a 	mov	r5,r16
  802114:	d9811b04 	addi	r6,sp,1132
  802118:	0801c7c0 	call	801c7c <__sprint_r>
  80211c:	1000771e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802120:	bdfffc04 	addi	r23,r23,-16
  802124:	da011d17 	ldw	r8,1140(sp)
  802128:	d8c11c17 	ldw	r3,1136(sp)
  80212c:	da400404 	addi	r9,sp,16
  802130:	e5ffef16 	blt	fp,r23,8020f0 <___vfprintf_internal_r+0x440>
  802134:	b021883a 	mov	r16,r22
  802138:	b82d883a 	mov	r22,r23
  80213c:	902f883a 	mov	r23,r18
  802140:	dc813817 	ldw	r18,1248(sp)
  802144:	4dc00015 	stw	r23,0(r9)
  802148:	4d800115 	stw	r22,4(r9)
  80214c:	4591883a 	add	r8,r8,r22
  802150:	18c00044 	addi	r3,r3,1
  802154:	da011d15 	stw	r8,1140(sp)
  802158:	d8c11c15 	stw	r3,1136(sp)
  80215c:	008001c4 	movi	r2,7
  802160:	10c36d16 	blt	r2,r3,802f18 <___vfprintf_internal_r+0x1268>
  802164:	4a400204 	addi	r9,r9,8
  802168:	00016206 	br	8026f4 <___vfprintf_internal_r+0xa44>
  80216c:	84000414 	ori	r16,r16,16
  802170:	8080080c 	andi	r2,r16,32
  802174:	1000801e 	bne	r2,zero,802378 <___vfprintf_internal_r+0x6c8>
  802178:	8080040c 	andi	r2,r16,16
  80217c:	1003da26 	beq	r2,zero,8030e8 <___vfprintf_internal_r+0x1438>
  802180:	d8c12d17 	ldw	r3,1204(sp)
  802184:	002d883a 	mov	r22,zero
  802188:	1dc00017 	ldw	r23,0(r3)
  80218c:	18c00104 	addi	r3,r3,4
  802190:	d8c12d15 	stw	r3,1204(sp)
  802194:	b805883a 	mov	r2,r23
  802198:	0007883a 	mov	r3,zero
  80219c:	d8012585 	stb	zero,1174(sp)
  8021a0:	003f9a06 	br	80200c <___vfprintf_internal_r+0x35c>
  8021a4:	84000414 	ori	r16,r16,16
  8021a8:	8080080c 	andi	r2,r16,32
  8021ac:	10007b1e 	bne	r2,zero,80239c <___vfprintf_internal_r+0x6ec>
  8021b0:	8080040c 	andi	r2,r16,16
  8021b4:	1003ed26 	beq	r2,zero,80316c <___vfprintf_internal_r+0x14bc>
  8021b8:	d9012d17 	ldw	r4,1204(sp)
  8021bc:	25c00017 	ldw	r23,0(r4)
  8021c0:	21000104 	addi	r4,r4,4
  8021c4:	d9012d15 	stw	r4,1204(sp)
  8021c8:	b82dd7fa 	srai	r22,r23,31
  8021cc:	b005883a 	mov	r2,r22
  8021d0:	1003230e 	bge	r2,zero,802e60 <___vfprintf_internal_r+0x11b0>
  8021d4:	05efc83a 	sub	r23,zero,r23
  8021d8:	b804c03a 	cmpne	r2,r23,zero
  8021dc:	05adc83a 	sub	r22,zero,r22
  8021e0:	b0adc83a 	sub	r22,r22,r2
  8021e4:	00800b44 	movi	r2,45
  8021e8:	d8812585 	stb	r2,1174(sp)
  8021ec:	00c00044 	movi	r3,1
  8021f0:	bd84b03a 	or	r2,r23,r22
  8021f4:	003f8506 	br	80200c <___vfprintf_internal_r+0x35c>
  8021f8:	da012e17 	ldw	r8,1208(sp)
  8021fc:	d8812d15 	stw	r2,1204(sp)
  802200:	0211c83a 	sub	r8,zero,r8
  802204:	da012e15 	stw	r8,1208(sp)
  802208:	84000114 	ori	r16,r16,4
  80220c:	ac800007 	ldb	r18,0(r21)
  802210:	003f0506 	br	801e28 <___vfprintf_internal_r+0x178>
  802214:	d9013017 	ldw	r4,1216(sp)
  802218:	d9412917 	ldw	r5,1188(sp)
  80221c:	0803acc0 	call	803acc <__swsetup_r>
  802220:	10003d1e 	bne	r2,zero,802318 <___vfprintf_internal_r+0x668>
  802224:	d8c12917 	ldw	r3,1188(sp)
  802228:	1880030b 	ldhu	r2,12(r3)
  80222c:	00c00284 	movi	r3,10
  802230:	1100068c 	andi	r4,r2,26
  802234:	20fec21e 	bne	r4,r3,801d40 <___vfprintf_internal_r+0x90>
  802238:	d9012917 	ldw	r4,1188(sp)
  80223c:	20c0038b 	ldhu	r3,14(r4)
  802240:	193fffcc 	andi	r4,r3,65535
  802244:	2120001c 	xori	r4,r4,32768
  802248:	21200004 	addi	r4,r4,-32768
  80224c:	203ebc16 	blt	r4,zero,801d40 <___vfprintf_internal_r+0x90>
  802250:	da012917 	ldw	r8,1188(sp)
  802254:	d9013017 	ldw	r4,1216(sp)
  802258:	d9c12d17 	ldw	r7,1204(sp)
  80225c:	42800717 	ldw	r10,28(r8)
  802260:	42400917 	ldw	r9,36(r8)
  802264:	10bfff4c 	andi	r2,r2,65533
  802268:	02010004 	movi	r8,1024
  80226c:	d881070d 	sth	r2,1052(sp)
  802270:	d9410404 	addi	r5,sp,1040
  802274:	d8800404 	addi	r2,sp,16
  802278:	800d883a 	mov	r6,r16
  80227c:	d8c1078d 	sth	r3,1054(sp)
  802280:	da810b15 	stw	r10,1068(sp)
  802284:	da410d15 	stw	r9,1076(sp)
  802288:	d8810415 	stw	r2,1040(sp)
  80228c:	d8810815 	stw	r2,1056(sp)
  802290:	da010615 	stw	r8,1048(sp)
  802294:	da010915 	stw	r8,1060(sp)
  802298:	d8010a15 	stw	zero,1064(sp)
  80229c:	0801cb00 	call	801cb0 <___vfprintf_internal_r>
  8022a0:	d8812c15 	stw	r2,1200(sp)
  8022a4:	10000416 	blt	r2,zero,8022b8 <___vfprintf_internal_r+0x608>
  8022a8:	d9013017 	ldw	r4,1216(sp)
  8022ac:	d9410404 	addi	r5,sp,1040
  8022b0:	08054640 	call	805464 <_fflush_r>
  8022b4:	1005d81e 	bne	r2,zero,803a18 <___vfprintf_internal_r+0x1d68>
  8022b8:	d881070b 	ldhu	r2,1052(sp)
  8022bc:	1080100c 	andi	r2,r2,64
  8022c0:	10bfffcc 	andi	r2,r2,65535
  8022c4:	10a0001c 	xori	r2,r2,32768
  8022c8:	10a00004 	addi	r2,r2,-32768
  8022cc:	10001426 	beq	r2,zero,802320 <___vfprintf_internal_r+0x670>
  8022d0:	d8c12917 	ldw	r3,1188(sp)
  8022d4:	1880030b 	ldhu	r2,12(r3)
  8022d8:	10801014 	ori	r2,r2,64
  8022dc:	1880030d 	sth	r2,12(r3)
  8022e0:	00000f06 	br	802320 <___vfprintf_internal_r+0x670>
  8022e4:	d8811d17 	ldw	r2,1140(sp)
  8022e8:	10000426 	beq	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8022ec:	d9013017 	ldw	r4,1216(sp)
  8022f0:	d9412917 	ldw	r5,1188(sp)
  8022f4:	d9811b04 	addi	r6,sp,1132
  8022f8:	0801c7c0 	call	801c7c <__sprint_r>
  8022fc:	d8c12917 	ldw	r3,1188(sp)
  802300:	1880030b 	ldhu	r2,12(r3)
  802304:	1080100c 	andi	r2,r2,64
  802308:	10bfffcc 	andi	r2,r2,65535
  80230c:	10a0001c 	xori	r2,r2,32768
  802310:	10a00004 	addi	r2,r2,-32768
  802314:	10000226 	beq	r2,zero,802320 <___vfprintf_internal_r+0x670>
  802318:	00bfffc4 	movi	r2,-1
  80231c:	d8812c15 	stw	r2,1200(sp)
  802320:	d8812c17 	ldw	r2,1200(sp)
  802324:	dfc14617 	ldw	ra,1304(sp)
  802328:	df014517 	ldw	fp,1300(sp)
  80232c:	ddc14417 	ldw	r23,1296(sp)
  802330:	dd814317 	ldw	r22,1292(sp)
  802334:	dd414217 	ldw	r21,1288(sp)
  802338:	dd014117 	ldw	r20,1284(sp)
  80233c:	dcc14017 	ldw	r19,1280(sp)
  802340:	dc813f17 	ldw	r18,1276(sp)
  802344:	dc413e17 	ldw	r17,1272(sp)
  802348:	dc013d17 	ldw	r16,1268(sp)
  80234c:	dec14704 	addi	sp,sp,1308
  802350:	f800283a 	ret
  802354:	d9412917 	ldw	r5,1188(sp)
  802358:	8809883a 	mov	r4,r17
  80235c:	d9811b04 	addi	r6,sp,1132
  802360:	0801c7c0 	call	801c7c <__sprint_r>
  802364:	103fe51e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802368:	da400404 	addi	r9,sp,16
  80236c:	003e9d06 	br	801de4 <___vfprintf_internal_r+0x134>
  802370:	080570c0 	call	80570c <__sinit>
  802374:	003e6606 	br	801d10 <___vfprintf_internal_r+0x60>
  802378:	d8812d17 	ldw	r2,1204(sp)
  80237c:	0007883a 	mov	r3,zero
  802380:	15c00017 	ldw	r23,0(r2)
  802384:	15800117 	ldw	r22,4(r2)
  802388:	10800204 	addi	r2,r2,8
  80238c:	d8812d15 	stw	r2,1204(sp)
  802390:	d8012585 	stb	zero,1174(sp)
  802394:	bd84b03a 	or	r2,r23,r22
  802398:	003f1c06 	br	80200c <___vfprintf_internal_r+0x35c>
  80239c:	d8c12d17 	ldw	r3,1204(sp)
  8023a0:	18800117 	ldw	r2,4(r3)
  8023a4:	1dc00017 	ldw	r23,0(r3)
  8023a8:	18c00204 	addi	r3,r3,8
  8023ac:	d8c12d15 	stw	r3,1204(sp)
  8023b0:	102d883a 	mov	r22,r2
  8023b4:	003f8606 	br	8021d0 <___vfprintf_internal_r+0x520>
  8023b8:	d8c12d17 	ldw	r3,1204(sp)
  8023bc:	d9012d17 	ldw	r4,1204(sp)
  8023c0:	1dc00017 	ldw	r23,0(r3)
  8023c4:	1d800117 	ldw	r22,4(r3)
  8023c8:	21000204 	addi	r4,r4,8
  8023cc:	00c00044 	movi	r3,1
  8023d0:	d9012d15 	stw	r4,1204(sp)
  8023d4:	bd84b03a 	or	r2,r23,r22
  8023d8:	d8012585 	stb	zero,1174(sp)
  8023dc:	003f0b06 	br	80200c <___vfprintf_internal_r+0x35c>
  8023e0:	d9812585 	stb	r6,1174(sp)
  8023e4:	ac800007 	ldb	r18,0(r21)
  8023e8:	003e8f06 	br	801e28 <___vfprintf_internal_r+0x178>
  8023ec:	ac800007 	ldb	r18,0(r21)
  8023f0:	a9000044 	addi	r4,r21,1
  8023f4:	92857d26 	beq	r18,r10,8039ec <___vfprintf_internal_r+0x1d3c>
  8023f8:	90bff404 	addi	r2,r18,-48
  8023fc:	0039883a 	mov	fp,zero
  802400:	28800736 	bltu	r5,r2,802420 <___vfprintf_internal_r+0x770>
  802404:	24800007 	ldb	r18,0(r4)
  802408:	e70002a4 	muli	fp,fp,10
  80240c:	21000044 	addi	r4,r4,1
  802410:	1739883a 	add	fp,r2,fp
  802414:	90bff404 	addi	r2,r18,-48
  802418:	28bffa2e 	bgeu	r5,r2,802404 <___vfprintf_internal_r+0x754>
  80241c:	e0044216 	blt	fp,zero,803528 <___vfprintf_internal_r+0x1878>
  802420:	202b883a 	mov	r21,r4
  802424:	003e8106 	br	801e2c <___vfprintf_internal_r+0x17c>
  802428:	d8812587 	ldb	r2,1174(sp)
  80242c:	1003581e 	bne	r2,zero,803190 <___vfprintf_internal_r+0x14e0>
  802430:	dac12585 	stb	r11,1174(sp)
  802434:	ac800007 	ldb	r18,0(r21)
  802438:	003e7b06 	br	801e28 <___vfprintf_internal_r+0x178>
  80243c:	84000054 	ori	r16,r16,1
  802440:	ac800007 	ldb	r18,0(r21)
  802444:	003e7806 	br	801e28 <___vfprintf_internal_r+0x178>
  802448:	84002014 	ori	r16,r16,128
  80244c:	ac800007 	ldb	r18,0(r21)
  802450:	003e7506 	br	801e28 <___vfprintf_internal_r+0x178>
  802454:	02002074 	movhi	r8,129
  802458:	423cbe04 	addi	r8,r8,-3336
  80245c:	da013615 	stw	r8,1240(sp)
  802460:	8080080c 	andi	r2,r16,32
  802464:	10009626 	beq	r2,zero,8026c0 <___vfprintf_internal_r+0xa10>
  802468:	d8812d17 	ldw	r2,1204(sp)
  80246c:	15c00017 	ldw	r23,0(r2)
  802470:	15800117 	ldw	r22,4(r2)
  802474:	10800204 	addi	r2,r2,8
  802478:	d8812d15 	stw	r2,1204(sp)
  80247c:	8080004c 	andi	r2,r16,1
  802480:	1002ae26 	beq	r2,zero,802f3c <___vfprintf_internal_r+0x128c>
  802484:	bd84b03a 	or	r2,r23,r22
  802488:	10032a26 	beq	r2,zero,803134 <___vfprintf_internal_r+0x1484>
  80248c:	00c00c04 	movi	r3,48
  802490:	d8c12505 	stb	r3,1172(sp)
  802494:	dc812545 	stb	r18,1173(sp)
  802498:	84000094 	ori	r16,r16,2
  80249c:	00c00084 	movi	r3,2
  8024a0:	d8012585 	stb	zero,1174(sp)
  8024a4:	003ed906 	br	80200c <___vfprintf_internal_r+0x35c>
  8024a8:	84001014 	ori	r16,r16,64
  8024ac:	ac800007 	ldb	r18,0(r21)
  8024b0:	003e5d06 	br	801e28 <___vfprintf_internal_r+0x178>
  8024b4:	ac800007 	ldb	r18,0(r21)
  8024b8:	a805883a 	mov	r2,r21
  8024bc:	91c43226 	beq	r18,r7,803588 <___vfprintf_internal_r+0x18d8>
  8024c0:	84000414 	ori	r16,r16,16
  8024c4:	003e5806 	br	801e28 <___vfprintf_internal_r+0x178>
  8024c8:	d8c12d17 	ldw	r3,1204(sp)
  8024cc:	02000044 	movi	r8,1
  8024d0:	da012815 	stw	r8,1184(sp)
  8024d4:	18800017 	ldw	r2,0(r3)
  8024d8:	18c00104 	addi	r3,r3,4
  8024dc:	d8012585 	stb	zero,1174(sp)
  8024e0:	d8810405 	stb	r2,1040(sp)
  8024e4:	d8c12d15 	stw	r3,1204(sp)
  8024e8:	da012b15 	stw	r8,1196(sp)
  8024ec:	dcc10404 	addi	r19,sp,1040
  8024f0:	d8013115 	stw	zero,1220(sp)
  8024f4:	003ee006 	br	802078 <___vfprintf_internal_r+0x3c8>
  8024f8:	8080080c 	andi	r2,r16,32
  8024fc:	10031026 	beq	r2,zero,803140 <___vfprintf_internal_r+0x1490>
  802500:	d9012d17 	ldw	r4,1204(sp)
  802504:	da012c17 	ldw	r8,1200(sp)
  802508:	20800017 	ldw	r2,0(r4)
  80250c:	4007d7fa 	srai	r3,r8,31
  802510:	21000104 	addi	r4,r4,4
  802514:	d9012d15 	stw	r4,1204(sp)
  802518:	12000015 	stw	r8,0(r2)
  80251c:	10c00115 	stw	r3,4(r2)
  802520:	003e1906 	br	801d88 <___vfprintf_internal_r+0xd8>
  802524:	da012d17 	ldw	r8,1204(sp)
  802528:	d9012d17 	ldw	r4,1204(sp)
  80252c:	42000017 	ldw	r8,0(r8)
  802530:	20800104 	addi	r2,r4,4
  802534:	da012e15 	stw	r8,1208(sp)
  802538:	403f2f16 	blt	r8,zero,8021f8 <___vfprintf_internal_r+0x548>
  80253c:	d8812d15 	stw	r2,1204(sp)
  802540:	ac800007 	ldb	r18,0(r21)
  802544:	003e3806 	br	801e28 <___vfprintf_internal_r+0x178>
  802548:	0009883a 	mov	r4,zero
  80254c:	90bff404 	addi	r2,r18,-48
  802550:	ac800007 	ldb	r18,0(r21)
  802554:	210002a4 	muli	r4,r4,10
  802558:	ad400044 	addi	r21,r21,1
  80255c:	2089883a 	add	r4,r4,r2
  802560:	90bff404 	addi	r2,r18,-48
  802564:	28bffa2e 	bgeu	r5,r2,802550 <___vfprintf_internal_r+0x8a0>
  802568:	d9012e15 	stw	r4,1208(sp)
  80256c:	003e2f06 	br	801e2c <___vfprintf_internal_r+0x17c>
  802570:	8080020c 	andi	r2,r16,8
  802574:	1002d426 	beq	r2,zero,8030c8 <___vfprintf_internal_r+0x1418>
  802578:	d8c12d17 	ldw	r3,1204(sp)
  80257c:	1d800017 	ldw	r22,0(r3)
  802580:	1d000117 	ldw	r20,4(r3)
  802584:	18c00204 	addi	r3,r3,8
  802588:	d8c12d15 	stw	r3,1204(sp)
  80258c:	dd813315 	stw	r22,1228(sp)
  802590:	dd013415 	stw	r20,1232(sp)
  802594:	b009883a 	mov	r4,r22
  802598:	a00b883a 	mov	r5,r20
  80259c:	da413c15 	stw	r9,1264(sp)
  8025a0:	08087440 	call	808744 <__isinfd>
  8025a4:	da413c17 	ldw	r9,1264(sp)
  8025a8:	b009883a 	mov	r4,r22
  8025ac:	a00b883a 	mov	r5,r20
  8025b0:	10035726 	beq	r2,zero,803310 <___vfprintf_internal_r+0x1660>
  8025b4:	000d883a 	mov	r6,zero
  8025b8:	000f883a 	mov	r7,zero
  8025bc:	0809fd80 	call	809fd8 <__ltdf2>
  8025c0:	da413c17 	ldw	r9,1264(sp)
  8025c4:	10041b16 	blt	r2,zero,803634 <___vfprintf_internal_r+0x1984>
  8025c8:	d8812583 	ldbu	r2,1174(sp)
  8025cc:	00c011c4 	movi	r3,71
  8025d0:	1c830b16 	blt	r3,r18,803200 <___vfprintf_internal_r+0x1550>
  8025d4:	04c02074 	movhi	r19,129
  8025d8:	9cfcba04 	addi	r19,r19,-3352
  8025dc:	020000c4 	movi	r8,3
  8025e0:	00ffdfc4 	movi	r3,-129
  8025e4:	da012815 	stw	r8,1184(sp)
  8025e8:	80e0703a 	and	r16,r16,r3
  8025ec:	da012b15 	stw	r8,1196(sp)
  8025f0:	d8013115 	stw	zero,1220(sp)
  8025f4:	003e9906 	br	80205c <___vfprintf_internal_r+0x3ac>
  8025f8:	d8812d17 	ldw	r2,1204(sp)
  8025fc:	d8c12d17 	ldw	r3,1204(sp)
  802600:	02002074 	movhi	r8,129
  802604:	423cc304 	addi	r8,r8,-3316
  802608:	15c00017 	ldw	r23,0(r2)
  80260c:	00800c04 	movi	r2,48
  802610:	18c00104 	addi	r3,r3,4
  802614:	d8812505 	stb	r2,1172(sp)
  802618:	00801e04 	movi	r2,120
  80261c:	d8812545 	stb	r2,1173(sp)
  802620:	d8c12d15 	stw	r3,1204(sp)
  802624:	002d883a 	mov	r22,zero
  802628:	84000094 	ori	r16,r16,2
  80262c:	da013615 	stw	r8,1240(sp)
  802630:	00c00084 	movi	r3,2
  802634:	04801e04 	movi	r18,120
  802638:	b805883a 	mov	r2,r23
  80263c:	d8012585 	stb	zero,1174(sp)
  802640:	003e7206 	br	80200c <___vfprintf_internal_r+0x35c>
  802644:	84000814 	ori	r16,r16,32
  802648:	ac800007 	ldb	r18,0(r21)
  80264c:	003df606 	br	801e28 <___vfprintf_internal_r+0x178>
  802650:	d8812d17 	ldw	r2,1204(sp)
  802654:	d8012585 	stb	zero,1174(sp)
  802658:	14c00017 	ldw	r19,0(r2)
  80265c:	15c00104 	addi	r23,r2,4
  802660:	98040126 	beq	r19,zero,803668 <___vfprintf_internal_r+0x19b8>
  802664:	9809883a 	mov	r4,r19
  802668:	e003dd16 	blt	fp,zero,8035e0 <___vfprintf_internal_r+0x1930>
  80266c:	000b883a 	mov	r5,zero
  802670:	e00d883a 	mov	r6,fp
  802674:	da413c15 	stw	r9,1264(sp)
  802678:	0806dac0 	call	806dac <memchr>
  80267c:	da413c17 	ldw	r9,1264(sp)
  802680:	10042e26 	beq	r2,zero,80373c <___vfprintf_internal_r+0x1a8c>
  802684:	14c5c83a 	sub	r2,r2,r19
  802688:	d8812b15 	stw	r2,1196(sp)
  80268c:	e083790e 	bge	fp,r2,803474 <___vfprintf_internal_r+0x17c4>
  802690:	df012815 	stw	fp,1184(sp)
  802694:	e0049516 	blt	fp,zero,8038ec <___vfprintf_internal_r+0x1c3c>
  802698:	d8812583 	ldbu	r2,1174(sp)
  80269c:	df012b15 	stw	fp,1196(sp)
  8026a0:	ddc12d15 	stw	r23,1204(sp)
  8026a4:	d8013115 	stw	zero,1220(sp)
  8026a8:	003e6c06 	br	80205c <___vfprintf_internal_r+0x3ac>
  8026ac:	02002074 	movhi	r8,129
  8026b0:	423cc304 	addi	r8,r8,-3316
  8026b4:	da013615 	stw	r8,1240(sp)
  8026b8:	8080080c 	andi	r2,r16,32
  8026bc:	103f6a1e 	bne	r2,zero,802468 <___vfprintf_internal_r+0x7b8>
  8026c0:	8080040c 	andi	r2,r16,16
  8026c4:	10029326 	beq	r2,zero,803114 <___vfprintf_internal_r+0x1464>
  8026c8:	d8c12d17 	ldw	r3,1204(sp)
  8026cc:	002d883a 	mov	r22,zero
  8026d0:	1dc00017 	ldw	r23,0(r3)
  8026d4:	18c00104 	addi	r3,r3,4
  8026d8:	d8c12d15 	stw	r3,1204(sp)
  8026dc:	003f6706 	br	80247c <___vfprintf_internal_r+0x7cc>
  8026e0:	84000214 	ori	r16,r16,8
  8026e4:	ac800007 	ldb	r18,0(r21)
  8026e8:	003dcf06 	br	801e28 <___vfprintf_internal_r+0x178>
  8026ec:	da011d17 	ldw	r8,1140(sp)
  8026f0:	d8c11c17 	ldw	r3,1136(sp)
  8026f4:	d8812587 	ldb	r2,1174(sp)
  8026f8:	10000b26 	beq	r2,zero,802728 <___vfprintf_internal_r+0xa78>
  8026fc:	d8812584 	addi	r2,sp,1174
  802700:	48800015 	stw	r2,0(r9)
  802704:	00800044 	movi	r2,1
  802708:	48800115 	stw	r2,4(r9)
  80270c:	4091883a 	add	r8,r8,r2
  802710:	1887883a 	add	r3,r3,r2
  802714:	da011d15 	stw	r8,1140(sp)
  802718:	d8c11c15 	stw	r3,1136(sp)
  80271c:	008001c4 	movi	r2,7
  802720:	10c18516 	blt	r2,r3,802d38 <___vfprintf_internal_r+0x1088>
  802724:	4a400204 	addi	r9,r9,8
  802728:	d9012a17 	ldw	r4,1192(sp)
  80272c:	20000b26 	beq	r4,zero,80275c <___vfprintf_internal_r+0xaac>
  802730:	d8812504 	addi	r2,sp,1172
  802734:	48800015 	stw	r2,0(r9)
  802738:	00800084 	movi	r2,2
  80273c:	48800115 	stw	r2,4(r9)
  802740:	4091883a 	add	r8,r8,r2
  802744:	18c00044 	addi	r3,r3,1
  802748:	da011d15 	stw	r8,1140(sp)
  80274c:	d8c11c15 	stw	r3,1136(sp)
  802750:	008001c4 	movi	r2,7
  802754:	10c18116 	blt	r2,r3,802d5c <___vfprintf_internal_r+0x10ac>
  802758:	4a400204 	addi	r9,r9,8
  80275c:	d9012f17 	ldw	r4,1212(sp)
  802760:	00802004 	movi	r2,128
  802764:	2080fc26 	beq	r4,r2,802b58 <___vfprintf_internal_r+0xea8>
  802768:	d8813117 	ldw	r2,1220(sp)
  80276c:	d9012b17 	ldw	r4,1196(sp)
  802770:	112fc83a 	sub	r23,r2,r4
  802774:	05c02a0e 	bge	zero,r23,802820 <___vfprintf_internal_r+0xb70>
  802778:	07000404 	movi	fp,16
  80277c:	05002074 	movhi	r20,129
  802780:	a53cce84 	addi	r20,r20,-3270
  802784:	e5c01d0e 	bge	fp,r23,8027fc <___vfprintf_internal_r+0xb4c>
  802788:	dc812a15 	stw	r18,1192(sp)
  80278c:	058001c4 	movi	r22,7
  802790:	a025883a 	mov	r18,r20
  802794:	8029883a 	mov	r20,r16
  802798:	dc012917 	ldw	r16,1188(sp)
  80279c:	00000306 	br	8027ac <___vfprintf_internal_r+0xafc>
  8027a0:	bdfffc04 	addi	r23,r23,-16
  8027a4:	4a400204 	addi	r9,r9,8
  8027a8:	e5c0110e 	bge	fp,r23,8027f0 <___vfprintf_internal_r+0xb40>
  8027ac:	4c800015 	stw	r18,0(r9)
  8027b0:	4f000115 	stw	fp,4(r9)
  8027b4:	42000404 	addi	r8,r8,16
  8027b8:	18c00044 	addi	r3,r3,1
  8027bc:	da011d15 	stw	r8,1140(sp)
  8027c0:	d8c11c15 	stw	r3,1136(sp)
  8027c4:	b0fff60e 	bge	r22,r3,8027a0 <___vfprintf_internal_r+0xaf0>
  8027c8:	8809883a 	mov	r4,r17
  8027cc:	800b883a 	mov	r5,r16
  8027d0:	d9811b04 	addi	r6,sp,1132
  8027d4:	0801c7c0 	call	801c7c <__sprint_r>
  8027d8:	103ec81e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8027dc:	bdfffc04 	addi	r23,r23,-16
  8027e0:	da011d17 	ldw	r8,1140(sp)
  8027e4:	d8c11c17 	ldw	r3,1136(sp)
  8027e8:	da400404 	addi	r9,sp,16
  8027ec:	e5ffef16 	blt	fp,r23,8027ac <___vfprintf_internal_r+0xafc>
  8027f0:	a021883a 	mov	r16,r20
  8027f4:	9029883a 	mov	r20,r18
  8027f8:	dc812a17 	ldw	r18,1192(sp)
  8027fc:	4d000015 	stw	r20,0(r9)
  802800:	4dc00115 	stw	r23,4(r9)
  802804:	45d1883a 	add	r8,r8,r23
  802808:	18c00044 	addi	r3,r3,1
  80280c:	da011d15 	stw	r8,1140(sp)
  802810:	d8c11c15 	stw	r3,1136(sp)
  802814:	008001c4 	movi	r2,7
  802818:	10c13e16 	blt	r2,r3,802d14 <___vfprintf_internal_r+0x1064>
  80281c:	4a400204 	addi	r9,r9,8
  802820:	8080400c 	andi	r2,r16,256
  802824:	1000831e 	bne	r2,zero,802a34 <___vfprintf_internal_r+0xd84>
  802828:	d8812b17 	ldw	r2,1196(sp)
  80282c:	4cc00015 	stw	r19,0(r9)
  802830:	48800115 	stw	r2,4(r9)
  802834:	4091883a 	add	r8,r8,r2
  802838:	18c00044 	addi	r3,r3,1
  80283c:	da011d15 	stw	r8,1140(sp)
  802840:	d8c11c15 	stw	r3,1136(sp)
  802844:	008001c4 	movi	r2,7
  802848:	10c05316 	blt	r2,r3,802998 <___vfprintf_internal_r+0xce8>
  80284c:	4a400204 	addi	r9,r9,8
  802850:	8400010c 	andi	r16,r16,4
  802854:	80002e26 	beq	r16,zero,802910 <___vfprintf_internal_r+0xc60>
  802858:	d8812e17 	ldw	r2,1208(sp)
  80285c:	d8c12817 	ldw	r3,1184(sp)
  802860:	10e1c83a 	sub	r16,r2,r3
  802864:	04002a0e 	bge	zero,r16,802910 <___vfprintf_internal_r+0xc60>
  802868:	04800404 	movi	r18,16
  80286c:	d8c11c17 	ldw	r3,1136(sp)
  802870:	05c02074 	movhi	r23,129
  802874:	bdfcca84 	addi	r23,r23,-3286
  802878:	9400170e 	bge	r18,r16,8028d8 <___vfprintf_internal_r+0xc28>
  80287c:	04c001c4 	movi	r19,7
  802880:	dd012917 	ldw	r20,1188(sp)
  802884:	00000306 	br	802894 <___vfprintf_internal_r+0xbe4>
  802888:	843ffc04 	addi	r16,r16,-16
  80288c:	4a400204 	addi	r9,r9,8
  802890:	9400110e 	bge	r18,r16,8028d8 <___vfprintf_internal_r+0xc28>
  802894:	4dc00015 	stw	r23,0(r9)
  802898:	4c800115 	stw	r18,4(r9)
  80289c:	42000404 	addi	r8,r8,16
  8028a0:	18c00044 	addi	r3,r3,1
  8028a4:	da011d15 	stw	r8,1140(sp)
  8028a8:	d8c11c15 	stw	r3,1136(sp)
  8028ac:	98fff60e 	bge	r19,r3,802888 <___vfprintf_internal_r+0xbd8>
  8028b0:	8809883a 	mov	r4,r17
  8028b4:	a00b883a 	mov	r5,r20
  8028b8:	d9811b04 	addi	r6,sp,1132
  8028bc:	0801c7c0 	call	801c7c <__sprint_r>
  8028c0:	103e8e1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8028c4:	843ffc04 	addi	r16,r16,-16
  8028c8:	da011d17 	ldw	r8,1140(sp)
  8028cc:	d8c11c17 	ldw	r3,1136(sp)
  8028d0:	da400404 	addi	r9,sp,16
  8028d4:	943fef16 	blt	r18,r16,802894 <___vfprintf_internal_r+0xbe4>
  8028d8:	4dc00015 	stw	r23,0(r9)
  8028dc:	4c000115 	stw	r16,4(r9)
  8028e0:	8211883a 	add	r8,r16,r8
  8028e4:	18c00044 	addi	r3,r3,1
  8028e8:	da011d15 	stw	r8,1140(sp)
  8028ec:	d8c11c15 	stw	r3,1136(sp)
  8028f0:	008001c4 	movi	r2,7
  8028f4:	10c0060e 	bge	r2,r3,802910 <___vfprintf_internal_r+0xc60>
  8028f8:	d9412917 	ldw	r5,1188(sp)
  8028fc:	8809883a 	mov	r4,r17
  802900:	d9811b04 	addi	r6,sp,1132
  802904:	0801c7c0 	call	801c7c <__sprint_r>
  802908:	103e7c1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  80290c:	da011d17 	ldw	r8,1140(sp)
  802910:	dd012817 	ldw	r20,1184(sp)
  802914:	d9012e17 	ldw	r4,1208(sp)
  802918:	a100010e 	bge	r20,r4,802920 <___vfprintf_internal_r+0xc70>
  80291c:	2029883a 	mov	r20,r4
  802920:	d8812c17 	ldw	r2,1200(sp)
  802924:	1505883a 	add	r2,r2,r20
  802928:	d8812c15 	stw	r2,1200(sp)
  80292c:	4000b91e 	bne	r8,zero,802c14 <___vfprintf_internal_r+0xf64>
  802930:	d8011c15 	stw	zero,1136(sp)
  802934:	a8800007 	ldb	r2,0(r21)
  802938:	da400404 	addi	r9,sp,16
  80293c:	103d141e 	bne	r2,zero,801d90 <___vfprintf_internal_r+0xe0>
  802940:	a825883a 	mov	r18,r21
  802944:	003d2a06 	br	801df0 <___vfprintf_internal_r+0x140>
  802948:	d9412917 	ldw	r5,1188(sp)
  80294c:	8809883a 	mov	r4,r17
  802950:	d9811b04 	addi	r6,sp,1132
  802954:	0801c7c0 	call	801c7c <__sprint_r>
  802958:	103e681e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  80295c:	da011d17 	ldw	r8,1140(sp)
  802960:	da400404 	addi	r9,sp,16
  802964:	8080004c 	andi	r2,r16,1
  802968:	103fb926 	beq	r2,zero,802850 <___vfprintf_internal_r+0xba0>
  80296c:	d8c11c17 	ldw	r3,1136(sp)
  802970:	d9013717 	ldw	r4,1244(sp)
  802974:	00800044 	movi	r2,1
  802978:	48800115 	stw	r2,4(r9)
  80297c:	49000015 	stw	r4,0(r9)
  802980:	4091883a 	add	r8,r8,r2
  802984:	1887883a 	add	r3,r3,r2
  802988:	da011d15 	stw	r8,1140(sp)
  80298c:	d8c11c15 	stw	r3,1136(sp)
  802990:	008001c4 	movi	r2,7
  802994:	10ffad0e 	bge	r2,r3,80284c <___vfprintf_internal_r+0xb9c>
  802998:	d9412917 	ldw	r5,1188(sp)
  80299c:	8809883a 	mov	r4,r17
  8029a0:	d9811b04 	addi	r6,sp,1132
  8029a4:	0801c7c0 	call	801c7c <__sprint_r>
  8029a8:	103e541e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8029ac:	da400404 	addi	r9,sp,16
  8029b0:	da011d17 	ldw	r8,1140(sp)
  8029b4:	003fa606 	br	802850 <___vfprintf_internal_r+0xba0>
  8029b8:	18803fcc 	andi	r2,r3,255
  8029bc:	00c00044 	movi	r3,1
  8029c0:	10c10126 	beq	r2,r3,802dc8 <___vfprintf_internal_r+0x1118>
  8029c4:	00c00084 	movi	r3,2
  8029c8:	10c0f026 	beq	r2,r3,802d8c <___vfprintf_internal_r+0x10dc>
  8029cc:	d8c10dc4 	addi	r3,sp,1079
  8029d0:	b808d0fa 	srli	r4,r23,3
  8029d4:	b00a977a 	slli	r5,r22,29
  8029d8:	b02cd0fa 	srli	r22,r22,3
  8029dc:	bdc001cc 	andi	r23,r23,7
  8029e0:	b8800c04 	addi	r2,r23,48
  8029e4:	292eb03a 	or	r23,r5,r4
  8029e8:	18800005 	stb	r2,0(r3)
  8029ec:	bd88b03a 	or	r4,r23,r22
  8029f0:	1827883a 	mov	r19,r3
  8029f4:	18ffffc4 	addi	r3,r3,-1
  8029f8:	203ff51e 	bne	r4,zero,8029d0 <___vfprintf_internal_r+0xd20>
  8029fc:	8100004c 	andi	r4,r16,1
  802a00:	980b883a 	mov	r5,r19
  802a04:	20000726 	beq	r4,zero,802a24 <___vfprintf_internal_r+0xd74>
  802a08:	10803fcc 	andi	r2,r2,255
  802a0c:	1080201c 	xori	r2,r2,128
  802a10:	10bfe004 	addi	r2,r2,-128
  802a14:	01000c04 	movi	r4,48
  802a18:	11000226 	beq	r2,r4,802a24 <___vfprintf_internal_r+0xd74>
  802a1c:	1827883a 	mov	r19,r3
  802a20:	293fffc5 	stb	r4,-1(r5)
  802a24:	d8812717 	ldw	r2,1180(sp)
  802a28:	14c5c83a 	sub	r2,r2,r19
  802a2c:	d8812b15 	stw	r2,1196(sp)
  802a30:	003d8406 	br	802044 <___vfprintf_internal_r+0x394>
  802a34:	00801944 	movi	r2,101
  802a38:	14807c0e 	bge	r2,r18,802c2c <___vfprintf_internal_r+0xf7c>
  802a3c:	d9013317 	ldw	r4,1228(sp)
  802a40:	d9413417 	ldw	r5,1232(sp)
  802a44:	000d883a 	mov	r6,zero
  802a48:	000f883a 	mov	r7,zero
  802a4c:	d8c13b15 	stw	r3,1260(sp)
  802a50:	da013a15 	stw	r8,1256(sp)
  802a54:	da413c15 	stw	r9,1264(sp)
  802a58:	0809e580 	call	809e58 <__eqdf2>
  802a5c:	d8c13b17 	ldw	r3,1260(sp)
  802a60:	da013a17 	ldw	r8,1256(sp)
  802a64:	da413c17 	ldw	r9,1264(sp)
  802a68:	1001001e 	bne	r2,zero,802e6c <___vfprintf_internal_r+0x11bc>
  802a6c:	00802074 	movhi	r2,129
  802a70:	10bcca04 	addi	r2,r2,-3288
  802a74:	48800015 	stw	r2,0(r9)
  802a78:	00800044 	movi	r2,1
  802a7c:	48800115 	stw	r2,4(r9)
  802a80:	4091883a 	add	r8,r8,r2
  802a84:	1887883a 	add	r3,r3,r2
  802a88:	da011d15 	stw	r8,1140(sp)
  802a8c:	d8c11c15 	stw	r3,1136(sp)
  802a90:	008001c4 	movi	r2,7
  802a94:	10c1dd16 	blt	r2,r3,80320c <___vfprintf_internal_r+0x155c>
  802a98:	4a400204 	addi	r9,r9,8
  802a9c:	d8812417 	ldw	r2,1168(sp)
  802aa0:	d8c13217 	ldw	r3,1224(sp)
  802aa4:	10c00216 	blt	r2,r3,802ab0 <___vfprintf_internal_r+0xe00>
  802aa8:	8080004c 	andi	r2,r16,1
  802aac:	103f6826 	beq	r2,zero,802850 <___vfprintf_internal_r+0xba0>
  802ab0:	d8c11c17 	ldw	r3,1136(sp)
  802ab4:	d9013717 	ldw	r4,1244(sp)
  802ab8:	00800044 	movi	r2,1
  802abc:	48800115 	stw	r2,4(r9)
  802ac0:	49000015 	stw	r4,0(r9)
  802ac4:	4091883a 	add	r8,r8,r2
  802ac8:	1887883a 	add	r3,r3,r2
  802acc:	da011d15 	stw	r8,1140(sp)
  802ad0:	d8c11c15 	stw	r3,1136(sp)
  802ad4:	008001c4 	movi	r2,7
  802ad8:	10c2af16 	blt	r2,r3,803598 <___vfprintf_internal_r+0x18e8>
  802adc:	4a400204 	addi	r9,r9,8
  802ae0:	d8813217 	ldw	r2,1224(sp)
  802ae4:	14bfffc4 	addi	r18,r2,-1
  802ae8:	04bf590e 	bge	zero,r18,802850 <___vfprintf_internal_r+0xba0>
  802aec:	04c00404 	movi	r19,16
  802af0:	d8c11c17 	ldw	r3,1136(sp)
  802af4:	05002074 	movhi	r20,129
  802af8:	a53cce84 	addi	r20,r20,-3270
  802afc:	9c81630e 	bge	r19,r18,80308c <___vfprintf_internal_r+0x13dc>
  802b00:	058001c4 	movi	r22,7
  802b04:	ddc12917 	ldw	r23,1188(sp)
  802b08:	00000306 	br	802b18 <___vfprintf_internal_r+0xe68>
  802b0c:	4a400204 	addi	r9,r9,8
  802b10:	94bffc04 	addi	r18,r18,-16
  802b14:	9c815d0e 	bge	r19,r18,80308c <___vfprintf_internal_r+0x13dc>
  802b18:	4d000015 	stw	r20,0(r9)
  802b1c:	4cc00115 	stw	r19,4(r9)
  802b20:	42000404 	addi	r8,r8,16
  802b24:	18c00044 	addi	r3,r3,1
  802b28:	da011d15 	stw	r8,1140(sp)
  802b2c:	d8c11c15 	stw	r3,1136(sp)
  802b30:	b0fff60e 	bge	r22,r3,802b0c <___vfprintf_internal_r+0xe5c>
  802b34:	8809883a 	mov	r4,r17
  802b38:	b80b883a 	mov	r5,r23
  802b3c:	d9811b04 	addi	r6,sp,1132
  802b40:	0801c7c0 	call	801c7c <__sprint_r>
  802b44:	103ded1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802b48:	da011d17 	ldw	r8,1140(sp)
  802b4c:	d8c11c17 	ldw	r3,1136(sp)
  802b50:	da400404 	addi	r9,sp,16
  802b54:	003fee06 	br	802b10 <___vfprintf_internal_r+0xe60>
  802b58:	d8812e17 	ldw	r2,1208(sp)
  802b5c:	d9012817 	ldw	r4,1184(sp)
  802b60:	112fc83a 	sub	r23,r2,r4
  802b64:	05ff000e 	bge	zero,r23,802768 <___vfprintf_internal_r+0xab8>
  802b68:	07000404 	movi	fp,16
  802b6c:	05002074 	movhi	r20,129
  802b70:	a53cce84 	addi	r20,r20,-3270
  802b74:	e5c01d0e 	bge	fp,r23,802bec <___vfprintf_internal_r+0xf3c>
  802b78:	dc812a15 	stw	r18,1192(sp)
  802b7c:	058001c4 	movi	r22,7
  802b80:	a025883a 	mov	r18,r20
  802b84:	8029883a 	mov	r20,r16
  802b88:	dc012917 	ldw	r16,1188(sp)
  802b8c:	00000306 	br	802b9c <___vfprintf_internal_r+0xeec>
  802b90:	bdfffc04 	addi	r23,r23,-16
  802b94:	4a400204 	addi	r9,r9,8
  802b98:	e5c0110e 	bge	fp,r23,802be0 <___vfprintf_internal_r+0xf30>
  802b9c:	4c800015 	stw	r18,0(r9)
  802ba0:	4f000115 	stw	fp,4(r9)
  802ba4:	42000404 	addi	r8,r8,16
  802ba8:	18c00044 	addi	r3,r3,1
  802bac:	da011d15 	stw	r8,1140(sp)
  802bb0:	d8c11c15 	stw	r3,1136(sp)
  802bb4:	b0fff60e 	bge	r22,r3,802b90 <___vfprintf_internal_r+0xee0>
  802bb8:	8809883a 	mov	r4,r17
  802bbc:	800b883a 	mov	r5,r16
  802bc0:	d9811b04 	addi	r6,sp,1132
  802bc4:	0801c7c0 	call	801c7c <__sprint_r>
  802bc8:	103dcc1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802bcc:	bdfffc04 	addi	r23,r23,-16
  802bd0:	da011d17 	ldw	r8,1140(sp)
  802bd4:	d8c11c17 	ldw	r3,1136(sp)
  802bd8:	da400404 	addi	r9,sp,16
  802bdc:	e5ffef16 	blt	fp,r23,802b9c <___vfprintf_internal_r+0xeec>
  802be0:	a021883a 	mov	r16,r20
  802be4:	9029883a 	mov	r20,r18
  802be8:	dc812a17 	ldw	r18,1192(sp)
  802bec:	4d000015 	stw	r20,0(r9)
  802bf0:	4dc00115 	stw	r23,4(r9)
  802bf4:	45d1883a 	add	r8,r8,r23
  802bf8:	18c00044 	addi	r3,r3,1
  802bfc:	da011d15 	stw	r8,1140(sp)
  802c00:	d8c11c15 	stw	r3,1136(sp)
  802c04:	008001c4 	movi	r2,7
  802c08:	10c11716 	blt	r2,r3,803068 <___vfprintf_internal_r+0x13b8>
  802c0c:	4a400204 	addi	r9,r9,8
  802c10:	003ed506 	br	802768 <___vfprintf_internal_r+0xab8>
  802c14:	d9412917 	ldw	r5,1188(sp)
  802c18:	8809883a 	mov	r4,r17
  802c1c:	d9811b04 	addi	r6,sp,1132
  802c20:	0801c7c0 	call	801c7c <__sprint_r>
  802c24:	103f4226 	beq	r2,zero,802930 <___vfprintf_internal_r+0xc80>
  802c28:	003db406 	br	8022fc <___vfprintf_internal_r+0x64c>
  802c2c:	d9013217 	ldw	r4,1224(sp)
  802c30:	00800044 	movi	r2,1
  802c34:	4cc00015 	stw	r19,0(r9)
  802c38:	1100e10e 	bge	r2,r4,802fc0 <___vfprintf_internal_r+0x1310>
  802c3c:	00800044 	movi	r2,1
  802c40:	48800115 	stw	r2,4(r9)
  802c44:	4091883a 	add	r8,r8,r2
  802c48:	1887883a 	add	r3,r3,r2
  802c4c:	da011d15 	stw	r8,1140(sp)
  802c50:	d8c11c15 	stw	r3,1136(sp)
  802c54:	008001c4 	movi	r2,7
  802c58:	10c0ed16 	blt	r2,r3,803010 <___vfprintf_internal_r+0x1360>
  802c5c:	4a400204 	addi	r9,r9,8
  802c60:	d8813717 	ldw	r2,1244(sp)
  802c64:	48800015 	stw	r2,0(r9)
  802c68:	00800044 	movi	r2,1
  802c6c:	48800115 	stw	r2,4(r9)
  802c70:	4091883a 	add	r8,r8,r2
  802c74:	1887883a 	add	r3,r3,r2
  802c78:	da011d15 	stw	r8,1140(sp)
  802c7c:	d8c11c15 	stw	r3,1136(sp)
  802c80:	008001c4 	movi	r2,7
  802c84:	10c0eb16 	blt	r2,r3,803034 <___vfprintf_internal_r+0x1384>
  802c88:	4c800204 	addi	r18,r9,8
  802c8c:	d9013317 	ldw	r4,1228(sp)
  802c90:	d9413417 	ldw	r5,1232(sp)
  802c94:	000d883a 	mov	r6,zero
  802c98:	000f883a 	mov	r7,zero
  802c9c:	d8c13b15 	stw	r3,1260(sp)
  802ca0:	da013a15 	stw	r8,1256(sp)
  802ca4:	0809eb40 	call	809eb4 <__nedf2>
  802ca8:	d8c13b17 	ldw	r3,1260(sp)
  802cac:	da013a17 	ldw	r8,1256(sp)
  802cb0:	1000a626 	beq	r2,zero,802f4c <___vfprintf_internal_r+0x129c>
  802cb4:	d9013217 	ldw	r4,1224(sp)
  802cb8:	9cc00044 	addi	r19,r19,1
  802cbc:	94c00015 	stw	r19,0(r18)
  802cc0:	20bfffc4 	addi	r2,r4,-1
  802cc4:	90800115 	stw	r2,4(r18)
  802cc8:	4091883a 	add	r8,r8,r2
  802ccc:	18c00044 	addi	r3,r3,1
  802cd0:	da011d15 	stw	r8,1140(sp)
  802cd4:	d8c11c15 	stw	r3,1136(sp)
  802cd8:	008001c4 	movi	r2,7
  802cdc:	10c0c316 	blt	r2,r3,802fec <___vfprintf_internal_r+0x133c>
  802ce0:	94800204 	addi	r18,r18,8
  802ce4:	d9013517 	ldw	r4,1236(sp)
  802ce8:	d8811fc4 	addi	r2,sp,1151
  802cec:	90800015 	stw	r2,0(r18)
  802cf0:	91000115 	stw	r4,4(r18)
  802cf4:	4111883a 	add	r8,r8,r4
  802cf8:	18c00044 	addi	r3,r3,1
  802cfc:	da011d15 	stw	r8,1140(sp)
  802d00:	d8c11c15 	stw	r3,1136(sp)
  802d04:	008001c4 	movi	r2,7
  802d08:	10ff2316 	blt	r2,r3,802998 <___vfprintf_internal_r+0xce8>
  802d0c:	92400204 	addi	r9,r18,8
  802d10:	003ecf06 	br	802850 <___vfprintf_internal_r+0xba0>
  802d14:	d9412917 	ldw	r5,1188(sp)
  802d18:	8809883a 	mov	r4,r17
  802d1c:	d9811b04 	addi	r6,sp,1132
  802d20:	0801c7c0 	call	801c7c <__sprint_r>
  802d24:	103d751e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802d28:	da011d17 	ldw	r8,1140(sp)
  802d2c:	d8c11c17 	ldw	r3,1136(sp)
  802d30:	da400404 	addi	r9,sp,16
  802d34:	003eba06 	br	802820 <___vfprintf_internal_r+0xb70>
  802d38:	d9412917 	ldw	r5,1188(sp)
  802d3c:	8809883a 	mov	r4,r17
  802d40:	d9811b04 	addi	r6,sp,1132
  802d44:	0801c7c0 	call	801c7c <__sprint_r>
  802d48:	103d6c1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802d4c:	da011d17 	ldw	r8,1140(sp)
  802d50:	d8c11c17 	ldw	r3,1136(sp)
  802d54:	da400404 	addi	r9,sp,16
  802d58:	003e7306 	br	802728 <___vfprintf_internal_r+0xa78>
  802d5c:	d9412917 	ldw	r5,1188(sp)
  802d60:	8809883a 	mov	r4,r17
  802d64:	d9811b04 	addi	r6,sp,1132
  802d68:	0801c7c0 	call	801c7c <__sprint_r>
  802d6c:	103d631e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802d70:	da011d17 	ldw	r8,1140(sp)
  802d74:	d8c11c17 	ldw	r3,1136(sp)
  802d78:	da400404 	addi	r9,sp,16
  802d7c:	003e7706 	br	80275c <___vfprintf_internal_r+0xaac>
  802d80:	d8012b15 	stw	zero,1196(sp)
  802d84:	dcc10e04 	addi	r19,sp,1080
  802d88:	003cae06 	br	802044 <___vfprintf_internal_r+0x394>
  802d8c:	d9413617 	ldw	r5,1240(sp)
  802d90:	d8810dc4 	addi	r2,sp,1079
  802d94:	b8c003cc 	andi	r3,r23,15
  802d98:	b008973a 	slli	r4,r22,28
  802d9c:	28c7883a 	add	r3,r5,r3
  802da0:	b82ed13a 	srli	r23,r23,4
  802da4:	18c00003 	ldbu	r3,0(r3)
  802da8:	b02cd13a 	srli	r22,r22,4
  802dac:	25eeb03a 	or	r23,r4,r23
  802db0:	10c00005 	stb	r3,0(r2)
  802db4:	bd86b03a 	or	r3,r23,r22
  802db8:	1027883a 	mov	r19,r2
  802dbc:	10bfffc4 	addi	r2,r2,-1
  802dc0:	183ff41e 	bne	r3,zero,802d94 <___vfprintf_internal_r+0x10e4>
  802dc4:	003f1706 	br	802a24 <___vfprintf_internal_r+0xd74>
  802dc8:	b0025826 	beq	r22,zero,80372c <___vfprintf_internal_r+0x1a7c>
  802dcc:	b807883a 	mov	r3,r23
  802dd0:	d8810dc4 	addi	r2,sp,1079
  802dd4:	882f883a 	mov	r23,r17
  802dd8:	04c00244 	movi	r19,9
  802ddc:	8023883a 	mov	r17,r16
  802de0:	da412815 	stw	r9,1184(sp)
  802de4:	1821883a 	mov	r16,r3
  802de8:	8009883a 	mov	r4,r16
  802dec:	b00b883a 	mov	r5,r22
  802df0:	01800284 	movi	r6,10
  802df4:	000f883a 	mov	r7,zero
  802df8:	1029883a 	mov	r20,r2
  802dfc:	08094c40 	call	8094c4 <__umoddi3>
  802e00:	10800c04 	addi	r2,r2,48
  802e04:	8009883a 	mov	r4,r16
  802e08:	b00b883a 	mov	r5,r22
  802e0c:	a0800005 	stb	r2,0(r20)
  802e10:	01800284 	movi	r6,10
  802e14:	000f883a 	mov	r7,zero
  802e18:	0808efc0 	call	808efc <__udivdi3>
  802e1c:	1021883a 	mov	r16,r2
  802e20:	182d883a 	mov	r22,r3
  802e24:	a0bfffc4 	addi	r2,r20,-1
  802e28:	183fef1e 	bne	r3,zero,802de8 <___vfprintf_internal_r+0x1138>
  802e2c:	9c3fee36 	bltu	r19,r16,802de8 <___vfprintf_internal_r+0x1138>
  802e30:	da412817 	ldw	r9,1184(sp)
  802e34:	8005883a 	mov	r2,r16
  802e38:	8821883a 	mov	r16,r17
  802e3c:	b823883a 	mov	r17,r23
  802e40:	102f883a 	mov	r23,r2
  802e44:	d8812717 	ldw	r2,1180(sp)
  802e48:	a4ffffc4 	addi	r19,r20,-1
  802e4c:	bdc00c04 	addi	r23,r23,48
  802e50:	14c5c83a 	sub	r2,r2,r19
  802e54:	a5ffffc5 	stb	r23,-1(r20)
  802e58:	d8812b15 	stw	r2,1196(sp)
  802e5c:	003c7906 	br	802044 <___vfprintf_internal_r+0x394>
  802e60:	00c00044 	movi	r3,1
  802e64:	bd84b03a 	or	r2,r23,r22
  802e68:	003c6806 	br	80200c <___vfprintf_internal_r+0x35c>
  802e6c:	dc812417 	ldw	r18,1168(sp)
  802e70:	0480ee0e 	bge	zero,r18,80322c <___vfprintf_internal_r+0x157c>
  802e74:	d9013217 	ldw	r4,1224(sp)
  802e78:	4cc00015 	stw	r19,0(r9)
  802e7c:	9100c616 	blt	r18,r4,803198 <___vfprintf_internal_r+0x14e8>
  802e80:	49000115 	stw	r4,4(r9)
  802e84:	4111883a 	add	r8,r8,r4
  802e88:	18c00044 	addi	r3,r3,1
  802e8c:	da011d15 	stw	r8,1140(sp)
  802e90:	d8c11c15 	stw	r3,1136(sp)
  802e94:	008001c4 	movi	r2,7
  802e98:	10c20916 	blt	r2,r3,8036c0 <___vfprintf_internal_r+0x1a10>
  802e9c:	4a400204 	addi	r9,r9,8
  802ea0:	d8813217 	ldw	r2,1224(sp)
  802ea4:	90a5c83a 	sub	r18,r18,r2
  802ea8:	04beae0e 	bge	zero,r18,802964 <___vfprintf_internal_r+0xcb4>
  802eac:	04c00404 	movi	r19,16
  802eb0:	d8c11c17 	ldw	r3,1136(sp)
  802eb4:	05002074 	movhi	r20,129
  802eb8:	a53cce84 	addi	r20,r20,-3270
  802ebc:	9c81be0e 	bge	r19,r18,8035b8 <___vfprintf_internal_r+0x1908>
  802ec0:	058001c4 	movi	r22,7
  802ec4:	ddc12917 	ldw	r23,1188(sp)
  802ec8:	00000306 	br	802ed8 <___vfprintf_internal_r+0x1228>
  802ecc:	4a400204 	addi	r9,r9,8
  802ed0:	94bffc04 	addi	r18,r18,-16
  802ed4:	9c81b80e 	bge	r19,r18,8035b8 <___vfprintf_internal_r+0x1908>
  802ed8:	4d000015 	stw	r20,0(r9)
  802edc:	4cc00115 	stw	r19,4(r9)
  802ee0:	42000404 	addi	r8,r8,16
  802ee4:	18c00044 	addi	r3,r3,1
  802ee8:	da011d15 	stw	r8,1140(sp)
  802eec:	d8c11c15 	stw	r3,1136(sp)
  802ef0:	b0fff60e 	bge	r22,r3,802ecc <___vfprintf_internal_r+0x121c>
  802ef4:	8809883a 	mov	r4,r17
  802ef8:	b80b883a 	mov	r5,r23
  802efc:	d9811b04 	addi	r6,sp,1132
  802f00:	0801c7c0 	call	801c7c <__sprint_r>
  802f04:	103cfd1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802f08:	da011d17 	ldw	r8,1140(sp)
  802f0c:	d8c11c17 	ldw	r3,1136(sp)
  802f10:	da400404 	addi	r9,sp,16
  802f14:	003fee06 	br	802ed0 <___vfprintf_internal_r+0x1220>
  802f18:	d9412917 	ldw	r5,1188(sp)
  802f1c:	8809883a 	mov	r4,r17
  802f20:	d9811b04 	addi	r6,sp,1132
  802f24:	0801c7c0 	call	801c7c <__sprint_r>
  802f28:	103cf41e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802f2c:	da011d17 	ldw	r8,1140(sp)
  802f30:	d8c11c17 	ldw	r3,1136(sp)
  802f34:	da400404 	addi	r9,sp,16
  802f38:	003dee06 	br	8026f4 <___vfprintf_internal_r+0xa44>
  802f3c:	00c00084 	movi	r3,2
  802f40:	bd84b03a 	or	r2,r23,r22
  802f44:	d8012585 	stb	zero,1174(sp)
  802f48:	003c3006 	br	80200c <___vfprintf_internal_r+0x35c>
  802f4c:	d8813217 	ldw	r2,1224(sp)
  802f50:	14ffffc4 	addi	r19,r2,-1
  802f54:	04ff630e 	bge	zero,r19,802ce4 <___vfprintf_internal_r+0x1034>
  802f58:	05800404 	movi	r22,16
  802f5c:	05002074 	movhi	r20,129
  802f60:	a53cce84 	addi	r20,r20,-3270
  802f64:	b4c03c0e 	bge	r22,r19,803058 <___vfprintf_internal_r+0x13a8>
  802f68:	05c001c4 	movi	r23,7
  802f6c:	df012917 	ldw	fp,1188(sp)
  802f70:	00000306 	br	802f80 <___vfprintf_internal_r+0x12d0>
  802f74:	94800204 	addi	r18,r18,8
  802f78:	9cfffc04 	addi	r19,r19,-16
  802f7c:	b4c0360e 	bge	r22,r19,803058 <___vfprintf_internal_r+0x13a8>
  802f80:	95000015 	stw	r20,0(r18)
  802f84:	95800115 	stw	r22,4(r18)
  802f88:	42000404 	addi	r8,r8,16
  802f8c:	18c00044 	addi	r3,r3,1
  802f90:	da011d15 	stw	r8,1140(sp)
  802f94:	d8c11c15 	stw	r3,1136(sp)
  802f98:	b8fff60e 	bge	r23,r3,802f74 <___vfprintf_internal_r+0x12c4>
  802f9c:	8809883a 	mov	r4,r17
  802fa0:	e00b883a 	mov	r5,fp
  802fa4:	d9811b04 	addi	r6,sp,1132
  802fa8:	0801c7c0 	call	801c7c <__sprint_r>
  802fac:	103cd31e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  802fb0:	da011d17 	ldw	r8,1140(sp)
  802fb4:	d8c11c17 	ldw	r3,1136(sp)
  802fb8:	dc800404 	addi	r18,sp,16
  802fbc:	003fee06 	br	802f78 <___vfprintf_internal_r+0x12c8>
  802fc0:	8088703a 	and	r4,r16,r2
  802fc4:	203f1d1e 	bne	r4,zero,802c3c <___vfprintf_internal_r+0xf8c>
  802fc8:	48800115 	stw	r2,4(r9)
  802fcc:	42000044 	addi	r8,r8,1
  802fd0:	18c00044 	addi	r3,r3,1
  802fd4:	da011d15 	stw	r8,1140(sp)
  802fd8:	d8c11c15 	stw	r3,1136(sp)
  802fdc:	008001c4 	movi	r2,7
  802fe0:	10c00216 	blt	r2,r3,802fec <___vfprintf_internal_r+0x133c>
  802fe4:	4c800204 	addi	r18,r9,8
  802fe8:	003f3e06 	br	802ce4 <___vfprintf_internal_r+0x1034>
  802fec:	d9412917 	ldw	r5,1188(sp)
  802ff0:	8809883a 	mov	r4,r17
  802ff4:	d9811b04 	addi	r6,sp,1132
  802ff8:	0801c7c0 	call	801c7c <__sprint_r>
  802ffc:	103cbf1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803000:	dc800404 	addi	r18,sp,16
  803004:	da011d17 	ldw	r8,1140(sp)
  803008:	d8c11c17 	ldw	r3,1136(sp)
  80300c:	003f3506 	br	802ce4 <___vfprintf_internal_r+0x1034>
  803010:	d9412917 	ldw	r5,1188(sp)
  803014:	8809883a 	mov	r4,r17
  803018:	d9811b04 	addi	r6,sp,1132
  80301c:	0801c7c0 	call	801c7c <__sprint_r>
  803020:	103cb61e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803024:	da011d17 	ldw	r8,1140(sp)
  803028:	d8c11c17 	ldw	r3,1136(sp)
  80302c:	da400404 	addi	r9,sp,16
  803030:	003f0b06 	br	802c60 <___vfprintf_internal_r+0xfb0>
  803034:	d9412917 	ldw	r5,1188(sp)
  803038:	8809883a 	mov	r4,r17
  80303c:	d9811b04 	addi	r6,sp,1132
  803040:	0801c7c0 	call	801c7c <__sprint_r>
  803044:	103cad1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803048:	da011d17 	ldw	r8,1140(sp)
  80304c:	d8c11c17 	ldw	r3,1136(sp)
  803050:	dc800404 	addi	r18,sp,16
  803054:	003f0d06 	br	802c8c <___vfprintf_internal_r+0xfdc>
  803058:	95000015 	stw	r20,0(r18)
  80305c:	94c00115 	stw	r19,4(r18)
  803060:	44d1883a 	add	r8,r8,r19
  803064:	003f1906 	br	802ccc <___vfprintf_internal_r+0x101c>
  803068:	d9412917 	ldw	r5,1188(sp)
  80306c:	8809883a 	mov	r4,r17
  803070:	d9811b04 	addi	r6,sp,1132
  803074:	0801c7c0 	call	801c7c <__sprint_r>
  803078:	103ca01e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  80307c:	da011d17 	ldw	r8,1140(sp)
  803080:	d8c11c17 	ldw	r3,1136(sp)
  803084:	da400404 	addi	r9,sp,16
  803088:	003db706 	br	802768 <___vfprintf_internal_r+0xab8>
  80308c:	4d000015 	stw	r20,0(r9)
  803090:	4c800115 	stw	r18,4(r9)
  803094:	4491883a 	add	r8,r8,r18
  803098:	003de706 	br	802838 <___vfprintf_internal_r+0xb88>
  80309c:	8080100c 	andi	r2,r16,64
  8030a0:	10010226 	beq	r2,zero,8034ac <___vfprintf_internal_r+0x17fc>
  8030a4:	d8812d17 	ldw	r2,1204(sp)
  8030a8:	002d883a 	mov	r22,zero
  8030ac:	00c00044 	movi	r3,1
  8030b0:	15c0000b 	ldhu	r23,0(r2)
  8030b4:	10800104 	addi	r2,r2,4
  8030b8:	d8812d15 	stw	r2,1204(sp)
  8030bc:	d8012585 	stb	zero,1174(sp)
  8030c0:	b805883a 	mov	r2,r23
  8030c4:	003bd106 	br	80200c <___vfprintf_internal_r+0x35c>
  8030c8:	d9012d17 	ldw	r4,1204(sp)
  8030cc:	25800017 	ldw	r22,0(r4)
  8030d0:	25000117 	ldw	r20,4(r4)
  8030d4:	21000204 	addi	r4,r4,8
  8030d8:	d9012d15 	stw	r4,1204(sp)
  8030dc:	dd813315 	stw	r22,1228(sp)
  8030e0:	dd013415 	stw	r20,1232(sp)
  8030e4:	003d2b06 	br	802594 <___vfprintf_internal_r+0x8e4>
  8030e8:	8080100c 	andi	r2,r16,64
  8030ec:	1000fe26 	beq	r2,zero,8034e8 <___vfprintf_internal_r+0x1838>
  8030f0:	d9012d17 	ldw	r4,1204(sp)
  8030f4:	002d883a 	mov	r22,zero
  8030f8:	0007883a 	mov	r3,zero
  8030fc:	25c0000b 	ldhu	r23,0(r4)
  803100:	21000104 	addi	r4,r4,4
  803104:	d9012d15 	stw	r4,1204(sp)
  803108:	b805883a 	mov	r2,r23
  80310c:	d8012585 	stb	zero,1174(sp)
  803110:	003bbe06 	br	80200c <___vfprintf_internal_r+0x35c>
  803114:	8080100c 	andi	r2,r16,64
  803118:	1000ed26 	beq	r2,zero,8034d0 <___vfprintf_internal_r+0x1820>
  80311c:	d9012d17 	ldw	r4,1204(sp)
  803120:	002d883a 	mov	r22,zero
  803124:	25c0000b 	ldhu	r23,0(r4)
  803128:	21000104 	addi	r4,r4,4
  80312c:	d9012d15 	stw	r4,1204(sp)
  803130:	003cd206 	br	80247c <___vfprintf_internal_r+0x7cc>
  803134:	00c00084 	movi	r3,2
  803138:	d8012585 	stb	zero,1174(sp)
  80313c:	003bb306 	br	80200c <___vfprintf_internal_r+0x35c>
  803140:	8080040c 	andi	r2,r16,16
  803144:	1000f11e 	bne	r2,zero,80350c <___vfprintf_internal_r+0x185c>
  803148:	8400100c 	andi	r16,r16,64
  80314c:	80015526 	beq	r16,zero,8036a4 <___vfprintf_internal_r+0x19f4>
  803150:	da012d17 	ldw	r8,1204(sp)
  803154:	d8c12c17 	ldw	r3,1200(sp)
  803158:	40800017 	ldw	r2,0(r8)
  80315c:	42000104 	addi	r8,r8,4
  803160:	da012d15 	stw	r8,1204(sp)
  803164:	10c0000d 	sth	r3,0(r2)
  803168:	003b0706 	br	801d88 <___vfprintf_internal_r+0xd8>
  80316c:	8080100c 	andi	r2,r16,64
  803170:	1000c726 	beq	r2,zero,803490 <___vfprintf_internal_r+0x17e0>
  803174:	da012d17 	ldw	r8,1204(sp)
  803178:	45c0000f 	ldh	r23,0(r8)
  80317c:	42000104 	addi	r8,r8,4
  803180:	da012d15 	stw	r8,1204(sp)
  803184:	b82dd7fa 	srai	r22,r23,31
  803188:	b005883a 	mov	r2,r22
  80318c:	003c1006 	br	8021d0 <___vfprintf_internal_r+0x520>
  803190:	ac800007 	ldb	r18,0(r21)
  803194:	003b2406 	br	801e28 <___vfprintf_internal_r+0x178>
  803198:	4c800115 	stw	r18,4(r9)
  80319c:	9211883a 	add	r8,r18,r8
  8031a0:	18c00044 	addi	r3,r3,1
  8031a4:	da011d15 	stw	r8,1140(sp)
  8031a8:	d8c11c15 	stw	r3,1136(sp)
  8031ac:	008001c4 	movi	r2,7
  8031b0:	10c15416 	blt	r2,r3,803704 <___vfprintf_internal_r+0x1a54>
  8031b4:	4a400204 	addi	r9,r9,8
  8031b8:	d8813717 	ldw	r2,1244(sp)
  8031bc:	9ca7883a 	add	r19,r19,r18
  8031c0:	48800015 	stw	r2,0(r9)
  8031c4:	00800044 	movi	r2,1
  8031c8:	48800115 	stw	r2,4(r9)
  8031cc:	4091883a 	add	r8,r8,r2
  8031d0:	1887883a 	add	r3,r3,r2
  8031d4:	da011d15 	stw	r8,1140(sp)
  8031d8:	d8c11c15 	stw	r3,1136(sp)
  8031dc:	008001c4 	movi	r2,7
  8031e0:	10c14016 	blt	r2,r3,8036e4 <___vfprintf_internal_r+0x1a34>
  8031e4:	4a400204 	addi	r9,r9,8
  8031e8:	d9013217 	ldw	r4,1224(sp)
  8031ec:	da011d17 	ldw	r8,1140(sp)
  8031f0:	d8c11c17 	ldw	r3,1136(sp)
  8031f4:	24a5c83a 	sub	r18,r4,r18
  8031f8:	4cc00015 	stw	r19,0(r9)
  8031fc:	003fa406 	br	803090 <___vfprintf_internal_r+0x13e0>
  803200:	04c02074 	movhi	r19,129
  803204:	9cfcbb04 	addi	r19,r19,-3348
  803208:	003cf406 	br	8025dc <___vfprintf_internal_r+0x92c>
  80320c:	d9412917 	ldw	r5,1188(sp)
  803210:	8809883a 	mov	r4,r17
  803214:	d9811b04 	addi	r6,sp,1132
  803218:	0801c7c0 	call	801c7c <__sprint_r>
  80321c:	103c371e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803220:	da011d17 	ldw	r8,1140(sp)
  803224:	da400404 	addi	r9,sp,16
  803228:	003e1c06 	br	802a9c <___vfprintf_internal_r+0xdec>
  80322c:	00802074 	movhi	r2,129
  803230:	10bcca04 	addi	r2,r2,-3288
  803234:	48800015 	stw	r2,0(r9)
  803238:	00800044 	movi	r2,1
  80323c:	48800115 	stw	r2,4(r9)
  803240:	4091883a 	add	r8,r8,r2
  803244:	1887883a 	add	r3,r3,r2
  803248:	da011d15 	stw	r8,1140(sp)
  80324c:	d8c11c15 	stw	r3,1136(sp)
  803250:	008001c4 	movi	r2,7
  803254:	10c0c316 	blt	r2,r3,803564 <___vfprintf_internal_r+0x18b4>
  803258:	4a400204 	addi	r9,r9,8
  80325c:	9000041e 	bne	r18,zero,803270 <___vfprintf_internal_r+0x15c0>
  803260:	d8c13217 	ldw	r3,1224(sp)
  803264:	1800021e 	bne	r3,zero,803270 <___vfprintf_internal_r+0x15c0>
  803268:	8080004c 	andi	r2,r16,1
  80326c:	103d7826 	beq	r2,zero,802850 <___vfprintf_internal_r+0xba0>
  803270:	d8c11c17 	ldw	r3,1136(sp)
  803274:	d9013717 	ldw	r4,1244(sp)
  803278:	00800044 	movi	r2,1
  80327c:	48800115 	stw	r2,4(r9)
  803280:	49000015 	stw	r4,0(r9)
  803284:	4091883a 	add	r8,r8,r2
  803288:	1887883a 	add	r3,r3,r2
  80328c:	da011d15 	stw	r8,1140(sp)
  803290:	d8c11c15 	stw	r3,1136(sp)
  803294:	008001c4 	movi	r2,7
  803298:	10c12e16 	blt	r2,r3,803754 <___vfprintf_internal_r+0x1aa4>
  80329c:	4a400204 	addi	r9,r9,8
  8032a0:	04a5c83a 	sub	r18,zero,r18
  8032a4:	0480de0e 	bge	zero,r18,803620 <___vfprintf_internal_r+0x1970>
  8032a8:	05800404 	movi	r22,16
  8032ac:	05002074 	movhi	r20,129
  8032b0:	a53cce84 	addi	r20,r20,-3270
  8032b4:	b480e20e 	bge	r22,r18,803640 <___vfprintf_internal_r+0x1990>
  8032b8:	05c001c4 	movi	r23,7
  8032bc:	df012917 	ldw	fp,1188(sp)
  8032c0:	00000306 	br	8032d0 <___vfprintf_internal_r+0x1620>
  8032c4:	4a400204 	addi	r9,r9,8
  8032c8:	94bffc04 	addi	r18,r18,-16
  8032cc:	b480dc0e 	bge	r22,r18,803640 <___vfprintf_internal_r+0x1990>
  8032d0:	4d000015 	stw	r20,0(r9)
  8032d4:	4d800115 	stw	r22,4(r9)
  8032d8:	42000404 	addi	r8,r8,16
  8032dc:	18c00044 	addi	r3,r3,1
  8032e0:	da011d15 	stw	r8,1140(sp)
  8032e4:	d8c11c15 	stw	r3,1136(sp)
  8032e8:	b8fff60e 	bge	r23,r3,8032c4 <___vfprintf_internal_r+0x1614>
  8032ec:	8809883a 	mov	r4,r17
  8032f0:	e00b883a 	mov	r5,fp
  8032f4:	d9811b04 	addi	r6,sp,1132
  8032f8:	0801c7c0 	call	801c7c <__sprint_r>
  8032fc:	103bff1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803300:	da011d17 	ldw	r8,1140(sp)
  803304:	d8c11c17 	ldw	r3,1136(sp)
  803308:	da400404 	addi	r9,sp,16
  80330c:	003fee06 	br	8032c8 <___vfprintf_internal_r+0x1618>
  803310:	da413c15 	stw	r9,1264(sp)
  803314:	080877c0 	call	80877c <__isnand>
  803318:	da413c17 	ldw	r9,1264(sp)
  80331c:	1000851e 	bne	r2,zero,803534 <___vfprintf_internal_r+0x1884>
  803320:	00bfffc4 	movi	r2,-1
  803324:	e0817626 	beq	fp,r2,803900 <___vfprintf_internal_r+0x1c50>
  803328:	008019c4 	movi	r2,103
  80332c:	90817126 	beq	r18,r2,8038f4 <___vfprintf_internal_r+0x1c44>
  803330:	008011c4 	movi	r2,71
  803334:	90816f26 	beq	r18,r2,8038f4 <___vfprintf_internal_r+0x1c44>
  803338:	82004014 	ori	r8,r16,256
  80333c:	da012a15 	stw	r8,1192(sp)
  803340:	a0017116 	blt	r20,zero,803908 <___vfprintf_internal_r+0x1c58>
  803344:	d8012f05 	stb	zero,1212(sp)
  803348:	00801984 	movi	r2,102
  80334c:	90811226 	beq	r18,r2,803798 <___vfprintf_internal_r+0x1ae8>
  803350:	00801184 	movi	r2,70
  803354:	90811026 	beq	r18,r2,803798 <___vfprintf_internal_r+0x1ae8>
  803358:	00801944 	movi	r2,101
  80335c:	90819b26 	beq	r18,r2,8039cc <___vfprintf_internal_r+0x1d1c>
  803360:	00801144 	movi	r2,69
  803364:	90819926 	beq	r18,r2,8039cc <___vfprintf_internal_r+0x1d1c>
  803368:	e02f883a 	mov	r23,fp
  80336c:	d8812404 	addi	r2,sp,1168
  803370:	d8800115 	stw	r2,4(sp)
  803374:	d8812304 	addi	r2,sp,1164
  803378:	d8800215 	stw	r2,8(sp)
  80337c:	d8812204 	addi	r2,sp,1160
  803380:	ddc00015 	stw	r23,0(sp)
  803384:	d8800315 	stw	r2,12(sp)
  803388:	8809883a 	mov	r4,r17
  80338c:	b00b883a 	mov	r5,r22
  803390:	a00d883a 	mov	r6,r20
  803394:	01c00084 	movi	r7,2
  803398:	da413c15 	stw	r9,1264(sp)
  80339c:	0803e480 	call	803e48 <_dtoa_r>
  8033a0:	1027883a 	mov	r19,r2
  8033a4:	008019c4 	movi	r2,103
  8033a8:	da413c17 	ldw	r9,1264(sp)
  8033ac:	90818c1e 	bne	r18,r2,8039e0 <___vfprintf_internal_r+0x1d30>
  8033b0:	8080004c 	andi	r2,r16,1
  8033b4:	10017926 	beq	r2,zero,80399c <___vfprintf_internal_r+0x1cec>
  8033b8:	00801184 	movi	r2,70
  8033bc:	9dc7883a 	add	r3,r19,r23
  8033c0:	90810626 	beq	r18,r2,8037dc <___vfprintf_internal_r+0x1b2c>
  8033c4:	b009883a 	mov	r4,r22
  8033c8:	a00b883a 	mov	r5,r20
  8033cc:	000d883a 	mov	r6,zero
  8033d0:	000f883a 	mov	r7,zero
  8033d4:	d8c13b15 	stw	r3,1260(sp)
  8033d8:	da413c15 	stw	r9,1264(sp)
  8033dc:	0809e580 	call	809e58 <__eqdf2>
  8033e0:	d8c13b17 	ldw	r3,1260(sp)
  8033e4:	da413c17 	ldw	r9,1264(sp)
  8033e8:	10000726 	beq	r2,zero,803408 <___vfprintf_internal_r+0x1758>
  8033ec:	d8812217 	ldw	r2,1160(sp)
  8033f0:	10c1962e 	bgeu	r2,r3,803a4c <___vfprintf_internal_r+0x1d9c>
  8033f4:	01000c04 	movi	r4,48
  8033f8:	11000005 	stb	r4,0(r2)
  8033fc:	10800044 	addi	r2,r2,1
  803400:	d8812215 	stw	r2,1160(sp)
  803404:	10fffc1e 	bne	r2,r3,8033f8 <___vfprintf_internal_r+0x1748>
  803408:	1cc7c83a 	sub	r3,r3,r19
  80340c:	d8c13215 	stw	r3,1224(sp)
  803410:	008019c4 	movi	r2,103
  803414:	90810626 	beq	r18,r2,803830 <___vfprintf_internal_r+0x1b80>
  803418:	008011c4 	movi	r2,71
  80341c:	90810426 	beq	r18,r2,803830 <___vfprintf_internal_r+0x1b80>
  803420:	00801984 	movi	r2,102
  803424:	90819a1e 	bne	r18,r2,803a90 <___vfprintf_internal_r+0x1de0>
  803428:	d8812417 	ldw	r2,1168(sp)
  80342c:	d8812b15 	stw	r2,1196(sp)
  803430:	0081880e 	bge	zero,r2,803a54 <___vfprintf_internal_r+0x1da4>
  803434:	e000021e 	bne	fp,zero,803440 <___vfprintf_internal_r+0x1790>
  803438:	8400004c 	andi	r16,r16,1
  80343c:	80000426 	beq	r16,zero,803450 <___vfprintf_internal_r+0x17a0>
  803440:	d8812b17 	ldw	r2,1196(sp)
  803444:	e2000044 	addi	r8,fp,1
  803448:	1205883a 	add	r2,r2,r8
  80344c:	d8812b15 	stw	r2,1196(sp)
  803450:	d8812815 	stw	r2,1184(sp)
  803454:	10011716 	blt	r2,zero,8038b4 <___vfprintf_internal_r+0x1c04>
  803458:	ddc12f07 	ldb	r23,1212(sp)
  80345c:	b800ca26 	beq	r23,zero,803788 <___vfprintf_internal_r+0x1ad8>
  803460:	00800b44 	movi	r2,45
  803464:	d8812585 	stb	r2,1174(sp)
  803468:	dc012a17 	ldw	r16,1192(sp)
  80346c:	d8013115 	stw	zero,1220(sp)
  803470:	003afe06 	br	80206c <___vfprintf_internal_r+0x3bc>
  803474:	d8812b17 	ldw	r2,1196(sp)
  803478:	d8812815 	stw	r2,1184(sp)
  80347c:	10005e16 	blt	r2,zero,8035f8 <___vfprintf_internal_r+0x1948>
  803480:	d8812583 	ldbu	r2,1174(sp)
  803484:	ddc12d15 	stw	r23,1204(sp)
  803488:	d8013115 	stw	zero,1220(sp)
  80348c:	003af306 	br	80205c <___vfprintf_internal_r+0x3ac>
  803490:	d8812d17 	ldw	r2,1204(sp)
  803494:	15c00017 	ldw	r23,0(r2)
  803498:	10800104 	addi	r2,r2,4
  80349c:	d8812d15 	stw	r2,1204(sp)
  8034a0:	b82dd7fa 	srai	r22,r23,31
  8034a4:	b005883a 	mov	r2,r22
  8034a8:	003b4906 	br	8021d0 <___vfprintf_internal_r+0x520>
  8034ac:	d8c12d17 	ldw	r3,1204(sp)
  8034b0:	002d883a 	mov	r22,zero
  8034b4:	1dc00017 	ldw	r23,0(r3)
  8034b8:	18c00104 	addi	r3,r3,4
  8034bc:	d8c12d15 	stw	r3,1204(sp)
  8034c0:	b805883a 	mov	r2,r23
  8034c4:	00c00044 	movi	r3,1
  8034c8:	d8012585 	stb	zero,1174(sp)
  8034cc:	003acf06 	br	80200c <___vfprintf_internal_r+0x35c>
  8034d0:	da012d17 	ldw	r8,1204(sp)
  8034d4:	002d883a 	mov	r22,zero
  8034d8:	45c00017 	ldw	r23,0(r8)
  8034dc:	42000104 	addi	r8,r8,4
  8034e0:	da012d15 	stw	r8,1204(sp)
  8034e4:	003be506 	br	80247c <___vfprintf_internal_r+0x7cc>
  8034e8:	da012d17 	ldw	r8,1204(sp)
  8034ec:	002d883a 	mov	r22,zero
  8034f0:	0007883a 	mov	r3,zero
  8034f4:	45c00017 	ldw	r23,0(r8)
  8034f8:	42000104 	addi	r8,r8,4
  8034fc:	da012d15 	stw	r8,1204(sp)
  803500:	b805883a 	mov	r2,r23
  803504:	d8012585 	stb	zero,1174(sp)
  803508:	003ac006 	br	80200c <___vfprintf_internal_r+0x35c>
  80350c:	d8c12d17 	ldw	r3,1204(sp)
  803510:	d9012c17 	ldw	r4,1200(sp)
  803514:	18800017 	ldw	r2,0(r3)
  803518:	18c00104 	addi	r3,r3,4
  80351c:	d8c12d15 	stw	r3,1204(sp)
  803520:	11000015 	stw	r4,0(r2)
  803524:	003a1806 	br	801d88 <___vfprintf_internal_r+0xd8>
  803528:	073fffc4 	movi	fp,-1
  80352c:	202b883a 	mov	r21,r4
  803530:	003a3e06 	br	801e2c <___vfprintf_internal_r+0x17c>
  803534:	008011c4 	movi	r2,71
  803538:	14809016 	blt	r2,r18,80377c <___vfprintf_internal_r+0x1acc>
  80353c:	04c02074 	movhi	r19,129
  803540:	9cfcbc04 	addi	r19,r19,-3344
  803544:	00c000c4 	movi	r3,3
  803548:	00bfdfc4 	movi	r2,-129
  80354c:	80a0703a 	and	r16,r16,r2
  803550:	d8c12815 	stw	r3,1184(sp)
  803554:	d8812583 	ldbu	r2,1174(sp)
  803558:	d8c12b15 	stw	r3,1196(sp)
  80355c:	d8013115 	stw	zero,1220(sp)
  803560:	003abe06 	br	80205c <___vfprintf_internal_r+0x3ac>
  803564:	d9412917 	ldw	r5,1188(sp)
  803568:	8809883a 	mov	r4,r17
  80356c:	d9811b04 	addi	r6,sp,1132
  803570:	0801c7c0 	call	801c7c <__sprint_r>
  803574:	103b611e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803578:	dc812417 	ldw	r18,1168(sp)
  80357c:	da011d17 	ldw	r8,1140(sp)
  803580:	da400404 	addi	r9,sp,16
  803584:	003f3506 	br	80325c <___vfprintf_internal_r+0x15ac>
  803588:	ad400044 	addi	r21,r21,1
  80358c:	84000814 	ori	r16,r16,32
  803590:	14800047 	ldb	r18,1(r2)
  803594:	003a2406 	br	801e28 <___vfprintf_internal_r+0x178>
  803598:	d9412917 	ldw	r5,1188(sp)
  80359c:	8809883a 	mov	r4,r17
  8035a0:	d9811b04 	addi	r6,sp,1132
  8035a4:	0801c7c0 	call	801c7c <__sprint_r>
  8035a8:	103b541e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8035ac:	da011d17 	ldw	r8,1140(sp)
  8035b0:	da400404 	addi	r9,sp,16
  8035b4:	003d4a06 	br	802ae0 <___vfprintf_internal_r+0xe30>
  8035b8:	4d000015 	stw	r20,0(r9)
  8035bc:	4c800115 	stw	r18,4(r9)
  8035c0:	4491883a 	add	r8,r8,r18
  8035c4:	18c00044 	addi	r3,r3,1
  8035c8:	da011d15 	stw	r8,1140(sp)
  8035cc:	d8c11c15 	stw	r3,1136(sp)
  8035d0:	008001c4 	movi	r2,7
  8035d4:	10fcdc16 	blt	r2,r3,802948 <___vfprintf_internal_r+0xc98>
  8035d8:	4a400204 	addi	r9,r9,8
  8035dc:	003ce106 	br	802964 <___vfprintf_internal_r+0xcb4>
  8035e0:	da413c15 	stw	r9,1264(sp)
  8035e4:	08089f00 	call	8089f0 <strlen>
  8035e8:	d8812b15 	stw	r2,1196(sp)
  8035ec:	d8812815 	stw	r2,1184(sp)
  8035f0:	da413c17 	ldw	r9,1264(sp)
  8035f4:	103fa20e 	bge	r2,zero,803480 <___vfprintf_internal_r+0x17d0>
  8035f8:	d8012815 	stw	zero,1184(sp)
  8035fc:	003fa006 	br	803480 <___vfprintf_internal_r+0x17d0>
  803600:	d9412917 	ldw	r5,1188(sp)
  803604:	8809883a 	mov	r4,r17
  803608:	d9811b04 	addi	r6,sp,1132
  80360c:	0801c7c0 	call	801c7c <__sprint_r>
  803610:	103b3a1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803614:	da011d17 	ldw	r8,1140(sp)
  803618:	d8c11c17 	ldw	r3,1136(sp)
  80361c:	da400404 	addi	r9,sp,16
  803620:	d8813217 	ldw	r2,1224(sp)
  803624:	4cc00015 	stw	r19,0(r9)
  803628:	48800115 	stw	r2,4(r9)
  80362c:	4091883a 	add	r8,r8,r2
  803630:	003c8106 	br	802838 <___vfprintf_internal_r+0xb88>
  803634:	00800b44 	movi	r2,45
  803638:	d8812585 	stb	r2,1174(sp)
  80363c:	003be306 	br	8025cc <___vfprintf_internal_r+0x91c>
  803640:	4d000015 	stw	r20,0(r9)
  803644:	4c800115 	stw	r18,4(r9)
  803648:	4491883a 	add	r8,r8,r18
  80364c:	18c00044 	addi	r3,r3,1
  803650:	da011d15 	stw	r8,1140(sp)
  803654:	d8c11c15 	stw	r3,1136(sp)
  803658:	008001c4 	movi	r2,7
  80365c:	10ffe816 	blt	r2,r3,803600 <___vfprintf_internal_r+0x1950>
  803660:	4a400204 	addi	r9,r9,8
  803664:	003fee06 	br	803620 <___vfprintf_internal_r+0x1970>
  803668:	df012b15 	stw	fp,1196(sp)
  80366c:	00800184 	movi	r2,6
  803670:	1700072e 	bgeu	r2,fp,803690 <___vfprintf_internal_r+0x19e0>
  803674:	d8812b15 	stw	r2,1196(sp)
  803678:	d8812815 	stw	r2,1184(sp)
  80367c:	ddc12d15 	stw	r23,1204(sp)
  803680:	04c02074 	movhi	r19,129
  803684:	9cfcc804 	addi	r19,r19,-3296
  803688:	d8013115 	stw	zero,1220(sp)
  80368c:	003a7a06 	br	802078 <___vfprintf_internal_r+0x3c8>
  803690:	d8812b17 	ldw	r2,1196(sp)
  803694:	d8812815 	stw	r2,1184(sp)
  803698:	103ff80e 	bge	r2,zero,80367c <___vfprintf_internal_r+0x19cc>
  80369c:	d8012815 	stw	zero,1184(sp)
  8036a0:	003ff606 	br	80367c <___vfprintf_internal_r+0x19cc>
  8036a4:	d9012d17 	ldw	r4,1204(sp)
  8036a8:	da012c17 	ldw	r8,1200(sp)
  8036ac:	20800017 	ldw	r2,0(r4)
  8036b0:	21000104 	addi	r4,r4,4
  8036b4:	d9012d15 	stw	r4,1204(sp)
  8036b8:	12000015 	stw	r8,0(r2)
  8036bc:	0039b206 	br	801d88 <___vfprintf_internal_r+0xd8>
  8036c0:	d9412917 	ldw	r5,1188(sp)
  8036c4:	8809883a 	mov	r4,r17
  8036c8:	d9811b04 	addi	r6,sp,1132
  8036cc:	0801c7c0 	call	801c7c <__sprint_r>
  8036d0:	103b0a1e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8036d4:	dc812417 	ldw	r18,1168(sp)
  8036d8:	da011d17 	ldw	r8,1140(sp)
  8036dc:	da400404 	addi	r9,sp,16
  8036e0:	003def06 	br	802ea0 <___vfprintf_internal_r+0x11f0>
  8036e4:	d9412917 	ldw	r5,1188(sp)
  8036e8:	8809883a 	mov	r4,r17
  8036ec:	d9811b04 	addi	r6,sp,1132
  8036f0:	0801c7c0 	call	801c7c <__sprint_r>
  8036f4:	103b011e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  8036f8:	dc812417 	ldw	r18,1168(sp)
  8036fc:	da400404 	addi	r9,sp,16
  803700:	003eb906 	br	8031e8 <___vfprintf_internal_r+0x1538>
  803704:	d9412917 	ldw	r5,1188(sp)
  803708:	8809883a 	mov	r4,r17
  80370c:	d9811b04 	addi	r6,sp,1132
  803710:	0801c7c0 	call	801c7c <__sprint_r>
  803714:	103af91e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803718:	dc812417 	ldw	r18,1168(sp)
  80371c:	da011d17 	ldw	r8,1140(sp)
  803720:	d8c11c17 	ldw	r3,1136(sp)
  803724:	da400404 	addi	r9,sp,16
  803728:	003ea306 	br	8031b8 <___vfprintf_internal_r+0x1508>
  80372c:	00800244 	movi	r2,9
  803730:	15fda636 	bltu	r2,r23,802dcc <___vfprintf_internal_r+0x111c>
  803734:	dd010e04 	addi	r20,sp,1080
  803738:	003dc206 	br	802e44 <___vfprintf_internal_r+0x1194>
  80373c:	df012815 	stw	fp,1184(sp)
  803740:	d8812583 	ldbu	r2,1174(sp)
  803744:	df012b15 	stw	fp,1196(sp)
  803748:	ddc12d15 	stw	r23,1204(sp)
  80374c:	d8013115 	stw	zero,1220(sp)
  803750:	003a4206 	br	80205c <___vfprintf_internal_r+0x3ac>
  803754:	d9412917 	ldw	r5,1188(sp)
  803758:	8809883a 	mov	r4,r17
  80375c:	d9811b04 	addi	r6,sp,1132
  803760:	0801c7c0 	call	801c7c <__sprint_r>
  803764:	103ae51e 	bne	r2,zero,8022fc <___vfprintf_internal_r+0x64c>
  803768:	dc812417 	ldw	r18,1168(sp)
  80376c:	da011d17 	ldw	r8,1140(sp)
  803770:	d8c11c17 	ldw	r3,1136(sp)
  803774:	da400404 	addi	r9,sp,16
  803778:	003ec906 	br	8032a0 <___vfprintf_internal_r+0x15f0>
  80377c:	04c02074 	movhi	r19,129
  803780:	9cfcbd04 	addi	r19,r19,-3340
  803784:	003f6f06 	br	803544 <___vfprintf_internal_r+0x1894>
  803788:	d8812583 	ldbu	r2,1174(sp)
  80378c:	dc012a17 	ldw	r16,1192(sp)
  803790:	d8013115 	stw	zero,1220(sp)
  803794:	003a3106 	br	80205c <___vfprintf_internal_r+0x3ac>
  803798:	d8812404 	addi	r2,sp,1168
  80379c:	d8800115 	stw	r2,4(sp)
  8037a0:	d8812304 	addi	r2,sp,1164
  8037a4:	d8800215 	stw	r2,8(sp)
  8037a8:	d8812204 	addi	r2,sp,1160
  8037ac:	df000015 	stw	fp,0(sp)
  8037b0:	d8800315 	stw	r2,12(sp)
  8037b4:	8809883a 	mov	r4,r17
  8037b8:	b00b883a 	mov	r5,r22
  8037bc:	a00d883a 	mov	r6,r20
  8037c0:	01c000c4 	movi	r7,3
  8037c4:	da413c15 	stw	r9,1264(sp)
  8037c8:	0803e480 	call	803e48 <_dtoa_r>
  8037cc:	da413c17 	ldw	r9,1264(sp)
  8037d0:	1027883a 	mov	r19,r2
  8037d4:	1707883a 	add	r3,r2,fp
  8037d8:	e02f883a 	mov	r23,fp
  8037dc:	99000007 	ldb	r4,0(r19)
  8037e0:	00800c04 	movi	r2,48
  8037e4:	20800326 	beq	r4,r2,8037f4 <___vfprintf_internal_r+0x1b44>
  8037e8:	da812417 	ldw	r10,1168(sp)
  8037ec:	1a87883a 	add	r3,r3,r10
  8037f0:	003ef406 	br	8033c4 <___vfprintf_internal_r+0x1714>
  8037f4:	b009883a 	mov	r4,r22
  8037f8:	a00b883a 	mov	r5,r20
  8037fc:	000d883a 	mov	r6,zero
  803800:	000f883a 	mov	r7,zero
  803804:	d8c13b15 	stw	r3,1260(sp)
  803808:	da413c15 	stw	r9,1264(sp)
  80380c:	0809eb40 	call	809eb4 <__nedf2>
  803810:	d8c13b17 	ldw	r3,1260(sp)
  803814:	da413c17 	ldw	r9,1264(sp)
  803818:	103ff326 	beq	r2,zero,8037e8 <___vfprintf_internal_r+0x1b38>
  80381c:	00800044 	movi	r2,1
  803820:	15d5c83a 	sub	r10,r2,r23
  803824:	da812415 	stw	r10,1168(sp)
  803828:	1a87883a 	add	r3,r3,r10
  80382c:	003ee506 	br	8033c4 <___vfprintf_internal_r+0x1714>
  803830:	d8812417 	ldw	r2,1168(sp)
  803834:	d8812b15 	stw	r2,1196(sp)
  803838:	1029883a 	mov	r20,r2
  80383c:	00bfff44 	movi	r2,-3
  803840:	a0800116 	blt	r20,r2,803848 <___vfprintf_internal_r+0x1b98>
  803844:	e5001d0e 	bge	fp,r20,8038bc <___vfprintf_internal_r+0x1c0c>
  803848:	94bfff84 	addi	r18,r18,-2
  80384c:	a53fffc4 	addi	r20,r20,-1
  803850:	dd012415 	stw	r20,1168(sp)
  803854:	dc811fc5 	stb	r18,1151(sp)
  803858:	a0007816 	blt	r20,zero,803a3c <___vfprintf_internal_r+0x1d8c>
  80385c:	00800ac4 	movi	r2,43
  803860:	d8812005 	stb	r2,1152(sp)
  803864:	00800244 	movi	r2,9
  803868:	15002b16 	blt	r2,r20,803918 <___vfprintf_internal_r+0x1c68>
  80386c:	00800c04 	movi	r2,48
  803870:	a5000c04 	addi	r20,r20,48
  803874:	d8812045 	stb	r2,1153(sp)
  803878:	dd012085 	stb	r20,1154(sp)
  80387c:	d8c120c4 	addi	r3,sp,1155
  803880:	d8811fc4 	addi	r2,sp,1151
  803884:	da013217 	ldw	r8,1224(sp)
  803888:	1885c83a 	sub	r2,r3,r2
  80388c:	d8813515 	stw	r2,1236(sp)
  803890:	4085883a 	add	r2,r8,r2
  803894:	d8812b15 	stw	r2,1196(sp)
  803898:	00800044 	movi	r2,1
  80389c:	1200610e 	bge	r2,r8,803a24 <___vfprintf_internal_r+0x1d74>
  8038a0:	d8812b17 	ldw	r2,1196(sp)
  8038a4:	10800044 	addi	r2,r2,1
  8038a8:	d8812b15 	stw	r2,1196(sp)
  8038ac:	d8812815 	stw	r2,1184(sp)
  8038b0:	103ee90e 	bge	r2,zero,803458 <___vfprintf_internal_r+0x17a8>
  8038b4:	d8012815 	stw	zero,1184(sp)
  8038b8:	003ee706 	br	803458 <___vfprintf_internal_r+0x17a8>
  8038bc:	d8812b17 	ldw	r2,1196(sp)
  8038c0:	da013217 	ldw	r8,1224(sp)
  8038c4:	12003716 	blt	r2,r8,8039a4 <___vfprintf_internal_r+0x1cf4>
  8038c8:	8400004c 	andi	r16,r16,1
  8038cc:	80000326 	beq	r16,zero,8038dc <___vfprintf_internal_r+0x1c2c>
  8038d0:	d8812b17 	ldw	r2,1196(sp)
  8038d4:	10800044 	addi	r2,r2,1
  8038d8:	d8812b15 	stw	r2,1196(sp)
  8038dc:	d8812815 	stw	r2,1184(sp)
  8038e0:	10003716 	blt	r2,zero,8039c0 <___vfprintf_internal_r+0x1d10>
  8038e4:	048019c4 	movi	r18,103
  8038e8:	003edb06 	br	803458 <___vfprintf_internal_r+0x17a8>
  8038ec:	d8012815 	stw	zero,1184(sp)
  8038f0:	003b6906 	br	802698 <___vfprintf_internal_r+0x9e8>
  8038f4:	e03e901e 	bne	fp,zero,803338 <___vfprintf_internal_r+0x1688>
  8038f8:	07000044 	movi	fp,1
  8038fc:	003e8e06 	br	803338 <___vfprintf_internal_r+0x1688>
  803900:	07000184 	movi	fp,6
  803904:	003e8c06 	br	803338 <___vfprintf_internal_r+0x1688>
  803908:	00c00b44 	movi	r3,45
  80390c:	a520003c 	xorhi	r20,r20,32768
  803910:	d8c12f05 	stb	r3,1212(sp)
  803914:	003e8c06 	br	803348 <___vfprintf_internal_r+0x1698>
  803918:	d8c11f84 	addi	r3,sp,1150
  80391c:	102f883a 	mov	r23,r2
  803920:	4839883a 	mov	fp,r9
  803924:	a009883a 	mov	r4,r20
  803928:	01400284 	movi	r5,10
  80392c:	182d883a 	mov	r22,r3
  803930:	080a3bc0 	call	80a3bc <__modsi3>
  803934:	10800c04 	addi	r2,r2,48
  803938:	a009883a 	mov	r4,r20
  80393c:	b0800005 	stb	r2,0(r22)
  803940:	01400284 	movi	r5,10
  803944:	080a36c0 	call	80a36c <__divsi3>
  803948:	1029883a 	mov	r20,r2
  80394c:	b0ffffc4 	addi	r3,r22,-1
  803950:	b8bff416 	blt	r23,r2,803924 <___vfprintf_internal_r+0x1c74>
  803954:	11400c04 	addi	r5,r2,48
  803958:	b17fffc5 	stb	r5,-1(r22)
  80395c:	d8811fc4 	addi	r2,sp,1151
  803960:	e013883a 	mov	r9,fp
  803964:	1880482e 	bgeu	r3,r2,803a88 <___vfprintf_internal_r+0x1dd8>
  803968:	b007883a 	mov	r3,r22
  80396c:	d9012044 	addi	r4,sp,1153
  803970:	00000206 	br	80397c <___vfprintf_internal_r+0x1ccc>
  803974:	19400003 	ldbu	r5,0(r3)
  803978:	18c00044 	addi	r3,r3,1
  80397c:	21400005 	stb	r5,0(r4)
  803980:	21000044 	addi	r4,r4,1
  803984:	10fffb1e 	bne	r2,r3,803974 <___vfprintf_internal_r+0x1cc4>
  803988:	d8c12004 	addi	r3,sp,1152
  80398c:	1d87c83a 	sub	r3,r3,r22
  803990:	d9012044 	addi	r4,sp,1153
  803994:	20c7883a 	add	r3,r4,r3
  803998:	003fba06 	br	803884 <___vfprintf_internal_r+0x1bd4>
  80399c:	d8c12217 	ldw	r3,1160(sp)
  8039a0:	003e9906 	br	803408 <___vfprintf_internal_r+0x1758>
  8039a4:	05000b0e 	bge	zero,r20,8039d4 <___vfprintf_internal_r+0x1d24>
  8039a8:	05000044 	movi	r20,1
  8039ac:	da013217 	ldw	r8,1224(sp)
  8039b0:	a229883a 	add	r20,r20,r8
  8039b4:	dd012b15 	stw	r20,1196(sp)
  8039b8:	dd012815 	stw	r20,1184(sp)
  8039bc:	a03fc90e 	bge	r20,zero,8038e4 <___vfprintf_internal_r+0x1c34>
  8039c0:	d8012815 	stw	zero,1184(sp)
  8039c4:	048019c4 	movi	r18,103
  8039c8:	003ea306 	br	803458 <___vfprintf_internal_r+0x17a8>
  8039cc:	e5c00044 	addi	r23,fp,1
  8039d0:	003e6606 	br	80336c <___vfprintf_internal_r+0x16bc>
  8039d4:	00800084 	movi	r2,2
  8039d8:	1529c83a 	sub	r20,r2,r20
  8039dc:	003ff306 	br	8039ac <___vfprintf_internal_r+0x1cfc>
  8039e0:	008011c4 	movi	r2,71
  8039e4:	90be7226 	beq	r18,r2,8033b0 <___vfprintf_internal_r+0x1700>
  8039e8:	003e7306 	br	8033b8 <___vfprintf_internal_r+0x1708>
  8039ec:	d8812d17 	ldw	r2,1204(sp)
  8039f0:	ac800043 	ldbu	r18,1(r21)
  8039f4:	202b883a 	mov	r21,r4
  8039f8:	17000017 	ldw	fp,0(r2)
  8039fc:	10800104 	addi	r2,r2,4
  803a00:	d8812d15 	stw	r2,1204(sp)
  803a04:	e0001b16 	blt	fp,zero,803a74 <___vfprintf_internal_r+0x1dc4>
  803a08:	94803fcc 	andi	r18,r18,255
  803a0c:	9480201c 	xori	r18,r18,128
  803a10:	94bfe004 	addi	r18,r18,-128
  803a14:	00390406 	br	801e28 <___vfprintf_internal_r+0x178>
  803a18:	00bfffc4 	movi	r2,-1
  803a1c:	d8812c15 	stw	r2,1200(sp)
  803a20:	003a2506 	br	8022b8 <___vfprintf_internal_r+0x608>
  803a24:	80a0703a 	and	r16,r16,r2
  803a28:	803f9d1e 	bne	r16,zero,8038a0 <___vfprintf_internal_r+0x1bf0>
  803a2c:	d8812b17 	ldw	r2,1196(sp)
  803a30:	d8812815 	stw	r2,1184(sp)
  803a34:	103e880e 	bge	r2,zero,803458 <___vfprintf_internal_r+0x17a8>
  803a38:	003f9e06 	br	8038b4 <___vfprintf_internal_r+0x1c04>
  803a3c:	00800b44 	movi	r2,45
  803a40:	0529c83a 	sub	r20,zero,r20
  803a44:	d8812005 	stb	r2,1152(sp)
  803a48:	003f8606 	br	803864 <___vfprintf_internal_r+0x1bb4>
  803a4c:	1007883a 	mov	r3,r2
  803a50:	003e6d06 	br	803408 <___vfprintf_internal_r+0x1758>
  803a54:	e000021e 	bne	fp,zero,803a60 <___vfprintf_internal_r+0x1db0>
  803a58:	8400004c 	andi	r16,r16,1
  803a5c:	80000e26 	beq	r16,zero,803a98 <___vfprintf_internal_r+0x1de8>
  803a60:	e7000084 	addi	fp,fp,2
  803a64:	df012b15 	stw	fp,1196(sp)
  803a68:	df012815 	stw	fp,1184(sp)
  803a6c:	e03e7a0e 	bge	fp,zero,803458 <___vfprintf_internal_r+0x17a8>
  803a70:	003f9006 	br	8038b4 <___vfprintf_internal_r+0x1c04>
  803a74:	94803fcc 	andi	r18,r18,255
  803a78:	9480201c 	xori	r18,r18,128
  803a7c:	073fffc4 	movi	fp,-1
  803a80:	94bfe004 	addi	r18,r18,-128
  803a84:	0038e806 	br	801e28 <___vfprintf_internal_r+0x178>
  803a88:	d8c12044 	addi	r3,sp,1153
  803a8c:	003f7d06 	br	803884 <___vfprintf_internal_r+0x1bd4>
  803a90:	dd012417 	ldw	r20,1168(sp)
  803a94:	003f6d06 	br	80384c <___vfprintf_internal_r+0x1b9c>
  803a98:	00c00044 	movi	r3,1
  803a9c:	d8c12815 	stw	r3,1184(sp)
  803aa0:	d8c12b15 	stw	r3,1196(sp)
  803aa4:	003e6c06 	br	803458 <___vfprintf_internal_r+0x17a8>

00803aa8 <__vfprintf_internal>:
  803aa8:	00802074 	movhi	r2,129
  803aac:	108dd804 	addi	r2,r2,14176
  803ab0:	2007883a 	mov	r3,r4
  803ab4:	11000017 	ldw	r4,0(r2)
  803ab8:	2805883a 	mov	r2,r5
  803abc:	300f883a 	mov	r7,r6
  803ac0:	180b883a 	mov	r5,r3
  803ac4:	100d883a 	mov	r6,r2
  803ac8:	0801cb01 	jmpi	801cb0 <___vfprintf_internal_r>

00803acc <__swsetup_r>:
  803acc:	00802074 	movhi	r2,129
  803ad0:	108dd804 	addi	r2,r2,14176
  803ad4:	10800017 	ldw	r2,0(r2)
  803ad8:	defffd04 	addi	sp,sp,-12
  803adc:	dc400115 	stw	r17,4(sp)
  803ae0:	dc000015 	stw	r16,0(sp)
  803ae4:	dfc00215 	stw	ra,8(sp)
  803ae8:	2023883a 	mov	r17,r4
  803aec:	2821883a 	mov	r16,r5
  803af0:	10000226 	beq	r2,zero,803afc <__swsetup_r+0x30>
  803af4:	10c00e17 	ldw	r3,56(r2)
  803af8:	18003d26 	beq	r3,zero,803bf0 <__swsetup_r+0x124>
  803afc:	8080030b 	ldhu	r2,12(r16)
  803b00:	10c0020c 	andi	r3,r2,8
  803b04:	18ffffcc 	andi	r3,r3,65535
  803b08:	18e0001c 	xori	r3,r3,32768
  803b0c:	18e00004 	addi	r3,r3,-32768
  803b10:	18001226 	beq	r3,zero,803b5c <__swsetup_r+0x90>
  803b14:	80c00417 	ldw	r3,16(r16)
  803b18:	18001f26 	beq	r3,zero,803b98 <__swsetup_r+0xcc>
  803b1c:	1100004c 	andi	r4,r2,1
  803b20:	2000261e 	bne	r4,zero,803bbc <__swsetup_r+0xf0>
  803b24:	1080008c 	andi	r2,r2,2
  803b28:	10bfffcc 	andi	r2,r2,65535
  803b2c:	10a0001c 	xori	r2,r2,32768
  803b30:	10a00004 	addi	r2,r2,-32768
  803b34:	1000311e 	bne	r2,zero,803bfc <__swsetup_r+0x130>
  803b38:	80800517 	ldw	r2,20(r16)
  803b3c:	80800215 	stw	r2,8(r16)
  803b40:	18002326 	beq	r3,zero,803bd0 <__swsetup_r+0x104>
  803b44:	0005883a 	mov	r2,zero
  803b48:	dfc00217 	ldw	ra,8(sp)
  803b4c:	dc400117 	ldw	r17,4(sp)
  803b50:	dc000017 	ldw	r16,0(sp)
  803b54:	dec00304 	addi	sp,sp,12
  803b58:	f800283a 	ret
  803b5c:	10c0040c 	andi	r3,r2,16
  803b60:	18ffffcc 	andi	r3,r3,65535
  803b64:	18e0001c 	xori	r3,r3,32768
  803b68:	18e00004 	addi	r3,r3,-32768
  803b6c:	18001e26 	beq	r3,zero,803be8 <__swsetup_r+0x11c>
  803b70:	10c0010c 	andi	r3,r2,4
  803b74:	18ffffcc 	andi	r3,r3,65535
  803b78:	18e0001c 	xori	r3,r3,32768
  803b7c:	18e00004 	addi	r3,r3,-32768
  803b80:	1800211e 	bne	r3,zero,803c08 <__swsetup_r+0x13c>
  803b84:	80c00417 	ldw	r3,16(r16)
  803b88:	11400214 	ori	r5,r2,8
  803b8c:	8140030d 	sth	r5,12(r16)
  803b90:	2805883a 	mov	r2,r5
  803b94:	183fe11e 	bne	r3,zero,803b1c <__swsetup_r+0x50>
  803b98:	1140a00c 	andi	r5,r2,640
  803b9c:	01008004 	movi	r4,512
  803ba0:	293fde26 	beq	r5,r4,803b1c <__swsetup_r+0x50>
  803ba4:	8809883a 	mov	r4,r17
  803ba8:	800b883a 	mov	r5,r16
  803bac:	08064800 	call	806480 <__smakebuf_r>
  803bb0:	8080030b 	ldhu	r2,12(r16)
  803bb4:	80c00417 	ldw	r3,16(r16)
  803bb8:	003fd806 	br	803b1c <__swsetup_r+0x50>
  803bbc:	80800517 	ldw	r2,20(r16)
  803bc0:	80000215 	stw	zero,8(r16)
  803bc4:	0085c83a 	sub	r2,zero,r2
  803bc8:	80800615 	stw	r2,24(r16)
  803bcc:	183fdd1e 	bne	r3,zero,803b44 <__swsetup_r+0x78>
  803bd0:	8080030b 	ldhu	r2,12(r16)
  803bd4:	1080200c 	andi	r2,r2,128
  803bd8:	10bfffcc 	andi	r2,r2,65535
  803bdc:	10a0001c 	xori	r2,r2,32768
  803be0:	10a00004 	addi	r2,r2,-32768
  803be4:	103fd826 	beq	r2,zero,803b48 <__swsetup_r+0x7c>
  803be8:	00bfffc4 	movi	r2,-1
  803bec:	003fd606 	br	803b48 <__swsetup_r+0x7c>
  803bf0:	1009883a 	mov	r4,r2
  803bf4:	080570c0 	call	80570c <__sinit>
  803bf8:	003fc006 	br	803afc <__swsetup_r+0x30>
  803bfc:	0005883a 	mov	r2,zero
  803c00:	80800215 	stw	r2,8(r16)
  803c04:	003fce06 	br	803b40 <__swsetup_r+0x74>
  803c08:	81400c17 	ldw	r5,48(r16)
  803c0c:	28000626 	beq	r5,zero,803c28 <__swsetup_r+0x15c>
  803c10:	80c01004 	addi	r3,r16,64
  803c14:	28c00326 	beq	r5,r3,803c24 <__swsetup_r+0x158>
  803c18:	8809883a 	mov	r4,r17
  803c1c:	0805a900 	call	805a90 <_free_r>
  803c20:	8080030b 	ldhu	r2,12(r16)
  803c24:	80000c15 	stw	zero,48(r16)
  803c28:	80c00417 	ldw	r3,16(r16)
  803c2c:	013ff6c4 	movi	r4,-37
  803c30:	2084703a 	and	r2,r4,r2
  803c34:	80000115 	stw	zero,4(r16)
  803c38:	80c00015 	stw	r3,0(r16)
  803c3c:	003fd206 	br	803b88 <__swsetup_r+0xbc>

00803c40 <quorem>:
  803c40:	defff704 	addi	sp,sp,-36
  803c44:	dc400115 	stw	r17,4(sp)
  803c48:	20800417 	ldw	r2,16(r4)
  803c4c:	2c400417 	ldw	r17,16(r5)
  803c50:	dd800615 	stw	r22,24(sp)
  803c54:	dd400515 	stw	r21,20(sp)
  803c58:	dfc00815 	stw	ra,32(sp)
  803c5c:	ddc00715 	stw	r23,28(sp)
  803c60:	dd000415 	stw	r20,16(sp)
  803c64:	dcc00315 	stw	r19,12(sp)
  803c68:	dc800215 	stw	r18,8(sp)
  803c6c:	dc000015 	stw	r16,0(sp)
  803c70:	202b883a 	mov	r21,r4
  803c74:	282d883a 	mov	r22,r5
  803c78:	14407116 	blt	r2,r17,803e40 <quorem+0x200>
  803c7c:	88800104 	addi	r2,r17,4
  803c80:	1085883a 	add	r2,r2,r2
  803c84:	1085883a 	add	r2,r2,r2
  803c88:	28a7883a 	add	r19,r5,r2
  803c8c:	2085883a 	add	r2,r4,r2
  803c90:	15c00017 	ldw	r23,0(r2)
  803c94:	99400017 	ldw	r5,0(r19)
  803c98:	8c7fffc4 	addi	r17,r17,-1
  803c9c:	b809883a 	mov	r4,r23
  803ca0:	29400044 	addi	r5,r5,1
  803ca4:	080a4180 	call	80a418 <__udivsi3>
  803ca8:	1025883a 	mov	r18,r2
  803cac:	b4000504 	addi	r16,r22,20
  803cb0:	ad000504 	addi	r20,r21,20
  803cb4:	10002d26 	beq	r2,zero,803d6c <quorem+0x12c>
  803cb8:	800d883a 	mov	r6,r16
  803cbc:	a007883a 	mov	r3,r20
  803cc0:	000f883a 	mov	r7,zero
  803cc4:	0005883a 	mov	r2,zero
  803cc8:	32c00017 	ldw	r11,0(r6)
  803ccc:	1a400017 	ldw	r9,0(r3)
  803cd0:	31800104 	addi	r6,r6,4
  803cd4:	5abfffcc 	andi	r10,r11,65535
  803cd8:	5495383a 	mul	r10,r10,r18
  803cdc:	5816d43a 	srli	r11,r11,16
  803ce0:	4a3fffcc 	andi	r8,r9,65535
  803ce4:	3a95883a 	add	r10,r7,r10
  803ce8:	500ed43a 	srli	r7,r10,16
  803cec:	5c97383a 	mul	r11,r11,r18
  803cf0:	4085883a 	add	r2,r8,r2
  803cf4:	52bfffcc 	andi	r10,r10,65535
  803cf8:	1291c83a 	sub	r8,r2,r10
  803cfc:	4804d43a 	srli	r2,r9,16
  803d00:	3acf883a 	add	r7,r7,r11
  803d04:	4015d43a 	srai	r10,r8,16
  803d08:	393fffcc 	andi	r4,r7,65535
  803d0c:	1105c83a 	sub	r2,r2,r4
  803d10:	1285883a 	add	r2,r2,r10
  803d14:	1880008d 	sth	r2,2(r3)
  803d18:	1a00000d 	sth	r8,0(r3)
  803d1c:	380ed43a 	srli	r7,r7,16
  803d20:	1005d43a 	srai	r2,r2,16
  803d24:	18c00104 	addi	r3,r3,4
  803d28:	99bfe72e 	bgeu	r19,r6,803cc8 <quorem+0x88>
  803d2c:	b8000f1e 	bne	r23,zero,803d6c <quorem+0x12c>
  803d30:	88800144 	addi	r2,r17,5
  803d34:	1085883a 	add	r2,r2,r2
  803d38:	1085883a 	add	r2,r2,r2
  803d3c:	a887883a 	add	r3,r21,r2
  803d40:	18bfff04 	addi	r2,r3,-4
  803d44:	a080082e 	bgeu	r20,r2,803d68 <quorem+0x128>
  803d48:	18ffff17 	ldw	r3,-4(r3)
  803d4c:	18000326 	beq	r3,zero,803d5c <quorem+0x11c>
  803d50:	00000506 	br	803d68 <quorem+0x128>
  803d54:	10c00017 	ldw	r3,0(r2)
  803d58:	1800031e 	bne	r3,zero,803d68 <quorem+0x128>
  803d5c:	10bfff04 	addi	r2,r2,-4
  803d60:	8c7fffc4 	addi	r17,r17,-1
  803d64:	a0bffb36 	bltu	r20,r2,803d54 <quorem+0x114>
  803d68:	ac400415 	stw	r17,16(r21)
  803d6c:	a809883a 	mov	r4,r21
  803d70:	b00b883a 	mov	r5,r22
  803d74:	0807a440 	call	807a44 <__mcmp>
  803d78:	10002516 	blt	r2,zero,803e10 <quorem+0x1d0>
  803d7c:	94800044 	addi	r18,r18,1
  803d80:	a007883a 	mov	r3,r20
  803d84:	000b883a 	mov	r5,zero
  803d88:	1a000017 	ldw	r8,0(r3)
  803d8c:	81c00017 	ldw	r7,0(r16)
  803d90:	84000104 	addi	r16,r16,4
  803d94:	41bfffcc 	andi	r6,r8,65535
  803d98:	38bfffcc 	andi	r2,r7,65535
  803d9c:	314b883a 	add	r5,r6,r5
  803da0:	288dc83a 	sub	r6,r5,r2
  803da4:	380ed43a 	srli	r7,r7,16
  803da8:	400ad43a 	srli	r5,r8,16
  803dac:	3005d43a 	srai	r2,r6,16
  803db0:	1980000d 	sth	r6,0(r3)
  803db4:	29cbc83a 	sub	r5,r5,r7
  803db8:	288b883a 	add	r5,r5,r2
  803dbc:	1940008d 	sth	r5,2(r3)
  803dc0:	280bd43a 	srai	r5,r5,16
  803dc4:	18c00104 	addi	r3,r3,4
  803dc8:	9c3fef2e 	bgeu	r19,r16,803d88 <quorem+0x148>
  803dcc:	88800144 	addi	r2,r17,5
  803dd0:	1085883a 	add	r2,r2,r2
  803dd4:	1085883a 	add	r2,r2,r2
  803dd8:	a885883a 	add	r2,r21,r2
  803ddc:	10c00017 	ldw	r3,0(r2)
  803de0:	18000b1e 	bne	r3,zero,803e10 <quorem+0x1d0>
  803de4:	10ffff04 	addi	r3,r2,-4
  803de8:	a0c0082e 	bgeu	r20,r3,803e0c <quorem+0x1cc>
  803dec:	10bfff17 	ldw	r2,-4(r2)
  803df0:	10000326 	beq	r2,zero,803e00 <quorem+0x1c0>
  803df4:	00000506 	br	803e0c <quorem+0x1cc>
  803df8:	18800017 	ldw	r2,0(r3)
  803dfc:	1000031e 	bne	r2,zero,803e0c <quorem+0x1cc>
  803e00:	18ffff04 	addi	r3,r3,-4
  803e04:	8c7fffc4 	addi	r17,r17,-1
  803e08:	a0fffb36 	bltu	r20,r3,803df8 <quorem+0x1b8>
  803e0c:	ac400415 	stw	r17,16(r21)
  803e10:	9005883a 	mov	r2,r18
  803e14:	dfc00817 	ldw	ra,32(sp)
  803e18:	ddc00717 	ldw	r23,28(sp)
  803e1c:	dd800617 	ldw	r22,24(sp)
  803e20:	dd400517 	ldw	r21,20(sp)
  803e24:	dd000417 	ldw	r20,16(sp)
  803e28:	dcc00317 	ldw	r19,12(sp)
  803e2c:	dc800217 	ldw	r18,8(sp)
  803e30:	dc400117 	ldw	r17,4(sp)
  803e34:	dc000017 	ldw	r16,0(sp)
  803e38:	dec00904 	addi	sp,sp,36
  803e3c:	f800283a 	ret
  803e40:	0005883a 	mov	r2,zero
  803e44:	003ff306 	br	803e14 <quorem+0x1d4>

00803e48 <_dtoa_r>:
  803e48:	20801017 	ldw	r2,64(r4)
  803e4c:	deffdf04 	addi	sp,sp,-132
  803e50:	dcc01a15 	stw	r19,104(sp)
  803e54:	dc801915 	stw	r18,100(sp)
  803e58:	dc401815 	stw	r17,96(sp)
  803e5c:	dc001715 	stw	r16,92(sp)
  803e60:	dfc02015 	stw	ra,128(sp)
  803e64:	df001f15 	stw	fp,124(sp)
  803e68:	ddc01e15 	stw	r23,120(sp)
  803e6c:	dd801d15 	stw	r22,116(sp)
  803e70:	dd401c15 	stw	r21,112(sp)
  803e74:	dd001b15 	stw	r20,108(sp)
  803e78:	d9400315 	stw	r5,12(sp)
  803e7c:	d9c00415 	stw	r7,16(sp)
  803e80:	2021883a 	mov	r16,r4
  803e84:	3025883a 	mov	r18,r6
  803e88:	dcc02317 	ldw	r19,140(sp)
  803e8c:	3023883a 	mov	r17,r6
  803e90:	10000826 	beq	r2,zero,803eb4 <_dtoa_r+0x6c>
  803e94:	20c01117 	ldw	r3,68(r4)
  803e98:	01800044 	movi	r6,1
  803e9c:	100b883a 	mov	r5,r2
  803ea0:	30cc983a 	sll	r6,r6,r3
  803ea4:	10c00115 	stw	r3,4(r2)
  803ea8:	11800215 	stw	r6,8(r2)
  803eac:	08072480 	call	807248 <_Bfree>
  803eb0:	80001015 	stw	zero,64(r16)
  803eb4:	90002f16 	blt	r18,zero,803f74 <_dtoa_r+0x12c>
  803eb8:	98000015 	stw	zero,0(r19)
  803ebc:	90dffc2c 	andhi	r3,r18,32752
  803ec0:	009ffc34 	movhi	r2,32752
  803ec4:	18801c26 	beq	r3,r2,803f38 <_dtoa_r+0xf0>
  803ec8:	d9000317 	ldw	r4,12(sp)
  803ecc:	880b883a 	mov	r5,r17
  803ed0:	000d883a 	mov	r6,zero
  803ed4:	000f883a 	mov	r7,zero
  803ed8:	0809e580 	call	809e58 <__eqdf2>
  803edc:	10002c1e 	bne	r2,zero,803f90 <_dtoa_r+0x148>
  803ee0:	d9002217 	ldw	r4,136(sp)
  803ee4:	d9c02417 	ldw	r7,144(sp)
  803ee8:	00800044 	movi	r2,1
  803eec:	20800015 	stw	r2,0(r4)
  803ef0:	38019426 	beq	r7,zero,804544 <_dtoa_r+0x6fc>
  803ef4:	00802074 	movhi	r2,129
  803ef8:	10bcca44 	addi	r2,r2,-3287
  803efc:	38800015 	stw	r2,0(r7)
  803f00:	15ffffc4 	addi	r23,r2,-1
  803f04:	b805883a 	mov	r2,r23
  803f08:	dfc02017 	ldw	ra,128(sp)
  803f0c:	df001f17 	ldw	fp,124(sp)
  803f10:	ddc01e17 	ldw	r23,120(sp)
  803f14:	dd801d17 	ldw	r22,116(sp)
  803f18:	dd401c17 	ldw	r21,112(sp)
  803f1c:	dd001b17 	ldw	r20,108(sp)
  803f20:	dcc01a17 	ldw	r19,104(sp)
  803f24:	dc801917 	ldw	r18,100(sp)
  803f28:	dc401817 	ldw	r17,96(sp)
  803f2c:	dc001717 	ldw	r16,92(sp)
  803f30:	dec02104 	addi	sp,sp,132
  803f34:	f800283a 	ret
  803f38:	d8c02217 	ldw	r3,136(sp)
  803f3c:	d9000317 	ldw	r4,12(sp)
  803f40:	0089c3c4 	movi	r2,9999
  803f44:	18800015 	stw	r2,0(r3)
  803f48:	20016c26 	beq	r4,zero,8044fc <_dtoa_r+0x6b4>
  803f4c:	05c02074 	movhi	r23,129
  803f50:	bdfcd604 	addi	r23,r23,-3240
  803f54:	d9c02417 	ldw	r7,144(sp)
  803f58:	383fea26 	beq	r7,zero,803f04 <_dtoa_r+0xbc>
  803f5c:	b88000c7 	ldb	r2,3(r23)
  803f60:	10016d1e 	bne	r2,zero,804518 <_dtoa_r+0x6d0>
  803f64:	b88000c4 	addi	r2,r23,3
  803f68:	d8c02417 	ldw	r3,144(sp)
  803f6c:	18800015 	stw	r2,0(r3)
  803f70:	003fe406 	br	803f04 <_dtoa_r+0xbc>
  803f74:	04600034 	movhi	r17,32768
  803f78:	8c7fffc4 	addi	r17,r17,-1
  803f7c:	9462703a 	and	r17,r18,r17
  803f80:	00800044 	movi	r2,1
  803f84:	98800015 	stw	r2,0(r19)
  803f88:	8825883a 	mov	r18,r17
  803f8c:	003fcb06 	br	803ebc <_dtoa_r+0x74>
  803f90:	d9400317 	ldw	r5,12(sp)
  803f94:	9028d53a 	srli	r20,r18,20
  803f98:	d8800204 	addi	r2,sp,8
  803f9c:	d8800015 	stw	r2,0(sp)
  803fa0:	8009883a 	mov	r4,r16
  803fa4:	880d883a 	mov	r6,r17
  803fa8:	d9c00104 	addi	r7,sp,4
  803fac:	0807dec0 	call	807dec <__d2b>
  803fb0:	a501ffcc 	andi	r20,r20,2047
  803fb4:	1039883a 	mov	fp,r2
  803fb8:	a001591e 	bne	r20,zero,804520 <_dtoa_r+0x6d8>
  803fbc:	dd400217 	ldw	r21,8(sp)
  803fc0:	dd000117 	ldw	r20,4(sp)
  803fc4:	00befbc4 	movi	r2,-1041
  803fc8:	ad29883a 	add	r20,r21,r20
  803fcc:	a082d216 	blt	r20,r2,804b18 <_dtoa_r+0xcd0>
  803fd0:	d8c00317 	ldw	r3,12(sp)
  803fd4:	013f0384 	movi	r4,-1010
  803fd8:	2509c83a 	sub	r4,r4,r20
  803fdc:	a0810484 	addi	r2,r20,1042
  803fe0:	9124983a 	sll	r18,r18,r4
  803fe4:	1884d83a 	srl	r2,r3,r2
  803fe8:	9088b03a 	or	r4,r18,r2
  803fec:	080a1dc0 	call	80a1dc <__floatunsidf>
  803ff0:	1009883a 	mov	r4,r2
  803ff4:	017f8434 	movhi	r5,65040
  803ff8:	00800044 	movi	r2,1
  803ffc:	194b883a 	add	r5,r3,r5
  804000:	a53fffc4 	addi	r20,r20,-1
  804004:	d8800f15 	stw	r2,60(sp)
  804008:	000d883a 	mov	r6,zero
  80400c:	01cffe34 	movhi	r7,16376
  804010:	0809df80 	call	809df8 <__subdf3>
  804014:	1009883a 	mov	r4,r2
  804018:	180b883a 	mov	r5,r3
  80401c:	0198dbf4 	movhi	r6,25455
  804020:	3190d844 	addi	r6,r6,17249
  804024:	01cff4f4 	movhi	r7,16339
  804028:	39e1e9c4 	addi	r7,r7,-30809
  80402c:	0800ff80 	call	800ff8 <__muldf3>
  804030:	180b883a 	mov	r5,r3
  804034:	01a2d874 	movhi	r6,35681
  804038:	31b22cc4 	addi	r6,r6,-14157
  80403c:	01cff1f4 	movhi	r7,16327
  804040:	39e28a04 	addi	r7,r7,-30168
  804044:	1009883a 	mov	r4,r2
  804048:	0809da40 	call	809da4 <__adddf3>
  80404c:	a009883a 	mov	r4,r20
  804050:	1027883a 	mov	r19,r2
  804054:	1825883a 	mov	r18,r3
  804058:	080a0340 	call	80a034 <__floatsidf>
  80405c:	1009883a 	mov	r4,r2
  804060:	180b883a 	mov	r5,r3
  804064:	019427f4 	movhi	r6,20639
  804068:	319e7ec4 	addi	r6,r6,31227
  80406c:	01cff4f4 	movhi	r7,16339
  804070:	39d104c4 	addi	r7,r7,17427
  804074:	0800ff80 	call	800ff8 <__muldf3>
  804078:	9809883a 	mov	r4,r19
  80407c:	900b883a 	mov	r5,r18
  804080:	100d883a 	mov	r6,r2
  804084:	180f883a 	mov	r7,r3
  804088:	0809da40 	call	809da4 <__adddf3>
  80408c:	1009883a 	mov	r4,r2
  804090:	180b883a 	mov	r5,r3
  804094:	1027883a 	mov	r19,r2
  804098:	1825883a 	mov	r18,r3
  80409c:	080a1080 	call	80a108 <__fixdfsi>
  8040a0:	9809883a 	mov	r4,r19
  8040a4:	900b883a 	mov	r5,r18
  8040a8:	000d883a 	mov	r6,zero
  8040ac:	000f883a 	mov	r7,zero
  8040b0:	d8800615 	stw	r2,24(sp)
  8040b4:	0809fd80 	call	809fd8 <__ltdf2>
  8040b8:	10027e16 	blt	r2,zero,804ab4 <_dtoa_r+0xc6c>
  8040bc:	d8c00617 	ldw	r3,24(sp)
  8040c0:	00800584 	movi	r2,22
  8040c4:	10c26c36 	bltu	r2,r3,804a78 <_dtoa_r+0xc30>
  8040c8:	180490fa 	slli	r2,r3,3
  8040cc:	00c02074 	movhi	r3,129
  8040d0:	18fcfc04 	addi	r3,r3,-3088
  8040d4:	d9800317 	ldw	r6,12(sp)
  8040d8:	1885883a 	add	r2,r3,r2
  8040dc:	11000017 	ldw	r4,0(r2)
  8040e0:	11400117 	ldw	r5,4(r2)
  8040e4:	880f883a 	mov	r7,r17
  8040e8:	0809f100 	call	809f10 <__gtdf2>
  8040ec:	00828f0e 	bge	zero,r2,804b2c <_dtoa_r+0xce4>
  8040f0:	d8800617 	ldw	r2,24(sp)
  8040f4:	d8000d15 	stw	zero,52(sp)
  8040f8:	10bfffc4 	addi	r2,r2,-1
  8040fc:	d8800615 	stw	r2,24(sp)
  804100:	ad29c83a 	sub	r20,r21,r20
  804104:	a53fffc4 	addi	r20,r20,-1
  804108:	a0026616 	blt	r20,zero,804aa4 <_dtoa_r+0xc5c>
  80410c:	dd000715 	stw	r20,28(sp)
  804110:	d8000815 	stw	zero,32(sp)
  804114:	d8800617 	ldw	r2,24(sp)
  804118:	10025a16 	blt	r2,zero,804a84 <_dtoa_r+0xc3c>
  80411c:	d8c00717 	ldw	r3,28(sp)
  804120:	d8800b15 	stw	r2,44(sp)
  804124:	d8000a15 	stw	zero,40(sp)
  804128:	1887883a 	add	r3,r3,r2
  80412c:	d8c00715 	stw	r3,28(sp)
  804130:	d9c00417 	ldw	r7,16(sp)
  804134:	00800244 	movi	r2,9
  804138:	11c10536 	bltu	r2,r7,804550 <_dtoa_r+0x708>
  80413c:	00800144 	movi	r2,5
  804140:	11c4c60e 	bge	r2,r7,80545c <_dtoa_r+0x1614>
  804144:	39ffff04 	addi	r7,r7,-4
  804148:	d9c00415 	stw	r7,16(sp)
  80414c:	0027883a 	mov	r19,zero
  804150:	d9c00417 	ldw	r7,16(sp)
  804154:	008000c4 	movi	r2,3
  804158:	3883a226 	beq	r7,r2,804fe4 <_dtoa_r+0x119c>
  80415c:	11c2bc16 	blt	r2,r7,804c50 <_dtoa_r+0xe08>
  804160:	00800084 	movi	r2,2
  804164:	3880fb1e 	bne	r7,r2,804554 <_dtoa_r+0x70c>
  804168:	d8000c15 	stw	zero,48(sp)
  80416c:	d9002117 	ldw	r4,132(sp)
  804170:	0103ae0e 	bge	zero,r4,80502c <_dtoa_r+0x11e4>
  804174:	2025883a 	mov	r18,r4
  804178:	d9000e15 	stw	r4,56(sp)
  80417c:	d9000915 	stw	r4,36(sp)
  804180:	80001115 	stw	zero,68(r16)
  804184:	008005c4 	movi	r2,23
  804188:	1484b22e 	bgeu	r2,r18,805454 <_dtoa_r+0x160c>
  80418c:	00c00044 	movi	r3,1
  804190:	00800104 	movi	r2,4
  804194:	1085883a 	add	r2,r2,r2
  804198:	11000504 	addi	r4,r2,20
  80419c:	180b883a 	mov	r5,r3
  8041a0:	18c00044 	addi	r3,r3,1
  8041a4:	913ffb2e 	bgeu	r18,r4,804194 <_dtoa_r+0x34c>
  8041a8:	81401115 	stw	r5,68(r16)
  8041ac:	8009883a 	mov	r4,r16
  8041b0:	08071a00 	call	8071a0 <_Balloc>
  8041b4:	102f883a 	mov	r23,r2
  8041b8:	80801015 	stw	r2,64(r16)
  8041bc:	00800384 	movi	r2,14
  8041c0:	1480f036 	bltu	r2,r18,804584 <_dtoa_r+0x73c>
  8041c4:	9800ef26 	beq	r19,zero,804584 <_dtoa_r+0x73c>
  8041c8:	d8800617 	ldw	r2,24(sp)
  8041cc:	00839c0e 	bge	zero,r2,805040 <_dtoa_r+0x11f8>
  8041d0:	d8c00617 	ldw	r3,24(sp)
  8041d4:	108003cc 	andi	r2,r2,15
  8041d8:	100490fa 	slli	r2,r2,3
  8041dc:	182bd13a 	srai	r21,r3,4
  8041e0:	00c02074 	movhi	r3,129
  8041e4:	18fcfc04 	addi	r3,r3,-3088
  8041e8:	1885883a 	add	r2,r3,r2
  8041ec:	a8c0040c 	andi	r3,r21,16
  8041f0:	12800017 	ldw	r10,0(r2)
  8041f4:	15800117 	ldw	r22,4(r2)
  8041f8:	18038726 	beq	r3,zero,805018 <_dtoa_r+0x11d0>
  8041fc:	00802074 	movhi	r2,129
  804200:	10bcf204 	addi	r2,r2,-3128
  804204:	11800817 	ldw	r6,32(r2)
  804208:	11c00917 	ldw	r7,36(r2)
  80420c:	d9000317 	ldw	r4,12(sp)
  804210:	880b883a 	mov	r5,r17
  804214:	da801515 	stw	r10,84(sp)
  804218:	08012dc0 	call	8012dc <__divdf3>
  80421c:	da801517 	ldw	r10,84(sp)
  804220:	d8801015 	stw	r2,64(sp)
  804224:	1829883a 	mov	r20,r3
  804228:	ad4003cc 	andi	r21,r21,15
  80422c:	048000c4 	movi	r18,3
  804230:	a8001126 	beq	r21,zero,804278 <_dtoa_r+0x430>
  804234:	04c02074 	movhi	r19,129
  804238:	9cfcf204 	addi	r19,r19,-3128
  80423c:	5005883a 	mov	r2,r10
  804240:	b007883a 	mov	r3,r22
  804244:	a980004c 	andi	r6,r21,1
  804248:	1009883a 	mov	r4,r2
  80424c:	a82bd07a 	srai	r21,r21,1
  804250:	180b883a 	mov	r5,r3
  804254:	30000426 	beq	r6,zero,804268 <_dtoa_r+0x420>
  804258:	99800017 	ldw	r6,0(r19)
  80425c:	99c00117 	ldw	r7,4(r19)
  804260:	94800044 	addi	r18,r18,1
  804264:	0800ff80 	call	800ff8 <__muldf3>
  804268:	9cc00204 	addi	r19,r19,8
  80426c:	a83ff51e 	bne	r21,zero,804244 <_dtoa_r+0x3fc>
  804270:	1015883a 	mov	r10,r2
  804274:	182d883a 	mov	r22,r3
  804278:	d9001017 	ldw	r4,64(sp)
  80427c:	a00b883a 	mov	r5,r20
  804280:	500d883a 	mov	r6,r10
  804284:	b00f883a 	mov	r7,r22
  804288:	08012dc0 	call	8012dc <__divdf3>
  80428c:	1027883a 	mov	r19,r2
  804290:	1829883a 	mov	r20,r3
  804294:	d8c00d17 	ldw	r3,52(sp)
  804298:	18000626 	beq	r3,zero,8042b4 <_dtoa_r+0x46c>
  80429c:	9809883a 	mov	r4,r19
  8042a0:	a00b883a 	mov	r5,r20
  8042a4:	000d883a 	mov	r6,zero
  8042a8:	01cffc34 	movhi	r7,16368
  8042ac:	0809fd80 	call	809fd8 <__ltdf2>
  8042b0:	10040e16 	blt	r2,zero,8052ec <_dtoa_r+0x14a4>
  8042b4:	9009883a 	mov	r4,r18
  8042b8:	080a0340 	call	80a034 <__floatsidf>
  8042bc:	1009883a 	mov	r4,r2
  8042c0:	180b883a 	mov	r5,r3
  8042c4:	980d883a 	mov	r6,r19
  8042c8:	a00f883a 	mov	r7,r20
  8042cc:	0800ff80 	call	800ff8 <__muldf3>
  8042d0:	1009883a 	mov	r4,r2
  8042d4:	180b883a 	mov	r5,r3
  8042d8:	000d883a 	mov	r6,zero
  8042dc:	01d00734 	movhi	r7,16412
  8042e0:	0809da40 	call	809da4 <__adddf3>
  8042e4:	057f3034 	movhi	r21,64704
  8042e8:	1d6b883a 	add	r21,r3,r21
  8042ec:	d8c00917 	ldw	r3,36(sp)
  8042f0:	1025883a 	mov	r18,r2
  8042f4:	18031f26 	beq	r3,zero,804f74 <_dtoa_r+0x112c>
  8042f8:	d8800617 	ldw	r2,24(sp)
  8042fc:	dac00917 	ldw	r11,36(sp)
  804300:	d8801315 	stw	r2,76(sp)
  804304:	d8c00c17 	ldw	r3,48(sp)
  804308:	18039026 	beq	r3,zero,80514c <_dtoa_r+0x1304>
  80430c:	58bfffc4 	addi	r2,r11,-1
  804310:	100490fa 	slli	r2,r2,3
  804314:	00c02074 	movhi	r3,129
  804318:	18fcfc04 	addi	r3,r3,-3088
  80431c:	0009883a 	mov	r4,zero
  804320:	1885883a 	add	r2,r3,r2
  804324:	11800017 	ldw	r6,0(r2)
  804328:	11c00117 	ldw	r7,4(r2)
  80432c:	014ff834 	movhi	r5,16352
  804330:	dac01615 	stw	r11,88(sp)
  804334:	08012dc0 	call	8012dc <__divdf3>
  804338:	900d883a 	mov	r6,r18
  80433c:	a80f883a 	mov	r7,r21
  804340:	1009883a 	mov	r4,r2
  804344:	180b883a 	mov	r5,r3
  804348:	0809df80 	call	809df8 <__subdf3>
  80434c:	a00b883a 	mov	r5,r20
  804350:	9809883a 	mov	r4,r19
  804354:	182b883a 	mov	r21,r3
  804358:	d8801015 	stw	r2,64(sp)
  80435c:	080a1080 	call	80a108 <__fixdfsi>
  804360:	1009883a 	mov	r4,r2
  804364:	d8801515 	stw	r2,84(sp)
  804368:	080a0340 	call	80a034 <__floatsidf>
  80436c:	9809883a 	mov	r4,r19
  804370:	a00b883a 	mov	r5,r20
  804374:	100d883a 	mov	r6,r2
  804378:	180f883a 	mov	r7,r3
  80437c:	0809df80 	call	809df8 <__subdf3>
  804380:	da401517 	ldw	r9,84(sp)
  804384:	d9001017 	ldw	r4,64(sp)
  804388:	a80b883a 	mov	r5,r21
  80438c:	4d000c04 	addi	r20,r9,48
  804390:	bd000005 	stb	r20,0(r23)
  804394:	100d883a 	mov	r6,r2
  804398:	180f883a 	mov	r7,r3
  80439c:	bd800044 	addi	r22,r23,1
  8043a0:	1025883a 	mov	r18,r2
  8043a4:	1827883a 	mov	r19,r3
  8043a8:	0809f100 	call	809f10 <__gtdf2>
  8043ac:	00842216 	blt	zero,r2,805438 <_dtoa_r+0x15f0>
  8043b0:	0009883a 	mov	r4,zero
  8043b4:	014ffc34 	movhi	r5,16368
  8043b8:	900d883a 	mov	r6,r18
  8043bc:	980f883a 	mov	r7,r19
  8043c0:	0809df80 	call	809df8 <__subdf3>
  8043c4:	d9001017 	ldw	r4,64(sp)
  8043c8:	a80b883a 	mov	r5,r21
  8043cc:	100d883a 	mov	r6,r2
  8043d0:	180f883a 	mov	r7,r3
  8043d4:	0809f100 	call	809f10 <__gtdf2>
  8043d8:	dac01617 	ldw	r11,88(sp)
  8043dc:	00841316 	blt	zero,r2,80542c <_dtoa_r+0x15e4>
  8043e0:	00800044 	movi	r2,1
  8043e4:	12c0670e 	bge	r2,r11,804584 <_dtoa_r+0x73c>
  8043e8:	bad7883a 	add	r11,r23,r11
  8043ec:	df001115 	stw	fp,68(sp)
  8043f0:	dc401215 	stw	r17,72(sp)
  8043f4:	5839883a 	mov	fp,r11
  8043f8:	dc401017 	ldw	r17,64(sp)
  8043fc:	00000806 	br	804420 <_dtoa_r+0x5d8>
  804400:	0809df80 	call	809df8 <__subdf3>
  804404:	1009883a 	mov	r4,r2
  804408:	180b883a 	mov	r5,r3
  80440c:	880d883a 	mov	r6,r17
  804410:	a80f883a 	mov	r7,r21
  804414:	0809fd80 	call	809fd8 <__ltdf2>
  804418:	1003ee16 	blt	r2,zero,8053d4 <_dtoa_r+0x158c>
  80441c:	b703f126 	beq	r22,fp,8053e4 <_dtoa_r+0x159c>
  804420:	8809883a 	mov	r4,r17
  804424:	a80b883a 	mov	r5,r21
  804428:	000d883a 	mov	r6,zero
  80442c:	01d00934 	movhi	r7,16420
  804430:	0800ff80 	call	800ff8 <__muldf3>
  804434:	000d883a 	mov	r6,zero
  804438:	01d00934 	movhi	r7,16420
  80443c:	9009883a 	mov	r4,r18
  804440:	980b883a 	mov	r5,r19
  804444:	1023883a 	mov	r17,r2
  804448:	182b883a 	mov	r21,r3
  80444c:	0800ff80 	call	800ff8 <__muldf3>
  804450:	180b883a 	mov	r5,r3
  804454:	1009883a 	mov	r4,r2
  804458:	1825883a 	mov	r18,r3
  80445c:	1027883a 	mov	r19,r2
  804460:	080a1080 	call	80a108 <__fixdfsi>
  804464:	1009883a 	mov	r4,r2
  804468:	1029883a 	mov	r20,r2
  80446c:	080a0340 	call	80a034 <__floatsidf>
  804470:	9809883a 	mov	r4,r19
  804474:	900b883a 	mov	r5,r18
  804478:	100d883a 	mov	r6,r2
  80447c:	180f883a 	mov	r7,r3
  804480:	0809df80 	call	809df8 <__subdf3>
  804484:	a5000c04 	addi	r20,r20,48
  804488:	b5000005 	stb	r20,0(r22)
  80448c:	1009883a 	mov	r4,r2
  804490:	180b883a 	mov	r5,r3
  804494:	880d883a 	mov	r6,r17
  804498:	a80f883a 	mov	r7,r21
  80449c:	1025883a 	mov	r18,r2
  8044a0:	1827883a 	mov	r19,r3
  8044a4:	0809fd80 	call	809fd8 <__ltdf2>
  8044a8:	b5800044 	addi	r22,r22,1
  8044ac:	0009883a 	mov	r4,zero
  8044b0:	014ffc34 	movhi	r5,16368
  8044b4:	900d883a 	mov	r6,r18
  8044b8:	980f883a 	mov	r7,r19
  8044bc:	103fd00e 	bge	r2,zero,804400 <_dtoa_r+0x5b8>
  8044c0:	d9001317 	ldw	r4,76(sp)
  8044c4:	df001117 	ldw	fp,68(sp)
  8044c8:	d9000615 	stw	r4,24(sp)
  8044cc:	8009883a 	mov	r4,r16
  8044d0:	e00b883a 	mov	r5,fp
  8044d4:	08072480 	call	807248 <_Bfree>
  8044d8:	d9c00617 	ldw	r7,24(sp)
  8044dc:	d8c02217 	ldw	r3,136(sp)
  8044e0:	d9002417 	ldw	r4,144(sp)
  8044e4:	b0000005 	stb	zero,0(r22)
  8044e8:	38800044 	addi	r2,r7,1
  8044ec:	18800015 	stw	r2,0(r3)
  8044f0:	203e8426 	beq	r4,zero,803f04 <_dtoa_r+0xbc>
  8044f4:	25800015 	stw	r22,0(r4)
  8044f8:	003e8206 	br	803f04 <_dtoa_r+0xbc>
  8044fc:	00800434 	movhi	r2,16
  804500:	10bfffc4 	addi	r2,r2,-1
  804504:	90a4703a 	and	r18,r18,r2
  804508:	903e901e 	bne	r18,zero,803f4c <_dtoa_r+0x104>
  80450c:	05c02074 	movhi	r23,129
  804510:	bdfcd304 	addi	r23,r23,-3252
  804514:	003e8f06 	br	803f54 <_dtoa_r+0x10c>
  804518:	b8800204 	addi	r2,r23,8
  80451c:	003e9206 	br	803f68 <_dtoa_r+0x120>
  804520:	01400434 	movhi	r5,16
  804524:	297fffc4 	addi	r5,r5,-1
  804528:	894a703a 	and	r5,r17,r5
  80452c:	d9000317 	ldw	r4,12(sp)
  804530:	294ffc34 	orhi	r5,r5,16368
  804534:	a53f0044 	addi	r20,r20,-1023
  804538:	dd400217 	ldw	r21,8(sp)
  80453c:	d8000f15 	stw	zero,60(sp)
  804540:	003eb106 	br	804008 <_dtoa_r+0x1c0>
  804544:	05c02074 	movhi	r23,129
  804548:	bdfcca04 	addi	r23,r23,-3288
  80454c:	003e6d06 	br	803f04 <_dtoa_r+0xbc>
  804550:	d8000415 	stw	zero,16(sp)
  804554:	80001115 	stw	zero,68(r16)
  804558:	8009883a 	mov	r4,r16
  80455c:	000b883a 	mov	r5,zero
  804560:	08071a00 	call	8071a0 <_Balloc>
  804564:	01ffffc4 	movi	r7,-1
  804568:	102f883a 	mov	r23,r2
  80456c:	80801015 	stw	r2,64(r16)
  804570:	00800044 	movi	r2,1
  804574:	d9c00915 	stw	r7,36(sp)
  804578:	d8002115 	stw	zero,132(sp)
  80457c:	d9c00e15 	stw	r7,56(sp)
  804580:	d8800c15 	stw	r2,48(sp)
  804584:	d8800117 	ldw	r2,4(sp)
  804588:	10008b16 	blt	r2,zero,8047b8 <_dtoa_r+0x970>
  80458c:	d9000617 	ldw	r4,24(sp)
  804590:	00c00384 	movi	r3,14
  804594:	19008816 	blt	r3,r4,8047b8 <_dtoa_r+0x970>
  804598:	200490fa 	slli	r2,r4,3
  80459c:	d9c02117 	ldw	r7,132(sp)
  8045a0:	00c02074 	movhi	r3,129
  8045a4:	18fcfc04 	addi	r3,r3,-3088
  8045a8:	1885883a 	add	r2,r3,r2
  8045ac:	14800017 	ldw	r18,0(r2)
  8045b0:	14c00117 	ldw	r19,4(r2)
  8045b4:	3801c916 	blt	r7,zero,804cdc <_dtoa_r+0xe94>
  8045b8:	d9000317 	ldw	r4,12(sp)
  8045bc:	900d883a 	mov	r6,r18
  8045c0:	980f883a 	mov	r7,r19
  8045c4:	880b883a 	mov	r5,r17
  8045c8:	08012dc0 	call	8012dc <__divdf3>
  8045cc:	180b883a 	mov	r5,r3
  8045d0:	1009883a 	mov	r4,r2
  8045d4:	080a1080 	call	80a108 <__fixdfsi>
  8045d8:	1009883a 	mov	r4,r2
  8045dc:	102b883a 	mov	r21,r2
  8045e0:	080a0340 	call	80a034 <__floatsidf>
  8045e4:	1009883a 	mov	r4,r2
  8045e8:	180b883a 	mov	r5,r3
  8045ec:	900d883a 	mov	r6,r18
  8045f0:	980f883a 	mov	r7,r19
  8045f4:	0800ff80 	call	800ff8 <__muldf3>
  8045f8:	d9000317 	ldw	r4,12(sp)
  8045fc:	880b883a 	mov	r5,r17
  804600:	100d883a 	mov	r6,r2
  804604:	180f883a 	mov	r7,r3
  804608:	0809df80 	call	809df8 <__subdf3>
  80460c:	d9c00917 	ldw	r7,36(sp)
  804610:	1009883a 	mov	r4,r2
  804614:	a8800c04 	addi	r2,r21,48
  804618:	b8800005 	stb	r2,0(r23)
  80461c:	01800044 	movi	r6,1
  804620:	180b883a 	mov	r5,r3
  804624:	2005883a 	mov	r2,r4
  804628:	bd800044 	addi	r22,r23,1
  80462c:	39803726 	beq	r7,r6,80470c <_dtoa_r+0x8c4>
  804630:	000d883a 	mov	r6,zero
  804634:	01d00934 	movhi	r7,16420
  804638:	0800ff80 	call	800ff8 <__muldf3>
  80463c:	1009883a 	mov	r4,r2
  804640:	180b883a 	mov	r5,r3
  804644:	000d883a 	mov	r6,zero
  804648:	000f883a 	mov	r7,zero
  80464c:	1029883a 	mov	r20,r2
  804650:	1823883a 	mov	r17,r3
  804654:	0809e580 	call	809e58 <__eqdf2>
  804658:	103f9c26 	beq	r2,zero,8044cc <_dtoa_r+0x684>
  80465c:	dd400917 	ldw	r21,36(sp)
  804660:	dc000415 	stw	r16,16(sp)
  804664:	00000906 	br	80468c <_dtoa_r+0x844>
  804668:	0800ff80 	call	800ff8 <__muldf3>
  80466c:	1009883a 	mov	r4,r2
  804670:	180b883a 	mov	r5,r3
  804674:	000d883a 	mov	r6,zero
  804678:	000f883a 	mov	r7,zero
  80467c:	1029883a 	mov	r20,r2
  804680:	1823883a 	mov	r17,r3
  804684:	0809e580 	call	809e58 <__eqdf2>
  804688:	10022926 	beq	r2,zero,804f30 <_dtoa_r+0x10e8>
  80468c:	900d883a 	mov	r6,r18
  804690:	980f883a 	mov	r7,r19
  804694:	a009883a 	mov	r4,r20
  804698:	880b883a 	mov	r5,r17
  80469c:	08012dc0 	call	8012dc <__divdf3>
  8046a0:	180b883a 	mov	r5,r3
  8046a4:	1009883a 	mov	r4,r2
  8046a8:	080a1080 	call	80a108 <__fixdfsi>
  8046ac:	1009883a 	mov	r4,r2
  8046b0:	1021883a 	mov	r16,r2
  8046b4:	080a0340 	call	80a034 <__floatsidf>
  8046b8:	1009883a 	mov	r4,r2
  8046bc:	180b883a 	mov	r5,r3
  8046c0:	900d883a 	mov	r6,r18
  8046c4:	980f883a 	mov	r7,r19
  8046c8:	0800ff80 	call	800ff8 <__muldf3>
  8046cc:	a009883a 	mov	r4,r20
  8046d0:	880b883a 	mov	r5,r17
  8046d4:	100d883a 	mov	r6,r2
  8046d8:	180f883a 	mov	r7,r3
  8046dc:	0809df80 	call	809df8 <__subdf3>
  8046e0:	82400c04 	addi	r9,r16,48
  8046e4:	b2400005 	stb	r9,0(r22)
  8046e8:	b5800044 	addi	r22,r22,1
  8046ec:	b5d3c83a 	sub	r9,r22,r23
  8046f0:	000d883a 	mov	r6,zero
  8046f4:	01d00934 	movhi	r7,16420
  8046f8:	1009883a 	mov	r4,r2
  8046fc:	180b883a 	mov	r5,r3
  804700:	aa7fd91e 	bne	r21,r9,804668 <_dtoa_r+0x820>
  804704:	802b883a 	mov	r21,r16
  804708:	dc000417 	ldw	r16,16(sp)
  80470c:	1009883a 	mov	r4,r2
  804710:	180b883a 	mov	r5,r3
  804714:	100d883a 	mov	r6,r2
  804718:	180f883a 	mov	r7,r3
  80471c:	0809da40 	call	809da4 <__adddf3>
  804720:	9009883a 	mov	r4,r18
  804724:	980b883a 	mov	r5,r19
  804728:	100d883a 	mov	r6,r2
  80472c:	180f883a 	mov	r7,r3
  804730:	1023883a 	mov	r17,r2
  804734:	1829883a 	mov	r20,r3
  804738:	0809fd80 	call	809fd8 <__ltdf2>
  80473c:	10000816 	blt	r2,zero,804760 <_dtoa_r+0x918>
  804740:	9009883a 	mov	r4,r18
  804744:	980b883a 	mov	r5,r19
  804748:	880d883a 	mov	r6,r17
  80474c:	a00f883a 	mov	r7,r20
  804750:	0809e580 	call	809e58 <__eqdf2>
  804754:	103f5d1e 	bne	r2,zero,8044cc <_dtoa_r+0x684>
  804758:	ad40004c 	andi	r21,r21,1
  80475c:	a83f5b26 	beq	r21,zero,8044cc <_dtoa_r+0x684>
  804760:	b53fffc3 	ldbu	r20,-1(r22)
  804764:	b0ffff84 	addi	r3,r22,-2
  804768:	01400e44 	movi	r5,57
  80476c:	00000306 	br	80477c <_dtoa_r+0x934>
  804770:	1d000003 	ldbu	r20,0(r3)
  804774:	102d883a 	mov	r22,r2
  804778:	18ffffc4 	addi	r3,r3,-1
  80477c:	a1003fcc 	andi	r4,r20,255
  804780:	2100201c 	xori	r4,r4,128
  804784:	213fe004 	addi	r4,r4,-128
  804788:	b0bfffc4 	addi	r2,r22,-1
  80478c:	2142ca1e 	bne	r4,r5,8052b8 <_dtoa_r+0x1470>
  804790:	b8bff71e 	bne	r23,r2,804770 <_dtoa_r+0x928>
  804794:	d8800617 	ldw	r2,24(sp)
  804798:	05000c44 	movi	r20,49
  80479c:	10800044 	addi	r2,r2,1
  8047a0:	d8800615 	stw	r2,24(sp)
  8047a4:	00800c04 	movi	r2,48
  8047a8:	b8800005 	stb	r2,0(r23)
  8047ac:	b805883a 	mov	r2,r23
  8047b0:	15000005 	stb	r20,0(r2)
  8047b4:	003f4506 	br	8044cc <_dtoa_r+0x684>
  8047b8:	d9c00c17 	ldw	r7,48(sp)
  8047bc:	3800c926 	beq	r7,zero,804ae4 <_dtoa_r+0xc9c>
  8047c0:	d9c00417 	ldw	r7,16(sp)
  8047c4:	00c00044 	movi	r3,1
  8047c8:	19c16c0e 	bge	r3,r7,804d7c <_dtoa_r+0xf34>
  8047cc:	d9000917 	ldw	r4,36(sp)
  8047d0:	d9c00a17 	ldw	r7,40(sp)
  8047d4:	24ffffc4 	addi	r19,r4,-1
  8047d8:	3cc20716 	blt	r7,r19,804ff8 <_dtoa_r+0x11b0>
  8047dc:	3ce7c83a 	sub	r19,r7,r19
  8047e0:	d9c00917 	ldw	r7,36(sp)
  8047e4:	3802ae16 	blt	r7,zero,8052a0 <_dtoa_r+0x1458>
  8047e8:	dc800817 	ldw	r18,32(sp)
  8047ec:	d8800917 	ldw	r2,36(sp)
  8047f0:	d8c00817 	ldw	r3,32(sp)
  8047f4:	d9c00717 	ldw	r7,28(sp)
  8047f8:	8009883a 	mov	r4,r16
  8047fc:	1887883a 	add	r3,r3,r2
  804800:	388f883a 	add	r7,r7,r2
  804804:	01400044 	movi	r5,1
  804808:	d8c00815 	stw	r3,32(sp)
  80480c:	d9c00715 	stw	r7,28(sp)
  804810:	08075a00 	call	8075a0 <__i2b>
  804814:	102b883a 	mov	r21,r2
  804818:	90000a26 	beq	r18,zero,804844 <_dtoa_r+0x9fc>
  80481c:	d8800717 	ldw	r2,28(sp)
  804820:	0080080e 	bge	zero,r2,804844 <_dtoa_r+0x9fc>
  804824:	90812b16 	blt	r18,r2,804cd4 <_dtoa_r+0xe8c>
  804828:	d8c00817 	ldw	r3,32(sp)
  80482c:	d9000717 	ldw	r4,28(sp)
  804830:	90a5c83a 	sub	r18,r18,r2
  804834:	1887c83a 	sub	r3,r3,r2
  804838:	2089c83a 	sub	r4,r4,r2
  80483c:	d8c00815 	stw	r3,32(sp)
  804840:	d9000715 	stw	r4,28(sp)
  804844:	d9c00a17 	ldw	r7,40(sp)
  804848:	01c0140e 	bge	zero,r7,80489c <_dtoa_r+0xa54>
  80484c:	d8800c17 	ldw	r2,48(sp)
  804850:	1001de26 	beq	r2,zero,804fcc <_dtoa_r+0x1184>
  804854:	04c00e0e 	bge	zero,r19,804890 <_dtoa_r+0xa48>
  804858:	a80b883a 	mov	r5,r21
  80485c:	8009883a 	mov	r4,r16
  804860:	980d883a 	mov	r6,r19
  804864:	08077bc0 	call	8077bc <__pow5mult>
  804868:	e00d883a 	mov	r6,fp
  80486c:	8009883a 	mov	r4,r16
  804870:	100b883a 	mov	r5,r2
  804874:	102b883a 	mov	r21,r2
  804878:	08075dc0 	call	8075dc <__multiply>
  80487c:	1029883a 	mov	r20,r2
  804880:	e00b883a 	mov	r5,fp
  804884:	8009883a 	mov	r4,r16
  804888:	08072480 	call	807248 <_Bfree>
  80488c:	a039883a 	mov	fp,r20
  804890:	d8c00a17 	ldw	r3,40(sp)
  804894:	1ccdc83a 	sub	r6,r3,r19
  804898:	3001291e 	bne	r6,zero,804d40 <_dtoa_r+0xef8>
  80489c:	8009883a 	mov	r4,r16
  8048a0:	01400044 	movi	r5,1
  8048a4:	08075a00 	call	8075a0 <__i2b>
  8048a8:	d9000b17 	ldw	r4,44(sp)
  8048ac:	1029883a 	mov	r20,r2
  8048b0:	0100050e 	bge	zero,r4,8048c8 <_dtoa_r+0xa80>
  8048b4:	d9800b17 	ldw	r6,44(sp)
  8048b8:	8009883a 	mov	r4,r16
  8048bc:	100b883a 	mov	r5,r2
  8048c0:	08077bc0 	call	8077bc <__pow5mult>
  8048c4:	1029883a 	mov	r20,r2
  8048c8:	d9c00417 	ldw	r7,16(sp)
  8048cc:	00800044 	movi	r2,1
  8048d0:	11c0f00e 	bge	r2,r7,804c94 <_dtoa_r+0xe4c>
  8048d4:	0023883a 	mov	r17,zero
  8048d8:	d8800b17 	ldw	r2,44(sp)
  8048dc:	1001741e 	bne	r2,zero,804eb0 <_dtoa_r+0x1068>
  8048e0:	00800044 	movi	r2,1
  8048e4:	d8c00717 	ldw	r3,28(sp)
  8048e8:	10c5883a 	add	r2,r2,r3
  8048ec:	108007cc 	andi	r2,r2,31
  8048f0:	10008026 	beq	r2,zero,804af4 <_dtoa_r+0xcac>
  8048f4:	01000804 	movi	r4,32
  8048f8:	2089c83a 	sub	r4,r4,r2
  8048fc:	00c00104 	movi	r3,4
  804900:	1902d00e 	bge	r3,r4,805444 <_dtoa_r+0x15fc>
  804904:	d9000817 	ldw	r4,32(sp)
  804908:	d9c00717 	ldw	r7,28(sp)
  80490c:	00c00704 	movi	r3,28
  804910:	1885c83a 	sub	r2,r3,r2
  804914:	2089883a 	add	r4,r4,r2
  804918:	388f883a 	add	r7,r7,r2
  80491c:	d9000815 	stw	r4,32(sp)
  804920:	90a5883a 	add	r18,r18,r2
  804924:	d9c00715 	stw	r7,28(sp)
  804928:	d9c00817 	ldw	r7,32(sp)
  80492c:	01c0050e 	bge	zero,r7,804944 <_dtoa_r+0xafc>
  804930:	e00b883a 	mov	r5,fp
  804934:	8009883a 	mov	r4,r16
  804938:	380d883a 	mov	r6,r7
  80493c:	08078e80 	call	8078e8 <__lshift>
  804940:	1039883a 	mov	fp,r2
  804944:	d8800717 	ldw	r2,28(sp)
  804948:	0080050e 	bge	zero,r2,804960 <_dtoa_r+0xb18>
  80494c:	a00b883a 	mov	r5,r20
  804950:	8009883a 	mov	r4,r16
  804954:	100d883a 	mov	r6,r2
  804958:	08078e80 	call	8078e8 <__lshift>
  80495c:	1029883a 	mov	r20,r2
  804960:	d8c00d17 	ldw	r3,52(sp)
  804964:	1801401e 	bne	r3,zero,804e68 <_dtoa_r+0x1020>
  804968:	d8800917 	ldw	r2,36(sp)
  80496c:	00815a0e 	bge	zero,r2,804ed8 <_dtoa_r+0x1090>
  804970:	d8c00c17 	ldw	r3,48(sp)
  804974:	18006f1e 	bne	r3,zero,804b34 <_dtoa_r+0xcec>
  804978:	b823883a 	mov	r17,r23
  80497c:	dc800917 	ldw	r18,36(sp)
  804980:	00000206 	br	80498c <_dtoa_r+0xb44>
  804984:	08072700 	call	807270 <__multadd>
  804988:	1039883a 	mov	fp,r2
  80498c:	e009883a 	mov	r4,fp
  804990:	a00b883a 	mov	r5,r20
  804994:	0803c400 	call	803c40 <quorem>
  804998:	10800c04 	addi	r2,r2,48
  80499c:	88800005 	stb	r2,0(r17)
  8049a0:	8c400044 	addi	r17,r17,1
  8049a4:	8dc7c83a 	sub	r3,r17,r23
  8049a8:	8009883a 	mov	r4,r16
  8049ac:	e00b883a 	mov	r5,fp
  8049b0:	01800284 	movi	r6,10
  8049b4:	000f883a 	mov	r7,zero
  8049b8:	1cbff216 	blt	r3,r18,804984 <_dtoa_r+0xb3c>
  8049bc:	dd800917 	ldw	r22,36(sp)
  8049c0:	1007883a 	mov	r3,r2
  8049c4:	05823a0e 	bge	zero,r22,8052b0 <_dtoa_r+0x1468>
  8049c8:	bdad883a 	add	r22,r23,r22
  8049cc:	0023883a 	mov	r17,zero
  8049d0:	e00b883a 	mov	r5,fp
  8049d4:	01800044 	movi	r6,1
  8049d8:	8009883a 	mov	r4,r16
  8049dc:	d8c01515 	stw	r3,84(sp)
  8049e0:	08078e80 	call	8078e8 <__lshift>
  8049e4:	1009883a 	mov	r4,r2
  8049e8:	a00b883a 	mov	r5,r20
  8049ec:	1039883a 	mov	fp,r2
  8049f0:	0807a440 	call	807a44 <__mcmp>
  8049f4:	d8c01517 	ldw	r3,84(sp)
  8049f8:	0080d60e 	bge	zero,r2,804d54 <_dtoa_r+0xf0c>
  8049fc:	b13fffc3 	ldbu	r4,-1(r22)
  804a00:	b0ffff84 	addi	r3,r22,-2
  804a04:	01800e44 	movi	r6,57
  804a08:	00000306 	br	804a18 <_dtoa_r+0xbd0>
  804a0c:	19000003 	ldbu	r4,0(r3)
  804a10:	102d883a 	mov	r22,r2
  804a14:	18ffffc4 	addi	r3,r3,-1
  804a18:	21403fcc 	andi	r5,r4,255
  804a1c:	2940201c 	xori	r5,r5,128
  804a20:	297fe004 	addi	r5,r5,-128
  804a24:	b0bfffc4 	addi	r2,r22,-1
  804a28:	2981a71e 	bne	r5,r6,8050c8 <_dtoa_r+0x1280>
  804a2c:	b8bff71e 	bne	r23,r2,804a0c <_dtoa_r+0xbc4>
  804a30:	d8800617 	ldw	r2,24(sp)
  804a34:	10800044 	addi	r2,r2,1
  804a38:	d8800615 	stw	r2,24(sp)
  804a3c:	00800c44 	movi	r2,49
  804a40:	b8800005 	stb	r2,0(r23)
  804a44:	8009883a 	mov	r4,r16
  804a48:	a00b883a 	mov	r5,r20
  804a4c:	08072480 	call	807248 <_Bfree>
  804a50:	a83e9e26 	beq	r21,zero,8044cc <_dtoa_r+0x684>
  804a54:	88000426 	beq	r17,zero,804a68 <_dtoa_r+0xc20>
  804a58:	8d400326 	beq	r17,r21,804a68 <_dtoa_r+0xc20>
  804a5c:	8009883a 	mov	r4,r16
  804a60:	880b883a 	mov	r5,r17
  804a64:	08072480 	call	807248 <_Bfree>
  804a68:	8009883a 	mov	r4,r16
  804a6c:	a80b883a 	mov	r5,r21
  804a70:	08072480 	call	807248 <_Bfree>
  804a74:	003e9506 	br	8044cc <_dtoa_r+0x684>
  804a78:	00c00044 	movi	r3,1
  804a7c:	d8c00d15 	stw	r3,52(sp)
  804a80:	003d9f06 	br	804100 <_dtoa_r+0x2b8>
  804a84:	d9000817 	ldw	r4,32(sp)
  804a88:	d8800617 	ldw	r2,24(sp)
  804a8c:	d8000b15 	stw	zero,44(sp)
  804a90:	2089c83a 	sub	r4,r4,r2
  804a94:	0087c83a 	sub	r3,zero,r2
  804a98:	d9000815 	stw	r4,32(sp)
  804a9c:	d8c00a15 	stw	r3,40(sp)
  804aa0:	003da306 	br	804130 <_dtoa_r+0x2e8>
  804aa4:	0529c83a 	sub	r20,zero,r20
  804aa8:	dd000815 	stw	r20,32(sp)
  804aac:	d8000715 	stw	zero,28(sp)
  804ab0:	003d9806 	br	804114 <_dtoa_r+0x2cc>
  804ab4:	d9000617 	ldw	r4,24(sp)
  804ab8:	080a0340 	call	80a034 <__floatsidf>
  804abc:	1009883a 	mov	r4,r2
  804ac0:	180b883a 	mov	r5,r3
  804ac4:	980d883a 	mov	r6,r19
  804ac8:	900f883a 	mov	r7,r18
  804acc:	0809eb40 	call	809eb4 <__nedf2>
  804ad0:	103d7a26 	beq	r2,zero,8040bc <_dtoa_r+0x274>
  804ad4:	d8800617 	ldw	r2,24(sp)
  804ad8:	10bfffc4 	addi	r2,r2,-1
  804adc:	d8800615 	stw	r2,24(sp)
  804ae0:	003d7606 	br	8040bc <_dtoa_r+0x274>
  804ae4:	dcc00a17 	ldw	r19,40(sp)
  804ae8:	dc800817 	ldw	r18,32(sp)
  804aec:	002b883a 	mov	r21,zero
  804af0:	003f4906 	br	804818 <_dtoa_r+0x9d0>
  804af4:	00800704 	movi	r2,28
  804af8:	d8c00817 	ldw	r3,32(sp)
  804afc:	d9000717 	ldw	r4,28(sp)
  804b00:	90a5883a 	add	r18,r18,r2
  804b04:	1887883a 	add	r3,r3,r2
  804b08:	2089883a 	add	r4,r4,r2
  804b0c:	d8c00815 	stw	r3,32(sp)
  804b10:	d9000715 	stw	r4,28(sp)
  804b14:	003f8406 	br	804928 <_dtoa_r+0xae0>
  804b18:	d9c00317 	ldw	r7,12(sp)
  804b1c:	013efb84 	movi	r4,-1042
  804b20:	2509c83a 	sub	r4,r4,r20
  804b24:	3908983a 	sll	r4,r7,r4
  804b28:	003d3006 	br	803fec <_dtoa_r+0x1a4>
  804b2c:	d8000d15 	stw	zero,52(sp)
  804b30:	003d7306 	br	804100 <_dtoa_r+0x2b8>
  804b34:	0480050e 	bge	zero,r18,804b4c <_dtoa_r+0xd04>
  804b38:	a80b883a 	mov	r5,r21
  804b3c:	8009883a 	mov	r4,r16
  804b40:	900d883a 	mov	r6,r18
  804b44:	08078e80 	call	8078e8 <__lshift>
  804b48:	102b883a 	mov	r21,r2
  804b4c:	8801611e 	bne	r17,zero,8050d4 <_dtoa_r+0x128c>
  804b50:	a827883a 	mov	r19,r21
  804b54:	d8c00317 	ldw	r3,12(sp)
  804b58:	d9000917 	ldw	r4,36(sp)
  804b5c:	b8bfffc4 	addi	r2,r23,-1
  804b60:	18c0004c 	andi	r3,r3,1
  804b64:	1105883a 	add	r2,r2,r4
  804b68:	b825883a 	mov	r18,r23
  804b6c:	d8800515 	stw	r2,20(sp)
  804b70:	a823883a 	mov	r17,r21
  804b74:	d8c00315 	stw	r3,12(sp)
  804b78:	ddc00715 	stw	r23,28(sp)
  804b7c:	e009883a 	mov	r4,fp
  804b80:	a00b883a 	mov	r5,r20
  804b84:	0803c400 	call	803c40 <quorem>
  804b88:	e009883a 	mov	r4,fp
  804b8c:	880b883a 	mov	r5,r17
  804b90:	102d883a 	mov	r22,r2
  804b94:	0807a440 	call	807a44 <__mcmp>
  804b98:	980d883a 	mov	r6,r19
  804b9c:	8009883a 	mov	r4,r16
  804ba0:	a00b883a 	mov	r5,r20
  804ba4:	102b883a 	mov	r21,r2
  804ba8:	0807a9c0 	call	807a9c <__mdiff>
  804bac:	100d883a 	mov	r6,r2
  804bb0:	10800317 	ldw	r2,12(r2)
  804bb4:	b5c00c04 	addi	r23,r22,48
  804bb8:	10008c26 	beq	r2,zero,804dec <_dtoa_r+0xfa4>
  804bbc:	8009883a 	mov	r4,r16
  804bc0:	300b883a 	mov	r5,r6
  804bc4:	08072480 	call	807248 <_Bfree>
  804bc8:	00800044 	movi	r2,1
  804bcc:	a8007116 	blt	r21,zero,804d94 <_dtoa_r+0xf4c>
  804bd0:	a800041e 	bne	r21,zero,804be4 <_dtoa_r+0xd9c>
  804bd4:	d9c00417 	ldw	r7,16(sp)
  804bd8:	3800021e 	bne	r7,zero,804be4 <_dtoa_r+0xd9c>
  804bdc:	d8c00317 	ldw	r3,12(sp)
  804be0:	18006c26 	beq	r3,zero,804d94 <_dtoa_r+0xf4c>
  804be4:	00814c16 	blt	zero,r2,805118 <_dtoa_r+0x12d0>
  804be8:	d8c00517 	ldw	r3,20(sp)
  804bec:	95400044 	addi	r21,r18,1
  804bf0:	95c00005 	stb	r23,0(r18)
  804bf4:	a82d883a 	mov	r22,r21
  804bf8:	90c14d26 	beq	r18,r3,805130 <_dtoa_r+0x12e8>
  804bfc:	e00b883a 	mov	r5,fp
  804c00:	8009883a 	mov	r4,r16
  804c04:	01800284 	movi	r6,10
  804c08:	000f883a 	mov	r7,zero
  804c0c:	08072700 	call	807270 <__multadd>
  804c10:	1039883a 	mov	fp,r2
  804c14:	8cc08b26 	beq	r17,r19,804e44 <_dtoa_r+0xffc>
  804c18:	880b883a 	mov	r5,r17
  804c1c:	01800284 	movi	r6,10
  804c20:	000f883a 	mov	r7,zero
  804c24:	8009883a 	mov	r4,r16
  804c28:	08072700 	call	807270 <__multadd>
  804c2c:	980b883a 	mov	r5,r19
  804c30:	8009883a 	mov	r4,r16
  804c34:	01800284 	movi	r6,10
  804c38:	000f883a 	mov	r7,zero
  804c3c:	1023883a 	mov	r17,r2
  804c40:	08072700 	call	807270 <__multadd>
  804c44:	1027883a 	mov	r19,r2
  804c48:	a825883a 	mov	r18,r21
  804c4c:	003fcb06 	br	804b7c <_dtoa_r+0xd34>
  804c50:	d9c00417 	ldw	r7,16(sp)
  804c54:	00800104 	movi	r2,4
  804c58:	3880e426 	beq	r7,r2,804fec <_dtoa_r+0x11a4>
  804c5c:	00800144 	movi	r2,5
  804c60:	38be3c1e 	bne	r7,r2,804554 <_dtoa_r+0x70c>
  804c64:	00c00044 	movi	r3,1
  804c68:	d8c00c15 	stw	r3,48(sp)
  804c6c:	d9c02117 	ldw	r7,132(sp)
  804c70:	d8800617 	ldw	r2,24(sp)
  804c74:	388f883a 	add	r7,r7,r2
  804c78:	3c800044 	addi	r18,r7,1
  804c7c:	d9c00e15 	stw	r7,56(sp)
  804c80:	dc800915 	stw	r18,36(sp)
  804c84:	04bd3e16 	blt	zero,r18,804180 <_dtoa_r+0x338>
  804c88:	80001115 	stw	zero,68(r16)
  804c8c:	000b883a 	mov	r5,zero
  804c90:	003d4606 	br	8041ac <_dtoa_r+0x364>
  804c94:	d8c00317 	ldw	r3,12(sp)
  804c98:	183f0e1e 	bne	r3,zero,8048d4 <_dtoa_r+0xa8c>
  804c9c:	00c00434 	movhi	r3,16
  804ca0:	18ffffc4 	addi	r3,r3,-1
  804ca4:	88c6703a 	and	r3,r17,r3
  804ca8:	183f0a1e 	bne	r3,zero,8048d4 <_dtoa_r+0xa8c>
  804cac:	8c5ffc2c 	andhi	r17,r17,32752
  804cb0:	883f0826 	beq	r17,zero,8048d4 <_dtoa_r+0xa8c>
  804cb4:	d9000817 	ldw	r4,32(sp)
  804cb8:	d9c00717 	ldw	r7,28(sp)
  804cbc:	1023883a 	mov	r17,r2
  804cc0:	2089883a 	add	r4,r4,r2
  804cc4:	388f883a 	add	r7,r7,r2
  804cc8:	d9000815 	stw	r4,32(sp)
  804ccc:	d9c00715 	stw	r7,28(sp)
  804cd0:	003f0106 	br	8048d8 <_dtoa_r+0xa90>
  804cd4:	9005883a 	mov	r2,r18
  804cd8:	003ed306 	br	804828 <_dtoa_r+0x9e0>
  804cdc:	d8800917 	ldw	r2,36(sp)
  804ce0:	00be3516 	blt	zero,r2,8045b8 <_dtoa_r+0x770>
  804ce4:	1000b61e 	bne	r2,zero,804fc0 <_dtoa_r+0x1178>
  804ce8:	9009883a 	mov	r4,r18
  804cec:	980b883a 	mov	r5,r19
  804cf0:	000d883a 	mov	r6,zero
  804cf4:	01d00534 	movhi	r7,16404
  804cf8:	0800ff80 	call	800ff8 <__muldf3>
  804cfc:	d9800317 	ldw	r6,12(sp)
  804d00:	1009883a 	mov	r4,r2
  804d04:	180b883a 	mov	r5,r3
  804d08:	880f883a 	mov	r7,r17
  804d0c:	0809f740 	call	809f74 <__gedf2>
  804d10:	0029883a 	mov	r20,zero
  804d14:	002b883a 	mov	r21,zero
  804d18:	10007e16 	blt	r2,zero,804f14 <_dtoa_r+0x10cc>
  804d1c:	d8802117 	ldw	r2,132(sp)
  804d20:	b82d883a 	mov	r22,r23
  804d24:	0084303a 	nor	r2,zero,r2
  804d28:	d8800615 	stw	r2,24(sp)
  804d2c:	8009883a 	mov	r4,r16
  804d30:	a00b883a 	mov	r5,r20
  804d34:	08072480 	call	807248 <_Bfree>
  804d38:	a83f4b1e 	bne	r21,zero,804a68 <_dtoa_r+0xc20>
  804d3c:	003de306 	br	8044cc <_dtoa_r+0x684>
  804d40:	e00b883a 	mov	r5,fp
  804d44:	8009883a 	mov	r4,r16
  804d48:	08077bc0 	call	8077bc <__pow5mult>
  804d4c:	1039883a 	mov	fp,r2
  804d50:	003ed206 	br	80489c <_dtoa_r+0xa54>
  804d54:	1000021e 	bne	r2,zero,804d60 <_dtoa_r+0xf18>
  804d58:	18c0004c 	andi	r3,r3,1
  804d5c:	183f271e 	bne	r3,zero,8049fc <_dtoa_r+0xbb4>
  804d60:	01000c04 	movi	r4,48
  804d64:	00000106 	br	804d6c <_dtoa_r+0xf24>
  804d68:	102d883a 	mov	r22,r2
  804d6c:	b0bfffc4 	addi	r2,r22,-1
  804d70:	10c00007 	ldb	r3,0(r2)
  804d74:	193ffc26 	beq	r3,r4,804d68 <_dtoa_r+0xf20>
  804d78:	003f3206 	br	804a44 <_dtoa_r+0xbfc>
  804d7c:	d8c00f17 	ldw	r3,60(sp)
  804d80:	18015026 	beq	r3,zero,8052c4 <_dtoa_r+0x147c>
  804d84:	10810cc4 	addi	r2,r2,1075
  804d88:	dcc00a17 	ldw	r19,40(sp)
  804d8c:	dc800817 	ldw	r18,32(sp)
  804d90:	003e9706 	br	8047f0 <_dtoa_r+0x9a8>
  804d94:	b807883a 	mov	r3,r23
  804d98:	182b883a 	mov	r21,r3
  804d9c:	ddc00717 	ldw	r23,28(sp)
  804da0:	00800e0e 	bge	zero,r2,804ddc <_dtoa_r+0xf94>
  804da4:	e00b883a 	mov	r5,fp
  804da8:	01800044 	movi	r6,1
  804dac:	8009883a 	mov	r4,r16
  804db0:	d8c01515 	stw	r3,84(sp)
  804db4:	08078e80 	call	8078e8 <__lshift>
  804db8:	1009883a 	mov	r4,r2
  804dbc:	a00b883a 	mov	r5,r20
  804dc0:	1039883a 	mov	fp,r2
  804dc4:	0807a440 	call	807a44 <__mcmp>
  804dc8:	d8c01517 	ldw	r3,84(sp)
  804dcc:	0081880e 	bge	zero,r2,8053f0 <_dtoa_r+0x15a8>
  804dd0:	00800e44 	movi	r2,57
  804dd4:	b0c00c44 	addi	r3,r22,49
  804dd8:	a8816326 	beq	r21,r2,805368 <_dtoa_r+0x1520>
  804ddc:	90c00005 	stb	r3,0(r18)
  804de0:	95800044 	addi	r22,r18,1
  804de4:	982b883a 	mov	r21,r19
  804de8:	003f1606 	br	804a44 <_dtoa_r+0xbfc>
  804dec:	300b883a 	mov	r5,r6
  804df0:	e009883a 	mov	r4,fp
  804df4:	d9801515 	stw	r6,84(sp)
  804df8:	0807a440 	call	807a44 <__mcmp>
  804dfc:	d9801517 	ldw	r6,84(sp)
  804e00:	8009883a 	mov	r4,r16
  804e04:	d8801515 	stw	r2,84(sp)
  804e08:	300b883a 	mov	r5,r6
  804e0c:	08072480 	call	807248 <_Bfree>
  804e10:	d8801517 	ldw	r2,84(sp)
  804e14:	103f6d1e 	bne	r2,zero,804bcc <_dtoa_r+0xd84>
  804e18:	d9c00417 	ldw	r7,16(sp)
  804e1c:	383f6b1e 	bne	r7,zero,804bcc <_dtoa_r+0xd84>
  804e20:	d8c00317 	ldw	r3,12(sp)
  804e24:	183f691e 	bne	r3,zero,804bcc <_dtoa_r+0xd84>
  804e28:	b807883a 	mov	r3,r23
  804e2c:	00800e44 	movi	r2,57
  804e30:	ddc00717 	ldw	r23,28(sp)
  804e34:	18814c26 	beq	r3,r2,805368 <_dtoa_r+0x1520>
  804e38:	057fe80e 	bge	zero,r21,804ddc <_dtoa_r+0xf94>
  804e3c:	b0c00c44 	addi	r3,r22,49
  804e40:	003fe606 	br	804ddc <_dtoa_r+0xf94>
  804e44:	880b883a 	mov	r5,r17
  804e48:	8009883a 	mov	r4,r16
  804e4c:	01800284 	movi	r6,10
  804e50:	000f883a 	mov	r7,zero
  804e54:	08072700 	call	807270 <__multadd>
  804e58:	1023883a 	mov	r17,r2
  804e5c:	1027883a 	mov	r19,r2
  804e60:	a825883a 	mov	r18,r21
  804e64:	003f4506 	br	804b7c <_dtoa_r+0xd34>
  804e68:	e009883a 	mov	r4,fp
  804e6c:	a00b883a 	mov	r5,r20
  804e70:	0807a440 	call	807a44 <__mcmp>
  804e74:	103ebc0e 	bge	r2,zero,804968 <_dtoa_r+0xb20>
  804e78:	e00b883a 	mov	r5,fp
  804e7c:	8009883a 	mov	r4,r16
  804e80:	01800284 	movi	r6,10
  804e84:	000f883a 	mov	r7,zero
  804e88:	08072700 	call	807270 <__multadd>
  804e8c:	1039883a 	mov	fp,r2
  804e90:	d8800617 	ldw	r2,24(sp)
  804e94:	d8c00c17 	ldw	r3,48(sp)
  804e98:	10bfffc4 	addi	r2,r2,-1
  804e9c:	d8800615 	stw	r2,24(sp)
  804ea0:	1801571e 	bne	r3,zero,805400 <_dtoa_r+0x15b8>
  804ea4:	d9c00e17 	ldw	r7,56(sp)
  804ea8:	d9c00915 	stw	r7,36(sp)
  804eac:	003eae06 	br	804968 <_dtoa_r+0xb20>
  804eb0:	a0800417 	ldw	r2,16(r20)
  804eb4:	10800104 	addi	r2,r2,4
  804eb8:	1085883a 	add	r2,r2,r2
  804ebc:	1085883a 	add	r2,r2,r2
  804ec0:	a085883a 	add	r2,r20,r2
  804ec4:	11000017 	ldw	r4,0(r2)
  804ec8:	08074880 	call	807488 <__hi0bits>
  804ecc:	00c00804 	movi	r3,32
  804ed0:	1885c83a 	sub	r2,r3,r2
  804ed4:	003e8306 	br	8048e4 <_dtoa_r+0xa9c>
  804ed8:	d9c00417 	ldw	r7,16(sp)
  804edc:	00800084 	movi	r2,2
  804ee0:	11fea30e 	bge	r2,r7,804970 <_dtoa_r+0xb28>
  804ee4:	d8800917 	ldw	r2,36(sp)
  804ee8:	103f8c1e 	bne	r2,zero,804d1c <_dtoa_r+0xed4>
  804eec:	a00b883a 	mov	r5,r20
  804ef0:	8009883a 	mov	r4,r16
  804ef4:	01800144 	movi	r6,5
  804ef8:	000f883a 	mov	r7,zero
  804efc:	08072700 	call	807270 <__multadd>
  804f00:	e009883a 	mov	r4,fp
  804f04:	100b883a 	mov	r5,r2
  804f08:	1029883a 	mov	r20,r2
  804f0c:	0807a440 	call	807a44 <__mcmp>
  804f10:	00bf820e 	bge	zero,r2,804d1c <_dtoa_r+0xed4>
  804f14:	00800c44 	movi	r2,49
  804f18:	b8800005 	stb	r2,0(r23)
  804f1c:	d8800617 	ldw	r2,24(sp)
  804f20:	bd800044 	addi	r22,r23,1
  804f24:	10800044 	addi	r2,r2,1
  804f28:	d8800615 	stw	r2,24(sp)
  804f2c:	003f7f06 	br	804d2c <_dtoa_r+0xee4>
  804f30:	dc000417 	ldw	r16,16(sp)
  804f34:	003d6506 	br	8044cc <_dtoa_r+0x684>
  804f38:	9009883a 	mov	r4,r18
  804f3c:	080a0340 	call	80a034 <__floatsidf>
  804f40:	1009883a 	mov	r4,r2
  804f44:	180b883a 	mov	r5,r3
  804f48:	980d883a 	mov	r6,r19
  804f4c:	a00f883a 	mov	r7,r20
  804f50:	0800ff80 	call	800ff8 <__muldf3>
  804f54:	1009883a 	mov	r4,r2
  804f58:	180b883a 	mov	r5,r3
  804f5c:	000d883a 	mov	r6,zero
  804f60:	01d00734 	movhi	r7,16412
  804f64:	0809da40 	call	809da4 <__adddf3>
  804f68:	057f3034 	movhi	r21,64704
  804f6c:	1025883a 	mov	r18,r2
  804f70:	1d6b883a 	add	r21,r3,r21
  804f74:	9809883a 	mov	r4,r19
  804f78:	a00b883a 	mov	r5,r20
  804f7c:	000d883a 	mov	r6,zero
  804f80:	01d00534 	movhi	r7,16404
  804f84:	0809df80 	call	809df8 <__subdf3>
  804f88:	1009883a 	mov	r4,r2
  804f8c:	180b883a 	mov	r5,r3
  804f90:	900d883a 	mov	r6,r18
  804f94:	a80f883a 	mov	r7,r21
  804f98:	1027883a 	mov	r19,r2
  804f9c:	1829883a 	mov	r20,r3
  804fa0:	0809f100 	call	809f10 <__gtdf2>
  804fa4:	00806616 	blt	zero,r2,805140 <_dtoa_r+0x12f8>
  804fa8:	a9e0003c 	xorhi	r7,r21,32768
  804fac:	9809883a 	mov	r4,r19
  804fb0:	a00b883a 	mov	r5,r20
  804fb4:	900d883a 	mov	r6,r18
  804fb8:	0809fd80 	call	809fd8 <__ltdf2>
  804fbc:	103d710e 	bge	r2,zero,804584 <_dtoa_r+0x73c>
  804fc0:	0029883a 	mov	r20,zero
  804fc4:	002b883a 	mov	r21,zero
  804fc8:	003f5406 	br	804d1c <_dtoa_r+0xed4>
  804fcc:	d9800a17 	ldw	r6,40(sp)
  804fd0:	e00b883a 	mov	r5,fp
  804fd4:	8009883a 	mov	r4,r16
  804fd8:	08077bc0 	call	8077bc <__pow5mult>
  804fdc:	1039883a 	mov	fp,r2
  804fe0:	003e2e06 	br	80489c <_dtoa_r+0xa54>
  804fe4:	d8000c15 	stw	zero,48(sp)
  804fe8:	003f2006 	br	804c6c <_dtoa_r+0xe24>
  804fec:	00800044 	movi	r2,1
  804ff0:	d8800c15 	stw	r2,48(sp)
  804ff4:	003c5d06 	br	80416c <_dtoa_r+0x324>
  804ff8:	d8c00a17 	ldw	r3,40(sp)
  804ffc:	d9000b17 	ldw	r4,44(sp)
  805000:	dcc00a15 	stw	r19,40(sp)
  805004:	98c5c83a 	sub	r2,r19,r3
  805008:	2089883a 	add	r4,r4,r2
  80500c:	d9000b15 	stw	r4,44(sp)
  805010:	0027883a 	mov	r19,zero
  805014:	003df206 	br	8047e0 <_dtoa_r+0x998>
  805018:	d9000317 	ldw	r4,12(sp)
  80501c:	8829883a 	mov	r20,r17
  805020:	04800084 	movi	r18,2
  805024:	d9001015 	stw	r4,64(sp)
  805028:	003c8106 	br	804230 <_dtoa_r+0x3e8>
  80502c:	04800044 	movi	r18,1
  805030:	dc800e15 	stw	r18,56(sp)
  805034:	dc800915 	stw	r18,36(sp)
  805038:	dc802115 	stw	r18,132(sp)
  80503c:	003f1206 	br	804c88 <_dtoa_r+0xe40>
  805040:	d8800617 	ldw	r2,24(sp)
  805044:	00abc83a 	sub	r21,zero,r2
  805048:	a800a426 	beq	r21,zero,8052dc <_dtoa_r+0x1494>
  80504c:	a88003cc 	andi	r2,r21,15
  805050:	100490fa 	slli	r2,r2,3
  805054:	00c02074 	movhi	r3,129
  805058:	18fcfc04 	addi	r3,r3,-3088
  80505c:	d9000317 	ldw	r4,12(sp)
  805060:	1885883a 	add	r2,r3,r2
  805064:	11800017 	ldw	r6,0(r2)
  805068:	11c00117 	ldw	r7,4(r2)
  80506c:	a82bd13a 	srai	r21,r21,4
  805070:	880b883a 	mov	r5,r17
  805074:	0800ff80 	call	800ff8 <__muldf3>
  805078:	1027883a 	mov	r19,r2
  80507c:	1829883a 	mov	r20,r3
  805080:	a800e826 	beq	r21,zero,805424 <_dtoa_r+0x15dc>
  805084:	05802074 	movhi	r22,129
  805088:	b5bcf204 	addi	r22,r22,-3128
  80508c:	04800084 	movi	r18,2
  805090:	a980004c 	andi	r6,r21,1
  805094:	1009883a 	mov	r4,r2
  805098:	a82bd07a 	srai	r21,r21,1
  80509c:	180b883a 	mov	r5,r3
  8050a0:	30000426 	beq	r6,zero,8050b4 <_dtoa_r+0x126c>
  8050a4:	b1800017 	ldw	r6,0(r22)
  8050a8:	b1c00117 	ldw	r7,4(r22)
  8050ac:	94800044 	addi	r18,r18,1
  8050b0:	0800ff80 	call	800ff8 <__muldf3>
  8050b4:	b5800204 	addi	r22,r22,8
  8050b8:	a83ff51e 	bne	r21,zero,805090 <_dtoa_r+0x1248>
  8050bc:	1027883a 	mov	r19,r2
  8050c0:	1829883a 	mov	r20,r3
  8050c4:	003c7306 	br	804294 <_dtoa_r+0x44c>
  8050c8:	21000044 	addi	r4,r4,1
  8050cc:	11000005 	stb	r4,0(r2)
  8050d0:	003e5c06 	br	804a44 <_dtoa_r+0xbfc>
  8050d4:	a9400117 	ldw	r5,4(r21)
  8050d8:	8009883a 	mov	r4,r16
  8050dc:	08071a00 	call	8071a0 <_Balloc>
  8050e0:	a9800417 	ldw	r6,16(r21)
  8050e4:	11000304 	addi	r4,r2,12
  8050e8:	a9400304 	addi	r5,r21,12
  8050ec:	31800084 	addi	r6,r6,2
  8050f0:	318d883a 	add	r6,r6,r6
  8050f4:	318d883a 	add	r6,r6,r6
  8050f8:	1023883a 	mov	r17,r2
  8050fc:	0806ea40 	call	806ea4 <memcpy>
  805100:	8009883a 	mov	r4,r16
  805104:	880b883a 	mov	r5,r17
  805108:	01800044 	movi	r6,1
  80510c:	08078e80 	call	8078e8 <__lshift>
  805110:	1027883a 	mov	r19,r2
  805114:	003e8f06 	br	804b54 <_dtoa_r+0xd0c>
  805118:	b807883a 	mov	r3,r23
  80511c:	00800e44 	movi	r2,57
  805120:	ddc00717 	ldw	r23,28(sp)
  805124:	18809026 	beq	r3,r2,805368 <_dtoa_r+0x1520>
  805128:	18c00044 	addi	r3,r3,1
  80512c:	003f2b06 	br	804ddc <_dtoa_r+0xf94>
  805130:	b807883a 	mov	r3,r23
  805134:	982b883a 	mov	r21,r19
  805138:	ddc00717 	ldw	r23,28(sp)
  80513c:	003e2406 	br	8049d0 <_dtoa_r+0xb88>
  805140:	0029883a 	mov	r20,zero
  805144:	002b883a 	mov	r21,zero
  805148:	003f7206 	br	804f14 <_dtoa_r+0x10cc>
  80514c:	593fffc4 	addi	r4,r11,-1
  805150:	200490fa 	slli	r2,r4,3
  805154:	00c02074 	movhi	r3,129
  805158:	18fcfc04 	addi	r3,r3,-3088
  80515c:	d9001015 	stw	r4,64(sp)
  805160:	1885883a 	add	r2,r3,r2
  805164:	11000017 	ldw	r4,0(r2)
  805168:	11400117 	ldw	r5,4(r2)
  80516c:	900d883a 	mov	r6,r18
  805170:	a80f883a 	mov	r7,r21
  805174:	dac01615 	stw	r11,88(sp)
  805178:	0800ff80 	call	800ff8 <__muldf3>
  80517c:	a00b883a 	mov	r5,r20
  805180:	9809883a 	mov	r4,r19
  805184:	d8c01215 	stw	r3,72(sp)
  805188:	d8801115 	stw	r2,68(sp)
  80518c:	080a1080 	call	80a108 <__fixdfsi>
  805190:	1009883a 	mov	r4,r2
  805194:	1025883a 	mov	r18,r2
  805198:	080a0340 	call	80a034 <__floatsidf>
  80519c:	9809883a 	mov	r4,r19
  8051a0:	a00b883a 	mov	r5,r20
  8051a4:	100d883a 	mov	r6,r2
  8051a8:	180f883a 	mov	r7,r3
  8051ac:	94800c04 	addi	r18,r18,48
  8051b0:	0809df80 	call	809df8 <__subdf3>
  8051b4:	bc800005 	stb	r18,0(r23)
  8051b8:	dac01617 	ldw	r11,88(sp)
  8051bc:	102b883a 	mov	r21,r2
  8051c0:	00800044 	movi	r2,1
  8051c4:	bd800044 	addi	r22,r23,1
  8051c8:	1815883a 	mov	r10,r3
  8051cc:	58802226 	beq	r11,r2,805258 <_dtoa_r+0x1410>
  8051d0:	bad7883a 	add	r11,r23,r11
  8051d4:	dc001415 	stw	r16,80(sp)
  8051d8:	a805883a 	mov	r2,r21
  8051dc:	b027883a 	mov	r19,r22
  8051e0:	5821883a 	mov	r16,r11
  8051e4:	882b883a 	mov	r21,r17
  8051e8:	000d883a 	mov	r6,zero
  8051ec:	01d00934 	movhi	r7,16420
  8051f0:	1009883a 	mov	r4,r2
  8051f4:	180b883a 	mov	r5,r3
  8051f8:	0800ff80 	call	800ff8 <__muldf3>
  8051fc:	180b883a 	mov	r5,r3
  805200:	1009883a 	mov	r4,r2
  805204:	1829883a 	mov	r20,r3
  805208:	1023883a 	mov	r17,r2
  80520c:	080a1080 	call	80a108 <__fixdfsi>
  805210:	1009883a 	mov	r4,r2
  805214:	1025883a 	mov	r18,r2
  805218:	080a0340 	call	80a034 <__floatsidf>
  80521c:	8809883a 	mov	r4,r17
  805220:	a00b883a 	mov	r5,r20
  805224:	100d883a 	mov	r6,r2
  805228:	180f883a 	mov	r7,r3
  80522c:	94800c04 	addi	r18,r18,48
  805230:	0809df80 	call	809df8 <__subdf3>
  805234:	9cc00044 	addi	r19,r19,1
  805238:	9cbfffc5 	stb	r18,-1(r19)
  80523c:	9c3fea1e 	bne	r19,r16,8051e8 <_dtoa_r+0x13a0>
  805240:	1815883a 	mov	r10,r3
  805244:	d8c01017 	ldw	r3,64(sp)
  805248:	dc001417 	ldw	r16,80(sp)
  80524c:	a823883a 	mov	r17,r21
  805250:	b0ed883a 	add	r22,r22,r3
  805254:	102b883a 	mov	r21,r2
  805258:	d9001117 	ldw	r4,68(sp)
  80525c:	d9401217 	ldw	r5,72(sp)
  805260:	000d883a 	mov	r6,zero
  805264:	01cff834 	movhi	r7,16352
  805268:	da801515 	stw	r10,84(sp)
  80526c:	0809da40 	call	809da4 <__adddf3>
  805270:	da801517 	ldw	r10,84(sp)
  805274:	1009883a 	mov	r4,r2
  805278:	180b883a 	mov	r5,r3
  80527c:	500f883a 	mov	r7,r10
  805280:	a80d883a 	mov	r6,r21
  805284:	0809fd80 	call	809fd8 <__ltdf2>
  805288:	da801517 	ldw	r10,84(sp)
  80528c:	10003b0e 	bge	r2,zero,80537c <_dtoa_r+0x1534>
  805290:	d9c01317 	ldw	r7,76(sp)
  805294:	b53fffc3 	ldbu	r20,-1(r22)
  805298:	d9c00615 	stw	r7,24(sp)
  80529c:	003d3106 	br	804764 <_dtoa_r+0x91c>
  8052a0:	d8800817 	ldw	r2,32(sp)
  8052a4:	11e5c83a 	sub	r18,r2,r7
  8052a8:	0005883a 	mov	r2,zero
  8052ac:	003d5006 	br	8047f0 <_dtoa_r+0x9a8>
  8052b0:	05800044 	movi	r22,1
  8052b4:	003dc406 	br	8049c8 <_dtoa_r+0xb80>
  8052b8:	a5000044 	addi	r20,r20,1
  8052bc:	15000005 	stb	r20,0(r2)
  8052c0:	003c8206 	br	8044cc <_dtoa_r+0x684>
  8052c4:	d8800217 	ldw	r2,8(sp)
  8052c8:	00c00d84 	movi	r3,54
  8052cc:	dcc00a17 	ldw	r19,40(sp)
  8052d0:	1885c83a 	sub	r2,r3,r2
  8052d4:	dc800817 	ldw	r18,32(sp)
  8052d8:	003d4506 	br	8047f0 <_dtoa_r+0x9a8>
  8052dc:	dcc00317 	ldw	r19,12(sp)
  8052e0:	8829883a 	mov	r20,r17
  8052e4:	04800084 	movi	r18,2
  8052e8:	003bea06 	br	804294 <_dtoa_r+0x44c>
  8052ec:	d9000917 	ldw	r4,36(sp)
  8052f0:	203f1126 	beq	r4,zero,804f38 <_dtoa_r+0x10f0>
  8052f4:	d9c00e17 	ldw	r7,56(sp)
  8052f8:	01fca20e 	bge	zero,r7,804584 <_dtoa_r+0x73c>
  8052fc:	a00b883a 	mov	r5,r20
  805300:	9809883a 	mov	r4,r19
  805304:	000d883a 	mov	r6,zero
  805308:	01d00934 	movhi	r7,16420
  80530c:	0800ff80 	call	800ff8 <__muldf3>
  805310:	91000044 	addi	r4,r18,1
  805314:	1027883a 	mov	r19,r2
  805318:	1829883a 	mov	r20,r3
  80531c:	080a0340 	call	80a034 <__floatsidf>
  805320:	9809883a 	mov	r4,r19
  805324:	a00b883a 	mov	r5,r20
  805328:	100d883a 	mov	r6,r2
  80532c:	180f883a 	mov	r7,r3
  805330:	0800ff80 	call	800ff8 <__muldf3>
  805334:	1009883a 	mov	r4,r2
  805338:	180b883a 	mov	r5,r3
  80533c:	000d883a 	mov	r6,zero
  805340:	01d00734 	movhi	r7,16412
  805344:	0809da40 	call	809da4 <__adddf3>
  805348:	1025883a 	mov	r18,r2
  80534c:	d8800617 	ldw	r2,24(sp)
  805350:	057f3034 	movhi	r21,64704
  805354:	1d6b883a 	add	r21,r3,r21
  805358:	10bfffc4 	addi	r2,r2,-1
  80535c:	d8801315 	stw	r2,76(sp)
  805360:	dac00e17 	ldw	r11,56(sp)
  805364:	003be706 	br	804304 <_dtoa_r+0x4bc>
  805368:	01000e44 	movi	r4,57
  80536c:	91000005 	stb	r4,0(r18)
  805370:	95800044 	addi	r22,r18,1
  805374:	982b883a 	mov	r21,r19
  805378:	003da106 	br	804a00 <_dtoa_r+0xbb8>
  80537c:	d9801117 	ldw	r6,68(sp)
  805380:	d9c01217 	ldw	r7,72(sp)
  805384:	0009883a 	mov	r4,zero
  805388:	014ff834 	movhi	r5,16352
  80538c:	da801515 	stw	r10,84(sp)
  805390:	0809df80 	call	809df8 <__subdf3>
  805394:	da801517 	ldw	r10,84(sp)
  805398:	1009883a 	mov	r4,r2
  80539c:	180b883a 	mov	r5,r3
  8053a0:	a80d883a 	mov	r6,r21
  8053a4:	500f883a 	mov	r7,r10
  8053a8:	0809f100 	call	809f10 <__gtdf2>
  8053ac:	00bc750e 	bge	zero,r2,804584 <_dtoa_r+0x73c>
  8053b0:	01000c04 	movi	r4,48
  8053b4:	00000106 	br	8053bc <_dtoa_r+0x1574>
  8053b8:	102d883a 	mov	r22,r2
  8053bc:	b0bfffc4 	addi	r2,r22,-1
  8053c0:	10c00007 	ldb	r3,0(r2)
  8053c4:	193ffc26 	beq	r3,r4,8053b8 <_dtoa_r+0x1570>
  8053c8:	d8801317 	ldw	r2,76(sp)
  8053cc:	d8800615 	stw	r2,24(sp)
  8053d0:	003c3e06 	br	8044cc <_dtoa_r+0x684>
  8053d4:	d9001317 	ldw	r4,76(sp)
  8053d8:	df001117 	ldw	fp,68(sp)
  8053dc:	d9000615 	stw	r4,24(sp)
  8053e0:	003ce006 	br	804764 <_dtoa_r+0x91c>
  8053e4:	df001117 	ldw	fp,68(sp)
  8053e8:	dc401217 	ldw	r17,72(sp)
  8053ec:	003c6506 	br	804584 <_dtoa_r+0x73c>
  8053f0:	103e7a1e 	bne	r2,zero,804ddc <_dtoa_r+0xf94>
  8053f4:	1880004c 	andi	r2,r3,1
  8053f8:	103e7826 	beq	r2,zero,804ddc <_dtoa_r+0xf94>
  8053fc:	003e7406 	br	804dd0 <_dtoa_r+0xf88>
  805400:	8009883a 	mov	r4,r16
  805404:	a80b883a 	mov	r5,r21
  805408:	01800284 	movi	r6,10
  80540c:	000f883a 	mov	r7,zero
  805410:	08072700 	call	807270 <__multadd>
  805414:	d9000e17 	ldw	r4,56(sp)
  805418:	102b883a 	mov	r21,r2
  80541c:	d9000915 	stw	r4,36(sp)
  805420:	003d5106 	br	804968 <_dtoa_r+0xb20>
  805424:	04800084 	movi	r18,2
  805428:	003b9a06 	br	804294 <_dtoa_r+0x44c>
  80542c:	d8c01317 	ldw	r3,76(sp)
  805430:	d8c00615 	stw	r3,24(sp)
  805434:	003ccb06 	br	804764 <_dtoa_r+0x91c>
  805438:	d8c01317 	ldw	r3,76(sp)
  80543c:	d8c00615 	stw	r3,24(sp)
  805440:	003c2206 	br	8044cc <_dtoa_r+0x684>
  805444:	20fd3826 	beq	r4,r3,804928 <_dtoa_r+0xae0>
  805448:	00c00f04 	movi	r3,60
  80544c:	1885c83a 	sub	r2,r3,r2
  805450:	003da906 	br	804af8 <_dtoa_r+0xcb0>
  805454:	000b883a 	mov	r5,zero
  805458:	003b5406 	br	8041ac <_dtoa_r+0x364>
  80545c:	04c00044 	movi	r19,1
  805460:	003b3b06 	br	804150 <_dtoa_r+0x308>

00805464 <_fflush_r>:
  805464:	defffb04 	addi	sp,sp,-20
  805468:	dcc00315 	stw	r19,12(sp)
  80546c:	dc400115 	stw	r17,4(sp)
  805470:	dfc00415 	stw	ra,16(sp)
  805474:	dc800215 	stw	r18,8(sp)
  805478:	dc000015 	stw	r16,0(sp)
  80547c:	2027883a 	mov	r19,r4
  805480:	2823883a 	mov	r17,r5
  805484:	20000226 	beq	r4,zero,805490 <_fflush_r+0x2c>
  805488:	20800e17 	ldw	r2,56(r4)
  80548c:	10005726 	beq	r2,zero,8055ec <_fflush_r+0x188>
  805490:	8880030b 	ldhu	r2,12(r17)
  805494:	10c0020c 	andi	r3,r2,8
  805498:	18ffffcc 	andi	r3,r3,65535
  80549c:	18e0001c 	xori	r3,r3,32768
  8054a0:	18e00004 	addi	r3,r3,-32768
  8054a4:	1800311e 	bne	r3,zero,80556c <_fflush_r+0x108>
  8054a8:	89000117 	ldw	r4,4(r17)
  8054ac:	10c20014 	ori	r3,r2,2048
  8054b0:	88c0030d 	sth	r3,12(r17)
  8054b4:	180b883a 	mov	r5,r3
  8054b8:	0100520e 	bge	zero,r4,805604 <_fflush_r+0x1a0>
  8054bc:	88c00a17 	ldw	r3,40(r17)
  8054c0:	18002226 	beq	r3,zero,80554c <_fflush_r+0xe8>
  8054c4:	1084000c 	andi	r2,r2,4096
  8054c8:	10bfffcc 	andi	r2,r2,65535
  8054cc:	10a0001c 	xori	r2,r2,32768
  8054d0:	10a00004 	addi	r2,r2,-32768
  8054d4:	10004e26 	beq	r2,zero,805610 <_fflush_r+0x1ac>
  8054d8:	8c001417 	ldw	r16,80(r17)
  8054dc:	2940010c 	andi	r5,r5,4
  8054e0:	297fffcc 	andi	r5,r5,65535
  8054e4:	2960001c 	xori	r5,r5,32768
  8054e8:	29600004 	addi	r5,r5,-32768
  8054ec:	28000626 	beq	r5,zero,805508 <_fflush_r+0xa4>
  8054f0:	89000117 	ldw	r4,4(r17)
  8054f4:	88800c17 	ldw	r2,48(r17)
  8054f8:	8121c83a 	sub	r16,r16,r4
  8054fc:	10000226 	beq	r2,zero,805508 <_fflush_r+0xa4>
  805500:	88800f17 	ldw	r2,60(r17)
  805504:	80a1c83a 	sub	r16,r16,r2
  805508:	89400717 	ldw	r5,28(r17)
  80550c:	9809883a 	mov	r4,r19
  805510:	800d883a 	mov	r6,r16
  805514:	000f883a 	mov	r7,zero
  805518:	183ee83a 	callr	r3
  80551c:	8080281e 	bne	r16,r2,8055c0 <_fflush_r+0x15c>
  805520:	8880030b 	ldhu	r2,12(r17)
  805524:	88c00417 	ldw	r3,16(r17)
  805528:	88000115 	stw	zero,4(r17)
  80552c:	113dffcc 	andi	r4,r2,63487
  805530:	1084000c 	andi	r2,r2,4096
  805534:	10bfffcc 	andi	r2,r2,65535
  805538:	10a0001c 	xori	r2,r2,32768
  80553c:	8900030d 	sth	r4,12(r17)
  805540:	88c00015 	stw	r3,0(r17)
  805544:	10a00004 	addi	r2,r2,-32768
  805548:	10002c1e 	bne	r2,zero,8055fc <_fflush_r+0x198>
  80554c:	0005883a 	mov	r2,zero
  805550:	dfc00417 	ldw	ra,16(sp)
  805554:	dcc00317 	ldw	r19,12(sp)
  805558:	dc800217 	ldw	r18,8(sp)
  80555c:	dc400117 	ldw	r17,4(sp)
  805560:	dc000017 	ldw	r16,0(sp)
  805564:	dec00504 	addi	sp,sp,20
  805568:	f800283a 	ret
  80556c:	8c800417 	ldw	r18,16(r17)
  805570:	903ff626 	beq	r18,zero,80554c <_fflush_r+0xe8>
  805574:	8c000017 	ldw	r16,0(r17)
  805578:	108000cc 	andi	r2,r2,3
  80557c:	8c800015 	stw	r18,0(r17)
  805580:	84a1c83a 	sub	r16,r16,r18
  805584:	10001b1e 	bne	r2,zero,8055f4 <_fflush_r+0x190>
  805588:	88800517 	ldw	r2,20(r17)
  80558c:	88800215 	stw	r2,8(r17)
  805590:	04000316 	blt	zero,r16,8055a0 <_fflush_r+0x13c>
  805594:	003fed06 	br	80554c <_fflush_r+0xe8>
  805598:	90a5883a 	add	r18,r18,r2
  80559c:	043feb0e 	bge	zero,r16,80554c <_fflush_r+0xe8>
  8055a0:	88800917 	ldw	r2,36(r17)
  8055a4:	89400717 	ldw	r5,28(r17)
  8055a8:	800f883a 	mov	r7,r16
  8055ac:	900d883a 	mov	r6,r18
  8055b0:	9809883a 	mov	r4,r19
  8055b4:	103ee83a 	callr	r2
  8055b8:	80a1c83a 	sub	r16,r16,r2
  8055bc:	00bff616 	blt	zero,r2,805598 <_fflush_r+0x134>
  8055c0:	88c0030b 	ldhu	r3,12(r17)
  8055c4:	00bfffc4 	movi	r2,-1
  8055c8:	18c01014 	ori	r3,r3,64
  8055cc:	88c0030d 	sth	r3,12(r17)
  8055d0:	dfc00417 	ldw	ra,16(sp)
  8055d4:	dcc00317 	ldw	r19,12(sp)
  8055d8:	dc800217 	ldw	r18,8(sp)
  8055dc:	dc400117 	ldw	r17,4(sp)
  8055e0:	dc000017 	ldw	r16,0(sp)
  8055e4:	dec00504 	addi	sp,sp,20
  8055e8:	f800283a 	ret
  8055ec:	080570c0 	call	80570c <__sinit>
  8055f0:	003fa706 	br	805490 <_fflush_r+0x2c>
  8055f4:	0005883a 	mov	r2,zero
  8055f8:	003fe406 	br	80558c <_fflush_r+0x128>
  8055fc:	8c001415 	stw	r16,80(r17)
  805600:	003fd206 	br	80554c <_fflush_r+0xe8>
  805604:	88c00f17 	ldw	r3,60(r17)
  805608:	00ffac16 	blt	zero,r3,8054bc <_fflush_r+0x58>
  80560c:	003fcf06 	br	80554c <_fflush_r+0xe8>
  805610:	89400717 	ldw	r5,28(r17)
  805614:	9809883a 	mov	r4,r19
  805618:	000d883a 	mov	r6,zero
  80561c:	01c00044 	movi	r7,1
  805620:	183ee83a 	callr	r3
  805624:	1021883a 	mov	r16,r2
  805628:	00bfffc4 	movi	r2,-1
  80562c:	80800326 	beq	r16,r2,80563c <_fflush_r+0x1d8>
  805630:	8940030b 	ldhu	r5,12(r17)
  805634:	88c00a17 	ldw	r3,40(r17)
  805638:	003fa806 	br	8054dc <_fflush_r+0x78>
  80563c:	98c00017 	ldw	r3,0(r19)
  805640:	00800744 	movi	r2,29
  805644:	18bfde1e 	bne	r3,r2,8055c0 <_fflush_r+0x15c>
  805648:	003fc006 	br	80554c <_fflush_r+0xe8>

0080564c <fflush>:
  80564c:	200b883a 	mov	r5,r4
  805650:	20000426 	beq	r4,zero,805664 <fflush+0x18>
  805654:	00802074 	movhi	r2,129
  805658:	108dd804 	addi	r2,r2,14176
  80565c:	11000017 	ldw	r4,0(r2)
  805660:	08054641 	jmpi	805464 <_fflush_r>
  805664:	00802074 	movhi	r2,129
  805668:	108dd704 	addi	r2,r2,14172
  80566c:	11000017 	ldw	r4,0(r2)
  805670:	01402034 	movhi	r5,128
  805674:	29551904 	addi	r5,r5,21604
  805678:	08062ec1 	jmpi	8062ec <_fwalk_reent>

0080567c <__fp_lock>:
  80567c:	0005883a 	mov	r2,zero
  805680:	f800283a 	ret

00805684 <__fp_unlock>:
  805684:	0005883a 	mov	r2,zero
  805688:	f800283a 	ret

0080568c <_cleanup_r>:
  80568c:	01402074 	movhi	r5,129
  805690:	29635104 	addi	r5,r5,-29372
  805694:	08062441 	jmpi	806244 <_fwalk>

00805698 <__sfmoreglue>:
  805698:	defffc04 	addi	sp,sp,-16
  80569c:	dc400115 	stw	r17,4(sp)
  8056a0:	2c401724 	muli	r17,r5,92
  8056a4:	dc800215 	stw	r18,8(sp)
  8056a8:	2825883a 	mov	r18,r5
  8056ac:	89400304 	addi	r5,r17,12
  8056b0:	dc000015 	stw	r16,0(sp)
  8056b4:	dfc00315 	stw	ra,12(sp)
  8056b8:	08066280 	call	806628 <_malloc_r>
  8056bc:	1021883a 	mov	r16,r2
  8056c0:	10000726 	beq	r2,zero,8056e0 <__sfmoreglue+0x48>
  8056c4:	11000304 	addi	r4,r2,12
  8056c8:	10000015 	stw	zero,0(r2)
  8056cc:	14800115 	stw	r18,4(r2)
  8056d0:	11000215 	stw	r4,8(r2)
  8056d4:	000b883a 	mov	r5,zero
  8056d8:	880d883a 	mov	r6,r17
  8056dc:	08070c40 	call	8070c4 <memset>
  8056e0:	8005883a 	mov	r2,r16
  8056e4:	dfc00317 	ldw	ra,12(sp)
  8056e8:	dc800217 	ldw	r18,8(sp)
  8056ec:	dc400117 	ldw	r17,4(sp)
  8056f0:	dc000017 	ldw	r16,0(sp)
  8056f4:	dec00404 	addi	sp,sp,16
  8056f8:	f800283a 	ret

008056fc <_cleanup>:
  8056fc:	00802074 	movhi	r2,129
  805700:	108dd704 	addi	r2,r2,14172
  805704:	11000017 	ldw	r4,0(r2)
  805708:	080568c1 	jmpi	80568c <_cleanup_r>

0080570c <__sinit>:
  80570c:	20800e17 	ldw	r2,56(r4)
  805710:	1000401e 	bne	r2,zero,805814 <__sinit+0x108>
  805714:	21400117 	ldw	r5,4(r4)
  805718:	01802034 	movhi	r6,128
  80571c:	3195a304 	addi	r6,r6,22156
  805720:	20c00217 	ldw	r3,8(r4)
  805724:	21800f15 	stw	r6,60(r4)
  805728:	2080bb04 	addi	r2,r4,748
  80572c:	02400044 	movi	r9,1
  805730:	018000c4 	movi	r6,3
  805734:	2180b915 	stw	r6,740(r4)
  805738:	2080ba15 	stw	r2,744(r4)
  80573c:	22400e15 	stw	r9,56(r4)
  805740:	20800317 	ldw	r2,12(r4)
  805744:	2000b815 	stw	zero,736(r4)
  805748:	02002074 	movhi	r8,129
  80574c:	42220304 	addi	r8,r8,-30708
  805750:	01c02074 	movhi	r7,129
  805754:	39e21804 	addi	r7,r7,-30624
  805758:	01802074 	movhi	r6,129
  80575c:	31a23a04 	addi	r6,r6,-30488
  805760:	01002074 	movhi	r4,129
  805764:	21225104 	addi	r4,r4,-30396
  805768:	02800104 	movi	r10,4
  80576c:	28000015 	stw	zero,0(r5)
  805770:	28000115 	stw	zero,4(r5)
  805774:	28000215 	stw	zero,8(r5)
  805778:	2a80030d 	sth	r10,12(r5)
  80577c:	2800038d 	sth	zero,14(r5)
  805780:	28000415 	stw	zero,16(r5)
  805784:	28000515 	stw	zero,20(r5)
  805788:	28000615 	stw	zero,24(r5)
  80578c:	29400715 	stw	r5,28(r5)
  805790:	2a000815 	stw	r8,32(r5)
  805794:	29c00915 	stw	r7,36(r5)
  805798:	29800a15 	stw	r6,40(r5)
  80579c:	29000b15 	stw	r4,44(r5)
  8057a0:	01400284 	movi	r5,10
  8057a4:	18000015 	stw	zero,0(r3)
  8057a8:	18000115 	stw	zero,4(r3)
  8057ac:	18000215 	stw	zero,8(r3)
  8057b0:	1940030d 	sth	r5,12(r3)
  8057b4:	1a40038d 	sth	r9,14(r3)
  8057b8:	18000415 	stw	zero,16(r3)
  8057bc:	18000515 	stw	zero,20(r3)
  8057c0:	18000615 	stw	zero,24(r3)
  8057c4:	18c00715 	stw	r3,28(r3)
  8057c8:	1a000815 	stw	r8,32(r3)
  8057cc:	19c00915 	stw	r7,36(r3)
  8057d0:	19800a15 	stw	r6,40(r3)
  8057d4:	19000b15 	stw	r4,44(r3)
  8057d8:	00c00484 	movi	r3,18
  8057dc:	10c0030d 	sth	r3,12(r2)
  8057e0:	00c00084 	movi	r3,2
  8057e4:	10000015 	stw	zero,0(r2)
  8057e8:	10000115 	stw	zero,4(r2)
  8057ec:	10000215 	stw	zero,8(r2)
  8057f0:	10c0038d 	sth	r3,14(r2)
  8057f4:	10000415 	stw	zero,16(r2)
  8057f8:	10000515 	stw	zero,20(r2)
  8057fc:	10000615 	stw	zero,24(r2)
  805800:	10800715 	stw	r2,28(r2)
  805804:	12000815 	stw	r8,32(r2)
  805808:	11c00915 	stw	r7,36(r2)
  80580c:	11800a15 	stw	r6,40(r2)
  805810:	11000b15 	stw	r4,44(r2)
  805814:	f800283a 	ret

00805818 <__sfp>:
  805818:	defffc04 	addi	sp,sp,-16
  80581c:	00802074 	movhi	r2,129
  805820:	108dd704 	addi	r2,r2,14172
  805824:	dc400115 	stw	r17,4(sp)
  805828:	14400017 	ldw	r17,0(r2)
  80582c:	dc800215 	stw	r18,8(sp)
  805830:	dfc00315 	stw	ra,12(sp)
  805834:	88800e17 	ldw	r2,56(r17)
  805838:	dc000015 	stw	r16,0(sp)
  80583c:	2025883a 	mov	r18,r4
  805840:	10002826 	beq	r2,zero,8058e4 <__sfp+0xcc>
  805844:	8c40b804 	addi	r17,r17,736
  805848:	043fffc4 	movi	r16,-1
  80584c:	89400117 	ldw	r5,4(r17)
  805850:	88800217 	ldw	r2,8(r17)
  805854:	297fffc4 	addi	r5,r5,-1
  805858:	28000a16 	blt	r5,zero,805884 <__sfp+0x6c>
  80585c:	10c0030f 	ldh	r3,12(r2)
  805860:	18000c26 	beq	r3,zero,805894 <__sfp+0x7c>
  805864:	10c01a04 	addi	r3,r2,104
  805868:	00000206 	br	805874 <__sfp+0x5c>
  80586c:	19bfe90f 	ldh	r6,-92(r3)
  805870:	30000826 	beq	r6,zero,805894 <__sfp+0x7c>
  805874:	297fffc4 	addi	r5,r5,-1
  805878:	18bffd04 	addi	r2,r3,-12
  80587c:	18c01704 	addi	r3,r3,92
  805880:	2c3ffa1e 	bne	r5,r16,80586c <__sfp+0x54>
  805884:	88800017 	ldw	r2,0(r17)
  805888:	10001926 	beq	r2,zero,8058f0 <__sfp+0xd8>
  80588c:	1023883a 	mov	r17,r2
  805890:	003fee06 	br	80584c <__sfp+0x34>
  805894:	00ffffc4 	movi	r3,-1
  805898:	10c0038d 	sth	r3,14(r2)
  80589c:	00c00044 	movi	r3,1
  8058a0:	10c0030d 	sth	r3,12(r2)
  8058a4:	10000015 	stw	zero,0(r2)
  8058a8:	10000215 	stw	zero,8(r2)
  8058ac:	10000115 	stw	zero,4(r2)
  8058b0:	10000415 	stw	zero,16(r2)
  8058b4:	10000515 	stw	zero,20(r2)
  8058b8:	10000615 	stw	zero,24(r2)
  8058bc:	10000c15 	stw	zero,48(r2)
  8058c0:	10000d15 	stw	zero,52(r2)
  8058c4:	10001115 	stw	zero,68(r2)
  8058c8:	10001215 	stw	zero,72(r2)
  8058cc:	dfc00317 	ldw	ra,12(sp)
  8058d0:	dc800217 	ldw	r18,8(sp)
  8058d4:	dc400117 	ldw	r17,4(sp)
  8058d8:	dc000017 	ldw	r16,0(sp)
  8058dc:	dec00404 	addi	sp,sp,16
  8058e0:	f800283a 	ret
  8058e4:	8809883a 	mov	r4,r17
  8058e8:	080570c0 	call	80570c <__sinit>
  8058ec:	003fd506 	br	805844 <__sfp+0x2c>
  8058f0:	9009883a 	mov	r4,r18
  8058f4:	01400104 	movi	r5,4
  8058f8:	08056980 	call	805698 <__sfmoreglue>
  8058fc:	88800015 	stw	r2,0(r17)
  805900:	103fe21e 	bne	r2,zero,80588c <__sfp+0x74>
  805904:	00800304 	movi	r2,12
  805908:	90800015 	stw	r2,0(r18)
  80590c:	0005883a 	mov	r2,zero
  805910:	003fee06 	br	8058cc <__sfp+0xb4>

00805914 <__sfp_lock_acquire>:
  805914:	f800283a 	ret

00805918 <__sfp_lock_release>:
  805918:	f800283a 	ret

0080591c <__sinit_lock_acquire>:
  80591c:	f800283a 	ret

00805920 <__sinit_lock_release>:
  805920:	f800283a 	ret

00805924 <__fp_lock_all>:
  805924:	00802074 	movhi	r2,129
  805928:	108dd804 	addi	r2,r2,14176
  80592c:	11000017 	ldw	r4,0(r2)
  805930:	01402034 	movhi	r5,128
  805934:	29559f04 	addi	r5,r5,22140
  805938:	08062441 	jmpi	806244 <_fwalk>

0080593c <__fp_unlock_all>:
  80593c:	00802074 	movhi	r2,129
  805940:	108dd804 	addi	r2,r2,14176
  805944:	11000017 	ldw	r4,0(r2)
  805948:	01402034 	movhi	r5,128
  80594c:	2955a104 	addi	r5,r5,22148
  805950:	08062441 	jmpi	806244 <_fwalk>

00805954 <_malloc_trim_r>:
  805954:	defffb04 	addi	sp,sp,-20
  805958:	dcc00315 	stw	r19,12(sp)
  80595c:	dc800215 	stw	r18,8(sp)
  805960:	dc400115 	stw	r17,4(sp)
  805964:	dc000015 	stw	r16,0(sp)
  805968:	2827883a 	mov	r19,r5
  80596c:	dfc00415 	stw	ra,16(sp)
  805970:	04402074 	movhi	r17,129
  805974:	8c47e604 	addi	r17,r17,8088
  805978:	2021883a 	mov	r16,r4
  80597c:	080ad240 	call	80ad24 <__malloc_lock>
  805980:	88800217 	ldw	r2,8(r17)
  805984:	14800117 	ldw	r18,4(r2)
  805988:	00bfff04 	movi	r2,-4
  80598c:	90a4703a 	and	r18,r18,r2
  805990:	9083fbc4 	addi	r2,r18,4079
  805994:	14e7c83a 	sub	r19,r2,r19
  805998:	9826d33a 	srli	r19,r19,12
  80599c:	0083ffc4 	movi	r2,4095
  8059a0:	9cffffc4 	addi	r19,r19,-1
  8059a4:	9826933a 	slli	r19,r19,12
  8059a8:	14c0060e 	bge	r2,r19,8059c4 <_malloc_trim_r+0x70>
  8059ac:	8009883a 	mov	r4,r16
  8059b0:	000b883a 	mov	r5,zero
  8059b4:	08087a80 	call	8087a8 <_sbrk_r>
  8059b8:	88c00217 	ldw	r3,8(r17)
  8059bc:	1c87883a 	add	r3,r3,r18
  8059c0:	10c00a26 	beq	r2,r3,8059ec <_malloc_trim_r+0x98>
  8059c4:	8009883a 	mov	r4,r16
  8059c8:	080ad440 	call	80ad44 <__malloc_unlock>
  8059cc:	0005883a 	mov	r2,zero
  8059d0:	dfc00417 	ldw	ra,16(sp)
  8059d4:	dcc00317 	ldw	r19,12(sp)
  8059d8:	dc800217 	ldw	r18,8(sp)
  8059dc:	dc400117 	ldw	r17,4(sp)
  8059e0:	dc000017 	ldw	r16,0(sp)
  8059e4:	dec00504 	addi	sp,sp,20
  8059e8:	f800283a 	ret
  8059ec:	8009883a 	mov	r4,r16
  8059f0:	04cbc83a 	sub	r5,zero,r19
  8059f4:	08087a80 	call	8087a8 <_sbrk_r>
  8059f8:	00ffffc4 	movi	r3,-1
  8059fc:	10c01326 	beq	r2,r3,805a4c <_malloc_trim_r+0xf8>
  805a00:	00802074 	movhi	r2,129
  805a04:	108e0804 	addi	r2,r2,14368
  805a08:	11000017 	ldw	r4,0(r2)
  805a0c:	88c00217 	ldw	r3,8(r17)
  805a10:	94e5c83a 	sub	r18,r18,r19
  805a14:	94800054 	ori	r18,r18,1
  805a18:	24e7c83a 	sub	r19,r4,r19
  805a1c:	1c800115 	stw	r18,4(r3)
  805a20:	8009883a 	mov	r4,r16
  805a24:	14c00015 	stw	r19,0(r2)
  805a28:	080ad440 	call	80ad44 <__malloc_unlock>
  805a2c:	00800044 	movi	r2,1
  805a30:	dfc00417 	ldw	ra,16(sp)
  805a34:	dcc00317 	ldw	r19,12(sp)
  805a38:	dc800217 	ldw	r18,8(sp)
  805a3c:	dc400117 	ldw	r17,4(sp)
  805a40:	dc000017 	ldw	r16,0(sp)
  805a44:	dec00504 	addi	sp,sp,20
  805a48:	f800283a 	ret
  805a4c:	8009883a 	mov	r4,r16
  805a50:	000b883a 	mov	r5,zero
  805a54:	08087a80 	call	8087a8 <_sbrk_r>
  805a58:	88c00217 	ldw	r3,8(r17)
  805a5c:	014003c4 	movi	r5,15
  805a60:	10c9c83a 	sub	r4,r2,r3
  805a64:	293fd70e 	bge	r5,r4,8059c4 <_malloc_trim_r+0x70>
  805a68:	01402074 	movhi	r5,129
  805a6c:	294dda04 	addi	r5,r5,14184
  805a70:	29400017 	ldw	r5,0(r5)
  805a74:	21000054 	ori	r4,r4,1
  805a78:	19000115 	stw	r4,4(r3)
  805a7c:	1145c83a 	sub	r2,r2,r5
  805a80:	01402074 	movhi	r5,129
  805a84:	294e0804 	addi	r5,r5,14368
  805a88:	28800015 	stw	r2,0(r5)
  805a8c:	003fcd06 	br	8059c4 <_malloc_trim_r+0x70>

00805a90 <_free_r>:
  805a90:	defffd04 	addi	sp,sp,-12
  805a94:	dc400115 	stw	r17,4(sp)
  805a98:	dc000015 	stw	r16,0(sp)
  805a9c:	dfc00215 	stw	ra,8(sp)
  805aa0:	2821883a 	mov	r16,r5
  805aa4:	2023883a 	mov	r17,r4
  805aa8:	28004b26 	beq	r5,zero,805bd8 <_free_r+0x148>
  805aac:	080ad240 	call	80ad24 <__malloc_lock>
  805ab0:	823fff17 	ldw	r8,-4(r16)
  805ab4:	00bfff84 	movi	r2,-2
  805ab8:	81bffe04 	addi	r6,r16,-8
  805abc:	4084703a 	and	r2,r8,r2
  805ac0:	3087883a 	add	r3,r6,r2
  805ac4:	01402074 	movhi	r5,129
  805ac8:	2947e604 	addi	r5,r5,8088
  805acc:	1a400117 	ldw	r9,4(r3)
  805ad0:	29000217 	ldw	r4,8(r5)
  805ad4:	01ffff04 	movi	r7,-4
  805ad8:	49ce703a 	and	r7,r9,r7
  805adc:	20c06526 	beq	r4,r3,805c74 <_free_r+0x1e4>
  805ae0:	19c00115 	stw	r7,4(r3)
  805ae4:	4200004c 	andi	r8,r8,1
  805ae8:	40003026 	beq	r8,zero,805bac <_free_r+0x11c>
  805aec:	0009883a 	mov	r4,zero
  805af0:	19d1883a 	add	r8,r3,r7
  805af4:	42000117 	ldw	r8,4(r8)
  805af8:	4200004c 	andi	r8,r8,1
  805afc:	4000061e 	bne	r8,zero,805b18 <_free_r+0x88>
  805b00:	11c5883a 	add	r2,r2,r7
  805b04:	19c00217 	ldw	r7,8(r3)
  805b08:	20004e26 	beq	r4,zero,805c44 <_free_r+0x1b4>
  805b0c:	18c00317 	ldw	r3,12(r3)
  805b10:	38c00315 	stw	r3,12(r7)
  805b14:	19c00215 	stw	r7,8(r3)
  805b18:	11c00054 	ori	r7,r2,1
  805b1c:	3087883a 	add	r3,r6,r2
  805b20:	31c00115 	stw	r7,4(r6)
  805b24:	18800015 	stw	r2,0(r3)
  805b28:	20001a1e 	bne	r4,zero,805b94 <_free_r+0x104>
  805b2c:	00c07fc4 	movi	r3,511
  805b30:	18802e2e 	bgeu	r3,r2,805bec <_free_r+0x15c>
  805b34:	1006d27a 	srli	r3,r2,9
  805b38:	01000104 	movi	r4,4
  805b3c:	20c06636 	bltu	r4,r3,805cd8 <_free_r+0x248>
  805b40:	1008d1ba 	srli	r4,r2,6
  805b44:	21000e04 	addi	r4,r4,56
  805b48:	210f883a 	add	r7,r4,r4
  805b4c:	39cf883a 	add	r7,r7,r7
  805b50:	39cf883a 	add	r7,r7,r7
  805b54:	29cf883a 	add	r7,r5,r7
  805b58:	38c00217 	ldw	r3,8(r7)
  805b5c:	01402074 	movhi	r5,129
  805b60:	2947e604 	addi	r5,r5,8088
  805b64:	19c06126 	beq	r3,r7,805cec <_free_r+0x25c>
  805b68:	013fff04 	movi	r4,-4
  805b6c:	19400117 	ldw	r5,4(r3)
  805b70:	290a703a 	and	r5,r5,r4
  805b74:	1140022e 	bgeu	r2,r5,805b80 <_free_r+0xf0>
  805b78:	18c00217 	ldw	r3,8(r3)
  805b7c:	38fffb1e 	bne	r7,r3,805b6c <_free_r+0xdc>
  805b80:	18800317 	ldw	r2,12(r3)
  805b84:	30800315 	stw	r2,12(r6)
  805b88:	30c00215 	stw	r3,8(r6)
  805b8c:	11800215 	stw	r6,8(r2)
  805b90:	19800315 	stw	r6,12(r3)
  805b94:	8809883a 	mov	r4,r17
  805b98:	dfc00217 	ldw	ra,8(sp)
  805b9c:	dc400117 	ldw	r17,4(sp)
  805ba0:	dc000017 	ldw	r16,0(sp)
  805ba4:	dec00304 	addi	sp,sp,12
  805ba8:	080ad441 	jmpi	80ad44 <__malloc_unlock>
  805bac:	813ffe17 	ldw	r4,-8(r16)
  805bb0:	2a400204 	addi	r9,r5,8
  805bb4:	310dc83a 	sub	r6,r6,r4
  805bb8:	32000217 	ldw	r8,8(r6)
  805bbc:	1105883a 	add	r2,r2,r4
  805bc0:	42404326 	beq	r8,r9,805cd0 <_free_r+0x240>
  805bc4:	32400317 	ldw	r9,12(r6)
  805bc8:	0009883a 	mov	r4,zero
  805bcc:	42400315 	stw	r9,12(r8)
  805bd0:	4a000215 	stw	r8,8(r9)
  805bd4:	003fc606 	br	805af0 <_free_r+0x60>
  805bd8:	dfc00217 	ldw	ra,8(sp)
  805bdc:	dc400117 	ldw	r17,4(sp)
  805be0:	dc000017 	ldw	r16,0(sp)
  805be4:	dec00304 	addi	sp,sp,12
  805be8:	f800283a 	ret
  805bec:	1004d0fa 	srli	r2,r2,3
  805bf0:	02000044 	movi	r8,1
  805bf4:	29c00117 	ldw	r7,4(r5)
  805bf8:	1087883a 	add	r3,r2,r2
  805bfc:	18c7883a 	add	r3,r3,r3
  805c00:	1005d0ba 	srai	r2,r2,2
  805c04:	18c7883a 	add	r3,r3,r3
  805c08:	28c7883a 	add	r3,r5,r3
  805c0c:	19000217 	ldw	r4,8(r3)
  805c10:	4084983a 	sll	r2,r8,r2
  805c14:	30c00315 	stw	r3,12(r6)
  805c18:	31000215 	stw	r4,8(r6)
  805c1c:	11c4b03a 	or	r2,r2,r7
  805c20:	21800315 	stw	r6,12(r4)
  805c24:	8809883a 	mov	r4,r17
  805c28:	28800115 	stw	r2,4(r5)
  805c2c:	19800215 	stw	r6,8(r3)
  805c30:	dfc00217 	ldw	ra,8(sp)
  805c34:	dc400117 	ldw	r17,4(sp)
  805c38:	dc000017 	ldw	r16,0(sp)
  805c3c:	dec00304 	addi	sp,sp,12
  805c40:	080ad441 	jmpi	80ad44 <__malloc_unlock>
  805c44:	02002074 	movhi	r8,129
  805c48:	4207e804 	addi	r8,r8,8096
  805c4c:	3a3faf1e 	bne	r7,r8,805b0c <_free_r+0x7c>
  805c50:	29800515 	stw	r6,20(r5)
  805c54:	29800415 	stw	r6,16(r5)
  805c58:	11000054 	ori	r4,r2,1
  805c5c:	3087883a 	add	r3,r6,r2
  805c60:	31c00315 	stw	r7,12(r6)
  805c64:	31c00215 	stw	r7,8(r6)
  805c68:	31000115 	stw	r4,4(r6)
  805c6c:	18800015 	stw	r2,0(r3)
  805c70:	003fc806 	br	805b94 <_free_r+0x104>
  805c74:	4200004c 	andi	r8,r8,1
  805c78:	3885883a 	add	r2,r7,r2
  805c7c:	4000071e 	bne	r8,zero,805c9c <_free_r+0x20c>
  805c80:	81fffe17 	ldw	r7,-8(r16)
  805c84:	31cdc83a 	sub	r6,r6,r7
  805c88:	30c00317 	ldw	r3,12(r6)
  805c8c:	31000217 	ldw	r4,8(r6)
  805c90:	11c5883a 	add	r2,r2,r7
  805c94:	20c00315 	stw	r3,12(r4)
  805c98:	19000215 	stw	r4,8(r3)
  805c9c:	00c02074 	movhi	r3,129
  805ca0:	18cddb04 	addi	r3,r3,14188
  805ca4:	18c00017 	ldw	r3,0(r3)
  805ca8:	11000054 	ori	r4,r2,1
  805cac:	31000115 	stw	r4,4(r6)
  805cb0:	29800215 	stw	r6,8(r5)
  805cb4:	10ffb736 	bltu	r2,r3,805b94 <_free_r+0x104>
  805cb8:	00802074 	movhi	r2,129
  805cbc:	108e0004 	addi	r2,r2,14336
  805cc0:	11400017 	ldw	r5,0(r2)
  805cc4:	8809883a 	mov	r4,r17
  805cc8:	08059540 	call	805954 <_malloc_trim_r>
  805ccc:	003fb106 	br	805b94 <_free_r+0x104>
  805cd0:	01000044 	movi	r4,1
  805cd4:	003f8606 	br	805af0 <_free_r+0x60>
  805cd8:	01000504 	movi	r4,20
  805cdc:	20c00b36 	bltu	r4,r3,805d0c <_free_r+0x27c>
  805ce0:	190016c4 	addi	r4,r3,91
  805ce4:	210f883a 	add	r7,r4,r4
  805ce8:	003f9806 	br	805b4c <_free_r+0xbc>
  805cec:	2009d0ba 	srai	r4,r4,2
  805cf0:	00800044 	movi	r2,1
  805cf4:	29c00117 	ldw	r7,4(r5)
  805cf8:	1108983a 	sll	r4,r2,r4
  805cfc:	1805883a 	mov	r2,r3
  805d00:	21c8b03a 	or	r4,r4,r7
  805d04:	29000115 	stw	r4,4(r5)
  805d08:	003f9e06 	br	805b84 <_free_r+0xf4>
  805d0c:	01001504 	movi	r4,84
  805d10:	20c00436 	bltu	r4,r3,805d24 <_free_r+0x294>
  805d14:	1008d33a 	srli	r4,r2,12
  805d18:	21001b84 	addi	r4,r4,110
  805d1c:	210f883a 	add	r7,r4,r4
  805d20:	003f8a06 	br	805b4c <_free_r+0xbc>
  805d24:	01005504 	movi	r4,340
  805d28:	20c00436 	bltu	r4,r3,805d3c <_free_r+0x2ac>
  805d2c:	1008d3fa 	srli	r4,r2,15
  805d30:	21001dc4 	addi	r4,r4,119
  805d34:	210f883a 	add	r7,r4,r4
  805d38:	003f8406 	br	805b4c <_free_r+0xbc>
  805d3c:	01015504 	movi	r4,1364
  805d40:	20c00436 	bltu	r4,r3,805d54 <_free_r+0x2c4>
  805d44:	1008d4ba 	srli	r4,r2,18
  805d48:	21001f04 	addi	r4,r4,124
  805d4c:	210f883a 	add	r7,r4,r4
  805d50:	003f7e06 	br	805b4c <_free_r+0xbc>
  805d54:	01c03f04 	movi	r7,252
  805d58:	01001f84 	movi	r4,126
  805d5c:	003f7b06 	br	805b4c <_free_r+0xbc>

00805d60 <__sfvwrite_r>:
  805d60:	30800217 	ldw	r2,8(r6)
  805d64:	defff504 	addi	sp,sp,-44
  805d68:	dd400615 	stw	r21,24(sp)
  805d6c:	dd000515 	stw	r20,20(sp)
  805d70:	dc000115 	stw	r16,4(sp)
  805d74:	dfc00a15 	stw	ra,40(sp)
  805d78:	df000915 	stw	fp,36(sp)
  805d7c:	ddc00815 	stw	r23,32(sp)
  805d80:	dd800715 	stw	r22,28(sp)
  805d84:	dcc00415 	stw	r19,16(sp)
  805d88:	dc800315 	stw	r18,12(sp)
  805d8c:	dc400215 	stw	r17,8(sp)
  805d90:	3029883a 	mov	r20,r6
  805d94:	202b883a 	mov	r21,r4
  805d98:	2821883a 	mov	r16,r5
  805d9c:	10002126 	beq	r2,zero,805e24 <__sfvwrite_r+0xc4>
  805da0:	2880030b 	ldhu	r2,12(r5)
  805da4:	10c0020c 	andi	r3,r2,8
  805da8:	18ffffcc 	andi	r3,r3,65535
  805dac:	18e0001c 	xori	r3,r3,32768
  805db0:	18e00004 	addi	r3,r3,-32768
  805db4:	18002826 	beq	r3,zero,805e58 <__sfvwrite_r+0xf8>
  805db8:	28c00417 	ldw	r3,16(r5)
  805dbc:	18002626 	beq	r3,zero,805e58 <__sfvwrite_r+0xf8>
  805dc0:	10c0008c 	andi	r3,r2,2
  805dc4:	18ffffcc 	andi	r3,r3,65535
  805dc8:	18e0001c 	xori	r3,r3,32768
  805dcc:	18e00004 	addi	r3,r3,-32768
  805dd0:	a4400017 	ldw	r17,0(r20)
  805dd4:	18002b26 	beq	r3,zero,805e84 <__sfvwrite_r+0x124>
  805dd8:	0027883a 	mov	r19,zero
  805ddc:	0025883a 	mov	r18,zero
  805de0:	05810004 	movi	r22,1024
  805de4:	980d883a 	mov	r6,r19
  805de8:	a809883a 	mov	r4,r21
  805dec:	90004f26 	beq	r18,zero,805f2c <__sfvwrite_r+0x1cc>
  805df0:	900f883a 	mov	r7,r18
  805df4:	81400717 	ldw	r5,28(r16)
  805df8:	b480012e 	bgeu	r22,r18,805e00 <__sfvwrite_r+0xa0>
  805dfc:	01c10004 	movi	r7,1024
  805e00:	80800917 	ldw	r2,36(r16)
  805e04:	103ee83a 	callr	r2
  805e08:	0080540e 	bge	zero,r2,805f5c <__sfvwrite_r+0x1fc>
  805e0c:	a0c00217 	ldw	r3,8(r20)
  805e10:	98a7883a 	add	r19,r19,r2
  805e14:	90a5c83a 	sub	r18,r18,r2
  805e18:	1885c83a 	sub	r2,r3,r2
  805e1c:	a0800215 	stw	r2,8(r20)
  805e20:	103ff01e 	bne	r2,zero,805de4 <__sfvwrite_r+0x84>
  805e24:	0005883a 	mov	r2,zero
  805e28:	dfc00a17 	ldw	ra,40(sp)
  805e2c:	df000917 	ldw	fp,36(sp)
  805e30:	ddc00817 	ldw	r23,32(sp)
  805e34:	dd800717 	ldw	r22,28(sp)
  805e38:	dd400617 	ldw	r21,24(sp)
  805e3c:	dd000517 	ldw	r20,20(sp)
  805e40:	dcc00417 	ldw	r19,16(sp)
  805e44:	dc800317 	ldw	r18,12(sp)
  805e48:	dc400217 	ldw	r17,8(sp)
  805e4c:	dc000117 	ldw	r16,4(sp)
  805e50:	dec00b04 	addi	sp,sp,44
  805e54:	f800283a 	ret
  805e58:	a809883a 	mov	r4,r21
  805e5c:	800b883a 	mov	r5,r16
  805e60:	0803acc0 	call	803acc <__swsetup_r>
  805e64:	1000f01e 	bne	r2,zero,806228 <__sfvwrite_r+0x4c8>
  805e68:	8080030b 	ldhu	r2,12(r16)
  805e6c:	a4400017 	ldw	r17,0(r20)
  805e70:	10c0008c 	andi	r3,r2,2
  805e74:	18ffffcc 	andi	r3,r3,65535
  805e78:	18e0001c 	xori	r3,r3,32768
  805e7c:	18e00004 	addi	r3,r3,-32768
  805e80:	183fd51e 	bne	r3,zero,805dd8 <__sfvwrite_r+0x78>
  805e84:	10c0004c 	andi	r3,r2,1
  805e88:	002d883a 	mov	r22,zero
  805e8c:	1800381e 	bne	r3,zero,805f70 <__sfvwrite_r+0x210>
  805e90:	0025883a 	mov	r18,zero
  805e94:	90002126 	beq	r18,zero,805f1c <__sfvwrite_r+0x1bc>
  805e98:	10c0800c 	andi	r3,r2,512
  805e9c:	18ffffcc 	andi	r3,r3,65535
  805ea0:	18e0001c 	xori	r3,r3,32768
  805ea4:	18e00004 	addi	r3,r3,-32768
  805ea8:	84c00217 	ldw	r19,8(r16)
  805eac:	18006b26 	beq	r3,zero,80605c <__sfvwrite_r+0x2fc>
  805eb0:	980f883a 	mov	r7,r19
  805eb4:	94c08636 	bltu	r18,r19,8060d0 <__sfvwrite_r+0x370>
  805eb8:	10c1200c 	andi	r3,r2,1152
  805ebc:	18009f1e 	bne	r3,zero,80613c <__sfvwrite_r+0x3dc>
  805ec0:	81000017 	ldw	r4,0(r16)
  805ec4:	982f883a 	mov	r23,r19
  805ec8:	9039883a 	mov	fp,r18
  805ecc:	9027883a 	mov	r19,r18
  805ed0:	380d883a 	mov	r6,r7
  805ed4:	b00b883a 	mov	r5,r22
  805ed8:	d9c00015 	stw	r7,0(sp)
  805edc:	0806f9c0 	call	806f9c <memmove>
  805ee0:	d9c00017 	ldw	r7,0(sp)
  805ee4:	81000217 	ldw	r4,8(r16)
  805ee8:	80800017 	ldw	r2,0(r16)
  805eec:	25efc83a 	sub	r23,r4,r23
  805ef0:	11cf883a 	add	r7,r2,r7
  805ef4:	85c00215 	stw	r23,8(r16)
  805ef8:	81c00015 	stw	r7,0(r16)
  805efc:	a0800217 	ldw	r2,8(r20)
  805f00:	b72d883a 	add	r22,r22,fp
  805f04:	9725c83a 	sub	r18,r18,fp
  805f08:	14e7c83a 	sub	r19,r2,r19
  805f0c:	a4c00215 	stw	r19,8(r20)
  805f10:	983fc426 	beq	r19,zero,805e24 <__sfvwrite_r+0xc4>
  805f14:	8080030b 	ldhu	r2,12(r16)
  805f18:	903fdf1e 	bne	r18,zero,805e98 <__sfvwrite_r+0x138>
  805f1c:	8d800017 	ldw	r22,0(r17)
  805f20:	8c800117 	ldw	r18,4(r17)
  805f24:	8c400204 	addi	r17,r17,8
  805f28:	003fda06 	br	805e94 <__sfvwrite_r+0x134>
  805f2c:	8cc00017 	ldw	r19,0(r17)
  805f30:	8c800117 	ldw	r18,4(r17)
  805f34:	8c400204 	addi	r17,r17,8
  805f38:	003faa06 	br	805de4 <__sfvwrite_r+0x84>
  805f3c:	08081480 	call	808148 <_realloc_r>
  805f40:	102f883a 	mov	r23,r2
  805f44:	10009f1e 	bne	r2,zero,8061c4 <__sfvwrite_r+0x464>
  805f48:	81400417 	ldw	r5,16(r16)
  805f4c:	a809883a 	mov	r4,r21
  805f50:	0805a900 	call	805a90 <_free_r>
  805f54:	00800304 	movi	r2,12
  805f58:	a8800015 	stw	r2,0(r21)
  805f5c:	80c0030b 	ldhu	r3,12(r16)
  805f60:	00bfffc4 	movi	r2,-1
  805f64:	18c01014 	ori	r3,r3,64
  805f68:	80c0030d 	sth	r3,12(r16)
  805f6c:	003fae06 	br	805e28 <__sfvwrite_r+0xc8>
  805f70:	0007883a 	mov	r3,zero
  805f74:	0039883a 	mov	fp,zero
  805f78:	0025883a 	mov	r18,zero
  805f7c:	90001e26 	beq	r18,zero,805ff8 <__sfvwrite_r+0x298>
  805f80:	18006526 	beq	r3,zero,806118 <__sfvwrite_r+0x3b8>
  805f84:	b02f883a 	mov	r23,r22
  805f88:	9580012e 	bgeu	r18,r22,805f90 <__sfvwrite_r+0x230>
  805f8c:	902f883a 	mov	r23,r18
  805f90:	81000017 	ldw	r4,0(r16)
  805f94:	80800417 	ldw	r2,16(r16)
  805f98:	84c00217 	ldw	r19,8(r16)
  805f9c:	81c00517 	ldw	r7,20(r16)
  805fa0:	1100022e 	bgeu	r2,r4,805fac <__sfvwrite_r+0x24c>
  805fa4:	99e7883a 	add	r19,r19,r7
  805fa8:	9dc01816 	blt	r19,r23,80600c <__sfvwrite_r+0x2ac>
  805fac:	b9c03b16 	blt	r23,r7,80609c <__sfvwrite_r+0x33c>
  805fb0:	80800917 	ldw	r2,36(r16)
  805fb4:	81400717 	ldw	r5,28(r16)
  805fb8:	a809883a 	mov	r4,r21
  805fbc:	d8c00015 	stw	r3,0(sp)
  805fc0:	e00d883a 	mov	r6,fp
  805fc4:	103ee83a 	callr	r2
  805fc8:	1027883a 	mov	r19,r2
  805fcc:	d8c00017 	ldw	r3,0(sp)
  805fd0:	00bfe20e 	bge	zero,r2,805f5c <__sfvwrite_r+0x1fc>
  805fd4:	b4edc83a 	sub	r22,r22,r19
  805fd8:	b0001a26 	beq	r22,zero,806044 <__sfvwrite_r+0x2e4>
  805fdc:	a0800217 	ldw	r2,8(r20)
  805fe0:	e4f9883a 	add	fp,fp,r19
  805fe4:	94e5c83a 	sub	r18,r18,r19
  805fe8:	14e7c83a 	sub	r19,r2,r19
  805fec:	a4c00215 	stw	r19,8(r20)
  805ff0:	983f8c26 	beq	r19,zero,805e24 <__sfvwrite_r+0xc4>
  805ff4:	903fe21e 	bne	r18,zero,805f80 <__sfvwrite_r+0x220>
  805ff8:	8f000017 	ldw	fp,0(r17)
  805ffc:	8c800117 	ldw	r18,4(r17)
  806000:	0007883a 	mov	r3,zero
  806004:	8c400204 	addi	r17,r17,8
  806008:	003fdc06 	br	805f7c <__sfvwrite_r+0x21c>
  80600c:	e00b883a 	mov	r5,fp
  806010:	980d883a 	mov	r6,r19
  806014:	d8c00015 	stw	r3,0(sp)
  806018:	0806f9c0 	call	806f9c <memmove>
  80601c:	80800017 	ldw	r2,0(r16)
  806020:	a809883a 	mov	r4,r21
  806024:	800b883a 	mov	r5,r16
  806028:	14c5883a 	add	r2,r2,r19
  80602c:	80800015 	stw	r2,0(r16)
  806030:	08054640 	call	805464 <_fflush_r>
  806034:	d8c00017 	ldw	r3,0(sp)
  806038:	103fc81e 	bne	r2,zero,805f5c <__sfvwrite_r+0x1fc>
  80603c:	b4edc83a 	sub	r22,r22,r19
  806040:	b03fe61e 	bne	r22,zero,805fdc <__sfvwrite_r+0x27c>
  806044:	a809883a 	mov	r4,r21
  806048:	800b883a 	mov	r5,r16
  80604c:	08054640 	call	805464 <_fflush_r>
  806050:	103fc21e 	bne	r2,zero,805f5c <__sfvwrite_r+0x1fc>
  806054:	0007883a 	mov	r3,zero
  806058:	003fe006 	br	805fdc <__sfvwrite_r+0x27c>
  80605c:	81000017 	ldw	r4,0(r16)
  806060:	80800417 	ldw	r2,16(r16)
  806064:	1100022e 	bgeu	r2,r4,806070 <__sfvwrite_r+0x310>
  806068:	9839883a 	mov	fp,r19
  80606c:	9c806036 	bltu	r19,r18,8061f0 <__sfvwrite_r+0x490>
  806070:	81c00517 	ldw	r7,20(r16)
  806074:	91c01c36 	bltu	r18,r7,8060e8 <__sfvwrite_r+0x388>
  806078:	80800917 	ldw	r2,36(r16)
  80607c:	81400717 	ldw	r5,28(r16)
  806080:	a809883a 	mov	r4,r21
  806084:	b00d883a 	mov	r6,r22
  806088:	103ee83a 	callr	r2
  80608c:	1027883a 	mov	r19,r2
  806090:	00bfb20e 	bge	zero,r2,805f5c <__sfvwrite_r+0x1fc>
  806094:	1039883a 	mov	fp,r2
  806098:	003f9806 	br	805efc <__sfvwrite_r+0x19c>
  80609c:	b80d883a 	mov	r6,r23
  8060a0:	e00b883a 	mov	r5,fp
  8060a4:	d8c00015 	stw	r3,0(sp)
  8060a8:	0806f9c0 	call	806f9c <memmove>
  8060ac:	80800217 	ldw	r2,8(r16)
  8060b0:	81000017 	ldw	r4,0(r16)
  8060b4:	b827883a 	mov	r19,r23
  8060b8:	15c5c83a 	sub	r2,r2,r23
  8060bc:	25ef883a 	add	r23,r4,r23
  8060c0:	80800215 	stw	r2,8(r16)
  8060c4:	85c00015 	stw	r23,0(r16)
  8060c8:	d8c00017 	ldw	r3,0(sp)
  8060cc:	003fc106 	br	805fd4 <__sfvwrite_r+0x274>
  8060d0:	81000017 	ldw	r4,0(r16)
  8060d4:	902f883a 	mov	r23,r18
  8060d8:	9039883a 	mov	fp,r18
  8060dc:	9027883a 	mov	r19,r18
  8060e0:	900f883a 	mov	r7,r18
  8060e4:	003f7a06 	br	805ed0 <__sfvwrite_r+0x170>
  8060e8:	b00b883a 	mov	r5,r22
  8060ec:	900d883a 	mov	r6,r18
  8060f0:	0806f9c0 	call	806f9c <memmove>
  8060f4:	80c00217 	ldw	r3,8(r16)
  8060f8:	80800017 	ldw	r2,0(r16)
  8060fc:	9027883a 	mov	r19,r18
  806100:	1c87c83a 	sub	r3,r3,r18
  806104:	1485883a 	add	r2,r2,r18
  806108:	80c00215 	stw	r3,8(r16)
  80610c:	80800015 	stw	r2,0(r16)
  806110:	9039883a 	mov	fp,r18
  806114:	003f7906 	br	805efc <__sfvwrite_r+0x19c>
  806118:	e009883a 	mov	r4,fp
  80611c:	01400284 	movi	r5,10
  806120:	900d883a 	mov	r6,r18
  806124:	0806dac0 	call	806dac <memchr>
  806128:	10003c26 	beq	r2,zero,80621c <__sfvwrite_r+0x4bc>
  80612c:	15800044 	addi	r22,r2,1
  806130:	b72dc83a 	sub	r22,r22,fp
  806134:	00c00044 	movi	r3,1
  806138:	003f9206 	br	805f84 <__sfvwrite_r+0x224>
  80613c:	81000517 	ldw	r4,20(r16)
  806140:	81400417 	ldw	r5,16(r16)
  806144:	80c00017 	ldw	r3,0(r16)
  806148:	210d883a 	add	r6,r4,r4
  80614c:	3109883a 	add	r4,r6,r4
  806150:	2026d7fa 	srli	r19,r4,31
  806154:	1979c83a 	sub	fp,r3,r5
  806158:	e1800044 	addi	r6,fp,1
  80615c:	9909883a 	add	r4,r19,r4
  806160:	2027d07a 	srai	r19,r4,1
  806164:	3489883a 	add	r4,r6,r18
  806168:	980d883a 	mov	r6,r19
  80616c:	9900022e 	bgeu	r19,r4,806178 <__sfvwrite_r+0x418>
  806170:	2027883a 	mov	r19,r4
  806174:	200d883a 	mov	r6,r4
  806178:	1081000c 	andi	r2,r2,1024
  80617c:	10bfffcc 	andi	r2,r2,65535
  806180:	10a0001c 	xori	r2,r2,32768
  806184:	10a00004 	addi	r2,r2,-32768
  806188:	a809883a 	mov	r4,r21
  80618c:	103f6b26 	beq	r2,zero,805f3c <__sfvwrite_r+0x1dc>
  806190:	300b883a 	mov	r5,r6
  806194:	08066280 	call	806628 <_malloc_r>
  806198:	102f883a 	mov	r23,r2
  80619c:	103f6d26 	beq	r2,zero,805f54 <__sfvwrite_r+0x1f4>
  8061a0:	81400417 	ldw	r5,16(r16)
  8061a4:	1009883a 	mov	r4,r2
  8061a8:	e00d883a 	mov	r6,fp
  8061ac:	0806ea40 	call	806ea4 <memcpy>
  8061b0:	8080030b 	ldhu	r2,12(r16)
  8061b4:	00fedfc4 	movi	r3,-1153
  8061b8:	10c4703a 	and	r2,r2,r3
  8061bc:	10802014 	ori	r2,r2,128
  8061c0:	8080030d 	sth	r2,12(r16)
  8061c4:	bf09883a 	add	r4,r23,fp
  8061c8:	9f07c83a 	sub	r3,r19,fp
  8061cc:	85c00415 	stw	r23,16(r16)
  8061d0:	84c00515 	stw	r19,20(r16)
  8061d4:	81000015 	stw	r4,0(r16)
  8061d8:	902f883a 	mov	r23,r18
  8061dc:	80c00215 	stw	r3,8(r16)
  8061e0:	9039883a 	mov	fp,r18
  8061e4:	9027883a 	mov	r19,r18
  8061e8:	900f883a 	mov	r7,r18
  8061ec:	003f3806 	br	805ed0 <__sfvwrite_r+0x170>
  8061f0:	b00b883a 	mov	r5,r22
  8061f4:	980d883a 	mov	r6,r19
  8061f8:	0806f9c0 	call	806f9c <memmove>
  8061fc:	80800017 	ldw	r2,0(r16)
  806200:	a809883a 	mov	r4,r21
  806204:	800b883a 	mov	r5,r16
  806208:	14c5883a 	add	r2,r2,r19
  80620c:	80800015 	stw	r2,0(r16)
  806210:	08054640 	call	805464 <_fflush_r>
  806214:	103f3926 	beq	r2,zero,805efc <__sfvwrite_r+0x19c>
  806218:	003f5006 	br	805f5c <__sfvwrite_r+0x1fc>
  80621c:	95800044 	addi	r22,r18,1
  806220:	00c00044 	movi	r3,1
  806224:	003f5706 	br	805f84 <__sfvwrite_r+0x224>
  806228:	80c0030b 	ldhu	r3,12(r16)
  80622c:	00bfffc4 	movi	r2,-1
  806230:	18c01014 	ori	r3,r3,64
  806234:	80c0030d 	sth	r3,12(r16)
  806238:	00c00244 	movi	r3,9
  80623c:	a8c00015 	stw	r3,0(r21)
  806240:	003ef906 	br	805e28 <__sfvwrite_r+0xc8>

00806244 <_fwalk>:
  806244:	defff904 	addi	sp,sp,-28
  806248:	dcc00315 	stw	r19,12(sp)
  80624c:	24c0b804 	addi	r19,r4,736
  806250:	dd400515 	stw	r21,20(sp)
  806254:	dd000415 	stw	r20,16(sp)
  806258:	dfc00615 	stw	ra,24(sp)
  80625c:	dc800215 	stw	r18,8(sp)
  806260:	dc400115 	stw	r17,4(sp)
  806264:	dc000015 	stw	r16,0(sp)
  806268:	282b883a 	mov	r21,r5
  80626c:	0029883a 	mov	r20,zero
  806270:	08059140 	call	805914 <__sfp_lock_acquire>
  806274:	98001226 	beq	r19,zero,8062c0 <_fwalk+0x7c>
  806278:	04bfffc4 	movi	r18,-1
  80627c:	9c400117 	ldw	r17,4(r19)
  806280:	9c000217 	ldw	r16,8(r19)
  806284:	8c7fffc4 	addi	r17,r17,-1
  806288:	88000b16 	blt	r17,zero,8062b8 <_fwalk+0x74>
  80628c:	84000304 	addi	r16,r16,12
  806290:	80c0000f 	ldh	r3,0(r16)
  806294:	8c7fffc4 	addi	r17,r17,-1
  806298:	813ffd04 	addi	r4,r16,-12
  80629c:	18000426 	beq	r3,zero,8062b0 <_fwalk+0x6c>
  8062a0:	80c0008f 	ldh	r3,2(r16)
  8062a4:	1c800226 	beq	r3,r18,8062b0 <_fwalk+0x6c>
  8062a8:	a83ee83a 	callr	r21
  8062ac:	a0a8b03a 	or	r20,r20,r2
  8062b0:	84001704 	addi	r16,r16,92
  8062b4:	8cbff61e 	bne	r17,r18,806290 <_fwalk+0x4c>
  8062b8:	9cc00017 	ldw	r19,0(r19)
  8062bc:	983fef1e 	bne	r19,zero,80627c <_fwalk+0x38>
  8062c0:	08059180 	call	805918 <__sfp_lock_release>
  8062c4:	a005883a 	mov	r2,r20
  8062c8:	dfc00617 	ldw	ra,24(sp)
  8062cc:	dd400517 	ldw	r21,20(sp)
  8062d0:	dd000417 	ldw	r20,16(sp)
  8062d4:	dcc00317 	ldw	r19,12(sp)
  8062d8:	dc800217 	ldw	r18,8(sp)
  8062dc:	dc400117 	ldw	r17,4(sp)
  8062e0:	dc000017 	ldw	r16,0(sp)
  8062e4:	dec00704 	addi	sp,sp,28
  8062e8:	f800283a 	ret

008062ec <_fwalk_reent>:
  8062ec:	defff804 	addi	sp,sp,-32
  8062f0:	dcc00315 	stw	r19,12(sp)
  8062f4:	24c0b804 	addi	r19,r4,736
  8062f8:	dd800615 	stw	r22,24(sp)
  8062fc:	dd400515 	stw	r21,20(sp)
  806300:	dd000415 	stw	r20,16(sp)
  806304:	dfc00715 	stw	ra,28(sp)
  806308:	dc800215 	stw	r18,8(sp)
  80630c:	dc400115 	stw	r17,4(sp)
  806310:	dc000015 	stw	r16,0(sp)
  806314:	2029883a 	mov	r20,r4
  806318:	282b883a 	mov	r21,r5
  80631c:	002d883a 	mov	r22,zero
  806320:	08059140 	call	805914 <__sfp_lock_acquire>
  806324:	98001326 	beq	r19,zero,806374 <_fwalk_reent+0x88>
  806328:	04bfffc4 	movi	r18,-1
  80632c:	9c400117 	ldw	r17,4(r19)
  806330:	9c000217 	ldw	r16,8(r19)
  806334:	8c7fffc4 	addi	r17,r17,-1
  806338:	88000c16 	blt	r17,zero,80636c <_fwalk_reent+0x80>
  80633c:	84000304 	addi	r16,r16,12
  806340:	80c0000f 	ldh	r3,0(r16)
  806344:	8c7fffc4 	addi	r17,r17,-1
  806348:	817ffd04 	addi	r5,r16,-12
  80634c:	18000526 	beq	r3,zero,806364 <_fwalk_reent+0x78>
  806350:	80c0008f 	ldh	r3,2(r16)
  806354:	a009883a 	mov	r4,r20
  806358:	1c800226 	beq	r3,r18,806364 <_fwalk_reent+0x78>
  80635c:	a83ee83a 	callr	r21
  806360:	b0acb03a 	or	r22,r22,r2
  806364:	84001704 	addi	r16,r16,92
  806368:	8cbff51e 	bne	r17,r18,806340 <_fwalk_reent+0x54>
  80636c:	9cc00017 	ldw	r19,0(r19)
  806370:	983fee1e 	bne	r19,zero,80632c <_fwalk_reent+0x40>
  806374:	08059180 	call	805918 <__sfp_lock_release>
  806378:	b005883a 	mov	r2,r22
  80637c:	dfc00717 	ldw	ra,28(sp)
  806380:	dd800617 	ldw	r22,24(sp)
  806384:	dd400517 	ldw	r21,20(sp)
  806388:	dd000417 	ldw	r20,16(sp)
  80638c:	dcc00317 	ldw	r19,12(sp)
  806390:	dc800217 	ldw	r18,8(sp)
  806394:	dc400117 	ldw	r17,4(sp)
  806398:	dc000017 	ldw	r16,0(sp)
  80639c:	dec00804 	addi	sp,sp,32
  8063a0:	f800283a 	ret

008063a4 <_setlocale_r>:
  8063a4:	defffc04 	addi	sp,sp,-16
  8063a8:	dc800215 	stw	r18,8(sp)
  8063ac:	dc400115 	stw	r17,4(sp)
  8063b0:	dc000015 	stw	r16,0(sp)
  8063b4:	dfc00315 	stw	ra,12(sp)
  8063b8:	3021883a 	mov	r16,r6
  8063bc:	2023883a 	mov	r17,r4
  8063c0:	2825883a 	mov	r18,r5
  8063c4:	30001626 	beq	r6,zero,806420 <_setlocale_r+0x7c>
  8063c8:	3009883a 	mov	r4,r6
  8063cc:	01402074 	movhi	r5,129
  8063d0:	297cd704 	addi	r5,r5,-3236
  8063d4:	080894c0 	call	80894c <strcmp>
  8063d8:	10000a1e 	bne	r2,zero,806404 <_setlocale_r+0x60>
  8063dc:	8c800c15 	stw	r18,48(r17)
  8063e0:	8c000d15 	stw	r16,52(r17)
  8063e4:	00802074 	movhi	r2,129
  8063e8:	10bcd704 	addi	r2,r2,-3236
  8063ec:	dfc00317 	ldw	ra,12(sp)
  8063f0:	dc800217 	ldw	r18,8(sp)
  8063f4:	dc400117 	ldw	r17,4(sp)
  8063f8:	dc000017 	ldw	r16,0(sp)
  8063fc:	dec00404 	addi	sp,sp,16
  806400:	f800283a 	ret
  806404:	8009883a 	mov	r4,r16
  806408:	01402074 	movhi	r5,129
  80640c:	297cc204 	addi	r5,r5,-3320
  806410:	080894c0 	call	80894c <strcmp>
  806414:	103ff126 	beq	r2,zero,8063dc <_setlocale_r+0x38>
  806418:	0005883a 	mov	r2,zero
  80641c:	003ff306 	br	8063ec <_setlocale_r+0x48>
  806420:	00802074 	movhi	r2,129
  806424:	10bcd704 	addi	r2,r2,-3236
  806428:	dfc00317 	ldw	ra,12(sp)
  80642c:	dc800217 	ldw	r18,8(sp)
  806430:	dc400117 	ldw	r17,4(sp)
  806434:	dc000017 	ldw	r16,0(sp)
  806438:	dec00404 	addi	sp,sp,16
  80643c:	f800283a 	ret

00806440 <__locale_charset>:
  806440:	00802074 	movhi	r2,129
  806444:	10bcd804 	addi	r2,r2,-3232
  806448:	f800283a 	ret

0080644c <_localeconv_r>:
  80644c:	00802074 	movhi	r2,129
  806450:	10bcdc04 	addi	r2,r2,-3216
  806454:	f800283a 	ret

00806458 <setlocale>:
  806458:	00c02074 	movhi	r3,129
  80645c:	18cdd804 	addi	r3,r3,14176
  806460:	2005883a 	mov	r2,r4
  806464:	19000017 	ldw	r4,0(r3)
  806468:	280d883a 	mov	r6,r5
  80646c:	100b883a 	mov	r5,r2
  806470:	08063a41 	jmpi	8063a4 <_setlocale_r>

00806474 <localeconv>:
  806474:	00802074 	movhi	r2,129
  806478:	10bcdc04 	addi	r2,r2,-3216
  80647c:	f800283a 	ret

00806480 <__smakebuf_r>:
  806480:	2880030b 	ldhu	r2,12(r5)
  806484:	deffed04 	addi	sp,sp,-76
  806488:	dc401015 	stw	r17,64(sp)
  80648c:	10c0008c 	andi	r3,r2,2
  806490:	18ffffcc 	andi	r3,r3,65535
  806494:	18e0001c 	xori	r3,r3,32768
  806498:	dc000f15 	stw	r16,60(sp)
  80649c:	dfc01215 	stw	ra,72(sp)
  8064a0:	dc801115 	stw	r18,68(sp)
  8064a4:	18e00004 	addi	r3,r3,-32768
  8064a8:	2821883a 	mov	r16,r5
  8064ac:	2023883a 	mov	r17,r4
  8064b0:	1800381e 	bne	r3,zero,806594 <__smakebuf_r+0x114>
  8064b4:	2940038f 	ldh	r5,14(r5)
  8064b8:	28002d16 	blt	r5,zero,806570 <__smakebuf_r+0xf0>
  8064bc:	d80d883a 	mov	r6,sp
  8064c0:	0808d580 	call	808d58 <_fstat_r>
  8064c4:	10002916 	blt	r2,zero,80656c <__smakebuf_r+0xec>
  8064c8:	d8800117 	ldw	r2,4(sp)
  8064cc:	00e00014 	movui	r3,32768
  8064d0:	10bc000c 	andi	r2,r2,61440
  8064d4:	10c03c26 	beq	r2,r3,8065c8 <__smakebuf_r+0x148>
  8064d8:	80c0030b 	ldhu	r3,12(r16)
  8064dc:	18c20014 	ori	r3,r3,2048
  8064e0:	80c0030d 	sth	r3,12(r16)
  8064e4:	00c80004 	movi	r3,8192
  8064e8:	10c00c1e 	bne	r2,r3,80651c <__smakebuf_r+0x9c>
  8064ec:	8140038f 	ldh	r5,14(r16)
  8064f0:	8809883a 	mov	r4,r17
  8064f4:	0808dc00 	call	808dc0 <_isatty_r>
  8064f8:	10000826 	beq	r2,zero,80651c <__smakebuf_r+0x9c>
  8064fc:	80c0030b 	ldhu	r3,12(r16)
  806500:	808010c4 	addi	r2,r16,67
  806504:	80800015 	stw	r2,0(r16)
  806508:	18c00054 	ori	r3,r3,1
  80650c:	80800415 	stw	r2,16(r16)
  806510:	00800044 	movi	r2,1
  806514:	80c0030d 	sth	r3,12(r16)
  806518:	80800515 	stw	r2,20(r16)
  80651c:	04810004 	movi	r18,1024
  806520:	8809883a 	mov	r4,r17
  806524:	900b883a 	mov	r5,r18
  806528:	08066280 	call	806628 <_malloc_r>
  80652c:	10003026 	beq	r2,zero,8065f0 <__smakebuf_r+0x170>
  806530:	80c0030b 	ldhu	r3,12(r16)
  806534:	01002034 	movhi	r4,128
  806538:	2115a304 	addi	r4,r4,22156
  80653c:	89000f15 	stw	r4,60(r17)
  806540:	18c02014 	ori	r3,r3,128
  806544:	80c0030d 	sth	r3,12(r16)
  806548:	80800015 	stw	r2,0(r16)
  80654c:	80800415 	stw	r2,16(r16)
  806550:	84800515 	stw	r18,20(r16)
  806554:	dfc01217 	ldw	ra,72(sp)
  806558:	dc801117 	ldw	r18,68(sp)
  80655c:	dc401017 	ldw	r17,64(sp)
  806560:	dc000f17 	ldw	r16,60(sp)
  806564:	dec01304 	addi	sp,sp,76
  806568:	f800283a 	ret
  80656c:	8080030b 	ldhu	r2,12(r16)
  806570:	10c0200c 	andi	r3,r2,128
  806574:	18ffffcc 	andi	r3,r3,65535
  806578:	18e0001c 	xori	r3,r3,32768
  80657c:	18e00004 	addi	r3,r3,-32768
  806580:	18000f1e 	bne	r3,zero,8065c0 <__smakebuf_r+0x140>
  806584:	04810004 	movi	r18,1024
  806588:	10820014 	ori	r2,r2,2048
  80658c:	8080030d 	sth	r2,12(r16)
  806590:	003fe306 	br	806520 <__smakebuf_r+0xa0>
  806594:	288010c4 	addi	r2,r5,67
  806598:	28800015 	stw	r2,0(r5)
  80659c:	28800415 	stw	r2,16(r5)
  8065a0:	00800044 	movi	r2,1
  8065a4:	28800515 	stw	r2,20(r5)
  8065a8:	dfc01217 	ldw	ra,72(sp)
  8065ac:	dc801117 	ldw	r18,68(sp)
  8065b0:	dc401017 	ldw	r17,64(sp)
  8065b4:	dc000f17 	ldw	r16,60(sp)
  8065b8:	dec01304 	addi	sp,sp,76
  8065bc:	f800283a 	ret
  8065c0:	04801004 	movi	r18,64
  8065c4:	003ff006 	br	806588 <__smakebuf_r+0x108>
  8065c8:	81000a17 	ldw	r4,40(r16)
  8065cc:	00c02074 	movhi	r3,129
  8065d0:	18e23a04 	addi	r3,r3,-30488
  8065d4:	20ffc01e 	bne	r4,r3,8064d8 <__smakebuf_r+0x58>
  8065d8:	8080030b 	ldhu	r2,12(r16)
  8065dc:	00c10004 	movi	r3,1024
  8065e0:	80c01315 	stw	r3,76(r16)
  8065e4:	10c4b03a 	or	r2,r2,r3
  8065e8:	8080030d 	sth	r2,12(r16)
  8065ec:	003fcb06 	br	80651c <__smakebuf_r+0x9c>
  8065f0:	8080030b 	ldhu	r2,12(r16)
  8065f4:	10c0800c 	andi	r3,r2,512
  8065f8:	18ffffcc 	andi	r3,r3,65535
  8065fc:	18e0001c 	xori	r3,r3,32768
  806600:	18e00004 	addi	r3,r3,-32768
  806604:	183fd31e 	bne	r3,zero,806554 <__smakebuf_r+0xd4>
  806608:	10800094 	ori	r2,r2,2
  80660c:	80c010c4 	addi	r3,r16,67
  806610:	8080030d 	sth	r2,12(r16)
  806614:	00800044 	movi	r2,1
  806618:	80c00015 	stw	r3,0(r16)
  80661c:	80c00415 	stw	r3,16(r16)
  806620:	80800515 	stw	r2,20(r16)
  806624:	003fcb06 	br	806554 <__smakebuf_r+0xd4>

00806628 <_malloc_r>:
  806628:	defff604 	addi	sp,sp,-40
  80662c:	dc800215 	stw	r18,8(sp)
  806630:	dfc00915 	stw	ra,36(sp)
  806634:	df000815 	stw	fp,32(sp)
  806638:	ddc00715 	stw	r23,28(sp)
  80663c:	dd800615 	stw	r22,24(sp)
  806640:	dd400515 	stw	r21,20(sp)
  806644:	dd000415 	stw	r20,16(sp)
  806648:	dcc00315 	stw	r19,12(sp)
  80664c:	dc400115 	stw	r17,4(sp)
  806650:	dc000015 	stw	r16,0(sp)
  806654:	288002c4 	addi	r2,r5,11
  806658:	00c00584 	movi	r3,22
  80665c:	2025883a 	mov	r18,r4
  806660:	18802b2e 	bgeu	r3,r2,806710 <_malloc_r+0xe8>
  806664:	047ffe04 	movi	r17,-8
  806668:	1462703a 	and	r17,r2,r17
  80666c:	88002a16 	blt	r17,zero,806718 <_malloc_r+0xf0>
  806670:	89402936 	bltu	r17,r5,806718 <_malloc_r+0xf0>
  806674:	9009883a 	mov	r4,r18
  806678:	080ad240 	call	80ad24 <__malloc_lock>
  80667c:	00807dc4 	movi	r2,503
  806680:	14402936 	bltu	r2,r17,806728 <_malloc_r+0x100>
  806684:	8808d0fa 	srli	r4,r17,3
  806688:	04c02074 	movhi	r19,129
  80668c:	9cc7e604 	addi	r19,r19,8088
  806690:	2105883a 	add	r2,r4,r4
  806694:	1085883a 	add	r2,r2,r2
  806698:	1085883a 	add	r2,r2,r2
  80669c:	9885883a 	add	r2,r19,r2
  8066a0:	14000317 	ldw	r16,12(r2)
  8066a4:	80815526 	beq	r16,r2,806bfc <_malloc_r+0x5d4>
  8066a8:	81000117 	ldw	r4,4(r16)
  8066ac:	00bfff04 	movi	r2,-4
  8066b0:	80c00317 	ldw	r3,12(r16)
  8066b4:	2084703a 	and	r2,r4,r2
  8066b8:	8085883a 	add	r2,r16,r2
  8066bc:	11800117 	ldw	r6,4(r2)
  8066c0:	81400217 	ldw	r5,8(r16)
  8066c4:	9009883a 	mov	r4,r18
  8066c8:	31800054 	ori	r6,r6,1
  8066cc:	11800115 	stw	r6,4(r2)
  8066d0:	28c00315 	stw	r3,12(r5)
  8066d4:	19400215 	stw	r5,8(r3)
  8066d8:	080ad440 	call	80ad44 <__malloc_unlock>
  8066dc:	80800204 	addi	r2,r16,8
  8066e0:	dfc00917 	ldw	ra,36(sp)
  8066e4:	df000817 	ldw	fp,32(sp)
  8066e8:	ddc00717 	ldw	r23,28(sp)
  8066ec:	dd800617 	ldw	r22,24(sp)
  8066f0:	dd400517 	ldw	r21,20(sp)
  8066f4:	dd000417 	ldw	r20,16(sp)
  8066f8:	dcc00317 	ldw	r19,12(sp)
  8066fc:	dc800217 	ldw	r18,8(sp)
  806700:	dc400117 	ldw	r17,4(sp)
  806704:	dc000017 	ldw	r16,0(sp)
  806708:	dec00a04 	addi	sp,sp,40
  80670c:	f800283a 	ret
  806710:	04400404 	movi	r17,16
  806714:	897fd72e 	bgeu	r17,r5,806674 <_malloc_r+0x4c>
  806718:	00800304 	movi	r2,12
  80671c:	90800015 	stw	r2,0(r18)
  806720:	0005883a 	mov	r2,zero
  806724:	003fee06 	br	8066e0 <_malloc_r+0xb8>
  806728:	8808d27a 	srli	r4,r17,9
  80672c:	20007126 	beq	r4,zero,8068f4 <_malloc_r+0x2cc>
  806730:	00800104 	movi	r2,4
  806734:	1100eb36 	bltu	r2,r4,806ae4 <_malloc_r+0x4bc>
  806738:	8808d1ba 	srli	r4,r17,6
  80673c:	21000e04 	addi	r4,r4,56
  806740:	210b883a 	add	r5,r4,r4
  806744:	294b883a 	add	r5,r5,r5
  806748:	294b883a 	add	r5,r5,r5
  80674c:	04c02074 	movhi	r19,129
  806750:	9cc7e604 	addi	r19,r19,8088
  806754:	994b883a 	add	r5,r19,r5
  806758:	2c000317 	ldw	r16,12(r5)
  80675c:	2c000e26 	beq	r5,r16,806798 <_malloc_r+0x170>
  806760:	80c00117 	ldw	r3,4(r16)
  806764:	01ffff04 	movi	r7,-4
  806768:	018003c4 	movi	r6,15
  80676c:	19c6703a 	and	r3,r3,r7
  806770:	1c45c83a 	sub	r2,r3,r17
  806774:	30800716 	blt	r6,r2,806794 <_malloc_r+0x16c>
  806778:	1000610e 	bge	r2,zero,806900 <_malloc_r+0x2d8>
  80677c:	84000317 	ldw	r16,12(r16)
  806780:	2c000526 	beq	r5,r16,806798 <_malloc_r+0x170>
  806784:	80c00117 	ldw	r3,4(r16)
  806788:	19c6703a 	and	r3,r3,r7
  80678c:	1c45c83a 	sub	r2,r3,r17
  806790:	30bff90e 	bge	r6,r2,806778 <_malloc_r+0x150>
  806794:	213fffc4 	addi	r4,r4,-1
  806798:	21000044 	addi	r4,r4,1
  80679c:	9c000417 	ldw	r16,16(r19)
  8067a0:	00c02074 	movhi	r3,129
  8067a4:	18c7e604 	addi	r3,r3,8088
  8067a8:	1a400204 	addi	r9,r3,8
  8067ac:	8240ff26 	beq	r16,r9,806bac <_malloc_r+0x584>
  8067b0:	81400117 	ldw	r5,4(r16)
  8067b4:	00bfff04 	movi	r2,-4
  8067b8:	018003c4 	movi	r6,15
  8067bc:	2884703a 	and	r2,r5,r2
  8067c0:	144bc83a 	sub	r5,r2,r17
  8067c4:	3140ea16 	blt	r6,r5,806b70 <_malloc_r+0x548>
  8067c8:	1a400515 	stw	r9,20(r3)
  8067cc:	1a400415 	stw	r9,16(r3)
  8067d0:	2800570e 	bge	r5,zero,806930 <_malloc_r+0x308>
  8067d4:	01407fc4 	movi	r5,511
  8067d8:	2880ca36 	bltu	r5,r2,806b04 <_malloc_r+0x4dc>
  8067dc:	1004d0fa 	srli	r2,r2,3
  8067e0:	02000044 	movi	r8,1
  8067e4:	19c00117 	ldw	r7,4(r3)
  8067e8:	108b883a 	add	r5,r2,r2
  8067ec:	294b883a 	add	r5,r5,r5
  8067f0:	1005d0ba 	srai	r2,r2,2
  8067f4:	294b883a 	add	r5,r5,r5
  8067f8:	28cb883a 	add	r5,r5,r3
  8067fc:	29800217 	ldw	r6,8(r5)
  806800:	4084983a 	sll	r2,r8,r2
  806804:	81400315 	stw	r5,12(r16)
  806808:	81800215 	stw	r6,8(r16)
  80680c:	11c4b03a 	or	r2,r2,r7
  806810:	18800115 	stw	r2,4(r3)
  806814:	2c000215 	stw	r16,8(r5)
  806818:	34000315 	stw	r16,12(r6)
  80681c:	200bd0ba 	srai	r5,r4,2
  806820:	00c00044 	movi	r3,1
  806824:	194a983a 	sll	r5,r3,r5
  806828:	11404936 	bltu	r2,r5,806950 <_malloc_r+0x328>
  80682c:	1146703a 	and	r3,r2,r5
  806830:	18000a1e 	bne	r3,zero,80685c <_malloc_r+0x234>
  806834:	00ffff04 	movi	r3,-4
  806838:	294b883a 	add	r5,r5,r5
  80683c:	20c8703a 	and	r4,r4,r3
  806840:	1146703a 	and	r3,r2,r5
  806844:	21000104 	addi	r4,r4,4
  806848:	1800041e 	bne	r3,zero,80685c <_malloc_r+0x234>
  80684c:	294b883a 	add	r5,r5,r5
  806850:	1146703a 	and	r3,r2,r5
  806854:	21000104 	addi	r4,r4,4
  806858:	183ffc26 	beq	r3,zero,80684c <_malloc_r+0x224>
  80685c:	023fff04 	movi	r8,-4
  806860:	01c003c4 	movi	r7,15
  806864:	2105883a 	add	r2,r4,r4
  806868:	1085883a 	add	r2,r2,r2
  80686c:	1085883a 	add	r2,r2,r2
  806870:	9899883a 	add	r12,r19,r2
  806874:	62800304 	addi	r10,r12,12
  806878:	2017883a 	mov	r11,r4
  80687c:	54000017 	ldw	r16,0(r10)
  806880:	51bffd04 	addi	r6,r10,-12
  806884:	8180041e 	bne	r16,r6,806898 <_malloc_r+0x270>
  806888:	0000ca06 	br	806bb4 <_malloc_r+0x58c>
  80688c:	10001c0e 	bge	r2,zero,806900 <_malloc_r+0x2d8>
  806890:	84000317 	ldw	r16,12(r16)
  806894:	8180c726 	beq	r16,r6,806bb4 <_malloc_r+0x58c>
  806898:	80c00117 	ldw	r3,4(r16)
  80689c:	1a06703a 	and	r3,r3,r8
  8068a0:	1c45c83a 	sub	r2,r3,r17
  8068a4:	38bff90e 	bge	r7,r2,80688c <_malloc_r+0x264>
  8068a8:	81000317 	ldw	r4,12(r16)
  8068ac:	81400217 	ldw	r5,8(r16)
  8068b0:	8447883a 	add	r3,r16,r17
  8068b4:	8c400054 	ori	r17,r17,1
  8068b8:	29000315 	stw	r4,12(r5)
  8068bc:	21400215 	stw	r5,8(r4)
  8068c0:	84400115 	stw	r17,4(r16)
  8068c4:	1889883a 	add	r4,r3,r2
  8068c8:	11400054 	ori	r5,r2,1
  8068cc:	98c00515 	stw	r3,20(r19)
  8068d0:	98c00415 	stw	r3,16(r19)
  8068d4:	20800015 	stw	r2,0(r4)
  8068d8:	1a400315 	stw	r9,12(r3)
  8068dc:	1a400215 	stw	r9,8(r3)
  8068e0:	19400115 	stw	r5,4(r3)
  8068e4:	9009883a 	mov	r4,r18
  8068e8:	080ad440 	call	80ad44 <__malloc_unlock>
  8068ec:	80800204 	addi	r2,r16,8
  8068f0:	003f7b06 	br	8066e0 <_malloc_r+0xb8>
  8068f4:	8808d0fa 	srli	r4,r17,3
  8068f8:	210b883a 	add	r5,r4,r4
  8068fc:	003f9106 	br	806744 <_malloc_r+0x11c>
  806900:	80c7883a 	add	r3,r16,r3
  806904:	19400117 	ldw	r5,4(r3)
  806908:	80800317 	ldw	r2,12(r16)
  80690c:	81000217 	ldw	r4,8(r16)
  806910:	29400054 	ori	r5,r5,1
  806914:	19400115 	stw	r5,4(r3)
  806918:	20800315 	stw	r2,12(r4)
  80691c:	11000215 	stw	r4,8(r2)
  806920:	9009883a 	mov	r4,r18
  806924:	080ad440 	call	80ad44 <__malloc_unlock>
  806928:	80800204 	addi	r2,r16,8
  80692c:	003f6c06 	br	8066e0 <_malloc_r+0xb8>
  806930:	8085883a 	add	r2,r16,r2
  806934:	10c00117 	ldw	r3,4(r2)
  806938:	9009883a 	mov	r4,r18
  80693c:	18c00054 	ori	r3,r3,1
  806940:	10c00115 	stw	r3,4(r2)
  806944:	080ad440 	call	80ad44 <__malloc_unlock>
  806948:	80800204 	addi	r2,r16,8
  80694c:	003f6406 	br	8066e0 <_malloc_r+0xb8>
  806950:	9c000217 	ldw	r16,8(r19)
  806954:	00bfff04 	movi	r2,-4
  806958:	85400117 	ldw	r21,4(r16)
  80695c:	a8aa703a 	and	r21,r21,r2
  806960:	ac400336 	bltu	r21,r17,806970 <_malloc_r+0x348>
  806964:	ac45c83a 	sub	r2,r21,r17
  806968:	00c003c4 	movi	r3,15
  80696c:	18805316 	blt	r3,r2,806abc <_malloc_r+0x494>
  806970:	d5e02917 	ldw	r23,-32604(gp)
  806974:	d0e00317 	ldw	r3,-32756(gp)
  806978:	00bfffc4 	movi	r2,-1
  80697c:	8579883a 	add	fp,r16,r21
  806980:	8def883a 	add	r23,r17,r23
  806984:	1880d226 	beq	r3,r2,806cd0 <_malloc_r+0x6a8>
  806988:	bdc403c4 	addi	r23,r23,4111
  80698c:	00bc0004 	movi	r2,-4096
  806990:	b8ae703a 	and	r23,r23,r2
  806994:	9009883a 	mov	r4,r18
  806998:	b80b883a 	mov	r5,r23
  80699c:	08087a80 	call	8087a8 <_sbrk_r>
  8069a0:	1029883a 	mov	r20,r2
  8069a4:	00bfffc4 	movi	r2,-1
  8069a8:	a080d126 	beq	r20,r2,806cf0 <_malloc_r+0x6c8>
  8069ac:	a7009f36 	bltu	r20,fp,806c2c <_malloc_r+0x604>
  8069b0:	05802074 	movhi	r22,129
  8069b4:	b58e0804 	addi	r22,r22,14368
  8069b8:	b0800017 	ldw	r2,0(r22)
  8069bc:	b885883a 	add	r2,r23,r2
  8069c0:	b0800015 	stw	r2,0(r22)
  8069c4:	e500cf26 	beq	fp,r20,806d04 <_malloc_r+0x6dc>
  8069c8:	d1200317 	ldw	r4,-32756(gp)
  8069cc:	00ffffc4 	movi	r3,-1
  8069d0:	20c0e026 	beq	r4,r3,806d54 <_malloc_r+0x72c>
  8069d4:	a739c83a 	sub	fp,r20,fp
  8069d8:	1705883a 	add	r2,r2,fp
  8069dc:	b0800015 	stw	r2,0(r22)
  8069e0:	a08001cc 	andi	r2,r20,7
  8069e4:	1000a526 	beq	r2,zero,806c7c <_malloc_r+0x654>
  8069e8:	a0a9c83a 	sub	r20,r20,r2
  8069ec:	00c40204 	movi	r3,4104
  8069f0:	a5000204 	addi	r20,r20,8
  8069f4:	1885c83a 	sub	r2,r3,r2
  8069f8:	a5c7883a 	add	r3,r20,r23
  8069fc:	18c3ffcc 	andi	r3,r3,4095
  806a00:	10efc83a 	sub	r23,r2,r3
  806a04:	9009883a 	mov	r4,r18
  806a08:	b80b883a 	mov	r5,r23
  806a0c:	08087a80 	call	8087a8 <_sbrk_r>
  806a10:	00ffffc4 	movi	r3,-1
  806a14:	10c0cc26 	beq	r2,r3,806d48 <_malloc_r+0x720>
  806a18:	1505c83a 	sub	r2,r2,r20
  806a1c:	b887883a 	add	r3,r23,r2
  806a20:	18c00054 	ori	r3,r3,1
  806a24:	b0800017 	ldw	r2,0(r22)
  806a28:	9d000215 	stw	r20,8(r19)
  806a2c:	a0c00115 	stw	r3,4(r20)
  806a30:	b885883a 	add	r2,r23,r2
  806a34:	b0800015 	stw	r2,0(r22)
  806a38:	84c00e26 	beq	r16,r19,806a74 <_malloc_r+0x44c>
  806a3c:	00c003c4 	movi	r3,15
  806a40:	1d40902e 	bgeu	r3,r21,806c84 <_malloc_r+0x65c>
  806a44:	ad7ffd04 	addi	r21,r21,-12
  806a48:	013ffe04 	movi	r4,-8
  806a4c:	a908703a 	and	r4,r21,r4
  806a50:	810b883a 	add	r5,r16,r4
  806a54:	01800144 	movi	r6,5
  806a58:	29800115 	stw	r6,4(r5)
  806a5c:	29800215 	stw	r6,8(r5)
  806a60:	81400117 	ldw	r5,4(r16)
  806a64:	2940004c 	andi	r5,r5,1
  806a68:	214ab03a 	or	r5,r4,r5
  806a6c:	81400115 	stw	r5,4(r16)
  806a70:	1900ae36 	bltu	r3,r4,806d2c <_malloc_r+0x704>
  806a74:	d0e02817 	ldw	r3,-32608(gp)
  806a78:	1880012e 	bgeu	r3,r2,806a80 <_malloc_r+0x458>
  806a7c:	d0a02815 	stw	r2,-32608(gp)
  806a80:	d0e02717 	ldw	r3,-32612(gp)
  806a84:	9c000217 	ldw	r16,8(r19)
  806a88:	1880012e 	bgeu	r3,r2,806a90 <_malloc_r+0x468>
  806a8c:	d0a02715 	stw	r2,-32612(gp)
  806a90:	80c00117 	ldw	r3,4(r16)
  806a94:	00bfff04 	movi	r2,-4
  806a98:	1886703a 	and	r3,r3,r2
  806a9c:	1c45c83a 	sub	r2,r3,r17
  806aa0:	1c400236 	bltu	r3,r17,806aac <_malloc_r+0x484>
  806aa4:	00c003c4 	movi	r3,15
  806aa8:	18800416 	blt	r3,r2,806abc <_malloc_r+0x494>
  806aac:	9009883a 	mov	r4,r18
  806ab0:	080ad440 	call	80ad44 <__malloc_unlock>
  806ab4:	0005883a 	mov	r2,zero
  806ab8:	003f0906 	br	8066e0 <_malloc_r+0xb8>
  806abc:	88c00054 	ori	r3,r17,1
  806ac0:	10800054 	ori	r2,r2,1
  806ac4:	80c00115 	stw	r3,4(r16)
  806ac8:	8463883a 	add	r17,r16,r17
  806acc:	88800115 	stw	r2,4(r17)
  806ad0:	9009883a 	mov	r4,r18
  806ad4:	9c400215 	stw	r17,8(r19)
  806ad8:	080ad440 	call	80ad44 <__malloc_unlock>
  806adc:	80800204 	addi	r2,r16,8
  806ae0:	003eff06 	br	8066e0 <_malloc_r+0xb8>
  806ae4:	00800504 	movi	r2,20
  806ae8:	1100492e 	bgeu	r2,r4,806c10 <_malloc_r+0x5e8>
  806aec:	00801504 	movi	r2,84
  806af0:	11005c36 	bltu	r2,r4,806c64 <_malloc_r+0x63c>
  806af4:	8808d33a 	srli	r4,r17,12
  806af8:	21001b84 	addi	r4,r4,110
  806afc:	210b883a 	add	r5,r4,r4
  806b00:	003f1006 	br	806744 <_malloc_r+0x11c>
  806b04:	1006d27a 	srli	r3,r2,9
  806b08:	01400104 	movi	r5,4
  806b0c:	28c0432e 	bgeu	r5,r3,806c1c <_malloc_r+0x5f4>
  806b10:	01400504 	movi	r5,20
  806b14:	28c07036 	bltu	r5,r3,806cd8 <_malloc_r+0x6b0>
  806b18:	194016c4 	addi	r5,r3,91
  806b1c:	294d883a 	add	r6,r5,r5
  806b20:	318d883a 	add	r6,r6,r6
  806b24:	318d883a 	add	r6,r6,r6
  806b28:	998d883a 	add	r6,r19,r6
  806b2c:	30c00217 	ldw	r3,8(r6)
  806b30:	01c02074 	movhi	r7,129
  806b34:	39c7e604 	addi	r7,r7,8088
  806b38:	19805726 	beq	r3,r6,806c98 <_malloc_r+0x670>
  806b3c:	01ffff04 	movi	r7,-4
  806b40:	19400117 	ldw	r5,4(r3)
  806b44:	29ca703a 	and	r5,r5,r7
  806b48:	1140022e 	bgeu	r2,r5,806b54 <_malloc_r+0x52c>
  806b4c:	18c00217 	ldw	r3,8(r3)
  806b50:	30fffb1e 	bne	r6,r3,806b40 <_malloc_r+0x518>
  806b54:	19400317 	ldw	r5,12(r3)
  806b58:	98800117 	ldw	r2,4(r19)
  806b5c:	81400315 	stw	r5,12(r16)
  806b60:	80c00215 	stw	r3,8(r16)
  806b64:	2c000215 	stw	r16,8(r5)
  806b68:	1c000315 	stw	r16,12(r3)
  806b6c:	003f2b06 	br	80681c <_malloc_r+0x1f4>
  806b70:	8445883a 	add	r2,r16,r17
  806b74:	8c400054 	ori	r17,r17,1
  806b78:	18800515 	stw	r2,20(r3)
  806b7c:	18800415 	stw	r2,16(r3)
  806b80:	29000054 	ori	r4,r5,1
  806b84:	1147883a 	add	r3,r2,r5
  806b88:	84400115 	stw	r17,4(r16)
  806b8c:	11000115 	stw	r4,4(r2)
  806b90:	12400315 	stw	r9,12(r2)
  806b94:	12400215 	stw	r9,8(r2)
  806b98:	19400015 	stw	r5,0(r3)
  806b9c:	9009883a 	mov	r4,r18
  806ba0:	080ad440 	call	80ad44 <__malloc_unlock>
  806ba4:	80800204 	addi	r2,r16,8
  806ba8:	003ecd06 	br	8066e0 <_malloc_r+0xb8>
  806bac:	18800117 	ldw	r2,4(r3)
  806bb0:	003f1a06 	br	80681c <_malloc_r+0x1f4>
  806bb4:	5ac00044 	addi	r11,r11,1
  806bb8:	588000cc 	andi	r2,r11,3
  806bbc:	52800204 	addi	r10,r10,8
  806bc0:	103f2e1e 	bne	r2,zero,80687c <_malloc_r+0x254>
  806bc4:	20c000cc 	andi	r3,r4,3
  806bc8:	60bffe04 	addi	r2,r12,-8
  806bcc:	18006f26 	beq	r3,zero,806d8c <_malloc_r+0x764>
  806bd0:	63000017 	ldw	r12,0(r12)
  806bd4:	213fffc4 	addi	r4,r4,-1
  806bd8:	60bffa26 	beq	r12,r2,806bc4 <_malloc_r+0x59c>
  806bdc:	98800117 	ldw	r2,4(r19)
  806be0:	294b883a 	add	r5,r5,r5
  806be4:	117f5a36 	bltu	r2,r5,806950 <_malloc_r+0x328>
  806be8:	283f5926 	beq	r5,zero,806950 <_malloc_r+0x328>
  806bec:	1146703a 	and	r3,r2,r5
  806bf0:	18001626 	beq	r3,zero,806c4c <_malloc_r+0x624>
  806bf4:	5809883a 	mov	r4,r11
  806bf8:	003f1a06 	br	806864 <_malloc_r+0x23c>
  806bfc:	80800204 	addi	r2,r16,8
  806c00:	84000517 	ldw	r16,20(r16)
  806c04:	143ea81e 	bne	r2,r16,8066a8 <_malloc_r+0x80>
  806c08:	21000084 	addi	r4,r4,2
  806c0c:	003ee306 	br	80679c <_malloc_r+0x174>
  806c10:	210016c4 	addi	r4,r4,91
  806c14:	210b883a 	add	r5,r4,r4
  806c18:	003eca06 	br	806744 <_malloc_r+0x11c>
  806c1c:	100ad1ba 	srli	r5,r2,6
  806c20:	29400e04 	addi	r5,r5,56
  806c24:	294d883a 	add	r6,r5,r5
  806c28:	003fbd06 	br	806b20 <_malloc_r+0x4f8>
  806c2c:	84ff6026 	beq	r16,r19,8069b0 <_malloc_r+0x388>
  806c30:	00802074 	movhi	r2,129
  806c34:	1087e604 	addi	r2,r2,8088
  806c38:	14000217 	ldw	r16,8(r2)
  806c3c:	00bfff04 	movi	r2,-4
  806c40:	80c00117 	ldw	r3,4(r16)
  806c44:	1886703a 	and	r3,r3,r2
  806c48:	003f9406 	br	806a9c <_malloc_r+0x474>
  806c4c:	294b883a 	add	r5,r5,r5
  806c50:	1146703a 	and	r3,r2,r5
  806c54:	5ac00104 	addi	r11,r11,4
  806c58:	183ffc26 	beq	r3,zero,806c4c <_malloc_r+0x624>
  806c5c:	5809883a 	mov	r4,r11
  806c60:	003f0006 	br	806864 <_malloc_r+0x23c>
  806c64:	00805504 	movi	r2,340
  806c68:	11001336 	bltu	r2,r4,806cb8 <_malloc_r+0x690>
  806c6c:	8808d3fa 	srli	r4,r17,15
  806c70:	21001dc4 	addi	r4,r4,119
  806c74:	210b883a 	add	r5,r4,r4
  806c78:	003eb206 	br	806744 <_malloc_r+0x11c>
  806c7c:	00840004 	movi	r2,4096
  806c80:	003f5d06 	br	8069f8 <_malloc_r+0x3d0>
  806c84:	00800044 	movi	r2,1
  806c88:	a0800115 	stw	r2,4(r20)
  806c8c:	a021883a 	mov	r16,r20
  806c90:	0007883a 	mov	r3,zero
  806c94:	003f8106 	br	806a9c <_malloc_r+0x474>
  806c98:	280bd0ba 	srai	r5,r5,2
  806c9c:	01800044 	movi	r6,1
  806ca0:	38800117 	ldw	r2,4(r7)
  806ca4:	314c983a 	sll	r6,r6,r5
  806ca8:	180b883a 	mov	r5,r3
  806cac:	3084b03a 	or	r2,r6,r2
  806cb0:	38800115 	stw	r2,4(r7)
  806cb4:	003fa906 	br	806b5c <_malloc_r+0x534>
  806cb8:	00815504 	movi	r2,1364
  806cbc:	11001836 	bltu	r2,r4,806d20 <_malloc_r+0x6f8>
  806cc0:	8808d4ba 	srli	r4,r17,18
  806cc4:	21001f04 	addi	r4,r4,124
  806cc8:	210b883a 	add	r5,r4,r4
  806ccc:	003e9d06 	br	806744 <_malloc_r+0x11c>
  806cd0:	bdc00404 	addi	r23,r23,16
  806cd4:	003f2f06 	br	806994 <_malloc_r+0x36c>
  806cd8:	01401504 	movi	r5,84
  806cdc:	28c01f36 	bltu	r5,r3,806d5c <_malloc_r+0x734>
  806ce0:	100ad33a 	srli	r5,r2,12
  806ce4:	29401b84 	addi	r5,r5,110
  806ce8:	294d883a 	add	r6,r5,r5
  806cec:	003f8c06 	br	806b20 <_malloc_r+0x4f8>
  806cf0:	9c000217 	ldw	r16,8(r19)
  806cf4:	00bfff04 	movi	r2,-4
  806cf8:	80c00117 	ldw	r3,4(r16)
  806cfc:	1886703a 	and	r3,r3,r2
  806d00:	003f6606 	br	806a9c <_malloc_r+0x474>
  806d04:	e0c3ffcc 	andi	r3,fp,4095
  806d08:	183f2f1e 	bne	r3,zero,8069c8 <_malloc_r+0x3a0>
  806d0c:	98c00217 	ldw	r3,8(r19)
  806d10:	bd49883a 	add	r4,r23,r21
  806d14:	21000054 	ori	r4,r4,1
  806d18:	19000115 	stw	r4,4(r3)
  806d1c:	003f5506 	br	806a74 <_malloc_r+0x44c>
  806d20:	01403f04 	movi	r5,252
  806d24:	01001f84 	movi	r4,126
  806d28:	003e8606 	br	806744 <_malloc_r+0x11c>
  806d2c:	9009883a 	mov	r4,r18
  806d30:	81400204 	addi	r5,r16,8
  806d34:	0805a900 	call	805a90 <_free_r>
  806d38:	00802074 	movhi	r2,129
  806d3c:	108e0804 	addi	r2,r2,14368
  806d40:	10800017 	ldw	r2,0(r2)
  806d44:	003f4b06 	br	806a74 <_malloc_r+0x44c>
  806d48:	00c00044 	movi	r3,1
  806d4c:	002f883a 	mov	r23,zero
  806d50:	003f3406 	br	806a24 <_malloc_r+0x3fc>
  806d54:	d5200315 	stw	r20,-32756(gp)
  806d58:	003f2106 	br	8069e0 <_malloc_r+0x3b8>
  806d5c:	01405504 	movi	r5,340
  806d60:	28c00436 	bltu	r5,r3,806d74 <_malloc_r+0x74c>
  806d64:	100ad3fa 	srli	r5,r2,15
  806d68:	29401dc4 	addi	r5,r5,119
  806d6c:	294d883a 	add	r6,r5,r5
  806d70:	003f6b06 	br	806b20 <_malloc_r+0x4f8>
  806d74:	01415504 	movi	r5,1364
  806d78:	28c00936 	bltu	r5,r3,806da0 <_malloc_r+0x778>
  806d7c:	100ad4ba 	srli	r5,r2,18
  806d80:	29401f04 	addi	r5,r5,124
  806d84:	294d883a 	add	r6,r5,r5
  806d88:	003f6506 	br	806b20 <_malloc_r+0x4f8>
  806d8c:	98800117 	ldw	r2,4(r19)
  806d90:	0146303a 	nor	r3,zero,r5
  806d94:	1884703a 	and	r2,r3,r2
  806d98:	98800115 	stw	r2,4(r19)
  806d9c:	003f9006 	br	806be0 <_malloc_r+0x5b8>
  806da0:	01803f04 	movi	r6,252
  806da4:	01401f84 	movi	r5,126
  806da8:	003f5d06 	br	806b20 <_malloc_r+0x4f8>

00806dac <memchr>:
  806dac:	008000c4 	movi	r2,3
  806db0:	29403fcc 	andi	r5,r5,255
  806db4:	1180282e 	bgeu	r2,r6,806e58 <memchr+0xac>
  806db8:	2086703a 	and	r3,r4,r2
  806dbc:	1800351e 	bne	r3,zero,806e94 <memchr+0xe8>
  806dc0:	2816923a 	slli	r11,r5,8
  806dc4:	2093883a 	add	r9,r4,r2
  806dc8:	22000084 	addi	r8,r4,2
  806dcc:	5957883a 	add	r11,r11,r5
  806dd0:	5816923a 	slli	r11,r11,8
  806dd4:	20c00044 	addi	r3,r4,1
  806dd8:	037fbff4 	movhi	r13,65279
  806ddc:	6b7fbfc4 	addi	r13,r13,-257
  806de0:	5957883a 	add	r11,r11,r5
  806de4:	5816923a 	slli	r11,r11,8
  806de8:	03202074 	movhi	r12,32897
  806dec:	63202004 	addi	r12,r12,-32640
  806df0:	101d883a 	mov	r14,r2
  806df4:	5957883a 	add	r11,r11,r5
  806df8:	21c00017 	ldw	r7,0(r4)
  806dfc:	31bfff04 	addi	r6,r6,-4
  806e00:	1805883a 	mov	r2,r3
  806e04:	3acef03a 	xor	r7,r7,r11
  806e08:	3b55883a 	add	r10,r7,r13
  806e0c:	01ce303a 	nor	r7,zero,r7
  806e10:	51ce703a 	and	r7,r10,r7
  806e14:	3b0e703a 	and	r7,r7,r12
  806e18:	38000a26 	beq	r7,zero,806e44 <memchr+0x98>
  806e1c:	21c00003 	ldbu	r7,0(r4)
  806e20:	39401e26 	beq	r7,r5,806e9c <memchr+0xf0>
  806e24:	19c00003 	ldbu	r7,0(r3)
  806e28:	39401926 	beq	r7,r5,806e90 <memchr+0xe4>
  806e2c:	41c00003 	ldbu	r7,0(r8)
  806e30:	4005883a 	mov	r2,r8
  806e34:	39401626 	beq	r7,r5,806e90 <memchr+0xe4>
  806e38:	49c00003 	ldbu	r7,0(r9)
  806e3c:	4805883a 	mov	r2,r9
  806e40:	39401326 	beq	r7,r5,806e90 <memchr+0xe4>
  806e44:	21000104 	addi	r4,r4,4
  806e48:	4a400104 	addi	r9,r9,4
  806e4c:	42000104 	addi	r8,r8,4
  806e50:	18c00104 	addi	r3,r3,4
  806e54:	71bfe836 	bltu	r14,r6,806df8 <memchr+0x4c>
  806e58:	2005883a 	mov	r2,r4
  806e5c:	30000a26 	beq	r6,zero,806e88 <memchr+0xdc>
  806e60:	10c00003 	ldbu	r3,0(r2)
  806e64:	19400a26 	beq	r3,r5,806e90 <memchr+0xe4>
  806e68:	10c00044 	addi	r3,r2,1
  806e6c:	118d883a 	add	r6,r2,r6
  806e70:	00000306 	br	806e80 <memchr+0xd4>
  806e74:	11000003 	ldbu	r4,0(r2)
  806e78:	18c00044 	addi	r3,r3,1
  806e7c:	21400426 	beq	r4,r5,806e90 <memchr+0xe4>
  806e80:	1805883a 	mov	r2,r3
  806e84:	19bffb1e 	bne	r3,r6,806e74 <memchr+0xc8>
  806e88:	0005883a 	mov	r2,zero
  806e8c:	f800283a 	ret
  806e90:	f800283a 	ret
  806e94:	2005883a 	mov	r2,r4
  806e98:	003ff106 	br	806e60 <memchr+0xb4>
  806e9c:	2005883a 	mov	r2,r4
  806ea0:	f800283a 	ret

00806ea4 <memcpy>:
  806ea4:	00c003c4 	movi	r3,15
  806ea8:	2005883a 	mov	r2,r4
  806eac:	3009883a 	mov	r4,r6
  806eb0:	1980032e 	bgeu	r3,r6,806ec0 <memcpy+0x1c>
  806eb4:	2886b03a 	or	r3,r5,r2
  806eb8:	18c000cc 	andi	r3,r3,3
  806ebc:	18000926 	beq	r3,zero,806ee4 <memcpy+0x40>
  806ec0:	1007883a 	mov	r3,r2
  806ec4:	290f883a 	add	r7,r5,r4
  806ec8:	20000526 	beq	r4,zero,806ee0 <memcpy+0x3c>
  806ecc:	29800003 	ldbu	r6,0(r5)
  806ed0:	18c00044 	addi	r3,r3,1
  806ed4:	29400044 	addi	r5,r5,1
  806ed8:	19bfffc5 	stb	r6,-1(r3)
  806edc:	29fffb1e 	bne	r5,r7,806ecc <memcpy+0x28>
  806ee0:	f800283a 	ret
  806ee4:	327ffc04 	addi	r9,r6,-16
  806ee8:	4812d13a 	srli	r9,r9,4
  806eec:	11000404 	addi	r4,r2,16
  806ef0:	1007883a 	mov	r3,r2
  806ef4:	4810913a 	slli	r8,r9,4
  806ef8:	280f883a 	mov	r7,r5
  806efc:	2209883a 	add	r4,r4,r8
  806f00:	3a000017 	ldw	r8,0(r7)
  806f04:	18c00404 	addi	r3,r3,16
  806f08:	39c00404 	addi	r7,r7,16
  806f0c:	1a3ffc15 	stw	r8,-16(r3)
  806f10:	3a3ffd17 	ldw	r8,-12(r7)
  806f14:	1a3ffd15 	stw	r8,-12(r3)
  806f18:	3a3ffe17 	ldw	r8,-8(r7)
  806f1c:	1a3ffe15 	stw	r8,-8(r3)
  806f20:	3a3fff17 	ldw	r8,-4(r7)
  806f24:	1a3fff15 	stw	r8,-4(r3)
  806f28:	193ff51e 	bne	r3,r4,806f00 <memcpy+0x5c>
  806f2c:	49c00044 	addi	r7,r9,1
  806f30:	380e913a 	slli	r7,r7,4
  806f34:	310003cc 	andi	r4,r6,15
  806f38:	018000c4 	movi	r6,3
  806f3c:	11c7883a 	add	r3,r2,r7
  806f40:	29cb883a 	add	r5,r5,r7
  806f44:	313fdf2e 	bgeu	r6,r4,806ec4 <memcpy+0x20>
  806f48:	213fff04 	addi	r4,r4,-4
  806f4c:	2014d0ba 	srli	r10,r4,2
  806f50:	1a400104 	addi	r9,r3,4
  806f54:	180d883a 	mov	r6,r3
  806f58:	528f883a 	add	r7,r10,r10
  806f5c:	39cf883a 	add	r7,r7,r7
  806f60:	49d3883a 	add	r9,r9,r7
  806f64:	280f883a 	mov	r7,r5
  806f68:	3a000017 	ldw	r8,0(r7)
  806f6c:	31800104 	addi	r6,r6,4
  806f70:	39c00104 	addi	r7,r7,4
  806f74:	323fff15 	stw	r8,-4(r6)
  806f78:	327ffb1e 	bne	r6,r9,806f68 <memcpy+0xc4>
  806f7c:	51800044 	addi	r6,r10,1
  806f80:	52bfff24 	muli	r10,r10,-4
  806f84:	318d883a 	add	r6,r6,r6
  806f88:	318d883a 	add	r6,r6,r6
  806f8c:	5109883a 	add	r4,r10,r4
  806f90:	298b883a 	add	r5,r5,r6
  806f94:	1987883a 	add	r3,r3,r6
  806f98:	003fca06 	br	806ec4 <memcpy+0x20>

00806f9c <memmove>:
  806f9c:	2005883a 	mov	r2,r4
  806fa0:	300f883a 	mov	r7,r6
  806fa4:	29000b2e 	bgeu	r5,r4,806fd4 <memmove+0x38>
  806fa8:	2987883a 	add	r3,r5,r6
  806fac:	20c0092e 	bgeu	r4,r3,806fd4 <memmove+0x38>
  806fb0:	218b883a 	add	r5,r4,r6
  806fb4:	198fc83a 	sub	r7,r3,r6
  806fb8:	30003f26 	beq	r6,zero,8070b8 <memmove+0x11c>
  806fbc:	18ffffc4 	addi	r3,r3,-1
  806fc0:	19000003 	ldbu	r4,0(r3)
  806fc4:	297fffc4 	addi	r5,r5,-1
  806fc8:	29000005 	stb	r4,0(r5)
  806fcc:	19fffb1e 	bne	r3,r7,806fbc <memmove+0x20>
  806fd0:	f800283a 	ret
  806fd4:	00c003c4 	movi	r3,15
  806fd8:	1980382e 	bgeu	r3,r6,8070bc <memmove+0x120>
  806fdc:	2886b03a 	or	r3,r5,r2
  806fe0:	18c000cc 	andi	r3,r3,3
  806fe4:	1800351e 	bne	r3,zero,8070bc <memmove+0x120>
  806fe8:	327ffc04 	addi	r9,r6,-16
  806fec:	4812d13a 	srli	r9,r9,4
  806ff0:	12000404 	addi	r8,r2,16
  806ff4:	1007883a 	mov	r3,r2
  806ff8:	4808913a 	slli	r4,r9,4
  806ffc:	280f883a 	mov	r7,r5
  807000:	4111883a 	add	r8,r8,r4
  807004:	39000017 	ldw	r4,0(r7)
  807008:	18c00404 	addi	r3,r3,16
  80700c:	39c00404 	addi	r7,r7,16
  807010:	193ffc15 	stw	r4,-16(r3)
  807014:	393ffd17 	ldw	r4,-12(r7)
  807018:	193ffd15 	stw	r4,-12(r3)
  80701c:	393ffe17 	ldw	r4,-8(r7)
  807020:	193ffe15 	stw	r4,-8(r3)
  807024:	393fff17 	ldw	r4,-4(r7)
  807028:	193fff15 	stw	r4,-4(r3)
  80702c:	1a3ff51e 	bne	r3,r8,807004 <memmove+0x68>
  807030:	49000044 	addi	r4,r9,1
  807034:	2008913a 	slli	r4,r4,4
  807038:	31c003cc 	andi	r7,r6,15
  80703c:	1107883a 	add	r3,r2,r4
  807040:	290b883a 	add	r5,r5,r4
  807044:	010000c4 	movi	r4,3
  807048:	21c0142e 	bgeu	r4,r7,80709c <memmove+0x100>
  80704c:	39ffff04 	addi	r7,r7,-4
  807050:	3814d0ba 	srli	r10,r7,2
  807054:	1a400104 	addi	r9,r3,4
  807058:	180d883a 	mov	r6,r3
  80705c:	5289883a 	add	r4,r10,r10
  807060:	2109883a 	add	r4,r4,r4
  807064:	4913883a 	add	r9,r9,r4
  807068:	2809883a 	mov	r4,r5
  80706c:	22000017 	ldw	r8,0(r4)
  807070:	31800104 	addi	r6,r6,4
  807074:	21000104 	addi	r4,r4,4
  807078:	323fff15 	stw	r8,-4(r6)
  80707c:	327ffb1e 	bne	r6,r9,80706c <memmove+0xd0>
  807080:	51000044 	addi	r4,r10,1
  807084:	52bfff24 	muli	r10,r10,-4
  807088:	2109883a 	add	r4,r4,r4
  80708c:	2109883a 	add	r4,r4,r4
  807090:	51cf883a 	add	r7,r10,r7
  807094:	290b883a 	add	r5,r5,r4
  807098:	1907883a 	add	r3,r3,r4
  80709c:	38000626 	beq	r7,zero,8070b8 <memmove+0x11c>
  8070a0:	19cf883a 	add	r7,r3,r7
  8070a4:	29800003 	ldbu	r6,0(r5)
  8070a8:	18c00044 	addi	r3,r3,1
  8070ac:	29400044 	addi	r5,r5,1
  8070b0:	19bfffc5 	stb	r6,-1(r3)
  8070b4:	19fffb1e 	bne	r3,r7,8070a4 <memmove+0x108>
  8070b8:	f800283a 	ret
  8070bc:	1007883a 	mov	r3,r2
  8070c0:	003ff606 	br	80709c <memmove+0x100>

008070c4 <memset>:
  8070c4:	00c000c4 	movi	r3,3
  8070c8:	2005883a 	mov	r2,r4
  8070cc:	29403fcc 	andi	r5,r5,255
  8070d0:	19802d2e 	bgeu	r3,r6,807188 <memset+0xc4>
  8070d4:	20c6703a 	and	r3,r4,r3
  8070d8:	18002e1e 	bne	r3,zero,807194 <memset+0xd0>
  8070dc:	2806923a 	slli	r3,r5,8
  8070e0:	010003c4 	movi	r4,15
  8070e4:	3011883a 	mov	r8,r6
  8070e8:	1946b03a 	or	r3,r3,r5
  8070ec:	180e943a 	slli	r7,r3,16
  8070f0:	38ceb03a 	or	r7,r7,r3
  8070f4:	1007883a 	mov	r3,r2
  8070f8:	21800f2e 	bgeu	r4,r6,807138 <memset+0x74>
  8070fc:	19c00015 	stw	r7,0(r3)
  807100:	19c00115 	stw	r7,4(r3)
  807104:	19c00215 	stw	r7,8(r3)
  807108:	19c00315 	stw	r7,12(r3)
  80710c:	423ffc04 	addi	r8,r8,-16
  807110:	18c00404 	addi	r3,r3,16
  807114:	223ff936 	bltu	r4,r8,8070fc <memset+0x38>
  807118:	30fffc04 	addi	r3,r6,-16
  80711c:	1806d13a 	srli	r3,r3,4
  807120:	318003cc 	andi	r6,r6,15
  807124:	010000c4 	movi	r4,3
  807128:	18c00044 	addi	r3,r3,1
  80712c:	1806913a 	slli	r3,r3,4
  807130:	10c7883a 	add	r3,r2,r3
  807134:	21800e2e 	bgeu	r4,r6,807170 <memset+0xac>
  807138:	1813883a 	mov	r9,r3
  80713c:	3011883a 	mov	r8,r6
  807140:	010000c4 	movi	r4,3
  807144:	49c00015 	stw	r7,0(r9)
  807148:	423fff04 	addi	r8,r8,-4
  80714c:	4a400104 	addi	r9,r9,4
  807150:	223ffc36 	bltu	r4,r8,807144 <memset+0x80>
  807154:	313fff04 	addi	r4,r6,-4
  807158:	2008d0ba 	srli	r4,r4,2
  80715c:	318000cc 	andi	r6,r6,3
  807160:	21000044 	addi	r4,r4,1
  807164:	2109883a 	add	r4,r4,r4
  807168:	2109883a 	add	r4,r4,r4
  80716c:	1907883a 	add	r3,r3,r4
  807170:	30000a26 	beq	r6,zero,80719c <memset+0xd8>
  807174:	198d883a 	add	r6,r3,r6
  807178:	19400005 	stb	r5,0(r3)
  80717c:	18c00044 	addi	r3,r3,1
  807180:	19bffd1e 	bne	r3,r6,807178 <memset+0xb4>
  807184:	f800283a 	ret
  807188:	2007883a 	mov	r3,r4
  80718c:	303ff91e 	bne	r6,zero,807174 <memset+0xb0>
  807190:	00000206 	br	80719c <memset+0xd8>
  807194:	2007883a 	mov	r3,r4
  807198:	003ff606 	br	807174 <memset+0xb0>
  80719c:	f800283a 	ret

008071a0 <_Balloc>:
  8071a0:	20801317 	ldw	r2,76(r4)
  8071a4:	defffc04 	addi	sp,sp,-16
  8071a8:	dc400115 	stw	r17,4(sp)
  8071ac:	dc000015 	stw	r16,0(sp)
  8071b0:	dfc00315 	stw	ra,12(sp)
  8071b4:	dc800215 	stw	r18,8(sp)
  8071b8:	2023883a 	mov	r17,r4
  8071bc:	2821883a 	mov	r16,r5
  8071c0:	10000f26 	beq	r2,zero,807200 <_Balloc+0x60>
  8071c4:	8407883a 	add	r3,r16,r16
  8071c8:	18c7883a 	add	r3,r3,r3
  8071cc:	10c7883a 	add	r3,r2,r3
  8071d0:	18800017 	ldw	r2,0(r3)
  8071d4:	10001126 	beq	r2,zero,80721c <_Balloc+0x7c>
  8071d8:	11000017 	ldw	r4,0(r2)
  8071dc:	19000015 	stw	r4,0(r3)
  8071e0:	10000415 	stw	zero,16(r2)
  8071e4:	10000315 	stw	zero,12(r2)
  8071e8:	dfc00317 	ldw	ra,12(sp)
  8071ec:	dc800217 	ldw	r18,8(sp)
  8071f0:	dc400117 	ldw	r17,4(sp)
  8071f4:	dc000017 	ldw	r16,0(sp)
  8071f8:	dec00404 	addi	sp,sp,16
  8071fc:	f800283a 	ret
  807200:	01400104 	movi	r5,4
  807204:	01800404 	movi	r6,16
  807208:	0808ae80 	call	808ae8 <_calloc_r>
  80720c:	88801315 	stw	r2,76(r17)
  807210:	103fec1e 	bne	r2,zero,8071c4 <_Balloc+0x24>
  807214:	0005883a 	mov	r2,zero
  807218:	003ff306 	br	8071e8 <_Balloc+0x48>
  80721c:	01400044 	movi	r5,1
  807220:	2c24983a 	sll	r18,r5,r16
  807224:	8809883a 	mov	r4,r17
  807228:	91800144 	addi	r6,r18,5
  80722c:	318d883a 	add	r6,r6,r6
  807230:	318d883a 	add	r6,r6,r6
  807234:	0808ae80 	call	808ae8 <_calloc_r>
  807238:	103ff626 	beq	r2,zero,807214 <_Balloc+0x74>
  80723c:	14000115 	stw	r16,4(r2)
  807240:	14800215 	stw	r18,8(r2)
  807244:	003fe606 	br	8071e0 <_Balloc+0x40>

00807248 <_Bfree>:
  807248:	28000826 	beq	r5,zero,80726c <_Bfree+0x24>
  80724c:	28c00117 	ldw	r3,4(r5)
  807250:	20801317 	ldw	r2,76(r4)
  807254:	18c7883a 	add	r3,r3,r3
  807258:	18c7883a 	add	r3,r3,r3
  80725c:	10c5883a 	add	r2,r2,r3
  807260:	10c00017 	ldw	r3,0(r2)
  807264:	28c00015 	stw	r3,0(r5)
  807268:	11400015 	stw	r5,0(r2)
  80726c:	f800283a 	ret

00807270 <__multadd>:
  807270:	defffa04 	addi	sp,sp,-24
  807274:	dc000115 	stw	r16,4(sp)
  807278:	2c000417 	ldw	r16,16(r5)
  80727c:	dc800315 	stw	r18,12(sp)
  807280:	dc400215 	stw	r17,8(sp)
  807284:	dfc00515 	stw	ra,20(sp)
  807288:	dcc00415 	stw	r19,16(sp)
  80728c:	2823883a 	mov	r17,r5
  807290:	2025883a 	mov	r18,r4
  807294:	28c00504 	addi	r3,r5,20
  807298:	0011883a 	mov	r8,zero
  80729c:	1a800017 	ldw	r10,0(r3)
  8072a0:	18c00104 	addi	r3,r3,4
  8072a4:	42000044 	addi	r8,r8,1
  8072a8:	527fffcc 	andi	r9,r10,65535
  8072ac:	4993383a 	mul	r9,r9,r6
  8072b0:	5014d43a 	srli	r10,r10,16
  8072b4:	49d3883a 	add	r9,r9,r7
  8072b8:	480ed43a 	srli	r7,r9,16
  8072bc:	5195383a 	mul	r10,r10,r6
  8072c0:	4a7fffcc 	andi	r9,r9,65535
  8072c4:	3a8f883a 	add	r7,r7,r10
  8072c8:	3814943a 	slli	r10,r7,16
  8072cc:	380ed43a 	srli	r7,r7,16
  8072d0:	5253883a 	add	r9,r10,r9
  8072d4:	1a7fff15 	stw	r9,-4(r3)
  8072d8:	443ff016 	blt	r8,r16,80729c <__multadd+0x2c>
  8072dc:	38000926 	beq	r7,zero,807304 <__multadd+0x94>
  8072e0:	88800217 	ldw	r2,8(r17)
  8072e4:	80800f0e 	bge	r16,r2,807324 <__multadd+0xb4>
  8072e8:	80800144 	addi	r2,r16,5
  8072ec:	1085883a 	add	r2,r2,r2
  8072f0:	1085883a 	add	r2,r2,r2
  8072f4:	8885883a 	add	r2,r17,r2
  8072f8:	84000044 	addi	r16,r16,1
  8072fc:	11c00015 	stw	r7,0(r2)
  807300:	8c000415 	stw	r16,16(r17)
  807304:	8805883a 	mov	r2,r17
  807308:	dfc00517 	ldw	ra,20(sp)
  80730c:	dcc00417 	ldw	r19,16(sp)
  807310:	dc800317 	ldw	r18,12(sp)
  807314:	dc400217 	ldw	r17,8(sp)
  807318:	dc000117 	ldw	r16,4(sp)
  80731c:	dec00604 	addi	sp,sp,24
  807320:	f800283a 	ret
  807324:	89400117 	ldw	r5,4(r17)
  807328:	9009883a 	mov	r4,r18
  80732c:	d9c00015 	stw	r7,0(sp)
  807330:	29400044 	addi	r5,r5,1
  807334:	08071a00 	call	8071a0 <_Balloc>
  807338:	89800417 	ldw	r6,16(r17)
  80733c:	89400304 	addi	r5,r17,12
  807340:	11000304 	addi	r4,r2,12
  807344:	31800084 	addi	r6,r6,2
  807348:	318d883a 	add	r6,r6,r6
  80734c:	318d883a 	add	r6,r6,r6
  807350:	1027883a 	mov	r19,r2
  807354:	0806ea40 	call	806ea4 <memcpy>
  807358:	88c00117 	ldw	r3,4(r17)
  80735c:	90801317 	ldw	r2,76(r18)
  807360:	d9c00017 	ldw	r7,0(sp)
  807364:	18c7883a 	add	r3,r3,r3
  807368:	18c7883a 	add	r3,r3,r3
  80736c:	10c5883a 	add	r2,r2,r3
  807370:	10c00017 	ldw	r3,0(r2)
  807374:	88c00015 	stw	r3,0(r17)
  807378:	14400015 	stw	r17,0(r2)
  80737c:	9823883a 	mov	r17,r19
  807380:	003fd906 	br	8072e8 <__multadd+0x78>

00807384 <__s2b>:
  807384:	defff904 	addi	sp,sp,-28
  807388:	dd000415 	stw	r20,16(sp)
  80738c:	dc400115 	stw	r17,4(sp)
  807390:	2829883a 	mov	r20,r5
  807394:	2023883a 	mov	r17,r4
  807398:	01400244 	movi	r5,9
  80739c:	39000204 	addi	r4,r7,8
  8073a0:	dcc00315 	stw	r19,12(sp)
  8073a4:	dc800215 	stw	r18,8(sp)
  8073a8:	dfc00615 	stw	ra,24(sp)
  8073ac:	dd400515 	stw	r21,20(sp)
  8073b0:	dc000015 	stw	r16,0(sp)
  8073b4:	3825883a 	mov	r18,r7
  8073b8:	3027883a 	mov	r19,r6
  8073bc:	080a36c0 	call	80a36c <__divsi3>
  8073c0:	00c00044 	movi	r3,1
  8073c4:	000b883a 	mov	r5,zero
  8073c8:	1880030e 	bge	r3,r2,8073d8 <__s2b+0x54>
  8073cc:	18c7883a 	add	r3,r3,r3
  8073d0:	29400044 	addi	r5,r5,1
  8073d4:	18bffd16 	blt	r3,r2,8073cc <__s2b+0x48>
  8073d8:	8809883a 	mov	r4,r17
  8073dc:	08071a00 	call	8071a0 <_Balloc>
  8073e0:	d8c00717 	ldw	r3,28(sp)
  8073e4:	10c00515 	stw	r3,20(r2)
  8073e8:	00c00044 	movi	r3,1
  8073ec:	10c00415 	stw	r3,16(r2)
  8073f0:	00c00244 	movi	r3,9
  8073f4:	1cc0210e 	bge	r3,r19,80747c <__s2b+0xf8>
  8073f8:	a0eb883a 	add	r21,r20,r3
  8073fc:	a821883a 	mov	r16,r21
  807400:	a4e9883a 	add	r20,r20,r19
  807404:	81c00007 	ldb	r7,0(r16)
  807408:	8809883a 	mov	r4,r17
  80740c:	84000044 	addi	r16,r16,1
  807410:	100b883a 	mov	r5,r2
  807414:	01800284 	movi	r6,10
  807418:	39fff404 	addi	r7,r7,-48
  80741c:	08072700 	call	807270 <__multadd>
  807420:	853ff81e 	bne	r16,r20,807404 <__s2b+0x80>
  807424:	ace1883a 	add	r16,r21,r19
  807428:	843ffe04 	addi	r16,r16,-8
  80742c:	9c800a0e 	bge	r19,r18,807458 <__s2b+0xd4>
  807430:	94e5c83a 	sub	r18,r18,r19
  807434:	84a5883a 	add	r18,r16,r18
  807438:	81c00007 	ldb	r7,0(r16)
  80743c:	8809883a 	mov	r4,r17
  807440:	84000044 	addi	r16,r16,1
  807444:	100b883a 	mov	r5,r2
  807448:	01800284 	movi	r6,10
  80744c:	39fff404 	addi	r7,r7,-48
  807450:	08072700 	call	807270 <__multadd>
  807454:	84bff81e 	bne	r16,r18,807438 <__s2b+0xb4>
  807458:	dfc00617 	ldw	ra,24(sp)
  80745c:	dd400517 	ldw	r21,20(sp)
  807460:	dd000417 	ldw	r20,16(sp)
  807464:	dcc00317 	ldw	r19,12(sp)
  807468:	dc800217 	ldw	r18,8(sp)
  80746c:	dc400117 	ldw	r17,4(sp)
  807470:	dc000017 	ldw	r16,0(sp)
  807474:	dec00704 	addi	sp,sp,28
  807478:	f800283a 	ret
  80747c:	a4000284 	addi	r16,r20,10
  807480:	1827883a 	mov	r19,r3
  807484:	003fe906 	br	80742c <__s2b+0xa8>

00807488 <__hi0bits>:
  807488:	20bfffec 	andhi	r2,r4,65535
  80748c:	1000141e 	bne	r2,zero,8074e0 <__hi0bits+0x58>
  807490:	2008943a 	slli	r4,r4,16
  807494:	00800404 	movi	r2,16
  807498:	20ffc02c 	andhi	r3,r4,65280
  80749c:	1800021e 	bne	r3,zero,8074a8 <__hi0bits+0x20>
  8074a0:	2008923a 	slli	r4,r4,8
  8074a4:	10800204 	addi	r2,r2,8
  8074a8:	20fc002c 	andhi	r3,r4,61440
  8074ac:	1800021e 	bne	r3,zero,8074b8 <__hi0bits+0x30>
  8074b0:	2008913a 	slli	r4,r4,4
  8074b4:	10800104 	addi	r2,r2,4
  8074b8:	20f0002c 	andhi	r3,r4,49152
  8074bc:	1800031e 	bne	r3,zero,8074cc <__hi0bits+0x44>
  8074c0:	2109883a 	add	r4,r4,r4
  8074c4:	10800084 	addi	r2,r2,2
  8074c8:	2109883a 	add	r4,r4,r4
  8074cc:	20000316 	blt	r4,zero,8074dc <__hi0bits+0x54>
  8074d0:	2110002c 	andhi	r4,r4,16384
  8074d4:	2000041e 	bne	r4,zero,8074e8 <__hi0bits+0x60>
  8074d8:	00800804 	movi	r2,32
  8074dc:	f800283a 	ret
  8074e0:	0005883a 	mov	r2,zero
  8074e4:	003fec06 	br	807498 <__hi0bits+0x10>
  8074e8:	10800044 	addi	r2,r2,1
  8074ec:	f800283a 	ret

008074f0 <__lo0bits>:
  8074f0:	20c00017 	ldw	r3,0(r4)
  8074f4:	188001cc 	andi	r2,r3,7
  8074f8:	10000826 	beq	r2,zero,80751c <__lo0bits+0x2c>
  8074fc:	1880004c 	andi	r2,r3,1
  807500:	1000211e 	bne	r2,zero,807588 <__lo0bits+0x98>
  807504:	1880008c 	andi	r2,r3,2
  807508:	1000211e 	bne	r2,zero,807590 <__lo0bits+0xa0>
  80750c:	1806d0ba 	srli	r3,r3,2
  807510:	00800084 	movi	r2,2
  807514:	20c00015 	stw	r3,0(r4)
  807518:	f800283a 	ret
  80751c:	18bfffcc 	andi	r2,r3,65535
  807520:	10001326 	beq	r2,zero,807570 <__lo0bits+0x80>
  807524:	0005883a 	mov	r2,zero
  807528:	19403fcc 	andi	r5,r3,255
  80752c:	2800021e 	bne	r5,zero,807538 <__lo0bits+0x48>
  807530:	1806d23a 	srli	r3,r3,8
  807534:	10800204 	addi	r2,r2,8
  807538:	194003cc 	andi	r5,r3,15
  80753c:	2800021e 	bne	r5,zero,807548 <__lo0bits+0x58>
  807540:	1806d13a 	srli	r3,r3,4
  807544:	10800104 	addi	r2,r2,4
  807548:	194000cc 	andi	r5,r3,3
  80754c:	2800021e 	bne	r5,zero,807558 <__lo0bits+0x68>
  807550:	1806d0ba 	srli	r3,r3,2
  807554:	10800084 	addi	r2,r2,2
  807558:	1940004c 	andi	r5,r3,1
  80755c:	2800081e 	bne	r5,zero,807580 <__lo0bits+0x90>
  807560:	1806d07a 	srli	r3,r3,1
  807564:	1800051e 	bne	r3,zero,80757c <__lo0bits+0x8c>
  807568:	00800804 	movi	r2,32
  80756c:	f800283a 	ret
  807570:	1806d43a 	srli	r3,r3,16
  807574:	00800404 	movi	r2,16
  807578:	003feb06 	br	807528 <__lo0bits+0x38>
  80757c:	10800044 	addi	r2,r2,1
  807580:	20c00015 	stw	r3,0(r4)
  807584:	f800283a 	ret
  807588:	0005883a 	mov	r2,zero
  80758c:	f800283a 	ret
  807590:	1806d07a 	srli	r3,r3,1
  807594:	00800044 	movi	r2,1
  807598:	20c00015 	stw	r3,0(r4)
  80759c:	f800283a 	ret

008075a0 <__i2b>:
  8075a0:	defffd04 	addi	sp,sp,-12
  8075a4:	dc000015 	stw	r16,0(sp)
  8075a8:	04000044 	movi	r16,1
  8075ac:	dc400115 	stw	r17,4(sp)
  8075b0:	2823883a 	mov	r17,r5
  8075b4:	800b883a 	mov	r5,r16
  8075b8:	dfc00215 	stw	ra,8(sp)
  8075bc:	08071a00 	call	8071a0 <_Balloc>
  8075c0:	14400515 	stw	r17,20(r2)
  8075c4:	14000415 	stw	r16,16(r2)
  8075c8:	dfc00217 	ldw	ra,8(sp)
  8075cc:	dc400117 	ldw	r17,4(sp)
  8075d0:	dc000017 	ldw	r16,0(sp)
  8075d4:	dec00304 	addi	sp,sp,12
  8075d8:	f800283a 	ret

008075dc <__multiply>:
  8075dc:	defffa04 	addi	sp,sp,-24
  8075e0:	dcc00315 	stw	r19,12(sp)
  8075e4:	dc400115 	stw	r17,4(sp)
  8075e8:	34c00417 	ldw	r19,16(r6)
  8075ec:	2c400417 	ldw	r17,16(r5)
  8075f0:	dd000415 	stw	r20,16(sp)
  8075f4:	dc800215 	stw	r18,8(sp)
  8075f8:	dfc00515 	stw	ra,20(sp)
  8075fc:	dc000015 	stw	r16,0(sp)
  807600:	2825883a 	mov	r18,r5
  807604:	3029883a 	mov	r20,r6
  807608:	8cc0050e 	bge	r17,r19,807620 <__multiply+0x44>
  80760c:	8807883a 	mov	r3,r17
  807610:	3025883a 	mov	r18,r6
  807614:	9823883a 	mov	r17,r19
  807618:	2829883a 	mov	r20,r5
  80761c:	1827883a 	mov	r19,r3
  807620:	90800217 	ldw	r2,8(r18)
  807624:	8ce1883a 	add	r16,r17,r19
  807628:	91400117 	ldw	r5,4(r18)
  80762c:	1400010e 	bge	r2,r16,807634 <__multiply+0x58>
  807630:	29400044 	addi	r5,r5,1
  807634:	08071a00 	call	8071a0 <_Balloc>
  807638:	83c00144 	addi	r15,r16,5
  80763c:	7bdf883a 	add	r15,r15,r15
  807640:	7bdf883a 	add	r15,r15,r15
  807644:	13800504 	addi	r14,r2,20
  807648:	13df883a 	add	r15,r2,r15
  80764c:	7007883a 	mov	r3,r14
  807650:	73c0032e 	bgeu	r14,r15,807660 <__multiply+0x84>
  807654:	18000015 	stw	zero,0(r3)
  807658:	18c00104 	addi	r3,r3,4
  80765c:	1bfffd36 	bltu	r3,r15,807654 <__multiply+0x78>
  807660:	99800144 	addi	r6,r19,5
  807664:	8b000144 	addi	r12,r17,5
  807668:	318d883a 	add	r6,r6,r6
  80766c:	6319883a 	add	r12,r12,r12
  807670:	318d883a 	add	r6,r6,r6
  807674:	6319883a 	add	r12,r12,r12
  807678:	a3400504 	addi	r13,r20,20
  80767c:	a18d883a 	add	r6,r20,r6
  807680:	94400504 	addi	r17,r18,20
  807684:	9319883a 	add	r12,r18,r12
  807688:	6980392e 	bgeu	r13,r6,807770 <__multiply+0x194>
  80768c:	6a800017 	ldw	r10,0(r13)
  807690:	52ffffcc 	andi	r11,r10,65535
  807694:	58001826 	beq	r11,zero,8076f8 <__multiply+0x11c>
  807698:	7007883a 	mov	r3,r14
  80769c:	8809883a 	mov	r4,r17
  8076a0:	000b883a 	mov	r5,zero
  8076a4:	22400017 	ldw	r9,0(r4)
  8076a8:	1a000017 	ldw	r8,0(r3)
  8076ac:	21000104 	addi	r4,r4,4
  8076b0:	49ffffcc 	andi	r7,r9,65535
  8076b4:	3acf383a 	mul	r7,r7,r11
  8076b8:	4812d43a 	srli	r9,r9,16
  8076bc:	42bfffcc 	andi	r10,r8,65535
  8076c0:	3a8f883a 	add	r7,r7,r10
  8076c4:	394f883a 	add	r7,r7,r5
  8076c8:	4010d43a 	srli	r8,r8,16
  8076cc:	4acb383a 	mul	r5,r9,r11
  8076d0:	3814d43a 	srli	r10,r7,16
  8076d4:	19c0000d 	sth	r7,0(r3)
  8076d8:	2a0b883a 	add	r5,r5,r8
  8076dc:	2a8b883a 	add	r5,r5,r10
  8076e0:	1940008d 	sth	r5,2(r3)
  8076e4:	280ad43a 	srli	r5,r5,16
  8076e8:	18c00104 	addi	r3,r3,4
  8076ec:	233fed36 	bltu	r4,r12,8076a4 <__multiply+0xc8>
  8076f0:	19400015 	stw	r5,0(r3)
  8076f4:	6a800017 	ldw	r10,0(r13)
  8076f8:	5014d43a 	srli	r10,r10,16
  8076fc:	50001926 	beq	r10,zero,807764 <__multiply+0x188>
  807700:	71400017 	ldw	r5,0(r14)
  807704:	7007883a 	mov	r3,r14
  807708:	8809883a 	mov	r4,r17
  80770c:	280f883a 	mov	r7,r5
  807710:	0017883a 	mov	r11,zero
  807714:	22400017 	ldw	r9,0(r4)
  807718:	380ed43a 	srli	r7,r7,16
  80771c:	1940000d 	sth	r5,0(r3)
  807720:	4a3fffcc 	andi	r8,r9,65535
  807724:	4291383a 	mul	r8,r8,r10
  807728:	4812d43a 	srli	r9,r9,16
  80772c:	18c00104 	addi	r3,r3,4
  807730:	41d1883a 	add	r8,r8,r7
  807734:	19c00017 	ldw	r7,0(r3)
  807738:	42d1883a 	add	r8,r8,r11
  80773c:	4a93383a 	mul	r9,r9,r10
  807740:	1a3fff8d 	sth	r8,-2(r3)
  807744:	4010d43a 	srli	r8,r8,16
  807748:	397fffcc 	andi	r5,r7,65535
  80774c:	2a4b883a 	add	r5,r5,r9
  807750:	2a0b883a 	add	r5,r5,r8
  807754:	21000104 	addi	r4,r4,4
  807758:	2816d43a 	srli	r11,r5,16
  80775c:	233fed36 	bltu	r4,r12,807714 <__multiply+0x138>
  807760:	19400015 	stw	r5,0(r3)
  807764:	6b400104 	addi	r13,r13,4
  807768:	73800104 	addi	r14,r14,4
  80776c:	69bfc736 	bltu	r13,r6,80768c <__multiply+0xb0>
  807770:	0400090e 	bge	zero,r16,807798 <__multiply+0x1bc>
  807774:	78ffff17 	ldw	r3,-4(r15)
  807778:	7bffff04 	addi	r15,r15,-4
  80777c:	18000326 	beq	r3,zero,80778c <__multiply+0x1b0>
  807780:	00000506 	br	807798 <__multiply+0x1bc>
  807784:	78c00017 	ldw	r3,0(r15)
  807788:	1800031e 	bne	r3,zero,807798 <__multiply+0x1bc>
  80778c:	843fffc4 	addi	r16,r16,-1
  807790:	7bffff04 	addi	r15,r15,-4
  807794:	803ffb1e 	bne	r16,zero,807784 <__multiply+0x1a8>
  807798:	14000415 	stw	r16,16(r2)
  80779c:	dfc00517 	ldw	ra,20(sp)
  8077a0:	dd000417 	ldw	r20,16(sp)
  8077a4:	dcc00317 	ldw	r19,12(sp)
  8077a8:	dc800217 	ldw	r18,8(sp)
  8077ac:	dc400117 	ldw	r17,4(sp)
  8077b0:	dc000017 	ldw	r16,0(sp)
  8077b4:	dec00604 	addi	sp,sp,24
  8077b8:	f800283a 	ret

008077bc <__pow5mult>:
  8077bc:	defffb04 	addi	sp,sp,-20
  8077c0:	dcc00315 	stw	r19,12(sp)
  8077c4:	dc800215 	stw	r18,8(sp)
  8077c8:	dc000015 	stw	r16,0(sp)
  8077cc:	dfc00415 	stw	ra,16(sp)
  8077d0:	dc400115 	stw	r17,4(sp)
  8077d4:	308000cc 	andi	r2,r6,3
  8077d8:	3021883a 	mov	r16,r6
  8077dc:	2027883a 	mov	r19,r4
  8077e0:	2825883a 	mov	r18,r5
  8077e4:	10002e1e 	bne	r2,zero,8078a0 <__pow5mult+0xe4>
  8077e8:	8021d0ba 	srai	r16,r16,2
  8077ec:	80001a26 	beq	r16,zero,807858 <__pow5mult+0x9c>
  8077f0:	9c401217 	ldw	r17,72(r19)
  8077f4:	8800061e 	bne	r17,zero,807810 <__pow5mult+0x54>
  8077f8:	00003406 	br	8078cc <__pow5mult+0x110>
  8077fc:	8021d07a 	srai	r16,r16,1
  807800:	80001526 	beq	r16,zero,807858 <__pow5mult+0x9c>
  807804:	88c00017 	ldw	r3,0(r17)
  807808:	18001b26 	beq	r3,zero,807878 <__pow5mult+0xbc>
  80780c:	1823883a 	mov	r17,r3
  807810:	80c0004c 	andi	r3,r16,1
  807814:	183ff926 	beq	r3,zero,8077fc <__pow5mult+0x40>
  807818:	900b883a 	mov	r5,r18
  80781c:	880d883a 	mov	r6,r17
  807820:	9809883a 	mov	r4,r19
  807824:	08075dc0 	call	8075dc <__multiply>
  807828:	90001b26 	beq	r18,zero,807898 <__pow5mult+0xdc>
  80782c:	91000117 	ldw	r4,4(r18)
  807830:	98c01317 	ldw	r3,76(r19)
  807834:	8021d07a 	srai	r16,r16,1
  807838:	2109883a 	add	r4,r4,r4
  80783c:	2109883a 	add	r4,r4,r4
  807840:	1907883a 	add	r3,r3,r4
  807844:	19000017 	ldw	r4,0(r3)
  807848:	91000015 	stw	r4,0(r18)
  80784c:	1c800015 	stw	r18,0(r3)
  807850:	1025883a 	mov	r18,r2
  807854:	803feb1e 	bne	r16,zero,807804 <__pow5mult+0x48>
  807858:	9005883a 	mov	r2,r18
  80785c:	dfc00417 	ldw	ra,16(sp)
  807860:	dcc00317 	ldw	r19,12(sp)
  807864:	dc800217 	ldw	r18,8(sp)
  807868:	dc400117 	ldw	r17,4(sp)
  80786c:	dc000017 	ldw	r16,0(sp)
  807870:	dec00504 	addi	sp,sp,20
  807874:	f800283a 	ret
  807878:	880b883a 	mov	r5,r17
  80787c:	880d883a 	mov	r6,r17
  807880:	9809883a 	mov	r4,r19
  807884:	08075dc0 	call	8075dc <__multiply>
  807888:	88800015 	stw	r2,0(r17)
  80788c:	10000015 	stw	zero,0(r2)
  807890:	1023883a 	mov	r17,r2
  807894:	003fde06 	br	807810 <__pow5mult+0x54>
  807898:	1025883a 	mov	r18,r2
  80789c:	003fd706 	br	8077fc <__pow5mult+0x40>
  8078a0:	10bfffc4 	addi	r2,r2,-1
  8078a4:	1085883a 	add	r2,r2,r2
  8078a8:	00c02074 	movhi	r3,129
  8078ac:	18fd2e04 	addi	r3,r3,-2888
  8078b0:	1085883a 	add	r2,r2,r2
  8078b4:	1885883a 	add	r2,r3,r2
  8078b8:	11800017 	ldw	r6,0(r2)
  8078bc:	000f883a 	mov	r7,zero
  8078c0:	08072700 	call	807270 <__multadd>
  8078c4:	1025883a 	mov	r18,r2
  8078c8:	003fc706 	br	8077e8 <__pow5mult+0x2c>
  8078cc:	9809883a 	mov	r4,r19
  8078d0:	01409c44 	movi	r5,625
  8078d4:	08075a00 	call	8075a0 <__i2b>
  8078d8:	98801215 	stw	r2,72(r19)
  8078dc:	1023883a 	mov	r17,r2
  8078e0:	10000015 	stw	zero,0(r2)
  8078e4:	003fca06 	br	807810 <__pow5mult+0x54>

008078e8 <__lshift>:
  8078e8:	defff904 	addi	sp,sp,-28
  8078ec:	dd400515 	stw	r21,20(sp)
  8078f0:	dc400115 	stw	r17,4(sp)
  8078f4:	2d400417 	ldw	r21,16(r5)
  8078f8:	3023d17a 	srai	r17,r6,5
  8078fc:	28800217 	ldw	r2,8(r5)
  807900:	dd000415 	stw	r20,16(sp)
  807904:	8d6b883a 	add	r21,r17,r21
  807908:	dcc00315 	stw	r19,12(sp)
  80790c:	dc800215 	stw	r18,8(sp)
  807910:	dc000015 	stw	r16,0(sp)
  807914:	dfc00615 	stw	ra,24(sp)
  807918:	ac000044 	addi	r16,r21,1
  80791c:	2825883a 	mov	r18,r5
  807920:	3029883a 	mov	r20,r6
  807924:	2027883a 	mov	r19,r4
  807928:	29400117 	ldw	r5,4(r5)
  80792c:	1400030e 	bge	r2,r16,80793c <__lshift+0x54>
  807930:	1085883a 	add	r2,r2,r2
  807934:	29400044 	addi	r5,r5,1
  807938:	143ffd16 	blt	r2,r16,807930 <__lshift+0x48>
  80793c:	9809883a 	mov	r4,r19
  807940:	08071a00 	call	8071a0 <_Balloc>
  807944:	10c00504 	addi	r3,r2,20
  807948:	0440090e 	bge	zero,r17,807970 <__lshift+0x88>
  80794c:	000f883a 	mov	r7,zero
  807950:	18000015 	stw	zero,0(r3)
  807954:	39c00044 	addi	r7,r7,1
  807958:	18c00104 	addi	r3,r3,4
  80795c:	3c7ffc1e 	bne	r7,r17,807950 <__lshift+0x68>
  807960:	38c00144 	addi	r3,r7,5
  807964:	18c7883a 	add	r3,r3,r3
  807968:	18c7883a 	add	r3,r3,r3
  80796c:	10c7883a 	add	r3,r2,r3
  807970:	92000417 	ldw	r8,16(r18)
  807974:	a18007cc 	andi	r6,r20,31
  807978:	91c00504 	addi	r7,r18,20
  80797c:	42000144 	addi	r8,r8,5
  807980:	4211883a 	add	r8,r8,r8
  807984:	4211883a 	add	r8,r8,r8
  807988:	9211883a 	add	r8,r18,r8
  80798c:	30002226 	beq	r6,zero,807a18 <__lshift+0x130>
  807990:	02800804 	movi	r10,32
  807994:	5195c83a 	sub	r10,r10,r6
  807998:	000b883a 	mov	r5,zero
  80799c:	3a400017 	ldw	r9,0(r7)
  8079a0:	18c00104 	addi	r3,r3,4
  8079a4:	39c00104 	addi	r7,r7,4
  8079a8:	4992983a 	sll	r9,r9,r6
  8079ac:	2a4ab03a 	or	r5,r5,r9
  8079b0:	197fff15 	stw	r5,-4(r3)
  8079b4:	397fff17 	ldw	r5,-4(r7)
  8079b8:	2a8ad83a 	srl	r5,r5,r10
  8079bc:	3a3ff736 	bltu	r7,r8,80799c <__lshift+0xb4>
  8079c0:	19400015 	stw	r5,0(r3)
  8079c4:	28000126 	beq	r5,zero,8079cc <__lshift+0xe4>
  8079c8:	ac000084 	addi	r16,r21,2
  8079cc:	91000117 	ldw	r4,4(r18)
  8079d0:	98c01317 	ldw	r3,76(r19)
  8079d4:	843fffc4 	addi	r16,r16,-1
  8079d8:	2109883a 	add	r4,r4,r4
  8079dc:	2109883a 	add	r4,r4,r4
  8079e0:	1907883a 	add	r3,r3,r4
  8079e4:	19000017 	ldw	r4,0(r3)
  8079e8:	14000415 	stw	r16,16(r2)
  8079ec:	91000015 	stw	r4,0(r18)
  8079f0:	1c800015 	stw	r18,0(r3)
  8079f4:	dfc00617 	ldw	ra,24(sp)
  8079f8:	dd400517 	ldw	r21,20(sp)
  8079fc:	dd000417 	ldw	r20,16(sp)
  807a00:	dcc00317 	ldw	r19,12(sp)
  807a04:	dc800217 	ldw	r18,8(sp)
  807a08:	dc400117 	ldw	r17,4(sp)
  807a0c:	dc000017 	ldw	r16,0(sp)
  807a10:	dec00704 	addi	sp,sp,28
  807a14:	f800283a 	ret
  807a18:	39400017 	ldw	r5,0(r7)
  807a1c:	18c00104 	addi	r3,r3,4
  807a20:	39c00104 	addi	r7,r7,4
  807a24:	197fff15 	stw	r5,-4(r3)
  807a28:	3a3fe82e 	bgeu	r7,r8,8079cc <__lshift+0xe4>
  807a2c:	39400017 	ldw	r5,0(r7)
  807a30:	18c00104 	addi	r3,r3,4
  807a34:	39c00104 	addi	r7,r7,4
  807a38:	197fff15 	stw	r5,-4(r3)
  807a3c:	3a3ff636 	bltu	r7,r8,807a18 <__lshift+0x130>
  807a40:	003fe206 	br	8079cc <__lshift+0xe4>

00807a44 <__mcmp>:
  807a44:	20800417 	ldw	r2,16(r4)
  807a48:	28c00417 	ldw	r3,16(r5)
  807a4c:	10c5c83a 	sub	r2,r2,r3
  807a50:	10000f1e 	bne	r2,zero,807a90 <__mcmp+0x4c>
  807a54:	18c00144 	addi	r3,r3,5
  807a58:	18c7883a 	add	r3,r3,r3
  807a5c:	18c7883a 	add	r3,r3,r3
  807a60:	21c00504 	addi	r7,r4,20
  807a64:	28cb883a 	add	r5,r5,r3
  807a68:	20c9883a 	add	r4,r4,r3
  807a6c:	213fff04 	addi	r4,r4,-4
  807a70:	297fff04 	addi	r5,r5,-4
  807a74:	21800017 	ldw	r6,0(r4)
  807a78:	28c00017 	ldw	r3,0(r5)
  807a7c:	30c0021e 	bne	r6,r3,807a88 <__mcmp+0x44>
  807a80:	393ffa36 	bltu	r7,r4,807a6c <__mcmp+0x28>
  807a84:	f800283a 	ret
  807a88:	30c00236 	bltu	r6,r3,807a94 <__mcmp+0x50>
  807a8c:	00800044 	movi	r2,1
  807a90:	f800283a 	ret
  807a94:	00bfffc4 	movi	r2,-1
  807a98:	f800283a 	ret

00807a9c <__mdiff>:
  807a9c:	defffb04 	addi	sp,sp,-20
  807aa0:	dc000015 	stw	r16,0(sp)
  807aa4:	2821883a 	mov	r16,r5
  807aa8:	dc800215 	stw	r18,8(sp)
  807aac:	300b883a 	mov	r5,r6
  807ab0:	2025883a 	mov	r18,r4
  807ab4:	8009883a 	mov	r4,r16
  807ab8:	dc400115 	stw	r17,4(sp)
  807abc:	dfc00415 	stw	ra,16(sp)
  807ac0:	dcc00315 	stw	r19,12(sp)
  807ac4:	3023883a 	mov	r17,r6
  807ac8:	0807a440 	call	807a44 <__mcmp>
  807acc:	10005026 	beq	r2,zero,807c10 <__mdiff+0x174>
  807ad0:	10004a16 	blt	r2,zero,807bfc <__mdiff+0x160>
  807ad4:	0027883a 	mov	r19,zero
  807ad8:	81400117 	ldw	r5,4(r16)
  807adc:	9009883a 	mov	r4,r18
  807ae0:	08071a00 	call	8071a0 <_Balloc>
  807ae4:	82400417 	ldw	r9,16(r16)
  807ae8:	89800417 	ldw	r6,16(r17)
  807aec:	14c00315 	stw	r19,12(r2)
  807af0:	4b800144 	addi	r14,r9,5
  807af4:	31800144 	addi	r6,r6,5
  807af8:	739d883a 	add	r14,r14,r14
  807afc:	318d883a 	add	r6,r6,r6
  807b00:	739d883a 	add	r14,r14,r14
  807b04:	318d883a 	add	r6,r6,r6
  807b08:	81c00504 	addi	r7,r16,20
  807b0c:	839d883a 	add	r14,r16,r14
  807b10:	8a000504 	addi	r8,r17,20
  807b14:	898d883a 	add	r6,r17,r6
  807b18:	10c00504 	addi	r3,r2,20
  807b1c:	0009883a 	mov	r4,zero
  807b20:	3b000017 	ldw	r12,0(r7)
  807b24:	42c00017 	ldw	r11,0(r8)
  807b28:	42000104 	addi	r8,r8,4
  807b2c:	62bfffcc 	andi	r10,r12,65535
  807b30:	5b7fffcc 	andi	r13,r11,65535
  807b34:	5109883a 	add	r4,r10,r4
  807b38:	2355c83a 	sub	r10,r4,r13
  807b3c:	5816d43a 	srli	r11,r11,16
  807b40:	6008d43a 	srli	r4,r12,16
  807b44:	501bd43a 	srai	r13,r10,16
  807b48:	1a80000d 	sth	r10,0(r3)
  807b4c:	22c9c83a 	sub	r4,r4,r11
  807b50:	2349883a 	add	r4,r4,r13
  807b54:	1900008d 	sth	r4,2(r3)
  807b58:	39c00104 	addi	r7,r7,4
  807b5c:	2009d43a 	srai	r4,r4,16
  807b60:	18c00104 	addi	r3,r3,4
  807b64:	41bfee36 	bltu	r8,r6,807b20 <__mdiff+0x84>
  807b68:	180b883a 	mov	r5,r3
  807b6c:	3815883a 	mov	r10,r7
  807b70:	3b80132e 	bgeu	r7,r14,807bc0 <__mdiff+0x124>
  807b74:	3a000017 	ldw	r8,0(r7)
  807b78:	18c00104 	addi	r3,r3,4
  807b7c:	39c00104 	addi	r7,r7,4
  807b80:	41bfffcc 	andi	r6,r8,65535
  807b84:	310d883a 	add	r6,r6,r4
  807b88:	3009d43a 	srai	r4,r6,16
  807b8c:	4010d43a 	srli	r8,r8,16
  807b90:	19bfff0d 	sth	r6,-4(r3)
  807b94:	2209883a 	add	r4,r4,r8
  807b98:	193fff8d 	sth	r4,-2(r3)
  807b9c:	2009d43a 	srai	r4,r4,16
  807ba0:	3bbff436 	bltu	r7,r14,807b74 <__mdiff+0xd8>
  807ba4:	0286303a 	nor	r3,zero,r10
  807ba8:	1b87883a 	add	r3,r3,r14
  807bac:	1806d0ba 	srli	r3,r3,2
  807bb0:	18c00044 	addi	r3,r3,1
  807bb4:	18c7883a 	add	r3,r3,r3
  807bb8:	18c7883a 	add	r3,r3,r3
  807bbc:	28c7883a 	add	r3,r5,r3
  807bc0:	193fff17 	ldw	r4,-4(r3)
  807bc4:	18ffff04 	addi	r3,r3,-4
  807bc8:	2000041e 	bne	r4,zero,807bdc <__mdiff+0x140>
  807bcc:	18ffff04 	addi	r3,r3,-4
  807bd0:	19000017 	ldw	r4,0(r3)
  807bd4:	4a7fffc4 	addi	r9,r9,-1
  807bd8:	203ffc26 	beq	r4,zero,807bcc <__mdiff+0x130>
  807bdc:	12400415 	stw	r9,16(r2)
  807be0:	dfc00417 	ldw	ra,16(sp)
  807be4:	dcc00317 	ldw	r19,12(sp)
  807be8:	dc800217 	ldw	r18,8(sp)
  807bec:	dc400117 	ldw	r17,4(sp)
  807bf0:	dc000017 	ldw	r16,0(sp)
  807bf4:	dec00504 	addi	sp,sp,20
  807bf8:	f800283a 	ret
  807bfc:	8005883a 	mov	r2,r16
  807c00:	04c00044 	movi	r19,1
  807c04:	8821883a 	mov	r16,r17
  807c08:	1023883a 	mov	r17,r2
  807c0c:	003fb206 	br	807ad8 <__mdiff+0x3c>
  807c10:	9009883a 	mov	r4,r18
  807c14:	000b883a 	mov	r5,zero
  807c18:	08071a00 	call	8071a0 <_Balloc>
  807c1c:	00c00044 	movi	r3,1
  807c20:	10c00415 	stw	r3,16(r2)
  807c24:	10000515 	stw	zero,20(r2)
  807c28:	dfc00417 	ldw	ra,16(sp)
  807c2c:	dcc00317 	ldw	r19,12(sp)
  807c30:	dc800217 	ldw	r18,8(sp)
  807c34:	dc400117 	ldw	r17,4(sp)
  807c38:	dc000017 	ldw	r16,0(sp)
  807c3c:	dec00504 	addi	sp,sp,20
  807c40:	f800283a 	ret

00807c44 <__ulp>:
  807c44:	295ffc2c 	andhi	r5,r5,32752
  807c48:	00bf3034 	movhi	r2,64704
  807c4c:	2887883a 	add	r3,r5,r2
  807c50:	00c0020e 	bge	zero,r3,807c5c <__ulp+0x18>
  807c54:	0005883a 	mov	r2,zero
  807c58:	f800283a 	ret
  807c5c:	00c7c83a 	sub	r3,zero,r3
  807c60:	1805d53a 	srai	r2,r3,20
  807c64:	00c004c4 	movi	r3,19
  807c68:	18800a0e 	bge	r3,r2,807c94 <__ulp+0x50>
  807c6c:	01000c84 	movi	r4,50
  807c70:	0007883a 	mov	r3,zero
  807c74:	20800516 	blt	r4,r2,807c8c <__ulp+0x48>
  807c78:	01000cc4 	movi	r4,51
  807c7c:	2085c83a 	sub	r2,r4,r2
  807c80:	01000044 	movi	r4,1
  807c84:	2084983a 	sll	r2,r4,r2
  807c88:	f800283a 	ret
  807c8c:	00800044 	movi	r2,1
  807c90:	f800283a 	ret
  807c94:	00c00234 	movhi	r3,8
  807c98:	1887d83a 	sra	r3,r3,r2
  807c9c:	0005883a 	mov	r2,zero
  807ca0:	f800283a 	ret

00807ca4 <__b2d>:
  807ca4:	defffa04 	addi	sp,sp,-24
  807ca8:	dc000015 	stw	r16,0(sp)
  807cac:	24000417 	ldw	r16,16(r4)
  807cb0:	dc400115 	stw	r17,4(sp)
  807cb4:	dcc00315 	stw	r19,12(sp)
  807cb8:	84000144 	addi	r16,r16,5
  807cbc:	8421883a 	add	r16,r16,r16
  807cc0:	8421883a 	add	r16,r16,r16
  807cc4:	2421883a 	add	r16,r4,r16
  807cc8:	847fff17 	ldw	r17,-4(r16)
  807ccc:	24c00504 	addi	r19,r4,20
  807cd0:	dd000415 	stw	r20,16(sp)
  807cd4:	8809883a 	mov	r4,r17
  807cd8:	dc800215 	stw	r18,8(sp)
  807cdc:	2829883a 	mov	r20,r5
  807ce0:	dfc00515 	stw	ra,20(sp)
  807ce4:	08074880 	call	807488 <__hi0bits>
  807ce8:	00c00804 	movi	r3,32
  807cec:	1887c83a 	sub	r3,r3,r2
  807cf0:	a0c00015 	stw	r3,0(r20)
  807cf4:	00c00284 	movi	r3,10
  807cf8:	84bfff04 	addi	r18,r16,-4
  807cfc:	18801216 	blt	r3,r2,807d48 <__b2d+0xa4>
  807d00:	010002c4 	movi	r4,11
  807d04:	2089c83a 	sub	r4,r4,r2
  807d08:	8906d83a 	srl	r3,r17,r4
  807d0c:	18cffc34 	orhi	r3,r3,16368
  807d10:	9c80322e 	bgeu	r19,r18,807ddc <__b2d+0x138>
  807d14:	817ffe17 	ldw	r5,-8(r16)
  807d18:	2908d83a 	srl	r4,r5,r4
  807d1c:	10800544 	addi	r2,r2,21
  807d20:	88a2983a 	sll	r17,r17,r2
  807d24:	2444b03a 	or	r2,r4,r17
  807d28:	dfc00517 	ldw	ra,20(sp)
  807d2c:	dd000417 	ldw	r20,16(sp)
  807d30:	dcc00317 	ldw	r19,12(sp)
  807d34:	dc800217 	ldw	r18,8(sp)
  807d38:	dc400117 	ldw	r17,4(sp)
  807d3c:	dc000017 	ldw	r16,0(sp)
  807d40:	dec00604 	addi	sp,sp,24
  807d44:	f800283a 	ret
  807d48:	9c801636 	bltu	r19,r18,807da4 <__b2d+0x100>
  807d4c:	113ffd44 	addi	r4,r2,-11
  807d50:	000b883a 	mov	r5,zero
  807d54:	20001726 	beq	r4,zero,807db4 <__b2d+0x110>
  807d58:	00c00ac4 	movi	r3,43
  807d5c:	1885c83a 	sub	r2,r3,r2
  807d60:	8906983a 	sll	r3,r17,r4
  807d64:	288cd83a 	srl	r6,r5,r2
  807d68:	18cffc34 	orhi	r3,r3,16368
  807d6c:	1986b03a 	or	r3,r3,r6
  807d70:	9c801c2e 	bgeu	r19,r18,807de4 <__b2d+0x140>
  807d74:	91bfff17 	ldw	r6,-4(r18)
  807d78:	3084d83a 	srl	r2,r6,r2
  807d7c:	2908983a 	sll	r4,r5,r4
  807d80:	1104b03a 	or	r2,r2,r4
  807d84:	dfc00517 	ldw	ra,20(sp)
  807d88:	dd000417 	ldw	r20,16(sp)
  807d8c:	dcc00317 	ldw	r19,12(sp)
  807d90:	dc800217 	ldw	r18,8(sp)
  807d94:	dc400117 	ldw	r17,4(sp)
  807d98:	dc000017 	ldw	r16,0(sp)
  807d9c:	dec00604 	addi	sp,sp,24
  807da0:	f800283a 	ret
  807da4:	113ffd44 	addi	r4,r2,-11
  807da8:	84bffe04 	addi	r18,r16,-8
  807dac:	817ffe17 	ldw	r5,-8(r16)
  807db0:	203fe91e 	bne	r4,zero,807d58 <__b2d+0xb4>
  807db4:	88cffc34 	orhi	r3,r17,16368
  807db8:	2805883a 	mov	r2,r5
  807dbc:	dfc00517 	ldw	ra,20(sp)
  807dc0:	dd000417 	ldw	r20,16(sp)
  807dc4:	dcc00317 	ldw	r19,12(sp)
  807dc8:	dc800217 	ldw	r18,8(sp)
  807dcc:	dc400117 	ldw	r17,4(sp)
  807dd0:	dc000017 	ldw	r16,0(sp)
  807dd4:	dec00604 	addi	sp,sp,24
  807dd8:	f800283a 	ret
  807ddc:	0009883a 	mov	r4,zero
  807de0:	003fce06 	br	807d1c <__b2d+0x78>
  807de4:	0005883a 	mov	r2,zero
  807de8:	003fe406 	br	807d7c <__b2d+0xd8>

00807dec <__d2b>:
  807dec:	defff804 	addi	sp,sp,-32
  807df0:	dc400315 	stw	r17,12(sp)
  807df4:	3023883a 	mov	r17,r6
  807df8:	dc800415 	stw	r18,16(sp)
  807dfc:	8824907a 	slli	r18,r17,1
  807e00:	dcc00515 	stw	r19,20(sp)
  807e04:	2827883a 	mov	r19,r5
  807e08:	9024d57a 	srli	r18,r18,21
  807e0c:	01400044 	movi	r5,1
  807e10:	dd000615 	stw	r20,24(sp)
  807e14:	dc000215 	stw	r16,8(sp)
  807e18:	dfc00715 	stw	ra,28(sp)
  807e1c:	3829883a 	mov	r20,r7
  807e20:	08071a00 	call	8071a0 <_Balloc>
  807e24:	1021883a 	mov	r16,r2
  807e28:	00800434 	movhi	r2,16
  807e2c:	10bfffc4 	addi	r2,r2,-1
  807e30:	88a2703a 	and	r17,r17,r2
  807e34:	90000126 	beq	r18,zero,807e3c <__d2b+0x50>
  807e38:	8c400434 	orhi	r17,r17,16
  807e3c:	dc400015 	stw	r17,0(sp)
  807e40:	98002226 	beq	r19,zero,807ecc <__d2b+0xe0>
  807e44:	d9000104 	addi	r4,sp,4
  807e48:	dcc00115 	stw	r19,4(sp)
  807e4c:	08074f00 	call	8074f0 <__lo0bits>
  807e50:	d8c00017 	ldw	r3,0(sp)
  807e54:	10002d1e 	bne	r2,zero,807f0c <__d2b+0x120>
  807e58:	d9000117 	ldw	r4,4(sp)
  807e5c:	81000515 	stw	r4,20(r16)
  807e60:	1823003a 	cmpeq	r17,r3,zero
  807e64:	01000084 	movi	r4,2
  807e68:	2463c83a 	sub	r17,r4,r17
  807e6c:	80c00615 	stw	r3,24(r16)
  807e70:	84400415 	stw	r17,16(r16)
  807e74:	90001d1e 	bne	r18,zero,807eec <__d2b+0x100>
  807e78:	88c00104 	addi	r3,r17,4
  807e7c:	18c7883a 	add	r3,r3,r3
  807e80:	18c7883a 	add	r3,r3,r3
  807e84:	80c7883a 	add	r3,r16,r3
  807e88:	19000017 	ldw	r4,0(r3)
  807e8c:	10bef384 	addi	r2,r2,-1074
  807e90:	a0800015 	stw	r2,0(r20)
  807e94:	08074880 	call	807488 <__hi0bits>
  807e98:	8822917a 	slli	r17,r17,5
  807e9c:	d8c00817 	ldw	r3,32(sp)
  807ea0:	8885c83a 	sub	r2,r17,r2
  807ea4:	18800015 	stw	r2,0(r3)
  807ea8:	8005883a 	mov	r2,r16
  807eac:	dfc00717 	ldw	ra,28(sp)
  807eb0:	dd000617 	ldw	r20,24(sp)
  807eb4:	dcc00517 	ldw	r19,20(sp)
  807eb8:	dc800417 	ldw	r18,16(sp)
  807ebc:	dc400317 	ldw	r17,12(sp)
  807ec0:	dc000217 	ldw	r16,8(sp)
  807ec4:	dec00804 	addi	sp,sp,32
  807ec8:	f800283a 	ret
  807ecc:	d809883a 	mov	r4,sp
  807ed0:	08074f00 	call	8074f0 <__lo0bits>
  807ed4:	d8c00017 	ldw	r3,0(sp)
  807ed8:	04400044 	movi	r17,1
  807edc:	84400415 	stw	r17,16(r16)
  807ee0:	80c00515 	stw	r3,20(r16)
  807ee4:	10800804 	addi	r2,r2,32
  807ee8:	903fe326 	beq	r18,zero,807e78 <__d2b+0x8c>
  807eec:	00c00d44 	movi	r3,53
  807ef0:	94bef344 	addi	r18,r18,-1075
  807ef4:	90a5883a 	add	r18,r18,r2
  807ef8:	1885c83a 	sub	r2,r3,r2
  807efc:	d8c00817 	ldw	r3,32(sp)
  807f00:	a4800015 	stw	r18,0(r20)
  807f04:	18800015 	stw	r2,0(r3)
  807f08:	003fe706 	br	807ea8 <__d2b+0xbc>
  807f0c:	01000804 	movi	r4,32
  807f10:	2089c83a 	sub	r4,r4,r2
  807f14:	1908983a 	sll	r4,r3,r4
  807f18:	d9400117 	ldw	r5,4(sp)
  807f1c:	1886d83a 	srl	r3,r3,r2
  807f20:	2148b03a 	or	r4,r4,r5
  807f24:	81000515 	stw	r4,20(r16)
  807f28:	d8c00015 	stw	r3,0(sp)
  807f2c:	003fcc06 	br	807e60 <__d2b+0x74>

00807f30 <__ratio>:
  807f30:	defff904 	addi	sp,sp,-28
  807f34:	dc400315 	stw	r17,12(sp)
  807f38:	2823883a 	mov	r17,r5
  807f3c:	d9400104 	addi	r5,sp,4
  807f40:	dfc00615 	stw	ra,24(sp)
  807f44:	dcc00515 	stw	r19,20(sp)
  807f48:	dc800415 	stw	r18,16(sp)
  807f4c:	2027883a 	mov	r19,r4
  807f50:	dc000215 	stw	r16,8(sp)
  807f54:	0807ca40 	call	807ca4 <__b2d>
  807f58:	8809883a 	mov	r4,r17
  807f5c:	d80b883a 	mov	r5,sp
  807f60:	1025883a 	mov	r18,r2
  807f64:	1821883a 	mov	r16,r3
  807f68:	0807ca40 	call	807ca4 <__b2d>
  807f6c:	99400417 	ldw	r5,16(r19)
  807f70:	89000417 	ldw	r4,16(r17)
  807f74:	d9800117 	ldw	r6,4(sp)
  807f78:	2909c83a 	sub	r4,r5,r4
  807f7c:	d9400017 	ldw	r5,0(sp)
  807f80:	2008917a 	slli	r4,r4,5
  807f84:	314bc83a 	sub	r5,r6,r5
  807f88:	290b883a 	add	r5,r5,r4
  807f8c:	01400e0e 	bge	zero,r5,807fc8 <__ratio+0x98>
  807f90:	280a953a 	slli	r5,r5,20
  807f94:	2c21883a 	add	r16,r5,r16
  807f98:	9009883a 	mov	r4,r18
  807f9c:	800b883a 	mov	r5,r16
  807fa0:	100d883a 	mov	r6,r2
  807fa4:	180f883a 	mov	r7,r3
  807fa8:	08012dc0 	call	8012dc <__divdf3>
  807fac:	dfc00617 	ldw	ra,24(sp)
  807fb0:	dcc00517 	ldw	r19,20(sp)
  807fb4:	dc800417 	ldw	r18,16(sp)
  807fb8:	dc400317 	ldw	r17,12(sp)
  807fbc:	dc000217 	ldw	r16,8(sp)
  807fc0:	dec00704 	addi	sp,sp,28
  807fc4:	f800283a 	ret
  807fc8:	280a953a 	slli	r5,r5,20
  807fcc:	1947c83a 	sub	r3,r3,r5
  807fd0:	003ff106 	br	807f98 <__ratio+0x68>

00807fd4 <_mprec_log10>:
  807fd4:	defffe04 	addi	sp,sp,-8
  807fd8:	dc000015 	stw	r16,0(sp)
  807fdc:	dfc00115 	stw	ra,4(sp)
  807fe0:	008005c4 	movi	r2,23
  807fe4:	2021883a 	mov	r16,r4
  807fe8:	11000d0e 	bge	r2,r4,808020 <_mprec_log10+0x4c>
  807fec:	0005883a 	mov	r2,zero
  807ff0:	00cffc34 	movhi	r3,16368
  807ff4:	843fffc4 	addi	r16,r16,-1
  807ff8:	1009883a 	mov	r4,r2
  807ffc:	180b883a 	mov	r5,r3
  808000:	000d883a 	mov	r6,zero
  808004:	01d00934 	movhi	r7,16420
  808008:	0800ff80 	call	800ff8 <__muldf3>
  80800c:	803ff91e 	bne	r16,zero,807ff4 <_mprec_log10+0x20>
  808010:	dfc00117 	ldw	ra,4(sp)
  808014:	dc000017 	ldw	r16,0(sp)
  808018:	dec00204 	addi	sp,sp,8
  80801c:	f800283a 	ret
  808020:	202090fa 	slli	r16,r4,3
  808024:	00802074 	movhi	r2,129
  808028:	10bcfc04 	addi	r2,r2,-3088
  80802c:	1421883a 	add	r16,r2,r16
  808030:	80800017 	ldw	r2,0(r16)
  808034:	80c00117 	ldw	r3,4(r16)
  808038:	dfc00117 	ldw	ra,4(sp)
  80803c:	dc000017 	ldw	r16,0(sp)
  808040:	dec00204 	addi	sp,sp,8
  808044:	f800283a 	ret

00808048 <__copybits>:
  808048:	297fffc4 	addi	r5,r5,-1
  80804c:	31c00417 	ldw	r7,16(r6)
  808050:	2811d17a 	srai	r8,r5,5
  808054:	30800504 	addi	r2,r6,20
  808058:	39c00144 	addi	r7,r7,5
  80805c:	42000044 	addi	r8,r8,1
  808060:	39cf883a 	add	r7,r7,r7
  808064:	4211883a 	add	r8,r8,r8
  808068:	39cf883a 	add	r7,r7,r7
  80806c:	4211883a 	add	r8,r8,r8
  808070:	31cf883a 	add	r7,r6,r7
  808074:	2211883a 	add	r8,r4,r8
  808078:	11c00d2e 	bgeu	r2,r7,8080b0 <__copybits+0x68>
  80807c:	2007883a 	mov	r3,r4
  808080:	11400017 	ldw	r5,0(r2)
  808084:	18c00104 	addi	r3,r3,4
  808088:	10800104 	addi	r2,r2,4
  80808c:	197fff15 	stw	r5,-4(r3)
  808090:	11fffb36 	bltu	r2,r7,808080 <__copybits+0x38>
  808094:	3985c83a 	sub	r2,r7,r6
  808098:	10bffac4 	addi	r2,r2,-21
  80809c:	1004d0ba 	srli	r2,r2,2
  8080a0:	10800044 	addi	r2,r2,1
  8080a4:	1085883a 	add	r2,r2,r2
  8080a8:	1085883a 	add	r2,r2,r2
  8080ac:	2089883a 	add	r4,r4,r2
  8080b0:	2200032e 	bgeu	r4,r8,8080c0 <__copybits+0x78>
  8080b4:	20000015 	stw	zero,0(r4)
  8080b8:	21000104 	addi	r4,r4,4
  8080bc:	223ffd36 	bltu	r4,r8,8080b4 <__copybits+0x6c>
  8080c0:	f800283a 	ret

008080c4 <__any_on>:
  8080c4:	21800417 	ldw	r6,16(r4)
  8080c8:	2805d17a 	srai	r2,r5,5
  8080cc:	20c00504 	addi	r3,r4,20
  8080d0:	30800f0e 	bge	r6,r2,808110 <__any_on+0x4c>
  8080d4:	3005883a 	mov	r2,r6
  8080d8:	10800144 	addi	r2,r2,5
  8080dc:	1085883a 	add	r2,r2,r2
  8080e0:	1085883a 	add	r2,r2,r2
  8080e4:	2089883a 	add	r4,r4,r2
  8080e8:	1900152e 	bgeu	r3,r4,808140 <__any_on+0x7c>
  8080ec:	20bfff17 	ldw	r2,-4(r4)
  8080f0:	213fff04 	addi	r4,r4,-4
  8080f4:	1000041e 	bne	r2,zero,808108 <__any_on+0x44>
  8080f8:	1900112e 	bgeu	r3,r4,808140 <__any_on+0x7c>
  8080fc:	213fff04 	addi	r4,r4,-4
  808100:	20800017 	ldw	r2,0(r4)
  808104:	103ffc26 	beq	r2,zero,8080f8 <__any_on+0x34>
  808108:	00800044 	movi	r2,1
  80810c:	f800283a 	ret
  808110:	11bff10e 	bge	r2,r6,8080d8 <__any_on+0x14>
  808114:	294007cc 	andi	r5,r5,31
  808118:	283fef26 	beq	r5,zero,8080d8 <__any_on+0x14>
  80811c:	11800144 	addi	r6,r2,5
  808120:	318d883a 	add	r6,r6,r6
  808124:	318d883a 	add	r6,r6,r6
  808128:	218d883a 	add	r6,r4,r6
  80812c:	31800017 	ldw	r6,0(r6)
  808130:	314ed83a 	srl	r7,r6,r5
  808134:	394a983a 	sll	r5,r7,r5
  808138:	29bff31e 	bne	r5,r6,808108 <__any_on+0x44>
  80813c:	003fe606 	br	8080d8 <__any_on+0x14>
  808140:	0005883a 	mov	r2,zero
  808144:	f800283a 	ret

00808148 <_realloc_r>:
  808148:	defff504 	addi	sp,sp,-44
  80814c:	dd400615 	stw	r21,24(sp)
  808150:	dc800315 	stw	r18,12(sp)
  808154:	dc000115 	stw	r16,4(sp)
  808158:	dfc00a15 	stw	ra,40(sp)
  80815c:	df000915 	stw	fp,36(sp)
  808160:	ddc00815 	stw	r23,32(sp)
  808164:	dd800715 	stw	r22,28(sp)
  808168:	dd000515 	stw	r20,20(sp)
  80816c:	dcc00415 	stw	r19,16(sp)
  808170:	dc400215 	stw	r17,8(sp)
  808174:	2821883a 	mov	r16,r5
  808178:	202b883a 	mov	r21,r4
  80817c:	3025883a 	mov	r18,r6
  808180:	28009626 	beq	r5,zero,8083dc <_realloc_r+0x294>
  808184:	080ad240 	call	80ad24 <__malloc_lock>
  808188:	80bfff17 	ldw	r2,-4(r16)
  80818c:	04ffff04 	movi	r19,-4
  808190:	90c002c4 	addi	r3,r18,11
  808194:	01000584 	movi	r4,22
  808198:	85bffe04 	addi	r22,r16,-8
  80819c:	14e6703a 	and	r19,r2,r19
  8081a0:	20c0372e 	bgeu	r4,r3,808280 <_realloc_r+0x138>
  8081a4:	047ffe04 	movi	r17,-8
  8081a8:	1c62703a 	and	r17,r3,r17
  8081ac:	8807883a 	mov	r3,r17
  8081b0:	88005a16 	blt	r17,zero,80831c <_realloc_r+0x1d4>
  8081b4:	8c805936 	bltu	r17,r18,80831c <_realloc_r+0x1d4>
  8081b8:	98c0340e 	bge	r19,r3,80828c <_realloc_r+0x144>
  8081bc:	07002074 	movhi	fp,129
  8081c0:	e707e604 	addi	fp,fp,8088
  8081c4:	e1400217 	ldw	r5,8(fp)
  8081c8:	b4c9883a 	add	r4,r22,r19
  8081cc:	29009026 	beq	r5,r4,808410 <_realloc_r+0x2c8>
  8081d0:	21800117 	ldw	r6,4(r4)
  8081d4:	01ffff84 	movi	r7,-2
  8081d8:	31ce703a 	and	r7,r6,r7
  8081dc:	21cf883a 	add	r7,r4,r7
  8081e0:	39c00117 	ldw	r7,4(r7)
  8081e4:	39c0004c 	andi	r7,r7,1
  8081e8:	38004326 	beq	r7,zero,8082f8 <_realloc_r+0x1b0>
  8081ec:	000d883a 	mov	r6,zero
  8081f0:	0009883a 	mov	r4,zero
  8081f4:	1080004c 	andi	r2,r2,1
  8081f8:	10005a1e 	bne	r2,zero,808364 <_realloc_r+0x21c>
  8081fc:	85fffe17 	ldw	r23,-8(r16)
  808200:	00bfff04 	movi	r2,-4
  808204:	b5efc83a 	sub	r23,r22,r23
  808208:	b9c00117 	ldw	r7,4(r23)
  80820c:	388e703a 	and	r7,r7,r2
  808210:	3ccf883a 	add	r7,r7,r19
  808214:	20005226 	beq	r4,zero,808360 <_realloc_r+0x218>
  808218:	31e9883a 	add	r20,r6,r7
  80821c:	2140c726 	beq	r4,r5,80853c <_realloc_r+0x3f4>
  808220:	a0c04f16 	blt	r20,r3,808360 <_realloc_r+0x218>
  808224:	20800317 	ldw	r2,12(r4)
  808228:	20c00217 	ldw	r3,8(r4)
  80822c:	99bfff04 	addi	r6,r19,-4
  808230:	01000904 	movi	r4,36
  808234:	18800315 	stw	r2,12(r3)
  808238:	10c00215 	stw	r3,8(r2)
  80823c:	b8c00217 	ldw	r3,8(r23)
  808240:	b8800317 	ldw	r2,12(r23)
  808244:	bc800204 	addi	r18,r23,8
  808248:	18800315 	stw	r2,12(r3)
  80824c:	10c00215 	stw	r3,8(r2)
  808250:	2180ed36 	bltu	r4,r6,808608 <_realloc_r+0x4c0>
  808254:	008004c4 	movi	r2,19
  808258:	11809b2e 	bgeu	r2,r6,8084c8 <_realloc_r+0x380>
  80825c:	80800017 	ldw	r2,0(r16)
  808260:	b8800215 	stw	r2,8(r23)
  808264:	80800117 	ldw	r2,4(r16)
  808268:	b8800315 	stw	r2,12(r23)
  80826c:	008006c4 	movi	r2,27
  808270:	1180f936 	bltu	r2,r6,808658 <_realloc_r+0x510>
  808274:	b8800404 	addi	r2,r23,16
  808278:	80c00204 	addi	r3,r16,8
  80827c:	00009406 	br	8084d0 <_realloc_r+0x388>
  808280:	00c00404 	movi	r3,16
  808284:	1823883a 	mov	r17,r3
  808288:	003fca06 	br	8081b4 <_realloc_r+0x6c>
  80828c:	9829883a 	mov	r20,r19
  808290:	a447c83a 	sub	r3,r20,r17
  808294:	010003c4 	movi	r4,15
  808298:	1080004c 	andi	r2,r2,1
  80829c:	20c02336 	bltu	r4,r3,80832c <_realloc_r+0x1e4>
  8082a0:	1504b03a 	or	r2,r2,r20
  8082a4:	b0800115 	stw	r2,4(r22)
  8082a8:	b52d883a 	add	r22,r22,r20
  8082ac:	b0800117 	ldw	r2,4(r22)
  8082b0:	10800054 	ori	r2,r2,1
  8082b4:	b0800115 	stw	r2,4(r22)
  8082b8:	a809883a 	mov	r4,r21
  8082bc:	080ad440 	call	80ad44 <__malloc_unlock>
  8082c0:	8025883a 	mov	r18,r16
  8082c4:	9005883a 	mov	r2,r18
  8082c8:	dfc00a17 	ldw	ra,40(sp)
  8082cc:	df000917 	ldw	fp,36(sp)
  8082d0:	ddc00817 	ldw	r23,32(sp)
  8082d4:	dd800717 	ldw	r22,28(sp)
  8082d8:	dd400617 	ldw	r21,24(sp)
  8082dc:	dd000517 	ldw	r20,20(sp)
  8082e0:	dcc00417 	ldw	r19,16(sp)
  8082e4:	dc800317 	ldw	r18,12(sp)
  8082e8:	dc400217 	ldw	r17,8(sp)
  8082ec:	dc000117 	ldw	r16,4(sp)
  8082f0:	dec00b04 	addi	sp,sp,44
  8082f4:	f800283a 	ret
  8082f8:	01ffff04 	movi	r7,-4
  8082fc:	31cc703a 	and	r6,r6,r7
  808300:	34e9883a 	add	r20,r6,r19
  808304:	a0ffbb16 	blt	r20,r3,8081f4 <_realloc_r+0xac>
  808308:	20c00317 	ldw	r3,12(r4)
  80830c:	21000217 	ldw	r4,8(r4)
  808310:	20c00315 	stw	r3,12(r4)
  808314:	19000215 	stw	r4,8(r3)
  808318:	003fdd06 	br	808290 <_realloc_r+0x148>
  80831c:	00800304 	movi	r2,12
  808320:	a8800015 	stw	r2,0(r21)
  808324:	0025883a 	mov	r18,zero
  808328:	003fe606 	br	8082c4 <_realloc_r+0x17c>
  80832c:	1444b03a 	or	r2,r2,r17
  808330:	b0800115 	stw	r2,4(r22)
  808334:	b44b883a 	add	r5,r22,r17
  808338:	18800054 	ori	r2,r3,1
  80833c:	28800115 	stw	r2,4(r5)
  808340:	28c7883a 	add	r3,r5,r3
  808344:	18800117 	ldw	r2,4(r3)
  808348:	a809883a 	mov	r4,r21
  80834c:	29400204 	addi	r5,r5,8
  808350:	10800054 	ori	r2,r2,1
  808354:	18800115 	stw	r2,4(r3)
  808358:	0805a900 	call	805a90 <_free_r>
  80835c:	003fd606 	br	8082b8 <_realloc_r+0x170>
  808360:	38c0330e 	bge	r7,r3,808430 <_realloc_r+0x2e8>
  808364:	900b883a 	mov	r5,r18
  808368:	a809883a 	mov	r4,r21
  80836c:	08066280 	call	806628 <_malloc_r>
  808370:	1025883a 	mov	r18,r2
  808374:	10001626 	beq	r2,zero,8083d0 <_realloc_r+0x288>
  808378:	80bfff17 	ldw	r2,-4(r16)
  80837c:	00ffff84 	movi	r3,-2
  808380:	913ffe04 	addi	r4,r18,-8
  808384:	10c6703a 	and	r3,r2,r3
  808388:	b0c7883a 	add	r3,r22,r3
  80838c:	20c09926 	beq	r4,r3,8085f4 <_realloc_r+0x4ac>
  808390:	99bfff04 	addi	r6,r19,-4
  808394:	00800904 	movi	r2,36
  808398:	11806436 	bltu	r2,r6,80852c <_realloc_r+0x3e4>
  80839c:	00c004c4 	movi	r3,19
  8083a0:	19804036 	bltu	r3,r6,8084a4 <_realloc_r+0x35c>
  8083a4:	9005883a 	mov	r2,r18
  8083a8:	8007883a 	mov	r3,r16
  8083ac:	19000017 	ldw	r4,0(r3)
  8083b0:	11000015 	stw	r4,0(r2)
  8083b4:	19000117 	ldw	r4,4(r3)
  8083b8:	11000115 	stw	r4,4(r2)
  8083bc:	18c00217 	ldw	r3,8(r3)
  8083c0:	10c00215 	stw	r3,8(r2)
  8083c4:	a809883a 	mov	r4,r21
  8083c8:	800b883a 	mov	r5,r16
  8083cc:	0805a900 	call	805a90 <_free_r>
  8083d0:	a809883a 	mov	r4,r21
  8083d4:	080ad440 	call	80ad44 <__malloc_unlock>
  8083d8:	003fba06 	br	8082c4 <_realloc_r+0x17c>
  8083dc:	300b883a 	mov	r5,r6
  8083e0:	dfc00a17 	ldw	ra,40(sp)
  8083e4:	df000917 	ldw	fp,36(sp)
  8083e8:	ddc00817 	ldw	r23,32(sp)
  8083ec:	dd800717 	ldw	r22,28(sp)
  8083f0:	dd400617 	ldw	r21,24(sp)
  8083f4:	dd000517 	ldw	r20,20(sp)
  8083f8:	dcc00417 	ldw	r19,16(sp)
  8083fc:	dc800317 	ldw	r18,12(sp)
  808400:	dc400217 	ldw	r17,8(sp)
  808404:	dc000117 	ldw	r16,4(sp)
  808408:	dec00b04 	addi	sp,sp,44
  80840c:	08066281 	jmpi	806628 <_malloc_r>
  808410:	29800117 	ldw	r6,4(r5)
  808414:	013fff04 	movi	r4,-4
  808418:	89c00404 	addi	r7,r17,16
  80841c:	310c703a 	and	r6,r6,r4
  808420:	34c9883a 	add	r4,r6,r19
  808424:	21c0340e 	bge	r4,r7,8084f8 <_realloc_r+0x3b0>
  808428:	2809883a 	mov	r4,r5
  80842c:	003f7106 	br	8081f4 <_realloc_r+0xac>
  808430:	b8800317 	ldw	r2,12(r23)
  808434:	b8c00217 	ldw	r3,8(r23)
  808438:	99bfff04 	addi	r6,r19,-4
  80843c:	01000904 	movi	r4,36
  808440:	18800315 	stw	r2,12(r3)
  808444:	10c00215 	stw	r3,8(r2)
  808448:	bc800204 	addi	r18,r23,8
  80844c:	21807836 	bltu	r4,r6,808630 <_realloc_r+0x4e8>
  808450:	008004c4 	movi	r2,19
  808454:	1180732e 	bgeu	r2,r6,808624 <_realloc_r+0x4dc>
  808458:	80800017 	ldw	r2,0(r16)
  80845c:	b8800215 	stw	r2,8(r23)
  808460:	80800117 	ldw	r2,4(r16)
  808464:	b8800315 	stw	r2,12(r23)
  808468:	008006c4 	movi	r2,27
  80846c:	11808936 	bltu	r2,r6,808694 <_realloc_r+0x54c>
  808470:	b8800404 	addi	r2,r23,16
  808474:	80c00204 	addi	r3,r16,8
  808478:	19000017 	ldw	r4,0(r3)
  80847c:	9021883a 	mov	r16,r18
  808480:	3829883a 	mov	r20,r7
  808484:	11000015 	stw	r4,0(r2)
  808488:	19000117 	ldw	r4,4(r3)
  80848c:	b82d883a 	mov	r22,r23
  808490:	11000115 	stw	r4,4(r2)
  808494:	18c00217 	ldw	r3,8(r3)
  808498:	10c00215 	stw	r3,8(r2)
  80849c:	b8800117 	ldw	r2,4(r23)
  8084a0:	003f7b06 	br	808290 <_realloc_r+0x148>
  8084a4:	80c00017 	ldw	r3,0(r16)
  8084a8:	90c00015 	stw	r3,0(r18)
  8084ac:	80c00117 	ldw	r3,4(r16)
  8084b0:	90c00115 	stw	r3,4(r18)
  8084b4:	00c006c4 	movi	r3,27
  8084b8:	19804636 	bltu	r3,r6,8085d4 <_realloc_r+0x48c>
  8084bc:	90800204 	addi	r2,r18,8
  8084c0:	80c00204 	addi	r3,r16,8
  8084c4:	003fb906 	br	8083ac <_realloc_r+0x264>
  8084c8:	9005883a 	mov	r2,r18
  8084cc:	8007883a 	mov	r3,r16
  8084d0:	19000017 	ldw	r4,0(r3)
  8084d4:	9021883a 	mov	r16,r18
  8084d8:	b82d883a 	mov	r22,r23
  8084dc:	11000015 	stw	r4,0(r2)
  8084e0:	19000117 	ldw	r4,4(r3)
  8084e4:	11000115 	stw	r4,4(r2)
  8084e8:	18c00217 	ldw	r3,8(r3)
  8084ec:	10c00215 	stw	r3,8(r2)
  8084f0:	b8800117 	ldw	r2,4(r23)
  8084f4:	003f6606 	br	808290 <_realloc_r+0x148>
  8084f8:	2445c83a 	sub	r2,r4,r17
  8084fc:	b46d883a 	add	r22,r22,r17
  808500:	10800054 	ori	r2,r2,1
  808504:	b0800115 	stw	r2,4(r22)
  808508:	80bfff17 	ldw	r2,-4(r16)
  80850c:	a809883a 	mov	r4,r21
  808510:	e5800215 	stw	r22,8(fp)
  808514:	1080004c 	andi	r2,r2,1
  808518:	88a2b03a 	or	r17,r17,r2
  80851c:	847fff15 	stw	r17,-4(r16)
  808520:	080ad440 	call	80ad44 <__malloc_unlock>
  808524:	8025883a 	mov	r18,r16
  808528:	003f6606 	br	8082c4 <_realloc_r+0x17c>
  80852c:	9009883a 	mov	r4,r18
  808530:	800b883a 	mov	r5,r16
  808534:	0806f9c0 	call	806f9c <memmove>
  808538:	003fa206 	br	8083c4 <_realloc_r+0x27c>
  80853c:	88800404 	addi	r2,r17,16
  808540:	a0bf8716 	blt	r20,r2,808360 <_realloc_r+0x218>
  808544:	b8800317 	ldw	r2,12(r23)
  808548:	b8c00217 	ldw	r3,8(r23)
  80854c:	99bfff04 	addi	r6,r19,-4
  808550:	01000904 	movi	r4,36
  808554:	18800315 	stw	r2,12(r3)
  808558:	10c00215 	stw	r3,8(r2)
  80855c:	bc800204 	addi	r18,r23,8
  808560:	21806536 	bltu	r4,r6,8086f8 <_realloc_r+0x5b0>
  808564:	008004c4 	movi	r2,19
  808568:	1180592e 	bgeu	r2,r6,8086d0 <_realloc_r+0x588>
  80856c:	80800017 	ldw	r2,0(r16)
  808570:	b8800215 	stw	r2,8(r23)
  808574:	80800117 	ldw	r2,4(r16)
  808578:	b8800315 	stw	r2,12(r23)
  80857c:	008006c4 	movi	r2,27
  808580:	11806136 	bltu	r2,r6,808708 <_realloc_r+0x5c0>
  808584:	b8800404 	addi	r2,r23,16
  808588:	80c00204 	addi	r3,r16,8
  80858c:	19000017 	ldw	r4,0(r3)
  808590:	11000015 	stw	r4,0(r2)
  808594:	19000117 	ldw	r4,4(r3)
  808598:	11000115 	stw	r4,4(r2)
  80859c:	18c00217 	ldw	r3,8(r3)
  8085a0:	10c00215 	stw	r3,8(r2)
  8085a4:	a447c83a 	sub	r3,r20,r17
  8085a8:	bc45883a 	add	r2,r23,r17
  8085ac:	18c00054 	ori	r3,r3,1
  8085b0:	10c00115 	stw	r3,4(r2)
  8085b4:	b8c00117 	ldw	r3,4(r23)
  8085b8:	e0800215 	stw	r2,8(fp)
  8085bc:	a809883a 	mov	r4,r21
  8085c0:	1880004c 	andi	r2,r3,1
  8085c4:	88a2b03a 	or	r17,r17,r2
  8085c8:	bc400115 	stw	r17,4(r23)
  8085cc:	080ad440 	call	80ad44 <__malloc_unlock>
  8085d0:	003f3c06 	br	8082c4 <_realloc_r+0x17c>
  8085d4:	80c00217 	ldw	r3,8(r16)
  8085d8:	90c00215 	stw	r3,8(r18)
  8085dc:	80c00317 	ldw	r3,12(r16)
  8085e0:	90c00315 	stw	r3,12(r18)
  8085e4:	30802426 	beq	r6,r2,808678 <_realloc_r+0x530>
  8085e8:	90800404 	addi	r2,r18,16
  8085ec:	80c00404 	addi	r3,r16,16
  8085f0:	003f6e06 	br	8083ac <_realloc_r+0x264>
  8085f4:	953fff17 	ldw	r20,-4(r18)
  8085f8:	00ffff04 	movi	r3,-4
  8085fc:	a0e8703a 	and	r20,r20,r3
  808600:	a4e9883a 	add	r20,r20,r19
  808604:	003f2206 	br	808290 <_realloc_r+0x148>
  808608:	800b883a 	mov	r5,r16
  80860c:	9009883a 	mov	r4,r18
  808610:	0806f9c0 	call	806f9c <memmove>
  808614:	9021883a 	mov	r16,r18
  808618:	b8800117 	ldw	r2,4(r23)
  80861c:	b82d883a 	mov	r22,r23
  808620:	003f1b06 	br	808290 <_realloc_r+0x148>
  808624:	9005883a 	mov	r2,r18
  808628:	8007883a 	mov	r3,r16
  80862c:	003f9206 	br	808478 <_realloc_r+0x330>
  808630:	800b883a 	mov	r5,r16
  808634:	9009883a 	mov	r4,r18
  808638:	d9c00015 	stw	r7,0(sp)
  80863c:	0806f9c0 	call	806f9c <memmove>
  808640:	d9c00017 	ldw	r7,0(sp)
  808644:	9021883a 	mov	r16,r18
  808648:	b8800117 	ldw	r2,4(r23)
  80864c:	3829883a 	mov	r20,r7
  808650:	b82d883a 	mov	r22,r23
  808654:	003f0e06 	br	808290 <_realloc_r+0x148>
  808658:	80800217 	ldw	r2,8(r16)
  80865c:	b8800415 	stw	r2,16(r23)
  808660:	80800317 	ldw	r2,12(r16)
  808664:	b8800515 	stw	r2,20(r23)
  808668:	31001226 	beq	r6,r4,8086b4 <_realloc_r+0x56c>
  80866c:	b8800604 	addi	r2,r23,24
  808670:	80c00404 	addi	r3,r16,16
  808674:	003f9606 	br	8084d0 <_realloc_r+0x388>
  808678:	81000417 	ldw	r4,16(r16)
  80867c:	90800604 	addi	r2,r18,24
  808680:	80c00604 	addi	r3,r16,24
  808684:	91000415 	stw	r4,16(r18)
  808688:	81000517 	ldw	r4,20(r16)
  80868c:	91000515 	stw	r4,20(r18)
  808690:	003f4606 	br	8083ac <_realloc_r+0x264>
  808694:	80800217 	ldw	r2,8(r16)
  808698:	b8800415 	stw	r2,16(r23)
  80869c:	80800317 	ldw	r2,12(r16)
  8086a0:	b8800515 	stw	r2,20(r23)
  8086a4:	31000d26 	beq	r6,r4,8086dc <_realloc_r+0x594>
  8086a8:	b8800604 	addi	r2,r23,24
  8086ac:	80c00404 	addi	r3,r16,16
  8086b0:	003f7106 	br	808478 <_realloc_r+0x330>
  8086b4:	81000417 	ldw	r4,16(r16)
  8086b8:	b8800804 	addi	r2,r23,32
  8086bc:	80c00604 	addi	r3,r16,24
  8086c0:	b9000615 	stw	r4,24(r23)
  8086c4:	81000517 	ldw	r4,20(r16)
  8086c8:	b9000715 	stw	r4,28(r23)
  8086cc:	003f8006 	br	8084d0 <_realloc_r+0x388>
  8086d0:	9005883a 	mov	r2,r18
  8086d4:	8007883a 	mov	r3,r16
  8086d8:	003fac06 	br	80858c <_realloc_r+0x444>
  8086dc:	81000417 	ldw	r4,16(r16)
  8086e0:	b8800804 	addi	r2,r23,32
  8086e4:	80c00604 	addi	r3,r16,24
  8086e8:	b9000615 	stw	r4,24(r23)
  8086ec:	81000517 	ldw	r4,20(r16)
  8086f0:	b9000715 	stw	r4,28(r23)
  8086f4:	003f6006 	br	808478 <_realloc_r+0x330>
  8086f8:	9009883a 	mov	r4,r18
  8086fc:	800b883a 	mov	r5,r16
  808700:	0806f9c0 	call	806f9c <memmove>
  808704:	003fa706 	br	8085a4 <_realloc_r+0x45c>
  808708:	80800217 	ldw	r2,8(r16)
  80870c:	b8800415 	stw	r2,16(r23)
  808710:	80800317 	ldw	r2,12(r16)
  808714:	b8800515 	stw	r2,20(r23)
  808718:	31000326 	beq	r6,r4,808728 <_realloc_r+0x5e0>
  80871c:	b8800604 	addi	r2,r23,24
  808720:	80c00404 	addi	r3,r16,16
  808724:	003f9906 	br	80858c <_realloc_r+0x444>
  808728:	81000417 	ldw	r4,16(r16)
  80872c:	b8800804 	addi	r2,r23,32
  808730:	80c00604 	addi	r3,r16,24
  808734:	b9000615 	stw	r4,24(r23)
  808738:	81000517 	ldw	r4,20(r16)
  80873c:	b9000715 	stw	r4,28(r23)
  808740:	003f9206 	br	80858c <_realloc_r+0x444>

00808744 <__isinfd>:
  808744:	0105c83a 	sub	r2,zero,r4
  808748:	1108b03a 	or	r4,r2,r4
  80874c:	2004d7fa 	srli	r2,r4,31
  808750:	00e00034 	movhi	r3,32768
  808754:	18ffffc4 	addi	r3,r3,-1
  808758:	28ca703a 	and	r5,r5,r3
  80875c:	1144b03a 	or	r2,r2,r5
  808760:	00dffc34 	movhi	r3,32752
  808764:	1885c83a 	sub	r2,r3,r2
  808768:	0087c83a 	sub	r3,zero,r2
  80876c:	1884b03a 	or	r2,r3,r2
  808770:	1005d7fa 	srai	r2,r2,31
  808774:	10800044 	addi	r2,r2,1
  808778:	f800283a 	ret

0080877c <__isnand>:
  80877c:	0105c83a 	sub	r2,zero,r4
  808780:	1108b03a 	or	r4,r2,r4
  808784:	2004d7fa 	srli	r2,r4,31
  808788:	00e00034 	movhi	r3,32768
  80878c:	18ffffc4 	addi	r3,r3,-1
  808790:	28ca703a 	and	r5,r5,r3
  808794:	1144b03a 	or	r2,r2,r5
  808798:	00dffc34 	movhi	r3,32752
  80879c:	1885c83a 	sub	r2,r3,r2
  8087a0:	1004d7fa 	srli	r2,r2,31
  8087a4:	f800283a 	ret

008087a8 <_sbrk_r>:
  8087a8:	defffd04 	addi	sp,sp,-12
  8087ac:	dc400115 	stw	r17,4(sp)
  8087b0:	dc000015 	stw	r16,0(sp)
  8087b4:	2023883a 	mov	r17,r4
  8087b8:	04002074 	movhi	r16,129
  8087bc:	840e0104 	addi	r16,r16,14340
  8087c0:	2809883a 	mov	r4,r5
  8087c4:	dfc00215 	stw	ra,8(sp)
  8087c8:	80000015 	stw	zero,0(r16)
  8087cc:	080af040 	call	80af04 <sbrk>
  8087d0:	00ffffc4 	movi	r3,-1
  8087d4:	10c00526 	beq	r2,r3,8087ec <_sbrk_r+0x44>
  8087d8:	dfc00217 	ldw	ra,8(sp)
  8087dc:	dc400117 	ldw	r17,4(sp)
  8087e0:	dc000017 	ldw	r16,0(sp)
  8087e4:	dec00304 	addi	sp,sp,12
  8087e8:	f800283a 	ret
  8087ec:	80c00017 	ldw	r3,0(r16)
  8087f0:	183ff926 	beq	r3,zero,8087d8 <_sbrk_r+0x30>
  8087f4:	88c00015 	stw	r3,0(r17)
  8087f8:	dfc00217 	ldw	ra,8(sp)
  8087fc:	dc400117 	ldw	r17,4(sp)
  808800:	dc000017 	ldw	r16,0(sp)
  808804:	dec00304 	addi	sp,sp,12
  808808:	f800283a 	ret

0080880c <__sread>:
  80880c:	defffe04 	addi	sp,sp,-8
  808810:	dc000015 	stw	r16,0(sp)
  808814:	2821883a 	mov	r16,r5
  808818:	2940038f 	ldh	r5,14(r5)
  80881c:	dfc00115 	stw	ra,4(sp)
  808820:	0808e900 	call	808e90 <_read_r>
  808824:	10000716 	blt	r2,zero,808844 <__sread+0x38>
  808828:	80c01417 	ldw	r3,80(r16)
  80882c:	1887883a 	add	r3,r3,r2
  808830:	80c01415 	stw	r3,80(r16)
  808834:	dfc00117 	ldw	ra,4(sp)
  808838:	dc000017 	ldw	r16,0(sp)
  80883c:	dec00204 	addi	sp,sp,8
  808840:	f800283a 	ret
  808844:	80c0030b 	ldhu	r3,12(r16)
  808848:	18fbffcc 	andi	r3,r3,61439
  80884c:	80c0030d 	sth	r3,12(r16)
  808850:	dfc00117 	ldw	ra,4(sp)
  808854:	dc000017 	ldw	r16,0(sp)
  808858:	dec00204 	addi	sp,sp,8
  80885c:	f800283a 	ret

00808860 <__swrite>:
  808860:	2880030b 	ldhu	r2,12(r5)
  808864:	defffb04 	addi	sp,sp,-20
  808868:	dcc00315 	stw	r19,12(sp)
  80886c:	10c0400c 	andi	r3,r2,256
  808870:	18ffffcc 	andi	r3,r3,65535
  808874:	18e0001c 	xori	r3,r3,32768
  808878:	dc800215 	stw	r18,8(sp)
  80887c:	dc400115 	stw	r17,4(sp)
  808880:	dc000015 	stw	r16,0(sp)
  808884:	dfc00415 	stw	ra,16(sp)
  808888:	18e00004 	addi	r3,r3,-32768
  80888c:	2821883a 	mov	r16,r5
  808890:	2027883a 	mov	r19,r4
  808894:	3025883a 	mov	r18,r6
  808898:	3823883a 	mov	r17,r7
  80889c:	18000526 	beq	r3,zero,8088b4 <__swrite+0x54>
  8088a0:	2940038f 	ldh	r5,14(r5)
  8088a4:	000d883a 	mov	r6,zero
  8088a8:	01c00084 	movi	r7,2
  8088ac:	0808e240 	call	808e24 <_lseek_r>
  8088b0:	8080030b 	ldhu	r2,12(r16)
  8088b4:	8140038f 	ldh	r5,14(r16)
  8088b8:	10bbffcc 	andi	r2,r2,61439
  8088bc:	9809883a 	mov	r4,r19
  8088c0:	900d883a 	mov	r6,r18
  8088c4:	880f883a 	mov	r7,r17
  8088c8:	8080030d 	sth	r2,12(r16)
  8088cc:	dfc00417 	ldw	ra,16(sp)
  8088d0:	dcc00317 	ldw	r19,12(sp)
  8088d4:	dc800217 	ldw	r18,8(sp)
  8088d8:	dc400117 	ldw	r17,4(sp)
  8088dc:	dc000017 	ldw	r16,0(sp)
  8088e0:	dec00504 	addi	sp,sp,20
  8088e4:	0808a7c1 	jmpi	808a7c <_write_r>

008088e8 <__sseek>:
  8088e8:	defffe04 	addi	sp,sp,-8
  8088ec:	dc000015 	stw	r16,0(sp)
  8088f0:	2821883a 	mov	r16,r5
  8088f4:	2940038f 	ldh	r5,14(r5)
  8088f8:	dfc00115 	stw	ra,4(sp)
  8088fc:	0808e240 	call	808e24 <_lseek_r>
  808900:	00ffffc4 	movi	r3,-1
  808904:	10c00826 	beq	r2,r3,808928 <__sseek+0x40>
  808908:	80c0030b 	ldhu	r3,12(r16)
  80890c:	80801415 	stw	r2,80(r16)
  808910:	18c40014 	ori	r3,r3,4096
  808914:	80c0030d 	sth	r3,12(r16)
  808918:	dfc00117 	ldw	ra,4(sp)
  80891c:	dc000017 	ldw	r16,0(sp)
  808920:	dec00204 	addi	sp,sp,8
  808924:	f800283a 	ret
  808928:	80c0030b 	ldhu	r3,12(r16)
  80892c:	18fbffcc 	andi	r3,r3,61439
  808930:	80c0030d 	sth	r3,12(r16)
  808934:	dfc00117 	ldw	ra,4(sp)
  808938:	dc000017 	ldw	r16,0(sp)
  80893c:	dec00204 	addi	sp,sp,8
  808940:	f800283a 	ret

00808944 <__sclose>:
  808944:	2940038f 	ldh	r5,14(r5)
  808948:	0808ba41 	jmpi	808ba4 <_close_r>

0080894c <strcmp>:
  80894c:	2904b03a 	or	r2,r5,r4
  808950:	108000cc 	andi	r2,r2,3
  808954:	1000171e 	bne	r2,zero,8089b4 <strcmp+0x68>
  808958:	20800017 	ldw	r2,0(r4)
  80895c:	28c00017 	ldw	r3,0(r5)
  808960:	10c0141e 	bne	r2,r3,8089b4 <strcmp+0x68>
  808964:	027fbff4 	movhi	r9,65279
  808968:	4a7fbfc4 	addi	r9,r9,-257
  80896c:	1247883a 	add	r3,r2,r9
  808970:	0084303a 	nor	r2,zero,r2
  808974:	1884703a 	and	r2,r3,r2
  808978:	02202074 	movhi	r8,32897
  80897c:	42202004 	addi	r8,r8,-32640
  808980:	1204703a 	and	r2,r2,r8
  808984:	10000226 	beq	r2,zero,808990 <strcmp+0x44>
  808988:	00001706 	br	8089e8 <strcmp+0x9c>
  80898c:	3000161e 	bne	r6,zero,8089e8 <strcmp+0x9c>
  808990:	21000104 	addi	r4,r4,4
  808994:	20800017 	ldw	r2,0(r4)
  808998:	29400104 	addi	r5,r5,4
  80899c:	28c00017 	ldw	r3,0(r5)
  8089a0:	124f883a 	add	r7,r2,r9
  8089a4:	008c303a 	nor	r6,zero,r2
  8089a8:	398c703a 	and	r6,r7,r6
  8089ac:	320c703a 	and	r6,r6,r8
  8089b0:	10fff626 	beq	r2,r3,80898c <strcmp+0x40>
  8089b4:	20800007 	ldb	r2,0(r4)
  8089b8:	1000051e 	bne	r2,zero,8089d0 <strcmp+0x84>
  8089bc:	00000606 	br	8089d8 <strcmp+0x8c>
  8089c0:	21000044 	addi	r4,r4,1
  8089c4:	20800007 	ldb	r2,0(r4)
  8089c8:	29400044 	addi	r5,r5,1
  8089cc:	10000226 	beq	r2,zero,8089d8 <strcmp+0x8c>
  8089d0:	28c00007 	ldb	r3,0(r5)
  8089d4:	10fffa26 	beq	r2,r3,8089c0 <strcmp+0x74>
  8089d8:	20c00003 	ldbu	r3,0(r4)
  8089dc:	28800003 	ldbu	r2,0(r5)
  8089e0:	1885c83a 	sub	r2,r3,r2
  8089e4:	f800283a 	ret
  8089e8:	0005883a 	mov	r2,zero
  8089ec:	f800283a 	ret

008089f0 <strlen>:
  8089f0:	208000cc 	andi	r2,r4,3
  8089f4:	10001f1e 	bne	r2,zero,808a74 <strlen+0x84>
  8089f8:	20800017 	ldw	r2,0(r4)
  8089fc:	01ffbff4 	movhi	r7,65279
  808a00:	39ffbfc4 	addi	r7,r7,-257
  808a04:	01a02074 	movhi	r6,32897
  808a08:	31a02004 	addi	r6,r6,-32640
  808a0c:	11c7883a 	add	r3,r2,r7
  808a10:	0084303a 	nor	r2,zero,r2
  808a14:	1886703a 	and	r3,r3,r2
  808a18:	1986703a 	and	r3,r3,r6
  808a1c:	2005883a 	mov	r2,r4
  808a20:	1800101e 	bne	r3,zero,808a64 <strlen+0x74>
  808a24:	10800104 	addi	r2,r2,4
  808a28:	10c00017 	ldw	r3,0(r2)
  808a2c:	19cb883a 	add	r5,r3,r7
  808a30:	00c6303a 	nor	r3,zero,r3
  808a34:	28c6703a 	and	r3,r5,r3
  808a38:	1986703a 	and	r3,r3,r6
  808a3c:	1800091e 	bne	r3,zero,808a64 <strlen+0x74>
  808a40:	10800104 	addi	r2,r2,4
  808a44:	10c00017 	ldw	r3,0(r2)
  808a48:	19cb883a 	add	r5,r3,r7
  808a4c:	00c6303a 	nor	r3,zero,r3
  808a50:	28c6703a 	and	r3,r5,r3
  808a54:	1986703a 	and	r3,r3,r6
  808a58:	183ff226 	beq	r3,zero,808a24 <strlen+0x34>
  808a5c:	00000106 	br	808a64 <strlen+0x74>
  808a60:	10800044 	addi	r2,r2,1
  808a64:	10c00007 	ldb	r3,0(r2)
  808a68:	183ffd1e 	bne	r3,zero,808a60 <strlen+0x70>
  808a6c:	1105c83a 	sub	r2,r2,r4
  808a70:	f800283a 	ret
  808a74:	2005883a 	mov	r2,r4
  808a78:	003ffa06 	br	808a64 <strlen+0x74>

00808a7c <_write_r>:
  808a7c:	defffd04 	addi	sp,sp,-12
  808a80:	dc400115 	stw	r17,4(sp)
  808a84:	dc000015 	stw	r16,0(sp)
  808a88:	2023883a 	mov	r17,r4
  808a8c:	04002074 	movhi	r16,129
  808a90:	840e0104 	addi	r16,r16,14340
  808a94:	2809883a 	mov	r4,r5
  808a98:	300b883a 	mov	r5,r6
  808a9c:	380d883a 	mov	r6,r7
  808aa0:	dfc00215 	stw	ra,8(sp)
  808aa4:	80000015 	stw	zero,0(r16)
  808aa8:	080b0340 	call	80b034 <write>
  808aac:	00ffffc4 	movi	r3,-1
  808ab0:	10c00526 	beq	r2,r3,808ac8 <_write_r+0x4c>
  808ab4:	dfc00217 	ldw	ra,8(sp)
  808ab8:	dc400117 	ldw	r17,4(sp)
  808abc:	dc000017 	ldw	r16,0(sp)
  808ac0:	dec00304 	addi	sp,sp,12
  808ac4:	f800283a 	ret
  808ac8:	80c00017 	ldw	r3,0(r16)
  808acc:	183ff926 	beq	r3,zero,808ab4 <_write_r+0x38>
  808ad0:	88c00015 	stw	r3,0(r17)
  808ad4:	dfc00217 	ldw	ra,8(sp)
  808ad8:	dc400117 	ldw	r17,4(sp)
  808adc:	dc000017 	ldw	r16,0(sp)
  808ae0:	dec00304 	addi	sp,sp,12
  808ae4:	f800283a 	ret

00808ae8 <_calloc_r>:
  808ae8:	314b383a 	mul	r5,r6,r5
  808aec:	defffe04 	addi	sp,sp,-8
  808af0:	dc000015 	stw	r16,0(sp)
  808af4:	dfc00115 	stw	ra,4(sp)
  808af8:	08066280 	call	806628 <_malloc_r>
  808afc:	1021883a 	mov	r16,r2
  808b00:	10000c26 	beq	r2,zero,808b34 <_calloc_r+0x4c>
  808b04:	11bfff17 	ldw	r6,-4(r2)
  808b08:	00ffff04 	movi	r3,-4
  808b0c:	00800904 	movi	r2,36
  808b10:	30cc703a 	and	r6,r6,r3
  808b14:	30cd883a 	add	r6,r6,r3
  808b18:	11801436 	bltu	r2,r6,808b6c <_calloc_r+0x84>
  808b1c:	00c004c4 	movi	r3,19
  808b20:	19800936 	bltu	r3,r6,808b48 <_calloc_r+0x60>
  808b24:	8005883a 	mov	r2,r16
  808b28:	10000015 	stw	zero,0(r2)
  808b2c:	10000115 	stw	zero,4(r2)
  808b30:	10000215 	stw	zero,8(r2)
  808b34:	8005883a 	mov	r2,r16
  808b38:	dfc00117 	ldw	ra,4(sp)
  808b3c:	dc000017 	ldw	r16,0(sp)
  808b40:	dec00204 	addi	sp,sp,8
  808b44:	f800283a 	ret
  808b48:	80000015 	stw	zero,0(r16)
  808b4c:	80000115 	stw	zero,4(r16)
  808b50:	00c006c4 	movi	r3,27
  808b54:	19800d2e 	bgeu	r3,r6,808b8c <_calloc_r+0xa4>
  808b58:	80000215 	stw	zero,8(r16)
  808b5c:	80000315 	stw	zero,12(r16)
  808b60:	30800c26 	beq	r6,r2,808b94 <_calloc_r+0xac>
  808b64:	80800404 	addi	r2,r16,16
  808b68:	003fef06 	br	808b28 <_calloc_r+0x40>
  808b6c:	8009883a 	mov	r4,r16
  808b70:	000b883a 	mov	r5,zero
  808b74:	08070c40 	call	8070c4 <memset>
  808b78:	8005883a 	mov	r2,r16
  808b7c:	dfc00117 	ldw	ra,4(sp)
  808b80:	dc000017 	ldw	r16,0(sp)
  808b84:	dec00204 	addi	sp,sp,8
  808b88:	f800283a 	ret
  808b8c:	80800204 	addi	r2,r16,8
  808b90:	003fe506 	br	808b28 <_calloc_r+0x40>
  808b94:	80000415 	stw	zero,16(r16)
  808b98:	80000515 	stw	zero,20(r16)
  808b9c:	80800604 	addi	r2,r16,24
  808ba0:	003fe106 	br	808b28 <_calloc_r+0x40>

00808ba4 <_close_r>:
  808ba4:	defffd04 	addi	sp,sp,-12
  808ba8:	dc400115 	stw	r17,4(sp)
  808bac:	dc000015 	stw	r16,0(sp)
  808bb0:	2023883a 	mov	r17,r4
  808bb4:	04002074 	movhi	r16,129
  808bb8:	840e0104 	addi	r16,r16,14340
  808bbc:	2809883a 	mov	r4,r5
  808bc0:	dfc00215 	stw	ra,8(sp)
  808bc4:	80000015 	stw	zero,0(r16)
  808bc8:	080a5f40 	call	80a5f4 <close>
  808bcc:	00ffffc4 	movi	r3,-1
  808bd0:	10c00526 	beq	r2,r3,808be8 <_close_r+0x44>
  808bd4:	dfc00217 	ldw	ra,8(sp)
  808bd8:	dc400117 	ldw	r17,4(sp)
  808bdc:	dc000017 	ldw	r16,0(sp)
  808be0:	dec00304 	addi	sp,sp,12
  808be4:	f800283a 	ret
  808be8:	80c00017 	ldw	r3,0(r16)
  808bec:	183ff926 	beq	r3,zero,808bd4 <_close_r+0x30>
  808bf0:	88c00015 	stw	r3,0(r17)
  808bf4:	dfc00217 	ldw	ra,8(sp)
  808bf8:	dc400117 	ldw	r17,4(sp)
  808bfc:	dc000017 	ldw	r16,0(sp)
  808c00:	dec00304 	addi	sp,sp,12
  808c04:	f800283a 	ret

00808c08 <_fclose_r>:
  808c08:	defffc04 	addi	sp,sp,-16
  808c0c:	dc400115 	stw	r17,4(sp)
  808c10:	dc000015 	stw	r16,0(sp)
  808c14:	dfc00315 	stw	ra,12(sp)
  808c18:	dc800215 	stw	r18,8(sp)
  808c1c:	2821883a 	mov	r16,r5
  808c20:	2023883a 	mov	r17,r4
  808c24:	28003426 	beq	r5,zero,808cf8 <_fclose_r+0xf0>
  808c28:	08059140 	call	805914 <__sfp_lock_acquire>
  808c2c:	88000226 	beq	r17,zero,808c38 <_fclose_r+0x30>
  808c30:	88800e17 	ldw	r2,56(r17)
  808c34:	10003826 	beq	r2,zero,808d18 <_fclose_r+0x110>
  808c38:	8080030f 	ldh	r2,12(r16)
  808c3c:	10002526 	beq	r2,zero,808cd4 <_fclose_r+0xcc>
  808c40:	8809883a 	mov	r4,r17
  808c44:	800b883a 	mov	r5,r16
  808c48:	08054640 	call	805464 <_fflush_r>
  808c4c:	1025883a 	mov	r18,r2
  808c50:	80800b17 	ldw	r2,44(r16)
  808c54:	10000426 	beq	r2,zero,808c68 <_fclose_r+0x60>
  808c58:	81400717 	ldw	r5,28(r16)
  808c5c:	8809883a 	mov	r4,r17
  808c60:	103ee83a 	callr	r2
  808c64:	10003516 	blt	r2,zero,808d3c <_fclose_r+0x134>
  808c68:	8080030b 	ldhu	r2,12(r16)
  808c6c:	1080200c 	andi	r2,r2,128
  808c70:	10bfffcc 	andi	r2,r2,65535
  808c74:	10a0001c 	xori	r2,r2,32768
  808c78:	10a00004 	addi	r2,r2,-32768
  808c7c:	10002b1e 	bne	r2,zero,808d2c <_fclose_r+0x124>
  808c80:	81400c17 	ldw	r5,48(r16)
  808c84:	28000526 	beq	r5,zero,808c9c <_fclose_r+0x94>
  808c88:	80801004 	addi	r2,r16,64
  808c8c:	28800226 	beq	r5,r2,808c98 <_fclose_r+0x90>
  808c90:	8809883a 	mov	r4,r17
  808c94:	0805a900 	call	805a90 <_free_r>
  808c98:	80000c15 	stw	zero,48(r16)
  808c9c:	81401117 	ldw	r5,68(r16)
  808ca0:	28000326 	beq	r5,zero,808cb0 <_fclose_r+0xa8>
  808ca4:	8809883a 	mov	r4,r17
  808ca8:	0805a900 	call	805a90 <_free_r>
  808cac:	80001115 	stw	zero,68(r16)
  808cb0:	8000030d 	sth	zero,12(r16)
  808cb4:	08059180 	call	805918 <__sfp_lock_release>
  808cb8:	9005883a 	mov	r2,r18
  808cbc:	dfc00317 	ldw	ra,12(sp)
  808cc0:	dc800217 	ldw	r18,8(sp)
  808cc4:	dc400117 	ldw	r17,4(sp)
  808cc8:	dc000017 	ldw	r16,0(sp)
  808ccc:	dec00404 	addi	sp,sp,16
  808cd0:	f800283a 	ret
  808cd4:	08059180 	call	805918 <__sfp_lock_release>
  808cd8:	0025883a 	mov	r18,zero
  808cdc:	9005883a 	mov	r2,r18
  808ce0:	dfc00317 	ldw	ra,12(sp)
  808ce4:	dc800217 	ldw	r18,8(sp)
  808ce8:	dc400117 	ldw	r17,4(sp)
  808cec:	dc000017 	ldw	r16,0(sp)
  808cf0:	dec00404 	addi	sp,sp,16
  808cf4:	f800283a 	ret
  808cf8:	0025883a 	mov	r18,zero
  808cfc:	9005883a 	mov	r2,r18
  808d00:	dfc00317 	ldw	ra,12(sp)
  808d04:	dc800217 	ldw	r18,8(sp)
  808d08:	dc400117 	ldw	r17,4(sp)
  808d0c:	dc000017 	ldw	r16,0(sp)
  808d10:	dec00404 	addi	sp,sp,16
  808d14:	f800283a 	ret
  808d18:	8809883a 	mov	r4,r17
  808d1c:	080570c0 	call	80570c <__sinit>
  808d20:	8080030f 	ldh	r2,12(r16)
  808d24:	103fc61e 	bne	r2,zero,808c40 <_fclose_r+0x38>
  808d28:	003fea06 	br	808cd4 <_fclose_r+0xcc>
  808d2c:	81400417 	ldw	r5,16(r16)
  808d30:	8809883a 	mov	r4,r17
  808d34:	0805a900 	call	805a90 <_free_r>
  808d38:	003fd106 	br	808c80 <_fclose_r+0x78>
  808d3c:	04bfffc4 	movi	r18,-1
  808d40:	003fc906 	br	808c68 <_fclose_r+0x60>

00808d44 <fclose>:
  808d44:	00802074 	movhi	r2,129
  808d48:	108dd804 	addi	r2,r2,14176
  808d4c:	200b883a 	mov	r5,r4
  808d50:	11000017 	ldw	r4,0(r2)
  808d54:	0808c081 	jmpi	808c08 <_fclose_r>

00808d58 <_fstat_r>:
  808d58:	defffd04 	addi	sp,sp,-12
  808d5c:	dc400115 	stw	r17,4(sp)
  808d60:	dc000015 	stw	r16,0(sp)
  808d64:	2023883a 	mov	r17,r4
  808d68:	04002074 	movhi	r16,129
  808d6c:	840e0104 	addi	r16,r16,14340
  808d70:	2809883a 	mov	r4,r5
  808d74:	300b883a 	mov	r5,r6
  808d78:	dfc00215 	stw	ra,8(sp)
  808d7c:	80000015 	stw	zero,0(r16)
  808d80:	080a7380 	call	80a738 <fstat>
  808d84:	00ffffc4 	movi	r3,-1
  808d88:	10c00526 	beq	r2,r3,808da0 <_fstat_r+0x48>
  808d8c:	dfc00217 	ldw	ra,8(sp)
  808d90:	dc400117 	ldw	r17,4(sp)
  808d94:	dc000017 	ldw	r16,0(sp)
  808d98:	dec00304 	addi	sp,sp,12
  808d9c:	f800283a 	ret
  808da0:	80c00017 	ldw	r3,0(r16)
  808da4:	183ff926 	beq	r3,zero,808d8c <_fstat_r+0x34>
  808da8:	88c00015 	stw	r3,0(r17)
  808dac:	dfc00217 	ldw	ra,8(sp)
  808db0:	dc400117 	ldw	r17,4(sp)
  808db4:	dc000017 	ldw	r16,0(sp)
  808db8:	dec00304 	addi	sp,sp,12
  808dbc:	f800283a 	ret

00808dc0 <_isatty_r>:
  808dc0:	defffd04 	addi	sp,sp,-12
  808dc4:	dc400115 	stw	r17,4(sp)
  808dc8:	dc000015 	stw	r16,0(sp)
  808dcc:	2023883a 	mov	r17,r4
  808dd0:	04002074 	movhi	r16,129
  808dd4:	840e0104 	addi	r16,r16,14340
  808dd8:	2809883a 	mov	r4,r5
  808ddc:	dfc00215 	stw	ra,8(sp)
  808de0:	80000015 	stw	zero,0(r16)
  808de4:	080aafc0 	call	80aafc <isatty>
  808de8:	00ffffc4 	movi	r3,-1
  808dec:	10c00526 	beq	r2,r3,808e04 <_isatty_r+0x44>
  808df0:	dfc00217 	ldw	ra,8(sp)
  808df4:	dc400117 	ldw	r17,4(sp)
  808df8:	dc000017 	ldw	r16,0(sp)
  808dfc:	dec00304 	addi	sp,sp,12
  808e00:	f800283a 	ret
  808e04:	80c00017 	ldw	r3,0(r16)
  808e08:	183ff926 	beq	r3,zero,808df0 <_isatty_r+0x30>
  808e0c:	88c00015 	stw	r3,0(r17)
  808e10:	dfc00217 	ldw	ra,8(sp)
  808e14:	dc400117 	ldw	r17,4(sp)
  808e18:	dc000017 	ldw	r16,0(sp)
  808e1c:	dec00304 	addi	sp,sp,12
  808e20:	f800283a 	ret

00808e24 <_lseek_r>:
  808e24:	defffd04 	addi	sp,sp,-12
  808e28:	dc400115 	stw	r17,4(sp)
  808e2c:	dc000015 	stw	r16,0(sp)
  808e30:	2023883a 	mov	r17,r4
  808e34:	04002074 	movhi	r16,129
  808e38:	840e0104 	addi	r16,r16,14340
  808e3c:	2809883a 	mov	r4,r5
  808e40:	300b883a 	mov	r5,r6
  808e44:	380d883a 	mov	r6,r7
  808e48:	dfc00215 	stw	ra,8(sp)
  808e4c:	80000015 	stw	zero,0(r16)
  808e50:	080abec0 	call	80abec <lseek>
  808e54:	00ffffc4 	movi	r3,-1
  808e58:	10c00526 	beq	r2,r3,808e70 <_lseek_r+0x4c>
  808e5c:	dfc00217 	ldw	ra,8(sp)
  808e60:	dc400117 	ldw	r17,4(sp)
  808e64:	dc000017 	ldw	r16,0(sp)
  808e68:	dec00304 	addi	sp,sp,12
  808e6c:	f800283a 	ret
  808e70:	80c00017 	ldw	r3,0(r16)
  808e74:	183ff926 	beq	r3,zero,808e5c <_lseek_r+0x38>
  808e78:	88c00015 	stw	r3,0(r17)
  808e7c:	dfc00217 	ldw	ra,8(sp)
  808e80:	dc400117 	ldw	r17,4(sp)
  808e84:	dc000017 	ldw	r16,0(sp)
  808e88:	dec00304 	addi	sp,sp,12
  808e8c:	f800283a 	ret

00808e90 <_read_r>:
  808e90:	defffd04 	addi	sp,sp,-12
  808e94:	dc400115 	stw	r17,4(sp)
  808e98:	dc000015 	stw	r16,0(sp)
  808e9c:	2023883a 	mov	r17,r4
  808ea0:	04002074 	movhi	r16,129
  808ea4:	840e0104 	addi	r16,r16,14340
  808ea8:	2809883a 	mov	r4,r5
  808eac:	300b883a 	mov	r5,r6
  808eb0:	380d883a 	mov	r6,r7
  808eb4:	dfc00215 	stw	ra,8(sp)
  808eb8:	80000015 	stw	zero,0(r16)
  808ebc:	080adb40 	call	80adb4 <read>
  808ec0:	00ffffc4 	movi	r3,-1
  808ec4:	10c00526 	beq	r2,r3,808edc <_read_r+0x4c>
  808ec8:	dfc00217 	ldw	ra,8(sp)
  808ecc:	dc400117 	ldw	r17,4(sp)
  808ed0:	dc000017 	ldw	r16,0(sp)
  808ed4:	dec00304 	addi	sp,sp,12
  808ed8:	f800283a 	ret
  808edc:	80c00017 	ldw	r3,0(r16)
  808ee0:	183ff926 	beq	r3,zero,808ec8 <_read_r+0x38>
  808ee4:	88c00015 	stw	r3,0(r17)
  808ee8:	dfc00217 	ldw	ra,8(sp)
  808eec:	dc400117 	ldw	r17,4(sp)
  808ef0:	dc000017 	ldw	r16,0(sp)
  808ef4:	dec00304 	addi	sp,sp,12
  808ef8:	f800283a 	ret

00808efc <__udivdi3>:
  808efc:	defff504 	addi	sp,sp,-44
  808f00:	dd000515 	stw	r20,20(sp)
  808f04:	dcc00415 	stw	r19,16(sp)
  808f08:	dc800315 	stw	r18,12(sp)
  808f0c:	dc400215 	stw	r17,8(sp)
  808f10:	dc000115 	stw	r16,4(sp)
  808f14:	dfc00a15 	stw	ra,40(sp)
  808f18:	df000915 	stw	fp,36(sp)
  808f1c:	ddc00815 	stw	r23,32(sp)
  808f20:	dd800715 	stw	r22,28(sp)
  808f24:	dd400615 	stw	r21,24(sp)
  808f28:	2025883a 	mov	r18,r4
  808f2c:	2823883a 	mov	r17,r5
  808f30:	3021883a 	mov	r16,r6
  808f34:	2027883a 	mov	r19,r4
  808f38:	2829883a 	mov	r20,r5
  808f3c:	3800401e 	bne	r7,zero,809040 <__udivdi3+0x144>
  808f40:	2980602e 	bgeu	r5,r6,8090c4 <__udivdi3+0x1c8>
  808f44:	00bfffd4 	movui	r2,65535
  808f48:	1180aa36 	bltu	r2,r6,8091f4 <__udivdi3+0x2f8>
  808f4c:	00803fc4 	movi	r2,255
  808f50:	11814436 	bltu	r2,r6,809464 <__udivdi3+0x568>
  808f54:	0005883a 	mov	r2,zero
  808f58:	0007883a 	mov	r3,zero
  808f5c:	3084d83a 	srl	r2,r6,r2
  808f60:	01002074 	movhi	r4,129
  808f64:	213d3104 	addi	r4,r4,-2876
  808f68:	2085883a 	add	r2,r4,r2
  808f6c:	10800003 	ldbu	r2,0(r2)
  808f70:	10c7883a 	add	r3,r2,r3
  808f74:	00800804 	movi	r2,32
  808f78:	10c5c83a 	sub	r2,r2,r3
  808f7c:	10000526 	beq	r2,zero,808f94 <__udivdi3+0x98>
  808f80:	88a2983a 	sll	r17,r17,r2
  808f84:	90c6d83a 	srl	r3,r18,r3
  808f88:	30a0983a 	sll	r16,r6,r2
  808f8c:	90a6983a 	sll	r19,r18,r2
  808f90:	88e8b03a 	or	r20,r17,r3
  808f94:	8022d43a 	srli	r17,r16,16
  808f98:	a009883a 	mov	r4,r20
  808f9c:	857fffcc 	andi	r21,r16,65535
  808fa0:	880b883a 	mov	r5,r17
  808fa4:	080a4200 	call	80a420 <__umodsi3>
  808fa8:	a009883a 	mov	r4,r20
  808fac:	880b883a 	mov	r5,r17
  808fb0:	102d883a 	mov	r22,r2
  808fb4:	080a4180 	call	80a418 <__udivsi3>
  808fb8:	b02c943a 	slli	r22,r22,16
  808fbc:	9806d43a 	srli	r3,r19,16
  808fc0:	1549383a 	mul	r4,r2,r21
  808fc4:	1025883a 	mov	r18,r2
  808fc8:	b0c6b03a 	or	r3,r22,r3
  808fcc:	1900052e 	bgeu	r3,r4,808fe4 <__udivdi3+0xe8>
  808fd0:	1c07883a 	add	r3,r3,r16
  808fd4:	10bfffc4 	addi	r2,r2,-1
  808fd8:	1c000136 	bltu	r3,r16,808fe0 <__udivdi3+0xe4>
  808fdc:	19013636 	bltu	r3,r4,8094b8 <__udivdi3+0x5bc>
  808fe0:	1025883a 	mov	r18,r2
  808fe4:	1929c83a 	sub	r20,r3,r4
  808fe8:	a009883a 	mov	r4,r20
  808fec:	880b883a 	mov	r5,r17
  808ff0:	080a4200 	call	80a420 <__umodsi3>
  808ff4:	102d883a 	mov	r22,r2
  808ff8:	a009883a 	mov	r4,r20
  808ffc:	880b883a 	mov	r5,r17
  809000:	080a4180 	call	80a418 <__udivsi3>
  809004:	b02c943a 	slli	r22,r22,16
  809008:	156b383a 	mul	r21,r2,r21
  80900c:	9cffffcc 	andi	r19,r19,65535
  809010:	b4e6b03a 	or	r19,r22,r19
  809014:	1009883a 	mov	r4,r2
  809018:	9d40052e 	bgeu	r19,r21,809030 <__udivdi3+0x134>
  80901c:	9c27883a 	add	r19,r19,r16
  809020:	10bfffc4 	addi	r2,r2,-1
  809024:	9c00f736 	bltu	r19,r16,809404 <__udivdi3+0x508>
  809028:	9d40f62e 	bgeu	r19,r21,809404 <__udivdi3+0x508>
  80902c:	213fff84 	addi	r4,r4,-2
  809030:	9004943a 	slli	r2,r18,16
  809034:	0007883a 	mov	r3,zero
  809038:	2084b03a 	or	r2,r4,r2
  80903c:	00001506 	br	809094 <__udivdi3+0x198>
  809040:	29c06536 	bltu	r5,r7,8091d8 <__udivdi3+0x2dc>
  809044:	00bfffd4 	movui	r2,65535
  809048:	11c0652e 	bgeu	r2,r7,8091e0 <__udivdi3+0x2e4>
  80904c:	00804034 	movhi	r2,256
  809050:	10bfffc4 	addi	r2,r2,-1
  809054:	11c0f736 	bltu	r2,r7,809434 <__udivdi3+0x538>
  809058:	00c00404 	movi	r3,16
  80905c:	180b883a 	mov	r5,r3
  809060:	38c6d83a 	srl	r3,r7,r3
  809064:	01002074 	movhi	r4,129
  809068:	213d3104 	addi	r4,r4,-2876
  80906c:	04000804 	movi	r16,32
  809070:	20c7883a 	add	r3,r4,r3
  809074:	18800003 	ldbu	r2,0(r3)
  809078:	1145883a 	add	r2,r2,r5
  80907c:	80a1c83a 	sub	r16,r16,r2
  809080:	8000691e 	bne	r16,zero,809228 <__udivdi3+0x32c>
  809084:	0007883a 	mov	r3,zero
  809088:	3c406536 	bltu	r7,r17,809220 <__udivdi3+0x324>
  80908c:	9180642e 	bgeu	r18,r6,809220 <__udivdi3+0x324>
  809090:	0005883a 	mov	r2,zero
  809094:	dfc00a17 	ldw	ra,40(sp)
  809098:	df000917 	ldw	fp,36(sp)
  80909c:	ddc00817 	ldw	r23,32(sp)
  8090a0:	dd800717 	ldw	r22,28(sp)
  8090a4:	dd400617 	ldw	r21,24(sp)
  8090a8:	dd000517 	ldw	r20,20(sp)
  8090ac:	dcc00417 	ldw	r19,16(sp)
  8090b0:	dc800317 	ldw	r18,12(sp)
  8090b4:	dc400217 	ldw	r17,8(sp)
  8090b8:	dc000117 	ldw	r16,4(sp)
  8090bc:	dec00b04 	addi	sp,sp,44
  8090c0:	f800283a 	ret
  8090c4:	3000041e 	bne	r6,zero,8090d8 <__udivdi3+0x1dc>
  8090c8:	01000044 	movi	r4,1
  8090cc:	000b883a 	mov	r5,zero
  8090d0:	080a4180 	call	80a418 <__udivsi3>
  8090d4:	1021883a 	mov	r16,r2
  8090d8:	00bfffd4 	movui	r2,65535
  8090dc:	14004b2e 	bgeu	r2,r16,80920c <__udivdi3+0x310>
  8090e0:	00804034 	movhi	r2,256
  8090e4:	10bfffc4 	addi	r2,r2,-1
  8090e8:	1400d836 	bltu	r2,r16,80944c <__udivdi3+0x550>
  8090ec:	00800404 	movi	r2,16
  8090f0:	1007883a 	mov	r3,r2
  8090f4:	8084d83a 	srl	r2,r16,r2
  8090f8:	01002074 	movhi	r4,129
  8090fc:	213d3104 	addi	r4,r4,-2876
  809100:	2085883a 	add	r2,r4,r2
  809104:	10800003 	ldbu	r2,0(r2)
  809108:	10c7883a 	add	r3,r2,r3
  80910c:	00800804 	movi	r2,32
  809110:	10c5c83a 	sub	r2,r2,r3
  809114:	1000891e 	bne	r2,zero,80933c <__udivdi3+0x440>
  809118:	8028d43a 	srli	r20,r16,16
  80911c:	8c23c83a 	sub	r17,r17,r16
  809120:	84bfffcc 	andi	r18,r16,65535
  809124:	00c00044 	movi	r3,1
  809128:	8809883a 	mov	r4,r17
  80912c:	a00b883a 	mov	r5,r20
  809130:	d8c00015 	stw	r3,0(sp)
  809134:	080a4200 	call	80a420 <__umodsi3>
  809138:	8809883a 	mov	r4,r17
  80913c:	a00b883a 	mov	r5,r20
  809140:	102b883a 	mov	r21,r2
  809144:	080a4180 	call	80a418 <__udivsi3>
  809148:	a82a943a 	slli	r21,r21,16
  80914c:	9808d43a 	srli	r4,r19,16
  809150:	148b383a 	mul	r5,r2,r18
  809154:	1023883a 	mov	r17,r2
  809158:	a908b03a 	or	r4,r21,r4
  80915c:	d8c00017 	ldw	r3,0(sp)
  809160:	2140052e 	bgeu	r4,r5,809178 <__udivdi3+0x27c>
  809164:	2409883a 	add	r4,r4,r16
  809168:	10bfffc4 	addi	r2,r2,-1
  80916c:	24000136 	bltu	r4,r16,809174 <__udivdi3+0x278>
  809170:	2140ce36 	bltu	r4,r5,8094ac <__udivdi3+0x5b0>
  809174:	1023883a 	mov	r17,r2
  809178:	216bc83a 	sub	r21,r4,r5
  80917c:	a809883a 	mov	r4,r21
  809180:	a00b883a 	mov	r5,r20
  809184:	d8c00015 	stw	r3,0(sp)
  809188:	080a4200 	call	80a420 <__umodsi3>
  80918c:	102d883a 	mov	r22,r2
  809190:	a809883a 	mov	r4,r21
  809194:	a00b883a 	mov	r5,r20
  809198:	080a4180 	call	80a418 <__udivsi3>
  80919c:	b02c943a 	slli	r22,r22,16
  8091a0:	14a5383a 	mul	r18,r2,r18
  8091a4:	9cffffcc 	andi	r19,r19,65535
  8091a8:	b4e6b03a 	or	r19,r22,r19
  8091ac:	1009883a 	mov	r4,r2
  8091b0:	d8c00017 	ldw	r3,0(sp)
  8091b4:	9c80052e 	bgeu	r19,r18,8091cc <__udivdi3+0x2d0>
  8091b8:	9c27883a 	add	r19,r19,r16
  8091bc:	10bfffc4 	addi	r2,r2,-1
  8091c0:	9c009236 	bltu	r19,r16,80940c <__udivdi3+0x510>
  8091c4:	9c80912e 	bgeu	r19,r18,80940c <__udivdi3+0x510>
  8091c8:	213fff84 	addi	r4,r4,-2
  8091cc:	8804943a 	slli	r2,r17,16
  8091d0:	2084b03a 	or	r2,r4,r2
  8091d4:	003faf06 	br	809094 <__udivdi3+0x198>
  8091d8:	0007883a 	mov	r3,zero
  8091dc:	003fac06 	br	809090 <__udivdi3+0x194>
  8091e0:	00803fc4 	movi	r2,255
  8091e4:	11c09636 	bltu	r2,r7,809440 <__udivdi3+0x544>
  8091e8:	0007883a 	mov	r3,zero
  8091ec:	000b883a 	mov	r5,zero
  8091f0:	003f9b06 	br	809060 <__udivdi3+0x164>
  8091f4:	00804034 	movhi	r2,256
  8091f8:	10bfffc4 	addi	r2,r2,-1
  8091fc:	11809636 	bltu	r2,r6,809458 <__udivdi3+0x55c>
  809200:	00800404 	movi	r2,16
  809204:	1007883a 	mov	r3,r2
  809208:	003f5406 	br	808f5c <__udivdi3+0x60>
  80920c:	00803fc4 	movi	r2,255
  809210:	14009736 	bltu	r2,r16,809470 <__udivdi3+0x574>
  809214:	0005883a 	mov	r2,zero
  809218:	0007883a 	mov	r3,zero
  80921c:	003fb506 	br	8090f4 <__udivdi3+0x1f8>
  809220:	00800044 	movi	r2,1
  809224:	003f9b06 	br	809094 <__udivdi3+0x198>
  809228:	3086d83a 	srl	r3,r6,r2
  80922c:	3c0e983a 	sll	r7,r7,r16
  809230:	88aad83a 	srl	r21,r17,r2
  809234:	9084d83a 	srl	r2,r18,r2
  809238:	38e6b03a 	or	r19,r7,r3
  80923c:	9828d43a 	srli	r20,r19,16
  809240:	8c22983a 	sll	r17,r17,r16
  809244:	a809883a 	mov	r4,r21
  809248:	a00b883a 	mov	r5,r20
  80924c:	342c983a 	sll	r22,r6,r16
  809250:	88a2b03a 	or	r17,r17,r2
  809254:	080a4200 	call	80a420 <__umodsi3>
  809258:	a809883a 	mov	r4,r21
  80925c:	a00b883a 	mov	r5,r20
  809260:	1039883a 	mov	fp,r2
  809264:	080a4180 	call	80a418 <__udivsi3>
  809268:	102b883a 	mov	r21,r2
  80926c:	9dffffcc 	andi	r23,r19,65535
  809270:	e008943a 	slli	r4,fp,16
  809274:	8804d43a 	srli	r2,r17,16
  809278:	adcd383a 	mul	r6,r21,r23
  80927c:	2088b03a 	or	r4,r4,r2
  809280:	2180042e 	bgeu	r4,r6,809294 <__udivdi3+0x398>
  809284:	24c9883a 	add	r4,r4,r19
  809288:	a8bfffc4 	addi	r2,r21,-1
  80928c:	24c07f2e 	bgeu	r4,r19,80948c <__udivdi3+0x590>
  809290:	102b883a 	mov	r21,r2
  809294:	21b9c83a 	sub	fp,r4,r6
  809298:	e009883a 	mov	r4,fp
  80929c:	a00b883a 	mov	r5,r20
  8092a0:	080a4200 	call	80a420 <__umodsi3>
  8092a4:	e009883a 	mov	r4,fp
  8092a8:	a00b883a 	mov	r5,r20
  8092ac:	d8800015 	stw	r2,0(sp)
  8092b0:	080a4180 	call	80a418 <__udivsi3>
  8092b4:	d8c00017 	ldw	r3,0(sp)
  8092b8:	15cb383a 	mul	r5,r2,r23
  8092bc:	8c7fffcc 	andi	r17,r17,65535
  8092c0:	1806943a 	slli	r3,r3,16
  8092c4:	1009883a 	mov	r4,r2
  8092c8:	1c46b03a 	or	r3,r3,r17
  8092cc:	1940042e 	bgeu	r3,r5,8092e0 <__udivdi3+0x3e4>
  8092d0:	1cc7883a 	add	r3,r3,r19
  8092d4:	10bfffc4 	addi	r2,r2,-1
  8092d8:	1cc0682e 	bgeu	r3,r19,80947c <__udivdi3+0x580>
  8092dc:	1009883a 	mov	r4,r2
  8092e0:	a804943a 	slli	r2,r21,16
  8092e4:	b1ffffcc 	andi	r7,r22,65535
  8092e8:	b02cd43a 	srli	r22,r22,16
  8092ec:	2084b03a 	or	r2,r4,r2
  8092f0:	113fffcc 	andi	r4,r2,65535
  8092f4:	100cd43a 	srli	r6,r2,16
  8092f8:	21d1383a 	mul	r8,r4,r7
  8092fc:	2589383a 	mul	r4,r4,r22
  809300:	31cf383a 	mul	r7,r6,r7
  809304:	4012d43a 	srli	r9,r8,16
  809308:	1947c83a 	sub	r3,r3,r5
  80930c:	3909883a 	add	r4,r7,r4
  809310:	2249883a 	add	r4,r4,r9
  809314:	35ad383a 	mul	r22,r6,r22
  809318:	21c0022e 	bgeu	r4,r7,809324 <__udivdi3+0x428>
  80931c:	01400074 	movhi	r5,1
  809320:	b16d883a 	add	r22,r22,r5
  809324:	200ad43a 	srli	r5,r4,16
  809328:	b16d883a 	add	r22,r22,r5
  80932c:	1d803e36 	bltu	r3,r22,809428 <__udivdi3+0x52c>
  809330:	1d803826 	beq	r3,r22,809414 <__udivdi3+0x518>
  809334:	0007883a 	mov	r3,zero
  809338:	003f5606 	br	809094 <__udivdi3+0x198>
  80933c:	80a0983a 	sll	r16,r16,r2
  809340:	88ead83a 	srl	r21,r17,r3
  809344:	90c6d83a 	srl	r3,r18,r3
  809348:	8028d43a 	srli	r20,r16,16
  80934c:	88a2983a 	sll	r17,r17,r2
  809350:	a809883a 	mov	r4,r21
  809354:	a00b883a 	mov	r5,r20
  809358:	88ecb03a 	or	r22,r17,r3
  80935c:	90a6983a 	sll	r19,r18,r2
  809360:	080a4200 	call	80a420 <__umodsi3>
  809364:	a809883a 	mov	r4,r21
  809368:	a00b883a 	mov	r5,r20
  80936c:	1023883a 	mov	r17,r2
  809370:	080a4180 	call	80a418 <__udivsi3>
  809374:	102b883a 	mov	r21,r2
  809378:	84bfffcc 	andi	r18,r16,65535
  80937c:	8808943a 	slli	r4,r17,16
  809380:	b004d43a 	srli	r2,r22,16
  809384:	ac87383a 	mul	r3,r21,r18
  809388:	2088b03a 	or	r4,r4,r2
  80938c:	20c0062e 	bgeu	r4,r3,8093a8 <__udivdi3+0x4ac>
  809390:	2409883a 	add	r4,r4,r16
  809394:	a8bfffc4 	addi	r2,r21,-1
  809398:	24004236 	bltu	r4,r16,8094a4 <__udivdi3+0x5a8>
  80939c:	20c0412e 	bgeu	r4,r3,8094a4 <__udivdi3+0x5a8>
  8093a0:	ad7fff84 	addi	r21,r21,-2
  8093a4:	2409883a 	add	r4,r4,r16
  8093a8:	20efc83a 	sub	r23,r4,r3
  8093ac:	b809883a 	mov	r4,r23
  8093b0:	a00b883a 	mov	r5,r20
  8093b4:	080a4200 	call	80a420 <__umodsi3>
  8093b8:	1023883a 	mov	r17,r2
  8093bc:	a00b883a 	mov	r5,r20
  8093c0:	b809883a 	mov	r4,r23
  8093c4:	080a4180 	call	80a418 <__udivsi3>
  8093c8:	8822943a 	slli	r17,r17,16
  8093cc:	148b383a 	mul	r5,r2,r18
  8093d0:	b5bfffcc 	andi	r22,r22,65535
  8093d4:	8da2b03a 	or	r17,r17,r22
  8093d8:	8940062e 	bgeu	r17,r5,8093f4 <__udivdi3+0x4f8>
  8093dc:	8c23883a 	add	r17,r17,r16
  8093e0:	10ffffc4 	addi	r3,r2,-1
  8093e4:	8c002d36 	bltu	r17,r16,80949c <__udivdi3+0x5a0>
  8093e8:	89402c2e 	bgeu	r17,r5,80949c <__udivdi3+0x5a0>
  8093ec:	10bfff84 	addi	r2,r2,-2
  8093f0:	8c23883a 	add	r17,r17,r16
  8093f4:	a806943a 	slli	r3,r21,16
  8093f8:	8963c83a 	sub	r17,r17,r5
  8093fc:	10c6b03a 	or	r3,r2,r3
  809400:	003f4906 	br	809128 <__udivdi3+0x22c>
  809404:	1009883a 	mov	r4,r2
  809408:	003f0906 	br	809030 <__udivdi3+0x134>
  80940c:	1009883a 	mov	r4,r2
  809410:	003f6e06 	br	8091cc <__udivdi3+0x2d0>
  809414:	2008943a 	slli	r4,r4,16
  809418:	9420983a 	sll	r16,r18,r16
  80941c:	423fffcc 	andi	r8,r8,65535
  809420:	2209883a 	add	r4,r4,r8
  809424:	813fc32e 	bgeu	r16,r4,809334 <__udivdi3+0x438>
  809428:	10bfffc4 	addi	r2,r2,-1
  80942c:	0007883a 	mov	r3,zero
  809430:	003f1806 	br	809094 <__udivdi3+0x198>
  809434:	00c00604 	movi	r3,24
  809438:	180b883a 	mov	r5,r3
  80943c:	003f0806 	br	809060 <__udivdi3+0x164>
  809440:	00c00204 	movi	r3,8
  809444:	180b883a 	mov	r5,r3
  809448:	003f0506 	br	809060 <__udivdi3+0x164>
  80944c:	00800604 	movi	r2,24
  809450:	1007883a 	mov	r3,r2
  809454:	003f2706 	br	8090f4 <__udivdi3+0x1f8>
  809458:	00800604 	movi	r2,24
  80945c:	1007883a 	mov	r3,r2
  809460:	003ebe06 	br	808f5c <__udivdi3+0x60>
  809464:	00800204 	movi	r2,8
  809468:	1007883a 	mov	r3,r2
  80946c:	003ebb06 	br	808f5c <__udivdi3+0x60>
  809470:	00800204 	movi	r2,8
  809474:	1007883a 	mov	r3,r2
  809478:	003f1e06 	br	8090f4 <__udivdi3+0x1f8>
  80947c:	197f972e 	bgeu	r3,r5,8092dc <__udivdi3+0x3e0>
  809480:	213fff84 	addi	r4,r4,-2
  809484:	1cc7883a 	add	r3,r3,r19
  809488:	003f9506 	br	8092e0 <__udivdi3+0x3e4>
  80948c:	21bf802e 	bgeu	r4,r6,809290 <__udivdi3+0x394>
  809490:	ad7fff84 	addi	r21,r21,-2
  809494:	24c9883a 	add	r4,r4,r19
  809498:	003f7e06 	br	809294 <__udivdi3+0x398>
  80949c:	1805883a 	mov	r2,r3
  8094a0:	003fd406 	br	8093f4 <__udivdi3+0x4f8>
  8094a4:	102b883a 	mov	r21,r2
  8094a8:	003fbf06 	br	8093a8 <__udivdi3+0x4ac>
  8094ac:	8c7fff84 	addi	r17,r17,-2
  8094b0:	2409883a 	add	r4,r4,r16
  8094b4:	003f3006 	br	809178 <__udivdi3+0x27c>
  8094b8:	94bfff84 	addi	r18,r18,-2
  8094bc:	1c07883a 	add	r3,r3,r16
  8094c0:	003ec806 	br	808fe4 <__udivdi3+0xe8>

008094c4 <__umoddi3>:
  8094c4:	defff504 	addi	sp,sp,-44
  8094c8:	dd000515 	stw	r20,20(sp)
  8094cc:	dcc00415 	stw	r19,16(sp)
  8094d0:	dc800315 	stw	r18,12(sp)
  8094d4:	dc400215 	stw	r17,8(sp)
  8094d8:	dc000115 	stw	r16,4(sp)
  8094dc:	dfc00a15 	stw	ra,40(sp)
  8094e0:	df000915 	stw	fp,36(sp)
  8094e4:	ddc00815 	stw	r23,32(sp)
  8094e8:	dd800715 	stw	r22,28(sp)
  8094ec:	dd400615 	stw	r21,24(sp)
  8094f0:	2025883a 	mov	r18,r4
  8094f4:	2823883a 	mov	r17,r5
  8094f8:	3021883a 	mov	r16,r6
  8094fc:	2027883a 	mov	r19,r4
  809500:	2829883a 	mov	r20,r5
  809504:	3800351e 	bne	r7,zero,8095dc <__umoddi3+0x118>
  809508:	29804d2e 	bgeu	r5,r6,809640 <__umoddi3+0x17c>
  80950c:	00bfffd4 	movui	r2,65535
  809510:	11809a36 	bltu	r2,r6,80977c <__umoddi3+0x2b8>
  809514:	00803fc4 	movi	r2,255
  809518:	11813936 	bltu	r2,r6,809a00 <__umoddi3+0x53c>
  80951c:	0005883a 	mov	r2,zero
  809520:	0009883a 	mov	r4,zero
  809524:	3084d83a 	srl	r2,r6,r2
  809528:	00c02074 	movhi	r3,129
  80952c:	18fd3104 	addi	r3,r3,-2876
  809530:	05400804 	movi	r21,32
  809534:	1885883a 	add	r2,r3,r2
  809538:	10800003 	ldbu	r2,0(r2)
  80953c:	1109883a 	add	r4,r2,r4
  809540:	a92bc83a 	sub	r21,r21,r4
  809544:	a800ec26 	beq	r21,zero,8098f8 <__umoddi3+0x434>
  809548:	8d62983a 	sll	r17,r17,r21
  80954c:	9108d83a 	srl	r4,r18,r4
  809550:	3560983a 	sll	r16,r6,r21
  809554:	9566983a 	sll	r19,r18,r21
  809558:	8928b03a 	or	r20,r17,r4
  80955c:	8022d43a 	srli	r17,r16,16
  809560:	a009883a 	mov	r4,r20
  809564:	84bfffcc 	andi	r18,r16,65535
  809568:	880b883a 	mov	r5,r17
  80956c:	080a4200 	call	80a420 <__umodsi3>
  809570:	a009883a 	mov	r4,r20
  809574:	880b883a 	mov	r5,r17
  809578:	102d883a 	mov	r22,r2
  80957c:	080a4180 	call	80a418 <__udivsi3>
  809580:	b02c943a 	slli	r22,r22,16
  809584:	9806d43a 	srli	r3,r19,16
  809588:	1485383a 	mul	r2,r2,r18
  80958c:	b0c6b03a 	or	r3,r22,r3
  809590:	1880042e 	bgeu	r3,r2,8095a4 <__umoddi3+0xe0>
  809594:	1c07883a 	add	r3,r3,r16
  809598:	1c000236 	bltu	r3,r16,8095a4 <__umoddi3+0xe0>
  80959c:	1880012e 	bgeu	r3,r2,8095a4 <__umoddi3+0xe0>
  8095a0:	1c07883a 	add	r3,r3,r16
  8095a4:	18a9c83a 	sub	r20,r3,r2
  8095a8:	a009883a 	mov	r4,r20
  8095ac:	880b883a 	mov	r5,r17
  8095b0:	080a4200 	call	80a420 <__umodsi3>
  8095b4:	102d883a 	mov	r22,r2
  8095b8:	a009883a 	mov	r4,r20
  8095bc:	880b883a 	mov	r5,r17
  8095c0:	080a4180 	call	80a418 <__udivsi3>
  8095c4:	b02c943a 	slli	r22,r22,16
  8095c8:	1485383a 	mul	r2,r2,r18
  8095cc:	9cffffcc 	andi	r19,r19,65535
  8095d0:	b4e6b03a 	or	r19,r22,r19
  8095d4:	9880522e 	bgeu	r19,r2,809720 <__umoddi3+0x25c>
  8095d8:	00004d06 	br	809710 <__umoddi3+0x24c>
  8095dc:	29c05436 	bltu	r5,r7,809730 <__umoddi3+0x26c>
  8095e0:	00bfffd4 	movui	r2,65535
  8095e4:	11c0602e 	bgeu	r2,r7,809768 <__umoddi3+0x2a4>
  8095e8:	00804034 	movhi	r2,256
  8095ec:	10bfffc4 	addi	r2,r2,-1
  8095f0:	11c0f736 	bltu	r2,r7,8099d0 <__umoddi3+0x50c>
  8095f4:	00c00404 	movi	r3,16
  8095f8:	1827883a 	mov	r19,r3
  8095fc:	38c6d83a 	srl	r3,r7,r3
  809600:	01002074 	movhi	r4,129
  809604:	213d3104 	addi	r4,r4,-2876
  809608:	04000804 	movi	r16,32
  80960c:	20c7883a 	add	r3,r4,r3
  809610:	18800003 	ldbu	r2,0(r3)
  809614:	14e7883a 	add	r19,r2,r19
  809618:	84e1c83a 	sub	r16,r16,r19
  80961c:	8000621e 	bne	r16,zero,8097a8 <__umoddi3+0x2e4>
  809620:	3c400136 	bltu	r7,r17,809628 <__umoddi3+0x164>
  809624:	91810336 	bltu	r18,r6,809a34 <__umoddi3+0x570>
  809628:	9185c83a 	sub	r2,r18,r6
  80962c:	89e3c83a 	sub	r17,r17,r7
  809630:	90a5803a 	cmpltu	r18,r18,r2
  809634:	8ca9c83a 	sub	r20,r17,r18
  809638:	a007883a 	mov	r3,r20
  80963c:	00003e06 	br	809738 <__umoddi3+0x274>
  809640:	3000041e 	bne	r6,zero,809654 <__umoddi3+0x190>
  809644:	01000044 	movi	r4,1
  809648:	000b883a 	mov	r5,zero
  80964c:	080a4180 	call	80a418 <__udivsi3>
  809650:	1021883a 	mov	r16,r2
  809654:	00bfffd4 	movui	r2,65535
  809658:	14004e2e 	bgeu	r2,r16,809794 <__umoddi3+0x2d0>
  80965c:	00804034 	movhi	r2,256
  809660:	10bfffc4 	addi	r2,r2,-1
  809664:	1400e336 	bltu	r2,r16,8099f4 <__umoddi3+0x530>
  809668:	00800404 	movi	r2,16
  80966c:	1007883a 	mov	r3,r2
  809670:	8084d83a 	srl	r2,r16,r2
  809674:	01002074 	movhi	r4,129
  809678:	213d3104 	addi	r4,r4,-2876
  80967c:	05400804 	movi	r21,32
  809680:	2085883a 	add	r2,r4,r2
  809684:	10800003 	ldbu	r2,0(r2)
  809688:	10c7883a 	add	r3,r2,r3
  80968c:	a8ebc83a 	sub	r21,r21,r3
  809690:	a8009b1e 	bne	r21,zero,809900 <__umoddi3+0x43c>
  809694:	8028d43a 	srli	r20,r16,16
  809698:	8c23c83a 	sub	r17,r17,r16
  80969c:	85bfffcc 	andi	r22,r16,65535
  8096a0:	8809883a 	mov	r4,r17
  8096a4:	a00b883a 	mov	r5,r20
  8096a8:	080a4200 	call	80a420 <__umodsi3>
  8096ac:	8809883a 	mov	r4,r17
  8096b0:	a00b883a 	mov	r5,r20
  8096b4:	1025883a 	mov	r18,r2
  8096b8:	080a4180 	call	80a418 <__udivsi3>
  8096bc:	9024943a 	slli	r18,r18,16
  8096c0:	9806d43a 	srli	r3,r19,16
  8096c4:	1585383a 	mul	r2,r2,r22
  8096c8:	90c6b03a 	or	r3,r18,r3
  8096cc:	1880032e 	bgeu	r3,r2,8096dc <__umoddi3+0x218>
  8096d0:	1c07883a 	add	r3,r3,r16
  8096d4:	1c000136 	bltu	r3,r16,8096dc <__umoddi3+0x218>
  8096d8:	1880d436 	bltu	r3,r2,809a2c <__umoddi3+0x568>
  8096dc:	18a3c83a 	sub	r17,r3,r2
  8096e0:	8809883a 	mov	r4,r17
  8096e4:	a00b883a 	mov	r5,r20
  8096e8:	080a4200 	call	80a420 <__umodsi3>
  8096ec:	1025883a 	mov	r18,r2
  8096f0:	8809883a 	mov	r4,r17
  8096f4:	a00b883a 	mov	r5,r20
  8096f8:	080a4180 	call	80a418 <__udivsi3>
  8096fc:	9024943a 	slli	r18,r18,16
  809700:	1585383a 	mul	r2,r2,r22
  809704:	9cffffcc 	andi	r19,r19,65535
  809708:	94e6b03a 	or	r19,r18,r19
  80970c:	9880042e 	bgeu	r19,r2,809720 <__umoddi3+0x25c>
  809710:	9c27883a 	add	r19,r19,r16
  809714:	9c000236 	bltu	r19,r16,809720 <__umoddi3+0x25c>
  809718:	9880012e 	bgeu	r19,r2,809720 <__umoddi3+0x25c>
  80971c:	9c27883a 	add	r19,r19,r16
  809720:	98a7c83a 	sub	r19,r19,r2
  809724:	9d44d83a 	srl	r2,r19,r21
  809728:	0007883a 	mov	r3,zero
  80972c:	00000206 	br	809738 <__umoddi3+0x274>
  809730:	2005883a 	mov	r2,r4
  809734:	2807883a 	mov	r3,r5
  809738:	dfc00a17 	ldw	ra,40(sp)
  80973c:	df000917 	ldw	fp,36(sp)
  809740:	ddc00817 	ldw	r23,32(sp)
  809744:	dd800717 	ldw	r22,28(sp)
  809748:	dd400617 	ldw	r21,24(sp)
  80974c:	dd000517 	ldw	r20,20(sp)
  809750:	dcc00417 	ldw	r19,16(sp)
  809754:	dc800317 	ldw	r18,12(sp)
  809758:	dc400217 	ldw	r17,8(sp)
  80975c:	dc000117 	ldw	r16,4(sp)
  809760:	dec00b04 	addi	sp,sp,44
  809764:	f800283a 	ret
  809768:	00803fc4 	movi	r2,255
  80976c:	11c09536 	bltu	r2,r7,8099c4 <__umoddi3+0x500>
  809770:	0007883a 	mov	r3,zero
  809774:	0027883a 	mov	r19,zero
  809778:	003fa006 	br	8095fc <__umoddi3+0x138>
  80977c:	00804034 	movhi	r2,256
  809780:	10bfffc4 	addi	r2,r2,-1
  809784:	11809536 	bltu	r2,r6,8099dc <__umoddi3+0x518>
  809788:	00800404 	movi	r2,16
  80978c:	1009883a 	mov	r4,r2
  809790:	003f6406 	br	809524 <__umoddi3+0x60>
  809794:	00803fc4 	movi	r2,255
  809798:	14009336 	bltu	r2,r16,8099e8 <__umoddi3+0x524>
  80979c:	0005883a 	mov	r2,zero
  8097a0:	0007883a 	mov	r3,zero
  8097a4:	003fb206 	br	809670 <__umoddi3+0x1ac>
  8097a8:	34c4d83a 	srl	r2,r6,r19
  8097ac:	3c0e983a 	sll	r7,r7,r16
  8097b0:	8ceed83a 	srl	r23,r17,r19
  8097b4:	8c22983a 	sll	r17,r17,r16
  8097b8:	38a8b03a 	or	r20,r7,r2
  8097bc:	a02ad43a 	srli	r21,r20,16
  8097c0:	94c4d83a 	srl	r2,r18,r19
  8097c4:	b809883a 	mov	r4,r23
  8097c8:	a80b883a 	mov	r5,r21
  8097cc:	88a2b03a 	or	r17,r17,r2
  8097d0:	342c983a 	sll	r22,r6,r16
  8097d4:	080a4200 	call	80a420 <__umodsi3>
  8097d8:	b809883a 	mov	r4,r23
  8097dc:	a80b883a 	mov	r5,r21
  8097e0:	d8800015 	stw	r2,0(sp)
  8097e4:	080a4180 	call	80a418 <__udivsi3>
  8097e8:	d8c00017 	ldw	r3,0(sp)
  8097ec:	102f883a 	mov	r23,r2
  8097f0:	a73fffcc 	andi	fp,r20,65535
  8097f4:	180a943a 	slli	r5,r3,16
  8097f8:	8804d43a 	srli	r2,r17,16
  8097fc:	bf09383a 	mul	r4,r23,fp
  809800:	9424983a 	sll	r18,r18,r16
  809804:	288ab03a 	or	r5,r5,r2
  809808:	2900042e 	bgeu	r5,r4,80981c <__umoddi3+0x358>
  80980c:	2d0b883a 	add	r5,r5,r20
  809810:	b8bfffc4 	addi	r2,r23,-1
  809814:	2d00812e 	bgeu	r5,r20,809a1c <__umoddi3+0x558>
  809818:	102f883a 	mov	r23,r2
  80981c:	2907c83a 	sub	r3,r5,r4
  809820:	1809883a 	mov	r4,r3
  809824:	a80b883a 	mov	r5,r21
  809828:	d8c00015 	stw	r3,0(sp)
  80982c:	080a4200 	call	80a420 <__umodsi3>
  809830:	d8c00017 	ldw	r3,0(sp)
  809834:	a80b883a 	mov	r5,r21
  809838:	d8800015 	stw	r2,0(sp)
  80983c:	1809883a 	mov	r4,r3
  809840:	080a4180 	call	80a418 <__udivsi3>
  809844:	d9800017 	ldw	r6,0(sp)
  809848:	8c7fffcc 	andi	r17,r17,65535
  80984c:	3008943a 	slli	r4,r6,16
  809850:	170d383a 	mul	r6,r2,fp
  809854:	2448b03a 	or	r4,r4,r17
  809858:	2180042e 	bgeu	r4,r6,80986c <__umoddi3+0x3a8>
  80985c:	2509883a 	add	r4,r4,r20
  809860:	10ffffc4 	addi	r3,r2,-1
  809864:	2500692e 	bgeu	r4,r20,809a0c <__umoddi3+0x548>
  809868:	1805883a 	mov	r2,r3
  80986c:	b82e943a 	slli	r23,r23,16
  809870:	b010d43a 	srli	r8,r22,16
  809874:	b1ffffcc 	andi	r7,r22,65535
  809878:	15eeb03a 	or	r23,r2,r23
  80987c:	b8bfffcc 	andi	r2,r23,65535
  809880:	b82ed43a 	srli	r23,r23,16
  809884:	11c7383a 	mul	r3,r2,r7
  809888:	1205383a 	mul	r2,r2,r8
  80988c:	b9cf383a 	mul	r7,r23,r7
  809890:	400b883a 	mov	r5,r8
  809894:	1810d43a 	srli	r8,r3,16
  809898:	3885883a 	add	r2,r7,r2
  80989c:	2189c83a 	sub	r4,r4,r6
  8098a0:	1205883a 	add	r2,r2,r8
  8098a4:	b94b383a 	mul	r5,r23,r5
  8098a8:	11c0022e 	bgeu	r2,r7,8098b4 <__umoddi3+0x3f0>
  8098ac:	01800074 	movhi	r6,1
  8098b0:	298b883a 	add	r5,r5,r6
  8098b4:	100cd43a 	srli	r6,r2,16
  8098b8:	1004943a 	slli	r2,r2,16
  8098bc:	18ffffcc 	andi	r3,r3,65535
  8098c0:	298b883a 	add	r5,r5,r6
  8098c4:	10c5883a 	add	r2,r2,r3
  8098c8:	21403836 	bltu	r4,r5,8099ac <__umoddi3+0x4e8>
  8098cc:	21405c26 	beq	r4,r5,809a40 <__umoddi3+0x57c>
  8098d0:	2147c83a 	sub	r3,r4,r5
  8098d4:	102d883a 	mov	r22,r2
  8098d8:	95adc83a 	sub	r22,r18,r22
  8098dc:	95a5803a 	cmpltu	r18,r18,r22
  8098e0:	1c87c83a 	sub	r3,r3,r18
  8098e4:	1cc4983a 	sll	r2,r3,r19
  8098e8:	b42cd83a 	srl	r22,r22,r16
  8098ec:	1c06d83a 	srl	r3,r3,r16
  8098f0:	1584b03a 	or	r2,r2,r22
  8098f4:	003f9006 	br	809738 <__umoddi3+0x274>
  8098f8:	002b883a 	mov	r21,zero
  8098fc:	003f1706 	br	80955c <__umoddi3+0x98>
  809900:	8560983a 	sll	r16,r16,r21
  809904:	88e6d83a 	srl	r19,r17,r3
  809908:	90c6d83a 	srl	r3,r18,r3
  80990c:	8028d43a 	srli	r20,r16,16
  809910:	8d62983a 	sll	r17,r17,r21
  809914:	9809883a 	mov	r4,r19
  809918:	a00b883a 	mov	r5,r20
  80991c:	88eeb03a 	or	r23,r17,r3
  809920:	080a4200 	call	80a420 <__umodsi3>
  809924:	9809883a 	mov	r4,r19
  809928:	a00b883a 	mov	r5,r20
  80992c:	1023883a 	mov	r17,r2
  809930:	080a4180 	call	80a418 <__udivsi3>
  809934:	85bfffcc 	andi	r22,r16,65535
  809938:	880a943a 	slli	r5,r17,16
  80993c:	b806d43a 	srli	r3,r23,16
  809940:	1585383a 	mul	r2,r2,r22
  809944:	9566983a 	sll	r19,r18,r21
  809948:	28cab03a 	or	r5,r5,r3
  80994c:	2880042e 	bgeu	r5,r2,809960 <__umoddi3+0x49c>
  809950:	2c0b883a 	add	r5,r5,r16
  809954:	2c000236 	bltu	r5,r16,809960 <__umoddi3+0x49c>
  809958:	2880012e 	bgeu	r5,r2,809960 <__umoddi3+0x49c>
  80995c:	2c0b883a 	add	r5,r5,r16
  809960:	28a5c83a 	sub	r18,r5,r2
  809964:	9009883a 	mov	r4,r18
  809968:	a00b883a 	mov	r5,r20
  80996c:	080a4200 	call	80a420 <__umodsi3>
  809970:	1023883a 	mov	r17,r2
  809974:	9009883a 	mov	r4,r18
  809978:	a00b883a 	mov	r5,r20
  80997c:	080a4180 	call	80a418 <__udivsi3>
  809980:	8822943a 	slli	r17,r17,16
  809984:	1585383a 	mul	r2,r2,r22
  809988:	bdffffcc 	andi	r23,r23,65535
  80998c:	8de2b03a 	or	r17,r17,r23
  809990:	8880042e 	bgeu	r17,r2,8099a4 <__umoddi3+0x4e0>
  809994:	8c23883a 	add	r17,r17,r16
  809998:	8c000236 	bltu	r17,r16,8099a4 <__umoddi3+0x4e0>
  80999c:	8880012e 	bgeu	r17,r2,8099a4 <__umoddi3+0x4e0>
  8099a0:	8c23883a 	add	r17,r17,r16
  8099a4:	88a3c83a 	sub	r17,r17,r2
  8099a8:	003f3d06 	br	8096a0 <__umoddi3+0x1dc>
  8099ac:	15adc83a 	sub	r22,r2,r22
  8099b0:	2d07c83a 	sub	r3,r5,r20
  8099b4:	1585803a 	cmpltu	r2,r2,r22
  8099b8:	1887c83a 	sub	r3,r3,r2
  8099bc:	20c7c83a 	sub	r3,r4,r3
  8099c0:	003fc506 	br	8098d8 <__umoddi3+0x414>
  8099c4:	00c00204 	movi	r3,8
  8099c8:	1827883a 	mov	r19,r3
  8099cc:	003f0b06 	br	8095fc <__umoddi3+0x138>
  8099d0:	00c00604 	movi	r3,24
  8099d4:	1827883a 	mov	r19,r3
  8099d8:	003f0806 	br	8095fc <__umoddi3+0x138>
  8099dc:	00800604 	movi	r2,24
  8099e0:	1009883a 	mov	r4,r2
  8099e4:	003ecf06 	br	809524 <__umoddi3+0x60>
  8099e8:	00800204 	movi	r2,8
  8099ec:	1007883a 	mov	r3,r2
  8099f0:	003f1f06 	br	809670 <__umoddi3+0x1ac>
  8099f4:	00800604 	movi	r2,24
  8099f8:	1007883a 	mov	r3,r2
  8099fc:	003f1c06 	br	809670 <__umoddi3+0x1ac>
  809a00:	00800204 	movi	r2,8
  809a04:	1009883a 	mov	r4,r2
  809a08:	003ec606 	br	809524 <__umoddi3+0x60>
  809a0c:	21bf962e 	bgeu	r4,r6,809868 <__umoddi3+0x3a4>
  809a10:	10bfff84 	addi	r2,r2,-2
  809a14:	2509883a 	add	r4,r4,r20
  809a18:	003f9406 	br	80986c <__umoddi3+0x3a8>
  809a1c:	293f7e2e 	bgeu	r5,r4,809818 <__umoddi3+0x354>
  809a20:	bdffff84 	addi	r23,r23,-2
  809a24:	2d0b883a 	add	r5,r5,r20
  809a28:	003f7c06 	br	80981c <__umoddi3+0x358>
  809a2c:	1c07883a 	add	r3,r3,r16
  809a30:	003f2a06 	br	8096dc <__umoddi3+0x218>
  809a34:	9005883a 	mov	r2,r18
  809a38:	a007883a 	mov	r3,r20
  809a3c:	003f3e06 	br	809738 <__umoddi3+0x274>
  809a40:	90bfda36 	bltu	r18,r2,8099ac <__umoddi3+0x4e8>
  809a44:	102d883a 	mov	r22,r2
  809a48:	0007883a 	mov	r3,zero
  809a4c:	003fa206 	br	8098d8 <__umoddi3+0x414>

00809a50 <_fpadd_parts>:
  809a50:	2005883a 	mov	r2,r4
  809a54:	21000017 	ldw	r4,0(r4)
  809a58:	01c00044 	movi	r7,1
  809a5c:	3900622e 	bgeu	r7,r4,809be8 <_fpadd_parts+0x198>
  809a60:	28c00017 	ldw	r3,0(r5)
  809a64:	38c05f2e 	bgeu	r7,r3,809be4 <_fpadd_parts+0x194>
  809a68:	01c00104 	movi	r7,4
  809a6c:	21c0c626 	beq	r4,r7,809d88 <_fpadd_parts+0x338>
  809a70:	19c05c26 	beq	r3,r7,809be4 <_fpadd_parts+0x194>
  809a74:	01c00084 	movi	r7,2
  809a78:	19c06b26 	beq	r3,r7,809c28 <_fpadd_parts+0x1d8>
  809a7c:	21c05926 	beq	r4,r7,809be4 <_fpadd_parts+0x194>
  809a80:	11c00217 	ldw	r7,8(r2)
  809a84:	2ac00217 	ldw	r11,8(r5)
  809a88:	13000317 	ldw	r12,12(r2)
  809a8c:	13400417 	ldw	r13,16(r2)
  809a90:	3ac9c83a 	sub	r4,r7,r11
  809a94:	2a000317 	ldw	r8,12(r5)
  809a98:	2a400417 	ldw	r9,16(r5)
  809a9c:	2015883a 	mov	r10,r4
  809aa0:	20007516 	blt	r4,zero,809c78 <_fpadd_parts+0x228>
  809aa4:	00c00fc4 	movi	r3,63
  809aa8:	1a805016 	blt	r3,r10,809bec <_fpadd_parts+0x19c>
  809aac:	0100870e 	bge	zero,r4,809ccc <_fpadd_parts+0x27c>
  809ab0:	50fff804 	addi	r3,r10,-32
  809ab4:	18009916 	blt	r3,zero,809d1c <_fpadd_parts+0x2cc>
  809ab8:	48d6d83a 	srl	r11,r9,r3
  809abc:	001d883a 	mov	r14,zero
  809ac0:	18009e16 	blt	r3,zero,809d3c <_fpadd_parts+0x2ec>
  809ac4:	01000044 	movi	r4,1
  809ac8:	20c6983a 	sll	r3,r4,r3
  809acc:	0015883a 	mov	r10,zero
  809ad0:	513fffc4 	addi	r4,r10,-1
  809ad4:	2295403a 	cmpgeu	r10,r4,r10
  809ad8:	1a87c83a 	sub	r3,r3,r10
  809adc:	1a52703a 	and	r9,r3,r9
  809ae0:	2210703a 	and	r8,r4,r8
  809ae4:	4250b03a 	or	r8,r8,r9
  809ae8:	4010c03a 	cmpne	r8,r8,zero
  809aec:	42d0b03a 	or	r8,r8,r11
  809af0:	7013883a 	mov	r9,r14
  809af4:	11000117 	ldw	r4,4(r2)
  809af8:	28800117 	ldw	r2,4(r5)
  809afc:	20804126 	beq	r4,r2,809c04 <_fpadd_parts+0x1b4>
  809b00:	20006326 	beq	r4,zero,809c90 <_fpadd_parts+0x240>
  809b04:	4305c83a 	sub	r2,r8,r12
  809b08:	4091803a 	cmpltu	r8,r8,r2
  809b0c:	4b47c83a 	sub	r3,r9,r13
  809b10:	1a07c83a 	sub	r3,r3,r8
  809b14:	18006316 	blt	r3,zero,809ca4 <_fpadd_parts+0x254>
  809b18:	30000115 	stw	zero,4(r6)
  809b1c:	31c00215 	stw	r7,8(r6)
  809b20:	30800315 	stw	r2,12(r6)
  809b24:	30c00415 	stw	r3,16(r6)
  809b28:	11ffffc4 	addi	r7,r2,-1
  809b2c:	388b403a 	cmpgeu	r5,r7,r2
  809b30:	194bc83a 	sub	r5,r3,r5
  809b34:	01040034 	movhi	r4,4096
  809b38:	213fffc4 	addi	r4,r4,-1
  809b3c:	21401736 	bltu	r4,r5,809b9c <_fpadd_parts+0x14c>
  809b40:	29008226 	beq	r5,r4,809d4c <_fpadd_parts+0x2fc>
  809b44:	31400217 	ldw	r5,8(r6)
  809b48:	02840034 	movhi	r10,4096
  809b4c:	52bfffc4 	addi	r10,r10,-1
  809b50:	033fff84 	movi	r12,-2
  809b54:	297fffc4 	addi	r5,r5,-1
  809b58:	00000106 	br	809b60 <_fpadd_parts+0x110>
  809b5c:	3a804a26 	beq	r7,r10,809c88 <_fpadd_parts+0x238>
  809b60:	1089883a 	add	r4,r2,r2
  809b64:	2091803a 	cmpltu	r8,r4,r2
  809b68:	18c7883a 	add	r3,r3,r3
  809b6c:	227fffc4 	addi	r9,r4,-1
  809b70:	40d1883a 	add	r8,r8,r3
  809b74:	490f403a 	cmpgeu	r7,r9,r4
  809b78:	41cfc83a 	sub	r7,r8,r7
  809b7c:	2817883a 	mov	r11,r5
  809b80:	2005883a 	mov	r2,r4
  809b84:	4007883a 	mov	r3,r8
  809b88:	297fffc4 	addi	r5,r5,-1
  809b8c:	51fff32e 	bgeu	r10,r7,809b5c <_fpadd_parts+0x10c>
  809b90:	31000315 	stw	r4,12(r6)
  809b94:	32000415 	stw	r8,16(r6)
  809b98:	32c00215 	stw	r11,8(r6)
  809b9c:	010000c4 	movi	r4,3
  809ba0:	31000015 	stw	r4,0(r6)
  809ba4:	01080034 	movhi	r4,8192
  809ba8:	213fffc4 	addi	r4,r4,-1
  809bac:	20c00b2e 	bgeu	r4,r3,809bdc <_fpadd_parts+0x18c>
  809bb0:	180e97fa 	slli	r7,r3,31
  809bb4:	1008d07a 	srli	r4,r2,1
  809bb8:	31400217 	ldw	r5,8(r6)
  809bbc:	1806d07a 	srli	r3,r3,1
  809bc0:	1080004c 	andi	r2,r2,1
  809bc4:	3908b03a 	or	r4,r7,r4
  809bc8:	1108b03a 	or	r4,r2,r4
  809bcc:	29400044 	addi	r5,r5,1
  809bd0:	31000315 	stw	r4,12(r6)
  809bd4:	30c00415 	stw	r3,16(r6)
  809bd8:	31400215 	stw	r5,8(r6)
  809bdc:	3005883a 	mov	r2,r6
  809be0:	f800283a 	ret
  809be4:	2805883a 	mov	r2,r5
  809be8:	f800283a 	ret
  809bec:	59c01e0e 	bge	r11,r7,809c68 <_fpadd_parts+0x218>
  809bf0:	11000117 	ldw	r4,4(r2)
  809bf4:	28800117 	ldw	r2,4(r5)
  809bf8:	0011883a 	mov	r8,zero
  809bfc:	0013883a 	mov	r9,zero
  809c00:	20bfbf1e 	bne	r4,r2,809b00 <_fpadd_parts+0xb0>
  809c04:	4305883a 	add	r2,r8,r12
  809c08:	1207803a 	cmpltu	r3,r2,r8
  809c0c:	4b53883a 	add	r9,r9,r13
  809c10:	1a47883a 	add	r3,r3,r9
  809c14:	31000115 	stw	r4,4(r6)
  809c18:	31c00215 	stw	r7,8(r6)
  809c1c:	30800315 	stw	r2,12(r6)
  809c20:	30c00415 	stw	r3,16(r6)
  809c24:	003fdd06 	br	809b9c <_fpadd_parts+0x14c>
  809c28:	20ffef1e 	bne	r4,r3,809be8 <_fpadd_parts+0x198>
  809c2c:	31000015 	stw	r4,0(r6)
  809c30:	10c00117 	ldw	r3,4(r2)
  809c34:	30c00115 	stw	r3,4(r6)
  809c38:	10c00217 	ldw	r3,8(r2)
  809c3c:	11000117 	ldw	r4,4(r2)
  809c40:	29400117 	ldw	r5,4(r5)
  809c44:	30c00215 	stw	r3,8(r6)
  809c48:	10c00317 	ldw	r3,12(r2)
  809c4c:	2908703a 	and	r4,r5,r4
  809c50:	30c00315 	stw	r3,12(r6)
  809c54:	10c00417 	ldw	r3,16(r2)
  809c58:	31000115 	stw	r4,4(r6)
  809c5c:	3005883a 	mov	r2,r6
  809c60:	30c00415 	stw	r3,16(r6)
  809c64:	f800283a 	ret
  809c68:	580f883a 	mov	r7,r11
  809c6c:	0019883a 	mov	r12,zero
  809c70:	001b883a 	mov	r13,zero
  809c74:	003f9f06 	br	809af4 <_fpadd_parts+0xa4>
  809c78:	0115c83a 	sub	r10,zero,r4
  809c7c:	00c00fc4 	movi	r3,63
  809c80:	1abfda16 	blt	r3,r10,809bec <_fpadd_parts+0x19c>
  809c84:	003f8906 	br	809aac <_fpadd_parts+0x5c>
  809c88:	627fb52e 	bgeu	r12,r9,809b60 <_fpadd_parts+0x110>
  809c8c:	003fc006 	br	809b90 <_fpadd_parts+0x140>
  809c90:	6205c83a 	sub	r2,r12,r8
  809c94:	6099803a 	cmpltu	r12,r12,r2
  809c98:	6a47c83a 	sub	r3,r13,r9
  809c9c:	1b07c83a 	sub	r3,r3,r12
  809ca0:	183f9d0e 	bge	r3,zero,809b18 <_fpadd_parts+0xc8>
  809ca4:	0085c83a 	sub	r2,zero,r2
  809ca8:	1008c03a 	cmpne	r4,r2,zero
  809cac:	00c7c83a 	sub	r3,zero,r3
  809cb0:	1907c83a 	sub	r3,r3,r4
  809cb4:	01000044 	movi	r4,1
  809cb8:	31000115 	stw	r4,4(r6)
  809cbc:	31c00215 	stw	r7,8(r6)
  809cc0:	30800315 	stw	r2,12(r6)
  809cc4:	30c00415 	stw	r3,16(r6)
  809cc8:	003f9706 	br	809b28 <_fpadd_parts+0xd8>
  809ccc:	203f8926 	beq	r4,zero,809af4 <_fpadd_parts+0xa4>
  809cd0:	50fff804 	addi	r3,r10,-32
  809cd4:	3a8f883a 	add	r7,r7,r10
  809cd8:	18002316 	blt	r3,zero,809d68 <_fpadd_parts+0x318>
  809cdc:	68d6d83a 	srl	r11,r13,r3
  809ce0:	001d883a 	mov	r14,zero
  809ce4:	18001c16 	blt	r3,zero,809d58 <_fpadd_parts+0x308>
  809ce8:	01000044 	movi	r4,1
  809cec:	20c6983a 	sll	r3,r4,r3
  809cf0:	0015883a 	mov	r10,zero
  809cf4:	513fffc4 	addi	r4,r10,-1
  809cf8:	2295403a 	cmpgeu	r10,r4,r10
  809cfc:	1a87c83a 	sub	r3,r3,r10
  809d00:	1b5a703a 	and	r13,r3,r13
  809d04:	2318703a 	and	r12,r4,r12
  809d08:	6358b03a 	or	r12,r12,r13
  809d0c:	6018c03a 	cmpne	r12,r12,zero
  809d10:	62d8b03a 	or	r12,r12,r11
  809d14:	701b883a 	mov	r13,r14
  809d18:	003f7606 	br	809af4 <_fpadd_parts+0xa4>
  809d1c:	4808907a 	slli	r4,r9,1
  809d20:	02c007c4 	movi	r11,31
  809d24:	5a97c83a 	sub	r11,r11,r10
  809d28:	22c8983a 	sll	r4,r4,r11
  809d2c:	4296d83a 	srl	r11,r8,r10
  809d30:	4a9cd83a 	srl	r14,r9,r10
  809d34:	22d6b03a 	or	r11,r4,r11
  809d38:	003f6106 	br	809ac0 <_fpadd_parts+0x70>
  809d3c:	00c00044 	movi	r3,1
  809d40:	1a94983a 	sll	r10,r3,r10
  809d44:	0007883a 	mov	r3,zero
  809d48:	003f6106 	br	809ad0 <_fpadd_parts+0x80>
  809d4c:	013fff84 	movi	r4,-2
  809d50:	21ff7c2e 	bgeu	r4,r7,809b44 <_fpadd_parts+0xf4>
  809d54:	003f9106 	br	809b9c <_fpadd_parts+0x14c>
  809d58:	00c00044 	movi	r3,1
  809d5c:	1a94983a 	sll	r10,r3,r10
  809d60:	0007883a 	mov	r3,zero
  809d64:	003fe306 	br	809cf4 <_fpadd_parts+0x2a4>
  809d68:	6816907a 	slli	r11,r13,1
  809d6c:	010007c4 	movi	r4,31
  809d70:	2289c83a 	sub	r4,r4,r10
  809d74:	5908983a 	sll	r4,r11,r4
  809d78:	6296d83a 	srl	r11,r12,r10
  809d7c:	6a9cd83a 	srl	r14,r13,r10
  809d80:	22d6b03a 	or	r11,r4,r11
  809d84:	003fd706 	br	809ce4 <_fpadd_parts+0x294>
  809d88:	193f971e 	bne	r3,r4,809be8 <_fpadd_parts+0x198>
  809d8c:	11000117 	ldw	r4,4(r2)
  809d90:	28c00117 	ldw	r3,4(r5)
  809d94:	20ff9426 	beq	r4,r3,809be8 <_fpadd_parts+0x198>
  809d98:	00802074 	movhi	r2,129
  809d9c:	10bcb504 	addi	r2,r2,-3372
  809da0:	f800283a 	ret

00809da4 <__adddf3>:
  809da4:	deffec04 	addi	sp,sp,-80
  809da8:	d9001115 	stw	r4,68(sp)
  809dac:	d9401215 	stw	r5,72(sp)
  809db0:	d9001104 	addi	r4,sp,68
  809db4:	d9400a04 	addi	r5,sp,40
  809db8:	dfc01315 	stw	ra,76(sp)
  809dbc:	d9c01015 	stw	r7,64(sp)
  809dc0:	d9800f15 	stw	r6,60(sp)
  809dc4:	0801a880 	call	801a88 <__unpack_d>
  809dc8:	d9000f04 	addi	r4,sp,60
  809dcc:	d9400504 	addi	r5,sp,20
  809dd0:	0801a880 	call	801a88 <__unpack_d>
  809dd4:	d9000a04 	addi	r4,sp,40
  809dd8:	d9400504 	addi	r5,sp,20
  809ddc:	d80d883a 	mov	r6,sp
  809de0:	0809a500 	call	809a50 <_fpadd_parts>
  809de4:	1009883a 	mov	r4,r2
  809de8:	08018640 	call	801864 <__pack_d>
  809dec:	dfc01317 	ldw	ra,76(sp)
  809df0:	dec01404 	addi	sp,sp,80
  809df4:	f800283a 	ret

00809df8 <__subdf3>:
  809df8:	deffec04 	addi	sp,sp,-80
  809dfc:	d9001115 	stw	r4,68(sp)
  809e00:	d9401215 	stw	r5,72(sp)
  809e04:	d9001104 	addi	r4,sp,68
  809e08:	d9400a04 	addi	r5,sp,40
  809e0c:	dfc01315 	stw	ra,76(sp)
  809e10:	d9c01015 	stw	r7,64(sp)
  809e14:	d9800f15 	stw	r6,60(sp)
  809e18:	0801a880 	call	801a88 <__unpack_d>
  809e1c:	d9000f04 	addi	r4,sp,60
  809e20:	d9400504 	addi	r5,sp,20
  809e24:	0801a880 	call	801a88 <__unpack_d>
  809e28:	d8800617 	ldw	r2,24(sp)
  809e2c:	d9000a04 	addi	r4,sp,40
  809e30:	d9400504 	addi	r5,sp,20
  809e34:	d80d883a 	mov	r6,sp
  809e38:	1080005c 	xori	r2,r2,1
  809e3c:	d8800615 	stw	r2,24(sp)
  809e40:	0809a500 	call	809a50 <_fpadd_parts>
  809e44:	1009883a 	mov	r4,r2
  809e48:	08018640 	call	801864 <__pack_d>
  809e4c:	dfc01317 	ldw	ra,76(sp)
  809e50:	dec01404 	addi	sp,sp,80
  809e54:	f800283a 	ret

00809e58 <__eqdf2>:
  809e58:	defff104 	addi	sp,sp,-60
  809e5c:	d9000c15 	stw	r4,48(sp)
  809e60:	d9400d15 	stw	r5,52(sp)
  809e64:	d9000c04 	addi	r4,sp,48
  809e68:	d9400504 	addi	r5,sp,20
  809e6c:	dfc00e15 	stw	ra,56(sp)
  809e70:	d9800a15 	stw	r6,40(sp)
  809e74:	d9c00b15 	stw	r7,44(sp)
  809e78:	0801a880 	call	801a88 <__unpack_d>
  809e7c:	d9000a04 	addi	r4,sp,40
  809e80:	d80b883a 	mov	r5,sp
  809e84:	0801a880 	call	801a88 <__unpack_d>
  809e88:	d8c00517 	ldw	r3,20(sp)
  809e8c:	00800044 	movi	r2,1
  809e90:	10c0052e 	bgeu	r2,r3,809ea8 <__eqdf2+0x50>
  809e94:	d8c00017 	ldw	r3,0(sp)
  809e98:	10c0032e 	bgeu	r2,r3,809ea8 <__eqdf2+0x50>
  809e9c:	d9000504 	addi	r4,sp,20
  809ea0:	d80b883a 	mov	r5,sp
  809ea4:	080a4d40 	call	80a4d4 <__fpcmp_parts_d>
  809ea8:	dfc00e17 	ldw	ra,56(sp)
  809eac:	dec00f04 	addi	sp,sp,60
  809eb0:	f800283a 	ret

00809eb4 <__nedf2>:
  809eb4:	defff104 	addi	sp,sp,-60
  809eb8:	d9000c15 	stw	r4,48(sp)
  809ebc:	d9400d15 	stw	r5,52(sp)
  809ec0:	d9000c04 	addi	r4,sp,48
  809ec4:	d9400504 	addi	r5,sp,20
  809ec8:	dfc00e15 	stw	ra,56(sp)
  809ecc:	d9800a15 	stw	r6,40(sp)
  809ed0:	d9c00b15 	stw	r7,44(sp)
  809ed4:	0801a880 	call	801a88 <__unpack_d>
  809ed8:	d9000a04 	addi	r4,sp,40
  809edc:	d80b883a 	mov	r5,sp
  809ee0:	0801a880 	call	801a88 <__unpack_d>
  809ee4:	d8c00517 	ldw	r3,20(sp)
  809ee8:	00800044 	movi	r2,1
  809eec:	10c0052e 	bgeu	r2,r3,809f04 <__nedf2+0x50>
  809ef0:	d8c00017 	ldw	r3,0(sp)
  809ef4:	10c0032e 	bgeu	r2,r3,809f04 <__nedf2+0x50>
  809ef8:	d9000504 	addi	r4,sp,20
  809efc:	d80b883a 	mov	r5,sp
  809f00:	080a4d40 	call	80a4d4 <__fpcmp_parts_d>
  809f04:	dfc00e17 	ldw	ra,56(sp)
  809f08:	dec00f04 	addi	sp,sp,60
  809f0c:	f800283a 	ret

00809f10 <__gtdf2>:
  809f10:	defff104 	addi	sp,sp,-60
  809f14:	d9000c15 	stw	r4,48(sp)
  809f18:	d9400d15 	stw	r5,52(sp)
  809f1c:	d9000c04 	addi	r4,sp,48
  809f20:	d9400504 	addi	r5,sp,20
  809f24:	dfc00e15 	stw	ra,56(sp)
  809f28:	d9800a15 	stw	r6,40(sp)
  809f2c:	d9c00b15 	stw	r7,44(sp)
  809f30:	0801a880 	call	801a88 <__unpack_d>
  809f34:	d9000a04 	addi	r4,sp,40
  809f38:	d80b883a 	mov	r5,sp
  809f3c:	0801a880 	call	801a88 <__unpack_d>
  809f40:	d8c00517 	ldw	r3,20(sp)
  809f44:	00800044 	movi	r2,1
  809f48:	10c0082e 	bgeu	r2,r3,809f6c <__gtdf2+0x5c>
  809f4c:	d8c00017 	ldw	r3,0(sp)
  809f50:	10c0062e 	bgeu	r2,r3,809f6c <__gtdf2+0x5c>
  809f54:	d9000504 	addi	r4,sp,20
  809f58:	d80b883a 	mov	r5,sp
  809f5c:	080a4d40 	call	80a4d4 <__fpcmp_parts_d>
  809f60:	dfc00e17 	ldw	ra,56(sp)
  809f64:	dec00f04 	addi	sp,sp,60
  809f68:	f800283a 	ret
  809f6c:	00bfffc4 	movi	r2,-1
  809f70:	003ffb06 	br	809f60 <__gtdf2+0x50>

00809f74 <__gedf2>:
  809f74:	defff104 	addi	sp,sp,-60
  809f78:	d9000c15 	stw	r4,48(sp)
  809f7c:	d9400d15 	stw	r5,52(sp)
  809f80:	d9000c04 	addi	r4,sp,48
  809f84:	d9400504 	addi	r5,sp,20
  809f88:	dfc00e15 	stw	ra,56(sp)
  809f8c:	d9800a15 	stw	r6,40(sp)
  809f90:	d9c00b15 	stw	r7,44(sp)
  809f94:	0801a880 	call	801a88 <__unpack_d>
  809f98:	d9000a04 	addi	r4,sp,40
  809f9c:	d80b883a 	mov	r5,sp
  809fa0:	0801a880 	call	801a88 <__unpack_d>
  809fa4:	d8c00517 	ldw	r3,20(sp)
  809fa8:	00800044 	movi	r2,1
  809fac:	10c0082e 	bgeu	r2,r3,809fd0 <__gedf2+0x5c>
  809fb0:	d8c00017 	ldw	r3,0(sp)
  809fb4:	10c0062e 	bgeu	r2,r3,809fd0 <__gedf2+0x5c>
  809fb8:	d9000504 	addi	r4,sp,20
  809fbc:	d80b883a 	mov	r5,sp
  809fc0:	080a4d40 	call	80a4d4 <__fpcmp_parts_d>
  809fc4:	dfc00e17 	ldw	ra,56(sp)
  809fc8:	dec00f04 	addi	sp,sp,60
  809fcc:	f800283a 	ret
  809fd0:	00bfffc4 	movi	r2,-1
  809fd4:	003ffb06 	br	809fc4 <__gedf2+0x50>

00809fd8 <__ltdf2>:
  809fd8:	defff104 	addi	sp,sp,-60
  809fdc:	d9000c15 	stw	r4,48(sp)
  809fe0:	d9400d15 	stw	r5,52(sp)
  809fe4:	d9000c04 	addi	r4,sp,48
  809fe8:	d9400504 	addi	r5,sp,20
  809fec:	dfc00e15 	stw	ra,56(sp)
  809ff0:	d9800a15 	stw	r6,40(sp)
  809ff4:	d9c00b15 	stw	r7,44(sp)
  809ff8:	0801a880 	call	801a88 <__unpack_d>
  809ffc:	d9000a04 	addi	r4,sp,40
  80a000:	d80b883a 	mov	r5,sp
  80a004:	0801a880 	call	801a88 <__unpack_d>
  80a008:	d8c00517 	ldw	r3,20(sp)
  80a00c:	00800044 	movi	r2,1
  80a010:	10c0052e 	bgeu	r2,r3,80a028 <__ltdf2+0x50>
  80a014:	d8c00017 	ldw	r3,0(sp)
  80a018:	10c0032e 	bgeu	r2,r3,80a028 <__ltdf2+0x50>
  80a01c:	d9000504 	addi	r4,sp,20
  80a020:	d80b883a 	mov	r5,sp
  80a024:	080a4d40 	call	80a4d4 <__fpcmp_parts_d>
  80a028:	dfc00e17 	ldw	ra,56(sp)
  80a02c:	dec00f04 	addi	sp,sp,60
  80a030:	f800283a 	ret

0080a034 <__floatsidf>:
  80a034:	2004d7fa 	srli	r2,r4,31
  80a038:	defff904 	addi	sp,sp,-28
  80a03c:	00c000c4 	movi	r3,3
  80a040:	dfc00615 	stw	ra,24(sp)
  80a044:	dc000515 	stw	r16,20(sp)
  80a048:	d8c00015 	stw	r3,0(sp)
  80a04c:	d8800115 	stw	r2,4(sp)
  80a050:	2000081e 	bne	r4,zero,80a074 <__floatsidf+0x40>
  80a054:	00800084 	movi	r2,2
  80a058:	d8800015 	stw	r2,0(sp)
  80a05c:	d809883a 	mov	r4,sp
  80a060:	08018640 	call	801864 <__pack_d>
  80a064:	dfc00617 	ldw	ra,24(sp)
  80a068:	dc000517 	ldw	r16,20(sp)
  80a06c:	dec00704 	addi	sp,sp,28
  80a070:	f800283a 	ret
  80a074:	00c00f04 	movi	r3,60
  80a078:	d8c00215 	stw	r3,8(sp)
  80a07c:	10000f1e 	bne	r2,zero,80a0bc <__floatsidf+0x88>
  80a080:	2021883a 	mov	r16,r4
  80a084:	8009883a 	mov	r4,r16
  80a088:	080a4280 	call	80a428 <__clzsi2>
  80a08c:	11000744 	addi	r4,r2,29
  80a090:	0100110e 	bge	zero,r4,80a0d8 <__floatsidf+0xa4>
  80a094:	10ffff44 	addi	r3,r2,-3
  80a098:	18001216 	blt	r3,zero,80a0e4 <__floatsidf+0xb0>
  80a09c:	80c6983a 	sll	r3,r16,r3
  80a0a0:	0009883a 	mov	r4,zero
  80a0a4:	014007c4 	movi	r5,31
  80a0a8:	2885c83a 	sub	r2,r5,r2
  80a0ac:	d9000315 	stw	r4,12(sp)
  80a0b0:	d8c00415 	stw	r3,16(sp)
  80a0b4:	d8800215 	stw	r2,8(sp)
  80a0b8:	003fe806 	br	80a05c <__floatsidf+0x28>
  80a0bc:	00a00034 	movhi	r2,32768
  80a0c0:	20800e26 	beq	r4,r2,80a0fc <__floatsidf+0xc8>
  80a0c4:	0121c83a 	sub	r16,zero,r4
  80a0c8:	8009883a 	mov	r4,r16
  80a0cc:	080a4280 	call	80a428 <__clzsi2>
  80a0d0:	11000744 	addi	r4,r2,29
  80a0d4:	013fef16 	blt	zero,r4,80a094 <__floatsidf+0x60>
  80a0d8:	dc000315 	stw	r16,12(sp)
  80a0dc:	d8000415 	stw	zero,16(sp)
  80a0e0:	003fde06 	br	80a05c <__floatsidf+0x28>
  80a0e4:	800ad07a 	srli	r5,r16,1
  80a0e8:	00c007c4 	movi	r3,31
  80a0ec:	1907c83a 	sub	r3,r3,r4
  80a0f0:	28c6d83a 	srl	r3,r5,r3
  80a0f4:	8108983a 	sll	r4,r16,r4
  80a0f8:	003fea06 	br	80a0a4 <__floatsidf+0x70>
  80a0fc:	0005883a 	mov	r2,zero
  80a100:	00f07834 	movhi	r3,49632
  80a104:	003fd706 	br	80a064 <__floatsidf+0x30>

0080a108 <__fixdfsi>:
  80a108:	defff804 	addi	sp,sp,-32
  80a10c:	d9000515 	stw	r4,20(sp)
  80a110:	d9400615 	stw	r5,24(sp)
  80a114:	d9000504 	addi	r4,sp,20
  80a118:	d80b883a 	mov	r5,sp
  80a11c:	dfc00715 	stw	ra,28(sp)
  80a120:	0801a880 	call	801a88 <__unpack_d>
  80a124:	d8800017 	ldw	r2,0(sp)
  80a128:	00c00084 	movi	r3,2
  80a12c:	10c01c26 	beq	r2,r3,80a1a0 <__fixdfsi+0x98>
  80a130:	00c00044 	movi	r3,1
  80a134:	18801a2e 	bgeu	r3,r2,80a1a0 <__fixdfsi+0x98>
  80a138:	00c00104 	movi	r3,4
  80a13c:	10c01126 	beq	r2,r3,80a184 <__fixdfsi+0x7c>
  80a140:	d8800217 	ldw	r2,8(sp)
  80a144:	10001616 	blt	r2,zero,80a1a0 <__fixdfsi+0x98>
  80a148:	00c00784 	movi	r3,30
  80a14c:	18800d16 	blt	r3,r2,80a184 <__fixdfsi+0x7c>
  80a150:	00c00f04 	movi	r3,60
  80a154:	1885c83a 	sub	r2,r3,r2
  80a158:	10fff804 	addi	r3,r2,-32
  80a15c:	d9400317 	ldw	r5,12(sp)
  80a160:	d9000417 	ldw	r4,16(sp)
  80a164:	18001616 	blt	r3,zero,80a1c0 <__fixdfsi+0xb8>
  80a168:	20c4d83a 	srl	r2,r4,r3
  80a16c:	d8c00117 	ldw	r3,4(sp)
  80a170:	18000126 	beq	r3,zero,80a178 <__fixdfsi+0x70>
  80a174:	0085c83a 	sub	r2,zero,r2
  80a178:	dfc00717 	ldw	ra,28(sp)
  80a17c:	dec00804 	addi	sp,sp,32
  80a180:	f800283a 	ret
  80a184:	d8800117 	ldw	r2,4(sp)
  80a188:	1000091e 	bne	r2,zero,80a1b0 <__fixdfsi+0xa8>
  80a18c:	00a00034 	movhi	r2,32768
  80a190:	10bfffc4 	addi	r2,r2,-1
  80a194:	dfc00717 	ldw	ra,28(sp)
  80a198:	dec00804 	addi	sp,sp,32
  80a19c:	f800283a 	ret
  80a1a0:	0005883a 	mov	r2,zero
  80a1a4:	dfc00717 	ldw	ra,28(sp)
  80a1a8:	dec00804 	addi	sp,sp,32
  80a1ac:	f800283a 	ret
  80a1b0:	00a00034 	movhi	r2,32768
  80a1b4:	dfc00717 	ldw	ra,28(sp)
  80a1b8:	dec00804 	addi	sp,sp,32
  80a1bc:	f800283a 	ret
  80a1c0:	2008907a 	slli	r4,r4,1
  80a1c4:	018007c4 	movi	r6,31
  80a1c8:	308dc83a 	sub	r6,r6,r2
  80a1cc:	2188983a 	sll	r4,r4,r6
  80a1d0:	2884d83a 	srl	r2,r5,r2
  80a1d4:	2084b03a 	or	r2,r4,r2
  80a1d8:	003fe406 	br	80a16c <__fixdfsi+0x64>

0080a1dc <__floatunsidf>:
  80a1dc:	defff904 	addi	sp,sp,-28
  80a1e0:	dc000515 	stw	r16,20(sp)
  80a1e4:	dfc00615 	stw	ra,24(sp)
  80a1e8:	d8000115 	stw	zero,4(sp)
  80a1ec:	2021883a 	mov	r16,r4
  80a1f0:	20001726 	beq	r4,zero,80a250 <__floatunsidf+0x74>
  80a1f4:	008000c4 	movi	r2,3
  80a1f8:	d8800015 	stw	r2,0(sp)
  80a1fc:	00800f04 	movi	r2,60
  80a200:	d8800215 	stw	r2,8(sp)
  80a204:	080a4280 	call	80a428 <__clzsi2>
  80a208:	10c00744 	addi	r3,r2,29
  80a20c:	18001816 	blt	r3,zero,80a270 <__floatunsidf+0x94>
  80a210:	18002d26 	beq	r3,zero,80a2c8 <__floatunsidf+0xec>
  80a214:	113fff44 	addi	r4,r2,-3
  80a218:	20002e16 	blt	r4,zero,80a2d4 <__floatunsidf+0xf8>
  80a21c:	8108983a 	sll	r4,r16,r4
  80a220:	0021883a 	mov	r16,zero
  80a224:	014007c4 	movi	r5,31
  80a228:	2885c83a 	sub	r2,r5,r2
  80a22c:	dc000315 	stw	r16,12(sp)
  80a230:	d9000415 	stw	r4,16(sp)
  80a234:	d8800215 	stw	r2,8(sp)
  80a238:	d809883a 	mov	r4,sp
  80a23c:	08018640 	call	801864 <__pack_d>
  80a240:	dfc00617 	ldw	ra,24(sp)
  80a244:	dc000517 	ldw	r16,20(sp)
  80a248:	dec00704 	addi	sp,sp,28
  80a24c:	f800283a 	ret
  80a250:	00800084 	movi	r2,2
  80a254:	d809883a 	mov	r4,sp
  80a258:	d8800015 	stw	r2,0(sp)
  80a25c:	08018640 	call	801864 <__pack_d>
  80a260:	dfc00617 	ldw	ra,24(sp)
  80a264:	dc000517 	ldw	r16,20(sp)
  80a268:	dec00704 	addi	sp,sp,28
  80a26c:	f800283a 	ret
  80a270:	00c7c83a 	sub	r3,zero,r3
  80a274:	193ff804 	addi	r4,r3,-32
  80a278:	20001c16 	blt	r4,zero,80a2ec <__floatunsidf+0x110>
  80a27c:	000b883a 	mov	r5,zero
  80a280:	2009d7fa 	srai	r4,r4,31
  80a284:	80c6d83a 	srl	r3,r16,r3
  80a288:	297fffc4 	addi	r5,r5,-1
  80a28c:	2c20703a 	and	r16,r5,r16
  80a290:	8020c03a 	cmpne	r16,r16,zero
  80a294:	1906703a 	and	r3,r3,r4
  80a298:	010007c4 	movi	r4,31
  80a29c:	80c6b03a 	or	r3,r16,r3
  80a2a0:	2085c83a 	sub	r2,r4,r2
  80a2a4:	d809883a 	mov	r4,sp
  80a2a8:	d8c00315 	stw	r3,12(sp)
  80a2ac:	d8000415 	stw	zero,16(sp)
  80a2b0:	d8800215 	stw	r2,8(sp)
  80a2b4:	08018640 	call	801864 <__pack_d>
  80a2b8:	dfc00617 	ldw	ra,24(sp)
  80a2bc:	dc000517 	ldw	r16,20(sp)
  80a2c0:	dec00704 	addi	sp,sp,28
  80a2c4:	f800283a 	ret
  80a2c8:	dc000315 	stw	r16,12(sp)
  80a2cc:	d8000415 	stw	zero,16(sp)
  80a2d0:	003fd906 	br	80a238 <__floatunsidf+0x5c>
  80a2d4:	800ad07a 	srli	r5,r16,1
  80a2d8:	010007c4 	movi	r4,31
  80a2dc:	20c9c83a 	sub	r4,r4,r3
  80a2e0:	2908d83a 	srl	r4,r5,r4
  80a2e4:	80e0983a 	sll	r16,r16,r3
  80a2e8:	003fce06 	br	80a224 <__floatunsidf+0x48>
  80a2ec:	01400044 	movi	r5,1
  80a2f0:	28ca983a 	sll	r5,r5,r3
  80a2f4:	003fe206 	br	80a280 <__floatunsidf+0xa4>

0080a2f8 <udivmodsi4>:
  80a2f8:	2005883a 	mov	r2,r4
  80a2fc:	2900182e 	bgeu	r5,r4,80a360 <udivmodsi4+0x68>
  80a300:	28001716 	blt	r5,zero,80a360 <udivmodsi4+0x68>
  80a304:	01000804 	movi	r4,32
  80a308:	00c00044 	movi	r3,1
  80a30c:	00000206 	br	80a318 <udivmodsi4+0x20>
  80a310:	20001126 	beq	r4,zero,80a358 <udivmodsi4+0x60>
  80a314:	28000516 	blt	r5,zero,80a32c <udivmodsi4+0x34>
  80a318:	294b883a 	add	r5,r5,r5
  80a31c:	213fffc4 	addi	r4,r4,-1
  80a320:	18c7883a 	add	r3,r3,r3
  80a324:	28bffa36 	bltu	r5,r2,80a310 <udivmodsi4+0x18>
  80a328:	18000b26 	beq	r3,zero,80a358 <udivmodsi4+0x60>
  80a32c:	0009883a 	mov	r4,zero
  80a330:	11400236 	bltu	r2,r5,80a33c <udivmodsi4+0x44>
  80a334:	1145c83a 	sub	r2,r2,r5
  80a338:	20c8b03a 	or	r4,r4,r3
  80a33c:	1806d07a 	srli	r3,r3,1
  80a340:	280ad07a 	srli	r5,r5,1
  80a344:	183ffa1e 	bne	r3,zero,80a330 <udivmodsi4+0x38>
  80a348:	3000021e 	bne	r6,zero,80a354 <udivmodsi4+0x5c>
  80a34c:	2005883a 	mov	r2,r4
  80a350:	f800283a 	ret
  80a354:	f800283a 	ret
  80a358:	0009883a 	mov	r4,zero
  80a35c:	003ffa06 	br	80a348 <udivmodsi4+0x50>
  80a360:	00c00044 	movi	r3,1
  80a364:	0009883a 	mov	r4,zero
  80a368:	003ff106 	br	80a330 <udivmodsi4+0x38>

0080a36c <__divsi3>:
  80a36c:	defffe04 	addi	sp,sp,-8
  80a370:	dfc00115 	stw	ra,4(sp)
  80a374:	dc000015 	stw	r16,0(sp)
  80a378:	20000a16 	blt	r4,zero,80a3a4 <__divsi3+0x38>
  80a37c:	0021883a 	mov	r16,zero
  80a380:	28000b16 	blt	r5,zero,80a3b0 <__divsi3+0x44>
  80a384:	000d883a 	mov	r6,zero
  80a388:	080a2f80 	call	80a2f8 <udivmodsi4>
  80a38c:	80000126 	beq	r16,zero,80a394 <__divsi3+0x28>
  80a390:	0085c83a 	sub	r2,zero,r2
  80a394:	dfc00117 	ldw	ra,4(sp)
  80a398:	dc000017 	ldw	r16,0(sp)
  80a39c:	dec00204 	addi	sp,sp,8
  80a3a0:	f800283a 	ret
  80a3a4:	0109c83a 	sub	r4,zero,r4
  80a3a8:	04000044 	movi	r16,1
  80a3ac:	283ff50e 	bge	r5,zero,80a384 <__divsi3+0x18>
  80a3b0:	014bc83a 	sub	r5,zero,r5
  80a3b4:	8400005c 	xori	r16,r16,1
  80a3b8:	003ff206 	br	80a384 <__divsi3+0x18>

0080a3bc <__modsi3>:
  80a3bc:	deffff04 	addi	sp,sp,-4
  80a3c0:	dfc00015 	stw	ra,0(sp)
  80a3c4:	20000516 	blt	r4,zero,80a3dc <__modsi3+0x20>
  80a3c8:	28000c16 	blt	r5,zero,80a3fc <__modsi3+0x40>
  80a3cc:	01800044 	movi	r6,1
  80a3d0:	dfc00017 	ldw	ra,0(sp)
  80a3d4:	dec00104 	addi	sp,sp,4
  80a3d8:	080a2f81 	jmpi	80a2f8 <udivmodsi4>
  80a3dc:	0109c83a 	sub	r4,zero,r4
  80a3e0:	28000b16 	blt	r5,zero,80a410 <__modsi3+0x54>
  80a3e4:	01800044 	movi	r6,1
  80a3e8:	080a2f80 	call	80a2f8 <udivmodsi4>
  80a3ec:	0085c83a 	sub	r2,zero,r2
  80a3f0:	dfc00017 	ldw	ra,0(sp)
  80a3f4:	dec00104 	addi	sp,sp,4
  80a3f8:	f800283a 	ret
  80a3fc:	014bc83a 	sub	r5,zero,r5
  80a400:	01800044 	movi	r6,1
  80a404:	dfc00017 	ldw	ra,0(sp)
  80a408:	dec00104 	addi	sp,sp,4
  80a40c:	080a2f81 	jmpi	80a2f8 <udivmodsi4>
  80a410:	014bc83a 	sub	r5,zero,r5
  80a414:	003ff306 	br	80a3e4 <__modsi3+0x28>

0080a418 <__udivsi3>:
  80a418:	000d883a 	mov	r6,zero
  80a41c:	080a2f81 	jmpi	80a2f8 <udivmodsi4>

0080a420 <__umodsi3>:
  80a420:	01800044 	movi	r6,1
  80a424:	080a2f81 	jmpi	80a2f8 <udivmodsi4>

0080a428 <__clzsi2>:
  80a428:	00bfffd4 	movui	r2,65535
  80a42c:	11000b36 	bltu	r2,r4,80a45c <__clzsi2+0x34>
  80a430:	00803fc4 	movi	r2,255
  80a434:	11001e2e 	bgeu	r2,r4,80a4b0 <__clzsi2+0x88>
  80a438:	00c00204 	movi	r3,8
  80a43c:	20c8d83a 	srl	r4,r4,r3
  80a440:	00c02074 	movhi	r3,129
  80a444:	18fd3104 	addi	r3,r3,-2876
  80a448:	00800604 	movi	r2,24
  80a44c:	1909883a 	add	r4,r3,r4
  80a450:	20c00003 	ldbu	r3,0(r4)
  80a454:	10c5c83a 	sub	r2,r2,r3
  80a458:	f800283a 	ret
  80a45c:	00804034 	movhi	r2,256
  80a460:	10bfffc4 	addi	r2,r2,-1
  80a464:	11000936 	bltu	r2,r4,80a48c <__clzsi2+0x64>
  80a468:	00800404 	movi	r2,16
  80a46c:	1007883a 	mov	r3,r2
  80a470:	20c8d83a 	srl	r4,r4,r3
  80a474:	00c02074 	movhi	r3,129
  80a478:	18fd3104 	addi	r3,r3,-2876
  80a47c:	1909883a 	add	r4,r3,r4
  80a480:	20c00003 	ldbu	r3,0(r4)
  80a484:	10c5c83a 	sub	r2,r2,r3
  80a488:	f800283a 	ret
  80a48c:	00c00604 	movi	r3,24
  80a490:	20c8d83a 	srl	r4,r4,r3
  80a494:	00c02074 	movhi	r3,129
  80a498:	18fd3104 	addi	r3,r3,-2876
  80a49c:	00800204 	movi	r2,8
  80a4a0:	1909883a 	add	r4,r3,r4
  80a4a4:	20c00003 	ldbu	r3,0(r4)
  80a4a8:	10c5c83a 	sub	r2,r2,r3
  80a4ac:	f800283a 	ret
  80a4b0:	0007883a 	mov	r3,zero
  80a4b4:	20c8d83a 	srl	r4,r4,r3
  80a4b8:	00c02074 	movhi	r3,129
  80a4bc:	18fd3104 	addi	r3,r3,-2876
  80a4c0:	00800804 	movi	r2,32
  80a4c4:	1909883a 	add	r4,r3,r4
  80a4c8:	20c00003 	ldbu	r3,0(r4)
  80a4cc:	10c5c83a 	sub	r2,r2,r3
  80a4d0:	f800283a 	ret

0080a4d4 <__fpcmp_parts_d>:
  80a4d4:	20c00017 	ldw	r3,0(r4)
  80a4d8:	00800044 	movi	r2,1
  80a4dc:	10c0142e 	bgeu	r2,r3,80a530 <__fpcmp_parts_d+0x5c>
  80a4e0:	29800017 	ldw	r6,0(r5)
  80a4e4:	1180122e 	bgeu	r2,r6,80a530 <__fpcmp_parts_d+0x5c>
  80a4e8:	01c00104 	movi	r7,4
  80a4ec:	19c02826 	beq	r3,r7,80a590 <__fpcmp_parts_d+0xbc>
  80a4f0:	31c00926 	beq	r6,r7,80a518 <__fpcmp_parts_d+0x44>
  80a4f4:	01c00084 	movi	r7,2
  80a4f8:	19c00626 	beq	r3,r7,80a514 <__fpcmp_parts_d+0x40>
  80a4fc:	31c00a26 	beq	r6,r7,80a528 <__fpcmp_parts_d+0x54>
  80a500:	20c00117 	ldw	r3,4(r4)
  80a504:	29800117 	ldw	r6,4(r5)
  80a508:	19800b26 	beq	r3,r6,80a538 <__fpcmp_parts_d+0x64>
  80a50c:	1800041e 	bne	r3,zero,80a520 <__fpcmp_parts_d+0x4c>
  80a510:	f800283a 	ret
  80a514:	30c01a26 	beq	r6,r3,80a580 <__fpcmp_parts_d+0xac>
  80a518:	28800117 	ldw	r2,4(r5)
  80a51c:	1000041e 	bne	r2,zero,80a530 <__fpcmp_parts_d+0x5c>
  80a520:	00bfffc4 	movi	r2,-1
  80a524:	f800283a 	ret
  80a528:	20800117 	ldw	r2,4(r4)
  80a52c:	103ffc1e 	bne	r2,zero,80a520 <__fpcmp_parts_d+0x4c>
  80a530:	00800044 	movi	r2,1
  80a534:	f800283a 	ret
  80a538:	21c00217 	ldw	r7,8(r4)
  80a53c:	29800217 	ldw	r6,8(r5)
  80a540:	31c0020e 	bge	r6,r7,80a54c <__fpcmp_parts_d+0x78>
  80a544:	183ff61e 	bne	r3,zero,80a520 <__fpcmp_parts_d+0x4c>
  80a548:	f800283a 	ret
  80a54c:	39800a16 	blt	r7,r6,80a578 <__fpcmp_parts_d+0xa4>
  80a550:	20800417 	ldw	r2,16(r4)
  80a554:	29800417 	ldw	r6,16(r5)
  80a558:	21c00317 	ldw	r7,12(r4)
  80a55c:	29000317 	ldw	r4,12(r5)
  80a560:	30800936 	bltu	r6,r2,80a588 <__fpcmp_parts_d+0xb4>
  80a564:	1180011e 	bne	r2,r6,80a56c <__fpcmp_parts_d+0x98>
  80a568:	21c00736 	bltu	r4,r7,80a588 <__fpcmp_parts_d+0xb4>
  80a56c:	11800236 	bltu	r2,r6,80a578 <__fpcmp_parts_d+0xa4>
  80a570:	3080031e 	bne	r6,r2,80a580 <__fpcmp_parts_d+0xac>
  80a574:	3900022e 	bgeu	r7,r4,80a580 <__fpcmp_parts_d+0xac>
  80a578:	183fe926 	beq	r3,zero,80a520 <__fpcmp_parts_d+0x4c>
  80a57c:	003fec06 	br	80a530 <__fpcmp_parts_d+0x5c>
  80a580:	0005883a 	mov	r2,zero
  80a584:	f800283a 	ret
  80a588:	183fe926 	beq	r3,zero,80a530 <__fpcmp_parts_d+0x5c>
  80a58c:	003fe406 	br	80a520 <__fpcmp_parts_d+0x4c>
  80a590:	30ffe51e 	bne	r6,r3,80a528 <__fpcmp_parts_d+0x54>
  80a594:	28c00117 	ldw	r3,4(r5)
  80a598:	20800117 	ldw	r2,4(r4)
  80a59c:	1885c83a 	sub	r2,r3,r2
  80a5a0:	f800283a 	ret

0080a5a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80a5a4:	defffe04 	addi	sp,sp,-8
  80a5a8:	dfc00115 	stw	ra,4(sp)
  80a5ac:	df000015 	stw	fp,0(sp)
  80a5b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80a5b4:	00802074 	movhi	r2,129
  80a5b8:	108de104 	addi	r2,r2,14212
  80a5bc:	10800017 	ldw	r2,0(r2)
  80a5c0:	10000526 	beq	r2,zero,80a5d8 <alt_get_errno+0x34>
  80a5c4:	00802074 	movhi	r2,129
  80a5c8:	108de104 	addi	r2,r2,14212
  80a5cc:	10800017 	ldw	r2,0(r2)
  80a5d0:	103ee83a 	callr	r2
  80a5d4:	00000206 	br	80a5e0 <alt_get_errno+0x3c>
  80a5d8:	00802074 	movhi	r2,129
  80a5dc:	108e0104 	addi	r2,r2,14340
}
  80a5e0:	e037883a 	mov	sp,fp
  80a5e4:	dfc00117 	ldw	ra,4(sp)
  80a5e8:	df000017 	ldw	fp,0(sp)
  80a5ec:	dec00204 	addi	sp,sp,8
  80a5f0:	f800283a 	ret

0080a5f4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  80a5f4:	defffb04 	addi	sp,sp,-20
  80a5f8:	dfc00415 	stw	ra,16(sp)
  80a5fc:	df000315 	stw	fp,12(sp)
  80a600:	df000304 	addi	fp,sp,12
  80a604:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  80a608:	e0bfff17 	ldw	r2,-4(fp)
  80a60c:	10000616 	blt	r2,zero,80a628 <close+0x34>
  80a610:	e0bfff17 	ldw	r2,-4(fp)
  80a614:	10c00324 	muli	r3,r2,12
  80a618:	00802074 	movhi	r2,129
  80a61c:	1088f204 	addi	r2,r2,9160
  80a620:	1885883a 	add	r2,r3,r2
  80a624:	00000106 	br	80a62c <close+0x38>
  80a628:	0005883a 	mov	r2,zero
  80a62c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  80a630:	e0bffd17 	ldw	r2,-12(fp)
  80a634:	10001826 	beq	r2,zero,80a698 <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  80a638:	e0bffd17 	ldw	r2,-12(fp)
  80a63c:	10800017 	ldw	r2,0(r2)
  80a640:	10800417 	ldw	r2,16(r2)
  80a644:	10000626 	beq	r2,zero,80a660 <close+0x6c>
  80a648:	e0bffd17 	ldw	r2,-12(fp)
  80a64c:	10800017 	ldw	r2,0(r2)
  80a650:	10800417 	ldw	r2,16(r2)
  80a654:	e13ffd17 	ldw	r4,-12(fp)
  80a658:	103ee83a 	callr	r2
  80a65c:	00000106 	br	80a664 <close+0x70>
  80a660:	0005883a 	mov	r2,zero
  80a664:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  80a668:	e13fff17 	ldw	r4,-4(fp)
  80a66c:	080aea40 	call	80aea4 <alt_release_fd>
    if (rval < 0)
  80a670:	e0bffe17 	ldw	r2,-8(fp)
  80a674:	1000060e 	bge	r2,zero,80a690 <close+0x9c>
    {
      ALT_ERRNO = -rval;
  80a678:	080a5a40 	call	80a5a4 <alt_get_errno>
  80a67c:	e0fffe17 	ldw	r3,-8(fp)
  80a680:	00c7c83a 	sub	r3,zero,r3
  80a684:	10c00015 	stw	r3,0(r2)
      return -1;
  80a688:	00bfffc4 	movi	r2,-1
  80a68c:	00000606 	br	80a6a8 <close+0xb4>
    }
    return 0;
  80a690:	0005883a 	mov	r2,zero
  80a694:	00000406 	br	80a6a8 <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  80a698:	080a5a40 	call	80a5a4 <alt_get_errno>
  80a69c:	00c01444 	movi	r3,81
  80a6a0:	10c00015 	stw	r3,0(r2)
    return -1;
  80a6a4:	00bfffc4 	movi	r2,-1
  }
}
  80a6a8:	e037883a 	mov	sp,fp
  80a6ac:	dfc00117 	ldw	ra,4(sp)
  80a6b0:	df000017 	ldw	fp,0(sp)
  80a6b4:	dec00204 	addi	sp,sp,8
  80a6b8:	f800283a 	ret

0080a6bc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  80a6bc:	defffc04 	addi	sp,sp,-16
  80a6c0:	df000315 	stw	fp,12(sp)
  80a6c4:	df000304 	addi	fp,sp,12
  80a6c8:	e13ffd15 	stw	r4,-12(fp)
  80a6cc:	e17ffe15 	stw	r5,-8(fp)
  80a6d0:	e1bfff15 	stw	r6,-4(fp)
  return len;
  80a6d4:	e0bfff17 	ldw	r2,-4(fp)
}
  80a6d8:	e037883a 	mov	sp,fp
  80a6dc:	df000017 	ldw	fp,0(sp)
  80a6e0:	dec00104 	addi	sp,sp,4
  80a6e4:	f800283a 	ret

0080a6e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80a6e8:	defffe04 	addi	sp,sp,-8
  80a6ec:	dfc00115 	stw	ra,4(sp)
  80a6f0:	df000015 	stw	fp,0(sp)
  80a6f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80a6f8:	00802074 	movhi	r2,129
  80a6fc:	108de104 	addi	r2,r2,14212
  80a700:	10800017 	ldw	r2,0(r2)
  80a704:	10000526 	beq	r2,zero,80a71c <alt_get_errno+0x34>
  80a708:	00802074 	movhi	r2,129
  80a70c:	108de104 	addi	r2,r2,14212
  80a710:	10800017 	ldw	r2,0(r2)
  80a714:	103ee83a 	callr	r2
  80a718:	00000206 	br	80a724 <alt_get_errno+0x3c>
  80a71c:	00802074 	movhi	r2,129
  80a720:	108e0104 	addi	r2,r2,14340
}
  80a724:	e037883a 	mov	sp,fp
  80a728:	dfc00117 	ldw	ra,4(sp)
  80a72c:	df000017 	ldw	fp,0(sp)
  80a730:	dec00204 	addi	sp,sp,8
  80a734:	f800283a 	ret

0080a738 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  80a738:	defffb04 	addi	sp,sp,-20
  80a73c:	dfc00415 	stw	ra,16(sp)
  80a740:	df000315 	stw	fp,12(sp)
  80a744:	df000304 	addi	fp,sp,12
  80a748:	e13ffe15 	stw	r4,-8(fp)
  80a74c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80a750:	e0bffe17 	ldw	r2,-8(fp)
  80a754:	10000616 	blt	r2,zero,80a770 <fstat+0x38>
  80a758:	e0bffe17 	ldw	r2,-8(fp)
  80a75c:	10c00324 	muli	r3,r2,12
  80a760:	00802074 	movhi	r2,129
  80a764:	1088f204 	addi	r2,r2,9160
  80a768:	1885883a 	add	r2,r3,r2
  80a76c:	00000106 	br	80a774 <fstat+0x3c>
  80a770:	0005883a 	mov	r2,zero
  80a774:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  80a778:	e0bffd17 	ldw	r2,-12(fp)
  80a77c:	10001026 	beq	r2,zero,80a7c0 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  80a780:	e0bffd17 	ldw	r2,-12(fp)
  80a784:	10800017 	ldw	r2,0(r2)
  80a788:	10800817 	ldw	r2,32(r2)
  80a78c:	10000726 	beq	r2,zero,80a7ac <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  80a790:	e0bffd17 	ldw	r2,-12(fp)
  80a794:	10800017 	ldw	r2,0(r2)
  80a798:	10800817 	ldw	r2,32(r2)
  80a79c:	e13ffd17 	ldw	r4,-12(fp)
  80a7a0:	e17fff17 	ldw	r5,-4(fp)
  80a7a4:	103ee83a 	callr	r2
  80a7a8:	00000906 	br	80a7d0 <fstat+0x98>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  80a7ac:	e0bfff17 	ldw	r2,-4(fp)
  80a7b0:	00c80004 	movi	r3,8192
  80a7b4:	10c00115 	stw	r3,4(r2)
      return 0;
  80a7b8:	0005883a 	mov	r2,zero
  80a7bc:	00000406 	br	80a7d0 <fstat+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  80a7c0:	080a6e80 	call	80a6e8 <alt_get_errno>
  80a7c4:	00c01444 	movi	r3,81
  80a7c8:	10c00015 	stw	r3,0(r2)
    return -1;
  80a7cc:	00bfffc4 	movi	r2,-1
  }
}
  80a7d0:	e037883a 	mov	sp,fp
  80a7d4:	dfc00117 	ldw	ra,4(sp)
  80a7d8:	df000017 	ldw	fp,0(sp)
  80a7dc:	dec00204 	addi	sp,sp,8
  80a7e0:	f800283a 	ret

0080a7e4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  80a7e4:	defff904 	addi	sp,sp,-28
  80a7e8:	dfc00615 	stw	ra,24(sp)
  80a7ec:	df000515 	stw	fp,20(sp)
  80a7f0:	df000504 	addi	fp,sp,20
  80a7f4:	e13ffc15 	stw	r4,-16(fp)
  80a7f8:	e17ffd15 	stw	r5,-12(fp)
  80a7fc:	e1bffe15 	stw	r6,-8(fp)
  80a800:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  80a804:	e0800217 	ldw	r2,8(fp)
  80a808:	d8800015 	stw	r2,0(sp)
  80a80c:	e13ffc17 	ldw	r4,-16(fp)
  80a810:	e17ffd17 	ldw	r5,-12(fp)
  80a814:	e1bffe17 	ldw	r6,-8(fp)
  80a818:	e1ffff17 	ldw	r7,-4(fp)
  80a81c:	080a9bc0 	call	80a9bc <alt_iic_isr_register>
}  
  80a820:	e037883a 	mov	sp,fp
  80a824:	dfc00117 	ldw	ra,4(sp)
  80a828:	df000017 	ldw	fp,0(sp)
  80a82c:	dec00204 	addi	sp,sp,8
  80a830:	f800283a 	ret

0080a834 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  80a834:	defff904 	addi	sp,sp,-28
  80a838:	df000615 	stw	fp,24(sp)
  80a83c:	df000604 	addi	fp,sp,24
  80a840:	e13ffe15 	stw	r4,-8(fp)
  80a844:	e17fff15 	stw	r5,-4(fp)
  80a848:	e0bfff17 	ldw	r2,-4(fp)
  80a84c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80a850:	0005303a 	rdctl	r2,status
  80a854:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80a858:	e0fffb17 	ldw	r3,-20(fp)
  80a85c:	00bfff84 	movi	r2,-2
  80a860:	1884703a 	and	r2,r3,r2
  80a864:	1001703a 	wrctl	status,r2
  
  return context;
  80a868:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  80a86c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
  80a870:	e0bffa17 	ldw	r2,-24(fp)
  80a874:	00c00044 	movi	r3,1
  80a878:	1884983a 	sll	r2,r3,r2
  80a87c:	1007883a 	mov	r3,r2
  80a880:	00802074 	movhi	r2,129
  80a884:	108e0204 	addi	r2,r2,14344
  80a888:	10800017 	ldw	r2,0(r2)
  80a88c:	1886b03a 	or	r3,r3,r2
  80a890:	00802074 	movhi	r2,129
  80a894:	108e0204 	addi	r2,r2,14344
  80a898:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80a89c:	00802074 	movhi	r2,129
  80a8a0:	108e0204 	addi	r2,r2,14344
  80a8a4:	10800017 	ldw	r2,0(r2)
  80a8a8:	100170fa 	wrctl	ienable,r2
  80a8ac:	e0bffc17 	ldw	r2,-16(fp)
  80a8b0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80a8b4:	e0bffd17 	ldw	r2,-12(fp)
  80a8b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  80a8bc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
  80a8c0:	e037883a 	mov	sp,fp
  80a8c4:	df000017 	ldw	fp,0(sp)
  80a8c8:	dec00104 	addi	sp,sp,4
  80a8cc:	f800283a 	ret

0080a8d0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  80a8d0:	defff904 	addi	sp,sp,-28
  80a8d4:	df000615 	stw	fp,24(sp)
  80a8d8:	df000604 	addi	fp,sp,24
  80a8dc:	e13ffe15 	stw	r4,-8(fp)
  80a8e0:	e17fff15 	stw	r5,-4(fp)
  80a8e4:	e0bfff17 	ldw	r2,-4(fp)
  80a8e8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80a8ec:	0005303a 	rdctl	r2,status
  80a8f0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80a8f4:	e0fffb17 	ldw	r3,-20(fp)
  80a8f8:	00bfff84 	movi	r2,-2
  80a8fc:	1884703a 	and	r2,r3,r2
  80a900:	1001703a 	wrctl	status,r2
  
  return context;
  80a904:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  80a908:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
  80a90c:	e0bffa17 	ldw	r2,-24(fp)
  80a910:	00c00044 	movi	r3,1
  80a914:	1884983a 	sll	r2,r3,r2
  80a918:	0084303a 	nor	r2,zero,r2
  80a91c:	1007883a 	mov	r3,r2
  80a920:	00802074 	movhi	r2,129
  80a924:	108e0204 	addi	r2,r2,14344
  80a928:	10800017 	ldw	r2,0(r2)
  80a92c:	1886703a 	and	r3,r3,r2
  80a930:	00802074 	movhi	r2,129
  80a934:	108e0204 	addi	r2,r2,14344
  80a938:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80a93c:	00802074 	movhi	r2,129
  80a940:	108e0204 	addi	r2,r2,14344
  80a944:	10800017 	ldw	r2,0(r2)
  80a948:	100170fa 	wrctl	ienable,r2
  80a94c:	e0bffc17 	ldw	r2,-16(fp)
  80a950:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80a954:	e0bffd17 	ldw	r2,-12(fp)
  80a958:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  80a95c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
  80a960:	e037883a 	mov	sp,fp
  80a964:	df000017 	ldw	fp,0(sp)
  80a968:	dec00104 	addi	sp,sp,4
  80a96c:	f800283a 	ret

0080a970 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  80a970:	defffc04 	addi	sp,sp,-16
  80a974:	df000315 	stw	fp,12(sp)
  80a978:	df000304 	addi	fp,sp,12
  80a97c:	e13ffe15 	stw	r4,-8(fp)
  80a980:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  80a984:	000530fa 	rdctl	r2,ienable
  80a988:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  80a98c:	e0bfff17 	ldw	r2,-4(fp)
  80a990:	00c00044 	movi	r3,1
  80a994:	1884983a 	sll	r2,r3,r2
  80a998:	1007883a 	mov	r3,r2
  80a99c:	e0bffd17 	ldw	r2,-12(fp)
  80a9a0:	1884703a 	and	r2,r3,r2
  80a9a4:	1004c03a 	cmpne	r2,r2,zero
  80a9a8:	10803fcc 	andi	r2,r2,255
}
  80a9ac:	e037883a 	mov	sp,fp
  80a9b0:	df000017 	ldw	fp,0(sp)
  80a9b4:	dec00104 	addi	sp,sp,4
  80a9b8:	f800283a 	ret

0080a9bc <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  80a9bc:	defff504 	addi	sp,sp,-44
  80a9c0:	dfc00a15 	stw	ra,40(sp)
  80a9c4:	df000915 	stw	fp,36(sp)
  80a9c8:	df000904 	addi	fp,sp,36
  80a9cc:	e13ffc15 	stw	r4,-16(fp)
  80a9d0:	e17ffd15 	stw	r5,-12(fp)
  80a9d4:	e1bffe15 	stw	r6,-8(fp)
  80a9d8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
  80a9dc:	00bffa84 	movi	r2,-22
  80a9e0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  80a9e4:	e0bffd17 	ldw	r2,-12(fp)
  80a9e8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  80a9ec:	e0bff817 	ldw	r2,-32(fp)
  80a9f0:	10800808 	cmpgei	r2,r2,32
  80a9f4:	1000271e 	bne	r2,zero,80aa94 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80a9f8:	0005303a 	rdctl	r2,status
  80a9fc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80aa00:	e0fffa17 	ldw	r3,-24(fp)
  80aa04:	00bfff84 	movi	r2,-2
  80aa08:	1884703a 	and	r2,r3,r2
  80aa0c:	1001703a 	wrctl	status,r2
  
  return context;
  80aa10:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  80aa14:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
  80aa18:	00c02074 	movhi	r3,129
  80aa1c:	18ce1204 	addi	r3,r3,14408
  80aa20:	e0bff817 	ldw	r2,-32(fp)
  80aa24:	100490fa 	slli	r2,r2,3
  80aa28:	1885883a 	add	r2,r3,r2
  80aa2c:	e0fffe17 	ldw	r3,-8(fp)
  80aa30:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
  80aa34:	00c02074 	movhi	r3,129
  80aa38:	18ce1204 	addi	r3,r3,14408
  80aa3c:	e0bff817 	ldw	r2,-32(fp)
  80aa40:	100490fa 	slli	r2,r2,3
  80aa44:	1885883a 	add	r2,r3,r2
  80aa48:	10800104 	addi	r2,r2,4
  80aa4c:	e0ffff17 	ldw	r3,-4(fp)
  80aa50:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  80aa54:	e0bffe17 	ldw	r2,-8(fp)
  80aa58:	10000526 	beq	r2,zero,80aa70 <alt_iic_isr_register+0xb4>
  80aa5c:	e0bff817 	ldw	r2,-32(fp)
  80aa60:	e13ffc17 	ldw	r4,-16(fp)
  80aa64:	100b883a 	mov	r5,r2
  80aa68:	080a8340 	call	80a834 <alt_ic_irq_enable>
  80aa6c:	00000406 	br	80aa80 <alt_iic_isr_register+0xc4>
  80aa70:	e0bff817 	ldw	r2,-32(fp)
  80aa74:	e13ffc17 	ldw	r4,-16(fp)
  80aa78:	100b883a 	mov	r5,r2
  80aa7c:	080a8d00 	call	80a8d0 <alt_ic_irq_disable>
  80aa80:	e0bff715 	stw	r2,-36(fp)
  80aa84:	e0bff917 	ldw	r2,-28(fp)
  80aa88:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80aa8c:	e0bffb17 	ldw	r2,-20(fp)
  80aa90:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  80aa94:	e0bff717 	ldw	r2,-36(fp)
}
  80aa98:	e037883a 	mov	sp,fp
  80aa9c:	dfc00117 	ldw	ra,4(sp)
  80aaa0:	df000017 	ldw	fp,0(sp)
  80aaa4:	dec00204 	addi	sp,sp,8
  80aaa8:	f800283a 	ret

0080aaac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80aaac:	defffe04 	addi	sp,sp,-8
  80aab0:	dfc00115 	stw	ra,4(sp)
  80aab4:	df000015 	stw	fp,0(sp)
  80aab8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80aabc:	00802074 	movhi	r2,129
  80aac0:	108de104 	addi	r2,r2,14212
  80aac4:	10800017 	ldw	r2,0(r2)
  80aac8:	10000526 	beq	r2,zero,80aae0 <alt_get_errno+0x34>
  80aacc:	00802074 	movhi	r2,129
  80aad0:	108de104 	addi	r2,r2,14212
  80aad4:	10800017 	ldw	r2,0(r2)
  80aad8:	103ee83a 	callr	r2
  80aadc:	00000206 	br	80aae8 <alt_get_errno+0x3c>
  80aae0:	00802074 	movhi	r2,129
  80aae4:	108e0104 	addi	r2,r2,14340
}
  80aae8:	e037883a 	mov	sp,fp
  80aaec:	dfc00117 	ldw	ra,4(sp)
  80aaf0:	df000017 	ldw	fp,0(sp)
  80aaf4:	dec00204 	addi	sp,sp,8
  80aaf8:	f800283a 	ret

0080aafc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  80aafc:	deffed04 	addi	sp,sp,-76
  80ab00:	dfc01215 	stw	ra,72(sp)
  80ab04:	df001115 	stw	fp,68(sp)
  80ab08:	df001104 	addi	fp,sp,68
  80ab0c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80ab10:	e0bfff17 	ldw	r2,-4(fp)
  80ab14:	10000616 	blt	r2,zero,80ab30 <isatty+0x34>
  80ab18:	e0bfff17 	ldw	r2,-4(fp)
  80ab1c:	10c00324 	muli	r3,r2,12
  80ab20:	00802074 	movhi	r2,129
  80ab24:	1088f204 	addi	r2,r2,9160
  80ab28:	1885883a 	add	r2,r3,r2
  80ab2c:	00000106 	br	80ab34 <isatty+0x38>
  80ab30:	0005883a 	mov	r2,zero
  80ab34:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  80ab38:	e0bfef17 	ldw	r2,-68(fp)
  80ab3c:	10000e26 	beq	r2,zero,80ab78 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  80ab40:	e0bfef17 	ldw	r2,-68(fp)
  80ab44:	10800017 	ldw	r2,0(r2)
  80ab48:	10800817 	ldw	r2,32(r2)
  80ab4c:	1000021e 	bne	r2,zero,80ab58 <isatty+0x5c>
    {
      return 1;
  80ab50:	00800044 	movi	r2,1
  80ab54:	00000c06 	br	80ab88 <isatty+0x8c>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  80ab58:	e0bff004 	addi	r2,fp,-64
  80ab5c:	e13fff17 	ldw	r4,-4(fp)
  80ab60:	100b883a 	mov	r5,r2
  80ab64:	080a7380 	call	80a738 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  80ab68:	e0bff117 	ldw	r2,-60(fp)
  80ab6c:	10880020 	cmpeqi	r2,r2,8192
  80ab70:	10803fcc 	andi	r2,r2,255
  80ab74:	00000406 	br	80ab88 <isatty+0x8c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  80ab78:	080aaac0 	call	80aaac <alt_get_errno>
  80ab7c:	00c01444 	movi	r3,81
  80ab80:	10c00015 	stw	r3,0(r2)
    return 0;
  80ab84:	0005883a 	mov	r2,zero
  }
}
  80ab88:	e037883a 	mov	sp,fp
  80ab8c:	dfc00117 	ldw	ra,4(sp)
  80ab90:	df000017 	ldw	fp,0(sp)
  80ab94:	dec00204 	addi	sp,sp,8
  80ab98:	f800283a 	ret

0080ab9c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80ab9c:	defffe04 	addi	sp,sp,-8
  80aba0:	dfc00115 	stw	ra,4(sp)
  80aba4:	df000015 	stw	fp,0(sp)
  80aba8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80abac:	00802074 	movhi	r2,129
  80abb0:	108de104 	addi	r2,r2,14212
  80abb4:	10800017 	ldw	r2,0(r2)
  80abb8:	10000526 	beq	r2,zero,80abd0 <alt_get_errno+0x34>
  80abbc:	00802074 	movhi	r2,129
  80abc0:	108de104 	addi	r2,r2,14212
  80abc4:	10800017 	ldw	r2,0(r2)
  80abc8:	103ee83a 	callr	r2
  80abcc:	00000206 	br	80abd8 <alt_get_errno+0x3c>
  80abd0:	00802074 	movhi	r2,129
  80abd4:	108e0104 	addi	r2,r2,14340
}
  80abd8:	e037883a 	mov	sp,fp
  80abdc:	dfc00117 	ldw	ra,4(sp)
  80abe0:	df000017 	ldw	fp,0(sp)
  80abe4:	dec00204 	addi	sp,sp,8
  80abe8:	f800283a 	ret

0080abec <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  80abec:	defff904 	addi	sp,sp,-28
  80abf0:	dfc00615 	stw	ra,24(sp)
  80abf4:	df000515 	stw	fp,20(sp)
  80abf8:	df000504 	addi	fp,sp,20
  80abfc:	e13ffd15 	stw	r4,-12(fp)
  80ac00:	e17ffe15 	stw	r5,-8(fp)
  80ac04:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  80ac08:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80ac0c:	e0bffd17 	ldw	r2,-12(fp)
  80ac10:	10000616 	blt	r2,zero,80ac2c <lseek+0x40>
  80ac14:	e0bffd17 	ldw	r2,-12(fp)
  80ac18:	10c00324 	muli	r3,r2,12
  80ac1c:	00802074 	movhi	r2,129
  80ac20:	1088f204 	addi	r2,r2,9160
  80ac24:	1885883a 	add	r2,r3,r2
  80ac28:	00000106 	br	80ac30 <lseek+0x44>
  80ac2c:	0005883a 	mov	r2,zero
  80ac30:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  80ac34:	e0bffc17 	ldw	r2,-16(fp)
  80ac38:	10001026 	beq	r2,zero,80ac7c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  80ac3c:	e0bffc17 	ldw	r2,-16(fp)
  80ac40:	10800017 	ldw	r2,0(r2)
  80ac44:	10800717 	ldw	r2,28(r2)
  80ac48:	10000926 	beq	r2,zero,80ac70 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  80ac4c:	e0bffc17 	ldw	r2,-16(fp)
  80ac50:	10800017 	ldw	r2,0(r2)
  80ac54:	10800717 	ldw	r2,28(r2)
  80ac58:	e13ffc17 	ldw	r4,-16(fp)
  80ac5c:	e17ffe17 	ldw	r5,-8(fp)
  80ac60:	e1bfff17 	ldw	r6,-4(fp)
  80ac64:	103ee83a 	callr	r2
  80ac68:	e0bffb15 	stw	r2,-20(fp)
  80ac6c:	00000506 	br	80ac84 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  80ac70:	00bfde84 	movi	r2,-134
  80ac74:	e0bffb15 	stw	r2,-20(fp)
  80ac78:	00000206 	br	80ac84 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  80ac7c:	00bfebc4 	movi	r2,-81
  80ac80:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  80ac84:	e0bffb17 	ldw	r2,-20(fp)
  80ac88:	1000060e 	bge	r2,zero,80aca4 <lseek+0xb8>
  {
    ALT_ERRNO = -rc;
  80ac8c:	080ab9c0 	call	80ab9c <alt_get_errno>
  80ac90:	e0fffb17 	ldw	r3,-20(fp)
  80ac94:	00c7c83a 	sub	r3,zero,r3
  80ac98:	10c00015 	stw	r3,0(r2)
    rc = -1;
  80ac9c:	00bfffc4 	movi	r2,-1
  80aca0:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  80aca4:	e0bffb17 	ldw	r2,-20(fp)
}
  80aca8:	e037883a 	mov	sp,fp
  80acac:	dfc00117 	ldw	ra,4(sp)
  80acb0:	df000017 	ldw	fp,0(sp)
  80acb4:	dec00204 	addi	sp,sp,8
  80acb8:	f800283a 	ret

0080acbc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  80acbc:	defffd04 	addi	sp,sp,-12
  80acc0:	dfc00215 	stw	ra,8(sp)
  80acc4:	df000115 	stw	fp,4(sp)
  80acc8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  80accc:	0009883a 	mov	r4,zero
  80acd0:	080b1580 	call	80b158 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  80acd4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  80acd8:	080b18c0 	call	80b18c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  80acdc:	01002074 	movhi	r4,129
  80ace0:	213d7404 	addi	r4,r4,-2608
  80ace4:	01402074 	movhi	r5,129
  80ace8:	297d7404 	addi	r5,r5,-2608
  80acec:	01802074 	movhi	r6,129
  80acf0:	31bd7404 	addi	r6,r6,-2608
  80acf4:	080e6a80 	call	80e6a8 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  80acf8:	d1202c17 	ldw	r4,-32592(gp)
  80acfc:	d0e02d17 	ldw	r3,-32588(gp)
  80ad00:	d0a02e17 	ldw	r2,-32584(gp)
  80ad04:	180b883a 	mov	r5,r3
  80ad08:	100d883a 	mov	r6,r2
  80ad0c:	08002000 	call	800200 <main>
  80ad10:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  80ad14:	01000044 	movi	r4,1
  80ad18:	080a5f40 	call	80a5f4 <close>
  exit (result);
  80ad1c:	e13fff17 	ldw	r4,-4(fp)
  80ad20:	080efac0 	call	80efac <exit>

0080ad24 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  80ad24:	defffe04 	addi	sp,sp,-8
  80ad28:	df000115 	stw	fp,4(sp)
  80ad2c:	df000104 	addi	fp,sp,4
  80ad30:	e13fff15 	stw	r4,-4(fp)
}
  80ad34:	e037883a 	mov	sp,fp
  80ad38:	df000017 	ldw	fp,0(sp)
  80ad3c:	dec00104 	addi	sp,sp,4
  80ad40:	f800283a 	ret

0080ad44 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  80ad44:	defffe04 	addi	sp,sp,-8
  80ad48:	df000115 	stw	fp,4(sp)
  80ad4c:	df000104 	addi	fp,sp,4
  80ad50:	e13fff15 	stw	r4,-4(fp)
}
  80ad54:	e037883a 	mov	sp,fp
  80ad58:	df000017 	ldw	fp,0(sp)
  80ad5c:	dec00104 	addi	sp,sp,4
  80ad60:	f800283a 	ret

0080ad64 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80ad64:	defffe04 	addi	sp,sp,-8
  80ad68:	dfc00115 	stw	ra,4(sp)
  80ad6c:	df000015 	stw	fp,0(sp)
  80ad70:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80ad74:	00802074 	movhi	r2,129
  80ad78:	108de104 	addi	r2,r2,14212
  80ad7c:	10800017 	ldw	r2,0(r2)
  80ad80:	10000526 	beq	r2,zero,80ad98 <alt_get_errno+0x34>
  80ad84:	00802074 	movhi	r2,129
  80ad88:	108de104 	addi	r2,r2,14212
  80ad8c:	10800017 	ldw	r2,0(r2)
  80ad90:	103ee83a 	callr	r2
  80ad94:	00000206 	br	80ada0 <alt_get_errno+0x3c>
  80ad98:	00802074 	movhi	r2,129
  80ad9c:	108e0104 	addi	r2,r2,14340
}
  80ada0:	e037883a 	mov	sp,fp
  80ada4:	dfc00117 	ldw	ra,4(sp)
  80ada8:	df000017 	ldw	fp,0(sp)
  80adac:	dec00204 	addi	sp,sp,8
  80adb0:	f800283a 	ret

0080adb4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  80adb4:	defff904 	addi	sp,sp,-28
  80adb8:	dfc00615 	stw	ra,24(sp)
  80adbc:	df000515 	stw	fp,20(sp)
  80adc0:	df000504 	addi	fp,sp,20
  80adc4:	e13ffd15 	stw	r4,-12(fp)
  80adc8:	e17ffe15 	stw	r5,-8(fp)
  80adcc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80add0:	e0bffd17 	ldw	r2,-12(fp)
  80add4:	10000616 	blt	r2,zero,80adf0 <read+0x3c>
  80add8:	e0bffd17 	ldw	r2,-12(fp)
  80addc:	10c00324 	muli	r3,r2,12
  80ade0:	00802074 	movhi	r2,129
  80ade4:	1088f204 	addi	r2,r2,9160
  80ade8:	1885883a 	add	r2,r3,r2
  80adec:	00000106 	br	80adf4 <read+0x40>
  80adf0:	0005883a 	mov	r2,zero
  80adf4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  80adf8:	e0bffb17 	ldw	r2,-20(fp)
  80adfc:	10002026 	beq	r2,zero,80ae80 <read+0xcc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  80ae00:	e0bffb17 	ldw	r2,-20(fp)
  80ae04:	10800217 	ldw	r2,8(r2)
  80ae08:	108000cc 	andi	r2,r2,3
  80ae0c:	10800060 	cmpeqi	r2,r2,1
  80ae10:	1000171e 	bne	r2,zero,80ae70 <read+0xbc>
        (fd->dev->read))
  80ae14:	e0bffb17 	ldw	r2,-20(fp)
  80ae18:	10800017 	ldw	r2,0(r2)
  80ae1c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  80ae20:	10001326 	beq	r2,zero,80ae70 <read+0xbc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  80ae24:	e0bffb17 	ldw	r2,-20(fp)
  80ae28:	10800017 	ldw	r2,0(r2)
  80ae2c:	10c00517 	ldw	r3,20(r2)
  80ae30:	e0bfff17 	ldw	r2,-4(fp)
  80ae34:	e13ffb17 	ldw	r4,-20(fp)
  80ae38:	e17ffe17 	ldw	r5,-8(fp)
  80ae3c:	100d883a 	mov	r6,r2
  80ae40:	183ee83a 	callr	r3
  80ae44:	e0bffc15 	stw	r2,-16(fp)
  80ae48:	e0bffc17 	ldw	r2,-16(fp)
  80ae4c:	1000060e 	bge	r2,zero,80ae68 <read+0xb4>
        {
          ALT_ERRNO = -rval;
  80ae50:	080ad640 	call	80ad64 <alt_get_errno>
  80ae54:	e0fffc17 	ldw	r3,-16(fp)
  80ae58:	00c7c83a 	sub	r3,zero,r3
  80ae5c:	10c00015 	stw	r3,0(r2)
          return -1;
  80ae60:	00bfffc4 	movi	r2,-1
  80ae64:	00000a06 	br	80ae90 <read+0xdc>
        }
        return rval;
  80ae68:	e0bffc17 	ldw	r2,-16(fp)
  80ae6c:	00000806 	br	80ae90 <read+0xdc>
      }
      else
      {
        ALT_ERRNO = EACCES;
  80ae70:	080ad640 	call	80ad64 <alt_get_errno>
  80ae74:	00c00344 	movi	r3,13
  80ae78:	10c00015 	stw	r3,0(r2)
  80ae7c:	00000306 	br	80ae8c <read+0xd8>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  80ae80:	080ad640 	call	80ad64 <alt_get_errno>
  80ae84:	00c01444 	movi	r3,81
  80ae88:	10c00015 	stw	r3,0(r2)
  }
  return -1;
  80ae8c:	00bfffc4 	movi	r2,-1
}
  80ae90:	e037883a 	mov	sp,fp
  80ae94:	dfc00117 	ldw	ra,4(sp)
  80ae98:	df000017 	ldw	fp,0(sp)
  80ae9c:	dec00204 	addi	sp,sp,8
  80aea0:	f800283a 	ret

0080aea4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  80aea4:	defffe04 	addi	sp,sp,-8
  80aea8:	df000115 	stw	fp,4(sp)
  80aeac:	df000104 	addi	fp,sp,4
  80aeb0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  80aeb4:	e0bfff17 	ldw	r2,-4(fp)
  80aeb8:	108000d0 	cmplti	r2,r2,3
  80aebc:	10000d1e 	bne	r2,zero,80aef4 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  80aec0:	00c02074 	movhi	r3,129
  80aec4:	18c8f204 	addi	r3,r3,9160
  80aec8:	e0bfff17 	ldw	r2,-4(fp)
  80aecc:	10800324 	muli	r2,r2,12
  80aed0:	1885883a 	add	r2,r3,r2
  80aed4:	10800204 	addi	r2,r2,8
  80aed8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  80aedc:	00c02074 	movhi	r3,129
  80aee0:	18c8f204 	addi	r3,r3,9160
  80aee4:	e0bfff17 	ldw	r2,-4(fp)
  80aee8:	10800324 	muli	r2,r2,12
  80aeec:	1885883a 	add	r2,r3,r2
  80aef0:	10000015 	stw	zero,0(r2)
  }
}
  80aef4:	e037883a 	mov	sp,fp
  80aef8:	df000017 	ldw	fp,0(sp)
  80aefc:	dec00104 	addi	sp,sp,4
  80af00:	f800283a 	ret

0080af04 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  80af04:	defff904 	addi	sp,sp,-28
  80af08:	df000615 	stw	fp,24(sp)
  80af0c:	df000604 	addi	fp,sp,24
  80af10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80af14:	0005303a 	rdctl	r2,status
  80af18:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80af1c:	e0fffc17 	ldw	r3,-16(fp)
  80af20:	00bfff84 	movi	r2,-2
  80af24:	1884703a 	and	r2,r3,r2
  80af28:	1001703a 	wrctl	status,r2
  
  return context;
  80af2c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  80af30:	e0bffa15 	stw	r2,-24(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  80af34:	d0a00c17 	ldw	r2,-32720(gp)
  80af38:	10c000c4 	addi	r3,r2,3
  80af3c:	00bfff04 	movi	r2,-4
  80af40:	1884703a 	and	r2,r3,r2
  80af44:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  80af48:	d0e00c17 	ldw	r3,-32720(gp)
  80af4c:	e0bfff17 	ldw	r2,-4(fp)
  80af50:	1885883a 	add	r2,r3,r2
  80af54:	00c04034 	movhi	r3,256
  80af58:	18c00004 	addi	r3,r3,0
  80af5c:	1880062e 	bgeu	r3,r2,80af78 <sbrk+0x74>
  80af60:	e0bffa17 	ldw	r2,-24(fp)
  80af64:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80af68:	e0bffd17 	ldw	r2,-12(fp)
  80af6c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  80af70:	00bfffc4 	movi	r2,-1
  80af74:	00000b06 	br	80afa4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  80af78:	d0a00c17 	ldw	r2,-32720(gp)
  80af7c:	e0bffb15 	stw	r2,-20(fp)
  heap_end += incr; 
  80af80:	d0e00c17 	ldw	r3,-32720(gp)
  80af84:	e0bfff17 	ldw	r2,-4(fp)
  80af88:	1885883a 	add	r2,r3,r2
  80af8c:	d0a00c15 	stw	r2,-32720(gp)
  80af90:	e0bffa17 	ldw	r2,-24(fp)
  80af94:	e0bffe15 	stw	r2,-8(fp)
  80af98:	e0bffe17 	ldw	r2,-8(fp)
  80af9c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  80afa0:	e0bffb17 	ldw	r2,-20(fp)
} 
  80afa4:	e037883a 	mov	sp,fp
  80afa8:	df000017 	ldw	fp,0(sp)
  80afac:	dec00104 	addi	sp,sp,4
  80afb0:	f800283a 	ret

0080afb4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  80afb4:	defffd04 	addi	sp,sp,-12
  80afb8:	dfc00215 	stw	ra,8(sp)
  80afbc:	df000115 	stw	fp,4(sp)
  80afc0:	df000104 	addi	fp,sp,4
  80afc4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  80afc8:	e13fff17 	ldw	r4,-4(fp)
  80afcc:	080e2940 	call	80e294 <alt_busy_sleep>
}
  80afd0:	e037883a 	mov	sp,fp
  80afd4:	dfc00117 	ldw	ra,4(sp)
  80afd8:	df000017 	ldw	fp,0(sp)
  80afdc:	dec00204 	addi	sp,sp,8
  80afe0:	f800283a 	ret

0080afe4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80afe4:	defffe04 	addi	sp,sp,-8
  80afe8:	dfc00115 	stw	ra,4(sp)
  80afec:	df000015 	stw	fp,0(sp)
  80aff0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80aff4:	00802074 	movhi	r2,129
  80aff8:	108de104 	addi	r2,r2,14212
  80affc:	10800017 	ldw	r2,0(r2)
  80b000:	10000526 	beq	r2,zero,80b018 <alt_get_errno+0x34>
  80b004:	00802074 	movhi	r2,129
  80b008:	108de104 	addi	r2,r2,14212
  80b00c:	10800017 	ldw	r2,0(r2)
  80b010:	103ee83a 	callr	r2
  80b014:	00000206 	br	80b020 <alt_get_errno+0x3c>
  80b018:	00802074 	movhi	r2,129
  80b01c:	108e0104 	addi	r2,r2,14340
}
  80b020:	e037883a 	mov	sp,fp
  80b024:	dfc00117 	ldw	ra,4(sp)
  80b028:	df000017 	ldw	fp,0(sp)
  80b02c:	dec00204 	addi	sp,sp,8
  80b030:	f800283a 	ret

0080b034 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  80b034:	defff904 	addi	sp,sp,-28
  80b038:	dfc00615 	stw	ra,24(sp)
  80b03c:	df000515 	stw	fp,20(sp)
  80b040:	df000504 	addi	fp,sp,20
  80b044:	e13ffd15 	stw	r4,-12(fp)
  80b048:	e17ffe15 	stw	r5,-8(fp)
  80b04c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  80b050:	e0bffd17 	ldw	r2,-12(fp)
  80b054:	10000616 	blt	r2,zero,80b070 <write+0x3c>
  80b058:	e0bffd17 	ldw	r2,-12(fp)
  80b05c:	10c00324 	muli	r3,r2,12
  80b060:	00802074 	movhi	r2,129
  80b064:	1088f204 	addi	r2,r2,9160
  80b068:	1885883a 	add	r2,r3,r2
  80b06c:	00000106 	br	80b074 <write+0x40>
  80b070:	0005883a 	mov	r2,zero
  80b074:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  80b078:	e0bffb17 	ldw	r2,-20(fp)
  80b07c:	10001f26 	beq	r2,zero,80b0fc <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  80b080:	e0bffb17 	ldw	r2,-20(fp)
  80b084:	10800217 	ldw	r2,8(r2)
  80b088:	108000cc 	andi	r2,r2,3
  80b08c:	10001726 	beq	r2,zero,80b0ec <write+0xb8>
  80b090:	e0bffb17 	ldw	r2,-20(fp)
  80b094:	10800017 	ldw	r2,0(r2)
  80b098:	10800617 	ldw	r2,24(r2)
  80b09c:	10001326 	beq	r2,zero,80b0ec <write+0xb8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  80b0a0:	e0bffb17 	ldw	r2,-20(fp)
  80b0a4:	10800017 	ldw	r2,0(r2)
  80b0a8:	10c00617 	ldw	r3,24(r2)
  80b0ac:	e0bfff17 	ldw	r2,-4(fp)
  80b0b0:	e13ffb17 	ldw	r4,-20(fp)
  80b0b4:	e17ffe17 	ldw	r5,-8(fp)
  80b0b8:	100d883a 	mov	r6,r2
  80b0bc:	183ee83a 	callr	r3
  80b0c0:	e0bffc15 	stw	r2,-16(fp)
  80b0c4:	e0bffc17 	ldw	r2,-16(fp)
  80b0c8:	1000060e 	bge	r2,zero,80b0e4 <write+0xb0>
      {
        ALT_ERRNO = -rval;
  80b0cc:	080afe40 	call	80afe4 <alt_get_errno>
  80b0d0:	e0fffc17 	ldw	r3,-16(fp)
  80b0d4:	00c7c83a 	sub	r3,zero,r3
  80b0d8:	10c00015 	stw	r3,0(r2)
        return -1;
  80b0dc:	00bfffc4 	movi	r2,-1
  80b0e0:	00000a06 	br	80b10c <write+0xd8>
      }
      return rval;
  80b0e4:	e0bffc17 	ldw	r2,-16(fp)
  80b0e8:	00000806 	br	80b10c <write+0xd8>
    }
    else
    {
      ALT_ERRNO = EACCES;
  80b0ec:	080afe40 	call	80afe4 <alt_get_errno>
  80b0f0:	00c00344 	movi	r3,13
  80b0f4:	10c00015 	stw	r3,0(r2)
  80b0f8:	00000306 	br	80b108 <write+0xd4>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  80b0fc:	080afe40 	call	80afe4 <alt_get_errno>
  80b100:	00c01444 	movi	r3,81
  80b104:	10c00015 	stw	r3,0(r2)
  }
  return -1;
  80b108:	00bfffc4 	movi	r2,-1
}
  80b10c:	e037883a 	mov	sp,fp
  80b110:	dfc00117 	ldw	ra,4(sp)
  80b114:	df000017 	ldw	fp,0(sp)
  80b118:	dec00204 	addi	sp,sp,8
  80b11c:	f800283a 	ret

0080b120 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  80b120:	defffd04 	addi	sp,sp,-12
  80b124:	dfc00215 	stw	ra,8(sp)
  80b128:	df000115 	stw	fp,4(sp)
  80b12c:	df000104 	addi	fp,sp,4
  80b130:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  80b134:	e13fff17 	ldw	r4,-4(fp)
  80b138:	01402074 	movhi	r5,129
  80b13c:	294dde04 	addi	r5,r5,14200
  80b140:	080e40c0 	call	80e40c <alt_dev_llist_insert>
}
  80b144:	e037883a 	mov	sp,fp
  80b148:	dfc00117 	ldw	ra,4(sp)
  80b14c:	df000017 	ldw	fp,0(sp)
  80b150:	dec00204 	addi	sp,sp,8
  80b154:	f800283a 	ret

0080b158 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  80b158:	defffd04 	addi	sp,sp,-12
  80b15c:	dfc00215 	stw	ra,8(sp)
  80b160:	df000115 	stw	fp,4(sp)
  80b164:	df000104 	addi	fp,sp,4
  80b168:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
  80b16c:	080eb2c0 	call	80eb2c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  80b170:	00800044 	movi	r2,1
  80b174:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  80b178:	e037883a 	mov	sp,fp
  80b17c:	dfc00117 	ldw	ra,4(sp)
  80b180:	df000017 	ldw	fp,0(sp)
  80b184:	dec00204 	addi	sp,sp,8
  80b188:	f800283a 	ret

0080b18c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  80b18c:	defffe04 	addi	sp,sp,-8
  80b190:	dfc00115 	stw	ra,4(sp)
  80b194:	df000015 	stw	fp,0(sp)
  80b198:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
  80b19c:	01040804 	movi	r4,4128
  80b1a0:	000b883a 	mov	r5,zero
  80b1a4:	01800084 	movi	r6,2
  80b1a8:	01c00c84 	movi	r7,50
  80b1ac:	080cb7c0 	call	80cb7c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
  80b1b0:	01002074 	movhi	r4,129
  80b1b4:	21095204 	addi	r4,r4,9544
  80b1b8:	080b25c0 	call	80b25c <alt_epcs_flash_init>
    ALTERA_AVALON_FIFO_INIT ( FIFO_DATA_IN, fifo_data_in);
  80b1bc:	0001883a 	nop
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, jtag);
  80b1c0:	01002074 	movhi	r4,129
  80b1c4:	21098e04 	addi	r4,r4,9784
  80b1c8:	000b883a 	mov	r5,zero
  80b1cc:	01800044 	movi	r6,1
  80b1d0:	080c2080 	call	80c208 <altera_avalon_jtag_uart_init>
  80b1d4:	01002074 	movhi	r4,129
  80b1d8:	21098404 	addi	r4,r4,9744
  80b1dc:	080b1200 	call	80b120 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
  80b1e0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232, rs232);
  80b1e4:	01002074 	movhi	r4,129
  80b1e8:	210da604 	addi	r4,r4,13976
  80b1ec:	000b883a 	mov	r5,zero
  80b1f0:	018000c4 	movi	r6,3
  80b1f4:	080cd140 	call	80cd14 <altera_avalon_uart_init>
  80b1f8:	01002074 	movhi	r4,129
  80b1fc:	210d9c04 	addi	r4,r4,13936
  80b200:	080b1200 	call	80b120 <alt_dev_reg>
    ALTERA_HOSTFS_INIT ( ALTERA_HOSTFS, altera_hostfs);
  80b204:	01002074 	movhi	r4,129
  80b208:	210dcd04 	addi	r4,r4,14132
  80b20c:	080e5640 	call	80e564 <alt_fs_reg>
}
  80b210:	e037883a 	mov	sp,fp
  80b214:	dfc00117 	ldw	ra,4(sp)
  80b218:	df000017 	ldw	fp,0(sp)
  80b21c:	dec00204 	addi	sp,sp,8
  80b220:	f800283a 	ret

0080b224 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  80b224:	defffd04 	addi	sp,sp,-12
  80b228:	dfc00215 	stw	ra,8(sp)
  80b22c:	df000115 	stw	fp,4(sp)
  80b230:	df000104 	addi	fp,sp,4
  80b234:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  80b238:	e13fff17 	ldw	r4,-4(fp)
  80b23c:	01402074 	movhi	r5,129
  80b240:	294df604 	addi	r5,r5,14296
  80b244:	080e40c0 	call	80e40c <alt_dev_llist_insert>
}
  80b248:	e037883a 	mov	sp,fp
  80b24c:	dfc00117 	ldw	ra,4(sp)
  80b250:	df000017 	ldw	fp,0(sp)
  80b254:	dec00204 	addi	sp,sp,8
  80b258:	f800283a 	ret

0080b25c <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
  80b25c:	defffc04 	addi	sp,sp,-16
  80b260:	dfc00315 	stw	ra,12(sp)
  80b264:	df000215 	stw	fp,8(sp)
  80b268:	df000204 	addi	fp,sp,8
  80b26c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  80b270:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
  80b274:	e13fff17 	ldw	r4,-4(fp)
  80b278:	080b2b00 	call	80b2b0 <alt_epcs_flash_query>
  80b27c:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
  80b280:	e0bffe17 	ldw	r2,-8(fp)
  80b284:	1000041e 	bne	r2,zero,80b298 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
  80b288:	e0bfff17 	ldw	r2,-4(fp)
  80b28c:	1009883a 	mov	r4,r2
  80b290:	080b2240 	call	80b224 <alt_flash_device_register>
  80b294:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
  80b298:	e0bffe17 	ldw	r2,-8(fp)
}
  80b29c:	e037883a 	mov	sp,fp
  80b2a0:	dfc00117 	ldw	ra,4(sp)
  80b2a4:	df000017 	ldw	fp,0(sp)
  80b2a8:	dec00204 	addi	sp,sp,8
  80b2ac:	f800283a 	ret

0080b2b0 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
  80b2b0:	defffc04 	addi	sp,sp,-16
  80b2b4:	dfc00315 	stw	ra,12(sp)
  80b2b8:	df000215 	stw	fp,8(sp)
  80b2bc:	df000204 	addi	fp,sp,8
  80b2c0:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  80b2c4:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  80b2c8:	e0bfff17 	ldw	r2,-4(fp)
  80b2cc:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
    epcs_read_electronic_signature(flash->register_base);
  80b2d0:	e0bfff17 	ldw	r2,-4(fp)
  80b2d4:	10802d17 	ldw	r2,180(r2)
  80b2d8:	1009883a 	mov	r4,r2
  80b2dc:	080dfbc0 	call	80dfbc <epcs_read_electronic_signature>
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
  80b2e0:	10c03fcc 	andi	r3,r2,255
  80b2e4:	e0bfff17 	ldw	r2,-4(fp)
  80b2e8:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
  80b2ec:	e0bfff17 	ldw	r2,-4(fp)
  80b2f0:	10802f17 	ldw	r2,188(r2)
  80b2f4:	10800598 	cmpnei	r2,r2,22
  80b2f8:	10000a1e 	bne	r2,zero,80b324 <alt_epcs_flash_query+0x74>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
  80b2fc:	e0bfff17 	ldw	r2,-4(fp)
  80b300:	00c02034 	movhi	r3,128
  80b304:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 128;
  80b308:	e0bfff17 	ldw	r2,-4(fp)
  80b30c:	00c02004 	movi	r3,128
  80b310:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
  80b314:	e0bfff17 	ldw	r2,-4(fp)
  80b318:	00c00074 	movhi	r3,1
  80b31c:	10c01015 	stw	r3,64(r2)
  80b320:	00007306 	br	80b4f0 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
  80b324:	e0bfff17 	ldw	r2,-4(fp)
  80b328:	10802f17 	ldw	r2,188(r2)
  80b32c:	10800518 	cmpnei	r2,r2,20
  80b330:	10000a1e 	bne	r2,zero,80b35c <alt_epcs_flash_query+0xac>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
  80b334:	e0bfff17 	ldw	r2,-4(fp)
  80b338:	00c00834 	movhi	r3,32
  80b33c:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 32;
  80b340:	e0bfff17 	ldw	r2,-4(fp)
  80b344:	00c00804 	movi	r3,32
  80b348:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
  80b34c:	e0bfff17 	ldw	r2,-4(fp)
  80b350:	00c00074 	movhi	r3,1
  80b354:	10c01015 	stw	r3,64(r2)
  80b358:	00006506 	br	80b4f0 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
  80b35c:	e0bfff17 	ldw	r2,-4(fp)
  80b360:	10802f17 	ldw	r2,188(r2)
  80b364:	108004d8 	cmpnei	r2,r2,19
  80b368:	10000a1e 	bne	r2,zero,80b394 <alt_epcs_flash_query+0xe4>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
  80b36c:	e0bfff17 	ldw	r2,-4(fp)
  80b370:	00c00434 	movhi	r3,16
  80b374:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 16;
  80b378:	e0bfff17 	ldw	r2,-4(fp)
  80b37c:	00c00404 	movi	r3,16
  80b380:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
  80b384:	e0bfff17 	ldw	r2,-4(fp)
  80b388:	00c00074 	movhi	r3,1
  80b38c:	10c01015 	stw	r3,64(r2)
  80b390:	00005706 	br	80b4f0 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
  80b394:	e0bfff17 	ldw	r2,-4(fp)
  80b398:	10802f17 	ldw	r2,188(r2)
  80b39c:	10800498 	cmpnei	r2,r2,18
  80b3a0:	10000a1e 	bne	r2,zero,80b3cc <alt_epcs_flash_query+0x11c>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
  80b3a4:	e0bfff17 	ldw	r2,-4(fp)
  80b3a8:	00c00234 	movhi	r3,8
  80b3ac:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 8;
  80b3b0:	e0bfff17 	ldw	r2,-4(fp)
  80b3b4:	00c00204 	movi	r3,8
  80b3b8:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
  80b3bc:	e0bfff17 	ldw	r2,-4(fp)
  80b3c0:	00c00074 	movhi	r3,1
  80b3c4:	10c01015 	stw	r3,64(r2)
  80b3c8:	00004906 	br	80b4f0 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
  80b3cc:	e0bfff17 	ldw	r2,-4(fp)
  80b3d0:	10802f17 	ldw	r2,188(r2)
  80b3d4:	10800418 	cmpnei	r2,r2,16
  80b3d8:	10000a1e 	bne	r2,zero,80b404 <alt_epcs_flash_query+0x154>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
  80b3dc:	e0bfff17 	ldw	r2,-4(fp)
  80b3e0:	00c000b4 	movhi	r3,2
  80b3e4:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 4;
  80b3e8:	e0bfff17 	ldw	r2,-4(fp)
  80b3ec:	00c00104 	movi	r3,4
  80b3f0:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 32768;
  80b3f4:	e0bfff17 	ldw	r2,-4(fp)
  80b3f8:	00e00014 	movui	r3,32768
  80b3fc:	10c01015 	stw	r3,64(r2)
  80b400:	00003b06 	br	80b4f0 <alt_epcs_flash_query+0x240>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
  80b404:	e0bfff17 	ldw	r2,-4(fp)
  80b408:	10802d17 	ldw	r2,180(r2)
  80b40c:	1009883a 	mov	r4,r2
  80b410:	080e0240 	call	80e024 <epcs_read_device_id>
  80b414:	e0ffff17 	ldw	r3,-4(fp)
  80b418:	18802f15 	stw	r2,188(r3)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
  80b41c:	e0bfff17 	ldw	r2,-4(fp)
  80b420:	10c02f17 	ldw	r3,188(r2)
  80b424:	00804034 	movhi	r2,256
  80b428:	10bfffc4 	addi	r2,r2,-1
  80b42c:	1886703a 	and	r3,r3,r2
  80b430:	00800874 	movhi	r2,33
  80b434:	10ae8604 	addi	r2,r2,-17896
  80b438:	18800a1e 	bne	r3,r2,80b464 <alt_epcs_flash_query+0x1b4>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  80b43c:	e0bfff17 	ldw	r2,-4(fp)
  80b440:	00c04034 	movhi	r3,256
  80b444:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
  80b448:	e0bfff17 	ldw	r2,-4(fp)
  80b44c:	00c04004 	movi	r3,256
  80b450:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  80b454:	e0bfff17 	ldw	r2,-4(fp)
  80b458:	00c00074 	movhi	r3,1
  80b45c:	10c01015 	stw	r3,64(r2)
  80b460:	00002306 	br	80b4f0 <alt_epcs_flash_query+0x240>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
  80b464:	e0bfff17 	ldw	r2,-4(fp)
  80b468:	10802f17 	ldw	r2,188(r2)
  80b46c:	10803fcc 	andi	r2,r2,255
  80b470:	10800618 	cmpnei	r2,r2,24
  80b474:	10000a1e 	bne	r2,zero,80b4a0 <alt_epcs_flash_query+0x1f0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
  80b478:	e0bfff17 	ldw	r2,-4(fp)
  80b47c:	00c04034 	movhi	r3,256
  80b480:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64;
  80b484:	e0bfff17 	ldw	r2,-4(fp)
  80b488:	00c01004 	movi	r3,64
  80b48c:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 262144;
  80b490:	e0bfff17 	ldw	r2,-4(fp)
  80b494:	00c00134 	movhi	r3,4
  80b498:	10c01015 	stw	r3,64(r2)
  80b49c:	00001406 	br	80b4f0 <alt_epcs_flash_query+0x240>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
  80b4a0:	e0bfff17 	ldw	r2,-4(fp)
  80b4a4:	10802f17 	ldw	r2,188(r2)
  80b4a8:	10803fcc 	andi	r2,r2,255
  80b4ac:	10800658 	cmpnei	r2,r2,25
  80b4b0:	10000d1e 	bne	r2,zero,80b4e8 <alt_epcs_flash_query+0x238>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
  80b4b4:	e0bfff17 	ldw	r2,-4(fp)
  80b4b8:	00c08034 	movhi	r3,512
  80b4bc:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
  80b4c0:	e0bfff17 	ldw	r2,-4(fp)
  80b4c4:	00c08004 	movi	r3,512
  80b4c8:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
  80b4cc:	e0bfff17 	ldw	r2,-4(fp)
  80b4d0:	00c00074 	movhi	r3,1
  80b4d4:	10c01015 	stw	r3,64(r2)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
  80b4d8:	e0bfff17 	ldw	r2,-4(fp)
  80b4dc:	00c00044 	movi	r3,1
  80b4e0:	10c03115 	stw	r3,196(r2)
  80b4e4:	00000206 	br	80b4f0 <alt_epcs_flash_query+0x240>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
  80b4e8:	00bffb44 	movi	r2,-19
  80b4ec:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
  80b4f0:	e0bfff17 	ldw	r2,-4(fp)
  80b4f4:	10800e17 	ldw	r2,56(r2)
  80b4f8:	1007883a 	mov	r3,r2
  80b4fc:	e0bfff17 	ldw	r2,-4(fp)
  80b500:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
  80b504:	e0bfff17 	ldw	r2,-4(fp)
  80b508:	00c00044 	movi	r3,1
  80b50c:	10c00c15 	stw	r3,48(r2)
  flash->dev.region_info[0].offset = 0;
  80b510:	e0bfff17 	ldw	r2,-4(fp)
  80b514:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
  80b518:	e0bfff17 	ldw	r2,-4(fp)
  80b51c:	00c04004 	movi	r3,256
  80b520:	10c03015 	stw	r3,192(r2)

  /* Consider clearing all BP bits here. */
  return ret_code;
  80b524:	e0bffe17 	ldw	r2,-8(fp)
}
  80b528:	e037883a 	mov	sp,fp
  80b52c:	dfc00117 	ldw	ra,4(sp)
  80b530:	df000017 	ldw	fp,0(sp)
  80b534:	dec00204 	addi	sp,sp,8
  80b538:	f800283a 	ret

0080b53c <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
  80b53c:	deffee04 	addi	sp,sp,-72
  80b540:	dfc01115 	stw	ra,68(sp)
  80b544:	df001015 	stw	fp,64(sp)
  80b548:	df001004 	addi	fp,sp,64
  80b54c:	e13ffc15 	stw	r4,-16(fp)
  80b550:	e17ffd15 	stw	r5,-12(fp)
  80b554:	e1bffe15 	stw	r6,-8(fp)
  80b558:	e1ffff15 	stw	r7,-4(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  80b55c:	00800804 	movi	r2,32
  80b560:	e0bff115 	stw	r2,-60(fp)
  int current_offset = 0;
  80b564:	e03ff015 	stw	zero,-64(fp)

  while (n > 0)
  80b568:	00002606 	br	80b604 <alt_epcs_flash_memcmp+0xc8>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
  80b56c:	e0bff117 	ldw	r2,-60(fp)
  80b570:	e0ffff17 	ldw	r3,-4(fp)
  80b574:	1880012e 	bgeu	r3,r2,80b57c <alt_epcs_flash_memcmp+0x40>
  80b578:	1805883a 	mov	r2,r3
  80b57c:	e0bff215 	stw	r2,-56(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
  80b580:	e0fffe17 	ldw	r3,-8(fp)
  80b584:	e0bff017 	ldw	r2,-64(fp)
  80b588:	1887883a 	add	r3,r3,r2
  80b58c:	e0bff404 	addi	r2,fp,-48
  80b590:	e13ffc17 	ldw	r4,-16(fp)
  80b594:	180b883a 	mov	r5,r3
  80b598:	100d883a 	mov	r6,r2
  80b59c:	e1fff217 	ldw	r7,-56(fp)
  80b5a0:	080bb1c0 	call	80bb1c <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
  80b5a4:	1000020e 	bge	r2,zero,80b5b0 <alt_epcs_flash_memcmp+0x74>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
  80b5a8:	00bfffc4 	movi	r2,-1
  80b5ac:	00001806 	br	80b610 <alt_epcs_flash_memcmp+0xd4>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
  80b5b0:	e0bff017 	ldw	r2,-64(fp)
  80b5b4:	e0fffd17 	ldw	r3,-12(fp)
  80b5b8:	1889883a 	add	r4,r3,r2
  80b5bc:	e0bff217 	ldw	r2,-56(fp)
  80b5c0:	e0fff404 	addi	r3,fp,-48
  80b5c4:	180b883a 	mov	r5,r3
  80b5c8:	100d883a 	mov	r6,r2
  80b5cc:	080efe40 	call	80efe4 <memcmp>
  80b5d0:	e0bff315 	stw	r2,-52(fp)
    if (this_chunk_cmp)
  80b5d4:	e0bff317 	ldw	r2,-52(fp)
  80b5d8:	10000226 	beq	r2,zero,80b5e4 <alt_epcs_flash_memcmp+0xa8>
    {
      return this_chunk_cmp;
  80b5dc:	e0bff317 	ldw	r2,-52(fp)
  80b5e0:	00000b06 	br	80b610 <alt_epcs_flash_memcmp+0xd4>
    }

    n -= this_chunk_size;
  80b5e4:	e0bff217 	ldw	r2,-56(fp)
  80b5e8:	e0ffff17 	ldw	r3,-4(fp)
  80b5ec:	1885c83a 	sub	r2,r3,r2
  80b5f0:	e0bfff15 	stw	r2,-4(fp)
    current_offset += this_chunk_size;
  80b5f4:	e0fff017 	ldw	r3,-64(fp)
  80b5f8:	e0bff217 	ldw	r2,-56(fp)
  80b5fc:	1885883a 	add	r2,r3,r2
  80b600:	e0bff015 	stw	r2,-64(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
  80b604:	e0bfff17 	ldw	r2,-4(fp)
  80b608:	103fd81e 	bne	r2,zero,80b56c <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
  80b60c:	0005883a 	mov	r2,zero
}
  80b610:	e037883a 	mov	sp,fp
  80b614:	dfc00117 	ldw	ra,4(sp)
  80b618:	df000017 	ldw	fp,0(sp)
  80b61c:	dec00204 	addi	sp,sp,8
  80b620:	f800283a 	ret

0080b624 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
  80b624:	defff404 	addi	sp,sp,-48
  80b628:	dfc00b15 	stw	ra,44(sp)
  80b62c:	df000a15 	stw	fp,40(sp)
  80b630:	df000a04 	addi	fp,sp,40
  80b634:	e13ffc15 	stw	r4,-16(fp)
  80b638:	e17ffd15 	stw	r5,-12(fp)
  80b63c:	e1bffe15 	stw	r6,-8(fp)
  80b640:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
  80b644:	e03ff715 	stw	zero,-36(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  80b648:	e03ff815 	stw	zero,-32(fp)
  80b64c:	00008306 	br	80b85c <alt_epcs_flash_write+0x238>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
  80b650:	e0fffc17 	ldw	r3,-16(fp)
  80b654:	e0bff817 	ldw	r2,-32(fp)
  80b658:	1004913a 	slli	r2,r2,4
  80b65c:	1885883a 	add	r2,r3,r2
  80b660:	10800d04 	addi	r2,r2,52
  80b664:	10800017 	ldw	r2,0(r2)
  80b668:	e0fffd17 	ldw	r3,-12(fp)
  80b66c:	18807816 	blt	r3,r2,80b850 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
  80b670:	e0fffc17 	ldw	r3,-16(fp)
  80b674:	e0bff817 	ldw	r2,-32(fp)
  80b678:	1004913a 	slli	r2,r2,4
  80b67c:	1885883a 	add	r2,r3,r2
  80b680:	10800d04 	addi	r2,r2,52
  80b684:	10c00017 	ldw	r3,0(r2)
      flash_info->region_info[i].region_size)))
  80b688:	e13ffc17 	ldw	r4,-16(fp)
  80b68c:	e0bff817 	ldw	r2,-32(fp)
  80b690:	1004913a 	slli	r2,r2,4
  80b694:	2085883a 	add	r2,r4,r2
  80b698:	10800e04 	addi	r2,r2,56
  80b69c:	10800017 	ldw	r2,0(r2)
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
      (offset < (flash_info->region_info[i].offset +
  80b6a0:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
  80b6a4:	e0fffd17 	ldw	r3,-12(fp)
  80b6a8:	1880690e 	bge	r3,r2,80b850 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
  80b6ac:	e0fffc17 	ldw	r3,-16(fp)
  80b6b0:	e0bff817 	ldw	r2,-32(fp)
  80b6b4:	1004913a 	slli	r2,r2,4
  80b6b8:	1885883a 	add	r2,r3,r2
  80b6bc:	10800d04 	addi	r2,r2,52
  80b6c0:	10800017 	ldw	r2,0(r2)
  80b6c4:	e0bffa15 	stw	r2,-24(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  80b6c8:	e03ff915 	stw	zero,-28(fp)
  80b6cc:	00005806 	br	80b830 <alt_epcs_flash_write+0x20c>
      {
        if ((offset >= current_offset ) &&
  80b6d0:	e0fffd17 	ldw	r3,-12(fp)
  80b6d4:	e0bffa17 	ldw	r2,-24(fp)
  80b6d8:	18804916 	blt	r3,r2,80b800 <alt_epcs_flash_write+0x1dc>
            (offset < (current_offset +
            flash_info->region_info[i].block_size)))
  80b6dc:	e0fffc17 	ldw	r3,-16(fp)
  80b6e0:	e0bff817 	ldw	r2,-32(fp)
  80b6e4:	10800104 	addi	r2,r2,4
  80b6e8:	1004913a 	slli	r2,r2,4
  80b6ec:	1885883a 	add	r2,r3,r2
  80b6f0:	10c00017 	ldw	r3,0(r2)
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
            (offset < (current_offset +
  80b6f4:	e0bffa17 	ldw	r2,-24(fp)
  80b6f8:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
  80b6fc:	e0fffd17 	ldw	r3,-12(fp)
  80b700:	18803f0e 	bge	r3,r2,80b800 <alt_epcs_flash_write+0x1dc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
  80b704:	e0fffc17 	ldw	r3,-16(fp)
  80b708:	e0bff817 	ldw	r2,-32(fp)
  80b70c:	10800104 	addi	r2,r2,4
  80b710:	1004913a 	slli	r2,r2,4
  80b714:	1885883a 	add	r2,r3,r2
  80b718:	10c00017 	ldw	r3,0(r2)
  80b71c:	e0bffa17 	ldw	r2,-24(fp)
  80b720:	1887883a 	add	r3,r3,r2
  80b724:	e0bffd17 	ldw	r2,-12(fp)
  80b728:	1885c83a 	sub	r2,r3,r2
  80b72c:	e0bffb15 	stw	r2,-20(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
  80b730:	e0fffb17 	ldw	r3,-20(fp)
  80b734:	e0bfff17 	ldw	r2,-4(fp)
  80b738:	1880010e 	bge	r3,r2,80b740 <alt_epcs_flash_write+0x11c>
  80b73c:	1805883a 	mov	r2,r3
  80b740:	e0bffb15 	stw	r2,-20(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
  80b744:	e0bffb17 	ldw	r2,-20(fp)
  80b748:	e13ffc17 	ldw	r4,-16(fp)
  80b74c:	e17ffe17 	ldw	r5,-8(fp)
  80b750:	e1bffd17 	ldw	r6,-12(fp)
  80b754:	100f883a 	mov	r7,r2
  80b758:	080b53c0 	call	80b53c <alt_epcs_flash_memcmp>
  80b75c:	10001226 	beq	r2,zero,80b7a8 <alt_epcs_flash_write+0x184>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
  80b760:	e0bffc17 	ldw	r2,-16(fp)
  80b764:	10800817 	ldw	r2,32(r2)
  80b768:	e13ffc17 	ldw	r4,-16(fp)
  80b76c:	e17ffa17 	ldw	r5,-24(fp)
  80b770:	103ee83a 	callr	r2
  80b774:	e0bff715 	stw	r2,-36(fp)

            if (!ret_code)
  80b778:	e0bff717 	ldw	r2,-36(fp)
  80b77c:	10000a1e 	bne	r2,zero,80b7a8 <alt_epcs_flash_write+0x184>
            {
              ret_code = (*flash_info->write_block)(
  80b780:	e0bffc17 	ldw	r2,-16(fp)
  80b784:	10800917 	ldw	r2,36(r2)
  80b788:	e0fffb17 	ldw	r3,-20(fp)
  80b78c:	d8c00015 	stw	r3,0(sp)
  80b790:	e13ffc17 	ldw	r4,-16(fp)
  80b794:	e17ffa17 	ldw	r5,-24(fp)
  80b798:	e1bffd17 	ldw	r6,-12(fp)
  80b79c:	e1fffe17 	ldw	r7,-8(fp)
  80b7a0:	103ee83a 	callr	r2
  80b7a4:	e0bff715 	stw	r2,-36(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
  80b7a8:	e0ffff17 	ldw	r3,-4(fp)
  80b7ac:	e0bffb17 	ldw	r2,-20(fp)
  80b7b0:	18802e26 	beq	r3,r2,80b86c <alt_epcs_flash_write+0x248>
  80b7b4:	e0bff717 	ldw	r2,-36(fp)
  80b7b8:	10002c1e 	bne	r2,zero,80b86c <alt_epcs_flash_write+0x248>
          {
            goto finished;
          }

          length -= data_to_write;
  80b7bc:	e0ffff17 	ldw	r3,-4(fp)
  80b7c0:	e0bffb17 	ldw	r2,-20(fp)
  80b7c4:	1885c83a 	sub	r2,r3,r2
  80b7c8:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
  80b7cc:	e0fffc17 	ldw	r3,-16(fp)
  80b7d0:	e0bff817 	ldw	r2,-32(fp)
  80b7d4:	10800104 	addi	r2,r2,4
  80b7d8:	1004913a 	slli	r2,r2,4
  80b7dc:	1885883a 	add	r2,r3,r2
  80b7e0:	10c00017 	ldw	r3,0(r2)
  80b7e4:	e0bffa17 	ldw	r2,-24(fp)
  80b7e8:	1885883a 	add	r2,r3,r2
  80b7ec:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  80b7f0:	e0bffb17 	ldw	r2,-20(fp)
  80b7f4:	e0fffe17 	ldw	r3,-8(fp)
  80b7f8:	1885883a 	add	r2,r3,r2
  80b7fc:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
  80b800:	e0fffc17 	ldw	r3,-16(fp)
  80b804:	e0bff817 	ldw	r2,-32(fp)
  80b808:	10800104 	addi	r2,r2,4
  80b80c:	1004913a 	slli	r2,r2,4
  80b810:	1885883a 	add	r2,r3,r2
  80b814:	10800017 	ldw	r2,0(r2)
  80b818:	e0fffa17 	ldw	r3,-24(fp)
  80b81c:	1885883a 	add	r2,r3,r2
  80b820:	e0bffa15 	stw	r2,-24(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
  80b824:	e0bff917 	ldw	r2,-28(fp)
  80b828:	10800044 	addi	r2,r2,1
  80b82c:	e0bff915 	stw	r2,-28(fp)
  80b830:	e0fffc17 	ldw	r3,-16(fp)
  80b834:	e0bff817 	ldw	r2,-32(fp)
  80b838:	1004913a 	slli	r2,r2,4
  80b83c:	1885883a 	add	r2,r3,r2
  80b840:	10800f04 	addi	r2,r2,60
  80b844:	10800017 	ldw	r2,0(r2)
  80b848:	e0fff917 	ldw	r3,-28(fp)
  80b84c:	18bfa016 	blt	r3,r2,80b6d0 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  80b850:	e0bff817 	ldw	r2,-32(fp)
  80b854:	10800044 	addi	r2,r2,1
  80b858:	e0bff815 	stw	r2,-32(fp)
  80b85c:	e0bffc17 	ldw	r2,-16(fp)
  80b860:	10800c17 	ldw	r2,48(r2)
  80b864:	e0fff817 	ldw	r3,-32(fp)
  80b868:	18bf7916 	blt	r3,r2,80b650 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
  80b86c:	e0bff717 	ldw	r2,-36(fp)
}
  80b870:	e037883a 	mov	sp,fp
  80b874:	dfc00117 	ldw	ra,4(sp)
  80b878:	df000017 	ldw	fp,0(sp)
  80b87c:	dec00204 	addi	sp,sp,8
  80b880:	f800283a 	ret

0080b884 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
  80b884:	defffa04 	addi	sp,sp,-24
  80b888:	df000515 	stw	fp,20(sp)
  80b88c:	df000504 	addi	fp,sp,20
  80b890:	e13ffd15 	stw	r4,-12(fp)
  80b894:	e17ffe15 	stw	r5,-8(fp)
  80b898:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  80b89c:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
  80b8a0:	e0bffd17 	ldw	r2,-12(fp)
  80b8a4:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
  80b8a8:	e0bffc17 	ldw	r2,-16(fp)
  80b8ac:	10c00c17 	ldw	r3,48(r2)
  80b8b0:	e0bfff17 	ldw	r2,-4(fp)
  80b8b4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  80b8b8:	e0bffc17 	ldw	r2,-16(fp)
  80b8bc:	10800c17 	ldw	r2,48(r2)
  80b8c0:	1000031e 	bne	r2,zero,80b8d0 <alt_epcs_flash_get_info+0x4c>
  {
    ret_code = -EIO;
  80b8c4:	00bffec4 	movi	r2,-5
  80b8c8:	e0bffb15 	stw	r2,-20(fp)
  80b8cc:	00000b06 	br	80b8fc <alt_epcs_flash_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  80b8d0:	e0bffc17 	ldw	r2,-16(fp)
  80b8d4:	10800c17 	ldw	r2,48(r2)
  80b8d8:	10800250 	cmplti	r2,r2,9
  80b8dc:	1000031e 	bne	r2,zero,80b8ec <alt_epcs_flash_get_info+0x68>
  {
    ret_code = -ENOMEM;
  80b8e0:	00bffd04 	movi	r2,-12
  80b8e4:	e0bffb15 	stw	r2,-20(fp)
  80b8e8:	00000406 	br	80b8fc <alt_epcs_flash_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
  80b8ec:	e0bffc17 	ldw	r2,-16(fp)
  80b8f0:	10c00d04 	addi	r3,r2,52
  80b8f4:	e0bffe17 	ldw	r2,-8(fp)
  80b8f8:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  80b8fc:	e0bffb17 	ldw	r2,-20(fp)
}
  80b900:	e037883a 	mov	sp,fp
  80b904:	df000017 	ldw	fp,0(sp)
  80b908:	dec00104 	addi	sp,sp,4
  80b90c:	f800283a 	ret

0080b910 <alt_epcs_test_address>:


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
  80b910:	defff904 	addi	sp,sp,-28
  80b914:	df000615 	stw	fp,24(sp)
  80b918:	df000604 	addi	fp,sp,24
  80b91c:	e13ffe15 	stw	r4,-8(fp)
  80b920:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  80b924:	e03ffa15 	stw	zero,-24(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  80b928:	e0bffe17 	ldw	r2,-8(fp)
  80b92c:	e0bffb15 	stw	r2,-20(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  80b930:	e0bffb17 	ldw	r2,-20(fp)
  80b934:	10800c17 	ldw	r2,48(r2)
  80b938:	10bfffc4 	addi	r2,r2,-1
  80b93c:	e0bffc15 	stw	r2,-16(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
  80b940:	e0fffb17 	ldw	r3,-20(fp)
  80b944:	e0bffc17 	ldw	r2,-16(fp)
  80b948:	1004913a 	slli	r2,r2,4
  80b94c:	1885883a 	add	r2,r3,r2
  80b950:	10800d04 	addi	r2,r2,52
  80b954:	10800017 	ldw	r2,0(r2)
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
  80b958:	10ffffc4 	addi	r3,r2,-1
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
  80b95c:	e13ffb17 	ldw	r4,-20(fp)
  80b960:	e0bffc17 	ldw	r2,-16(fp)
  80b964:	1004913a 	slli	r2,r2,4
  80b968:	2085883a 	add	r2,r4,r2
  80b96c:	10800e04 	addi	r2,r2,56
  80b970:	10800017 	ldw	r2,0(r2)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
  80b974:	1885883a 	add	r2,r3,r2
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
  80b978:	e0bffd15 	stw	r2,-12(fp)
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
  80b97c:	e0bfff17 	ldw	r2,-4(fp)
  80b980:	e0fffd17 	ldw	r3,-12(fp)
  80b984:	1880022e 	bgeu	r3,r2,80b990 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
  80b988:	00bffec4 	movi	r2,-5
  80b98c:	e0bffa15 	stw	r2,-24(fp)
  }
  return ret_code;
  80b990:	e0bffa17 	ldw	r2,-24(fp)
}
  80b994:	e037883a 	mov	sp,fp
  80b998:	df000017 	ldw	fp,0(sp)
  80b99c:	dec00104 	addi	sp,sp,4
  80b9a0:	f800283a 	ret

0080b9a4 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
  80b9a4:	defffa04 	addi	sp,sp,-24
  80b9a8:	dfc00515 	stw	ra,20(sp)
  80b9ac:	df000415 	stw	fp,16(sp)
  80b9b0:	df000404 	addi	fp,sp,16
  80b9b4:	e13ffe15 	stw	r4,-8(fp)
  80b9b8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
  80b9bc:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  80b9c0:	e0bffe17 	ldw	r2,-8(fp)
  80b9c4:	e0bffd15 	stw	r2,-12(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
  80b9c8:	e13ffe17 	ldw	r4,-8(fp)
  80b9cc:	e17fff17 	ldw	r5,-4(fp)
  80b9d0:	080b9100 	call	80b910 <alt_epcs_test_address>
  80b9d4:	e0bffc15 	stw	r2,-16(fp)

  if (ret_code >= 0)
  80b9d8:	e0bffc17 	ldw	r2,-16(fp)
  80b9dc:	10000816 	blt	r2,zero,80ba00 <alt_epcs_flash_erase_block+0x5c>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
  80b9e0:	e0bffd17 	ldw	r2,-12(fp)
  80b9e4:	11002d17 	ldw	r4,180(r2)
  80b9e8:	e0ffff17 	ldw	r3,-4(fp)
  80b9ec:	e0bffd17 	ldw	r2,-12(fp)
  80b9f0:	10803117 	ldw	r2,196(r2)
  80b9f4:	180b883a 	mov	r5,r3
  80b9f8:	100d883a 	mov	r6,r2
  80b9fc:	080dbfc0 	call	80dbfc <epcs_sector_erase>
  }
  return ret_code;
  80ba00:	e0bffc17 	ldw	r2,-16(fp)
}
  80ba04:	e037883a 	mov	sp,fp
  80ba08:	dfc00117 	ldw	ra,4(sp)
  80ba0c:	df000017 	ldw	fp,0(sp)
  80ba10:	dec00204 	addi	sp,sp,8
  80ba14:	f800283a 	ret

0080ba18 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
  80ba18:	defff404 	addi	sp,sp,-48
  80ba1c:	dfc00b15 	stw	ra,44(sp)
  80ba20:	df000a15 	stw	fp,40(sp)
  80ba24:	df000a04 	addi	fp,sp,40
  80ba28:	e13ffc15 	stw	r4,-16(fp)
  80ba2c:	e17ffd15 	stw	r5,-12(fp)
  80ba30:	e1bffe15 	stw	r6,-8(fp)
  80ba34:	e1ffff15 	stw	r7,-4(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  80ba38:	e0bffc17 	ldw	r2,-16(fp)
  80ba3c:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
  80ba40:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
  80ba44:	e13ffc17 	ldw	r4,-16(fp)
  80ba48:	e17ffe17 	ldw	r5,-8(fp)
  80ba4c:	080b9100 	call	80b910 <alt_epcs_test_address>
  80ba50:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
  80ba54:	e0bff917 	ldw	r2,-28(fp)
  80ba58:	10002a16 	blt	r2,zero,80bb04 <alt_epcs_flash_write_block+0xec>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  80ba5c:	00002706 	br	80bafc <alt_epcs_flash_write_block+0xe4>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
  80ba60:	e0bff817 	ldw	r2,-32(fp)
  80ba64:	10c03017 	ldw	r3,192(r2)
  80ba68:	e0bffe17 	ldw	r2,-8(fp)
  80ba6c:	1887883a 	add	r3,r3,r2
  80ba70:	e0bff817 	ldw	r2,-32(fp)
  80ba74:	10803017 	ldw	r2,192(r2)
  80ba78:	0085c83a 	sub	r2,zero,r2
  80ba7c:	1884703a 	and	r2,r3,r2
  80ba80:	e0bffa15 	stw	r2,-24(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
  80ba84:	e0fffa17 	ldw	r3,-24(fp)
  80ba88:	e0bffe17 	ldw	r2,-8(fp)
  80ba8c:	1885c83a 	sub	r2,r3,r2
  80ba90:	e0c00217 	ldw	r3,8(fp)
  80ba94:	1880010e 	bge	r3,r2,80ba9c <alt_epcs_flash_write_block+0x84>
  80ba98:	1805883a 	mov	r2,r3
  80ba9c:	e0bffb15 	stw	r2,-20(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
  80baa0:	e0bff817 	ldw	r2,-32(fp)
  80baa4:	10c02d17 	ldw	r3,180(r2)
  80baa8:	e0bff717 	ldw	r2,-36(fp)
  80baac:	e13fff17 	ldw	r4,-4(fp)
  80bab0:	2085883a 	add	r2,r4,r2
          f->four_bytes_mode);
  80bab4:	e13ff817 	ldw	r4,-32(fp)
    while (length)
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
      length_of_current_write = MIN(length, next_page_start - data_offset);

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
  80bab8:	21003117 	ldw	r4,196(r4)
  80babc:	d9000015 	stw	r4,0(sp)
  80bac0:	1809883a 	mov	r4,r3
  80bac4:	e17ffe17 	ldw	r5,-8(fp)
  80bac8:	100d883a 	mov	r6,r2
  80bacc:	e1fffb17 	ldw	r7,-20(fp)
  80bad0:	080dea00 	call	80dea0 <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
  80bad4:	e0c00217 	ldw	r3,8(fp)
  80bad8:	e0bffb17 	ldw	r2,-20(fp)
  80badc:	1885c83a 	sub	r2,r3,r2
  80bae0:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
  80bae4:	e0fff717 	ldw	r3,-36(fp)
  80bae8:	e0bffb17 	ldw	r2,-20(fp)
  80baec:	1885883a 	add	r2,r3,r2
  80baf0:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
  80baf4:	e0bffa17 	ldw	r2,-24(fp)
  80baf8:	e0bffe15 	stw	r2,-8(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
  80bafc:	e0800217 	ldw	r2,8(fp)
  80bb00:	103fd71e 	bne	r2,zero,80ba60 <alt_epcs_flash_write_block+0x48>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
  80bb04:	e0bff917 	ldw	r2,-28(fp)
}
  80bb08:	e037883a 	mov	sp,fp
  80bb0c:	dfc00117 	ldw	ra,4(sp)
  80bb10:	df000017 	ldw	fp,0(sp)
  80bb14:	dec00204 	addi	sp,sp,8
  80bb18:	f800283a 	ret

0080bb1c <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
  80bb1c:	defff704 	addi	sp,sp,-36
  80bb20:	dfc00815 	stw	ra,32(sp)
  80bb24:	df000715 	stw	fp,28(sp)
  80bb28:	df000704 	addi	fp,sp,28
  80bb2c:	e13ffc15 	stw	r4,-16(fp)
  80bb30:	e17ffd15 	stw	r5,-12(fp)
  80bb34:	e1bffe15 	stw	r6,-8(fp)
  80bb38:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  80bb3c:	e03ffa15 	stw	zero,-24(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
  80bb40:	e0bffc17 	ldw	r2,-16(fp)
  80bb44:	e0bffb15 	stw	r2,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
  80bb48:	e13ffc17 	ldw	r4,-16(fp)
  80bb4c:	e17ffd17 	ldw	r5,-12(fp)
  80bb50:	080b9100 	call	80b910 <alt_epcs_test_address>
  80bb54:	e0bffa15 	stw	r2,-24(fp)

  if (ret_code >= 0)
  80bb58:	e0bffa17 	ldw	r2,-24(fp)
  80bb5c:	10000f16 	blt	r2,zero,80bb9c <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
  80bb60:	e0bffb17 	ldw	r2,-20(fp)
  80bb64:	10802d17 	ldw	r2,180(r2)
                                f->four_bytes_mode);
  80bb68:	e0fffb17 	ldw	r3,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);

  if (ret_code >= 0)
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
  80bb6c:	18c03117 	ldw	r3,196(r3)
  80bb70:	d8c00015 	stw	r3,0(sp)
  80bb74:	1009883a 	mov	r4,r2
  80bb78:	e17ffd17 	ldw	r5,-12(fp)
  80bb7c:	e1bffe17 	ldw	r6,-8(fp)
  80bb80:	e1ffff17 	ldw	r7,-4(fp)
  80bb84:	080dcf40 	call	80dcf4 <epcs_read_buffer>
  80bb88:	e0bffa15 	stw	r2,-24(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
  80bb8c:	e0fffa17 	ldw	r3,-24(fp)
  80bb90:	e0bfff17 	ldw	r2,-4(fp)
  80bb94:	1880011e 	bne	r3,r2,80bb9c <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
  80bb98:	e03ffa15 	stw	zero,-24(fp)
    }
  }
  return ret_code;
  80bb9c:	e0bffa17 	ldw	r2,-24(fp)
}
  80bba0:	e037883a 	mov	sp,fp
  80bba4:	dfc00117 	ldw	ra,4(sp)
  80bba8:	df000017 	ldw	fp,0(sp)
  80bbac:	dec00204 	addi	sp,sp,8
  80bbb0:	f800283a 	ret

0080bbb4 <altera_avalon_fifo_init>:



int altera_avalon_fifo_init(alt_u32 address, alt_u32 ienable,
                            alt_u32 emptymark, alt_u32 fullmark)
{
  80bbb4:	defffa04 	addi	sp,sp,-24
  80bbb8:	dfc00515 	stw	ra,20(sp)
  80bbbc:	df000415 	stw	fp,16(sp)
  80bbc0:	df000404 	addi	fp,sp,16
  80bbc4:	e13ffc15 	stw	r4,-16(fp)
  80bbc8:	e17ffd15 	stw	r5,-12(fp)
  80bbcc:	e1bffe15 	stw	r6,-8(fp)
  80bbd0:	e1ffff15 	stw	r7,-4(fp)
    if(altera_avalon_fifo_clear_event(address, ALTERA_AVALON_FIFO_EVENT_ALL) != ALTERA_AVALON_FIFO_OK)
  80bbd4:	e13ffc17 	ldw	r4,-16(fp)
  80bbd8:	01400fc4 	movi	r5,63
  80bbdc:	080bd800 	call	80bd80 <altera_avalon_fifo_clear_event>
  80bbe0:	10000226 	beq	r2,zero,80bbec <altera_avalon_fifo_init+0x38>
    {
        return ALTERA_AVALON_FIFO_EVENT_CLEAR_ERROR;
  80bbe4:	00bfffc4 	movi	r2,-1
  80bbe8:	00001306 	br	80bc38 <altera_avalon_fifo_init+0x84>
    }

    if( altera_avalon_fifo_write_ienable(address, ienable) != ALTERA_AVALON_FIFO_OK)
  80bbec:	e13ffc17 	ldw	r4,-16(fp)
  80bbf0:	e17ffd17 	ldw	r5,-12(fp)
  80bbf4:	080bddc0 	call	80bddc <altera_avalon_fifo_write_ienable>
  80bbf8:	10000226 	beq	r2,zero,80bc04 <altera_avalon_fifo_init+0x50>
    {
         return ALTERA_AVALON_FIFO_IENABLE_WRITE_ERROR;
  80bbfc:	00bfff84 	movi	r2,-2
  80bc00:	00000d06 	br	80bc38 <altera_avalon_fifo_init+0x84>
    }

    if( altera_avalon_fifo_write_almostfull(address, fullmark) != ALTERA_AVALON_FIFO_OK)
  80bc04:	e13ffc17 	ldw	r4,-16(fp)
  80bc08:	e17fff17 	ldw	r5,-4(fp)
  80bc0c:	080be340 	call	80be34 <altera_avalon_fifo_write_almostfull>
  80bc10:	10000226 	beq	r2,zero,80bc1c <altera_avalon_fifo_init+0x68>
    {
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
  80bc14:	00bfff44 	movi	r2,-3
  80bc18:	00000706 	br	80bc38 <altera_avalon_fifo_init+0x84>
    }
  
    if( altera_avalon_fifo_write_almostempty(address, emptymark) != ALTERA_AVALON_FIFO_OK)
  80bc1c:	e13ffc17 	ldw	r4,-16(fp)
  80bc20:	e17ffe17 	ldw	r5,-8(fp)
  80bc24:	080be8c0 	call	80be8c <altera_avalon_fifo_write_almostempty>
  80bc28:	10000226 	beq	r2,zero,80bc34 <altera_avalon_fifo_init+0x80>
    {
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
  80bc2c:	00bfff44 	movi	r2,-3
  80bc30:	00000106 	br	80bc38 <altera_avalon_fifo_init+0x84>
    }

    return ALTERA_AVALON_FIFO_OK;
  80bc34:	0005883a 	mov	r2,zero
}
  80bc38:	e037883a 	mov	sp,fp
  80bc3c:	dfc00117 	ldw	ra,4(sp)
  80bc40:	df000017 	ldw	fp,0(sp)
  80bc44:	dec00204 	addi	sp,sp,8
  80bc48:	f800283a 	ret

0080bc4c <altera_avalon_fifo_read_status>:

int altera_avalon_fifo_read_status(alt_u32 address, alt_u32 mask)
{
  80bc4c:	defffd04 	addi	sp,sp,-12
  80bc50:	df000215 	stw	fp,8(sp)
  80bc54:	df000204 	addi	fp,sp,8
  80bc58:	e13ffe15 	stw	r4,-8(fp)
  80bc5c:	e17fff15 	stw	r5,-4(fp)
    return (IORD_ALTERA_AVALON_FIFO_STATUS(address) & mask);
  80bc60:	e0bffe17 	ldw	r2,-8(fp)
  80bc64:	10800104 	addi	r2,r2,4
  80bc68:	10800037 	ldwio	r2,0(r2)
  80bc6c:	1007883a 	mov	r3,r2
  80bc70:	e0bfff17 	ldw	r2,-4(fp)
  80bc74:	1884703a 	and	r2,r3,r2
}
  80bc78:	e037883a 	mov	sp,fp
  80bc7c:	df000017 	ldw	fp,0(sp)
  80bc80:	dec00104 	addi	sp,sp,4
  80bc84:	f800283a 	ret

0080bc88 <altera_avalon_fifo_read_ienable>:

int altera_avalon_fifo_read_ienable(alt_u32 address, alt_u32 mask)
{
  80bc88:	defffd04 	addi	sp,sp,-12
  80bc8c:	df000215 	stw	fp,8(sp)
  80bc90:	df000204 	addi	fp,sp,8
  80bc94:	e13ffe15 	stw	r4,-8(fp)
  80bc98:	e17fff15 	stw	r5,-4(fp)
	
    return (IORD_ALTERA_AVALON_FIFO_IENABLE(address) & mask);
  80bc9c:	e0bffe17 	ldw	r2,-8(fp)
  80bca0:	10800304 	addi	r2,r2,12
  80bca4:	10800037 	ldwio	r2,0(r2)
  80bca8:	1007883a 	mov	r3,r2
  80bcac:	e0bfff17 	ldw	r2,-4(fp)
  80bcb0:	1884703a 	and	r2,r3,r2
}
  80bcb4:	e037883a 	mov	sp,fp
  80bcb8:	df000017 	ldw	fp,0(sp)
  80bcbc:	dec00104 	addi	sp,sp,4
  80bcc0:	f800283a 	ret

0080bcc4 <altera_avalon_fifo_read_almostfull>:

int altera_avalon_fifo_read_almostfull(alt_u32 address)
{
  80bcc4:	defffe04 	addi	sp,sp,-8
  80bcc8:	df000115 	stw	fp,4(sp)
  80bccc:	df000104 	addi	fp,sp,4
  80bcd0:	e13fff15 	stw	r4,-4(fp)
    return IORD_ALTERA_AVALON_FIFO_ALMOSTFULL(address);
  80bcd4:	e0bfff17 	ldw	r2,-4(fp)
  80bcd8:	10800404 	addi	r2,r2,16
  80bcdc:	10800037 	ldwio	r2,0(r2)
}
  80bce0:	e037883a 	mov	sp,fp
  80bce4:	df000017 	ldw	fp,0(sp)
  80bce8:	dec00104 	addi	sp,sp,4
  80bcec:	f800283a 	ret

0080bcf0 <altera_avalon_fifo_read_almostempty>:

int altera_avalon_fifo_read_almostempty(alt_u32 address)
{
  80bcf0:	defffe04 	addi	sp,sp,-8
  80bcf4:	df000115 	stw	fp,4(sp)
  80bcf8:	df000104 	addi	fp,sp,4
  80bcfc:	e13fff15 	stw	r4,-4(fp)
    return IORD_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address);
  80bd00:	e0bfff17 	ldw	r2,-4(fp)
  80bd04:	10800504 	addi	r2,r2,20
  80bd08:	10800037 	ldwio	r2,0(r2)
}
  80bd0c:	e037883a 	mov	sp,fp
  80bd10:	df000017 	ldw	fp,0(sp)
  80bd14:	dec00104 	addi	sp,sp,4
  80bd18:	f800283a 	ret

0080bd1c <altera_avalon_fifo_read_event>:

int altera_avalon_fifo_read_event(alt_u32 address, alt_u32 mask)
{
  80bd1c:	defffd04 	addi	sp,sp,-12
  80bd20:	df000215 	stw	fp,8(sp)
  80bd24:	df000204 	addi	fp,sp,8
  80bd28:	e13ffe15 	stw	r4,-8(fp)
  80bd2c:	e17fff15 	stw	r5,-4(fp)
    return (IORD_ALTERA_AVALON_FIFO_EVENT(address) & mask);
  80bd30:	e0bffe17 	ldw	r2,-8(fp)
  80bd34:	10800204 	addi	r2,r2,8
  80bd38:	10800037 	ldwio	r2,0(r2)
  80bd3c:	1007883a 	mov	r3,r2
  80bd40:	e0bfff17 	ldw	r2,-4(fp)
  80bd44:	1884703a 	and	r2,r3,r2
}
  80bd48:	e037883a 	mov	sp,fp
  80bd4c:	df000017 	ldw	fp,0(sp)
  80bd50:	dec00104 	addi	sp,sp,4
  80bd54:	f800283a 	ret

0080bd58 <altera_avalon_fifo_read_level>:

int altera_avalon_fifo_read_level(alt_u32 address)
{
  80bd58:	defffe04 	addi	sp,sp,-8
  80bd5c:	df000115 	stw	fp,4(sp)
  80bd60:	df000104 	addi	fp,sp,4
  80bd64:	e13fff15 	stw	r4,-4(fp)
    return IORD_ALTERA_AVALON_FIFO_LEVEL(address);
  80bd68:	e0bfff17 	ldw	r2,-4(fp)
  80bd6c:	10800037 	ldwio	r2,0(r2)
}
  80bd70:	e037883a 	mov	sp,fp
  80bd74:	df000017 	ldw	fp,0(sp)
  80bd78:	dec00104 	addi	sp,sp,4
  80bd7c:	f800283a 	ret

0080bd80 <altera_avalon_fifo_clear_event>:

int altera_avalon_fifo_clear_event(alt_u32 address, alt_u32 mask)
{
  80bd80:	defffd04 	addi	sp,sp,-12
  80bd84:	df000215 	stw	fp,8(sp)
  80bd88:	df000204 	addi	fp,sp,8
  80bd8c:	e13ffe15 	stw	r4,-8(fp)
  80bd90:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALTERA_AVALON_FIFO_EVENT(address, mask);
  80bd94:	e0bffe17 	ldw	r2,-8(fp)
  80bd98:	10800204 	addi	r2,r2,8
  80bd9c:	e0ffff17 	ldw	r3,-4(fp)
  80bda0:	10c00035 	stwio	r3,0(r2)
    if((IORD_ALTERA_AVALON_FIFO_EVENT(address) & mask) == 0)
  80bda4:	e0bffe17 	ldw	r2,-8(fp)
  80bda8:	10800204 	addi	r2,r2,8
  80bdac:	10800037 	ldwio	r2,0(r2)
  80bdb0:	1007883a 	mov	r3,r2
  80bdb4:	e0bfff17 	ldw	r2,-4(fp)
  80bdb8:	1884703a 	and	r2,r3,r2
  80bdbc:	1000021e 	bne	r2,zero,80bdc8 <altera_avalon_fifo_clear_event+0x48>
        return ALTERA_AVALON_FIFO_OK;
  80bdc0:	0005883a 	mov	r2,zero
  80bdc4:	00000106 	br	80bdcc <altera_avalon_fifo_clear_event+0x4c>
    else
    return ALTERA_AVALON_FIFO_EVENT_CLEAR_ERROR;
  80bdc8:	00bfffc4 	movi	r2,-1
}
  80bdcc:	e037883a 	mov	sp,fp
  80bdd0:	df000017 	ldw	fp,0(sp)
  80bdd4:	dec00104 	addi	sp,sp,4
  80bdd8:	f800283a 	ret

0080bddc <altera_avalon_fifo_write_ienable>:

int altera_avalon_fifo_write_ienable(alt_u32 address, alt_u32 mask)
{
  80bddc:	defffd04 	addi	sp,sp,-12
  80bde0:	df000215 	stw	fp,8(sp)
  80bde4:	df000204 	addi	fp,sp,8
  80bde8:	e13ffe15 	stw	r4,-8(fp)
  80bdec:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALTERA_AVALON_FIFO_IENABLE(address, mask);
  80bdf0:	e0bffe17 	ldw	r2,-8(fp)
  80bdf4:	10800304 	addi	r2,r2,12
  80bdf8:	e0ffff17 	ldw	r3,-4(fp)
  80bdfc:	10c00035 	stwio	r3,0(r2)
    if(IORD_ALTERA_AVALON_FIFO_IENABLE(address) == mask)
  80be00:	e0bffe17 	ldw	r2,-8(fp)
  80be04:	10800304 	addi	r2,r2,12
  80be08:	10800037 	ldwio	r2,0(r2)
  80be0c:	1007883a 	mov	r3,r2
  80be10:	e0bfff17 	ldw	r2,-4(fp)
  80be14:	1880021e 	bne	r3,r2,80be20 <altera_avalon_fifo_write_ienable+0x44>
        return ALTERA_AVALON_FIFO_OK;
  80be18:	0005883a 	mov	r2,zero
  80be1c:	00000106 	br	80be24 <altera_avalon_fifo_write_ienable+0x48>
    else
        return ALTERA_AVALON_FIFO_IENABLE_WRITE_ERROR;
  80be20:	00bfff84 	movi	r2,-2
}
  80be24:	e037883a 	mov	sp,fp
  80be28:	df000017 	ldw	fp,0(sp)
  80be2c:	dec00104 	addi	sp,sp,4
  80be30:	f800283a 	ret

0080be34 <altera_avalon_fifo_write_almostfull>:

int altera_avalon_fifo_write_almostfull(alt_u32 address, alt_u32 data)
{
  80be34:	defffd04 	addi	sp,sp,-12
  80be38:	df000215 	stw	fp,8(sp)
  80be3c:	df000204 	addi	fp,sp,8
  80be40:	e13ffe15 	stw	r4,-8(fp)
  80be44:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALTERA_AVALON_FIFO_ALMOSTFULL(address, data);
  80be48:	e0bffe17 	ldw	r2,-8(fp)
  80be4c:	10800404 	addi	r2,r2,16
  80be50:	e0ffff17 	ldw	r3,-4(fp)
  80be54:	10c00035 	stwio	r3,0(r2)
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTFULL(address) == data)
  80be58:	e0bffe17 	ldw	r2,-8(fp)
  80be5c:	10800404 	addi	r2,r2,16
  80be60:	10800037 	ldwio	r2,0(r2)
  80be64:	1007883a 	mov	r3,r2
  80be68:	e0bfff17 	ldw	r2,-4(fp)
  80be6c:	1880021e 	bne	r3,r2,80be78 <altera_avalon_fifo_write_almostfull+0x44>
        return ALTERA_AVALON_FIFO_OK;
  80be70:	0005883a 	mov	r2,zero
  80be74:	00000106 	br	80be7c <altera_avalon_fifo_write_almostfull+0x48>
    else
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
  80be78:	00bfff44 	movi	r2,-3
}
  80be7c:	e037883a 	mov	sp,fp
  80be80:	df000017 	ldw	fp,0(sp)
  80be84:	dec00104 	addi	sp,sp,4
  80be88:	f800283a 	ret

0080be8c <altera_avalon_fifo_write_almostempty>:

int altera_avalon_fifo_write_almostempty(alt_u32 address, alt_u32 data)
{
  80be8c:	defffd04 	addi	sp,sp,-12
  80be90:	df000215 	stw	fp,8(sp)
  80be94:	df000204 	addi	fp,sp,8
  80be98:	e13ffe15 	stw	r4,-8(fp)
  80be9c:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address, data);
  80bea0:	e0bffe17 	ldw	r2,-8(fp)
  80bea4:	10800504 	addi	r2,r2,20
  80bea8:	e0ffff17 	ldw	r3,-4(fp)
  80beac:	10c00035 	stwio	r3,0(r2)
    if(IORD_ALTERA_AVALON_FIFO_ALMOSTEMPTY(address) == data)
  80beb0:	e0bffe17 	ldw	r2,-8(fp)
  80beb4:	10800504 	addi	r2,r2,20
  80beb8:	10800037 	ldwio	r2,0(r2)
  80bebc:	1007883a 	mov	r3,r2
  80bec0:	e0bfff17 	ldw	r2,-4(fp)
  80bec4:	1880021e 	bne	r3,r2,80bed0 <altera_avalon_fifo_write_almostempty+0x44>
        return ALTERA_AVALON_FIFO_OK;
  80bec8:	0005883a 	mov	r2,zero
  80becc:	00000106 	br	80bed4 <altera_avalon_fifo_write_almostempty+0x48>
    else
        return ALTERA_AVALON_FIFO_THRESHOLD_WRITE_ERROR;
  80bed0:	00bfff44 	movi	r2,-3
}
  80bed4:	e037883a 	mov	sp,fp
  80bed8:	df000017 	ldw	fp,0(sp)
  80bedc:	dec00104 	addi	sp,sp,4
  80bee0:	f800283a 	ret

0080bee4 <altera_avalon_fifo_write_fifo>:

int altera_avalon_fifo_write_fifo(alt_u32 write_address,
                                  alt_u32 ctrl_address,
                                  alt_u32 data)
{
  80bee4:	defffb04 	addi	sp,sp,-20
  80bee8:	dfc00415 	stw	ra,16(sp)
  80beec:	df000315 	stw	fp,12(sp)
  80bef0:	df000304 	addi	fp,sp,12
  80bef4:	e13ffd15 	stw	r4,-12(fp)
  80bef8:	e17ffe15 	stw	r5,-8(fp)
  80befc:	e1bfff15 	stw	r6,-4(fp)
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_F_MSK))
  80bf00:	e13ffe17 	ldw	r4,-8(fp)
  80bf04:	01400044 	movi	r5,1
  80bf08:	080bc4c0 	call	80bc4c <altera_avalon_fifo_read_status>
  80bf0c:	1000051e 	bne	r2,zero,80bf24 <altera_avalon_fifo_write_fifo+0x40>
    {
        IOWR_ALTERA_AVALON_FIFO_DATA(write_address, data);
  80bf10:	e0bffd17 	ldw	r2,-12(fp)
  80bf14:	e0ffff17 	ldw	r3,-4(fp)
  80bf18:	10c00035 	stwio	r3,0(r2)
        return ALTERA_AVALON_FIFO_OK;
  80bf1c:	0005883a 	mov	r2,zero
  80bf20:	00000106 	br	80bf28 <altera_avalon_fifo_write_fifo+0x44>
    }
    else
    {
        return ALTERA_AVALON_FIFO_FULL;
  80bf24:	00bfff04 	movi	r2,-4
    }
}
  80bf28:	e037883a 	mov	sp,fp
  80bf2c:	dfc00117 	ldw	ra,4(sp)
  80bf30:	df000017 	ldw	fp,0(sp)
  80bf34:	dec00204 	addi	sp,sp,8
  80bf38:	f800283a 	ret

0080bf3c <altera_avalon_read_fifo>:

int altera_avalon_read_fifo(alt_u32 read_address, alt_u32 ctrl_address, int *data)
{
  80bf3c:	defffa04 	addi	sp,sp,-24
  80bf40:	dfc00515 	stw	ra,20(sp)
  80bf44:	df000415 	stw	fp,16(sp)
  80bf48:	df000404 	addi	fp,sp,16
  80bf4c:	e13ffd15 	stw	r4,-12(fp)
  80bf50:	e17ffe15 	stw	r5,-8(fp)
  80bf54:	e1bfff15 	stw	r6,-4(fp)
    int return_val = 0;
  80bf58:	e03ffc15 	stw	zero,-16(fp)
    *data = 0;
  80bf5c:	e0bfff17 	ldw	r2,-4(fp)
  80bf60:	10000015 	stw	zero,0(r2)
    
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_E_MSK))
  80bf64:	e13ffe17 	ldw	r4,-8(fp)
  80bf68:	01400084 	movi	r5,2
  80bf6c:	080bc4c0 	call	80bc4c <altera_avalon_fifo_read_status>
  80bf70:	1000071e 	bne	r2,zero,80bf90 <altera_avalon_read_fifo+0x54>
    {
        return_val = altera_avalon_fifo_read_level(ctrl_address);
  80bf74:	e13ffe17 	ldw	r4,-8(fp)
  80bf78:	080bd580 	call	80bd58 <altera_avalon_fifo_read_level>
  80bf7c:	e0bffc15 	stw	r2,-16(fp)
        *data = IORD_ALTERA_AVALON_FIFO_DATA(read_address);
  80bf80:	e0bffd17 	ldw	r2,-12(fp)
  80bf84:	10c00037 	ldwio	r3,0(r2)
  80bf88:	e0bfff17 	ldw	r2,-4(fp)
  80bf8c:	10c00015 	stw	r3,0(r2)
    
    }
    return return_val;
  80bf90:	e0bffc17 	ldw	r2,-16(fp)
}
  80bf94:	e037883a 	mov	sp,fp
  80bf98:	dfc00117 	ldw	ra,4(sp)
  80bf9c:	df000017 	ldw	fp,0(sp)
  80bfa0:	dec00204 	addi	sp,sp,8
  80bfa4:	f800283a 	ret

0080bfa8 <altera_avalon_fifo_read_fifo>:

int altera_avalon_fifo_read_fifo(alt_u32 read_address, alt_u32 ctrl_address)
{
  80bfa8:	defffc04 	addi	sp,sp,-16
  80bfac:	dfc00315 	stw	ra,12(sp)
  80bfb0:	df000215 	stw	fp,8(sp)
  80bfb4:	df000204 	addi	fp,sp,8
  80bfb8:	e13ffe15 	stw	r4,-8(fp)
  80bfbc:	e17fff15 	stw	r5,-4(fp)
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_E_MSK))
  80bfc0:	e13fff17 	ldw	r4,-4(fp)
  80bfc4:	01400084 	movi	r5,2
  80bfc8:	080bc4c0 	call	80bc4c <altera_avalon_fifo_read_status>
  80bfcc:	1000031e 	bne	r2,zero,80bfdc <altera_avalon_fifo_read_fifo+0x34>
    {
        return IORD_ALTERA_AVALON_FIFO_DATA(read_address);
  80bfd0:	e0bffe17 	ldw	r2,-8(fp)
  80bfd4:	10800037 	ldwio	r2,0(r2)
  80bfd8:	00000106 	br	80bfe0 <altera_avalon_fifo_read_fifo+0x38>
    }
    return 0;
  80bfdc:	0005883a 	mov	r2,zero
}
  80bfe0:	e037883a 	mov	sp,fp
  80bfe4:	dfc00117 	ldw	ra,4(sp)
  80bfe8:	df000017 	ldw	fp,0(sp)
  80bfec:	dec00204 	addi	sp,sp,8
  80bff0:	f800283a 	ret

0080bff4 <altera_avalon_fifo_write_other_info>:

int altera_avalon_fifo_write_other_info(alt_u32 write_address,
					alt_u32 ctrl_address,
					alt_u32 data)
{
  80bff4:	defffb04 	addi	sp,sp,-20
  80bff8:	dfc00415 	stw	ra,16(sp)
  80bffc:	df000315 	stw	fp,12(sp)
  80c000:	df000304 	addi	fp,sp,12
  80c004:	e13ffd15 	stw	r4,-12(fp)
  80c008:	e17ffe15 	stw	r5,-8(fp)
  80c00c:	e1bfff15 	stw	r6,-4(fp)
    if(!altera_avalon_fifo_read_status(ctrl_address, ALTERA_AVALON_FIFO_STATUS_F_MSK))
  80c010:	e13ffe17 	ldw	r4,-8(fp)
  80c014:	01400044 	movi	r5,1
  80c018:	080bc4c0 	call	80bc4c <altera_avalon_fifo_read_status>
  80c01c:	1000061e 	bne	r2,zero,80c038 <altera_avalon_fifo_write_other_info+0x44>
    {
	IOWR_ALTERA_AVALON_FIFO_OTHER_INFO(write_address, data);
  80c020:	e0bffd17 	ldw	r2,-12(fp)
  80c024:	10800104 	addi	r2,r2,4
  80c028:	e0ffff17 	ldw	r3,-4(fp)
  80c02c:	10c00035 	stwio	r3,0(r2)
	return ALTERA_AVALON_FIFO_OK;
  80c030:	0005883a 	mov	r2,zero
  80c034:	00000106 	br	80c03c <altera_avalon_fifo_write_other_info+0x48>
    }
    else
    {
	return ALTERA_AVALON_FIFO_FULL;
  80c038:	00bfff04 	movi	r2,-4
    }
}
  80c03c:	e037883a 	mov	sp,fp
  80c040:	dfc00117 	ldw	ra,4(sp)
  80c044:	df000017 	ldw	fp,0(sp)
  80c048:	dec00204 	addi	sp,sp,8
  80c04c:	f800283a 	ret

0080c050 <altera_avalon_fifo_read_other_info>:

int altera_avalon_fifo_read_other_info(alt_u32 read_address)
{
  80c050:	defffe04 	addi	sp,sp,-8
  80c054:	df000115 	stw	fp,4(sp)
  80c058:	df000104 	addi	fp,sp,4
  80c05c:	e13fff15 	stw	r4,-4(fp)
    return IORD_ALTERA_AVALON_FIFO_OTHER_INFO(read_address);
  80c060:	e0bfff17 	ldw	r2,-4(fp)
  80c064:	10800104 	addi	r2,r2,4
  80c068:	10800037 	ldwio	r2,0(r2)
}
  80c06c:	e037883a 	mov	sp,fp
  80c070:	df000017 	ldw	fp,0(sp)
  80c074:	dec00104 	addi	sp,sp,4
  80c078:	f800283a 	ret

0080c07c <altera_avalon_fifo_read_backpressure>:

int altera_avalon_fifo_read_backpressure (alt_u32 read_address){
  80c07c:	defffe04 	addi	sp,sp,-8
  80c080:	df000115 	stw	fp,4(sp)
  80c084:	df000104 	addi	fp,sp,4
  80c088:	e13fff15 	stw	r4,-4(fp)
    // Read data from FIFO directly. If FIFO is empty and backpressure is supported, this call is backpressure.
    return IORD_ALTERA_AVALON_FIFO_DATA(read_address);  
  80c08c:	e0bfff17 	ldw	r2,-4(fp)
  80c090:	10800037 	ldwio	r2,0(r2)
}
  80c094:	e037883a 	mov	sp,fp
  80c098:	df000017 	ldw	fp,0(sp)
  80c09c:	dec00104 	addi	sp,sp,4
  80c0a0:	f800283a 	ret

0080c0a4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  80c0a4:	defffa04 	addi	sp,sp,-24
  80c0a8:	dfc00515 	stw	ra,20(sp)
  80c0ac:	df000415 	stw	fp,16(sp)
  80c0b0:	df000404 	addi	fp,sp,16
  80c0b4:	e13ffd15 	stw	r4,-12(fp)
  80c0b8:	e17ffe15 	stw	r5,-8(fp)
  80c0bc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  80c0c0:	e0bffd17 	ldw	r2,-12(fp)
  80c0c4:	10800017 	ldw	r2,0(r2)
  80c0c8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  80c0cc:	e0bffc17 	ldw	r2,-16(fp)
  80c0d0:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
  80c0d4:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  80c0d8:	10800217 	ldw	r2,8(r2)
  80c0dc:	1809883a 	mov	r4,r3
  80c0e0:	e17ffe17 	ldw	r5,-8(fp)
  80c0e4:	e1bfff17 	ldw	r6,-4(fp)
  80c0e8:	100f883a 	mov	r7,r2
  80c0ec:	080c6cc0 	call	80c6cc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  80c0f0:	e037883a 	mov	sp,fp
  80c0f4:	dfc00117 	ldw	ra,4(sp)
  80c0f8:	df000017 	ldw	fp,0(sp)
  80c0fc:	dec00204 	addi	sp,sp,8
  80c100:	f800283a 	ret

0080c104 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  80c104:	defffa04 	addi	sp,sp,-24
  80c108:	dfc00515 	stw	ra,20(sp)
  80c10c:	df000415 	stw	fp,16(sp)
  80c110:	df000404 	addi	fp,sp,16
  80c114:	e13ffd15 	stw	r4,-12(fp)
  80c118:	e17ffe15 	stw	r5,-8(fp)
  80c11c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  80c120:	e0bffd17 	ldw	r2,-12(fp)
  80c124:	10800017 	ldw	r2,0(r2)
  80c128:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  80c12c:	e0bffc17 	ldw	r2,-16(fp)
  80c130:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
  80c134:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  80c138:	10800217 	ldw	r2,8(r2)
  80c13c:	1809883a 	mov	r4,r3
  80c140:	e17ffe17 	ldw	r5,-8(fp)
  80c144:	e1bfff17 	ldw	r6,-4(fp)
  80c148:	100f883a 	mov	r7,r2
  80c14c:	080c8e40 	call	80c8e4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  80c150:	e037883a 	mov	sp,fp
  80c154:	dfc00117 	ldw	ra,4(sp)
  80c158:	df000017 	ldw	fp,0(sp)
  80c15c:	dec00204 	addi	sp,sp,8
  80c160:	f800283a 	ret

0080c164 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  80c164:	defffc04 	addi	sp,sp,-16
  80c168:	dfc00315 	stw	ra,12(sp)
  80c16c:	df000215 	stw	fp,8(sp)
  80c170:	df000204 	addi	fp,sp,8
  80c174:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  80c178:	e0bfff17 	ldw	r2,-4(fp)
  80c17c:	10800017 	ldw	r2,0(r2)
  80c180:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  80c184:	e0bffe17 	ldw	r2,-8(fp)
  80c188:	10c00a04 	addi	r3,r2,40
  80c18c:	e0bfff17 	ldw	r2,-4(fp)
  80c190:	10800217 	ldw	r2,8(r2)
  80c194:	1809883a 	mov	r4,r3
  80c198:	100b883a 	mov	r5,r2
  80c19c:	080c5700 	call	80c570 <altera_avalon_jtag_uart_close>
}
  80c1a0:	e037883a 	mov	sp,fp
  80c1a4:	dfc00117 	ldw	ra,4(sp)
  80c1a8:	df000017 	ldw	fp,0(sp)
  80c1ac:	dec00204 	addi	sp,sp,8
  80c1b0:	f800283a 	ret

0080c1b4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  80c1b4:	defffa04 	addi	sp,sp,-24
  80c1b8:	dfc00515 	stw	ra,20(sp)
  80c1bc:	df000415 	stw	fp,16(sp)
  80c1c0:	df000404 	addi	fp,sp,16
  80c1c4:	e13ffd15 	stw	r4,-12(fp)
  80c1c8:	e17ffe15 	stw	r5,-8(fp)
  80c1cc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  80c1d0:	e0bffd17 	ldw	r2,-12(fp)
  80c1d4:	10800017 	ldw	r2,0(r2)
  80c1d8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  80c1dc:	e0bffc17 	ldw	r2,-16(fp)
  80c1e0:	10800a04 	addi	r2,r2,40
  80c1e4:	1009883a 	mov	r4,r2
  80c1e8:	e17ffe17 	ldw	r5,-8(fp)
  80c1ec:	e1bfff17 	ldw	r6,-4(fp)
  80c1f0:	080c5d80 	call	80c5d8 <altera_avalon_jtag_uart_ioctl>
}
  80c1f4:	e037883a 	mov	sp,fp
  80c1f8:	dfc00117 	ldw	ra,4(sp)
  80c1fc:	df000017 	ldw	fp,0(sp)
  80c200:	dec00204 	addi	sp,sp,8
  80c204:	f800283a 	ret

0080c208 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  80c208:	defffa04 	addi	sp,sp,-24
  80c20c:	dfc00515 	stw	ra,20(sp)
  80c210:	df000415 	stw	fp,16(sp)
  80c214:	df000404 	addi	fp,sp,16
  80c218:	e13ffd15 	stw	r4,-12(fp)
  80c21c:	e17ffe15 	stw	r5,-8(fp)
  80c220:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80c224:	e0bffd17 	ldw	r2,-12(fp)
  80c228:	00c00044 	movi	r3,1
  80c22c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  80c230:	e0bffd17 	ldw	r2,-12(fp)
  80c234:	10800017 	ldw	r2,0(r2)
  80c238:	10800104 	addi	r2,r2,4
  80c23c:	e0fffd17 	ldw	r3,-12(fp)
  80c240:	18c00817 	ldw	r3,32(r3)
  80c244:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  80c248:	e0fffe17 	ldw	r3,-8(fp)
  80c24c:	e0bfff17 	ldw	r2,-4(fp)
  80c250:	d8000015 	stw	zero,0(sp)
  80c254:	1809883a 	mov	r4,r3
  80c258:	100b883a 	mov	r5,r2
  80c25c:	01802074 	movhi	r6,129
  80c260:	31b0b204 	addi	r6,r6,-15672
  80c264:	e1fffd17 	ldw	r7,-12(fp)
  80c268:	080a7e40 	call	80a7e4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  80c26c:	e0bffd17 	ldw	r2,-12(fp)
  80c270:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  80c274:	e0bffd17 	ldw	r2,-12(fp)
  80c278:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  80c27c:	00802074 	movhi	r2,129
  80c280:	108e0604 	addi	r2,r2,14360
  80c284:	10800017 	ldw	r2,0(r2)
  80c288:	1809883a 	mov	r4,r3
  80c28c:	100b883a 	mov	r5,r2
  80c290:	01802074 	movhi	r6,129
  80c294:	31b13304 	addi	r6,r6,-15156
  80c298:	e1fffd17 	ldw	r7,-12(fp)
  80c29c:	080e1540 	call	80e154 <alt_alarm_start>
  80c2a0:	1000040e 	bge	r2,zero,80c2b4 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  80c2a4:	e0bffd17 	ldw	r2,-12(fp)
  80c2a8:	00e00034 	movhi	r3,32768
  80c2ac:	18ffffc4 	addi	r3,r3,-1
  80c2b0:	10c00115 	stw	r3,4(r2)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  80c2b4:	e037883a 	mov	sp,fp
  80c2b8:	dfc00117 	ldw	ra,4(sp)
  80c2bc:	df000017 	ldw	fp,0(sp)
  80c2c0:	dec00204 	addi	sp,sp,8
  80c2c4:	f800283a 	ret

0080c2c8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  80c2c8:	defff804 	addi	sp,sp,-32
  80c2cc:	df000715 	stw	fp,28(sp)
  80c2d0:	df000704 	addi	fp,sp,28
  80c2d4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  80c2d8:	e0bfff17 	ldw	r2,-4(fp)
  80c2dc:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
  80c2e0:	e0bffb17 	ldw	r2,-20(fp)
  80c2e4:	10800017 	ldw	r2,0(r2)
  80c2e8:	e0bffc15 	stw	r2,-16(fp)
  80c2ec:	00000106 	br	80c2f4 <altera_avalon_jtag_uart_irq+0x2c>
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
  80c2f0:	0001883a 	nop
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  80c2f4:	e0bffc17 	ldw	r2,-16(fp)
  80c2f8:	10800104 	addi	r2,r2,4
  80c2fc:	10800037 	ldwio	r2,0(r2)
  80c300:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  80c304:	e0bffd17 	ldw	r2,-12(fp)
  80c308:	1080c00c 	andi	r2,r2,768
  80c30c:	10006a26 	beq	r2,zero,80c4b8 <altera_avalon_jtag_uart_irq+0x1f0>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  80c310:	e0bffd17 	ldw	r2,-12(fp)
  80c314:	1080400c 	andi	r2,r2,256
  80c318:	10003326 	beq	r2,zero,80c3e8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  80c31c:	00800074 	movhi	r2,1
  80c320:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80c324:	e0bffb17 	ldw	r2,-20(fp)
  80c328:	10800a17 	ldw	r2,40(r2)
  80c32c:	10800044 	addi	r2,r2,1
  80c330:	1081ffcc 	andi	r2,r2,2047
  80c334:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
  80c338:	e0bffb17 	ldw	r2,-20(fp)
  80c33c:	10c00b17 	ldw	r3,44(r2)
  80c340:	e0bffe17 	ldw	r2,-8(fp)
  80c344:	18801426 	beq	r3,r2,80c398 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  80c348:	e0bffc17 	ldw	r2,-16(fp)
  80c34c:	10800037 	ldwio	r2,0(r2)
  80c350:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  80c354:	e0bff917 	ldw	r2,-28(fp)
  80c358:	10a0000c 	andi	r2,r2,32768
  80c35c:	10001026 	beq	r2,zero,80c3a0 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  80c360:	e0bffb17 	ldw	r2,-20(fp)
  80c364:	10800a17 	ldw	r2,40(r2)
  80c368:	e0fff917 	ldw	r3,-28(fp)
  80c36c:	e13ffb17 	ldw	r4,-20(fp)
  80c370:	2085883a 	add	r2,r4,r2
  80c374:	10800e04 	addi	r2,r2,56
  80c378:	10c00005 	stb	r3,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80c37c:	e0bffb17 	ldw	r2,-20(fp)
  80c380:	10800a17 	ldw	r2,40(r2)
  80c384:	10800044 	addi	r2,r2,1
  80c388:	10c1ffcc 	andi	r3,r2,2047
  80c38c:	e0bffb17 	ldw	r2,-20(fp)
  80c390:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  80c394:	003fe306 	br	80c324 <altera_avalon_jtag_uart_irq+0x5c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  80c398:	0001883a 	nop
  80c39c:	00000106 	br	80c3a4 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  80c3a0:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  80c3a4:	e0bff917 	ldw	r2,-28(fp)
  80c3a8:	10bfffec 	andhi	r2,r2,65535
  80c3ac:	10000e26 	beq	r2,zero,80c3e8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80c3b0:	e0bffb17 	ldw	r2,-20(fp)
  80c3b4:	10c00817 	ldw	r3,32(r2)
  80c3b8:	00bfff84 	movi	r2,-2
  80c3bc:	1886703a 	and	r3,r3,r2
  80c3c0:	e0bffb17 	ldw	r2,-20(fp)
  80c3c4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  80c3c8:	e0bffc17 	ldw	r2,-16(fp)
  80c3cc:	10800104 	addi	r2,r2,4
  80c3d0:	e0fffb17 	ldw	r3,-20(fp)
  80c3d4:	18c00817 	ldw	r3,32(r3)
  80c3d8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  80c3dc:	e0bffc17 	ldw	r2,-16(fp)
  80c3e0:	10800104 	addi	r2,r2,4
  80c3e4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  80c3e8:	e0bffd17 	ldw	r2,-12(fp)
  80c3ec:	1080800c 	andi	r2,r2,512
  80c3f0:	103fbf26 	beq	r2,zero,80c2f0 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  80c3f4:	e0bffd17 	ldw	r2,-12(fp)
  80c3f8:	1004d43a 	srli	r2,r2,16
  80c3fc:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  80c400:	00001406 	br	80c454 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  80c404:	e0bffc17 	ldw	r2,-16(fp)
  80c408:	e0fffb17 	ldw	r3,-20(fp)
  80c40c:	18c00d17 	ldw	r3,52(r3)
  80c410:	e13ffb17 	ldw	r4,-20(fp)
  80c414:	20c7883a 	add	r3,r4,r3
  80c418:	18c20e04 	addi	r3,r3,2104
  80c41c:	18c00003 	ldbu	r3,0(r3)
  80c420:	18c03fcc 	andi	r3,r3,255
  80c424:	18c0201c 	xori	r3,r3,128
  80c428:	18ffe004 	addi	r3,r3,-128
  80c42c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80c430:	e0bffb17 	ldw	r2,-20(fp)
  80c434:	10800d17 	ldw	r2,52(r2)
  80c438:	10800044 	addi	r2,r2,1
  80c43c:	10c1ffcc 	andi	r3,r2,2047
  80c440:	e0bffb17 	ldw	r2,-20(fp)
  80c444:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  80c448:	e0bffa17 	ldw	r2,-24(fp)
  80c44c:	10bfffc4 	addi	r2,r2,-1
  80c450:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  80c454:	e0bffa17 	ldw	r2,-24(fp)
  80c458:	10000526 	beq	r2,zero,80c470 <altera_avalon_jtag_uart_irq+0x1a8>
  80c45c:	e0bffb17 	ldw	r2,-20(fp)
  80c460:	10c00d17 	ldw	r3,52(r2)
  80c464:	e0bffb17 	ldw	r2,-20(fp)
  80c468:	10800c17 	ldw	r2,48(r2)
  80c46c:	18bfe51e 	bne	r3,r2,80c404 <altera_avalon_jtag_uart_irq+0x13c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  80c470:	e0bffa17 	ldw	r2,-24(fp)
  80c474:	103f9e26 	beq	r2,zero,80c2f0 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  80c478:	e0bffb17 	ldw	r2,-20(fp)
  80c47c:	10c00817 	ldw	r3,32(r2)
  80c480:	00bfff44 	movi	r2,-3
  80c484:	1886703a 	and	r3,r3,r2
  80c488:	e0bffb17 	ldw	r2,-20(fp)
  80c48c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  80c490:	e0bffb17 	ldw	r2,-20(fp)
  80c494:	10800017 	ldw	r2,0(r2)
  80c498:	10800104 	addi	r2,r2,4
  80c49c:	e0fffb17 	ldw	r3,-20(fp)
  80c4a0:	18c00817 	ldw	r3,32(r3)
  80c4a4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  80c4a8:	e0bffc17 	ldw	r2,-16(fp)
  80c4ac:	10800104 	addi	r2,r2,4
  80c4b0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  80c4b4:	003f8e06 	br	80c2f0 <altera_avalon_jtag_uart_irq+0x28>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  80c4b8:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  80c4bc:	e037883a 	mov	sp,fp
  80c4c0:	df000017 	ldw	fp,0(sp)
  80c4c4:	dec00104 	addi	sp,sp,4
  80c4c8:	f800283a 	ret

0080c4cc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  80c4cc:	defffc04 	addi	sp,sp,-16
  80c4d0:	df000315 	stw	fp,12(sp)
  80c4d4:	df000304 	addi	fp,sp,12
  80c4d8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  80c4dc:	e0bfff17 	ldw	r2,-4(fp)
  80c4e0:	e0bffd15 	stw	r2,-12(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  80c4e4:	e0bffd17 	ldw	r2,-12(fp)
  80c4e8:	10800017 	ldw	r2,0(r2)
  80c4ec:	10800104 	addi	r2,r2,4
  80c4f0:	10800037 	ldwio	r2,0(r2)
  80c4f4:	e0bffe15 	stw	r2,-8(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  80c4f8:	e0bffe17 	ldw	r2,-8(fp)
  80c4fc:	1081000c 	andi	r2,r2,1024
  80c500:	10000a26 	beq	r2,zero,80c52c <altera_avalon_jtag_uart_timeout+0x60>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  80c504:	e0bffd17 	ldw	r2,-12(fp)
  80c508:	10800017 	ldw	r2,0(r2)
  80c50c:	10800104 	addi	r2,r2,4
  80c510:	e0fffd17 	ldw	r3,-12(fp)
  80c514:	18c00817 	ldw	r3,32(r3)
  80c518:	18c10014 	ori	r3,r3,1024
  80c51c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
  80c520:	e0bffd17 	ldw	r2,-12(fp)
  80c524:	10000915 	stw	zero,36(r2)
  80c528:	00000a06 	br	80c554 <altera_avalon_jtag_uart_timeout+0x88>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  80c52c:	e0bffd17 	ldw	r2,-12(fp)
  80c530:	10800917 	ldw	r2,36(r2)
  80c534:	00e00034 	movhi	r3,32768
  80c538:	18ffff04 	addi	r3,r3,-4
  80c53c:	18800536 	bltu	r3,r2,80c554 <altera_avalon_jtag_uart_timeout+0x88>
    sp->host_inactive++;
  80c540:	e0bffd17 	ldw	r2,-12(fp)
  80c544:	10800917 	ldw	r2,36(r2)
  80c548:	10c00044 	addi	r3,r2,1
  80c54c:	e0bffd17 	ldw	r2,-12(fp)
  80c550:	10c00915 	stw	r3,36(r2)
  80c554:	00802074 	movhi	r2,129
  80c558:	108e0604 	addi	r2,r2,14360
  80c55c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  80c560:	e037883a 	mov	sp,fp
  80c564:	df000017 	ldw	fp,0(sp)
  80c568:	dec00104 	addi	sp,sp,4
  80c56c:	f800283a 	ret

0080c570 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  80c570:	defffd04 	addi	sp,sp,-12
  80c574:	df000215 	stw	fp,8(sp)
  80c578:	df000204 	addi	fp,sp,8
  80c57c:	e13ffe15 	stw	r4,-8(fp)
  80c580:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  80c584:	00000506 	br	80c59c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  80c588:	e0bfff17 	ldw	r2,-4(fp)
  80c58c:	1090000c 	andi	r2,r2,16384
  80c590:	10000226 	beq	r2,zero,80c59c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  80c594:	00bffd44 	movi	r2,-11
  80c598:	00000b06 	br	80c5c8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  80c59c:	e0bffe17 	ldw	r2,-8(fp)
  80c5a0:	10c00d17 	ldw	r3,52(r2)
  80c5a4:	e0bffe17 	ldw	r2,-8(fp)
  80c5a8:	10800c17 	ldw	r2,48(r2)
  80c5ac:	18800526 	beq	r3,r2,80c5c4 <altera_avalon_jtag_uart_close+0x54>
  80c5b0:	e0bffe17 	ldw	r2,-8(fp)
  80c5b4:	10c00917 	ldw	r3,36(r2)
  80c5b8:	e0bffe17 	ldw	r2,-8(fp)
  80c5bc:	10800117 	ldw	r2,4(r2)
  80c5c0:	18bff136 	bltu	r3,r2,80c588 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  80c5c4:	0005883a 	mov	r2,zero
}
  80c5c8:	e037883a 	mov	sp,fp
  80c5cc:	df000017 	ldw	fp,0(sp)
  80c5d0:	dec00104 	addi	sp,sp,4
  80c5d4:	f800283a 	ret

0080c5d8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  80c5d8:	defffa04 	addi	sp,sp,-24
  80c5dc:	df000515 	stw	fp,20(sp)
  80c5e0:	df000504 	addi	fp,sp,20
  80c5e4:	e13ffd15 	stw	r4,-12(fp)
  80c5e8:	e17ffe15 	stw	r5,-8(fp)
  80c5ec:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  80c5f0:	00bff9c4 	movi	r2,-25
  80c5f4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  80c5f8:	e0bffe17 	ldw	r2,-8(fp)
  80c5fc:	10da8060 	cmpeqi	r3,r2,27137
  80c600:	1800031e 	bne	r3,zero,80c610 <altera_avalon_jtag_uart_ioctl+0x38>
  80c604:	109a80a0 	cmpeqi	r2,r2,27138
  80c608:	1000181e 	bne	r2,zero,80c66c <altera_avalon_jtag_uart_ioctl+0x94>
  80c60c:	00002606 	br	80c6a8 <altera_avalon_jtag_uart_ioctl+0xd0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  80c610:	e0bffd17 	ldw	r2,-12(fp)
  80c614:	10c00117 	ldw	r3,4(r2)
  80c618:	00a00034 	movhi	r2,32768
  80c61c:	10bfffc4 	addi	r2,r2,-1
  80c620:	18802226 	beq	r3,r2,80c6ac <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      int timeout = *((int *)arg);
  80c624:	e0bfff17 	ldw	r2,-4(fp)
  80c628:	10800017 	ldw	r2,0(r2)
  80c62c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  80c630:	e0bffc17 	ldw	r2,-16(fp)
  80c634:	10800090 	cmplti	r2,r2,2
  80c638:	1000061e 	bne	r2,zero,80c654 <altera_avalon_jtag_uart_ioctl+0x7c>
  80c63c:	e0fffc17 	ldw	r3,-16(fp)
  80c640:	00a00034 	movhi	r2,32768
  80c644:	10bfffc4 	addi	r2,r2,-1
  80c648:	18800226 	beq	r3,r2,80c654 <altera_avalon_jtag_uart_ioctl+0x7c>
  80c64c:	e0bffc17 	ldw	r2,-16(fp)
  80c650:	00000206 	br	80c65c <altera_avalon_jtag_uart_ioctl+0x84>
  80c654:	00a00034 	movhi	r2,32768
  80c658:	10bfff84 	addi	r2,r2,-2
  80c65c:	e0fffd17 	ldw	r3,-12(fp)
  80c660:	18800115 	stw	r2,4(r3)
      rc = 0;
  80c664:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  80c668:	00001006 	br	80c6ac <altera_avalon_jtag_uart_ioctl+0xd4>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  80c66c:	e0bffd17 	ldw	r2,-12(fp)
  80c670:	10c00117 	ldw	r3,4(r2)
  80c674:	00a00034 	movhi	r2,32768
  80c678:	10bfffc4 	addi	r2,r2,-1
  80c67c:	18800d26 	beq	r3,r2,80c6b4 <altera_avalon_jtag_uart_ioctl+0xdc>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  80c680:	e0bffd17 	ldw	r2,-12(fp)
  80c684:	10c00917 	ldw	r3,36(r2)
  80c688:	e0bffd17 	ldw	r2,-12(fp)
  80c68c:	10800117 	ldw	r2,4(r2)
  80c690:	1885803a 	cmpltu	r2,r3,r2
  80c694:	10c03fcc 	andi	r3,r2,255
  80c698:	e0bfff17 	ldw	r2,-4(fp)
  80c69c:	10c00015 	stw	r3,0(r2)
      rc = 0;
  80c6a0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  80c6a4:	00000306 	br	80c6b4 <altera_avalon_jtag_uart_ioctl+0xdc>

  default:
    break;
  80c6a8:	00000306 	br	80c6b8 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  80c6ac:	0001883a 	nop
  80c6b0:	00000106 	br	80c6b8 <altera_avalon_jtag_uart_ioctl+0xe0>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  80c6b4:	0001883a 	nop

  default:
    break;
  }

  return rc;
  80c6b8:	e0bffb17 	ldw	r2,-20(fp)
}
  80c6bc:	e037883a 	mov	sp,fp
  80c6c0:	df000017 	ldw	fp,0(sp)
  80c6c4:	dec00104 	addi	sp,sp,4
  80c6c8:	f800283a 	ret

0080c6cc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  80c6cc:	defff304 	addi	sp,sp,-52
  80c6d0:	dfc00c15 	stw	ra,48(sp)
  80c6d4:	df000b15 	stw	fp,44(sp)
  80c6d8:	df000b04 	addi	fp,sp,44
  80c6dc:	e13ffc15 	stw	r4,-16(fp)
  80c6e0:	e17ffd15 	stw	r5,-12(fp)
  80c6e4:	e1bffe15 	stw	r6,-8(fp)
  80c6e8:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  80c6ec:	e0bffd17 	ldw	r2,-12(fp)
  80c6f0:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  80c6f4:	00004706 	br	80c814 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  80c6f8:	e0bffc17 	ldw	r2,-16(fp)
  80c6fc:	10800a17 	ldw	r2,40(r2)
  80c700:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  80c704:	e0bffc17 	ldw	r2,-16(fp)
  80c708:	10800b17 	ldw	r2,44(r2)
  80c70c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  80c710:	e0fff717 	ldw	r3,-36(fp)
  80c714:	e0bff817 	ldw	r2,-32(fp)
  80c718:	18800536 	bltu	r3,r2,80c730 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  80c71c:	e0fff717 	ldw	r3,-36(fp)
  80c720:	e0bff817 	ldw	r2,-32(fp)
  80c724:	1885c83a 	sub	r2,r3,r2
  80c728:	e0bff615 	stw	r2,-40(fp)
  80c72c:	00000406 	br	80c740 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  80c730:	00c20004 	movi	r3,2048
  80c734:	e0bff817 	ldw	r2,-32(fp)
  80c738:	1885c83a 	sub	r2,r3,r2
  80c73c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80c740:	e0bff617 	ldw	r2,-40(fp)
  80c744:	10001e26 	beq	r2,zero,80c7c0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  80c748:	e0fffe17 	ldw	r3,-8(fp)
  80c74c:	e0bff617 	ldw	r2,-40(fp)
  80c750:	1880022e 	bgeu	r3,r2,80c75c <altera_avalon_jtag_uart_read+0x90>
        n = space;
  80c754:	e0bffe17 	ldw	r2,-8(fp)
  80c758:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  80c75c:	e0bff817 	ldw	r2,-32(fp)
  80c760:	10800e04 	addi	r2,r2,56
  80c764:	e0fffc17 	ldw	r3,-16(fp)
  80c768:	1885883a 	add	r2,r3,r2
  80c76c:	e13ff517 	ldw	r4,-44(fp)
  80c770:	100b883a 	mov	r5,r2
  80c774:	e1bff617 	ldw	r6,-40(fp)
  80c778:	0806ea40 	call	806ea4 <memcpy>
      ptr   += n;
  80c77c:	e0fff517 	ldw	r3,-44(fp)
  80c780:	e0bff617 	ldw	r2,-40(fp)
  80c784:	1885883a 	add	r2,r3,r2
  80c788:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  80c78c:	e0fffe17 	ldw	r3,-8(fp)
  80c790:	e0bff617 	ldw	r2,-40(fp)
  80c794:	1885c83a 	sub	r2,r3,r2
  80c798:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80c79c:	e0fff817 	ldw	r3,-32(fp)
  80c7a0:	e0bff617 	ldw	r2,-40(fp)
  80c7a4:	1885883a 	add	r2,r3,r2
  80c7a8:	10c1ffcc 	andi	r3,r2,2047
  80c7ac:	e0bffc17 	ldw	r2,-16(fp)
  80c7b0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  80c7b4:	e0bffe17 	ldw	r2,-8(fp)
  80c7b8:	00bfcf16 	blt	zero,r2,80c6f8 <altera_avalon_jtag_uart_read+0x2c>
  80c7bc:	00000106 	br	80c7c4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  80c7c0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  80c7c4:	e0fff517 	ldw	r3,-44(fp)
  80c7c8:	e0bffd17 	ldw	r2,-12(fp)
  80c7cc:	1880141e 	bne	r3,r2,80c820 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  80c7d0:	e0bfff17 	ldw	r2,-4(fp)
  80c7d4:	1090000c 	andi	r2,r2,16384
  80c7d8:	1000131e 	bne	r2,zero,80c828 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  80c7dc:	0001883a 	nop
  80c7e0:	e0bffc17 	ldw	r2,-16(fp)
  80c7e4:	10c00a17 	ldw	r3,40(r2)
  80c7e8:	e0bff717 	ldw	r2,-36(fp)
  80c7ec:	1880051e 	bne	r3,r2,80c804 <altera_avalon_jtag_uart_read+0x138>
  80c7f0:	e0bffc17 	ldw	r2,-16(fp)
  80c7f4:	10c00917 	ldw	r3,36(r2)
  80c7f8:	e0bffc17 	ldw	r2,-16(fp)
  80c7fc:	10800117 	ldw	r2,4(r2)
  80c800:	18bff736 	bltu	r3,r2,80c7e0 <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  80c804:	e0bffc17 	ldw	r2,-16(fp)
  80c808:	10c00a17 	ldw	r3,40(r2)
  80c80c:	e0bff717 	ldw	r2,-36(fp)
  80c810:	18800726 	beq	r3,r2,80c830 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  80c814:	e0bffe17 	ldw	r2,-8(fp)
  80c818:	00bfb716 	blt	zero,r2,80c6f8 <altera_avalon_jtag_uart_read+0x2c>
  80c81c:	00000506 	br	80c834 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  80c820:	0001883a 	nop
  80c824:	00000306 	br	80c834 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  80c828:	0001883a 	nop
  80c82c:	00000106 	br	80c834 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  80c830:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  80c834:	e0fff517 	ldw	r3,-44(fp)
  80c838:	e0bffd17 	ldw	r2,-12(fp)
  80c83c:	18801726 	beq	r3,r2,80c89c <altera_avalon_jtag_uart_read+0x1d0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80c840:	0005303a 	rdctl	r2,status
  80c844:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80c848:	e0fffa17 	ldw	r3,-24(fp)
  80c84c:	00bfff84 	movi	r2,-2
  80c850:	1884703a 	and	r2,r3,r2
  80c854:	1001703a 	wrctl	status,r2
  
  return context;
  80c858:	e0bffa17 	ldw	r2,-24(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  80c85c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80c860:	e0bffc17 	ldw	r2,-16(fp)
  80c864:	10800817 	ldw	r2,32(r2)
  80c868:	10c00054 	ori	r3,r2,1
  80c86c:	e0bffc17 	ldw	r2,-16(fp)
  80c870:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  80c874:	e0bffc17 	ldw	r2,-16(fp)
  80c878:	10800017 	ldw	r2,0(r2)
  80c87c:	10800104 	addi	r2,r2,4
  80c880:	e0fffc17 	ldw	r3,-16(fp)
  80c884:	18c00817 	ldw	r3,32(r3)
  80c888:	10c00035 	stwio	r3,0(r2)
  80c88c:	e0bff917 	ldw	r2,-28(fp)
  80c890:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80c894:	e0bffb17 	ldw	r2,-20(fp)
  80c898:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  80c89c:	e0fff517 	ldw	r3,-44(fp)
  80c8a0:	e0bffd17 	ldw	r2,-12(fp)
  80c8a4:	18800426 	beq	r3,r2,80c8b8 <altera_avalon_jtag_uart_read+0x1ec>
    return ptr - buffer;
  80c8a8:	e0fff517 	ldw	r3,-44(fp)
  80c8ac:	e0bffd17 	ldw	r2,-12(fp)
  80c8b0:	1885c83a 	sub	r2,r3,r2
  80c8b4:	00000606 	br	80c8d0 <altera_avalon_jtag_uart_read+0x204>
  else if (flags & O_NONBLOCK)
  80c8b8:	e0bfff17 	ldw	r2,-4(fp)
  80c8bc:	1090000c 	andi	r2,r2,16384
  80c8c0:	10000226 	beq	r2,zero,80c8cc <altera_avalon_jtag_uart_read+0x200>
    return -EWOULDBLOCK;
  80c8c4:	00bffd44 	movi	r2,-11
  80c8c8:	00000106 	br	80c8d0 <altera_avalon_jtag_uart_read+0x204>
  else
    return -EIO;
  80c8cc:	00bffec4 	movi	r2,-5
}
  80c8d0:	e037883a 	mov	sp,fp
  80c8d4:	dfc00117 	ldw	ra,4(sp)
  80c8d8:	df000017 	ldw	fp,0(sp)
  80c8dc:	dec00204 	addi	sp,sp,8
  80c8e0:	f800283a 	ret

0080c8e4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  80c8e4:	defff304 	addi	sp,sp,-52
  80c8e8:	dfc00c15 	stw	ra,48(sp)
  80c8ec:	df000b15 	stw	fp,44(sp)
  80c8f0:	df000b04 	addi	fp,sp,44
  80c8f4:	e13ffc15 	stw	r4,-16(fp)
  80c8f8:	e17ffd15 	stw	r5,-12(fp)
  80c8fc:	e1bffe15 	stw	r6,-8(fp)
  80c900:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  80c904:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  80c908:	e0bffd17 	ldw	r2,-12(fp)
  80c90c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80c910:	00003706 	br	80c9f0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  80c914:	e0bffc17 	ldw	r2,-16(fp)
  80c918:	10800c17 	ldw	r2,48(r2)
  80c91c:	e0bff815 	stw	r2,-32(fp)
      out = sp->tx_out;
  80c920:	e0bffc17 	ldw	r2,-16(fp)
  80c924:	10800d17 	ldw	r2,52(r2)
  80c928:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  80c92c:	e0fff817 	ldw	r3,-32(fp)
  80c930:	e0bff517 	ldw	r2,-44(fp)
  80c934:	1880062e 	bgeu	r3,r2,80c950 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  80c938:	e0fff517 	ldw	r3,-44(fp)
  80c93c:	e0bff817 	ldw	r2,-32(fp)
  80c940:	1885c83a 	sub	r2,r3,r2
  80c944:	10bfffc4 	addi	r2,r2,-1
  80c948:	e0bff615 	stw	r2,-40(fp)
  80c94c:	00000b06 	br	80c97c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  80c950:	e0bff517 	ldw	r2,-44(fp)
  80c954:	10000526 	beq	r2,zero,80c96c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  80c958:	00c20004 	movi	r3,2048
  80c95c:	e0bff817 	ldw	r2,-32(fp)
  80c960:	1885c83a 	sub	r2,r3,r2
  80c964:	e0bff615 	stw	r2,-40(fp)
  80c968:	00000406 	br	80c97c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  80c96c:	00c1ffc4 	movi	r3,2047
  80c970:	e0bff817 	ldw	r2,-32(fp)
  80c974:	1885c83a 	sub	r2,r3,r2
  80c978:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80c97c:	e0bff617 	ldw	r2,-40(fp)
  80c980:	10001e26 	beq	r2,zero,80c9fc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  80c984:	e0fffe17 	ldw	r3,-8(fp)
  80c988:	e0bff617 	ldw	r2,-40(fp)
  80c98c:	1880022e 	bgeu	r3,r2,80c998 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  80c990:	e0bffe17 	ldw	r2,-8(fp)
  80c994:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  80c998:	e0bff817 	ldw	r2,-32(fp)
  80c99c:	10820e04 	addi	r2,r2,2104
  80c9a0:	e0fffc17 	ldw	r3,-16(fp)
  80c9a4:	1885883a 	add	r2,r3,r2
  80c9a8:	1009883a 	mov	r4,r2
  80c9ac:	e17ffd17 	ldw	r5,-12(fp)
  80c9b0:	e1bff617 	ldw	r6,-40(fp)
  80c9b4:	0806ea40 	call	806ea4 <memcpy>
      ptr   += n;
  80c9b8:	e0fffd17 	ldw	r3,-12(fp)
  80c9bc:	e0bff617 	ldw	r2,-40(fp)
  80c9c0:	1885883a 	add	r2,r3,r2
  80c9c4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  80c9c8:	e0fffe17 	ldw	r3,-8(fp)
  80c9cc:	e0bff617 	ldw	r2,-40(fp)
  80c9d0:	1885c83a 	sub	r2,r3,r2
  80c9d4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  80c9d8:	e0fff817 	ldw	r3,-32(fp)
  80c9dc:	e0bff617 	ldw	r2,-40(fp)
  80c9e0:	1885883a 	add	r2,r3,r2
  80c9e4:	10c1ffcc 	andi	r3,r2,2047
  80c9e8:	e0bffc17 	ldw	r2,-16(fp)
  80c9ec:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  80c9f0:	e0bffe17 	ldw	r2,-8(fp)
  80c9f4:	00bfc716 	blt	zero,r2,80c914 <altera_avalon_jtag_uart_write+0x30>
  80c9f8:	00000106 	br	80ca00 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  80c9fc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80ca00:	0005303a 	rdctl	r2,status
  80ca04:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80ca08:	e0fffa17 	ldw	r3,-24(fp)
  80ca0c:	00bfff84 	movi	r2,-2
  80ca10:	1884703a 	and	r2,r3,r2
  80ca14:	1001703a 	wrctl	status,r2
  
  return context;
  80ca18:	e0bffa17 	ldw	r2,-24(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  80ca1c:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  80ca20:	e0bffc17 	ldw	r2,-16(fp)
  80ca24:	10800817 	ldw	r2,32(r2)
  80ca28:	10c00094 	ori	r3,r2,2
  80ca2c:	e0bffc17 	ldw	r2,-16(fp)
  80ca30:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  80ca34:	e0bffc17 	ldw	r2,-16(fp)
  80ca38:	10800017 	ldw	r2,0(r2)
  80ca3c:	10800104 	addi	r2,r2,4
  80ca40:	e0fffc17 	ldw	r3,-16(fp)
  80ca44:	18c00817 	ldw	r3,32(r3)
  80ca48:	10c00035 	stwio	r3,0(r2)
  80ca4c:	e0bff917 	ldw	r2,-28(fp)
  80ca50:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80ca54:	e0bffb17 	ldw	r2,-20(fp)
  80ca58:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  80ca5c:	e0bffe17 	ldw	r2,-8(fp)
  80ca60:	0080110e 	bge	zero,r2,80caa8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  80ca64:	e0bfff17 	ldw	r2,-4(fp)
  80ca68:	1090000c 	andi	r2,r2,16384
  80ca6c:	1000111e 	bne	r2,zero,80cab4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  80ca70:	0001883a 	nop
  80ca74:	e0bffc17 	ldw	r2,-16(fp)
  80ca78:	10c00d17 	ldw	r3,52(r2)
  80ca7c:	e0bff517 	ldw	r2,-44(fp)
  80ca80:	1880051e 	bne	r3,r2,80ca98 <altera_avalon_jtag_uart_write+0x1b4>
  80ca84:	e0bffc17 	ldw	r2,-16(fp)
  80ca88:	10c00917 	ldw	r3,36(r2)
  80ca8c:	e0bffc17 	ldw	r2,-16(fp)
  80ca90:	10800117 	ldw	r2,4(r2)
  80ca94:	18bff736 	bltu	r3,r2,80ca74 <altera_avalon_jtag_uart_write+0x190>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  80ca98:	e0bffc17 	ldw	r2,-16(fp)
  80ca9c:	10c00d17 	ldw	r3,52(r2)
  80caa0:	e0bff517 	ldw	r2,-44(fp)
  80caa4:	18800526 	beq	r3,r2,80cabc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  80caa8:	e0bffe17 	ldw	r2,-8(fp)
  80caac:	00bfd016 	blt	zero,r2,80c9f0 <altera_avalon_jtag_uart_write+0x10c>
  80cab0:	00000306 	br	80cac0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  80cab4:	0001883a 	nop
  80cab8:	00000106 	br	80cac0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
         break;
  80cabc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  80cac0:	e0fffd17 	ldw	r3,-12(fp)
  80cac4:	e0bff717 	ldw	r2,-36(fp)
  80cac8:	18800426 	beq	r3,r2,80cadc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  80cacc:	e0fffd17 	ldw	r3,-12(fp)
  80cad0:	e0bff717 	ldw	r2,-36(fp)
  80cad4:	1885c83a 	sub	r2,r3,r2
  80cad8:	00000606 	br	80caf4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  80cadc:	e0bfff17 	ldw	r2,-4(fp)
  80cae0:	1090000c 	andi	r2,r2,16384
  80cae4:	10000226 	beq	r2,zero,80caf0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  80cae8:	00bffd44 	movi	r2,-11
  80caec:	00000106 	br	80caf4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  80caf0:	00bffec4 	movi	r2,-5
}
  80caf4:	e037883a 	mov	sp,fp
  80caf8:	dfc00117 	ldw	ra,4(sp)
  80cafc:	df000017 	ldw	fp,0(sp)
  80cb00:	dec00204 	addi	sp,sp,8
  80cb04:	f800283a 	ret

0080cb08 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  80cb08:	defffa04 	addi	sp,sp,-24
  80cb0c:	dfc00515 	stw	ra,20(sp)
  80cb10:	df000415 	stw	fp,16(sp)
  80cb14:	df000404 	addi	fp,sp,16
  80cb18:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  80cb1c:	0007883a 	mov	r3,zero
  80cb20:	e0bfff17 	ldw	r2,-4(fp)
  80cb24:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  80cb28:	e0bfff17 	ldw	r2,-4(fp)
  80cb2c:	10800104 	addi	r2,r2,4
  80cb30:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80cb34:	0005303a 	rdctl	r2,status
  80cb38:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80cb3c:	e0fffd17 	ldw	r3,-12(fp)
  80cb40:	00bfff84 	movi	r2,-2
  80cb44:	1884703a 	and	r2,r3,r2
  80cb48:	1001703a 	wrctl	status,r2
  
  return context;
  80cb4c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  80cb50:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
  80cb54:	080ea280 	call	80ea28 <alt_tick>
  80cb58:	e0bffc17 	ldw	r2,-16(fp)
  80cb5c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80cb60:	e0bffe17 	ldw	r2,-8(fp)
  80cb64:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  80cb68:	e037883a 	mov	sp,fp
  80cb6c:	dfc00117 	ldw	ra,4(sp)
  80cb70:	df000017 	ldw	fp,0(sp)
  80cb74:	dec00204 	addi	sp,sp,8
  80cb78:	f800283a 	ret

0080cb7c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  80cb7c:	defff804 	addi	sp,sp,-32
  80cb80:	dfc00715 	stw	ra,28(sp)
  80cb84:	df000615 	stw	fp,24(sp)
  80cb88:	df000604 	addi	fp,sp,24
  80cb8c:	e13ffc15 	stw	r4,-16(fp)
  80cb90:	e17ffd15 	stw	r5,-12(fp)
  80cb94:	e1bffe15 	stw	r6,-8(fp)
  80cb98:	e1ffff15 	stw	r7,-4(fp)
  80cb9c:	e0bfff17 	ldw	r2,-4(fp)
  80cba0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  80cba4:	00802074 	movhi	r2,129
  80cba8:	108e0604 	addi	r2,r2,14360
  80cbac:	10800017 	ldw	r2,0(r2)
  80cbb0:	1000041e 	bne	r2,zero,80cbc4 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
  80cbb4:	00802074 	movhi	r2,129
  80cbb8:	108e0604 	addi	r2,r2,14360
  80cbbc:	e0fffb17 	ldw	r3,-20(fp)
  80cbc0:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  80cbc4:	e0bffc17 	ldw	r2,-16(fp)
  80cbc8:	10800104 	addi	r2,r2,4
  80cbcc:	00c001c4 	movi	r3,7
  80cbd0:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  80cbd4:	d8000015 	stw	zero,0(sp)
  80cbd8:	e13ffd17 	ldw	r4,-12(fp)
  80cbdc:	e17ffe17 	ldw	r5,-8(fp)
  80cbe0:	01802074 	movhi	r6,129
  80cbe4:	31b2c204 	addi	r6,r6,-13560
  80cbe8:	e1fffc17 	ldw	r7,-16(fp)
  80cbec:	080a7e40 	call	80a7e4 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  80cbf0:	e037883a 	mov	sp,fp
  80cbf4:	dfc00117 	ldw	ra,4(sp)
  80cbf8:	df000017 	ldw	fp,0(sp)
  80cbfc:	dec00204 	addi	sp,sp,8
  80cc00:	f800283a 	ret

0080cc04 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  80cc04:	defffa04 	addi	sp,sp,-24
  80cc08:	dfc00515 	stw	ra,20(sp)
  80cc0c:	df000415 	stw	fp,16(sp)
  80cc10:	df000404 	addi	fp,sp,16
  80cc14:	e13ffd15 	stw	r4,-12(fp)
  80cc18:	e17ffe15 	stw	r5,-8(fp)
  80cc1c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80cc20:	e0bffd17 	ldw	r2,-12(fp)
  80cc24:	10800017 	ldw	r2,0(r2)
  80cc28:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  80cc2c:	e0bffc17 	ldw	r2,-16(fp)
  80cc30:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
  80cc34:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
  80cc38:	10800217 	ldw	r2,8(r2)
  80cc3c:	1809883a 	mov	r4,r3
  80cc40:	e17ffe17 	ldw	r5,-8(fp)
  80cc44:	e1bfff17 	ldw	r6,-4(fp)
  80cc48:	100f883a 	mov	r7,r2
  80cc4c:	080d10c0 	call	80d10c <altera_avalon_uart_read>
      fd->fd_flags);
}
  80cc50:	e037883a 	mov	sp,fp
  80cc54:	dfc00117 	ldw	ra,4(sp)
  80cc58:	df000017 	ldw	fp,0(sp)
  80cc5c:	dec00204 	addi	sp,sp,8
  80cc60:	f800283a 	ret

0080cc64 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  80cc64:	defffa04 	addi	sp,sp,-24
  80cc68:	dfc00515 	stw	ra,20(sp)
  80cc6c:	df000415 	stw	fp,16(sp)
  80cc70:	df000404 	addi	fp,sp,16
  80cc74:	e13ffd15 	stw	r4,-12(fp)
  80cc78:	e17ffe15 	stw	r5,-8(fp)
  80cc7c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80cc80:	e0bffd17 	ldw	r2,-12(fp)
  80cc84:	10800017 	ldw	r2,0(r2)
  80cc88:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  80cc8c:	e0bffc17 	ldw	r2,-16(fp)
  80cc90:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
  80cc94:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
  80cc98:	10800217 	ldw	r2,8(r2)
  80cc9c:	1809883a 	mov	r4,r3
  80cca0:	e17ffe17 	ldw	r5,-8(fp)
  80cca4:	e1bfff17 	ldw	r6,-4(fp)
  80cca8:	100f883a 	mov	r7,r2
  80ccac:	080d3600 	call	80d360 <altera_avalon_uart_write>
      fd->fd_flags);
}
  80ccb0:	e037883a 	mov	sp,fp
  80ccb4:	dfc00117 	ldw	ra,4(sp)
  80ccb8:	df000017 	ldw	fp,0(sp)
  80ccbc:	dec00204 	addi	sp,sp,8
  80ccc0:	f800283a 	ret

0080ccc4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  80ccc4:	defffc04 	addi	sp,sp,-16
  80ccc8:	dfc00315 	stw	ra,12(sp)
  80cccc:	df000215 	stw	fp,8(sp)
  80ccd0:	df000204 	addi	fp,sp,8
  80ccd4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80ccd8:	e0bfff17 	ldw	r2,-4(fp)
  80ccdc:	10800017 	ldw	r2,0(r2)
  80cce0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  80cce4:	e0bffe17 	ldw	r2,-8(fp)
  80cce8:	10c00a04 	addi	r3,r2,40
  80ccec:	e0bfff17 	ldw	r2,-4(fp)
  80ccf0:	10800217 	ldw	r2,8(r2)
  80ccf4:	1809883a 	mov	r4,r3
  80ccf8:	100b883a 	mov	r5,r2
  80ccfc:	080d0680 	call	80d068 <altera_avalon_uart_close>
}
  80cd00:	e037883a 	mov	sp,fp
  80cd04:	dfc00117 	ldw	ra,4(sp)
  80cd08:	df000017 	ldw	fp,0(sp)
  80cd0c:	dec00204 	addi	sp,sp,8
  80cd10:	f800283a 	ret

0080cd14 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  80cd14:	defff804 	addi	sp,sp,-32
  80cd18:	dfc00715 	stw	ra,28(sp)
  80cd1c:	df000615 	stw	fp,24(sp)
  80cd20:	df000604 	addi	fp,sp,24
  80cd24:	e13ffd15 	stw	r4,-12(fp)
  80cd28:	e17ffe15 	stw	r5,-8(fp)
  80cd2c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  80cd30:	e0bffd17 	ldw	r2,-12(fp)
  80cd34:	10800017 	ldw	r2,0(r2)
  80cd38:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  80cd3c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80cd40:	1000041e 	bne	r2,zero,80cd54 <altera_avalon_uart_init+0x40>
  80cd44:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80cd48:	1000021e 	bne	r2,zero,80cd54 <altera_avalon_uart_init+0x40>
  80cd4c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  80cd50:	10000226 	beq	r2,zero,80cd5c <altera_avalon_uart_init+0x48>
  80cd54:	00800044 	movi	r2,1
  80cd58:	00000106 	br	80cd60 <altera_avalon_uart_init+0x4c>
  80cd5c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80cd60:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  80cd64:	e0bffc17 	ldw	r2,-16(fp)
  80cd68:	10000f1e 	bne	r2,zero,80cda8 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  80cd6c:	e0bffd17 	ldw	r2,-12(fp)
  80cd70:	00c32004 	movi	r3,3200
  80cd74:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  80cd78:	e0bffb17 	ldw	r2,-20(fp)
  80cd7c:	10800304 	addi	r2,r2,12
  80cd80:	e0fffd17 	ldw	r3,-12(fp)
  80cd84:	18c00117 	ldw	r3,4(r3)
  80cd88:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  80cd8c:	d8000015 	stw	zero,0(sp)
  80cd90:	e13ffe17 	ldw	r4,-8(fp)
  80cd94:	e17fff17 	ldw	r5,-4(fp)
  80cd98:	01802074 	movhi	r6,129
  80cd9c:	31b36f04 	addi	r6,r6,-12868
  80cda0:	e1fffd17 	ldw	r7,-12(fp)
  80cda4:	080a7e40 	call	80a7e4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  80cda8:	e037883a 	mov	sp,fp
  80cdac:	dfc00117 	ldw	ra,4(sp)
  80cdb0:	df000017 	ldw	fp,0(sp)
  80cdb4:	dec00204 	addi	sp,sp,8
  80cdb8:	f800283a 	ret

0080cdbc <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  80cdbc:	defffa04 	addi	sp,sp,-24
  80cdc0:	dfc00515 	stw	ra,20(sp)
  80cdc4:	df000415 	stw	fp,16(sp)
  80cdc8:	df000404 	addi	fp,sp,16
  80cdcc:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  80cdd0:	e0bfff17 	ldw	r2,-4(fp)
  80cdd4:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
  80cdd8:	e0bffc17 	ldw	r2,-16(fp)
  80cddc:	10800017 	ldw	r2,0(r2)
  80cde0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  80cde4:	e0bffd17 	ldw	r2,-12(fp)
  80cde8:	10800204 	addi	r2,r2,8
  80cdec:	10800037 	ldwio	r2,0(r2)
  80cdf0:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  80cdf4:	e0bffd17 	ldw	r2,-12(fp)
  80cdf8:	10800204 	addi	r2,r2,8
  80cdfc:	0007883a 	mov	r3,zero
  80ce00:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  80ce04:	e0bffd17 	ldw	r2,-12(fp)
  80ce08:	10800204 	addi	r2,r2,8
  80ce0c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  80ce10:	e0bffe17 	ldw	r2,-8(fp)
  80ce14:	1080200c 	andi	r2,r2,128
  80ce18:	10000326 	beq	r2,zero,80ce28 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  80ce1c:	e13ffc17 	ldw	r4,-16(fp)
  80ce20:	e17ffe17 	ldw	r5,-8(fp)
  80ce24:	080ce540 	call	80ce54 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  80ce28:	e0bffe17 	ldw	r2,-8(fp)
  80ce2c:	1081100c 	andi	r2,r2,1088
  80ce30:	10000326 	beq	r2,zero,80ce40 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  80ce34:	e13ffc17 	ldw	r4,-16(fp)
  80ce38:	e17ffe17 	ldw	r5,-8(fp)
  80ce3c:	080cf2c0 	call	80cf2c <altera_avalon_uart_txirq>
  }
  

}
  80ce40:	e037883a 	mov	sp,fp
  80ce44:	dfc00117 	ldw	ra,4(sp)
  80ce48:	df000017 	ldw	fp,0(sp)
  80ce4c:	dec00204 	addi	sp,sp,8
  80ce50:	f800283a 	ret

0080ce54 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80ce54:	defffc04 	addi	sp,sp,-16
  80ce58:	df000315 	stw	fp,12(sp)
  80ce5c:	df000304 	addi	fp,sp,12
  80ce60:	e13ffe15 	stw	r4,-8(fp)
  80ce64:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  80ce68:	e0bfff17 	ldw	r2,-4(fp)
  80ce6c:	108000cc 	andi	r2,r2,3
  80ce70:	1000291e 	bne	r2,zero,80cf18 <altera_avalon_uart_rxirq+0xc4>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  80ce74:	e0bffe17 	ldw	r2,-8(fp)
  80ce78:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80ce7c:	e0bffe17 	ldw	r2,-8(fp)
  80ce80:	10800317 	ldw	r2,12(r2)
  80ce84:	10800044 	addi	r2,r2,1
  80ce88:	10800fcc 	andi	r2,r2,63
  80ce8c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  80ce90:	e0bffe17 	ldw	r2,-8(fp)
  80ce94:	10800317 	ldw	r2,12(r2)
  80ce98:	e0fffe17 	ldw	r3,-8(fp)
  80ce9c:	18c00017 	ldw	r3,0(r3)
  80cea0:	18c00037 	ldwio	r3,0(r3)
  80cea4:	e13ffe17 	ldw	r4,-8(fp)
  80cea8:	2085883a 	add	r2,r4,r2
  80ceac:	10800704 	addi	r2,r2,28
  80ceb0:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
  80ceb4:	e0bffe17 	ldw	r2,-8(fp)
  80ceb8:	e0fffd17 	ldw	r3,-12(fp)
  80cebc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80cec0:	e0bffe17 	ldw	r2,-8(fp)
  80cec4:	10800317 	ldw	r2,12(r2)
  80cec8:	10800044 	addi	r2,r2,1
  80cecc:	10800fcc 	andi	r2,r2,63
  80ced0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  80ced4:	e0bffe17 	ldw	r2,-8(fp)
  80ced8:	10c00217 	ldw	r3,8(r2)
  80cedc:	e0bffd17 	ldw	r2,-12(fp)
  80cee0:	18800e1e 	bne	r3,r2,80cf1c <altera_avalon_uart_rxirq+0xc8>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80cee4:	e0bffe17 	ldw	r2,-8(fp)
  80cee8:	10c00117 	ldw	r3,4(r2)
  80ceec:	00bfdfc4 	movi	r2,-129
  80cef0:	1886703a 	and	r3,r3,r2
  80cef4:	e0bffe17 	ldw	r2,-8(fp)
  80cef8:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  80cefc:	e0bffe17 	ldw	r2,-8(fp)
  80cf00:	10800017 	ldw	r2,0(r2)
  80cf04:	10800304 	addi	r2,r2,12
  80cf08:	e0fffe17 	ldw	r3,-8(fp)
  80cf0c:	18c00117 	ldw	r3,4(r3)
  80cf10:	10c00035 	stwio	r3,0(r2)
  80cf14:	00000106 	br	80cf1c <altera_avalon_uart_rxirq+0xc8>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  80cf18:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  80cf1c:	e037883a 	mov	sp,fp
  80cf20:	df000017 	ldw	fp,0(sp)
  80cf24:	dec00104 	addi	sp,sp,4
  80cf28:	f800283a 	ret

0080cf2c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  80cf2c:	defffd04 	addi	sp,sp,-12
  80cf30:	df000215 	stw	fp,8(sp)
  80cf34:	df000204 	addi	fp,sp,8
  80cf38:	e13ffe15 	stw	r4,-8(fp)
  80cf3c:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  80cf40:	e0bffe17 	ldw	r2,-8(fp)
  80cf44:	10c00417 	ldw	r3,16(r2)
  80cf48:	e0bffe17 	ldw	r2,-8(fp)
  80cf4c:	10800517 	ldw	r2,20(r2)
  80cf50:	18803026 	beq	r3,r2,80d014 <altera_avalon_uart_txirq+0xe8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  80cf54:	e0bffe17 	ldw	r2,-8(fp)
  80cf58:	10800617 	ldw	r2,24(r2)
  80cf5c:	1080008c 	andi	r2,r2,2
  80cf60:	10000326 	beq	r2,zero,80cf70 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  80cf64:	e0bfff17 	ldw	r2,-4(fp)
  80cf68:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  80cf6c:	10001b26 	beq	r2,zero,80cfdc <altera_avalon_uart_txirq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  80cf70:	e0bffe17 	ldw	r2,-8(fp)
  80cf74:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  80cf78:	e0bffe17 	ldw	r2,-8(fp)
  80cf7c:	10800017 	ldw	r2,0(r2)
  80cf80:	10800104 	addi	r2,r2,4
  80cf84:	e0fffe17 	ldw	r3,-8(fp)
  80cf88:	18c00417 	ldw	r3,16(r3)
  80cf8c:	e13ffe17 	ldw	r4,-8(fp)
  80cf90:	20c7883a 	add	r3,r4,r3
  80cf94:	18c01704 	addi	r3,r3,92
  80cf98:	18c00003 	ldbu	r3,0(r3)
  80cf9c:	18c03fcc 	andi	r3,r3,255
  80cfa0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  80cfa4:	e0bffe17 	ldw	r2,-8(fp)
  80cfa8:	10800417 	ldw	r2,16(r2)
  80cfac:	10800044 	addi	r2,r2,1
  80cfb0:	e0fffe17 	ldw	r3,-8(fp)
  80cfb4:	18800415 	stw	r2,16(r3)
  80cfb8:	10c00fcc 	andi	r3,r2,63
  80cfbc:	e0bffe17 	ldw	r2,-8(fp)
  80cfc0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  80cfc4:	e0bffe17 	ldw	r2,-8(fp)
  80cfc8:	10800117 	ldw	r2,4(r2)
  80cfcc:	10c01014 	ori	r3,r2,64
  80cfd0:	e0bffe17 	ldw	r2,-8(fp)
  80cfd4:	10c00115 	stw	r3,4(r2)
  80cfd8:	00000e06 	br	80d014 <altera_avalon_uart_txirq+0xe8>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  80cfdc:	e0bffe17 	ldw	r2,-8(fp)
  80cfe0:	10800017 	ldw	r2,0(r2)
  80cfe4:	10800204 	addi	r2,r2,8
  80cfe8:	10800037 	ldwio	r2,0(r2)
  80cfec:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  80cff0:	e0bfff17 	ldw	r2,-4(fp)
  80cff4:	1082000c 	andi	r2,r2,2048
  80cff8:	1000061e 	bne	r2,zero,80d014 <altera_avalon_uart_txirq+0xe8>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  80cffc:	e0bffe17 	ldw	r2,-8(fp)
  80d000:	10c00117 	ldw	r3,4(r2)
  80d004:	00bfefc4 	movi	r2,-65
  80d008:	1886703a 	and	r3,r3,r2
  80d00c:	e0bffe17 	ldw	r2,-8(fp)
  80d010:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  80d014:	e0bffe17 	ldw	r2,-8(fp)
  80d018:	10c00417 	ldw	r3,16(r2)
  80d01c:	e0bffe17 	ldw	r2,-8(fp)
  80d020:	10800517 	ldw	r2,20(r2)
  80d024:	1880061e 	bne	r3,r2,80d040 <altera_avalon_uart_txirq+0x114>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  80d028:	e0bffe17 	ldw	r2,-8(fp)
  80d02c:	10c00117 	ldw	r3,4(r2)
  80d030:	00beefc4 	movi	r2,-1089
  80d034:	1886703a 	and	r3,r3,r2
  80d038:	e0bffe17 	ldw	r2,-8(fp)
  80d03c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80d040:	e0bffe17 	ldw	r2,-8(fp)
  80d044:	10800017 	ldw	r2,0(r2)
  80d048:	10800304 	addi	r2,r2,12
  80d04c:	e0fffe17 	ldw	r3,-8(fp)
  80d050:	18c00117 	ldw	r3,4(r3)
  80d054:	10c00035 	stwio	r3,0(r2)
}
  80d058:	e037883a 	mov	sp,fp
  80d05c:	df000017 	ldw	fp,0(sp)
  80d060:	dec00104 	addi	sp,sp,4
  80d064:	f800283a 	ret

0080d068 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  80d068:	defffd04 	addi	sp,sp,-12
  80d06c:	df000215 	stw	fp,8(sp)
  80d070:	df000204 	addi	fp,sp,8
  80d074:	e13ffe15 	stw	r4,-8(fp)
  80d078:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  80d07c:	00000506 	br	80d094 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  80d080:	e0bfff17 	ldw	r2,-4(fp)
  80d084:	1090000c 	andi	r2,r2,16384
  80d088:	10000226 	beq	r2,zero,80d094 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  80d08c:	00bffd44 	movi	r2,-11
  80d090:	00000606 	br	80d0ac <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  80d094:	e0bffe17 	ldw	r2,-8(fp)
  80d098:	10c00417 	ldw	r3,16(r2)
  80d09c:	e0bffe17 	ldw	r2,-8(fp)
  80d0a0:	10800517 	ldw	r2,20(r2)
  80d0a4:	18bff61e 	bne	r3,r2,80d080 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  80d0a8:	0005883a 	mov	r2,zero
}
  80d0ac:	e037883a 	mov	sp,fp
  80d0b0:	df000017 	ldw	fp,0(sp)
  80d0b4:	dec00104 	addi	sp,sp,4
  80d0b8:	f800283a 	ret

0080d0bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80d0bc:	defffe04 	addi	sp,sp,-8
  80d0c0:	dfc00115 	stw	ra,4(sp)
  80d0c4:	df000015 	stw	fp,0(sp)
  80d0c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80d0cc:	00802074 	movhi	r2,129
  80d0d0:	108de104 	addi	r2,r2,14212
  80d0d4:	10800017 	ldw	r2,0(r2)
  80d0d8:	10000526 	beq	r2,zero,80d0f0 <alt_get_errno+0x34>
  80d0dc:	00802074 	movhi	r2,129
  80d0e0:	108de104 	addi	r2,r2,14212
  80d0e4:	10800017 	ldw	r2,0(r2)
  80d0e8:	103ee83a 	callr	r2
  80d0ec:	00000206 	br	80d0f8 <alt_get_errno+0x3c>
  80d0f0:	00802074 	movhi	r2,129
  80d0f4:	108e0104 	addi	r2,r2,14340
}
  80d0f8:	e037883a 	mov	sp,fp
  80d0fc:	dfc00117 	ldw	ra,4(sp)
  80d100:	df000017 	ldw	fp,0(sp)
  80d104:	dec00204 	addi	sp,sp,8
  80d108:	f800283a 	ret

0080d10c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  80d10c:	defff104 	addi	sp,sp,-60
  80d110:	dfc00e15 	stw	ra,56(sp)
  80d114:	df000d15 	stw	fp,52(sp)
  80d118:	df000d04 	addi	fp,sp,52
  80d11c:	e13ffc15 	stw	r4,-16(fp)
  80d120:	e17ffd15 	stw	r5,-12(fp)
  80d124:	e1bffe15 	stw	r6,-8(fp)
  80d128:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
  80d12c:	e03ff305 	stb	zero,-52(fp)
  int             count = 0;
  80d130:	e03ff415 	stw	zero,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  80d134:	e0bfff17 	ldw	r2,-4(fp)
  80d138:	1090000c 	andi	r2,r2,16384
  80d13c:	1005003a 	cmpeq	r2,r2,zero
  80d140:	10803fcc 	andi	r2,r2,255
  80d144:	e0bff515 	stw	r2,-44(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
  80d148:	e0bffc17 	ldw	r2,-16(fp)
  80d14c:	10800217 	ldw	r2,8(r2)
  80d150:	10800044 	addi	r2,r2,1
  80d154:	10800fcc 	andi	r2,r2,63
  80d158:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  80d15c:	00001906 	br	80d1c4 <altera_avalon_uart_read+0xb8>
    {
      count++;
  80d160:	e0bff417 	ldw	r2,-48(fp)
  80d164:	10800044 	addi	r2,r2,1
  80d168:	e0bff415 	stw	r2,-48(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  80d16c:	e0bffc17 	ldw	r2,-16(fp)
  80d170:	10800217 	ldw	r2,8(r2)
  80d174:	e0fffc17 	ldw	r3,-16(fp)
  80d178:	1885883a 	add	r2,r3,r2
  80d17c:	10800704 	addi	r2,r2,28
  80d180:	10800003 	ldbu	r2,0(r2)
  80d184:	1007883a 	mov	r3,r2
  80d188:	e0bffd17 	ldw	r2,-12(fp)
  80d18c:	10c00005 	stb	r3,0(r2)
  80d190:	e0bffd17 	ldw	r2,-12(fp)
  80d194:	10800044 	addi	r2,r2,1
  80d198:	e0bffd15 	stw	r2,-12(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  80d19c:	e0bffc17 	ldw	r2,-16(fp)
  80d1a0:	10800217 	ldw	r2,8(r2)
  80d1a4:	10c00044 	addi	r3,r2,1
  80d1a8:	e0bffc17 	ldw	r2,-16(fp)
  80d1ac:	10c00215 	stw	r3,8(r2)
  80d1b0:	e0bffc17 	ldw	r2,-16(fp)
  80d1b4:	10800217 	ldw	r2,8(r2)
  80d1b8:	10c00fcc 	andi	r3,r2,63
  80d1bc:	e0bffc17 	ldw	r2,-16(fp)
  80d1c0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  80d1c4:	e0fff417 	ldw	r3,-48(fp)
  80d1c8:	e0bffe17 	ldw	r2,-8(fp)
  80d1cc:	1880050e 	bge	r3,r2,80d1e4 <altera_avalon_uart_read+0xd8>
  80d1d0:	e0bffc17 	ldw	r2,-16(fp)
  80d1d4:	10c00217 	ldw	r3,8(r2)
  80d1d8:	e0bffc17 	ldw	r2,-16(fp)
  80d1dc:	10800317 	ldw	r2,12(r2)
  80d1e0:	18bfdf1e 	bne	r3,r2,80d160 <altera_avalon_uart_read+0x54>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  80d1e4:	e0bff417 	ldw	r2,-48(fp)
  80d1e8:	1000241e 	bne	r2,zero,80d27c <altera_avalon_uart_read+0x170>
  80d1ec:	e0bffc17 	ldw	r2,-16(fp)
  80d1f0:	10c00217 	ldw	r3,8(r2)
  80d1f4:	e0bffc17 	ldw	r2,-16(fp)
  80d1f8:	10800317 	ldw	r2,12(r2)
  80d1fc:	18801f1e 	bne	r3,r2,80d27c <altera_avalon_uart_read+0x170>
    {
      if (!block)
  80d200:	e0bff517 	ldw	r2,-44(fp)
  80d204:	1000061e 	bne	r2,zero,80d220 <altera_avalon_uart_read+0x114>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  80d208:	080d0bc0 	call	80d0bc <alt_get_errno>
  80d20c:	00c002c4 	movi	r3,11
  80d210:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
  80d214:	00800044 	movi	r2,1
  80d218:	e0bff305 	stb	r2,-52(fp)
        break;
  80d21c:	00001b06 	br	80d28c <altera_avalon_uart_read+0x180>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80d220:	0005303a 	rdctl	r2,status
  80d224:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80d228:	e0fff817 	ldw	r3,-32(fp)
  80d22c:	00bfff84 	movi	r2,-2
  80d230:	1884703a 	and	r2,r3,r2
  80d234:	1001703a 	wrctl	status,r2
  
  return context;
  80d238:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  80d23c:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80d240:	e0bffc17 	ldw	r2,-16(fp)
  80d244:	10800117 	ldw	r2,4(r2)
  80d248:	10c02014 	ori	r3,r2,128
  80d24c:	e0bffc17 	ldw	r2,-16(fp)
  80d250:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80d254:	e0bffc17 	ldw	r2,-16(fp)
  80d258:	10800017 	ldw	r2,0(r2)
  80d25c:	10800304 	addi	r2,r2,12
  80d260:	e0fffc17 	ldw	r3,-16(fp)
  80d264:	18c00117 	ldw	r3,4(r3)
  80d268:	10c00035 	stwio	r3,0(r2)
  80d26c:	e0bff717 	ldw	r2,-36(fp)
  80d270:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80d274:	e0bff917 	ldw	r2,-28(fp)
  80d278:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  80d27c:	e0bff417 	ldw	r2,-48(fp)
  80d280:	1000021e 	bne	r2,zero,80d28c <altera_avalon_uart_read+0x180>
  80d284:	e0bffe17 	ldw	r2,-8(fp)
  80d288:	103fce1e 	bne	r2,zero,80d1c4 <altera_avalon_uart_read+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80d28c:	0005303a 	rdctl	r2,status
  80d290:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80d294:	e0fffa17 	ldw	r3,-24(fp)
  80d298:	00bfff84 	movi	r2,-2
  80d29c:	1884703a 	and	r2,r3,r2
  80d2a0:	1001703a 	wrctl	status,r2
  
  return context;
  80d2a4:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  80d2a8:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80d2ac:	e0bffc17 	ldw	r2,-16(fp)
  80d2b0:	10800117 	ldw	r2,4(r2)
  80d2b4:	10c02014 	ori	r3,r2,128
  80d2b8:	e0bffc17 	ldw	r2,-16(fp)
  80d2bc:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80d2c0:	e0bffc17 	ldw	r2,-16(fp)
  80d2c4:	10800017 	ldw	r2,0(r2)
  80d2c8:	10800304 	addi	r2,r2,12
  80d2cc:	e0fffc17 	ldw	r3,-16(fp)
  80d2d0:	18c00117 	ldw	r3,4(r3)
  80d2d4:	10c00035 	stwio	r3,0(r2)
  80d2d8:	e0bff717 	ldw	r2,-36(fp)
  80d2dc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80d2e0:	e0bffb17 	ldw	r2,-20(fp)
  80d2e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  80d2e8:	e0bff303 	ldbu	r2,-52(fp)
  80d2ec:	10000226 	beq	r2,zero,80d2f8 <altera_avalon_uart_read+0x1ec>
    return -EWOULDBLOCK;
  80d2f0:	00bffd44 	movi	r2,-11
  80d2f4:	00000106 	br	80d2fc <altera_avalon_uart_read+0x1f0>
  }
  else {
    return count;
  80d2f8:	e0bff417 	ldw	r2,-48(fp)
  }
}
  80d2fc:	e037883a 	mov	sp,fp
  80d300:	dfc00117 	ldw	ra,4(sp)
  80d304:	df000017 	ldw	fp,0(sp)
  80d308:	dec00204 	addi	sp,sp,8
  80d30c:	f800283a 	ret

0080d310 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80d310:	defffe04 	addi	sp,sp,-8
  80d314:	dfc00115 	stw	ra,4(sp)
  80d318:	df000015 	stw	fp,0(sp)
  80d31c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80d320:	00802074 	movhi	r2,129
  80d324:	108de104 	addi	r2,r2,14212
  80d328:	10800017 	ldw	r2,0(r2)
  80d32c:	10000526 	beq	r2,zero,80d344 <alt_get_errno+0x34>
  80d330:	00802074 	movhi	r2,129
  80d334:	108de104 	addi	r2,r2,14212
  80d338:	10800017 	ldw	r2,0(r2)
  80d33c:	103ee83a 	callr	r2
  80d340:	00000206 	br	80d34c <alt_get_errno+0x3c>
  80d344:	00802074 	movhi	r2,129
  80d348:	108e0104 	addi	r2,r2,14340
}
  80d34c:	e037883a 	mov	sp,fp
  80d350:	dfc00117 	ldw	ra,4(sp)
  80d354:	df000017 	ldw	fp,0(sp)
  80d358:	dec00204 	addi	sp,sp,8
  80d35c:	f800283a 	ret

0080d360 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  80d360:	defff204 	addi	sp,sp,-56
  80d364:	dfc00d15 	stw	ra,52(sp)
  80d368:	df000c15 	stw	fp,48(sp)
  80d36c:	df000c04 	addi	fp,sp,48
  80d370:	e13ffc15 	stw	r4,-16(fp)
  80d374:	e17ffd15 	stw	r5,-12(fp)
  80d378:	e1bffe15 	stw	r6,-8(fp)
  80d37c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  80d380:	e0bffe17 	ldw	r2,-8(fp)
  80d384:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  80d388:	e0bfff17 	ldw	r2,-4(fp)
  80d38c:	1090000c 	andi	r2,r2,16384
  80d390:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  80d394:	00003b06 	br	80d484 <altera_avalon_uart_write+0x124>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  80d398:	e0bffc17 	ldw	r2,-16(fp)
  80d39c:	10800517 	ldw	r2,20(r2)
  80d3a0:	10800044 	addi	r2,r2,1
  80d3a4:	10800fcc 	andi	r2,r2,63
  80d3a8:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  80d3ac:	e0bffc17 	ldw	r2,-16(fp)
  80d3b0:	10c00417 	ldw	r3,16(r2)
  80d3b4:	e0bff617 	ldw	r2,-40(fp)
  80d3b8:	1880211e 	bne	r3,r2,80d440 <altera_avalon_uart_write+0xe0>
    {
      if (no_block)
  80d3bc:	e0bff517 	ldw	r2,-44(fp)
  80d3c0:	10000426 	beq	r2,zero,80d3d4 <altera_avalon_uart_write+0x74>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  80d3c4:	080d3100 	call	80d310 <alt_get_errno>
  80d3c8:	00c002c4 	movi	r3,11
  80d3cc:	10c00015 	stw	r3,0(r2)
        break;
  80d3d0:	00002e06 	br	80d48c <altera_avalon_uart_write+0x12c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80d3d4:	0005303a 	rdctl	r2,status
  80d3d8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80d3dc:	e0fff817 	ldw	r3,-32(fp)
  80d3e0:	00bfff84 	movi	r2,-2
  80d3e4:	1884703a 	and	r2,r3,r2
  80d3e8:	1001703a 	wrctl	status,r2
  
  return context;
  80d3ec:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  80d3f0:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  80d3f4:	e0bffc17 	ldw	r2,-16(fp)
  80d3f8:	10800117 	ldw	r2,4(r2)
  80d3fc:	10c11014 	ori	r3,r2,1088
  80d400:	e0bffc17 	ldw	r2,-16(fp)
  80d404:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80d408:	e0bffc17 	ldw	r2,-16(fp)
  80d40c:	10800017 	ldw	r2,0(r2)
  80d410:	10800304 	addi	r2,r2,12
  80d414:	e0fffc17 	ldw	r3,-16(fp)
  80d418:	18c00117 	ldw	r3,4(r3)
  80d41c:	10c00035 	stwio	r3,0(r2)
  80d420:	e0bff717 	ldw	r2,-36(fp)
  80d424:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80d428:	e0bff917 	ldw	r2,-28(fp)
  80d42c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  80d430:	e0bffc17 	ldw	r2,-16(fp)
  80d434:	10c00417 	ldw	r3,16(r2)
  80d438:	e0bff617 	ldw	r2,-40(fp)
  80d43c:	18bffc26 	beq	r3,r2,80d430 <altera_avalon_uart_write+0xd0>
      }
    }

    count--;
  80d440:	e0bff417 	ldw	r2,-48(fp)
  80d444:	10bfffc4 	addi	r2,r2,-1
  80d448:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  80d44c:	e0bffc17 	ldw	r2,-16(fp)
  80d450:	10800517 	ldw	r2,20(r2)
  80d454:	e0fffd17 	ldw	r3,-12(fp)
  80d458:	18c00003 	ldbu	r3,0(r3)
  80d45c:	e13ffc17 	ldw	r4,-16(fp)
  80d460:	2085883a 	add	r2,r4,r2
  80d464:	10801704 	addi	r2,r2,92
  80d468:	10c00005 	stb	r3,0(r2)
  80d46c:	e0bffd17 	ldw	r2,-12(fp)
  80d470:	10800044 	addi	r2,r2,1
  80d474:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
  80d478:	e0bffc17 	ldw	r2,-16(fp)
  80d47c:	e0fff617 	ldw	r3,-40(fp)
  80d480:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  80d484:	e0bff417 	ldw	r2,-48(fp)
  80d488:	103fc31e 	bne	r2,zero,80d398 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80d48c:	0005303a 	rdctl	r2,status
  80d490:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80d494:	e0fffa17 	ldw	r3,-24(fp)
  80d498:	00bfff84 	movi	r2,-2
  80d49c:	1884703a 	and	r2,r3,r2
  80d4a0:	1001703a 	wrctl	status,r2
  
  return context;
  80d4a4:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  80d4a8:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  80d4ac:	e0bffc17 	ldw	r2,-16(fp)
  80d4b0:	10800117 	ldw	r2,4(r2)
  80d4b4:	10c11014 	ori	r3,r2,1088
  80d4b8:	e0bffc17 	ldw	r2,-16(fp)
  80d4bc:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80d4c0:	e0bffc17 	ldw	r2,-16(fp)
  80d4c4:	10800017 	ldw	r2,0(r2)
  80d4c8:	10800304 	addi	r2,r2,12
  80d4cc:	e0fffc17 	ldw	r3,-16(fp)
  80d4d0:	18c00117 	ldw	r3,4(r3)
  80d4d4:	10c00035 	stwio	r3,0(r2)
  80d4d8:	e0bff717 	ldw	r2,-36(fp)
  80d4dc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80d4e0:	e0bffb17 	ldw	r2,-20(fp)
  80d4e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  80d4e8:	e0fffe17 	ldw	r3,-8(fp)
  80d4ec:	e0bff417 	ldw	r2,-48(fp)
  80d4f0:	1885c83a 	sub	r2,r3,r2
}
  80d4f4:	e037883a 	mov	sp,fp
  80d4f8:	dfc00117 	ldw	ra,4(sp)
  80d4fc:	df000017 	ldw	fp,0(sp)
  80d500:	dec00204 	addi	sp,sp,8
  80d504:	f800283a 	ret

0080d508 <alt_hostfs_open>:
* alt_hostfs_open
*
* If we can't find anything return -1
*/
int alt_hostfs_open(alt_fd* fd, const char * name, int flags, int mode)
{
  80d508:	deffeb04 	addi	sp,sp,-84
  80d50c:	df001415 	stw	fp,80(sp)
  80d510:	dc401315 	stw	r17,76(sp)
  80d514:	dc001215 	stw	r16,72(sp)
  80d518:	df001204 	addi	fp,sp,72
  80d51c:	e13ffb15 	stw	r4,-20(fp)
  80d520:	e17ffc15 	stw	r5,-16(fp)
  80d524:	e1bffd15 	stw	r6,-12(fp)
  80d528:	e1fffe15 	stw	r7,-8(fp)
  static const struct HOSTCALL_INFO hcinfo = { 0x0103, "open" };

  alt_hostfs_dev* dev= (alt_hostfs_dev*)fd->dev;
  80d52c:	e0bffb17 	ldw	r2,-20(fp)
  80d530:	10800017 	ldw	r2,0(r2)
  80d534:	e0bfee15 	stw	r2,-72(fp)
#endif

  /* Mount point names don't end with a slash, so we must skip over the
   * slash following the mount point name.
  */
  name += inline_strlen(dev->fs_dev.name) + 1;
  80d538:	e0bfee17 	ldw	r2,-72(fp)
  80d53c:	10800217 	ldw	r2,8(r2)
  80d540:	e0bff715 	stw	r2,-36(fp)
};

static inline int inline_strlen(const char * string) ALT_ALWAYS_INLINE;
static inline int inline_strlen(const char * string)
{
  const char * ptr = string - 1;
  80d544:	e0bff717 	ldw	r2,-36(fp)
  80d548:	10bfffc4 	addi	r2,r2,-1
  80d54c:	e0bff815 	stw	r2,-32(fp)

  while (*++ptr != 0)
  80d550:	e0bff817 	ldw	r2,-32(fp)
  80d554:	10800044 	addi	r2,r2,1
  80d558:	e0bff815 	stw	r2,-32(fp)
  80d55c:	e0bff817 	ldw	r2,-32(fp)
  80d560:	10800003 	ldbu	r2,0(r2)
  80d564:	10803fcc 	andi	r2,r2,255
  80d568:	1080201c 	xori	r2,r2,128
  80d56c:	10bfe004 	addi	r2,r2,-128
  80d570:	103ff71e 	bne	r2,zero,80d550 <alt_hostfs_open+0x48>
    ;

  return ptr - string;
  80d574:	e0fff817 	ldw	r3,-32(fp)
  80d578:	e0bff717 	ldw	r2,-36(fp)
  80d57c:	1885c83a 	sub	r2,r3,r2
#endif

  /* Mount point names don't end with a slash, so we must skip over the
   * slash following the mount point name.
  */
  name += inline_strlen(dev->fs_dev.name) + 1;
  80d580:	10800044 	addi	r2,r2,1
  80d584:	e0fffc17 	ldw	r3,-16(fp)
  80d588:	1885883a 	add	r2,r3,r2
  80d58c:	e0bffc15 	stw	r2,-16(fp)

  r3 = (int)&hcinfo;
  80d590:	d0a01c04 	addi	r2,gp,-32656
  80d594:	e0bfef15 	stw	r2,-68(fp)
  r4 = (int)name;
  80d598:	e0bffc17 	ldw	r2,-16(fp)
  80d59c:	e0bff015 	stw	r2,-64(fp)
  r5 = flags;
  80d5a0:	e0bffd17 	ldw	r2,-12(fp)
  80d5a4:	e0bff115 	stw	r2,-60(fp)
  r6 = mode;
  80d5a8:	e0bffe17 	ldw	r2,-8(fp)
  80d5ac:	e0bff215 	stw	r2,-56(fp)
  80d5b0:	e0bffc17 	ldw	r2,-16(fp)
  80d5b4:	e0bff915 	stw	r2,-28(fp)
};

static inline int inline_strlen(const char * string) ALT_ALWAYS_INLINE;
static inline int inline_strlen(const char * string)
{
  const char * ptr = string - 1;
  80d5b8:	e0bff917 	ldw	r2,-28(fp)
  80d5bc:	10bfffc4 	addi	r2,r2,-1
  80d5c0:	e0bffa15 	stw	r2,-24(fp)

  while (*++ptr != 0)
  80d5c4:	e0bffa17 	ldw	r2,-24(fp)
  80d5c8:	10800044 	addi	r2,r2,1
  80d5cc:	e0bffa15 	stw	r2,-24(fp)
  80d5d0:	e0bffa17 	ldw	r2,-24(fp)
  80d5d4:	10800003 	ldbu	r2,0(r2)
  80d5d8:	10803fcc 	andi	r2,r2,255
  80d5dc:	1080201c 	xori	r2,r2,128
  80d5e0:	10bfe004 	addi	r2,r2,-128
  80d5e4:	103ff71e 	bne	r2,zero,80d5c4 <alt_hostfs_open+0xbc>
    ;

  return ptr - string;
  80d5e8:	e0fffa17 	ldw	r3,-24(fp)
  80d5ec:	e0bff917 	ldw	r2,-28(fp)
  80d5f0:	1885c83a 	sub	r2,r3,r2

  r3 = (int)&hcinfo;
  r4 = (int)name;
  r5 = flags;
  r6 = mode;
  r7 = inline_strlen(name);
  80d5f4:	e0bff315 	stw	r2,-52(fp)

  __asm__ volatile("break 1" : "=D02" (r2), "+D03" (r3) : "D04" (r4), "D05" (r5), "D06" (r6), "D07" (r7) : "memory" );
  80d5f8:	e13ff017 	ldw	r4,-64(fp)
  80d5fc:	e13fff15 	stw	r4,-4(fp)
  80d600:	e17ff117 	ldw	r5,-60(fp)
  80d604:	e1bff217 	ldw	r6,-56(fp)
  80d608:	e1fff317 	ldw	r7,-52(fp)
  80d60c:	e0ffef17 	ldw	r3,-68(fp)
  80d610:	1821883a 	mov	r16,r3
  80d614:	8007883a 	mov	r3,r16
  80d618:	e13fff17 	ldw	r4,-4(fp)
  80d61c:	003da07a 	break	1
  80d620:	1821883a 	mov	r16,r3
  80d624:	1023883a 	mov	r17,r2
  80d628:	e47ff415 	stw	r17,-48(fp)
  80d62c:	e43fef15 	stw	r16,-68(fp)

  handle = (void *)r2;
  80d630:	e0bff417 	ldw	r2,-48(fp)
  80d634:	e0bff515 	stw	r2,-44(fp)
  error = r3;
  80d638:	e0bfef17 	ldw	r2,-68(fp)
  80d63c:	e0bff615 	stw	r2,-40(fp)

  if (error == 0)
  80d640:	e0bff617 	ldw	r2,-40(fp)
  80d644:	1000031e 	bne	r2,zero,80d654 <alt_hostfs_open+0x14c>
    fd->priv = handle;
  80d648:	e0bffb17 	ldw	r2,-20(fp)
  80d64c:	e0fff517 	ldw	r3,-44(fp)
  80d650:	10c00115 	stw	r3,4(r2)

  return -error;
  80d654:	e0bff617 	ldw	r2,-40(fp)
  80d658:	0085c83a 	sub	r2,zero,r2
}
  80d65c:	e037883a 	mov	sp,fp
  80d660:	df000217 	ldw	fp,8(sp)
  80d664:	dc400117 	ldw	r17,4(sp)
  80d668:	dc000017 	ldw	r16,0(sp)
  80d66c:	dec00304 	addi	sp,sp,12
  80d670:	f800283a 	ret

0080d674 <alt_hostfs_close>:
* alt_hostfs_close
*
* Read the file
*/
int alt_hostfs_close(alt_fd* fd)
{
  80d674:	defffa04 	addi	sp,sp,-24
  80d678:	df000515 	stw	fp,20(sp)
  80d67c:	dc000415 	stw	r16,16(sp)
  80d680:	df000404 	addi	fp,sp,16
  80d684:	e13fff15 	stw	r4,-4(fp)
  int error;

  /* Input and output parameters for the hostcall */
  int r3, r4;

  r3 = (int)&hcinfo;
  80d688:	d0a01904 	addi	r2,gp,-32668
  80d68c:	e0bffc15 	stw	r2,-16(fp)
  r4 = (int)fd->priv;
  80d690:	e0bfff17 	ldw	r2,-4(fp)
  80d694:	10800117 	ldw	r2,4(r2)
  80d698:	e0bffd15 	stw	r2,-12(fp)

  __asm__ volatile("break 1" : "+D03" (r3) : "D04" (r4) );
  80d69c:	e0bffd17 	ldw	r2,-12(fp)
  80d6a0:	e0fffc17 	ldw	r3,-16(fp)
  80d6a4:	1821883a 	mov	r16,r3
  80d6a8:	8007883a 	mov	r3,r16
  80d6ac:	1009883a 	mov	r4,r2
  80d6b0:	003da07a 	break	1
  80d6b4:	1821883a 	mov	r16,r3
  80d6b8:	e43ffc15 	stw	r16,-16(fp)

  error = r3;
  80d6bc:	e0bffc17 	ldw	r2,-16(fp)
  80d6c0:	e0bffe15 	stw	r2,-8(fp)

  return -error;
  80d6c4:	e0bffe17 	ldw	r2,-8(fp)
  80d6c8:	0085c83a 	sub	r2,zero,r2
}
  80d6cc:	e037883a 	mov	sp,fp
  80d6d0:	df000117 	ldw	fp,4(sp)
  80d6d4:	dc000017 	ldw	r16,0(sp)
  80d6d8:	dec00204 	addi	sp,sp,8
  80d6dc:	f800283a 	ret

0080d6e0 <alt_hostfs_read>:
* alt_hostfs_read
*
* Read the file
*/
int alt_hostfs_read(alt_fd* fd, char * ptr, int len)
{
  80d6e0:	defff204 	addi	sp,sp,-56
  80d6e4:	df000d15 	stw	fp,52(sp)
  80d6e8:	dc400c15 	stw	r17,48(sp)
  80d6ec:	dc000b15 	stw	r16,44(sp)
  80d6f0:	df000b04 	addi	fp,sp,44
  80d6f4:	e13ffc15 	stw	r4,-16(fp)
  80d6f8:	e17ffd15 	stw	r5,-12(fp)
  80d6fc:	e1bffe15 	stw	r6,-8(fp)
  int rc;

  /* Input and output parameters for the hostcall */
  int r2, r3, r4, r5, r6;

  r3 = (int)&hcinfo;
  80d700:	d0a01604 	addi	r2,gp,-32680
  80d704:	e0bff515 	stw	r2,-44(fp)
  r4 = (int)fd->priv;
  80d708:	e0bffc17 	ldw	r2,-16(fp)
  80d70c:	10800117 	ldw	r2,4(r2)
  80d710:	e0bff615 	stw	r2,-40(fp)
  r5 = (int)ptr;
  80d714:	e0bffd17 	ldw	r2,-12(fp)
  80d718:	e0bff715 	stw	r2,-36(fp)
  r6 = len;
  80d71c:	e0bffe17 	ldw	r2,-8(fp)
  80d720:	e0bff815 	stw	r2,-32(fp)

  __asm__ volatile("break 1" : "=D02" (r2), "+D03" (r3) : "D04" (r4), "D05" (r5), "D06" (r6) : "memory" );
  80d724:	e13ff617 	ldw	r4,-40(fp)
  80d728:	e13fff15 	stw	r4,-4(fp)
  80d72c:	e17ff717 	ldw	r5,-36(fp)
  80d730:	e1bff817 	ldw	r6,-32(fp)
  80d734:	e0fff517 	ldw	r3,-44(fp)
  80d738:	1821883a 	mov	r16,r3
  80d73c:	8007883a 	mov	r3,r16
  80d740:	e13fff17 	ldw	r4,-4(fp)
  80d744:	003da07a 	break	1
  80d748:	1821883a 	mov	r16,r3
  80d74c:	1023883a 	mov	r17,r2
  80d750:	e47ff915 	stw	r17,-28(fp)
  80d754:	e43ff515 	stw	r16,-44(fp)

  rc = r2;
  80d758:	e0bff917 	ldw	r2,-28(fp)
  80d75c:	e0bffa15 	stw	r2,-24(fp)
  error = r3;
  80d760:	e0bff517 	ldw	r2,-44(fp)
  80d764:	e0bffb15 	stw	r2,-20(fp)

  return (error == 0) ? rc : -error;
  80d768:	e0bffb17 	ldw	r2,-20(fp)
  80d76c:	10000326 	beq	r2,zero,80d77c <alt_hostfs_read+0x9c>
  80d770:	e0bffb17 	ldw	r2,-20(fp)
  80d774:	0085c83a 	sub	r2,zero,r2
  80d778:	00000106 	br	80d780 <alt_hostfs_read+0xa0>
  80d77c:	e0bffa17 	ldw	r2,-24(fp)
}
  80d780:	e037883a 	mov	sp,fp
  80d784:	df000217 	ldw	fp,8(sp)
  80d788:	dc400117 	ldw	r17,4(sp)
  80d78c:	dc000017 	ldw	r16,0(sp)
  80d790:	dec00304 	addi	sp,sp,12
  80d794:	f800283a 	ret

0080d798 <alt_hostfs_write>:
* alt_hostfs_write
*
* Read the file
*/
int alt_hostfs_write(alt_fd* fd, const char * ptr, int len)
{
  80d798:	defff204 	addi	sp,sp,-56
  80d79c:	df000d15 	stw	fp,52(sp)
  80d7a0:	dc400c15 	stw	r17,48(sp)
  80d7a4:	dc000b15 	stw	r16,44(sp)
  80d7a8:	df000b04 	addi	fp,sp,44
  80d7ac:	e13ffc15 	stw	r4,-16(fp)
  80d7b0:	e17ffd15 	stw	r5,-12(fp)
  80d7b4:	e1bffe15 	stw	r6,-8(fp)
  int rc;

  /* Input and output parameters for the hostcall */
  int r2, r3, r4, r5, r6;

  r3 = (int)&hcinfo;
  80d7b8:	d0a01304 	addi	r2,gp,-32692
  80d7bc:	e0bff515 	stw	r2,-44(fp)
  r4 = (int)fd->priv;
  80d7c0:	e0bffc17 	ldw	r2,-16(fp)
  80d7c4:	10800117 	ldw	r2,4(r2)
  80d7c8:	e0bff615 	stw	r2,-40(fp)
  r5 = (int)ptr;
  80d7cc:	e0bffd17 	ldw	r2,-12(fp)
  80d7d0:	e0bff715 	stw	r2,-36(fp)
  r6 = len;
  80d7d4:	e0bffe17 	ldw	r2,-8(fp)
  80d7d8:	e0bff815 	stw	r2,-32(fp)

  __asm__ volatile("break 1" : "=D02" (r2), "+D03" (r3) : "D04" (r4), "D05" (r5), "D06" (r6) : "memory" );
  80d7dc:	e13ff617 	ldw	r4,-40(fp)
  80d7e0:	e13fff15 	stw	r4,-4(fp)
  80d7e4:	e17ff717 	ldw	r5,-36(fp)
  80d7e8:	e1bff817 	ldw	r6,-32(fp)
  80d7ec:	e0fff517 	ldw	r3,-44(fp)
  80d7f0:	1821883a 	mov	r16,r3
  80d7f4:	8007883a 	mov	r3,r16
  80d7f8:	e13fff17 	ldw	r4,-4(fp)
  80d7fc:	003da07a 	break	1
  80d800:	1821883a 	mov	r16,r3
  80d804:	1023883a 	mov	r17,r2
  80d808:	e47ff915 	stw	r17,-28(fp)
  80d80c:	e43ff515 	stw	r16,-44(fp)

  rc = r2;
  80d810:	e0bff917 	ldw	r2,-28(fp)
  80d814:	e0bffa15 	stw	r2,-24(fp)
  error = r3;
  80d818:	e0bff517 	ldw	r2,-44(fp)
  80d81c:	e0bffb15 	stw	r2,-20(fp)

  return (error == 0) ? rc : -error;
  80d820:	e0bffb17 	ldw	r2,-20(fp)
  80d824:	10000326 	beq	r2,zero,80d834 <alt_hostfs_write+0x9c>
  80d828:	e0bffb17 	ldw	r2,-20(fp)
  80d82c:	0085c83a 	sub	r2,zero,r2
  80d830:	00000106 	br	80d838 <alt_hostfs_write+0xa0>
  80d834:	e0bffa17 	ldw	r2,-24(fp)
}
  80d838:	e037883a 	mov	sp,fp
  80d83c:	df000217 	ldw	fp,8(sp)
  80d840:	dc400117 	ldw	r17,4(sp)
  80d844:	dc000017 	ldw	r16,0(sp)
  80d848:	dec00304 	addi	sp,sp,12
  80d84c:	f800283a 	ret

0080d850 <alt_hostfs_seek>:
* Move around within a file
*
* returns -errno for an error or the offset within the file
*/
int alt_hostfs_seek(alt_fd* fd, int ptr, int dir)
{
  80d850:	defff204 	addi	sp,sp,-56
  80d854:	df000d15 	stw	fp,52(sp)
  80d858:	dc400c15 	stw	r17,48(sp)
  80d85c:	dc000b15 	stw	r16,44(sp)
  80d860:	df000b04 	addi	fp,sp,44
  80d864:	e13ffc15 	stw	r4,-16(fp)
  80d868:	e17ffd15 	stw	r5,-12(fp)
  80d86c:	e1bffe15 	stw	r6,-8(fp)
  int rc;

  /* Input and output parameters for the hostcall */
  int r2, r3, r4, r5, r6;

  r3 = (int)&hcinfo;
  80d870:	d0a01004 	addi	r2,gp,-32704
  80d874:	e0bff515 	stw	r2,-44(fp)
  r4 = (int)fd->priv;
  80d878:	e0bffc17 	ldw	r2,-16(fp)
  80d87c:	10800117 	ldw	r2,4(r2)
  80d880:	e0bff615 	stw	r2,-40(fp)
  r5 = ptr;
  80d884:	e0bffd17 	ldw	r2,-12(fp)
  80d888:	e0bff715 	stw	r2,-36(fp)
  r6 = dir;
  80d88c:	e0bffe17 	ldw	r2,-8(fp)
  80d890:	e0bff815 	stw	r2,-32(fp)

  __asm__ volatile("break 1" : "=D02" (r2), "+D03" (r3) : "D04" (r4), "D05" (r5), "D06" (r6) : "memory" );
  80d894:	e13ff617 	ldw	r4,-40(fp)
  80d898:	e13fff15 	stw	r4,-4(fp)
  80d89c:	e17ff717 	ldw	r5,-36(fp)
  80d8a0:	e1bff817 	ldw	r6,-32(fp)
  80d8a4:	e0fff517 	ldw	r3,-44(fp)
  80d8a8:	1821883a 	mov	r16,r3
  80d8ac:	8007883a 	mov	r3,r16
  80d8b0:	e13fff17 	ldw	r4,-4(fp)
  80d8b4:	003da07a 	break	1
  80d8b8:	1821883a 	mov	r16,r3
  80d8bc:	1023883a 	mov	r17,r2
  80d8c0:	e47ff915 	stw	r17,-28(fp)
  80d8c4:	e43ff515 	stw	r16,-44(fp)

  rc = r2;
  80d8c8:	e0bff917 	ldw	r2,-28(fp)
  80d8cc:	e0bffa15 	stw	r2,-24(fp)
  error = r3;
  80d8d0:	e0bff517 	ldw	r2,-44(fp)
  80d8d4:	e0bffb15 	stw	r2,-20(fp)

  return (error == 0) ? rc : -error;
  80d8d8:	e0bffb17 	ldw	r2,-20(fp)
  80d8dc:	10000326 	beq	r2,zero,80d8ec <alt_hostfs_seek+0x9c>
  80d8e0:	e0bffb17 	ldw	r2,-20(fp)
  80d8e4:	0085c83a 	sub	r2,zero,r2
  80d8e8:	00000106 	br	80d8f0 <alt_hostfs_seek+0xa0>
  80d8ec:	e0bffa17 	ldw	r2,-24(fp)
}
  80d8f0:	e037883a 	mov	sp,fp
  80d8f4:	df000217 	ldw	fp,8(sp)
  80d8f8:	dc400117 	ldw	r17,4(sp)
  80d8fc:	dc000017 	ldw	r16,0(sp)
  80d900:	dec00304 	addi	sp,sp,12
  80d904:	f800283a 	ret

0080d908 <alt_hostfs_fstat>:
* at the lower address.
* We need to copy the structure and byte swap it to make it match our local
* layout of struct stat.
*/
int alt_hostfs_fstat(alt_fd* fd, struct stat* st)
{
  80d908:	deffe204 	addi	sp,sp,-120
  80d90c:	df001d15 	stw	fp,116(sp)
  80d910:	dc401c15 	stw	r17,112(sp)
  80d914:	dc001b15 	stw	r16,108(sp)
  80d918:	df001b04 	addi	fp,sp,108
  80d91c:	e13ffd15 	stw	r4,-12(fp)
  80d920:	e17ffe15 	stw	r5,-8(fp)
  int rc;

  /* Input and output parameters for the hostcall */
  int r2, r3, r4, r5;

  r3 = (int)&hcinfo;
  80d924:	d0a00d04 	addi	r2,gp,-32716
  80d928:	e0bfe615 	stw	r2,-104(fp)
  r4 = (int)fd->priv;
  80d92c:	e0bffd17 	ldw	r2,-12(fp)
  80d930:	10800117 	ldw	r2,4(r2)
  80d934:	e0bfe715 	stw	r2,-100(fp)
  r5 = (int)&hoststat;
  80d938:	e0bfed04 	addi	r2,fp,-76
  80d93c:	e0bfe815 	stw	r2,-96(fp)

  __asm__ volatile("break 1" : "=D02" (r2), "+D03" (r3) : "D04" (r4), "D05" (r5) : "memory" );
  80d940:	e13fe717 	ldw	r4,-100(fp)
  80d944:	e13fff15 	stw	r4,-4(fp)
  80d948:	e17fe817 	ldw	r5,-96(fp)
  80d94c:	e0ffe617 	ldw	r3,-104(fp)
  80d950:	1821883a 	mov	r16,r3
  80d954:	8007883a 	mov	r3,r16
  80d958:	e13fff17 	ldw	r4,-4(fp)
  80d95c:	003da07a 	break	1
  80d960:	1821883a 	mov	r16,r3
  80d964:	1023883a 	mov	r17,r2
  80d968:	e47fe915 	stw	r17,-92(fp)
  80d96c:	e43fe615 	stw	r16,-104(fp)

  rc = r2;
  80d970:	e0bfe917 	ldw	r2,-92(fp)
  80d974:	e0bfea15 	stw	r2,-88(fp)
  error = r3;
  80d978:	e0bfe617 	ldw	r2,-104(fp)
  80d97c:	e0bfeb15 	stw	r2,-84(fp)

  if (error == 0)
  80d980:	e0bfeb17 	ldw	r2,-84(fp)
  80d984:	1000621e 	bne	r2,zero,80db10 <alt_hostfs_fstat+0x208>
     * no change is required.  On a little-endian processor we need to swap
     * the bytes in each word.
     */

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
  80d988:	e0bfed04 	addi	r2,fp,-76
  80d98c:	e0bfe515 	stw	r2,-108(fp)
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
  80d990:	e0bfe517 	ldw	r2,-108(fp)
  80d994:	10801004 	addi	r2,r2,64
  80d998:	e0bfec15 	stw	r2,-80(fp)
    for ( ; ptr < end ; ptr++)
  80d99c:	00001606 	br	80d9f8 <alt_hostfs_fstat+0xf0>
      *ptr = ((*ptr & 0xFF000000) >> 24) |
  80d9a0:	e0bfe517 	ldw	r2,-108(fp)
  80d9a4:	10800017 	ldw	r2,0(r2)
  80d9a8:	1006d63a 	srli	r3,r2,24
             ((*ptr & 0x00FF0000) >> 8)  |
  80d9ac:	e0bfe517 	ldw	r2,-108(fp)
  80d9b0:	10800017 	ldw	r2,0(r2)
  80d9b4:	10803fec 	andhi	r2,r2,255
  80d9b8:	1004d23a 	srli	r2,r2,8

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
  80d9bc:	1886b03a 	or	r3,r3,r2
             ((*ptr & 0x00FF0000) >> 8)  |
             ((*ptr & 0x0000FF00) << 8)  |
  80d9c0:	e0bfe517 	ldw	r2,-108(fp)
  80d9c4:	10800017 	ldw	r2,0(r2)
  80d9c8:	10bfc00c 	andi	r2,r2,65280
  80d9cc:	1004923a 	slli	r2,r2,8
#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
             ((*ptr & 0x00FF0000) >> 8)  |
  80d9d0:	1886b03a 	or	r3,r3,r2
             ((*ptr & 0x0000FF00) << 8)  |
             ((*ptr & 0x000000FF) << 24);
  80d9d4:	e0bfe517 	ldw	r2,-108(fp)
  80d9d8:	10800017 	ldw	r2,0(r2)
  80d9dc:	1004963a 	slli	r2,r2,24
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
             ((*ptr & 0x00FF0000) >> 8)  |
             ((*ptr & 0x0000FF00) << 8)  |
  80d9e0:	1886b03a 	or	r3,r3,r2

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
      *ptr = ((*ptr & 0xFF000000) >> 24) |
  80d9e4:	e0bfe517 	ldw	r2,-108(fp)
  80d9e8:	10c00015 	stw	r3,0(r2)
     */

#ifndef ALT_BIGENDIAN
    ptr = (alt_u32 *)&hoststat;
    end = (alt_u32 *)((char *)ptr + sizeof(struct fio_stat));
    for ( ; ptr < end ; ptr++)
  80d9ec:	e0bfe517 	ldw	r2,-108(fp)
  80d9f0:	10800104 	addi	r2,r2,4
  80d9f4:	e0bfe515 	stw	r2,-108(fp)
  80d9f8:	e0ffe517 	ldw	r3,-108(fp)
  80d9fc:	e0bfec17 	ldw	r2,-80(fp)
  80da00:	18bfe736 	bltu	r3,r2,80d9a0 <alt_hostfs_fstat+0x98>
             ((*ptr & 0x0000FF00) << 8)  |
             ((*ptr & 0x000000FF) << 24);
#endif

    /* Zero the unused parts of struct stat */
    ptr = (alt_u32 *)st;
  80da04:	e0bffe17 	ldw	r2,-8(fp)
  80da08:	e0bfe515 	stw	r2,-108(fp)
    end = (alt_u32 *)((char *)ptr + sizeof(struct stat));
  80da0c:	e0bfe517 	ldw	r2,-108(fp)
  80da10:	10800f04 	addi	r2,r2,60
  80da14:	e0bfec15 	stw	r2,-80(fp)
    for ( ; ptr < end ; ptr++)
  80da18:	00000506 	br	80da30 <alt_hostfs_fstat+0x128>
      *ptr = 0;
  80da1c:	e0bfe517 	ldw	r2,-108(fp)
  80da20:	10000015 	stw	zero,0(r2)
#endif

    /* Zero the unused parts of struct stat */
    ptr = (alt_u32 *)st;
    end = (alt_u32 *)((char *)ptr + sizeof(struct stat));
    for ( ; ptr < end ; ptr++)
  80da24:	e0bfe517 	ldw	r2,-108(fp)
  80da28:	10800104 	addi	r2,r2,4
  80da2c:	e0bfe515 	stw	r2,-108(fp)
  80da30:	e0ffe517 	ldw	r3,-108(fp)
  80da34:	e0bfec17 	ldw	r2,-80(fp)
  80da38:	18bff836 	bltu	r3,r2,80da1c <alt_hostfs_fstat+0x114>

    /* Copy the data provided by the host into our local copy, for data which
     * is provided as 64bit values by the host we just use the least
     * significant word.
     */
    st->st_dev     = hoststat.fst_dev;
  80da3c:	e0bfed17 	ldw	r2,-76(fp)
  80da40:	1007883a 	mov	r3,r2
  80da44:	e0bffe17 	ldw	r2,-8(fp)
  80da48:	10c0000d 	sth	r3,0(r2)
    st->st_ino     = hoststat.fst_ino;
  80da4c:	e0bfee17 	ldw	r2,-72(fp)
  80da50:	1007883a 	mov	r3,r2
  80da54:	e0bffe17 	ldw	r2,-8(fp)
  80da58:	10c0008d 	sth	r3,2(r2)
    st->st_mode    = hoststat.fst_mode;
  80da5c:	e0ffef17 	ldw	r3,-68(fp)
  80da60:	e0bffe17 	ldw	r2,-8(fp)
  80da64:	10c00115 	stw	r3,4(r2)
    st->st_nlink   = hoststat.fst_nlink;
  80da68:	e0bff017 	ldw	r2,-64(fp)
  80da6c:	1007883a 	mov	r3,r2
  80da70:	e0bffe17 	ldw	r2,-8(fp)
  80da74:	10c0020d 	sth	r3,8(r2)
    st->st_uid     = hoststat.fst_uid;
  80da78:	e0bff117 	ldw	r2,-60(fp)
  80da7c:	1007883a 	mov	r3,r2
  80da80:	e0bffe17 	ldw	r2,-8(fp)
  80da84:	10c0028d 	sth	r3,10(r2)
    st->st_gid     = hoststat.fst_gid;
  80da88:	e0bff217 	ldw	r2,-56(fp)
  80da8c:	1007883a 	mov	r3,r2
  80da90:	e0bffe17 	ldw	r2,-8(fp)
  80da94:	10c0030d 	sth	r3,12(r2)
    st->st_rdev    = hoststat.fst_rdev;
  80da98:	e0bff317 	ldw	r2,-52(fp)
  80da9c:	1007883a 	mov	r3,r2
  80daa0:	e0bffe17 	ldw	r2,-8(fp)
  80daa4:	10c0038d 	sth	r3,14(r2)
    st->st_size    = hoststat.fst_size[1];
  80daa8:	e0bff517 	ldw	r2,-44(fp)
  80daac:	1007883a 	mov	r3,r2
  80dab0:	e0bffe17 	ldw	r2,-8(fp)
  80dab4:	10c00415 	stw	r3,16(r2)

    st->st_atime   = hoststat.fst_atime;
  80dab8:	e0bffa17 	ldw	r2,-24(fp)
  80dabc:	1007883a 	mov	r3,r2
  80dac0:	e0bffe17 	ldw	r2,-8(fp)
  80dac4:	10c00515 	stw	r3,20(r2)
    st->st_mtime   = hoststat.fst_mtime;
  80dac8:	e0bffb17 	ldw	r2,-20(fp)
  80dacc:	1007883a 	mov	r3,r2
  80dad0:	e0bffe17 	ldw	r2,-8(fp)
  80dad4:	10c00715 	stw	r3,28(r2)
    st->st_ctime   = hoststat.fst_ctime;
  80dad8:	e0bffc17 	ldw	r2,-16(fp)
  80dadc:	1007883a 	mov	r3,r2
  80dae0:	e0bffe17 	ldw	r2,-8(fp)
  80dae4:	10c00915 	stw	r3,36(r2)

    st->st_blksize = hoststat.fst_blksize[1];
  80dae8:	e0bff717 	ldw	r2,-36(fp)
  80daec:	1007883a 	mov	r3,r2
  80daf0:	e0bffe17 	ldw	r2,-8(fp)
  80daf4:	10c00b15 	stw	r3,44(r2)
    st->st_blocks  = hoststat.fst_blocks[1];
  80daf8:	e0bff917 	ldw	r2,-28(fp)
  80dafc:	1007883a 	mov	r3,r2
  80db00:	e0bffe17 	ldw	r2,-8(fp)
  80db04:	10c00c15 	stw	r3,48(r2)

    return rc;
  80db08:	e0bfea17 	ldw	r2,-88(fp)
  80db0c:	00000206 	br	80db18 <alt_hostfs_fstat+0x210>
  }
  else
    return -error;
  80db10:	e0bfeb17 	ldw	r2,-84(fp)
  80db14:	0085c83a 	sub	r2,zero,r2
}
  80db18:	e037883a 	mov	sp,fp
  80db1c:	df000217 	ldw	fp,8(sp)
  80db20:	dc400117 	ldw	r17,4(sp)
  80db24:	dc000017 	ldw	r16,0(sp)
  80db28:	dec00304 	addi	sp,sp,12
  80db2c:	f800283a 	ret

0080db30 <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
  80db30:	defff904 	addi	sp,sp,-28
  80db34:	dfc00615 	stw	ra,24(sp)
  80db38:	df000515 	stw	fp,20(sp)
  80db3c:	df000504 	addi	fp,sp,20
  80db40:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
  80db44:	00800144 	movi	r2,5
  80db48:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
  80db4c:	00800044 	movi	r2,1
  80db50:	d8800015 	stw	r2,0(sp)
  80db54:	e0bffe44 	addi	r2,fp,-7
  80db58:	d8800115 	stw	r2,4(sp)
  80db5c:	d8000215 	stw	zero,8(sp)
  80db60:	e13fff17 	ldw	r4,-4(fp)
  80db64:	000b883a 	mov	r5,zero
  80db68:	01800044 	movi	r6,1
  80db6c:	e1fffe04 	addi	r7,fp,-8
  80db70:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
  80db74:	e0bffe43 	ldbu	r2,-7(fp)
}
  80db78:	e037883a 	mov	sp,fp
  80db7c:	dfc00117 	ldw	ra,4(sp)
  80db80:	df000017 	ldw	fp,0(sp)
  80db84:	dec00204 	addi	sp,sp,8
  80db88:	f800283a 	ret

0080db8c <epcs_test_wip>:

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
  80db8c:	defffd04 	addi	sp,sp,-12
  80db90:	dfc00215 	stw	ra,8(sp)
  80db94:	df000115 	stw	fp,4(sp)
  80db98:	df000104 	addi	fp,sp,4
  80db9c:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
  80dba0:	e13fff17 	ldw	r4,-4(fp)
  80dba4:	080db300 	call	80db30 <epcs_read_status_register>
  80dba8:	10803fcc 	andi	r2,r2,255
  80dbac:	1080004c 	andi	r2,r2,1
}
  80dbb0:	e037883a 	mov	sp,fp
  80dbb4:	dfc00117 	ldw	ra,4(sp)
  80dbb8:	df000017 	ldw	fp,0(sp)
  80dbbc:	dec00204 	addi	sp,sp,8
  80dbc0:	f800283a 	ret

0080dbc4 <epcs_await_wip_released>:

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
  80dbc4:	defffd04 	addi	sp,sp,-12
  80dbc8:	dfc00215 	stw	ra,8(sp)
  80dbcc:	df000115 	stw	fp,4(sp)
  80dbd0:	df000104 	addi	fp,sp,4
  80dbd4:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
  80dbd8:	0001883a 	nop
  80dbdc:	e13fff17 	ldw	r4,-4(fp)
  80dbe0:	080db8c0 	call	80db8c <epcs_test_wip>
  80dbe4:	103ffd1e 	bne	r2,zero,80dbdc <epcs_await_wip_released+0x18>
  {
  }
}
  80dbe8:	e037883a 	mov	sp,fp
  80dbec:	dfc00117 	ldw	ra,4(sp)
  80dbf0:	df000017 	ldw	fp,0(sp)
  80dbf4:	dec00204 	addi	sp,sp,8
  80dbf8:	f800283a 	ret

0080dbfc <epcs_sector_erase>:

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
  80dbfc:	defff604 	addi	sp,sp,-40
  80dc00:	dfc00915 	stw	ra,36(sp)
  80dc04:	df000815 	stw	fp,32(sp)
  80dc08:	df000804 	addi	fp,sp,32
  80dc0c:	e13ffd15 	stw	r4,-12(fp)
  80dc10:	e17ffe15 	stw	r5,-8(fp)
  80dc14:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
  80dc18:	e0bfff17 	ldw	r2,-4(fp)
  80dc1c:	10001226 	beq	r2,zero,80dc68 <epcs_sector_erase+0x6c>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
  80dc20:	00bff604 	movi	r2,-40
  80dc24:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
  80dc28:	e0bffe17 	ldw	r2,-8(fp)
  80dc2c:	1004d63a 	srli	r2,r2,24
  80dc30:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
  80dc34:	e0bffe17 	ldw	r2,-8(fp)
  80dc38:	1004d43a 	srli	r2,r2,16
  80dc3c:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
  80dc40:	e0bffe17 	ldw	r2,-8(fp)
  80dc44:	1004d23a 	srli	r2,r2,8
  80dc48:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
  80dc4c:	e0bffe17 	ldw	r2,-8(fp)
  80dc50:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
  80dc54:	00800144 	movi	r2,5
  80dc58:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
  80dc5c:	e13ffd17 	ldw	r4,-12(fp)
  80dc60:	080e0a40 	call	80e0a4 <epcs_enter_4_bytes_mode>
  80dc64:	00000c06 	br	80dc98 <epcs_sector_erase+0x9c>
  }
  else
  {
      se[0] = epcs_se;
  80dc68:	00bff604 	movi	r2,-40
  80dc6c:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
  80dc70:	e0bffe17 	ldw	r2,-8(fp)
  80dc74:	1004d43a 	srli	r2,r2,16
  80dc78:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
  80dc7c:	e0bffe17 	ldw	r2,-8(fp)
  80dc80:	1004d23a 	srli	r2,r2,8
  80dc84:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
  80dc88:	e0bffe17 	ldw	r2,-8(fp)
  80dc8c:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
  80dc90:	00800104 	movi	r2,4
  80dc94:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
  80dc98:	e13ffd17 	ldw	r4,-12(fp)
  80dc9c:	080dde80 	call	80dde8 <epcs_write_enable>

  alt_avalon_spi_command(
  80dca0:	e0fffb03 	ldbu	r3,-20(fp)
    base,
    0,
    len,
    se,
  80dca4:	e0bffb44 	addi	r2,fp,-19
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);

  alt_avalon_spi_command(
  80dca8:	d8000015 	stw	zero,0(sp)
  80dcac:	d8000115 	stw	zero,4(sp)
  80dcb0:	d8000215 	stw	zero,8(sp)
  80dcb4:	e13ffd17 	ldw	r4,-12(fp)
  80dcb8:	000b883a 	mov	r5,zero
  80dcbc:	180d883a 	mov	r6,r3
  80dcc0:	100f883a 	mov	r7,r2
  80dcc4:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  80dcc8:	e13ffd17 	ldw	r4,-12(fp)
  80dccc:	080dbc40 	call	80dbc4 <epcs_await_wip_released>

  if(four_bytes_mode)
  80dcd0:	e0bfff17 	ldw	r2,-4(fp)
  80dcd4:	10000226 	beq	r2,zero,80dce0 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
  80dcd8:	e13ffd17 	ldw	r4,-12(fp)
  80dcdc:	080e0fc0 	call	80e0fc <epcs_exit_4_bytes_mode>
  }
}
  80dce0:	e037883a 	mov	sp,fp
  80dce4:	dfc00117 	ldw	ra,4(sp)
  80dce8:	df000017 	ldw	fp,0(sp)
  80dcec:	dec00204 	addi	sp,sp,8
  80dcf0:	f800283a 	ret

0080dcf4 <epcs_read_buffer>:

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
  80dcf4:	defff404 	addi	sp,sp,-48
  80dcf8:	dfc00b15 	stw	ra,44(sp)
  80dcfc:	df000a15 	stw	fp,40(sp)
  80dd00:	df000a04 	addi	fp,sp,40
  80dd04:	e13ffc15 	stw	r4,-16(fp)
  80dd08:	e17ffd15 	stw	r5,-12(fp)
  80dd0c:	e1bffe15 	stw	r6,-8(fp)
  80dd10:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
  80dd14:	008000c4 	movi	r2,3
  80dd18:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  80dd1c:	e0800217 	ldw	r2,8(fp)
  80dd20:	10001026 	beq	r2,zero,80dd64 <epcs_read_buffer+0x70>
  {
        read_command[1] = (offset >> 24) & 0xFF;
  80dd24:	e0bffd17 	ldw	r2,-12(fp)
  80dd28:	1004d63a 	srli	r2,r2,24
  80dd2c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
  80dd30:	e0bffd17 	ldw	r2,-12(fp)
  80dd34:	1005d43a 	srai	r2,r2,16
  80dd38:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
  80dd3c:	e0bffd17 	ldw	r2,-12(fp)
  80dd40:	1005d23a 	srai	r2,r2,8
  80dd44:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
  80dd48:	e0bffd17 	ldw	r2,-12(fp)
  80dd4c:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
  80dd50:	00800144 	movi	r2,5
  80dd54:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
  80dd58:	e13ffc17 	ldw	r4,-16(fp)
  80dd5c:	080e0a40 	call	80e0a4 <epcs_enter_4_bytes_mode>
  80dd60:	00000a06 	br	80dd8c <epcs_read_buffer+0x98>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
  80dd64:	e0bffd17 	ldw	r2,-12(fp)
  80dd68:	1005d43a 	srai	r2,r2,16
  80dd6c:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
  80dd70:	e0bffd17 	ldw	r2,-12(fp)
  80dd74:	1005d23a 	srai	r2,r2,8
  80dd78:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
  80dd7c:	e0bffd17 	ldw	r2,-12(fp)
  80dd80:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
  80dd84:	00800104 	movi	r2,4
  80dd88:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
  80dd8c:	e13ffc17 	ldw	r4,-16(fp)
  80dd90:	080dbc40 	call	80dbc4 <epcs_await_wip_released>

  alt_avalon_spi_command(
  80dd94:	e0ffff17 	ldw	r3,-4(fp)
    base,
    0,
    cmd_len,
    read_command,
  80dd98:	e0bffa04 	addi	r2,fp,-24
        cmd_len = 4;
  }

  epcs_await_wip_released(base);

  alt_avalon_spi_command(
  80dd9c:	d8c00015 	stw	r3,0(sp)
  80dda0:	e0fffe17 	ldw	r3,-8(fp)
  80dda4:	d8c00115 	stw	r3,4(sp)
  80dda8:	d8000215 	stw	zero,8(sp)
  80ddac:	e13ffc17 	ldw	r4,-16(fp)
  80ddb0:	000b883a 	mov	r5,zero
  80ddb4:	e1bff917 	ldw	r6,-28(fp)
  80ddb8:	100f883a 	mov	r7,r2
  80ddbc:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
  80ddc0:	e0800217 	ldw	r2,8(fp)
  80ddc4:	10000226 	beq	r2,zero,80ddd0 <epcs_read_buffer+0xdc>
  {
    epcs_exit_4_bytes_mode(base);
  80ddc8:	e13ffc17 	ldw	r4,-16(fp)
  80ddcc:	080e0fc0 	call	80e0fc <epcs_exit_4_bytes_mode>
  }

  return length;
  80ddd0:	e0bfff17 	ldw	r2,-4(fp)
}
  80ddd4:	e037883a 	mov	sp,fp
  80ddd8:	dfc00117 	ldw	ra,4(sp)
  80dddc:	df000017 	ldw	fp,0(sp)
  80dde0:	dec00204 	addi	sp,sp,8
  80dde4:	f800283a 	ret

0080dde8 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
  80dde8:	defff904 	addi	sp,sp,-28
  80ddec:	dfc00615 	stw	ra,24(sp)
  80ddf0:	df000515 	stw	fp,20(sp)
  80ddf4:	df000504 	addi	fp,sp,20
  80ddf8:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
  80ddfc:	00800184 	movi	r2,6
  80de00:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
  80de04:	d8000015 	stw	zero,0(sp)
  80de08:	d8000115 	stw	zero,4(sp)
  80de0c:	d8000215 	stw	zero,8(sp)
  80de10:	e13fff17 	ldw	r4,-4(fp)
  80de14:	000b883a 	mov	r5,zero
  80de18:	01800044 	movi	r6,1
  80de1c:	e1fffe04 	addi	r7,fp,-8
  80de20:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
  80de24:	e037883a 	mov	sp,fp
  80de28:	dfc00117 	ldw	ra,4(sp)
  80de2c:	df000017 	ldw	fp,0(sp)
  80de30:	dec00204 	addi	sp,sp,8
  80de34:	f800283a 	ret

0080de38 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
  80de38:	defff804 	addi	sp,sp,-32
  80de3c:	dfc00715 	stw	ra,28(sp)
  80de40:	df000615 	stw	fp,24(sp)
  80de44:	df000604 	addi	fp,sp,24
  80de48:	e13ffe15 	stw	r4,-8(fp)
  80de4c:	2805883a 	mov	r2,r5
  80de50:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
  80de54:	00800044 	movi	r2,1
  80de58:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
  80de5c:	e0bfff03 	ldbu	r2,-4(fp)
  80de60:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
  80de64:	d8000015 	stw	zero,0(sp)
  80de68:	d8000115 	stw	zero,4(sp)
  80de6c:	d8000215 	stw	zero,8(sp)
  80de70:	e13ffe17 	ldw	r4,-8(fp)
  80de74:	000b883a 	mov	r5,zero
  80de78:	01800084 	movi	r6,2
  80de7c:	e1fffd04 	addi	r7,fp,-12
  80de80:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
  80de84:	e13ffe17 	ldw	r4,-8(fp)
  80de88:	080dbc40 	call	80dbc4 <epcs_await_wip_released>
}
  80de8c:	e037883a 	mov	sp,fp
  80de90:	dfc00117 	ldw	ra,4(sp)
  80de94:	df000017 	ldw	fp,0(sp)
  80de98:	dec00204 	addi	sp,sp,8
  80de9c:	f800283a 	ret

0080dea0 <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
  80dea0:	defff404 	addi	sp,sp,-48
  80dea4:	dfc00b15 	stw	ra,44(sp)
  80dea8:	df000a15 	stw	fp,40(sp)
  80deac:	df000a04 	addi	fp,sp,40
  80deb0:	e13ffc15 	stw	r4,-16(fp)
  80deb4:	e17ffd15 	stw	r5,-12(fp)
  80deb8:	e1bffe15 	stw	r6,-8(fp)
  80debc:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
  80dec0:	00800084 	movi	r2,2
  80dec4:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
  80dec8:	e0800217 	ldw	r2,8(fp)
  80decc:	10001026 	beq	r2,zero,80df10 <epcs_write_buffer+0x70>
  {
      pp[1] = (offset >> 24) & 0xFF;
  80ded0:	e0bffd17 	ldw	r2,-12(fp)
  80ded4:	1004d63a 	srli	r2,r2,24
  80ded8:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
  80dedc:	e0bffd17 	ldw	r2,-12(fp)
  80dee0:	1005d43a 	srai	r2,r2,16
  80dee4:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
  80dee8:	e0bffd17 	ldw	r2,-12(fp)
  80deec:	1005d23a 	srai	r2,r2,8
  80def0:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
  80def4:	e0bffd17 	ldw	r2,-12(fp)
  80def8:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
  80defc:	00800144 	movi	r2,5
  80df00:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
  80df04:	e13ffc17 	ldw	r4,-16(fp)
  80df08:	080e0a40 	call	80e0a4 <epcs_enter_4_bytes_mode>
  80df0c:	00000a06 	br	80df38 <epcs_write_buffer+0x98>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
  80df10:	e0bffd17 	ldw	r2,-12(fp)
  80df14:	1005d43a 	srai	r2,r2,16
  80df18:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
  80df1c:	e0bffd17 	ldw	r2,-12(fp)
  80df20:	1005d23a 	srai	r2,r2,8
  80df24:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
  80df28:	e0bffd17 	ldw	r2,-12(fp)
  80df2c:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
  80df30:	00800104 	movi	r2,4
  80df34:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
  80df38:	e13ffc17 	ldw	r4,-16(fp)
  80df3c:	080dde80 	call	80dde8 <epcs_write_enable>
  /* Send the PP command */
  alt_avalon_spi_command(
    base,
    0,
    cmd_len,
    pp,
  80df40:	e0bffa04 	addi	r2,fp,-24

  /* First, WREN */
  epcs_write_enable(base);

  /* Send the PP command */
  alt_avalon_spi_command(
  80df44:	d8000015 	stw	zero,0(sp)
  80df48:	d8000115 	stw	zero,4(sp)
  80df4c:	00c00044 	movi	r3,1
  80df50:	d8c00215 	stw	r3,8(sp)
  80df54:	e13ffc17 	ldw	r4,-16(fp)
  80df58:	000b883a 	mov	r5,zero
  80df5c:	e1bff917 	ldw	r6,-28(fp)
  80df60:	100f883a 	mov	r7,r2
  80df64:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
  80df68:	e0bfff17 	ldw	r2,-4(fp)
  80df6c:	d8000015 	stw	zero,0(sp)
  80df70:	d8000115 	stw	zero,4(sp)
  80df74:	d8000215 	stw	zero,8(sp)
  80df78:	e13ffc17 	ldw	r4,-16(fp)
  80df7c:	000b883a 	mov	r5,zero
  80df80:	100d883a 	mov	r6,r2
  80df84:	e1fffe17 	ldw	r7,-8(fp)
  80df88:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
  80df8c:	e13ffc17 	ldw	r4,-16(fp)
  80df90:	080dbc40 	call	80dbc4 <epcs_await_wip_released>

  if(four_bytes_mode)
  80df94:	e0800217 	ldw	r2,8(fp)
  80df98:	10000226 	beq	r2,zero,80dfa4 <epcs_write_buffer+0x104>
  {
    epcs_exit_4_bytes_mode(base);
  80df9c:	e13ffc17 	ldw	r4,-16(fp)
  80dfa0:	080e0fc0 	call	80e0fc <epcs_exit_4_bytes_mode>
  }

  return length;
  80dfa4:	e0bfff17 	ldw	r2,-4(fp)
}
  80dfa8:	e037883a 	mov	sp,fp
  80dfac:	dfc00117 	ldw	ra,4(sp)
  80dfb0:	df000017 	ldw	fp,0(sp)
  80dfb4:	dec00204 	addi	sp,sp,8
  80dfb8:	f800283a 	ret

0080dfbc <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
  80dfbc:	defff804 	addi	sp,sp,-32
  80dfc0:	dfc00715 	stw	ra,28(sp)
  80dfc4:	df000615 	stw	fp,24(sp)
  80dfc8:	df000604 	addi	fp,sp,24
  80dfcc:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
  80dfd0:	00bfeac4 	movi	r2,-85
  80dfd4:	e0bffd05 	stb	r2,-12(fp)
  80dfd8:	e03ffd45 	stb	zero,-11(fp)
  80dfdc:	e03ffd85 	stb	zero,-10(fp)
  80dfe0:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
  80dfe4:	00800044 	movi	r2,1
  80dfe8:	d8800015 	stw	r2,0(sp)
  80dfec:	e0bffe04 	addi	r2,fp,-8
  80dff0:	d8800115 	stw	r2,4(sp)
  80dff4:	d8000215 	stw	zero,8(sp)
  80dff8:	e13fff17 	ldw	r4,-4(fp)
  80dffc:	000b883a 	mov	r5,zero
  80e000:	01800104 	movi	r6,4
  80e004:	e1fffd04 	addi	r7,fp,-12
  80e008:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
  80e00c:	e0bffe03 	ldbu	r2,-8(fp)
}
  80e010:	e037883a 	mov	sp,fp
  80e014:	dfc00117 	ldw	ra,4(sp)
  80e018:	df000017 	ldw	fp,0(sp)
  80e01c:	dec00204 	addi	sp,sp,8
  80e020:	f800283a 	ret

0080e024 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
  80e024:	defff904 	addi	sp,sp,-28
  80e028:	dfc00615 	stw	ra,24(sp)
  80e02c:	df000515 	stw	fp,20(sp)
  80e030:	df000504 	addi	fp,sp,20
  80e034:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  80e038:	00bfe7c4 	movi	r2,-97
  80e03c:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
  80e040:	008000c4 	movi	r2,3
  80e044:	d8800015 	stw	r2,0(sp)
    base,
    0,
    sizeof(rd_id_cmd) / sizeof(*rd_id_cmd),
    rd_id_cmd,
    3,
    id,
  80e048:	e0bffe44 	addi	r2,fp,-7
alt_u32 epcs_read_device_id(alt_u32 base)
{
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  alt_u8 id[3];

  alt_avalon_spi_command(
  80e04c:	d8800115 	stw	r2,4(sp)
  80e050:	d8000215 	stw	zero,8(sp)
  80e054:	e13fff17 	ldw	r4,-4(fp)
  80e058:	000b883a 	mov	r5,zero
  80e05c:	01800044 	movi	r6,1
  80e060:	e1fffe04 	addi	r7,fp,-8
  80e064:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
  80e068:	e0bffe43 	ldbu	r2,-7(fp)
  80e06c:	10803fcc 	andi	r2,r2,255
  80e070:	1006943a 	slli	r3,r2,16
  80e074:	e0bffe83 	ldbu	r2,-6(fp)
  80e078:	10803fcc 	andi	r2,r2,255
  80e07c:	1004923a 	slli	r2,r2,8
  80e080:	1886b03a 	or	r3,r3,r2
  80e084:	e0bffec3 	ldbu	r2,-5(fp)
  80e088:	10803fcc 	andi	r2,r2,255
  80e08c:	1884b03a 	or	r2,r3,r2
}
  80e090:	e037883a 	mov	sp,fp
  80e094:	dfc00117 	ldw	ra,4(sp)
  80e098:	df000017 	ldw	fp,0(sp)
  80e09c:	dec00204 	addi	sp,sp,8
  80e0a0:	f800283a 	ret

0080e0a4 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
  80e0a4:	defff904 	addi	sp,sp,-28
  80e0a8:	dfc00615 	stw	ra,24(sp)
  80e0ac:	df000515 	stw	fp,20(sp)
  80e0b0:	df000504 	addi	fp,sp,20
  80e0b4:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
  80e0b8:	00bfedc4 	movi	r2,-73
  80e0bc:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  80e0c0:	e13fff17 	ldw	r4,-4(fp)
  80e0c4:	080dde80 	call	80dde8 <epcs_write_enable>

  alt_avalon_spi_command(
  80e0c8:	d8000015 	stw	zero,0(sp)
  80e0cc:	d8000115 	stw	zero,4(sp)
  80e0d0:	d8000215 	stw	zero,8(sp)
  80e0d4:	e13fff17 	ldw	r4,-4(fp)
  80e0d8:	000b883a 	mov	r5,zero
  80e0dc:	01800044 	movi	r6,1
  80e0e0:	e1fffe04 	addi	r7,fp,-8
  80e0e4:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  80e0e8:	e037883a 	mov	sp,fp
  80e0ec:	dfc00117 	ldw	ra,4(sp)
  80e0f0:	df000017 	ldw	fp,0(sp)
  80e0f4:	dec00204 	addi	sp,sp,8
  80e0f8:	f800283a 	ret

0080e0fc <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
  80e0fc:	defff904 	addi	sp,sp,-28
  80e100:	dfc00615 	stw	ra,24(sp)
  80e104:	df000515 	stw	fp,20(sp)
  80e108:	df000504 	addi	fp,sp,20
  80e10c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
  80e110:	00bffa44 	movi	r2,-23
  80e114:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
  80e118:	e13fff17 	ldw	r4,-4(fp)
  80e11c:	080dde80 	call	80dde8 <epcs_write_enable>

  alt_avalon_spi_command(
  80e120:	d8000015 	stw	zero,0(sp)
  80e124:	d8000115 	stw	zero,4(sp)
  80e128:	d8000215 	stw	zero,8(sp)
  80e12c:	e13fff17 	ldw	r4,-4(fp)
  80e130:	000b883a 	mov	r5,zero
  80e134:	01800044 	movi	r6,1
  80e138:	e1fffe04 	addi	r7,fp,-8
  80e13c:	080eb4c0 	call	80eb4c <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
  80e140:	e037883a 	mov	sp,fp
  80e144:	dfc00117 	ldw	ra,4(sp)
  80e148:	df000017 	ldw	fp,0(sp)
  80e14c:	dec00204 	addi	sp,sp,8
  80e150:	f800283a 	ret

0080e154 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  80e154:	defff504 	addi	sp,sp,-44
  80e158:	df000a15 	stw	fp,40(sp)
  80e15c:	df000a04 	addi	fp,sp,40
  80e160:	e13ffc15 	stw	r4,-16(fp)
  80e164:	e17ffd15 	stw	r5,-12(fp)
  80e168:	e1bffe15 	stw	r6,-8(fp)
  80e16c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  80e170:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  80e174:	00802074 	movhi	r2,129
  80e178:	108e0604 	addi	r2,r2,14360
  80e17c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  80e180:	10003f26 	beq	r2,zero,80e280 <alt_alarm_start+0x12c>
  {
    if (alarm)
  80e184:	e0bffc17 	ldw	r2,-16(fp)
  80e188:	10003b26 	beq	r2,zero,80e278 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
  80e18c:	e0bffc17 	ldw	r2,-16(fp)
  80e190:	e0fffe17 	ldw	r3,-8(fp)
  80e194:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  80e198:	e0bffc17 	ldw	r2,-16(fp)
  80e19c:	e0ffff17 	ldw	r3,-4(fp)
  80e1a0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80e1a4:	0005303a 	rdctl	r2,status
  80e1a8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80e1ac:	e0fff817 	ldw	r3,-32(fp)
  80e1b0:	00bfff84 	movi	r2,-2
  80e1b4:	1884703a 	and	r2,r3,r2
  80e1b8:	1001703a 	wrctl	status,r2
  
  return context;
  80e1bc:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  80e1c0:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  80e1c4:	00802074 	movhi	r2,129
  80e1c8:	108e0704 	addi	r2,r2,14364
  80e1cc:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  80e1d0:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  80e1d4:	e0fffd17 	ldw	r3,-12(fp)
  80e1d8:	e0bff617 	ldw	r2,-40(fp)
  80e1dc:	1885883a 	add	r2,r3,r2
  80e1e0:	10c00044 	addi	r3,r2,1
  80e1e4:	e0bffc17 	ldw	r2,-16(fp)
  80e1e8:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  80e1ec:	e0bffc17 	ldw	r2,-16(fp)
  80e1f0:	10c00217 	ldw	r3,8(r2)
  80e1f4:	e0bff617 	ldw	r2,-40(fp)
  80e1f8:	1880042e 	bgeu	r3,r2,80e20c <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
  80e1fc:	e0bffc17 	ldw	r2,-16(fp)
  80e200:	00c00044 	movi	r3,1
  80e204:	10c00405 	stb	r3,16(r2)
  80e208:	00000206 	br	80e214 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
  80e20c:	e0bffc17 	ldw	r2,-16(fp)
  80e210:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  80e214:	e0bffc17 	ldw	r2,-16(fp)
  80e218:	00c02074 	movhi	r3,129
  80e21c:	18cdf804 	addi	r3,r3,14304
  80e220:	e0fff915 	stw	r3,-28(fp)
  80e224:	e0bffa15 	stw	r2,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  80e228:	e0bffa17 	ldw	r2,-24(fp)
  80e22c:	e0fff917 	ldw	r3,-28(fp)
  80e230:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  80e234:	e0bff917 	ldw	r2,-28(fp)
  80e238:	10c00017 	ldw	r3,0(r2)
  80e23c:	e0bffa17 	ldw	r2,-24(fp)
  80e240:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80e244:	e0bff917 	ldw	r2,-28(fp)
  80e248:	10800017 	ldw	r2,0(r2)
  80e24c:	e0fffa17 	ldw	r3,-24(fp)
  80e250:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  80e254:	e0bff917 	ldw	r2,-28(fp)
  80e258:	e0fffa17 	ldw	r3,-24(fp)
  80e25c:	10c00015 	stw	r3,0(r2)
  80e260:	e0bff717 	ldw	r2,-36(fp)
  80e264:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80e268:	e0bffb17 	ldw	r2,-20(fp)
  80e26c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  80e270:	0005883a 	mov	r2,zero
  80e274:	00000306 	br	80e284 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
  80e278:	00bffa84 	movi	r2,-22
  80e27c:	00000106 	br	80e284 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
  80e280:	00bfde84 	movi	r2,-134
  }
}
  80e284:	e037883a 	mov	sp,fp
  80e288:	df000017 	ldw	fp,0(sp)
  80e28c:	dec00104 	addi	sp,sp,4
  80e290:	f800283a 	ret

0080e294 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  80e294:	defffb04 	addi	sp,sp,-20
  80e298:	df000415 	stw	fp,16(sp)
  80e29c:	df000404 	addi	fp,sp,16
  80e2a0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  80e2a4:	008000c4 	movi	r2,3
  80e2a8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  80e2ac:	e0fffd17 	ldw	r3,-12(fp)
  80e2b0:	008003f4 	movhi	r2,15
  80e2b4:	10909004 	addi	r2,r2,16960
  80e2b8:	1885383a 	mul	r2,r3,r2
  80e2bc:	00c0bef4 	movhi	r3,763
  80e2c0:	18fc2004 	addi	r3,r3,-3968
  80e2c4:	1885203a 	divu	r2,r3,r2
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  80e2c8:	00e00034 	movhi	r3,32768
  80e2cc:	18ffffc4 	addi	r3,r3,-1
  80e2d0:	1885203a 	divu	r2,r3,r2
  80e2d4:	e0ffff17 	ldw	r3,-4(fp)
  80e2d8:	1885203a 	divu	r2,r3,r2
  80e2dc:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  80e2e0:	e0bffe17 	ldw	r2,-8(fp)
  80e2e4:	10002526 	beq	r2,zero,80e37c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
  80e2e8:	e03ffc15 	stw	zero,-16(fp)
  80e2ec:	00001406 	br	80e340 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  80e2f0:	00a00034 	movhi	r2,32768
  80e2f4:	10bfffc4 	addi	r2,r2,-1
  80e2f8:	10bfffc4 	addi	r2,r2,-1
  80e2fc:	103ffe1e 	bne	r2,zero,80e2f8 <alt_busy_sleep+0x64>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  80e300:	e0fffd17 	ldw	r3,-12(fp)
  80e304:	008003f4 	movhi	r2,15
  80e308:	10909004 	addi	r2,r2,16960
  80e30c:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  80e310:	00c0bef4 	movhi	r3,763
  80e314:	18fc2004 	addi	r3,r3,-3968
  80e318:	1885203a 	divu	r2,r3,r2
  80e31c:	00e00034 	movhi	r3,32768
  80e320:	18ffffc4 	addi	r3,r3,-1
  80e324:	1885203a 	divu	r2,r3,r2
  80e328:	e0ffff17 	ldw	r3,-4(fp)
  80e32c:	1885c83a 	sub	r2,r3,r2
  80e330:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  80e334:	e0bffc17 	ldw	r2,-16(fp)
  80e338:	10800044 	addi	r2,r2,1
  80e33c:	e0bffc15 	stw	r2,-16(fp)
  80e340:	e0fffc17 	ldw	r3,-16(fp)
  80e344:	e0bffe17 	ldw	r2,-8(fp)
  80e348:	18bfe916 	blt	r3,r2,80e2f0 <alt_busy_sleep+0x5c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  80e34c:	e0fffd17 	ldw	r3,-12(fp)
  80e350:	008003f4 	movhi	r2,15
  80e354:	10909004 	addi	r2,r2,16960
  80e358:	1885383a 	mul	r2,r3,r2
  80e35c:	00c0bef4 	movhi	r3,763
  80e360:	18fc2004 	addi	r3,r3,-3968
  80e364:	1887203a 	divu	r3,r3,r2
  80e368:	e0bfff17 	ldw	r2,-4(fp)
  80e36c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  80e370:	10bfffc4 	addi	r2,r2,-1
  80e374:	103ffe1e 	bne	r2,zero,80e370 <alt_busy_sleep+0xdc>
  80e378:	00000b06 	br	80e3a8 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  80e37c:	e0fffd17 	ldw	r3,-12(fp)
  80e380:	008003f4 	movhi	r2,15
  80e384:	10909004 	addi	r2,r2,16960
  80e388:	1885383a 	mul	r2,r3,r2
  80e38c:	00c0bef4 	movhi	r3,763
  80e390:	18fc2004 	addi	r3,r3,-3968
  80e394:	1887203a 	divu	r3,r3,r2
  80e398:	e0bfff17 	ldw	r2,-4(fp)
  80e39c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  80e3a0:	10bfffc4 	addi	r2,r2,-1
  80e3a4:	00bffe16 	blt	zero,r2,80e3a0 <alt_busy_sleep+0x10c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  80e3a8:	0005883a 	mov	r2,zero
}
  80e3ac:	e037883a 	mov	sp,fp
  80e3b0:	df000017 	ldw	fp,0(sp)
  80e3b4:	dec00104 	addi	sp,sp,4
  80e3b8:	f800283a 	ret

0080e3bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80e3bc:	defffe04 	addi	sp,sp,-8
  80e3c0:	dfc00115 	stw	ra,4(sp)
  80e3c4:	df000015 	stw	fp,0(sp)
  80e3c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80e3cc:	00802074 	movhi	r2,129
  80e3d0:	108de104 	addi	r2,r2,14212
  80e3d4:	10800017 	ldw	r2,0(r2)
  80e3d8:	10000526 	beq	r2,zero,80e3f0 <alt_get_errno+0x34>
  80e3dc:	00802074 	movhi	r2,129
  80e3e0:	108de104 	addi	r2,r2,14212
  80e3e4:	10800017 	ldw	r2,0(r2)
  80e3e8:	103ee83a 	callr	r2
  80e3ec:	00000206 	br	80e3f8 <alt_get_errno+0x3c>
  80e3f0:	00802074 	movhi	r2,129
  80e3f4:	108e0104 	addi	r2,r2,14340
}
  80e3f8:	e037883a 	mov	sp,fp
  80e3fc:	dfc00117 	ldw	ra,4(sp)
  80e400:	df000017 	ldw	fp,0(sp)
  80e404:	dec00204 	addi	sp,sp,8
  80e408:	f800283a 	ret

0080e40c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  80e40c:	defffa04 	addi	sp,sp,-24
  80e410:	dfc00515 	stw	ra,20(sp)
  80e414:	df000415 	stw	fp,16(sp)
  80e418:	df000404 	addi	fp,sp,16
  80e41c:	e13ffe15 	stw	r4,-8(fp)
  80e420:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  80e424:	e0bffe17 	ldw	r2,-8(fp)
  80e428:	10000326 	beq	r2,zero,80e438 <alt_dev_llist_insert+0x2c>
  80e42c:	e0bffe17 	ldw	r2,-8(fp)
  80e430:	10800217 	ldw	r2,8(r2)
  80e434:	1000051e 	bne	r2,zero,80e44c <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
  80e438:	080e3bc0 	call	80e3bc <alt_get_errno>
  80e43c:	00c00584 	movi	r3,22
  80e440:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
  80e444:	00bffa84 	movi	r2,-22
  80e448:	00001306 	br	80e498 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  80e44c:	e0bffe17 	ldw	r2,-8(fp)
  80e450:	e0ffff17 	ldw	r3,-4(fp)
  80e454:	e0fffc15 	stw	r3,-16(fp)
  80e458:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  80e45c:	e0bffd17 	ldw	r2,-12(fp)
  80e460:	e0fffc17 	ldw	r3,-16(fp)
  80e464:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  80e468:	e0bffc17 	ldw	r2,-16(fp)
  80e46c:	10c00017 	ldw	r3,0(r2)
  80e470:	e0bffd17 	ldw	r2,-12(fp)
  80e474:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80e478:	e0bffc17 	ldw	r2,-16(fp)
  80e47c:	10800017 	ldw	r2,0(r2)
  80e480:	e0fffd17 	ldw	r3,-12(fp)
  80e484:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  80e488:	e0bffc17 	ldw	r2,-16(fp)
  80e48c:	e0fffd17 	ldw	r3,-12(fp)
  80e490:	10c00015 	stw	r3,0(r2)

  return 0;  
  80e494:	0005883a 	mov	r2,zero
}
  80e498:	e037883a 	mov	sp,fp
  80e49c:	dfc00117 	ldw	ra,4(sp)
  80e4a0:	df000017 	ldw	fp,0(sp)
  80e4a4:	dec00204 	addi	sp,sp,8
  80e4a8:	f800283a 	ret

0080e4ac <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  80e4ac:	defffc04 	addi	sp,sp,-16
  80e4b0:	dfc00315 	stw	ra,12(sp)
  80e4b4:	df000215 	stw	fp,8(sp)
  80e4b8:	df000204 	addi	fp,sp,8
  80e4bc:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  80e4c0:	e13fff17 	ldw	r4,-4(fp)
  80e4c4:	d1601f04 	addi	r5,gp,-32644
  80e4c8:	080ed540 	call	80ed54 <alt_find_dev>
  80e4cc:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
  80e4d0:	e0bffe17 	ldw	r2,-8(fp)
  80e4d4:	10000926 	beq	r2,zero,80e4fc <alt_flash_open_dev+0x50>
  80e4d8:	e0bffe17 	ldw	r2,-8(fp)
  80e4dc:	10800317 	ldw	r2,12(r2)
  80e4e0:	10000626 	beq	r2,zero,80e4fc <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
  80e4e4:	e0bffe17 	ldw	r2,-8(fp)
  80e4e8:	10800317 	ldw	r2,12(r2)
  80e4ec:	e13ffe17 	ldw	r4,-8(fp)
  80e4f0:	e17fff17 	ldw	r5,-4(fp)
  80e4f4:	103ee83a 	callr	r2
  80e4f8:	00000106 	br	80e500 <alt_flash_open_dev+0x54>
  }

  return dev;
  80e4fc:	e0bffe17 	ldw	r2,-8(fp)
}
  80e500:	e037883a 	mov	sp,fp
  80e504:	dfc00117 	ldw	ra,4(sp)
  80e508:	df000017 	ldw	fp,0(sp)
  80e50c:	dec00204 	addi	sp,sp,8
  80e510:	f800283a 	ret

0080e514 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  80e514:	defffd04 	addi	sp,sp,-12
  80e518:	dfc00215 	stw	ra,8(sp)
  80e51c:	df000115 	stw	fp,4(sp)
  80e520:	df000104 	addi	fp,sp,4
  80e524:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
  80e528:	e0bfff17 	ldw	r2,-4(fp)
  80e52c:	10000726 	beq	r2,zero,80e54c <alt_flash_close_dev+0x38>
  80e530:	e0bfff17 	ldw	r2,-4(fp)
  80e534:	10800417 	ldw	r2,16(r2)
  80e538:	10000426 	beq	r2,zero,80e54c <alt_flash_close_dev+0x38>
  {
    fd->close(fd);
  80e53c:	e0bfff17 	ldw	r2,-4(fp)
  80e540:	10800417 	ldw	r2,16(r2)
  80e544:	e13fff17 	ldw	r4,-4(fp)
  80e548:	103ee83a 	callr	r2
  }
  return;
  80e54c:	0001883a 	nop
}
  80e550:	e037883a 	mov	sp,fp
  80e554:	dfc00117 	ldw	ra,4(sp)
  80e558:	df000017 	ldw	fp,0(sp)
  80e55c:	dec00204 	addi	sp,sp,8
  80e560:	f800283a 	ret

0080e564 <alt_fs_reg>:
 * A return value of zero indicates success. A negative return value indicates
 * failure. 
 */
 
int alt_fs_reg (alt_dev* dev)
{
  80e564:	defffc04 	addi	sp,sp,-16
  80e568:	df000315 	stw	fp,12(sp)
  80e56c:	df000304 	addi	fp,sp,12
  80e570:	e13fff15 	stw	r4,-4(fp)
  /*
   * check that the device has a name.
   */

  if (!dev->name)
  80e574:	e0bfff17 	ldw	r2,-4(fp)
  80e578:	10800217 	ldw	r2,8(r2)
  80e57c:	1000021e 	bne	r2,zero,80e588 <alt_fs_reg+0x24>
  {
    return -ENODEV;
  80e580:	00bffb44 	movi	r2,-19
  80e584:	00001406 	br	80e5d8 <alt_fs_reg+0x74>
  
  /*
   * register the file system.
   */

  alt_llist_insert(&alt_fs_list, &dev->llist);
  80e588:	e0bfff17 	ldw	r2,-4(fp)
  80e58c:	00c02074 	movhi	r3,129
  80e590:	18cddc04 	addi	r3,r3,14192
  80e594:	e0fffd15 	stw	r3,-12(fp)
  80e598:	e0bffe15 	stw	r2,-8(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  80e59c:	e0bffe17 	ldw	r2,-8(fp)
  80e5a0:	e0fffd17 	ldw	r3,-12(fp)
  80e5a4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  80e5a8:	e0bffd17 	ldw	r2,-12(fp)
  80e5ac:	10c00017 	ldw	r3,0(r2)
  80e5b0:	e0bffe17 	ldw	r2,-8(fp)
  80e5b4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80e5b8:	e0bffd17 	ldw	r2,-12(fp)
  80e5bc:	10800017 	ldw	r2,0(r2)
  80e5c0:	e0fffe17 	ldw	r3,-8(fp)
  80e5c4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  80e5c8:	e0bffd17 	ldw	r2,-12(fp)
  80e5cc:	e0fffe17 	ldw	r3,-8(fp)
  80e5d0:	10c00015 	stw	r3,0(r2)

  return 0;
  80e5d4:	0005883a 	mov	r2,zero
} 
  80e5d8:	e037883a 	mov	sp,fp
  80e5dc:	df000017 	ldw	fp,0(sp)
  80e5e0:	dec00104 	addi	sp,sp,4
  80e5e4:	f800283a 	ret

0080e5e8 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  80e5e8:	defff904 	addi	sp,sp,-28
  80e5ec:	dfc00615 	stw	ra,24(sp)
  80e5f0:	df000515 	stw	fp,20(sp)
  80e5f4:	df000504 	addi	fp,sp,20
  80e5f8:	e13ffc15 	stw	r4,-16(fp)
  80e5fc:	e17ffd15 	stw	r5,-12(fp)
  80e600:	e1bffe15 	stw	r6,-8(fp)
  80e604:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80e608:	e13ffd17 	ldw	r4,-12(fp)
  80e60c:	e17ffe17 	ldw	r5,-8(fp)
  80e610:	e1bfff17 	ldw	r6,-4(fp)
  80e614:	080e83c0 	call	80e83c <open>
  80e618:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  80e61c:	e0bffb17 	ldw	r2,-20(fp)
  80e620:	10001c16 	blt	r2,zero,80e694 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  80e624:	00c02074 	movhi	r3,129
  80e628:	18c8f204 	addi	r3,r3,9160
  80e62c:	e0bffb17 	ldw	r2,-20(fp)
  80e630:	10800324 	muli	r2,r2,12
  80e634:	1885883a 	add	r2,r3,r2
  80e638:	10c00017 	ldw	r3,0(r2)
  80e63c:	e0bffc17 	ldw	r2,-16(fp)
  80e640:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  80e644:	00c02074 	movhi	r3,129
  80e648:	18c8f204 	addi	r3,r3,9160
  80e64c:	e0bffb17 	ldw	r2,-20(fp)
  80e650:	10800324 	muli	r2,r2,12
  80e654:	1885883a 	add	r2,r3,r2
  80e658:	10800104 	addi	r2,r2,4
  80e65c:	10c00017 	ldw	r3,0(r2)
  80e660:	e0bffc17 	ldw	r2,-16(fp)
  80e664:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  80e668:	00c02074 	movhi	r3,129
  80e66c:	18c8f204 	addi	r3,r3,9160
  80e670:	e0bffb17 	ldw	r2,-20(fp)
  80e674:	10800324 	muli	r2,r2,12
  80e678:	1885883a 	add	r2,r3,r2
  80e67c:	10800204 	addi	r2,r2,8
  80e680:	10c00017 	ldw	r3,0(r2)
  80e684:	e0bffc17 	ldw	r2,-16(fp)
  80e688:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  80e68c:	e13ffb17 	ldw	r4,-20(fp)
  80e690:	080aea40 	call	80aea4 <alt_release_fd>
  }
} 
  80e694:	e037883a 	mov	sp,fp
  80e698:	dfc00117 	ldw	ra,4(sp)
  80e69c:	df000017 	ldw	fp,0(sp)
  80e6a0:	dec00204 	addi	sp,sp,8
  80e6a4:	f800283a 	ret

0080e6a8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  80e6a8:	defffb04 	addi	sp,sp,-20
  80e6ac:	dfc00415 	stw	ra,16(sp)
  80e6b0:	df000315 	stw	fp,12(sp)
  80e6b4:	df000304 	addi	fp,sp,12
  80e6b8:	e13ffd15 	stw	r4,-12(fp)
  80e6bc:	e17ffe15 	stw	r5,-8(fp)
  80e6c0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80e6c4:	01002074 	movhi	r4,129
  80e6c8:	2108f504 	addi	r4,r4,9172
  80e6cc:	e17ffd17 	ldw	r5,-12(fp)
  80e6d0:	01800044 	movi	r6,1
  80e6d4:	01c07fc4 	movi	r7,511
  80e6d8:	080e5e80 	call	80e5e8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  80e6dc:	01002074 	movhi	r4,129
  80e6e0:	2108f204 	addi	r4,r4,9160
  80e6e4:	e17ffe17 	ldw	r5,-8(fp)
  80e6e8:	000d883a 	mov	r6,zero
  80e6ec:	01c07fc4 	movi	r7,511
  80e6f0:	080e5e80 	call	80e5e8 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80e6f4:	01002074 	movhi	r4,129
  80e6f8:	2108f804 	addi	r4,r4,9184
  80e6fc:	e17fff17 	ldw	r5,-4(fp)
  80e700:	01800044 	movi	r6,1
  80e704:	01c07fc4 	movi	r7,511
  80e708:	080e5e80 	call	80e5e8 <alt_open_fd>
}  
  80e70c:	e037883a 	mov	sp,fp
  80e710:	dfc00117 	ldw	ra,4(sp)
  80e714:	df000017 	ldw	fp,0(sp)
  80e718:	dec00204 	addi	sp,sp,8
  80e71c:	f800283a 	ret

0080e720 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  80e720:	defffe04 	addi	sp,sp,-8
  80e724:	dfc00115 	stw	ra,4(sp)
  80e728:	df000015 	stw	fp,0(sp)
  80e72c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  80e730:	00802074 	movhi	r2,129
  80e734:	108de104 	addi	r2,r2,14212
  80e738:	10800017 	ldw	r2,0(r2)
  80e73c:	10000526 	beq	r2,zero,80e754 <alt_get_errno+0x34>
  80e740:	00802074 	movhi	r2,129
  80e744:	108de104 	addi	r2,r2,14212
  80e748:	10800017 	ldw	r2,0(r2)
  80e74c:	103ee83a 	callr	r2
  80e750:	00000206 	br	80e75c <alt_get_errno+0x3c>
  80e754:	00802074 	movhi	r2,129
  80e758:	108e0104 	addi	r2,r2,14340
}
  80e75c:	e037883a 	mov	sp,fp
  80e760:	dfc00117 	ldw	ra,4(sp)
  80e764:	df000017 	ldw	fp,0(sp)
  80e768:	dec00204 	addi	sp,sp,8
  80e76c:	f800283a 	ret

0080e770 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  80e770:	defffd04 	addi	sp,sp,-12
  80e774:	df000215 	stw	fp,8(sp)
  80e778:	df000204 	addi	fp,sp,8
  80e77c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  80e780:	e0bfff17 	ldw	r2,-4(fp)
  80e784:	10800217 	ldw	r2,8(r2)
  80e788:	10d00034 	orhi	r3,r2,16384
  80e78c:	e0bfff17 	ldw	r2,-4(fp)
  80e790:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80e794:	e03ffe15 	stw	zero,-8(fp)
  80e798:	00001d06 	br	80e810 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80e79c:	00c02074 	movhi	r3,129
  80e7a0:	18c8f204 	addi	r3,r3,9160
  80e7a4:	e0bffe17 	ldw	r2,-8(fp)
  80e7a8:	10800324 	muli	r2,r2,12
  80e7ac:	1885883a 	add	r2,r3,r2
  80e7b0:	10c00017 	ldw	r3,0(r2)
  80e7b4:	e0bfff17 	ldw	r2,-4(fp)
  80e7b8:	10800017 	ldw	r2,0(r2)
  80e7bc:	1880111e 	bne	r3,r2,80e804 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  80e7c0:	00c02074 	movhi	r3,129
  80e7c4:	18c8f204 	addi	r3,r3,9160
  80e7c8:	e0bffe17 	ldw	r2,-8(fp)
  80e7cc:	10800324 	muli	r2,r2,12
  80e7d0:	1885883a 	add	r2,r3,r2
  80e7d4:	10800204 	addi	r2,r2,8
  80e7d8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  80e7dc:	1000090e 	bge	r2,zero,80e804 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  80e7e0:	e0bffe17 	ldw	r2,-8(fp)
  80e7e4:	10c00324 	muli	r3,r2,12
  80e7e8:	00802074 	movhi	r2,129
  80e7ec:	1088f204 	addi	r2,r2,9160
  80e7f0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  80e7f4:	e0bfff17 	ldw	r2,-4(fp)
  80e7f8:	18800226 	beq	r3,r2,80e804 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  80e7fc:	00bffcc4 	movi	r2,-13
  80e800:	00000a06 	br	80e82c <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80e804:	e0bffe17 	ldw	r2,-8(fp)
  80e808:	10800044 	addi	r2,r2,1
  80e80c:	e0bffe15 	stw	r2,-8(fp)
  80e810:	00802074 	movhi	r2,129
  80e814:	108de004 	addi	r2,r2,14208
  80e818:	10800017 	ldw	r2,0(r2)
  80e81c:	1007883a 	mov	r3,r2
  80e820:	e0bffe17 	ldw	r2,-8(fp)
  80e824:	18bfdd2e 	bgeu	r3,r2,80e79c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  80e828:	0005883a 	mov	r2,zero
}
  80e82c:	e037883a 	mov	sp,fp
  80e830:	df000017 	ldw	fp,0(sp)
  80e834:	dec00104 	addi	sp,sp,4
  80e838:	f800283a 	ret

0080e83c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  80e83c:	defff604 	addi	sp,sp,-40
  80e840:	dfc00915 	stw	ra,36(sp)
  80e844:	df000815 	stw	fp,32(sp)
  80e848:	df000804 	addi	fp,sp,32
  80e84c:	e13ffd15 	stw	r4,-12(fp)
  80e850:	e17ffe15 	stw	r5,-8(fp)
  80e854:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  80e858:	00bfffc4 	movi	r2,-1
  80e85c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  80e860:	00bffb44 	movi	r2,-19
  80e864:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  80e868:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  80e86c:	e13ffd17 	ldw	r4,-12(fp)
  80e870:	01402074 	movhi	r5,129
  80e874:	294dde04 	addi	r5,r5,14200
  80e878:	080ed540 	call	80ed54 <alt_find_dev>
  80e87c:	e0bff815 	stw	r2,-32(fp)
  80e880:	e0bff817 	ldw	r2,-32(fp)
  80e884:	1000051e 	bne	r2,zero,80e89c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  80e888:	e13ffd17 	ldw	r4,-12(fp)
  80e88c:	080ede40 	call	80ede4 <alt_find_file>
  80e890:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  80e894:	00800044 	movi	r2,1
  80e898:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  80e89c:	e0bff817 	ldw	r2,-32(fp)
  80e8a0:	10002926 	beq	r2,zero,80e948 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
  80e8a4:	e13ff817 	ldw	r4,-32(fp)
  80e8a8:	080eef80 	call	80eef8 <alt_get_fd>
  80e8ac:	e0bff915 	stw	r2,-28(fp)
  80e8b0:	e0bff917 	ldw	r2,-28(fp)
  80e8b4:	1000030e 	bge	r2,zero,80e8c4 <open+0x88>
    {
      status = index;
  80e8b8:	e0bff917 	ldw	r2,-28(fp)
  80e8bc:	e0bffa15 	stw	r2,-24(fp)
  80e8c0:	00002306 	br	80e950 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
  80e8c4:	e0bff917 	ldw	r2,-28(fp)
  80e8c8:	10c00324 	muli	r3,r2,12
  80e8cc:	00802074 	movhi	r2,129
  80e8d0:	1088f204 	addi	r2,r2,9160
  80e8d4:	1885883a 	add	r2,r3,r2
  80e8d8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  80e8dc:	e0fffe17 	ldw	r3,-8(fp)
  80e8e0:	00900034 	movhi	r2,16384
  80e8e4:	10bfffc4 	addi	r2,r2,-1
  80e8e8:	1886703a 	and	r3,r3,r2
  80e8ec:	e0bffc17 	ldw	r2,-16(fp)
  80e8f0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  80e8f4:	e0bffb17 	ldw	r2,-20(fp)
  80e8f8:	1000051e 	bne	r2,zero,80e910 <open+0xd4>
  80e8fc:	e13ffc17 	ldw	r4,-16(fp)
  80e900:	080e7700 	call	80e770 <alt_file_locked>
  80e904:	e0bffa15 	stw	r2,-24(fp)
  80e908:	e0bffa17 	ldw	r2,-24(fp)
  80e90c:	10001016 	blt	r2,zero,80e950 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  80e910:	e0bff817 	ldw	r2,-32(fp)
  80e914:	10800317 	ldw	r2,12(r2)
  80e918:	10000826 	beq	r2,zero,80e93c <open+0x100>
  80e91c:	e0bff817 	ldw	r2,-32(fp)
  80e920:	10800317 	ldw	r2,12(r2)
  80e924:	e13ffc17 	ldw	r4,-16(fp)
  80e928:	e17ffd17 	ldw	r5,-12(fp)
  80e92c:	e1bffe17 	ldw	r6,-8(fp)
  80e930:	e1ffff17 	ldw	r7,-4(fp)
  80e934:	103ee83a 	callr	r2
  80e938:	00000106 	br	80e940 <open+0x104>
  80e93c:	0005883a 	mov	r2,zero
  80e940:	e0bffa15 	stw	r2,-24(fp)
  80e944:	00000206 	br	80e950 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
  80e948:	00bffb44 	movi	r2,-19
  80e94c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  80e950:	e0bffa17 	ldw	r2,-24(fp)
  80e954:	1000080e 	bge	r2,zero,80e978 <open+0x13c>
  {
    alt_release_fd (index);  
  80e958:	e13ff917 	ldw	r4,-28(fp)
  80e95c:	080aea40 	call	80aea4 <alt_release_fd>
    ALT_ERRNO = -status;
  80e960:	080e7200 	call	80e720 <alt_get_errno>
  80e964:	e0fffa17 	ldw	r3,-24(fp)
  80e968:	00c7c83a 	sub	r3,zero,r3
  80e96c:	10c00015 	stw	r3,0(r2)
    return -1;
  80e970:	00bfffc4 	movi	r2,-1
  80e974:	00000106 	br	80e97c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
  80e978:	e0bff917 	ldw	r2,-28(fp)
}
  80e97c:	e037883a 	mov	sp,fp
  80e980:	dfc00117 	ldw	ra,4(sp)
  80e984:	df000017 	ldw	fp,0(sp)
  80e988:	dec00204 	addi	sp,sp,8
  80e98c:	f800283a 	ret

0080e990 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  80e990:	defffa04 	addi	sp,sp,-24
  80e994:	df000515 	stw	fp,20(sp)
  80e998:	df000504 	addi	fp,sp,20
  80e99c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80e9a0:	0005303a 	rdctl	r2,status
  80e9a4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80e9a8:	e0fffc17 	ldw	r3,-16(fp)
  80e9ac:	00bfff84 	movi	r2,-2
  80e9b0:	1884703a 	and	r2,r3,r2
  80e9b4:	1001703a 	wrctl	status,r2
  
  return context;
  80e9b8:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  80e9bc:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  80e9c0:	e0bfff17 	ldw	r2,-4(fp)
  80e9c4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  80e9c8:	e0bffd17 	ldw	r2,-12(fp)
  80e9cc:	10800017 	ldw	r2,0(r2)
  80e9d0:	e0fffd17 	ldw	r3,-12(fp)
  80e9d4:	18c00117 	ldw	r3,4(r3)
  80e9d8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  80e9dc:	e0bffd17 	ldw	r2,-12(fp)
  80e9e0:	10800117 	ldw	r2,4(r2)
  80e9e4:	e0fffd17 	ldw	r3,-12(fp)
  80e9e8:	18c00017 	ldw	r3,0(r3)
  80e9ec:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  80e9f0:	e0bffd17 	ldw	r2,-12(fp)
  80e9f4:	e0fffd17 	ldw	r3,-12(fp)
  80e9f8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  80e9fc:	e0bffd17 	ldw	r2,-12(fp)
  80ea00:	e0fffd17 	ldw	r3,-12(fp)
  80ea04:	10c00015 	stw	r3,0(r2)
  80ea08:	e0bffb17 	ldw	r2,-20(fp)
  80ea0c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80ea10:	e0bffe17 	ldw	r2,-8(fp)
  80ea14:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  80ea18:	e037883a 	mov	sp,fp
  80ea1c:	df000017 	ldw	fp,0(sp)
  80ea20:	dec00104 	addi	sp,sp,4
  80ea24:	f800283a 	ret

0080ea28 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  80ea28:	defffb04 	addi	sp,sp,-20
  80ea2c:	dfc00415 	stw	ra,16(sp)
  80ea30:	df000315 	stw	fp,12(sp)
  80ea34:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  80ea38:	d0a02117 	ldw	r2,-32636(gp)
  80ea3c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  80ea40:	d0a03017 	ldw	r2,-32576(gp)
  80ea44:	10800044 	addi	r2,r2,1
  80ea48:	d0a03015 	stw	r2,-32576(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  80ea4c:	00002e06 	br	80eb08 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  80ea50:	e0bffd17 	ldw	r2,-12(fp)
  80ea54:	10800017 	ldw	r2,0(r2)
  80ea58:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  80ea5c:	e0bffd17 	ldw	r2,-12(fp)
  80ea60:	10800403 	ldbu	r2,16(r2)
  80ea64:	10803fcc 	andi	r2,r2,255
  80ea68:	10000426 	beq	r2,zero,80ea7c <alt_tick+0x54>
  80ea6c:	d0a03017 	ldw	r2,-32576(gp)
  80ea70:	1000021e 	bne	r2,zero,80ea7c <alt_tick+0x54>
    {
      alarm->rollover = 0;
  80ea74:	e0bffd17 	ldw	r2,-12(fp)
  80ea78:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  80ea7c:	e0bffd17 	ldw	r2,-12(fp)
  80ea80:	10800217 	ldw	r2,8(r2)
  80ea84:	d0e03017 	ldw	r3,-32576(gp)
  80ea88:	18801d36 	bltu	r3,r2,80eb00 <alt_tick+0xd8>
  80ea8c:	e0bffd17 	ldw	r2,-12(fp)
  80ea90:	10800403 	ldbu	r2,16(r2)
  80ea94:	10803fcc 	andi	r2,r2,255
  80ea98:	1000191e 	bne	r2,zero,80eb00 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  80ea9c:	e0bffd17 	ldw	r2,-12(fp)
  80eaa0:	10c00317 	ldw	r3,12(r2)
  80eaa4:	e0bffd17 	ldw	r2,-12(fp)
  80eaa8:	10800517 	ldw	r2,20(r2)
  80eaac:	1009883a 	mov	r4,r2
  80eab0:	183ee83a 	callr	r3
  80eab4:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  80eab8:	e0bfff17 	ldw	r2,-4(fp)
  80eabc:	1000031e 	bne	r2,zero,80eacc <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  80eac0:	e13ffd17 	ldw	r4,-12(fp)
  80eac4:	080e9900 	call	80e990 <alt_alarm_stop>
  80eac8:	00000d06 	br	80eb00 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  80eacc:	e0bffd17 	ldw	r2,-12(fp)
  80ead0:	10c00217 	ldw	r3,8(r2)
  80ead4:	e0bfff17 	ldw	r2,-4(fp)
  80ead8:	1887883a 	add	r3,r3,r2
  80eadc:	e0bffd17 	ldw	r2,-12(fp)
  80eae0:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  80eae4:	e0bffd17 	ldw	r2,-12(fp)
  80eae8:	10c00217 	ldw	r3,8(r2)
  80eaec:	d0a03017 	ldw	r2,-32576(gp)
  80eaf0:	1880032e 	bgeu	r3,r2,80eb00 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  80eaf4:	e0bffd17 	ldw	r2,-12(fp)
  80eaf8:	00c00044 	movi	r3,1
  80eafc:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  80eb00:	e0bffe17 	ldw	r2,-8(fp)
  80eb04:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  80eb08:	e0fffd17 	ldw	r3,-12(fp)
  80eb0c:	d0a02104 	addi	r2,gp,-32636
  80eb10:	18bfcf1e 	bne	r3,r2,80ea50 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  80eb14:	0001883a 	nop
}
  80eb18:	e037883a 	mov	sp,fp
  80eb1c:	dfc00117 	ldw	ra,4(sp)
  80eb20:	df000017 	ldw	fp,0(sp)
  80eb24:	dec00204 	addi	sp,sp,8
  80eb28:	f800283a 	ret

0080eb2c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
  80eb2c:	deffff04 	addi	sp,sp,-4
  80eb30:	df000015 	stw	fp,0(sp)
  80eb34:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  80eb38:	000170fa 	wrctl	ienable,zero
}
  80eb3c:	e037883a 	mov	sp,fp
  80eb40:	df000017 	ldw	fp,0(sp)
  80eb44:	dec00104 	addi	sp,sp,4
  80eb48:	f800283a 	ret

0080eb4c <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
  80eb4c:	defff404 	addi	sp,sp,-48
  80eb50:	df000b15 	stw	fp,44(sp)
  80eb54:	df000b04 	addi	fp,sp,44
  80eb58:	e13ffc15 	stw	r4,-16(fp)
  80eb5c:	e17ffd15 	stw	r5,-12(fp)
  80eb60:	e1bffe15 	stw	r6,-8(fp)
  80eb64:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
  80eb68:	e0ffff17 	ldw	r3,-4(fp)
  80eb6c:	e0bffe17 	ldw	r2,-8(fp)
  80eb70:	1885883a 	add	r2,r3,r2
  80eb74:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
  80eb78:	e0c00217 	ldw	r3,8(fp)
  80eb7c:	e0800117 	ldw	r2,4(fp)
  80eb80:	1885883a 	add	r2,r3,r2
  80eb84:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
  80eb88:	e0800117 	ldw	r2,4(fp)
  80eb8c:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
  80eb90:	e0bffe17 	ldw	r2,-8(fp)
  80eb94:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
  80eb98:	00800044 	movi	r2,1
  80eb9c:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
  80eba0:	e0bffc17 	ldw	r2,-16(fp)
  80eba4:	10800504 	addi	r2,r2,20
  80eba8:	e0fffd17 	ldw	r3,-12(fp)
  80ebac:	01000044 	movi	r4,1
  80ebb0:	20c6983a 	sll	r3,r4,r3
  80ebb4:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
  80ebb8:	e0800317 	ldw	r2,12(fp)
  80ebbc:	1080008c 	andi	r2,r2,2
  80ebc0:	1000041e 	bne	r2,zero,80ebd4 <alt_avalon_spi_command+0x88>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
  80ebc4:	e0bffc17 	ldw	r2,-16(fp)
  80ebc8:	10800304 	addi	r2,r2,12
  80ebcc:	00c10004 	movi	r3,1024
  80ebd0:	10c00035 	stwio	r3,0(r2)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
  80ebd4:	e0bffc17 	ldw	r2,-16(fp)
  80ebd8:	10800037 	ldwio	r2,0(r2)
  80ebdc:	00000106 	br	80ebe4 <alt_avalon_spi_command+0x98>

      if (read_ignore == 0 && read_data == read_end)
        break;
    }
    
  }
  80ebe0:	0001883a 	nop
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  80ebe4:	e0bffc17 	ldw	r2,-16(fp)
  80ebe8:	10800204 	addi	r2,r2,8
  80ebec:	10800037 	ldwio	r2,0(r2)
  80ebf0:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
  80ebf4:	e0bffa17 	ldw	r2,-24(fp)
  80ebf8:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
  80ebfc:	10000226 	beq	r2,zero,80ec08 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
  80ec00:	e0bff717 	ldw	r2,-36(fp)
  80ec04:	1000031e 	bne	r2,zero,80ec14 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
  80ec08:	e0bffa17 	ldw	r2,-24(fp)
  80ec0c:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
  80ec10:	103ff426 	beq	r2,zero,80ebe4 <alt_avalon_spi_command+0x98>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
  80ec14:	e0bffa17 	ldw	r2,-24(fp)
  80ec18:	1080100c 	andi	r2,r2,64
  80ec1c:	10001e26 	beq	r2,zero,80ec98 <alt_avalon_spi_command+0x14c>
  80ec20:	e0bff717 	ldw	r2,-36(fp)
  80ec24:	00801c0e 	bge	zero,r2,80ec98 <alt_avalon_spi_command+0x14c>
    {
      credits--;
  80ec28:	e0bff717 	ldw	r2,-36(fp)
  80ec2c:	10bfffc4 	addi	r2,r2,-1
  80ec30:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
  80ec34:	e0ffff17 	ldw	r3,-4(fp)
  80ec38:	e0bff817 	ldw	r2,-32(fp)
  80ec3c:	18800a2e 	bgeu	r3,r2,80ec68 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
  80ec40:	e0bffc17 	ldw	r2,-16(fp)
  80ec44:	10800104 	addi	r2,r2,4
  80ec48:	e0ffff17 	ldw	r3,-4(fp)
  80ec4c:	18c00003 	ldbu	r3,0(r3)
  80ec50:	18c03fcc 	andi	r3,r3,255
  80ec54:	e13fff17 	ldw	r4,-4(fp)
  80ec58:	21000044 	addi	r4,r4,1
  80ec5c:	e13fff15 	stw	r4,-4(fp)
  80ec60:	10c00035 	stwio	r3,0(r2)
  80ec64:	00000c06 	br	80ec98 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
  80ec68:	e0bff517 	ldw	r2,-44(fp)
  80ec6c:	10000826 	beq	r2,zero,80ec90 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
  80ec70:	e0bff517 	ldw	r2,-44(fp)
  80ec74:	10bfffc4 	addi	r2,r2,-1
  80ec78:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
  80ec7c:	e0bffc17 	ldw	r2,-16(fp)
  80ec80:	10800104 	addi	r2,r2,4
  80ec84:	0007883a 	mov	r3,zero
  80ec88:	10c00035 	stwio	r3,0(r2)
  80ec8c:	00000206 	br	80ec98 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
  80ec90:	00bf0004 	movi	r2,-1024
  80ec94:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
  80ec98:	e0bffa17 	ldw	r2,-24(fp)
  80ec9c:	1080200c 	andi	r2,r2,128
  80eca0:	103fcf26 	beq	r2,zero,80ebe0 <alt_avalon_spi_command+0x94>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
  80eca4:	e0bffc17 	ldw	r2,-16(fp)
  80eca8:	10800037 	ldwio	r2,0(r2)
  80ecac:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
  80ecb0:	e0bff617 	ldw	r2,-40(fp)
  80ecb4:	10000426 	beq	r2,zero,80ecc8 <alt_avalon_spi_command+0x17c>
        read_ignore--;
  80ecb8:	e0bff617 	ldw	r2,-40(fp)
  80ecbc:	10bfffc4 	addi	r2,r2,-1
  80ecc0:	e0bff615 	stw	r2,-40(fp)
  80ecc4:	00000706 	br	80ece4 <alt_avalon_spi_command+0x198>
      else
        *read_data++ = (alt_u8)rxdata;
  80ecc8:	e0bffb17 	ldw	r2,-20(fp)
  80eccc:	1007883a 	mov	r3,r2
  80ecd0:	e0800217 	ldw	r2,8(fp)
  80ecd4:	10c00005 	stb	r3,0(r2)
  80ecd8:	e0800217 	ldw	r2,8(fp)
  80ecdc:	10800044 	addi	r2,r2,1
  80ece0:	e0800215 	stw	r2,8(fp)
      credits++;
  80ece4:	e0bff717 	ldw	r2,-36(fp)
  80ece8:	10800044 	addi	r2,r2,1
  80ecec:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
  80ecf0:	e0bff617 	ldw	r2,-40(fp)
  80ecf4:	103fba1e 	bne	r2,zero,80ebe0 <alt_avalon_spi_command+0x94>
  80ecf8:	e0c00217 	ldw	r3,8(fp)
  80ecfc:	e0bff917 	ldw	r2,-28(fp)
  80ed00:	18bfb71e 	bne	r3,r2,80ebe0 <alt_avalon_spi_command+0x94>
        break;
  80ed04:	0001883a 	nop
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
  80ed08:	e0bffc17 	ldw	r2,-16(fp)
  80ed0c:	10800204 	addi	r2,r2,8
  80ed10:	10800037 	ldwio	r2,0(r2)
  80ed14:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
  80ed18:	e0bffa17 	ldw	r2,-24(fp)
  80ed1c:	1080080c 	andi	r2,r2,32
  80ed20:	103ff926 	beq	r2,zero,80ed08 <alt_avalon_spi_command+0x1bc>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
  80ed24:	e0800317 	ldw	r2,12(fp)
  80ed28:	1080004c 	andi	r2,r2,1
  80ed2c:	1000041e 	bne	r2,zero,80ed40 <alt_avalon_spi_command+0x1f4>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
  80ed30:	e0bffc17 	ldw	r2,-16(fp)
  80ed34:	10800304 	addi	r2,r2,12
  80ed38:	0007883a 	mov	r3,zero
  80ed3c:	10c00035 	stwio	r3,0(r2)

  return read_length;
  80ed40:	e0800117 	ldw	r2,4(fp)
}
  80ed44:	e037883a 	mov	sp,fp
  80ed48:	df000017 	ldw	fp,0(sp)
  80ed4c:	dec00104 	addi	sp,sp,4
  80ed50:	f800283a 	ret

0080ed54 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  80ed54:	defffa04 	addi	sp,sp,-24
  80ed58:	dfc00515 	stw	ra,20(sp)
  80ed5c:	df000415 	stw	fp,16(sp)
  80ed60:	df000404 	addi	fp,sp,16
  80ed64:	e13ffe15 	stw	r4,-8(fp)
  80ed68:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  80ed6c:	e0bfff17 	ldw	r2,-4(fp)
  80ed70:	10800017 	ldw	r2,0(r2)
  80ed74:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  80ed78:	e13ffe17 	ldw	r4,-8(fp)
  80ed7c:	08089f00 	call	8089f0 <strlen>
  80ed80:	10800044 	addi	r2,r2,1
  80ed84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  80ed88:	00000d06 	br	80edc0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  80ed8c:	e0bffc17 	ldw	r2,-16(fp)
  80ed90:	10c00217 	ldw	r3,8(r2)
  80ed94:	e0bffd17 	ldw	r2,-12(fp)
  80ed98:	1809883a 	mov	r4,r3
  80ed9c:	e17ffe17 	ldw	r5,-8(fp)
  80eda0:	100d883a 	mov	r6,r2
  80eda4:	080efe40 	call	80efe4 <memcmp>
  80eda8:	1000021e 	bne	r2,zero,80edb4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  80edac:	e0bffc17 	ldw	r2,-16(fp)
  80edb0:	00000706 	br	80edd0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  80edb4:	e0bffc17 	ldw	r2,-16(fp)
  80edb8:	10800017 	ldw	r2,0(r2)
  80edbc:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  80edc0:	e0fffc17 	ldw	r3,-16(fp)
  80edc4:	e0bfff17 	ldw	r2,-4(fp)
  80edc8:	18bff01e 	bne	r3,r2,80ed8c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  80edcc:	0005883a 	mov	r2,zero
}
  80edd0:	e037883a 	mov	sp,fp
  80edd4:	dfc00117 	ldw	ra,4(sp)
  80edd8:	df000017 	ldw	fp,0(sp)
  80eddc:	dec00204 	addi	sp,sp,8
  80ede0:	f800283a 	ret

0080ede4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  80ede4:	defffb04 	addi	sp,sp,-20
  80ede8:	dfc00415 	stw	ra,16(sp)
  80edec:	df000315 	stw	fp,12(sp)
  80edf0:	df000304 	addi	fp,sp,12
  80edf4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  80edf8:	00802074 	movhi	r2,129
  80edfc:	108ddc04 	addi	r2,r2,14192
  80ee00:	10800017 	ldw	r2,0(r2)
  80ee04:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  80ee08:	00003106 	br	80eed0 <alt_find_file+0xec>
  {
    len = strlen(next->name);
  80ee0c:	e0bffd17 	ldw	r2,-12(fp)
  80ee10:	10800217 	ldw	r2,8(r2)
  80ee14:	1009883a 	mov	r4,r2
  80ee18:	08089f00 	call	8089f0 <strlen>
  80ee1c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  80ee20:	e0bffd17 	ldw	r2,-12(fp)
  80ee24:	10c00217 	ldw	r3,8(r2)
  80ee28:	e0bffe17 	ldw	r2,-8(fp)
  80ee2c:	10bfffc4 	addi	r2,r2,-1
  80ee30:	1885883a 	add	r2,r3,r2
  80ee34:	10800003 	ldbu	r2,0(r2)
  80ee38:	10803fcc 	andi	r2,r2,255
  80ee3c:	1080201c 	xori	r2,r2,128
  80ee40:	10bfe004 	addi	r2,r2,-128
  80ee44:	10800bd8 	cmpnei	r2,r2,47
  80ee48:	1000031e 	bne	r2,zero,80ee58 <alt_find_file+0x74>
    {
      len -= 1;
  80ee4c:	e0bffe17 	ldw	r2,-8(fp)
  80ee50:	10bfffc4 	addi	r2,r2,-1
  80ee54:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  80ee58:	e0bffe17 	ldw	r2,-8(fp)
  80ee5c:	e0ffff17 	ldw	r3,-4(fp)
  80ee60:	1885883a 	add	r2,r3,r2
  80ee64:	10800003 	ldbu	r2,0(r2)
  80ee68:	10803fcc 	andi	r2,r2,255
  80ee6c:	1080201c 	xori	r2,r2,128
  80ee70:	10bfe004 	addi	r2,r2,-128
  80ee74:	10800be0 	cmpeqi	r2,r2,47
  80ee78:	1000081e 	bne	r2,zero,80ee9c <alt_find_file+0xb8>
  80ee7c:	e0bffe17 	ldw	r2,-8(fp)
  80ee80:	e0ffff17 	ldw	r3,-4(fp)
  80ee84:	1885883a 	add	r2,r3,r2
  80ee88:	10800003 	ldbu	r2,0(r2)
  80ee8c:	10803fcc 	andi	r2,r2,255
  80ee90:	1080201c 	xori	r2,r2,128
  80ee94:	10bfe004 	addi	r2,r2,-128
  80ee98:	10000a1e 	bne	r2,zero,80eec4 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
  80ee9c:	e0bffd17 	ldw	r2,-12(fp)
  80eea0:	10c00217 	ldw	r3,8(r2)
  80eea4:	e0bffe17 	ldw	r2,-8(fp)
  80eea8:	1809883a 	mov	r4,r3
  80eeac:	e17fff17 	ldw	r5,-4(fp)
  80eeb0:	100d883a 	mov	r6,r2
  80eeb4:	080efe40 	call	80efe4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  80eeb8:	1000021e 	bne	r2,zero,80eec4 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  80eebc:	e0bffd17 	ldw	r2,-12(fp)
  80eec0:	00000806 	br	80eee4 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
  80eec4:	e0bffd17 	ldw	r2,-12(fp)
  80eec8:	10800017 	ldw	r2,0(r2)
  80eecc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  80eed0:	e0fffd17 	ldw	r3,-12(fp)
  80eed4:	00802074 	movhi	r2,129
  80eed8:	108ddc04 	addi	r2,r2,14192
  80eedc:	18bfcb1e 	bne	r3,r2,80ee0c <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  80eee0:	0005883a 	mov	r2,zero
}
  80eee4:	e037883a 	mov	sp,fp
  80eee8:	dfc00117 	ldw	ra,4(sp)
  80eeec:	df000017 	ldw	fp,0(sp)
  80eef0:	dec00204 	addi	sp,sp,8
  80eef4:	f800283a 	ret

0080eef8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  80eef8:	defffc04 	addi	sp,sp,-16
  80eefc:	df000315 	stw	fp,12(sp)
  80ef00:	df000304 	addi	fp,sp,12
  80ef04:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  80ef08:	00bffa04 	movi	r2,-24
  80ef0c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  80ef10:	e03ffd15 	stw	zero,-12(fp)
  80ef14:	00001d06 	br	80ef8c <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
  80ef18:	00c02074 	movhi	r3,129
  80ef1c:	18c8f204 	addi	r3,r3,9160
  80ef20:	e0bffd17 	ldw	r2,-12(fp)
  80ef24:	10800324 	muli	r2,r2,12
  80ef28:	1885883a 	add	r2,r3,r2
  80ef2c:	10800017 	ldw	r2,0(r2)
  80ef30:	1000131e 	bne	r2,zero,80ef80 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
  80ef34:	00c02074 	movhi	r3,129
  80ef38:	18c8f204 	addi	r3,r3,9160
  80ef3c:	e0bffd17 	ldw	r2,-12(fp)
  80ef40:	10800324 	muli	r2,r2,12
  80ef44:	1885883a 	add	r2,r3,r2
  80ef48:	e0ffff17 	ldw	r3,-4(fp)
  80ef4c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  80ef50:	00802074 	movhi	r2,129
  80ef54:	108de004 	addi	r2,r2,14208
  80ef58:	10c00017 	ldw	r3,0(r2)
  80ef5c:	e0bffd17 	ldw	r2,-12(fp)
  80ef60:	1880040e 	bge	r3,r2,80ef74 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
  80ef64:	00802074 	movhi	r2,129
  80ef68:	108de004 	addi	r2,r2,14208
  80ef6c:	e0fffd17 	ldw	r3,-12(fp)
  80ef70:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
  80ef74:	e0bffd17 	ldw	r2,-12(fp)
  80ef78:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  80ef7c:	00000606 	br	80ef98 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  80ef80:	e0bffd17 	ldw	r2,-12(fp)
  80ef84:	10800044 	addi	r2,r2,1
  80ef88:	e0bffd15 	stw	r2,-12(fp)
  80ef8c:	e0bffd17 	ldw	r2,-12(fp)
  80ef90:	10800810 	cmplti	r2,r2,32
  80ef94:	103fe01e 	bne	r2,zero,80ef18 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  80ef98:	e0bffe17 	ldw	r2,-8(fp)
}
  80ef9c:	e037883a 	mov	sp,fp
  80efa0:	df000017 	ldw	fp,0(sp)
  80efa4:	dec00104 	addi	sp,sp,4
  80efa8:	f800283a 	ret

0080efac <exit>:
  80efac:	defffe04 	addi	sp,sp,-8
  80efb0:	000b883a 	mov	r5,zero
  80efb4:	dc000015 	stw	r16,0(sp)
  80efb8:	dfc00115 	stw	ra,4(sp)
  80efbc:	2021883a 	mov	r16,r4
  80efc0:	080f0600 	call	80f060 <__call_exitprocs>
  80efc4:	00802074 	movhi	r2,129
  80efc8:	108dd704 	addi	r2,r2,14172
  80efcc:	11000017 	ldw	r4,0(r2)
  80efd0:	20800f17 	ldw	r2,60(r4)
  80efd4:	10000126 	beq	r2,zero,80efdc <exit+0x30>
  80efd8:	103ee83a 	callr	r2
  80efdc:	8009883a 	mov	r4,r16
  80efe0:	080f2000 	call	80f200 <_exit>

0080efe4 <memcmp>:
  80efe4:	01c000c4 	movi	r7,3
  80efe8:	3980192e 	bgeu	r7,r6,80f050 <memcmp+0x6c>
  80efec:	2904b03a 	or	r2,r5,r4
  80eff0:	11c4703a 	and	r2,r2,r7
  80eff4:	10000f26 	beq	r2,zero,80f034 <memcmp+0x50>
  80eff8:	20c00003 	ldbu	r3,0(r4)
  80effc:	28800003 	ldbu	r2,0(r5)
  80f000:	1880151e 	bne	r3,r2,80f058 <memcmp+0x74>
  80f004:	31bfff84 	addi	r6,r6,-2
  80f008:	01ffffc4 	movi	r7,-1
  80f00c:	00000406 	br	80f020 <memcmp+0x3c>
  80f010:	20c00003 	ldbu	r3,0(r4)
  80f014:	28800003 	ldbu	r2,0(r5)
  80f018:	31bfffc4 	addi	r6,r6,-1
  80f01c:	18800e1e 	bne	r3,r2,80f058 <memcmp+0x74>
  80f020:	21000044 	addi	r4,r4,1
  80f024:	29400044 	addi	r5,r5,1
  80f028:	31fff91e 	bne	r6,r7,80f010 <memcmp+0x2c>
  80f02c:	0005883a 	mov	r2,zero
  80f030:	f800283a 	ret
  80f034:	20c00017 	ldw	r3,0(r4)
  80f038:	28800017 	ldw	r2,0(r5)
  80f03c:	1880041e 	bne	r3,r2,80f050 <memcmp+0x6c>
  80f040:	31bfff04 	addi	r6,r6,-4
  80f044:	21000104 	addi	r4,r4,4
  80f048:	29400104 	addi	r5,r5,4
  80f04c:	39bff936 	bltu	r7,r6,80f034 <memcmp+0x50>
  80f050:	303fe91e 	bne	r6,zero,80eff8 <memcmp+0x14>
  80f054:	003ff506 	br	80f02c <memcmp+0x48>
  80f058:	1885c83a 	sub	r2,r3,r2
  80f05c:	f800283a 	ret

0080f060 <__call_exitprocs>:
  80f060:	00802074 	movhi	r2,129
  80f064:	108dd704 	addi	r2,r2,14172
  80f068:	10800017 	ldw	r2,0(r2)
  80f06c:	defff304 	addi	sp,sp,-52
  80f070:	df000b15 	stw	fp,44(sp)
  80f074:	d8800015 	stw	r2,0(sp)
  80f078:	10805204 	addi	r2,r2,328
  80f07c:	dd400815 	stw	r21,32(sp)
  80f080:	dfc00c15 	stw	ra,48(sp)
  80f084:	ddc00a15 	stw	r23,40(sp)
  80f088:	dd800915 	stw	r22,36(sp)
  80f08c:	dd000715 	stw	r20,28(sp)
  80f090:	dcc00615 	stw	r19,24(sp)
  80f094:	dc800515 	stw	r18,20(sp)
  80f098:	dc400415 	stw	r17,16(sp)
  80f09c:	dc000315 	stw	r16,12(sp)
  80f0a0:	d9000115 	stw	r4,4(sp)
  80f0a4:	2839883a 	mov	fp,r5
  80f0a8:	d8800215 	stw	r2,8(sp)
  80f0ac:	057fffc4 	movi	r21,-1
  80f0b0:	d8800017 	ldw	r2,0(sp)
  80f0b4:	ddc00217 	ldw	r23,8(sp)
  80f0b8:	14805217 	ldw	r18,328(r2)
  80f0bc:	90001726 	beq	r18,zero,80f11c <__call_exitprocs+0xbc>
  80f0c0:	94400117 	ldw	r17,4(r18)
  80f0c4:	8c3fffc4 	addi	r16,r17,-1
  80f0c8:	80001116 	blt	r16,zero,80f110 <__call_exitprocs+0xb0>
  80f0cc:	8c400044 	addi	r17,r17,1
  80f0d0:	8427883a 	add	r19,r16,r16
  80f0d4:	8c63883a 	add	r17,r17,r17
  80f0d8:	95802204 	addi	r22,r18,136
  80f0dc:	9ce7883a 	add	r19,r19,r19
  80f0e0:	8c63883a 	add	r17,r17,r17
  80f0e4:	b4e7883a 	add	r19,r22,r19
  80f0e8:	9463883a 	add	r17,r18,r17
  80f0ec:	e0001726 	beq	fp,zero,80f14c <__call_exitprocs+0xec>
  80f0f0:	8c87c83a 	sub	r3,r17,r18
  80f0f4:	b0c7883a 	add	r3,r22,r3
  80f0f8:	18c01e17 	ldw	r3,120(r3)
  80f0fc:	1f001326 	beq	r3,fp,80f14c <__call_exitprocs+0xec>
  80f100:	843fffc4 	addi	r16,r16,-1
  80f104:	9cffff04 	addi	r19,r19,-4
  80f108:	8c7fff04 	addi	r17,r17,-4
  80f10c:	857ff71e 	bne	r16,r21,80f0ec <__call_exitprocs+0x8c>
  80f110:	00800034 	movhi	r2,0
  80f114:	10800004 	addi	r2,r2,0
  80f118:	10002a1e 	bne	r2,zero,80f1c4 <__call_exitprocs+0x164>
  80f11c:	dfc00c17 	ldw	ra,48(sp)
  80f120:	df000b17 	ldw	fp,44(sp)
  80f124:	ddc00a17 	ldw	r23,40(sp)
  80f128:	dd800917 	ldw	r22,36(sp)
  80f12c:	dd400817 	ldw	r21,32(sp)
  80f130:	dd000717 	ldw	r20,28(sp)
  80f134:	dcc00617 	ldw	r19,24(sp)
  80f138:	dc800517 	ldw	r18,20(sp)
  80f13c:	dc400417 	ldw	r17,16(sp)
  80f140:	dc000317 	ldw	r16,12(sp)
  80f144:	dec00d04 	addi	sp,sp,52
  80f148:	f800283a 	ret
  80f14c:	91000117 	ldw	r4,4(r18)
  80f150:	88c00017 	ldw	r3,0(r17)
  80f154:	213fffc4 	addi	r4,r4,-1
  80f158:	24001526 	beq	r4,r16,80f1b0 <__call_exitprocs+0x150>
  80f15c:	88000015 	stw	zero,0(r17)
  80f160:	183fe726 	beq	r3,zero,80f100 <__call_exitprocs+0xa0>
  80f164:	00800044 	movi	r2,1
  80f168:	1408983a 	sll	r4,r2,r16
  80f16c:	91406217 	ldw	r5,392(r18)
  80f170:	95000117 	ldw	r20,4(r18)
  80f174:	214a703a 	and	r5,r4,r5
  80f178:	28000b26 	beq	r5,zero,80f1a8 <__call_exitprocs+0x148>
  80f17c:	91406317 	ldw	r5,396(r18)
  80f180:	2148703a 	and	r4,r4,r5
  80f184:	20000c1e 	bne	r4,zero,80f1b8 <__call_exitprocs+0x158>
  80f188:	99400017 	ldw	r5,0(r19)
  80f18c:	d9000117 	ldw	r4,4(sp)
  80f190:	183ee83a 	callr	r3
  80f194:	90c00117 	ldw	r3,4(r18)
  80f198:	1d3fc51e 	bne	r3,r20,80f0b0 <__call_exitprocs+0x50>
  80f19c:	b8c00017 	ldw	r3,0(r23)
  80f1a0:	1cbfd726 	beq	r3,r18,80f100 <__call_exitprocs+0xa0>
  80f1a4:	003fc206 	br	80f0b0 <__call_exitprocs+0x50>
  80f1a8:	183ee83a 	callr	r3
  80f1ac:	003ff906 	br	80f194 <__call_exitprocs+0x134>
  80f1b0:	94000115 	stw	r16,4(r18)
  80f1b4:	003fea06 	br	80f160 <__call_exitprocs+0x100>
  80f1b8:	99000017 	ldw	r4,0(r19)
  80f1bc:	183ee83a 	callr	r3
  80f1c0:	003ff406 	br	80f194 <__call_exitprocs+0x134>
  80f1c4:	90c00117 	ldw	r3,4(r18)
  80f1c8:	1800071e 	bne	r3,zero,80f1e8 <__call_exitprocs+0x188>
  80f1cc:	90c00017 	ldw	r3,0(r18)
  80f1d0:	18000926 	beq	r3,zero,80f1f8 <__call_exitprocs+0x198>
  80f1d4:	9009883a 	mov	r4,r18
  80f1d8:	b8c00015 	stw	r3,0(r23)
  80f1dc:	00000000 	call	0 <__alt_mem_epcs>
  80f1e0:	bc800017 	ldw	r18,0(r23)
  80f1e4:	003fb506 	br	80f0bc <__call_exitprocs+0x5c>
  80f1e8:	90c00017 	ldw	r3,0(r18)
  80f1ec:	902f883a 	mov	r23,r18
  80f1f0:	1825883a 	mov	r18,r3
  80f1f4:	003fb106 	br	80f0bc <__call_exitprocs+0x5c>
  80f1f8:	0007883a 	mov	r3,zero
  80f1fc:	003ffb06 	br	80f1ec <__call_exitprocs+0x18c>

0080f200 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  80f200:	defffc04 	addi	sp,sp,-16
  80f204:	df000315 	stw	fp,12(sp)
  80f208:	df000304 	addi	fp,sp,12
  80f20c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  80f210:	0001883a 	nop
  80f214:	e0bfff17 	ldw	r2,-4(fp)
  80f218:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
  80f21c:	e0bffd17 	ldw	r2,-12(fp)
  80f220:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  80f224:	e0bffe17 	ldw	r2,-8(fp)
  80f228:	10000226 	beq	r2,zero,80f234 <_exit+0x34>
    ALT_SIM_FAIL();
  80f22c:	002af070 	cmpltui	zero,zero,43969
  80f230:	00000106 	br	80f238 <_exit+0x38>
  } else {
    ALT_SIM_PASS();
  80f234:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  80f238:	003fff06 	br	80f238 <_exit+0x38>
