#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eb70f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eb7280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ea92d0 .functor NOT 1, L_0x1f0ad30, C4<0>, C4<0>, C4<0>;
L_0x1f0ab10 .functor XOR 2, L_0x1f0a9b0, L_0x1f0aa70, C4<00>, C4<00>;
L_0x1f0ac20 .functor XOR 2, L_0x1f0ab10, L_0x1f0ab80, C4<00>, C4<00>;
v0x1f05100_0 .net *"_ivl_10", 1 0, L_0x1f0ab80;  1 drivers
v0x1f05200_0 .net *"_ivl_12", 1 0, L_0x1f0ac20;  1 drivers
v0x1f052e0_0 .net *"_ivl_2", 1 0, L_0x1f08470;  1 drivers
v0x1f053a0_0 .net *"_ivl_4", 1 0, L_0x1f0a9b0;  1 drivers
v0x1f05480_0 .net *"_ivl_6", 1 0, L_0x1f0aa70;  1 drivers
v0x1f055b0_0 .net *"_ivl_8", 1 0, L_0x1f0ab10;  1 drivers
v0x1f05690_0 .net "a", 0 0, v0x1f01430_0;  1 drivers
v0x1f05730_0 .net "b", 0 0, v0x1f014d0_0;  1 drivers
v0x1f057d0_0 .net "c", 0 0, v0x1f01570_0;  1 drivers
v0x1f05870_0 .var "clk", 0 0;
v0x1f05910_0 .net "d", 0 0, v0x1f016b0_0;  1 drivers
v0x1f059b0_0 .net "out_pos_dut", 0 0, L_0x1f0a850;  1 drivers
v0x1f05a50_0 .net "out_pos_ref", 0 0, L_0x1f06f80;  1 drivers
v0x1f05af0_0 .net "out_sop_dut", 0 0, L_0x1f08800;  1 drivers
v0x1f05b90_0 .net "out_sop_ref", 0 0, L_0x1edbbe0;  1 drivers
v0x1f05c30_0 .var/2u "stats1", 223 0;
v0x1f05cd0_0 .var/2u "strobe", 0 0;
v0x1f05d70_0 .net "tb_match", 0 0, L_0x1f0ad30;  1 drivers
v0x1f05e40_0 .net "tb_mismatch", 0 0, L_0x1ea92d0;  1 drivers
v0x1f05ee0_0 .net "wavedrom_enable", 0 0, v0x1f01980_0;  1 drivers
v0x1f05fb0_0 .net "wavedrom_title", 511 0, v0x1f01a20_0;  1 drivers
L_0x1f08470 .concat [ 1 1 0 0], L_0x1f06f80, L_0x1edbbe0;
L_0x1f0a9b0 .concat [ 1 1 0 0], L_0x1f06f80, L_0x1edbbe0;
L_0x1f0aa70 .concat [ 1 1 0 0], L_0x1f0a850, L_0x1f08800;
L_0x1f0ab80 .concat [ 1 1 0 0], L_0x1f06f80, L_0x1edbbe0;
L_0x1f0ad30 .cmp/eeq 2, L_0x1f08470, L_0x1f0ac20;
S_0x1eb7410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1eb7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ea96b0 .functor AND 1, v0x1f01570_0, v0x1f016b0_0, C4<1>, C4<1>;
L_0x1ea9a90 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1ea9e70 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa0f0 .functor AND 1, L_0x1ea9a90, L_0x1ea9e70, C4<1>, C4<1>;
L_0x1ec1c80 .functor AND 1, L_0x1eaa0f0, v0x1f01570_0, C4<1>, C4<1>;
L_0x1edbbe0 .functor OR 1, L_0x1ea96b0, L_0x1ec1c80, C4<0>, C4<0>;
L_0x1f06400 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f06470 .functor OR 1, L_0x1f06400, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f06580 .functor AND 1, v0x1f01570_0, L_0x1f06470, C4<1>, C4<1>;
L_0x1f06640 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f06710 .functor OR 1, L_0x1f06640, v0x1f014d0_0, C4<0>, C4<0>;
L_0x1f06780 .functor AND 1, L_0x1f06580, L_0x1f06710, C4<1>, C4<1>;
L_0x1f06900 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f06970 .functor OR 1, L_0x1f06900, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f06890 .functor AND 1, v0x1f01570_0, L_0x1f06970, C4<1>, C4<1>;
L_0x1f06b00 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f06c00 .functor OR 1, L_0x1f06b00, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f06cc0 .functor AND 1, L_0x1f06890, L_0x1f06c00, C4<1>, C4<1>;
L_0x1f06e70 .functor XNOR 1, L_0x1f06780, L_0x1f06cc0, C4<0>, C4<0>;
v0x1ea8c00_0 .net *"_ivl_0", 0 0, L_0x1ea96b0;  1 drivers
v0x1ea9000_0 .net *"_ivl_12", 0 0, L_0x1f06400;  1 drivers
v0x1ea93e0_0 .net *"_ivl_14", 0 0, L_0x1f06470;  1 drivers
v0x1ea97c0_0 .net *"_ivl_16", 0 0, L_0x1f06580;  1 drivers
v0x1ea9ba0_0 .net *"_ivl_18", 0 0, L_0x1f06640;  1 drivers
v0x1ea9f80_0 .net *"_ivl_2", 0 0, L_0x1ea9a90;  1 drivers
v0x1eaa200_0 .net *"_ivl_20", 0 0, L_0x1f06710;  1 drivers
v0x1eff9a0_0 .net *"_ivl_24", 0 0, L_0x1f06900;  1 drivers
v0x1effa80_0 .net *"_ivl_26", 0 0, L_0x1f06970;  1 drivers
v0x1effb60_0 .net *"_ivl_28", 0 0, L_0x1f06890;  1 drivers
v0x1effc40_0 .net *"_ivl_30", 0 0, L_0x1f06b00;  1 drivers
v0x1effd20_0 .net *"_ivl_32", 0 0, L_0x1f06c00;  1 drivers
v0x1effe00_0 .net *"_ivl_36", 0 0, L_0x1f06e70;  1 drivers
L_0x7fa78bc9c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1effec0_0 .net *"_ivl_38", 0 0, L_0x7fa78bc9c018;  1 drivers
v0x1efffa0_0 .net *"_ivl_4", 0 0, L_0x1ea9e70;  1 drivers
v0x1f00080_0 .net *"_ivl_6", 0 0, L_0x1eaa0f0;  1 drivers
v0x1f00160_0 .net *"_ivl_8", 0 0, L_0x1ec1c80;  1 drivers
v0x1f00240_0 .net "a", 0 0, v0x1f01430_0;  alias, 1 drivers
v0x1f00300_0 .net "b", 0 0, v0x1f014d0_0;  alias, 1 drivers
v0x1f003c0_0 .net "c", 0 0, v0x1f01570_0;  alias, 1 drivers
v0x1f00480_0 .net "d", 0 0, v0x1f016b0_0;  alias, 1 drivers
v0x1f00540_0 .net "out_pos", 0 0, L_0x1f06f80;  alias, 1 drivers
v0x1f00600_0 .net "out_sop", 0 0, L_0x1edbbe0;  alias, 1 drivers
v0x1f006c0_0 .net "pos0", 0 0, L_0x1f06780;  1 drivers
v0x1f00780_0 .net "pos1", 0 0, L_0x1f06cc0;  1 drivers
L_0x1f06f80 .functor MUXZ 1, L_0x7fa78bc9c018, L_0x1f06780, L_0x1f06e70, C4<>;
S_0x1f00900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1eb7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f01430_0 .var "a", 0 0;
v0x1f014d0_0 .var "b", 0 0;
v0x1f01570_0 .var "c", 0 0;
v0x1f01610_0 .net "clk", 0 0, v0x1f05870_0;  1 drivers
v0x1f016b0_0 .var "d", 0 0;
v0x1f017a0_0 .var/2u "fail", 0 0;
v0x1f01840_0 .var/2u "fail1", 0 0;
v0x1f018e0_0 .net "tb_match", 0 0, L_0x1f0ad30;  alias, 1 drivers
v0x1f01980_0 .var "wavedrom_enable", 0 0;
v0x1f01a20_0 .var "wavedrom_title", 511 0;
E_0x1eb5a60/0 .event negedge, v0x1f01610_0;
E_0x1eb5a60/1 .event posedge, v0x1f01610_0;
E_0x1eb5a60 .event/or E_0x1eb5a60/0, E_0x1eb5a60/1;
S_0x1f00c30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f00900;
 .timescale -12 -12;
v0x1f00e70_0 .var/2s "i", 31 0;
E_0x1eb5900 .event posedge, v0x1f01610_0;
S_0x1f00f70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f00900;
 .timescale -12 -12;
v0x1f01170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f01250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f00900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f01c00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1eb7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f07130 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f071c0 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f07360 .functor AND 1, L_0x1f07130, L_0x1f071c0, C4<1>, C4<1>;
L_0x1f07470 .functor NOT 1, v0x1f01570_0, C4<0>, C4<0>, C4<0>;
L_0x1f07620 .functor AND 1, L_0x1f07360, L_0x1f07470, C4<1>, C4<1>;
L_0x1f07730 .functor NOT 1, v0x1f016b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f078f0 .functor AND 1, L_0x1f07620, L_0x1f07730, C4<1>, C4<1>;
L_0x1f07a00 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f07bd0 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f07c40 .functor AND 1, L_0x1f07a00, L_0x1f07bd0, C4<1>, C4<1>;
L_0x1f07db0 .functor AND 1, L_0x1f07c40, v0x1f01570_0, C4<1>, C4<1>;
L_0x1f07e20 .functor AND 1, L_0x1f07db0, v0x1f016b0_0, C4<1>, C4<1>;
L_0x1f07f50 .functor OR 1, L_0x1f078f0, L_0x1f07e20, C4<0>, C4<0>;
L_0x1f08060 .functor AND 1, v0x1f01430_0, v0x1f014d0_0, C4<1>, C4<1>;
L_0x1f07ee0 .functor AND 1, L_0x1f08060, v0x1f01570_0, C4<1>, C4<1>;
L_0x1f081a0 .functor AND 1, L_0x1f07ee0, v0x1f016b0_0, C4<1>, C4<1>;
L_0x1f082f0 .functor OR 1, L_0x1f07f50, L_0x1f081a0, C4<0>, C4<0>;
L_0x1f08400 .functor AND 1, v0x1f01430_0, v0x1f014d0_0, C4<1>, C4<1>;
L_0x1f08510 .functor AND 1, L_0x1f08400, v0x1f01570_0, C4<1>, C4<1>;
L_0x1f085d0 .functor NOT 1, v0x1f016b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f086f0 .functor AND 1, L_0x1f08510, L_0x1f085d0, C4<1>, C4<1>;
L_0x1f08800 .functor OR 1, L_0x1f082f0, L_0x1f086f0, C4<0>, C4<0>;
L_0x1f08a20 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f08a90 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f08bd0 .functor OR 1, L_0x1f08a20, L_0x1f08a90, C4<0>, C4<0>;
L_0x1f08ce0 .functor NOT 1, v0x1f01570_0, C4<0>, C4<0>, C4<0>;
L_0x1f08e30 .functor OR 1, L_0x1f08bd0, L_0x1f08ce0, C4<0>, C4<0>;
L_0x1f08f40 .functor NOT 1, v0x1f016b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f090a0 .functor OR 1, L_0x1f08e30, L_0x1f08f40, C4<0>, C4<0>;
L_0x1f091b0 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f09320 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f09390 .functor OR 1, L_0x1f091b0, L_0x1f09320, C4<0>, C4<0>;
L_0x1f095b0 .functor OR 1, L_0x1f09390, v0x1f01570_0, C4<0>, C4<0>;
L_0x1f09670 .functor OR 1, L_0x1f095b0, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f09850 .functor AND 1, L_0x1f090a0, L_0x1f09670, C4<1>, C4<1>;
L_0x1f09960 .functor NOT 1, v0x1f01430_0, C4<0>, C4<0>, C4<0>;
L_0x1f09b00 .functor OR 1, L_0x1f09960, v0x1f014d0_0, C4<0>, C4<0>;
L_0x1f09bc0 .functor NOT 1, v0x1f01570_0, C4<0>, C4<0>, C4<0>;
L_0x1f099d0 .functor OR 1, L_0x1f09b00, L_0x1f09bc0, C4<0>, C4<0>;
L_0x1f09d70 .functor OR 1, L_0x1f099d0, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f09f80 .functor AND 1, L_0x1f09850, L_0x1f09d70, C4<1>, C4<1>;
L_0x1f0a090 .functor NOT 1, v0x1f014d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f0a260 .functor OR 1, v0x1f01430_0, L_0x1f0a090, C4<0>, C4<0>;
L_0x1f0a320 .functor NOT 1, v0x1f01570_0, C4<0>, C4<0>, C4<0>;
L_0x1f0a500 .functor OR 1, L_0x1f0a260, L_0x1f0a320, C4<0>, C4<0>;
L_0x1f0a610 .functor OR 1, L_0x1f0a500, v0x1f016b0_0, C4<0>, C4<0>;
L_0x1f0a850 .functor AND 1, L_0x1f09f80, L_0x1f0a610, C4<1>, C4<1>;
v0x1f01dc0_0 .net *"_ivl_0", 0 0, L_0x1f07130;  1 drivers
v0x1f01ea0_0 .net *"_ivl_10", 0 0, L_0x1f07730;  1 drivers
v0x1f01f80_0 .net *"_ivl_12", 0 0, L_0x1f078f0;  1 drivers
v0x1f02070_0 .net *"_ivl_14", 0 0, L_0x1f07a00;  1 drivers
v0x1f02150_0 .net *"_ivl_16", 0 0, L_0x1f07bd0;  1 drivers
v0x1f02280_0 .net *"_ivl_18", 0 0, L_0x1f07c40;  1 drivers
v0x1f02360_0 .net *"_ivl_2", 0 0, L_0x1f071c0;  1 drivers
v0x1f02440_0 .net *"_ivl_20", 0 0, L_0x1f07db0;  1 drivers
v0x1f02520_0 .net *"_ivl_22", 0 0, L_0x1f07e20;  1 drivers
v0x1f02690_0 .net *"_ivl_24", 0 0, L_0x1f07f50;  1 drivers
v0x1f02770_0 .net *"_ivl_26", 0 0, L_0x1f08060;  1 drivers
v0x1f02850_0 .net *"_ivl_28", 0 0, L_0x1f07ee0;  1 drivers
v0x1f02930_0 .net *"_ivl_30", 0 0, L_0x1f081a0;  1 drivers
v0x1f02a10_0 .net *"_ivl_32", 0 0, L_0x1f082f0;  1 drivers
v0x1f02af0_0 .net *"_ivl_34", 0 0, L_0x1f08400;  1 drivers
v0x1f02bd0_0 .net *"_ivl_36", 0 0, L_0x1f08510;  1 drivers
v0x1f02cb0_0 .net *"_ivl_38", 0 0, L_0x1f085d0;  1 drivers
v0x1f02ea0_0 .net *"_ivl_4", 0 0, L_0x1f07360;  1 drivers
v0x1f02f80_0 .net *"_ivl_40", 0 0, L_0x1f086f0;  1 drivers
v0x1f03060_0 .net *"_ivl_44", 0 0, L_0x1f08a20;  1 drivers
v0x1f03140_0 .net *"_ivl_46", 0 0, L_0x1f08a90;  1 drivers
v0x1f03220_0 .net *"_ivl_48", 0 0, L_0x1f08bd0;  1 drivers
v0x1f03300_0 .net *"_ivl_50", 0 0, L_0x1f08ce0;  1 drivers
v0x1f033e0_0 .net *"_ivl_52", 0 0, L_0x1f08e30;  1 drivers
v0x1f034c0_0 .net *"_ivl_54", 0 0, L_0x1f08f40;  1 drivers
v0x1f035a0_0 .net *"_ivl_56", 0 0, L_0x1f090a0;  1 drivers
v0x1f03680_0 .net *"_ivl_58", 0 0, L_0x1f091b0;  1 drivers
v0x1f03760_0 .net *"_ivl_6", 0 0, L_0x1f07470;  1 drivers
v0x1f03840_0 .net *"_ivl_60", 0 0, L_0x1f09320;  1 drivers
v0x1f03920_0 .net *"_ivl_62", 0 0, L_0x1f09390;  1 drivers
v0x1f03a00_0 .net *"_ivl_64", 0 0, L_0x1f095b0;  1 drivers
v0x1f03ae0_0 .net *"_ivl_66", 0 0, L_0x1f09670;  1 drivers
v0x1f03bc0_0 .net *"_ivl_68", 0 0, L_0x1f09850;  1 drivers
v0x1f03eb0_0 .net *"_ivl_70", 0 0, L_0x1f09960;  1 drivers
v0x1f03f90_0 .net *"_ivl_72", 0 0, L_0x1f09b00;  1 drivers
v0x1f04070_0 .net *"_ivl_74", 0 0, L_0x1f09bc0;  1 drivers
v0x1f04150_0 .net *"_ivl_76", 0 0, L_0x1f099d0;  1 drivers
v0x1f04230_0 .net *"_ivl_78", 0 0, L_0x1f09d70;  1 drivers
v0x1f04310_0 .net *"_ivl_8", 0 0, L_0x1f07620;  1 drivers
v0x1f043f0_0 .net *"_ivl_80", 0 0, L_0x1f09f80;  1 drivers
v0x1f044d0_0 .net *"_ivl_82", 0 0, L_0x1f0a090;  1 drivers
v0x1f045b0_0 .net *"_ivl_84", 0 0, L_0x1f0a260;  1 drivers
v0x1f04690_0 .net *"_ivl_86", 0 0, L_0x1f0a320;  1 drivers
v0x1f04770_0 .net *"_ivl_88", 0 0, L_0x1f0a500;  1 drivers
v0x1f04850_0 .net *"_ivl_90", 0 0, L_0x1f0a610;  1 drivers
v0x1f04930_0 .net "a", 0 0, v0x1f01430_0;  alias, 1 drivers
v0x1f049d0_0 .net "b", 0 0, v0x1f014d0_0;  alias, 1 drivers
v0x1f04ac0_0 .net "c", 0 0, v0x1f01570_0;  alias, 1 drivers
v0x1f04bb0_0 .net "d", 0 0, v0x1f016b0_0;  alias, 1 drivers
v0x1f04ca0_0 .net "out_pos", 0 0, L_0x1f0a850;  alias, 1 drivers
v0x1f04d60_0 .net "out_sop", 0 0, L_0x1f08800;  alias, 1 drivers
S_0x1f04ee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1eb7280;
 .timescale -12 -12;
E_0x1e9e9f0 .event anyedge, v0x1f05cd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f05cd0_0;
    %nor/r;
    %assign/vec4 v0x1f05cd0_0, 0;
    %wait E_0x1e9e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f00900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f017a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f01840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f00900;
T_4 ;
    %wait E_0x1eb5a60;
    %load/vec4 v0x1f018e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f017a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f00900;
T_5 ;
    %wait E_0x1eb5900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %wait E_0x1eb5900;
    %load/vec4 v0x1f017a0_0;
    %store/vec4 v0x1f01840_0, 0, 1;
    %fork t_1, S_0x1f00c30;
    %jmp t_0;
    .scope S_0x1f00c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f00e70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f00e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1eb5900;
    %load/vec4 v0x1f00e70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f00e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f00e70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f00900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb5a60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f016b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f01570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f014d0_0, 0;
    %assign/vec4 v0x1f01430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f017a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f01840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1eb7280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f05870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f05cd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1eb7280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f05870_0;
    %inv;
    %store/vec4 v0x1f05870_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1eb7280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f01610_0, v0x1f05e40_0, v0x1f05690_0, v0x1f05730_0, v0x1f057d0_0, v0x1f05910_0, v0x1f05b90_0, v0x1f05af0_0, v0x1f05a50_0, v0x1f059b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1eb7280;
T_9 ;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1eb7280;
T_10 ;
    %wait E_0x1eb5a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f05c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
    %load/vec4 v0x1f05d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f05c30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f05b90_0;
    %load/vec4 v0x1f05b90_0;
    %load/vec4 v0x1f05af0_0;
    %xor;
    %load/vec4 v0x1f05b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f05a50_0;
    %load/vec4 v0x1f05a50_0;
    %load/vec4 v0x1f059b0_0;
    %xor;
    %load/vec4 v0x1f05a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f05c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05c30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter8/response1/top_module.sv";
