Execution Data Sweep Report File 2024_10_01_02_45_PM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 406400 time and ran for      20319 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 64.69 MHz  ; 64.69 MHz       ; CPUCLK              ;      ;
; 76.78 MHz  ; 76.78 MHz       ; altera_reserved_tck ;      ;
; 156.57 MHz ; 156.57 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 810240 time and ran for      40511 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 57.06 MHz  ; 57.06 MHz       ; CPUCLK              ;      ;
; 109.77 MHz ; 109.77 MHz      ; altera_reserved_tck ;      ;
; 161.13 MHz ; 161.13 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 1.61784e+06 time and ran for      80891 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 57.06 MHz  ; 57.06 MHz       ; CPUCLK              ;      ;
; 109.77 MHz ; 109.77 MHz      ; altera_reserved_tck ;      ;
; 161.13 MHz ; 161.13 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 2.42544e+06 time and ran for     121271 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 57.06 MHz  ; 57.06 MHz       ; CPUCLK              ;      ;
; 109.77 MHz ; 109.77 MHz      ; altera_reserved_tck ;      ;
; 161.13 MHz ; 161.13 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)
