# ğŸš€ RISC-V SoC Tapeout Program â€“ My VSD Journey

---

> **Greetings, Innovator!**
>
> Welcome to my chronicles of the VSD RISC-V SoC Tapeout Programâ€”a bold adventure shaping the next wave of India's semiconductor story! Every week brings fresh challenges and discoveries, all shared with a community of 3500+ fellow dreamers and doers.
>
> _â€œHere, Iâ€™m building a System-on-Chip (SoC) from the ground upâ€”RTL to GDSIIâ€”using open-source tools. This is more than a course: itâ€™s Indiaâ€™s largest RISC-V tapeout collaboration, uniting thousands to make real silicon and propel our nationâ€™s tech future.â€_
>
> Dive in to follow my milestones, lessons, and reflections as I grow through this transformative experience.

---

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-Open%20Source-blue?logo=riscv)
![SoC Tapeout](https://img.shields.io/badge/SoC--Tapeout-critical)
![VSD](https://img.shields.io/badge/VSD--Program-success)
![Participants](https://img.shields.io/badge/Participants-3500%2B-violet)
![Made in India](https://img.shields.io/badge/Made%20in-India-orange)

</div>

---

## ğŸ› ï¸ Silicon Design Workflow

| Phase               | What Happens Here?                                                          |
|---------------------|-----------------------------------------------------------------------------|
| **RTL Creation**    | Designing at the Register Transfer Level using Verilog/VHDL                  |
| **Logic Synthesis** | Translating RTL code to a gate-level netlist                                 |
| **Physical Layout** | Placing & routing components on silicon, power/clock/floorplanning           |
| **Tapeout Prep**    | Final sign-off: DRC, LVS, and handoff for chip fabrication                   |

---

## ğŸ¯ Why This Program Matters

| Focus Area           | Details                                                                       |
|----------------------|-------------------------------------------------------------------------------|
| **Complete Learning**| End-to-end SoC build: RTL â†’ Synthesis â†’ Layout â†’ Tapeout                      |
| **Open Tools**       | All work done with open-source EDA (Yosys, OpenLane, Magic, and more)         |
| **Industry Ready**   | Practical, real-world semiconductor design flows                              |
| **Collaboration**    | Part of Indiaâ€™s record-setting, community-driven RISC-V tapeout initiative    |
| **Scale**            | 3500+ participants, collective impact on Indiaâ€™s silicon ambitions            |
| **National Progress**| Contributing to Indiaâ€™s growing semiconductor ecosystem                       |

---

## ğŸŒ± Week Zero: Setting the Stage

<div align="center">

### ğŸ“… Week 0: Foundation  
ğŸ› ï¸ **Setup Week:** Installing Tools & Getting Ready

> *Building the launchpadâ€”configuring environments and open-source tools to ensure a smooth start to this SoC adventure!*

</div>

---

## â³ Weekly Progress Log

| Week      | Status          | Date         |
|-----------|:--------------:|:------------:|
| Week 0    | âœ… Complete     | Sep 20       |
| Week 1    | ğŸš§ Coming Soon  |              |
| Week 2    | ğŸ”œ Upcoming     |              |
| ...       | ğŸš— Stay Tuned   |              |

The journey continuesâ€”watch for updates as I dive into RTL design, logic synthesis, physical layout, and finally, tapeout!

---

## ğŸ“Š Quick Facts

- **Total Participants:** 3500+
- **Total Weeks:** 10

---

## ğŸ™ Grateful Acknowledgment

<div align="center">

âœ¨ **Special Thanks To:** âœ¨  
<br>
<a href="https://www.vlsisystemdesign.com/"><b>Kunal Ghosh</b></a>  
and the  
**VLSI System Design (VSD) Team**  
for inspiring, mentoring, and guiding us all through  
the **RISC-V SoC Tapeout Program**!

<img src="https://img.shields.io/badge/Thank%20You-VSD%20Team-64ffda?style=for-the-badge" alt="Thank You VSD Team Badge">

</div>

---

## ğŸ”— Useful Resources

- [VSD Official Website](https://www.vlsisystemdesign.com/)
- [RISC-V International](https://riscv.org/)
- [EASIESS Platform](https://www.easiest.tech/)
- [VSD GitHub](https://github.com/vsdip)

---

**Participant:**  
`Deepak Prabakaran`

---

Thank you for joining me on this SoC tapeout adventure!  
Your encouragement, feedback, and camaraderie spark my growth and fuel Indiaâ€™s silicon dreams.  
Are you on this journey too? Wishing you seamless tapeouts and endless learning!

---

> â€œEvery design brings us closer to Indiaâ€™s silicon vision. Letâ€™s innovate, collaborate, and make our markâ€”together!â€

---

Â© 2023 RISC-V SoC Tapeout Program | VSD
