(S (NP (PRP We)) (VP (JJ present) (NP (NP (NNP PULP-NN)) (, ,) (NP (NP (DT an) (JJ optimized) (NN computing) (NN library)) (PP (IN for) (NP (NP (DT a) (JJ parallel) (JJ ultra-low-power) (ADJP (RB tightly) (VBN coupled)) (NN cluster)) (PP (IN of) (NP (NNP RISC-V) (NNS processors)))))))) (. .))
(S (NP (NP (DT The) (JJ key) (NN innovation)) (PP (IN in) (NP (NNP PULP-NN)))) (VP (VBZ is) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (NP (NNS kernels)) (PP (IN for) (NP (NNP Quantized) (NNP Neural) (NNP Network) (PRN (-LRB- -LRB-) (NNP QNN) (-RRB- -RRB-)) (NN inference))) (, ,) (VP (VBG targeting) (NP (NP (NN byte) (CC and) (JJ sub-byte) (NNS data) (NNS types)) (, ,) (PP (RB down) (PP (TO to) (NP (NNP INT-1)))))) (, ,) (VP (VBD tuned) (PP (IN for) (NP (NP (DT the) (JJ recent) (NN trend)) (PP (IN toward) (NP (JJ aggressive) (NN quantization))) (PP (IN in) (NP (JJ deep) (JJ neural) (NN network) (NN inference)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN library)) (VP (VBZ exploits) (NP (CC both) (NP (NP (DT the) (JJ digital) (NN signal) (NN processing) (PRN (-LRB- -LRB-) (NNP DSP) (-RRB- -RRB-)) (NNS extensions)) (ADJP (JJ available) (PP (IN in) (NP (DT the) (NNP PULP) (NNP RISC-V) (NNS processors))))) (CC and) (NP (NP (DT the) (NN cluster) (POS 's)) (NN parallelism))) (, ,) (S (VP (VP (VBG achieving) (NP (QP (RP up) (TO to) (CD 15.5)) (NNP MACs/cycle)) (PP (IN on) (NP (NNP INT-8)))) (CC and) (VP (VBG improving) (NP (NN performance)) (PP (IN by) (NP (QP (IN up) (TO to) (CD 63x)))) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (NP (DT a) (JJ sequential) (NN implementation)) (PP (IN on) (NP (NP (DT a) (JJ single) (NNP RISC-V) (NN core)) (VP (VBG implementing) (NP (DT the) (NN baseline) (NNP RV32IMC) (NNP ISA))))))))))))) (. .))
(S (S (VP (VBG Using) (NP (NNP PULP-NN)))) (, ,) (NP (NP (DT a) (NNP CIFAR-10) (NN network)) (PP (IN on) (NP (DT an) (JJ octa-core) (NN cluster)))) (VP (NNS runs) (PP (IN in) (NP (NP (CD 30x) (CC and) (CD 19.6x) (JJR less) (NN clock) (NNS cycles)) (PP (IN than) (NP (NP (DT the) (JJ current) (JJ state-of-the-art) (NNP ARM) (NNP CMSIS-NN) (NN library)) (, ,) (VP (VBG running) (PP (IN on) (NP (NP (NNP STM32L4) (CC and) (NNP STM32H7) (NNP MCUs)) (, ,) (ADVP (RB respectively)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN library)) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBG running) (PP (IN on) (NP (NNP GAP-8) (NN processor)))))) (, ,) (VP (NNS outperforms) (PP (PP (IN by) (NP (CD 36.8x))) (CC and) (PP (IN by) (NP (CD 7.45x)))) (NP (NP (DT the) (NN execution)) (PP (IN on) (NP (NP (NP (ADJP (NN energy) (JJ efficient)) (NNP MCUs)) (PP (JJ such) (IN as) (NP (NNP STM32L4)))) (CC and) (NP (NP (JJ high-end) (NNP MCUs)) (PP (JJ such) (IN as) (NP (NNP STM32H7)))) (ADVP (RB respectively))))) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBG operating) (PP (IN at) (NP (DT the) (JJ maximum) (NN frequency))))))) (. .))
(S (NP (NP (DT The) (NN energy) (NN efficiency)) (PP (IN on) (NP (NNP GAP-8)))) (VP (VBZ is) (ADJP (ADJP (NP (CD 14.1x)) (JJR higher) (PP (IN than) (NP (NNP STM32L4)))) (CC and) (ADJP (ADJP (NP (CD 39.5x)) (JJR higher)) (PP (IN than) (NP (NNP STM32H7))))) (, ,) (PP (IN at) (NP (DT the) (JJ maximum) (NN efficiency) (VBG operating) (NN point)))) (. .))
