`timescale 1 ps / 1ps
module module_0;
  logic id_1 (
      1'd0,
      id_2
  );
  id_3 id_4 (
      .id_3(1'b0),
      .id_1(id_3[id_1]),
      .id_2(id_3[id_3] | id_2),
      1,
      id_1,
      .id_2(1)
  );
  logic id_5;
  id_6 id_7 (
      .id_3(id_1),
      .id_4(1),
      .id_6(id_5)
  );
  assign id_5 = id_4;
  assign id_7[id_2[id_5]] = id_5;
endmodule
