// Seed: 1090653764
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output tri id_10,
    output supply1 id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14,
    output wor id_15,
    input wand id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wire id_19,
    output tri1 id_20,
    input wand id_21,
    input uwire id_22,
    input wor id_23,
    input tri0 id_24,
    input tri1 id_25,
    input wand id_26,
    output tri0 id_27,
    output tri0 id_28
);
  wire id_30;
  logic [7:0] id_31;
  assign id_31[1] = id_26;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_11,
      id_0,
      id_1,
      id_4,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_5,
      id_4,
      id_0,
      id_6,
      id_5,
      id_5,
      id_0,
      id_7,
      id_9,
      id_7,
      id_2,
      id_0,
      id_1,
      id_12,
      id_10,
      id_11,
      id_3,
      id_7,
      id_4,
      id_0
  );
  assign modCall_1.id_27 = 0;
endmodule
