fpga_test_initialize.v,verilog,xil_defaultlib,../../../ipstatic/hdl/verilog/fpga_test_initialize.v,
fpga_test_initialize_0.v,verilog,xil_defaultlib,../../../../fpga_test_initialize_0_2/sim/fpga_test_initialize_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
