ASIC_PIPE_DISABLE,VAR_0
ASIC_PIPE_ENABLE,VAR_1
ASIC_PIPE_INIT,VAR_2
BP_RESULT_OK,VAR_3
CONTROLLER_ID_MAX,VAR_4
CONTROLLER_ID_UNDERLAY0,VAR_5
HW_REG_CRTC,FUNC_0
IS_FPGA_MAXIMUS_DC,FUNC_1
PIPE_GATING_CONTROL_ENABLE,VAR_6
PIPE_GATING_CONTROL_INIT,VAR_7
dce110_init_pte,FUNC_2
dm_write_reg,FUNC_3
mmCRTC_MASTER_UPDATE_MODE,VAR_8
stub1,FUNC_4
dce110_enable_display_power_gating,FUNC_5
dc,VAR_9
controller_id,VAR_10
dcb,VAR_11
power_gating,VAR_12
bp_result,VAR_13
cntl,VAR_14
ctx,VAR_15
underlay_idx,VAR_16
