Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Fri Nov 22 15:01:57 2019
| Host         : VMac running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.202        0.000                      0               141589        0.022        0.000                      0               141589        7.750        0.000                       0                 47795  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 9.000}      18.000          55.556          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.202        0.000                      0               101782        0.022        0.000                      0               101782        7.750        0.000                       0                 47795  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.526        0.000                      0                39807        4.155        0.000                      0                39807  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 0.766ns (4.738%)  route 15.403ns (95.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 20.757 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        14.996    18.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124    18.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[119]_i_2/O
                         net (fo=1, routed)           0.407    19.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[119]
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[119]_i_1/O
                         net (fo=1, routed)           0.000    19.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[119]
    SLICE_X21Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.577    20.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X21Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[119]/C
                         clock pessimism              0.115    20.871    
                         clock uncertainty           -0.272    20.599    
    SLICE_X21Y40         FDCE (Setup_fdce_C_D)        0.031    20.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[119]
  -------------------------------------------------------------------
                         required time                         20.630    
                         arrival time                         -19.428    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 0.766ns (4.779%)  route 15.263ns (95.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 20.674 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        13.950    17.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X19Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[110]_i_2/O
                         net (fo=1, routed)           1.312    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[110]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    19.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[110]_i_1/O
                         net (fo=1, routed)           0.000    19.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[110]
    SLICE_X39Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.494    20.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X39Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[110]/C
                         clock pessimism              0.115    20.788    
                         clock uncertainty           -0.272    20.516    
    SLICE_X39Y41         FDCE (Setup_fdce_C_D)        0.029    20.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[110]
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -19.288    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.918ns  (logic 0.580ns (3.644%)  route 15.338ns (96.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 20.741 - 18.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.906     3.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X81Y134        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDCE (Prop_fdce_C_Q)         0.456     3.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/Q
                         net (fo=3, routed)           0.604     4.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS_reg[1]_rep__2_0[0]
    SLICE_X82Y135        LUT2 (Prop_lut2_I1_O)        0.124     4.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1/O
                         net (fo=264, routed)        14.734    19.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X82Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.562    20.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/clk
    SLICE_X82Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[23]/C
                         clock pessimism              0.115    20.856    
                         clock uncertainty           -0.272    20.584    
    SLICE_X82Y6          FDCE (Setup_fdce_C_CE)      -0.169    20.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[23]
  -------------------------------------------------------------------
                         required time                         20.415    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.072ns  (logic 0.766ns (4.766%)  route 15.306ns (95.234%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 20.758 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        14.850    18.627    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X19Y44         LUT6 (Prop_lut6_I3_O)        0.124    18.751 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[118]_i_2/O
                         net (fo=1, routed)           0.456    19.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[118]
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[118]_i_1/O
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[118]
    SLICE_X21Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.579    20.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X21Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[118]/C
                         clock pessimism              0.115    20.873    
                         clock uncertainty           -0.272    20.601    
    SLICE_X21Y43         FDCE (Setup_fdce_C_D)        0.031    20.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[118]
  -------------------------------------------------------------------
                         required time                         20.632    
                         arrival time                         -19.331    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 1.373ns (8.617%)  route 14.561ns (91.383%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 20.670 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        11.941    15.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X82Y4          MUXF7 (Prop_muxf7_S_O)       0.314    16.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[15]_i_5/O
                         net (fo=1, routed)           0.000    16.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[15]_i_5_n_0
    SLICE_X82Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    16.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[15]_i_3/O
                         net (fo=1, routed)           2.180    18.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[15]_i_3_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.319    18.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[15]_i_2/O
                         net (fo=1, routed)           0.440    19.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[15]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.124    19.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[15]_i_1/O
                         net (fo=1, routed)           0.000    19.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[15]
    SLICE_X45Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.490    20.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X45Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/C
                         clock pessimism              0.115    20.784    
                         clock uncertainty           -0.272    20.512    
    SLICE_X45Y12         FDCE (Setup_fdce_C_D)        0.029    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]
  -------------------------------------------------------------------
                         required time                         20.541    
                         arrival time                         -19.193    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.867ns  (logic 0.766ns (4.828%)  route 15.101ns (95.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 20.757 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        14.322    18.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I3_O)        0.124    18.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[120]_i_2/O
                         net (fo=1, routed)           0.779    19.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[120]
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.124    19.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[120]_i_1/O
                         net (fo=1, routed)           0.000    19.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[120]
    SLICE_X21Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.577    20.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X21Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/C
                         clock pessimism              0.115    20.871    
                         clock uncertainty           -0.272    20.599    
    SLICE_X21Y40         FDCE (Setup_fdce_C_D)        0.031    20.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]
  -------------------------------------------------------------------
                         required time                         20.630    
                         arrival time                         -19.126    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.668ns  (logic 0.580ns (3.702%)  route 15.088ns (96.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 20.740 - 18.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.906     3.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X81Y134        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDCE (Prop_fdce_C_Q)         0.456     3.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/Q
                         net (fo=3, routed)           0.604     4.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS_reg[1]_rep__2_0[0]
    SLICE_X82Y135        LUT2 (Prop_lut2_I1_O)        0.124     4.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1/O
                         net (fo=264, routed)        14.484    18.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X76Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.561    20.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/clk
    SLICE_X76Y5          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[17]/C
                         clock pessimism              0.115    20.855    
                         clock uncertainty           -0.272    20.583    
    SLICE_X76Y5          FDCE (Setup_fdce_C_CE)      -0.205    20.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[17]
  -------------------------------------------------------------------
                         required time                         20.378    
                         arrival time                         -18.868    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.580ns (3.715%)  route 15.034ns (96.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 20.741 - 18.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.906     3.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X81Y134        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDCE (Prop_fdce_C_Q)         0.456     3.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/cores_start_reg[1]/Q
                         net (fo=3, routed)           0.604     4.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS_reg[1]_rep__2_0[0]
    SLICE_X82Y135        LUT2 (Prop_lut2_I1_O)        0.124     4.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1/O
                         net (fo=264, routed)        14.430    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.562    20.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/clk
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[20]/C
                         clock pessimism              0.115    20.856    
                         clock uncertainty           -0.272    20.584    
    SLICE_X80Y4          FDCE (Setup_fdce_C_CE)      -0.205    20.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[1].exp/m_r_reg[20]
  -------------------------------------------------------------------
                         required time                         20.379    
                         arrival time                         -18.814    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.719ns  (logic 0.766ns (4.873%)  route 14.953ns (95.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 20.673 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        13.861    17.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X16Y41         LUT6 (Prop_lut6_I3_O)        0.124    17.762 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[117]_i_2/O
                         net (fo=1, routed)           1.092    18.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[117]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124    18.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[117]_i_1/O
                         net (fo=1, routed)           0.000    18.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[117]
    SLICE_X33Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.493    20.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X33Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[117]/C
                         clock pessimism              0.115    20.787    
                         clock uncertainty           -0.272    20.515    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.031    20.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[117]
  -------------------------------------------------------------------
                         required time                         20.546    
                         arrival time                         -18.978    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.689ns  (logic 0.766ns (4.882%)  route 14.923ns (95.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 20.663 - 18.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/clk
    SLICE_X96Y131        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDCE (Prop_fdce_C_Q)         0.518     3.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/next_to_finish_reg[2]/Q
                         net (fo=816, routed)        14.338    18.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r_reg[255][2]
    SLICE_X35Y22         LUT6 (Prop_lut6_I3_O)        0.124    18.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[3].exp/msgbuf_r[78]_i_2/O
                         net (fo=1, routed)           0.585    18.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[223]_0[78]
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[78]_i_1/O
                         net (fo=1, routed)           0.000    18.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[78]
    SLICE_X39Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.484    20.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X39Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[78]/C
                         clock pessimism              0.115    20.778    
                         clock uncertainty           -0.272    20.506    
    SLICE_X39Y20         FDCE (Setup_fdce_C_D)        0.031    20.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[78]
  -------------------------------------------------------------------
                         required time                         20.537    
                         arrival time                         -18.948    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.047%)  route 0.193ns (50.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.626     0.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/clk
    SLICE_X51Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDCE (Prop_fdce_C_Q)         0.141     1.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[34]/Q
                         net (fo=1, routed)           0.193     1.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/in12[35]
    SLICE_X48Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r[35]_i_1/O
                         net (fo=1, routed)           0.000     1.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r[35]_i_1_n_0
    SLICE_X48Y118        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.901     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/clk
    SLICE_X48Y118        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[35]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X48Y118        FDCE (Hold_fdce_C_D)         0.091     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/e_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/m_r_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/b_r_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.005%)  route 0.146ns (43.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.719     1.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/clk
    SLICE_X110Y100       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/m_r_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141     1.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/m_r_reg[168]/Q
                         net (fo=2, routed)           0.146     1.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/m_r[168]
    SLICE_X112Y99        LUT4 (Prop_lut4_I1_O)        0.045     1.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/b_r[168]_i_1/O
                         net (fo=1, routed)           0.000     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/data_b_in[168]
    SLICE_X112Y99        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/b_r_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.909     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X112Y99        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/b_r_reg[168]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X112Y99        FDCE (Hold_fdce_C_D)         0.120     1.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/b_r_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.517%)  route 0.225ns (61.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X51Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/Q
                         net (fo=2, routed)           0.225     1.261    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[13]
    SLICE_X48Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.071     1.231    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/sum_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/y_r_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.229ns (55.435%)  route 0.184ns (44.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/clk
    SLICE_X49Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/sum_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.128     1.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/sum_reg[99]/Q
                         net (fo=4, routed)           0.184     1.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/sum[99]
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.101     1.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i___109/O
                         net (fo=1, routed)           0.000     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/y_r_reg[255]_0[99]
    SLICE_X49Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/y_r_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/clk
    SLICE_X49Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/y_r_reg[99]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.107     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[5].exp/i_modmult/y_r_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y12         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X14Y12         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.861     1.227    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X14Y12         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X14Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y47          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.129    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X8Y47          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.866     1.232    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X8Y47          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X8Y47          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.621     0.957    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.153    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X4Y13          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.889     1.255    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X4Y13          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.285     0.970    
    SLICE_X4Y13          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.117    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y15         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X16Y15         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X16Y15         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y9          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X18Y9          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X18Y9          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[187]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.134%)  route 0.253ns (52.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/clk
    SLICE_X60Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.128     1.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[186]/Q
                         net (fo=1, routed)           0.253     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r__0[186]
    SLICE_X65Y101        LUT3 (Prop_lut3_I0_O)        0.098     1.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r[187]_i_1__5/O
                         net (fo=1, routed)           0.000     1.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r[187]_i_1__5_n_0
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.935     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/clk
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[187]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.091     1.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[6].exp/i_modmult/a_r_reg[187]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 9.000 }
Period(ns):         18.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.000      15.424     RAMB36_X2Y16    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.000      15.424     RAMB36_X2Y16    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         18.000      15.424     RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         18.000      15.424     RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         18.000      15.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         18.000      17.000     SLICE_X5Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         18.000      17.000     SLICE_X3Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         18.000      17.000     SLICE_X3Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         18.000      17.000     SLICE_X3Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         18.000      17.000     SLICE_X3Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X18Y13    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X14Y13    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X14Y13    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X22Y12    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X8Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X8Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[35]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[35]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[38]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[38]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[41]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[41]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[42]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[42]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[50]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[50]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[55]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[55]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.600ns  (logic 0.681ns (6.424%)  route 9.919ns (93.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.875 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.085    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.695    20.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[63]/C
                         clock pessimism              0.115    20.989    
                         clock uncertainty           -0.272    20.717    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    20.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[8].exp/i_modmult/b_r_reg[63]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/c_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.681ns (6.421%)  route 9.925ns (93.579%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 20.881 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.091    13.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/a_r_reg[0]
    SLICE_X106Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/c_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.701    20.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/clk
    SLICE_X106Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/c_r_reg[21]/C
                         clock pessimism              0.115    20.995    
                         clock uncertainty           -0.272    20.723    
    SLICE_X106Y1         FDCE (Recov_fdce_C_CLR)     -0.405    20.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/c_r_reg[21]
  -------------------------------------------------------------------
                         required time                         20.318    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.681ns (6.421%)  route 9.925ns (93.579%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 20.881 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.091    13.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y2         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.701    20.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X106Y2         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[10]/C
                         clock pessimism              0.115    20.995    
                         clock uncertainty           -0.272    20.723    
    SLICE_X106Y2         FDCE (Recov_fdce_C_CLR)     -0.405    20.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[10]
  -------------------------------------------------------------------
                         required time                         20.318    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.000ns  (clk_fpga_0 rise@18.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.681ns (6.421%)  route 9.925ns (93.579%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 20.881 - 18.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.540ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.892     3.186    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.456     3.642 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.441    10.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.124    10.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           1.393    11.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    11.701 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       2.091    13.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X106Y2         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     18.000    18.000 r  
    PS7_X0Y0             PS7                          0.000    18.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    19.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       1.701    20.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X106Y2         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[19]/C
                         clock pessimism              0.115    20.995    
                         clock uncertainty           -0.272    20.723    
    SLICE_X106Y2         FDCE (Recov_fdce_C_CLR)     -0.405    20.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[19]
  -------------------------------------------------------------------
                         required time                         20.318    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  6.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.212ns (4.885%)  route 4.128ns (95.115%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.701     5.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X108Y40        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X108Y40        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_1/C
                         clock pessimism             -0.030     1.247    
    SLICE_X108Y40        FDCE (Remov_fdce_C_CLR)     -0.067     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           5.335    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_3/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.212ns (4.884%)  route 4.129ns (95.116%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.702     5.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X108Y43        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.912     1.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X108Y43        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_3/C
                         clock pessimism             -0.030     1.248    
    SLICE_X108Y43        FDCE (Remov_fdce_C_CLR)     -0.067     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/FSM_sequential_PS_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           5.336    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.212ns (4.883%)  route 4.130ns (95.117%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.703     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X108Y0         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X108Y0         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X108Y0         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.212ns (4.883%)  route 4.130ns (95.117%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.703     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X108Y0         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X108Y0         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[1]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X108Y0         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.212ns (4.883%)  route 4.130ns (95.117%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.703     5.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[0]_0
    SLICE_X108Y0         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/clk
    SLICE_X108Y0         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[2]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X108Y0         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[11].exp/i_modmult/a_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/FSM_onehot_PS_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.212ns (4.881%)  route 4.131ns (95.119%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.704     5.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/a_r_reg[0]
    SLICE_X112Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/FSM_onehot_PS_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.914     1.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/clk
    SLICE_X112Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/FSM_onehot_PS_reg[1]_rep__0/C
                         clock pessimism             -0.030     1.250    
    SLICE_X112Y1         FDCE (Remov_fdce_C_CLR)     -0.067     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[12].exp/FSM_onehot_PS_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.156ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.212ns (4.915%)  route 4.101ns (95.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.674     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[0]_0
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.212ns (4.915%)  route 4.101ns (95.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.674     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[0]_0
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[16]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.212ns (4.915%)  route 4.101ns (95.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.674     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[0]_0
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[17]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.000ns period=18.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.212ns (4.915%)  route 4.101ns (95.085%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.659     0.995    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y148        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.874     4.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/reset_n
    SLICE_X49Y27         LUT1 (Prop_lut1_I0_O)        0.045     4.055 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/axi_awready_i_1/O
                         net (fo=1, routed)           0.553     4.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     4.634 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[0].exp/i_modmult/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_BUFG_inst/O
                         net (fo=40882, routed)       0.674     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[0]_0
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47796, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[18]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generating[10].exp/i_modmult/a_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  4.156    





