Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mult/out_reg[32]/Q
    (Clocked by vsysclk R)
Endpoint: mult/out_reg[63]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 2960.9
    (Clock shift: 3000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.1)
Data arrival time: 2433.1
Slack: 527.8
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     68    62,  109                       
mult/out_reg[32]/CK->Q   DFF_X1*                 rf    118.0    118.0    118.0      0.0      0.0      1.2     35.0      4    55,   54  /PD_TOP        (1.10)
mult/i_0/i_0/B->CO       HA_X1                   ff    154.5     36.5     36.5      0.0     15.3      0.3      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_1/CI->CO      FA_X1                   ff    224.2     69.7     69.7      0.0      7.4      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_2/CI->CO      FA_X1                   ff    296.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_3/CI->CO      FA_X1                   ff    369.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_4/CI->CO      FA_X1                   ff    441.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_5/CI->CO      FA_X1                   ff    514.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_6/CI->CO      FA_X1                   ff    586.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_7/CI->CO      FA_X1                   ff    659.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_8/CI->CO      FA_X1                   ff    731.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_9/CI->CO      FA_X1                   ff    804.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_10/CI->CO     FA_X1                   ff    876.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_11/CI->CO     FA_X1                   ff    949.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_12/CI->CO     FA_X1                   ff   1021.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_13/CI->CO     FA_X1                   ff   1094.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_14/CI->CO     FA_X1                   ff   1166.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_15/CI->CO     FA_X1                   ff   1239.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_16/CI->CO     FA_X1                   ff   1311.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_17/CI->CO     FA_X1                   ff   1384.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_18/CI->CO     FA_X1                   ff   1456.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_19/CI->CO     FA_X1                   ff   1529.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_20/CI->CO     FA_X1                   ff   1601.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_21/CI->CO     FA_X1                   ff   1674.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_22/CI->CO     FA_X1                   ff   1746.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_23/CI->CO     FA_X1                   ff   1819.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_24/CI->CO     FA_X1                   ff   1891.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_25/CI->CO     FA_X1                   ff   1964.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_26/CI->CO     FA_X1                   ff   2036.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_27/CI->CO     FA_X1                   ff   2109.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_28/CI->CO     FA_X1                   ff   2181.7     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_29/CI->CO     FA_X1                   ff   2254.2     72.5     72.5      0.0     15.1      0.4      3.1      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_30/CI->CO     FA_X1                   ff   2329.1     74.9     74.9      0.0     15.1      0.3      4.0      1    55,   54  /PD_TOP        (1.10)
mult/i_0/i_32/B->ZN      XNOR2_X2                ff   2372.0     42.9     42.9      0.0     16.5      0.3      4.4      1    55,   54  /PD_TOP        (1.10)
mult/i_2_95/B2->ZN       AOI22_X4                fr   2419.3     47.3     47.3      0.0     11.4      0.3      4.3      1    55,   54  /PD_TOP        (1.10)
mult/i_2_94/A2->ZN       NAND2_X2                rf   2433.1     13.8     13.8      0.0     24.8      0.3      1.4      1    55,   54  /PD_TOP        (1.10)
mult/out_reg[63]/D       DFF_X1                   f   2433.1      0.0               0.0      5.7                             55,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inputA[31]
    (Clocked by vsysclk R)
Endpoint: regA/out_reg[31]/D
    (Clocked by vsysclk F)
Path Group: I2R
Data required time: 1470.9
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 29.1)
Data arrival time: 200.5
Slack: 1270.4
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
inputA[31]               {set_input_delay}        r    200.0    200.0    200.0                        3.5      4.6      1   109,   62                       
regA/out_reg[31]/D       DFF_X1                   r    200.5      0.5               0.5      0.0                             55,   54  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[63]/Q
    (Clocked by vsysclk F)
Endpoint: result[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 112.3
Slack: 887.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0     68    62,  109                       
outB/i_0_0/A->ZN         INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     63    55,   54  /PD_TOP        (1.10)
outB/out_reg[63]/CK->Q   DFF_X1                  rf    111.9    111.9    111.9      0.0      0.0      6.2     26.2      2    55,   54  /PD_TOP        (1.10)
result[63]                                        f    112.3      0.4               0.4     30.1                              0,   56                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
