INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE_440/project10/factorial_coprocessor/factorial_coprocessor.sim/sim_1/synth/func/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-311] analyzing module handshake_wrapper
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE_440/project10/factorial_coprocessor/factorial_coprocessor.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
