Start time: 16:57:22 on Apr 17,2023
vlog generic_testbench.v 
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_adder
-- Compiling module full_adder
-- Compiling module ripple_carry_adder
** Warning: ** while parsing file included at generic_testbench.v(2)
** while parsing file included at ../carry_lookahead_adder/carry_lookahead_adder.v(1)
** while parsing file included at ../ripple_carry_adder/ripple_carry_adder.v(1)
** while parsing file included at ../primitives/full_adder.v(1)
** at ..\primitives\half_adder.v(1): (vlog-2275) 'half_adder' already exists and will be overwritten.
-- Compiling module half_adder
** Warning: ** while parsing file included at generic_testbench.v(2)
** while parsing file included at ../carry_lookahead_adder/carry_lookahead_adder.v(1)
** while parsing file included at ../ripple_carry_adder/ripple_carry_adder.v(1)
** at ../primitives/full_adder.v(3): (vlog-2275) 'full_adder' already exists and will be overwritten.
-- Compiling module full_adder
** Warning: ** while parsing file included at generic_testbench.v(2)
** while parsing file included at ../carry_lookahead_adder/carry_lookahead_adder.v(1)
** at ../ripple_carry_adder/ripple_carry_adder.v(3): (vlog-2275) 'ripple_carry_adder' already exists and will be overwritten.
-- Compiling module ripple_carry_adder
-- Compiling module carry_generator
-- Compiling module carry_lookahead_adder
-- Compiling module generic_testbench

Top level modules:
	generic_testbench
End time: 16:57:22 on Apr 17,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
