zynq_ultra_ps_e_0_vip_wrapper.v,verilog,xil_defaultlib,../../../../zynq_ultra_ps_e_0/sim/zynq_ultra_ps_e_0_vip_wrapper.v,incdir="../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
