0.7
2020.2
Oct 13 2023
20:47:58
C:/code-projs/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.sim/sim_1/behav/xsim/glbl.v,1753986090,verilog,,,,glbl,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/Data_Mem.v,1753586469,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,,Data_Mem,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,1754244900,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v,,Instr_Mem,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU.v,1753574175,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v,,PL_ALU;adder;complement;logical;shift,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_ALU_RNS.v,1754246309,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_EX.v,,PL_ALU_RNS;RNS_adder;RNS_fit_129;RNS_fit_256;RNS_multiplier;RNS_sub,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_EX.v,1753987270,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v,,PL_EX,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_IFID.v,1753986091,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,,PL_IFID,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,1753986091,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/Reg_File.v,,PL_MEMWB,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/Reg_File.v,1753579768,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,,Reg_File,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,1753573166,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,,ctrl_BranchPred,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,1753577513,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,,Forwarding,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,1753396557,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/processor_top.v,,ctrl_ProgCtr,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/processor_top.v,1753986313,verilog,,C:/code-projs/CIS4900/8-bit-RISC-RNS/tb_rns.v,,processor_top,,,,,,,,
C:/code-projs/CIS4900/8-bit-RISC-RNS/tb_rns.v,1754246431,verilog,,,,testbench,,,,,,,,
