\hypertarget{struct_r_t_c___mem_map}{}\section{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}{T\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}{T\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}{T\+AR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}{T\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}{CR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}{SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}{LR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}{I\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+TC -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}\label{struct_r_t_c___mem_map_a1fc7b5e311820889eb21ee6a292c168e}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily uint32\+\_\+t CR}

R\+TC Control Register, offset\+: 0x10 \mbox{\Hypertarget{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}\label{struct_r_t_c___mem_map_ae1a888131095f231df40e9d29e2aff7b}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily uint32\+\_\+t I\+ER}

R\+TC Interrupt Enable Register, offset\+: 0x1C \mbox{\Hypertarget{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}\label{struct_r_t_c___mem_map_a3314de2ca1fccad1fe0411e61b2d282d}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!LR@{LR}}
\index{LR@{LR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{LR}{LR}}
{\footnotesize\ttfamily uint32\+\_\+t LR}

R\+TC Lock Register, offset\+: 0x18 \mbox{\Hypertarget{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}\label{struct_r_t_c___mem_map_a081f4304e18753e5e8d0afd71ccca45e}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!SR@{SR}}
\index{SR@{SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily uint32\+\_\+t SR}

R\+TC Status Register, offset\+: 0x14 \mbox{\Hypertarget{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}\label{struct_r_t_c___mem_map_a17a2cd556a1ac35305398a9b615155bb}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+AR}{TAR}}
{\footnotesize\ttfamily uint32\+\_\+t T\+AR}

R\+TC Time Alarm Register, offset\+: 0x8 \mbox{\Hypertarget{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}\label{struct_r_t_c___mem_map_a9a53e49441f15ba5815fbffc87f2819f}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+CR}{TCR}}
{\footnotesize\ttfamily uint32\+\_\+t T\+CR}

R\+TC Time Compensation Register, offset\+: 0xC \mbox{\Hypertarget{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}\label{struct_r_t_c___mem_map_afbf8ee068cab47ab0b25805c5b7ef91c}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+PR}{TPR}}
{\footnotesize\ttfamily uint32\+\_\+t T\+PR}

R\+TC Time Prescaler Register, offset\+: 0x4 \mbox{\Hypertarget{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}\label{struct_r_t_c___mem_map_a57e02b30db8442e215456ffebf82326a}} 
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+SR}{TSR}}
{\footnotesize\ttfamily uint32\+\_\+t T\+SR}

R\+TC Time Seconds Register, offset\+: 0x0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
