Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 22 15:24:55 2024
| Host         : LAPTOP-UE4LDILN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timer_7seg_timing_summary_routed.rpt -pb wrapper_timer_7seg_timing_summary_routed.pb -rpx wrapper_timer_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_timer_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: inst_timer/min_ones/carry_sig_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_timer/sec_ones/carry_sig_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_timer/sec_tens/carry_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.677        0.000                      0                  101        0.251        0.000                      0                  101        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.677        0.000                      0                  101        0.251        0.000                      0                  101        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.277     9.981    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    inst_seg7/s_refresh_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.277     9.981    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    inst_seg7/s_refresh_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.277     9.981    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  inst_seg7/s_refresh_counter_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    inst_seg7/s_refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 inst_timer/sec_ones/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.311ns (44.018%)  route 2.939ns (55.982%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.138    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  inst_timer/sec_ones/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  inst_timer/sec_ones/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     6.466    inst_timer/sec_ones/counter_reg[12]
    SLICE_X61Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.590 r  inst_timer/sec_ones/sec[3]_i_4/O
                         net (fo=1, routed)           0.694     7.283    inst_timer/sec_ones/sec[3]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.407 f  inst_timer/sec_ones/sec[3]_i_1/O
                         net (fo=33, routed)          1.427     8.834    inst_timer/sec_ones/sec[3]_i_1_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.958 r  inst_timer/sec_ones/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.958    inst_timer/sec_ones/counter[0]_i_6_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.471 r  inst_timer/sec_ones/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    inst_timer/sec_ones/counter_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  inst_timer/sec_ones/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    inst_timer/sec_ones/counter_reg[4]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  inst_timer/sec_ones/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    inst_timer/sec_ones/counter_reg[8]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  inst_timer/sec_ones/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.831    inst_timer/sec_ones/counter_reg[12]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.948 r  inst_timer/sec_ones/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    inst_timer/sec_ones/counter_reg[16]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  inst_timer/sec_ones/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.065    inst_timer/sec_ones/counter_reg[20]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.388 r  inst_timer/sec_ones/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.388    inst_timer/sec_ones/counter_reg[24]_i_1_n_6
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.179    inst_timer/sec_ones/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.828ns (17.603%)  route 3.876ns (82.397%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.138     9.843    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.505    14.846    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_seg7/s_refresh_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.828ns (17.603%)  route 3.876ns (82.397%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.138     9.843    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.505    14.846    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_seg7/s_refresh_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.828ns (17.603%)  route 3.876ns (82.397%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.138     9.843    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.505    14.846    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[27]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_seg7/s_refresh_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.828ns (17.603%)  route 3.876ns (82.397%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.618     5.139    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.455    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.579 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.634     7.213    inst_seg7/s_refresh_counter[0]_i_6_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.337 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           1.243     8.580    inst_seg7/s_refresh_counter[0]_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.704 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          1.138     9.843    inst_seg7/s_refresh_counter[31]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.505    14.846    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  inst_seg7/s_refresh_counter_reg[28]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_seg7/s_refresh_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 inst_timer/sec_ones/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.227ns (43.108%)  route 2.939ns (56.892%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.138    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  inst_timer/sec_ones/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  inst_timer/sec_ones/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     6.466    inst_timer/sec_ones/counter_reg[12]
    SLICE_X61Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.590 r  inst_timer/sec_ones/sec[3]_i_4/O
                         net (fo=1, routed)           0.694     7.283    inst_timer/sec_ones/sec[3]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.407 f  inst_timer/sec_ones/sec[3]_i_1/O
                         net (fo=33, routed)          1.427     8.834    inst_timer/sec_ones/sec[3]_i_1_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.958 r  inst_timer/sec_ones/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.958    inst_timer/sec_ones/counter[0]_i_6_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.471 r  inst_timer/sec_ones/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    inst_timer/sec_ones/counter_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  inst_timer/sec_ones/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    inst_timer/sec_ones/counter_reg[4]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  inst_timer/sec_ones/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    inst_timer/sec_ones/counter_reg[8]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  inst_timer/sec_ones/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.831    inst_timer/sec_ones/counter_reg[12]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.948 r  inst_timer/sec_ones/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    inst_timer/sec_ones/counter_reg[16]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  inst_timer/sec_ones/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.065    inst_timer/sec_ones/counter_reg[20]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.304 r  inst_timer/sec_ones/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.304    inst_timer/sec_ones/counter_reg[24]_i_1_n_5
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.179    inst_timer/sec_ones/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 inst_timer/sec_ones/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.207ns (42.887%)  route 2.939ns (57.113%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.138    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  inst_timer/sec_ones/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  inst_timer/sec_ones/counter_reg[12]/Q
                         net (fo=2, routed)           0.809     6.466    inst_timer/sec_ones/counter_reg[12]
    SLICE_X61Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.590 r  inst_timer/sec_ones/sec[3]_i_4/O
                         net (fo=1, routed)           0.694     7.283    inst_timer/sec_ones/sec[3]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.407 f  inst_timer/sec_ones/sec[3]_i_1/O
                         net (fo=33, routed)          1.427     8.834    inst_timer/sec_ones/sec[3]_i_1_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.958 r  inst_timer/sec_ones/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.958    inst_timer/sec_ones/counter[0]_i_6_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.471 r  inst_timer/sec_ones/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.471    inst_timer/sec_ones/counter_reg[0]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.588 r  inst_timer/sec_ones/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    inst_timer/sec_ones/counter_reg[4]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  inst_timer/sec_ones/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    inst_timer/sec_ones/counter_reg[8]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  inst_timer/sec_ones/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.831    inst_timer/sec_ones/counter_reg[12]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.948 r  inst_timer/sec_ones/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    inst_timer/sec_ones/counter_reg[16]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.065 r  inst_timer/sec_ones/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.065    inst_timer/sec_ones/counter_reg[20]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.284 r  inst_timer/sec_ones/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.284    inst_timer/sec_ones/counter_reg[24]_i_1_n_7
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  inst_timer/sec_ones/counter_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.109    15.179    inst_timer/sec_ones/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_seg7_led_scanner_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.937%)  route 0.125ns (35.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  inst_seg7/s_refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_refresh_counter_reg[2]/Q
                         net (fo=2, routed)           0.063     1.672    inst_seg7/s_refresh_counter[2]
    SLICE_X63Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.717 r  inst_seg7/s_refresh_counter[0]_i_3/O
                         net (fo=4, routed)           0.062     1.779    inst_seg7/s_refresh_counter[0]_i_3_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  inst_seg7/s_seg7_led_scanner[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    inst_seg7/s_seg7_led_scanner[1]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    inst_seg7/s_seg7_led_scanner_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_timer/sec_ones/sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/carry_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.557%)  route 0.154ns (40.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  inst_timer/sec_ones/sec_reg[3]/Q
                         net (fo=6, routed)           0.154     1.749    inst_timer/sec_ones/sec_reg[3]
    SLICE_X65Y21         LUT5 (Prop_lut5_I1_O)        0.099     1.848 r  inst_timer/sec_ones/carry_sig_i_1__1/O
                         net (fo=1, routed)           0.000     1.848    inst_timer/sec_ones/carry_sig_i_1__1_n_0
    SLICE_X65Y21         FDRE                                         r  inst_timer/sec_ones/carry_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  inst_timer/sec_ones/carry_sig_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.091     1.594    inst_timer/sec_ones/carry_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_timer/sec_ones/sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_timer/sec_ones/sec_reg[1]/Q
                         net (fo=6, routed)           0.181     1.789    inst_timer/sec_ones/Q[1]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.042     1.831 r  inst_timer/sec_ones/sec[3]_i_2/O
                         net (fo=1, routed)           0.000     1.831    inst_timer/sec_ones/p_0_in[3]
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.979    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.107     1.574    inst_timer/sec_ones/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 inst_timer/sec_ones/sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_timer/sec_ones/sec_reg[1]/Q
                         net (fo=6, routed)           0.181     1.789    inst_timer/sec_ones/Q[1]
    SLICE_X61Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.834 r  inst_timer/sec_ones/sec[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    inst_timer/sec_ones/p_0_in[1]
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.979    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  inst_timer/sec_ones/sec_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.091     1.558    inst_timer/sec_ones/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 inst_timer/sec_ones/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  inst_timer/sec_ones/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  inst_timer/sec_ones/counter_reg[3]/Q
                         net (fo=1, routed)           0.137     1.768    inst_timer/sec_ones/counter_reg_n_0_[3]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  inst_timer/sec_ones/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.813    inst_timer/sec_ones/counter[0]_i_3_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  inst_timer/sec_ones/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    inst_timer/sec_ones/counter_reg[0]_i_1_n_4
    SLICE_X60Y21         FDRE                                         r  inst_timer/sec_ones/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.979    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  inst_timer/sec_ones/counter_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    inst_timer/sec_ones/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 inst_timer/sec_ones/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_timer/sec_ones/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  inst_timer/sec_ones/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  inst_timer/sec_ones/counter_reg[7]/Q
                         net (fo=1, routed)           0.137     1.768    inst_timer/sec_ones/counter_reg_n_0_[7]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  inst_timer/sec_ones/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    inst_timer/sec_ones/counter[4]_i_2_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.877 r  inst_timer/sec_ones/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    inst_timer/sec_ones/counter_reg[4]_i_1_n_4
    SLICE_X60Y22         FDRE                                         r  inst_timer/sec_ones/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  inst_timer/sec_ones/counter_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    inst_timer/sec_ones/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.466    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  inst_seg7/s_refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_seg7/s_refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.740    inst_seg7/s_refresh_counter[11]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  inst_seg7/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.851    inst_seg7/data0[11]
    SLICE_X62Y23         FDRE                                         r  inst_seg7/s_refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  inst_seg7/s_refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    inst_seg7/s_refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inst_seg7/s_refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_seg7/s_refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.739    inst_seg7/s_refresh_counter[15]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  inst_seg7/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.850    inst_seg7/data0[15]
    SLICE_X62Y24         FDRE                                         r  inst_seg7/s_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  inst_seg7/s_refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    inst_seg7/s_refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.742    inst_seg7/s_refresh_counter[7]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  inst_seg7/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.853    inst_seg7/data0[7]
    SLICE_X62Y22         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    inst_seg7/s_refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.739    inst_seg7/s_refresh_counter[19]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  inst_seg7/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.850    inst_seg7/data0[19]
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    inst_seg7/s_refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   inst_seg7/s_refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   inst_seg7/s_refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   inst_seg7/s_refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   inst_seg7/s_refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   inst_seg7/s_refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   inst_seg7/s_refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   inst_seg7/s_refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   inst_seg7/s_refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 4.650ns (56.793%)  route 3.538ns (43.207%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.677     1.155    inst_timer/sec_tens/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     1.450 f  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     2.498    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.154     2.652 r  inst_timer/sec_tens/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.465    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723     8.187 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.187    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.428ns (54.224%)  route 3.738ns (45.776%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.677     1.155    inst_timer/sec_tens/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     1.450 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.053     2.503    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.627 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009     4.635    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.167 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.167    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.637ns (57.237%)  route 3.465ns (42.763%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.677     1.155    inst_timer/sec_tens/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     1.450 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.880     2.330    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.152     2.482 r  inst_timer/sec_tens/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.908     4.390    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     8.102 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.102    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.589ns (57.038%)  route 3.456ns (42.962%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.814     1.233    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.299     1.532 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.718     2.250    inst_timer/sec_tens/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     2.402 r  inst_timer/sec_tens/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924     4.326    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.045 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.045    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.433ns (56.626%)  route 3.395ns (43.374%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.677     1.155    inst_timer/sec_tens/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     1.450 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     2.498    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.622 r  inst_timer/sec_tens/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.292    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.828 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.828    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 4.432ns (57.886%)  route 3.225ns (42.114%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.677     1.155    inst_timer/sec_tens/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.295     1.450 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.880     2.330    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.454 r  inst_timer/sec_tens/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.122    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.657 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.657    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.371ns (57.735%)  route 3.200ns (42.265%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.814     1.233    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.299     1.532 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.718     2.250    inst_timer/sec_tens/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.374 r  inst_timer/sec_tens/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.042    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.571 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.571    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.852ns  (logic 0.799ns (43.147%)  route 1.053ns (56.853%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  inst_timer/min_ones/sec_reg[3]/Q
                         net (fo=6, routed)           1.053     1.531    inst_timer/min_ones/Q[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.321     1.852 r  inst_timer/min_ones/sec[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    inst_timer/min_ones/p_0_in__0[0]
    SLICE_X64Y21         FDRE                                         r  inst_timer/min_ones/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/carry_sig_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 0.773ns (42.337%)  route 1.053ns (57.663%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_ones/sec_reg[3]/Q
                         net (fo=6, routed)           1.053     1.531    inst_timer/min_ones/Q[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.295     1.826 r  inst_timer/min_ones/carry_sig_i_1/O
                         net (fo=1, routed)           0.000     1.826    inst_timer/min_ones/load
    SLICE_X64Y21         FDRE                                         r  inst_timer/min_ones/carry_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.670ns  (logic 0.799ns (47.847%)  route 0.871ns (52.153%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  inst_timer/min_ones/sec_reg[0]/Q
                         net (fo=6, routed)           0.871     1.349    inst_timer/min_ones/Q[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.321     1.670 r  inst_timer/min_ones/sec[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.670    inst_timer/min_ones/p_0_in__0[3]
    SLICE_X64Y20         FDRE                                         r  inst_timer/min_ones/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_tens/sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_timer/min_tens/sec_reg[1]/Q
                         net (fo=4, routed)           0.073     0.221    inst_timer/min_tens/Q[1]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.098     0.319 r  inst_timer/min_tens/sec[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.319    inst_timer/min_tens/sec[2]_i_1__2_n_0
    SLICE_X64Y22         FDRE                                         r  inst_timer/min_tens/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  inst_timer/min_ones/sec_reg[3]/Q
                         net (fo=6, routed)           0.088     0.236    inst_timer/min_ones/Q[3]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.098     0.334 r  inst_timer/min_ones/sec[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.334    inst_timer/min_ones/p_0_in__0[1]
    SLICE_X64Y20         FDRE                                         r  inst_timer/min_ones/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_timer/min_ones/sec_reg[2]/Q
                         net (fo=5, routed)           0.175     0.339    inst_timer/min_ones/Q[2]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.043     0.382 r  inst_timer/min_ones/sec[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    inst_timer/min_ones/p_0_in__0[3]
    SLICE_X64Y20         FDRE                                         r  inst_timer/min_ones/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_ones/sec_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_ones/sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  inst_timer/min_ones/sec_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_timer/min_ones/sec_reg[2]/Q
                         net (fo=5, routed)           0.175     0.339    inst_timer/min_ones/Q[2]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.384 r  inst_timer/min_ones/sec[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    inst_timer/min_ones/p_0_in__0[2]
    SLICE_X64Y20         FDRE                                         r  inst_timer/min_ones/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_tens/sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_timer/min_tens/sec_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    inst_timer/min_tens/Q[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.043     0.393 r  inst_timer/min_tens/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    inst_timer/min_tens/sec[1]_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  inst_timer/min_tens/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/min_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/min_tens/sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  inst_timer/min_tens/sec_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  inst_timer/min_tens/sec_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    inst_timer/min_tens/Q[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  inst_timer/min_tens/sec[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.395    inst_timer/min_tens/sec[0]_i_1__2_n_0
    SLICE_X64Y22         FDRE                                         r  inst_timer/min_tens/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/sec_tens/carry_sig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.227ns (56.771%)  route 0.173ns (43.229%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.173     0.301    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.099     0.400 r  inst_timer/sec_tens/carry_sig_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    inst_timer/sec_tens/carry_sig_i_1__0_n_0
    SLICE_X65Y22         FDRE                                         r  inst_timer/sec_tens/carry_sig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/sec_tens/sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.227ns (56.629%)  route 0.174ns (43.371%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.174     0.302    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.099     0.401 r  inst_timer/sec_tens/sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.401    inst_timer/sec_tens/sec[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  inst_timer/sec_tens/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/sec_tens/sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.230ns (57.093%)  route 0.173ns (42.907%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.173     0.301    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.102     0.403 r  inst_timer/sec_tens/sec[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.403    inst_timer/sec_tens/sec[0]_i_1__1_n_0
    SLICE_X65Y22         FDRE                                         r  inst_timer/sec_tens/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_tens/sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_timer/sec_tens/sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.231ns (57.058%)  route 0.174ns (42.942%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  inst_timer/sec_tens/sec_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_timer/sec_tens/sec_reg[0]/Q
                         net (fo=5, routed)           0.174     0.302    inst_timer/sec_tens/sec_reg_n_0_[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.103     0.405 r  inst_timer/sec_tens/sec[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.405    inst_timer/sec_tens/sec[2]_i_1__1_n_0
    SLICE_X65Y22         FDRE                                         r  inst_timer/sec_tens/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.457ns (53.378%)  route 3.893ns (46.622%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           1.032     6.633    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.757 f  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     7.805    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.154     7.959 r  inst_timer/sec_tens/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     9.772    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.495 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.495    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 4.235ns (50.851%)  route 4.094ns (49.149%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           1.032     6.633    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.053     7.810    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.934 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009     9.943    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.474 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.474    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.444ns (53.779%)  route 3.820ns (46.221%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           1.032     6.633    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.880     7.637    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.152     7.789 r  inst_timer/sec_tens/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.908     9.697    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    13.409 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.409    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_ones/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.050ns  (logic 4.451ns (55.286%)  route 3.600ns (44.714%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     5.146    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  inst_timer/sec_ones/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  inst_timer/sec_ones/sec_reg[0]/Q
                         net (fo=6, routed)           0.957     6.560    inst_timer/sec_tens/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.684 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.718     7.402    inst_timer/sec_tens/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152     7.554 r  inst_timer/sec_tens/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924     9.478    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    13.197 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.197    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.240ns (53.061%)  route 3.750ns (46.939%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           1.032     6.633    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     7.805    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.929 r  inst_timer/sec_tens/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.600    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.135 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.135    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.239ns (54.217%)  route 3.580ns (45.783%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           1.032     6.633    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.880     7.637    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.761 r  inst_timer/sec_tens/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.429    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.964 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.964    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_timer/sec_ones/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.233ns (55.873%)  route 3.343ns (44.127%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.625     5.146    inst_timer/sec_ones/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  inst_timer/sec_ones/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  inst_timer/sec_ones/sec_reg[0]/Q
                         net (fo=6, routed)           0.957     6.560    inst_timer/sec_tens/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.684 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.718     7.402    inst_timer/sec_tens/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.526 r  inst_timer/sec_tens/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.194    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.723 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.723    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.464ns (59.463%)  route 3.043ns (40.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.236     6.800    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.327     7.127 r  inst_seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.935    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.653 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.653    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 4.451ns (60.108%)  route 2.954ns (39.892%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 f  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.237     6.801    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.327     7.128 r  inst_seg7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.845    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.550 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.550    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.217ns (58.082%)  route 3.044ns (41.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.237     6.801    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.100 r  inst_seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.907    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.406 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.406    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.386ns (62.833%)  route 0.820ns (37.167%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.428     2.038    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.083 r  inst_seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.474    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.674 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.674    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.502ns (68.062%)  route 0.705ns (31.938%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.193     1.789    inst_timer/sec_tens/s_seg7_led_scanner[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.099     1.888 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.171     2.059    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.104 r  inst_timer/sec_tens/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.445    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.675 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.675    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.467ns (66.085%)  route 0.753ns (33.915%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.261     1.870    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.083    inst_timer/sec_tens/sel0[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.128 r  inst_timer/sec_tens/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.452    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.689 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.689    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.410ns (63.285%)  route 0.818ns (36.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.481     2.091    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.136 r  inst_seg7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.472    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.696 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.696    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.455ns (64.801%)  route 0.790ns (35.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.428     2.038    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.048     2.086 r  inst_seg7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.447    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.714 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.714    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.508ns (66.632%)  route 0.755ns (33.368%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.191     1.787    inst_timer/sec_ones/s_seg7_led_scanner[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.099     1.886 r  inst_timer/sec_ones/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.223     2.109    inst_timer/sec_tens/seg[0][0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.154 r  inst_timer/sec_tens/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.495    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.731 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.731    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.464ns (62.574%)  route 0.876ns (37.426%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.481     2.091    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.136 r  inst_seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.530    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.808 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.808    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.523ns (64.877%)  route 0.824ns (35.123%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.261     1.870    inst_timer/sec_tens/s_seg7_led_scanner[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.915 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.083    inst_timer/sec_tens/sel0[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.051     2.134 r  inst_timer/sec_tens/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.530    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     3.815 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.815    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.549ns (64.988%)  route 0.834ns (35.012%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.191     1.787    inst_timer/sec_ones/s_seg7_led_scanner[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.099     1.886 r  inst_timer/sec_ones/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.223     2.109    inst_timer/sec_tens/seg[0][0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.049     2.158 r  inst_timer/sec_tens/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.578    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.851 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.851    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.555ns (64.757%)  route 0.846ns (35.243%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    inst_seg7/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.193     1.789    inst_timer/sec_tens/s_seg7_led_scanner[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.099     1.888 r  inst_timer/sec_tens/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.171     2.059    inst_timer/sec_tens/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.049     2.108 r  inst_timer/sec_tens/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.590    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.869 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.869    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





