
---------- Begin Simulation Statistics ----------
simSeconds                                   0.233264                       # Number of seconds simulated (Second)
simTicks                                 233264258000                       # Number of ticks simulated (Tick)
finalTick                                436845800750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3084.62                       # Real time elapsed on the host (Second)
hostTickRate                                 75621789                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408121280                       # Number of bytes of host memory used (Byte)
simInsts                                   1125735052                       # Number of instructions simulated (Count)
simOps                                     1154526360                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   364951                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     374285                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           933055875                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  0.828479                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  1.207031                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded         1170226663                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       238595                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued        1165149882                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       283164                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined     15938898                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined     44550146                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        12499                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples    901571718                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.292354                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.131013                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0    267949086     29.72%     29.72% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    275922003     30.60%     60.32% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2    221976525     24.62%     84.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3    100904703     11.19%     96.14% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4     31756158      3.52%     99.66% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      2843412      0.32%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6       219789      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7           42      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            7                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total    901571718                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     20057402     10.42%     10.42% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult      4599946      2.39%     12.80% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         6462      0.00%     12.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd     86483245     44.91%     57.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp         3059      0.00%     57.72% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt       418133      0.22%     57.93% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult     19613950     10.18%     68.12% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc     14274377      7.41%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv          329      0.00%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc         2910      0.00%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt           70      0.00%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd           21      0.00%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu        25818      0.01%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp         3955      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc          445      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift          120      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     75.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd      6376116      3.31%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult      4552365      2.36%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc          807      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     81.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     35762725     18.57%     99.79% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       395390      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         4240      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    233966893     20.08%     20.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult     32163166      2.76%     22.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv         8927      0.00%     22.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd    211877193     18.18%     41.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp         4006      0.00%     41.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt      1986068      0.17%     41.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult     84762206      7.27%     48.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc     89328514      7.67%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv          260      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc        22246      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt           10      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd         4378      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu        27588      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp        11961      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            3      0.00%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc        22032      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift         3280      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     56.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd     11250000      0.97%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult     16875001      1.45%     58.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc     16875001      1.45%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    356317368     30.58%     90.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite    109639541      9.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total   1165149882                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.248746                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy              192577645                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.165281                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   1632033380                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    358597001                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    347428653                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads   1792698911                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites    827818319                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses    810665873                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      381159025                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses      976564262                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts      2883829                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled             135546                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles           31484157                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles            1157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    355076861                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores    109898707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       904863                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       643670                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         4495      0.01%      0.01% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1483453      2.47%      2.48% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1382219      2.30%      4.78% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       209858      0.35%      5.13% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     55328543     92.16%     97.29% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       947261      1.58%     98.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       679379      1.13%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     60035208                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch         1240      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       414826      5.97%      5.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       474593      6.83%     12.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        47825      0.69%     13.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      5313267     76.52%     90.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       288540      4.16%     94.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     94.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       403311      5.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      6943602                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3255      0.18%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return        10168      0.55%      0.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect       141736      7.66%      8.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect        15383      0.83%      9.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond      1590154     85.93%     95.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond        55098      2.98%     98.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     98.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond        34793      1.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total      1850587                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3255      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      1068627      2.01%      2.02% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       907626      1.71%      3.73% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       162033      0.31%      4.03% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     50015276     94.21%     98.24% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       658721      1.24%     99.48% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.48% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       276068      0.52%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     53091606                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3255      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return         8427      0.48%      0.66% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect       104102      5.91%      6.58% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect        14462      0.82%      7.40% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond      1562506     88.74%     96.14% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond        36808      2.09%     98.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond        31183      1.77%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total      1760743                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     10674843     17.78%     17.78% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     47433883     79.01%     96.79% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1483453      2.47%     99.26% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       443029      0.74%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     60035208                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       551013     29.78%     29.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return      1285751     69.48%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect        10168      0.55%     99.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect         3655      0.20%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total      1850587                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     55333038                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     46080915                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      1850587                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       324858                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       564836                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted      1285751                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     60035208                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       501237                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     50201394                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.836199                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       355898                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       889237                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       443029                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses       446208                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         4495      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1483453      2.47%      2.48% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1382219      2.30%      4.78% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       209858      0.35%      5.13% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     55328543     92.16%     97.29% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       947261      1.58%     98.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       679379      1.13%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     60035208                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         4495      0.05%      0.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1483453     15.09%     15.13% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect       273804      2.78%     17.92% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       209858      2.13%     20.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      7062056     71.81%     91.86% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond       120769      1.23%     93.09% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.09% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       679379      6.91%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      9833814                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect       141736     28.28%     28.28% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     28.28% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       304403     60.73%     89.01% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond        55098     10.99%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       501237                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect       141736     28.28%     28.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       304403     60.73%     89.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond        55098     10.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       501237                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       889237                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       443029                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses       446208                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords        50176                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       939413                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      2006903                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      2005871                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       937244                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      1068627                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      1060200                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect         8427                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts     12250533                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       226096                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts      1655436                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples    899320252                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.284324                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     2.010699                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0    491540820     54.66%     54.66% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1    190895970     21.23%     75.88% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     46218506      5.14%     81.02% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     42389987      4.71%     85.74% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     10292160      1.14%     86.88% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      4549496      0.51%     87.39% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6    113433313     12.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total    899320252                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         123623                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      1069659                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass         1822      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    231274082     20.02%     20.02% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult     32139820      2.78%     22.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv         6410      0.00%     22.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd    211876985     18.34%     41.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp         2665      0.00%     41.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt      1985989      0.17%     41.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult     84762166      7.34%     48.66% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc     89328502      7.73%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv          259      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc        18353      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt           10      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd         3894      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu        26963      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp        11484      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            3      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc        20568      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift         3280      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd     11250000      0.97%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult     16875000      1.46%     58.84% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc     16875000      1.46%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     60.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    349340903     30.25%     90.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite    109214783      9.46%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total   1155018941                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples    113433313                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts   1126227633                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps   1155018941                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP   1125735052                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP   1154526360                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     0.828479                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     1.207031                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    458555686                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    677206536                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    349340903                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts    109214783                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts    810646473                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass         1822      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    231274082     20.02%     20.02% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult     32139820      2.78%     22.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv         6410      0.00%     22.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd    211876985     18.34%     41.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp         2665      0.00%     41.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt      1985989      0.17%     41.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult     84762166      7.34%     48.66% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc     89328502      7.73%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv          259      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc        18353      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt           10      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd         3894      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu        26963      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp        11484      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            3      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc        20568      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift         3280      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd     11250000      0.97%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult     16875000      1.46%     58.84% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc     16875000      1.46%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     60.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    349340903     30.25%     90.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite    109214783      9.46%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total   1155018941                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     53091606                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     51581623                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1506728                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     50015276                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      3073075                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      1069659                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      1068627                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    428752885                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    428752885                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    428832712                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    428832712                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     32714461                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     32714461                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     32722842                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     32722842                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 120712302553                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 120712302553                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 120712302553                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 120712302553                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    461467346                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    461467346                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    461555554                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    461555554                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.070892                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.070892                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.070897                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.070897                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  3689.875941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  3689.875941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  3688.930887                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  3688.930887                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      3580502                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      1617949                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       655739                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        58899                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     5.460255                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    27.469889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     25658211                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     25658211                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      6911379                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      6911379                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      6911379                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      6911379                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     25803082                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     25803082                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     25807802                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     25807802                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data  76388046520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total  76388046520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data  76456187020                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total  76456187020                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4483292250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total   4483292250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.055915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.055915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.055915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.055915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  2960.423353                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  2960.423353                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  2962.522226                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  2962.522226                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 110415.039159                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 110415.039159                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     25658211                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data        80896                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total        80896                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data     60688750                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total     60688750                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data   750.207056                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total   750.207056                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        67387                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        67387                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         5664                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         5664                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     25903500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     25903500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        73051                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        73051                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.077535                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.077535                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  4573.358051                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  4573.358051                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          993                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          993                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         4671                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         4671                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     19777750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     19777750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.063942                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.063942                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  4234.157568                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  4234.157568                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    337172930                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    337172930                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     15242731                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     15242731                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data  65405801250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total  65405801250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    352415661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    352415661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.043252                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.043252                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4290.950306                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4290.950306                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data      2003132                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total      2003132                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     13239599                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     13239599                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data  43131513500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total  43131513500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4483292250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total   4483292250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.037568                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.037568                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  3257.765851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  3257.765851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 220862.714912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 220862.714912                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        42201                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        42201                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         5335                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         5335                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        47536                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        47536                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.112231                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.112231                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         1775                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         1775                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      3960500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      3960500                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.037340                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.037340                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  2231.267606                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  2231.267606                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data        37626                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total        37626                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data         3046                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total         3046                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data        40672                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total        40672                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.074892                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.074892                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data         2945                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total         2945                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data     64180000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total     64180000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.072409                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.072409                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 21792.869270                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 21792.869270                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        66704                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        66704                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data         3499                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total         3499                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      8045500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      8045500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        70203                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        70203                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.049841                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.049841                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  2299.371249                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  2299.371249                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::cpu_cluster.cpus.data           35                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::total           35                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data         3464                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total         3464                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      6133500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      6133500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.049343                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.049343                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data  1770.640878                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total  1770.640878                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        80010                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        80010                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       194807                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       194807                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   2710434690                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   2710434690                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       274817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       274817                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.708861                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.708861                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 13913.435811                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 13913.435811                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data          164                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total          164                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       194643                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       194643                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   2612327440                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   2612327440                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.708264                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.708264                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 13421.121951                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 13421.121951                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     91499945                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     91499945                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data     17276923                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total     17276923                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  52596066613                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  52596066613                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data    108776868                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total    108776868                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.158829                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.158829                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  3044.295944                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  3044.295944                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      4908083                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      4908083                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data     12368840                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total     12368840                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  30644205580                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  30644205580                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.113708                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.113708                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  2477.532702                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  2477.532702                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    454805463                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     25658211                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    17.725533                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses   3719895843                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses   3719895843                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     98239057                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles    586651551                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     37285942                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    177720980                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles      1674188                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     44746596                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred       201560                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts   1179567277                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      2701930                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts   1162240043                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       516262                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     53701673                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    354050408                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts    109481828                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.245627                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads    166346943                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites    165584718                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads   1237756844                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    235877707                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    463532236                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads  10562057177                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites    433376449                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads   1063022596                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites    716563409                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     49360365                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles        892894887                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      3742044                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3276                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       498386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        31531                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles       113091                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles       233181                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    116287038                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes       137011                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          216                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples    901571718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.372320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.398817                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0    423761269     47.00%     47.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     71314045      7.91%     54.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     53558106      5.94%     60.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3    352938298     39.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total    901571718                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts   1205597051                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.292095                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     60035208                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.064343                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      5926344                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    115883213                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    115883213                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    115883213                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    115883213                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       401458                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       401458                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       401458                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       401458                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst  15559305532                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total  15559305532                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst  15559305532                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total  15559305532                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    116284671                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    116284671                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    116284671                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    116284671                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.003452                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.003452                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.003452                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.003452                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 38756.994585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 38756.994585                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 38756.994585                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 38756.994585                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs     10288193                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         3265                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs        94217                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   109.196780                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets   155.476190                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       357895                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       357895                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst        43563                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total        43563                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst        43563                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total        43563                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       357895                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       357895                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       357895                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       357895                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst  12992032099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total  12992032099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst  12992032099                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total  12992032099                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.003078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.003078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.003078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.003078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 36301.239467                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 36301.239467                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 36301.239467                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 36301.239467                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       357895                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    115883213                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    115883213                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       401458                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       401458                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst  15559305532                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total  15559305532                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    116284671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    116284671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.003452                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.003452                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 38756.994585                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 38756.994585                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst        43563                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total        43563                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       357895                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       357895                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst  12992032099                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total  12992032099                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.003078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.003078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 36301.239467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 36301.239467                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    118049141                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       357895                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   329.842946                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          427                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          534                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    930635263                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    930635263                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles      1674188                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        576121                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles    109192362                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts   1170981520                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    355076861                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts    109898707                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       202333                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents    109191568                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents        11236                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1322841                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       399633                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts      1722474                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit   1158203898                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount   1158094526                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    855671724                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst   1162294296                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.241185                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.736192                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker        18570                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.itb_walker          215                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.inst       195342                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.data     21084618                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::total     21298745                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker        18570                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.itb_walker          215                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.inst       195342                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.data     21084618                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::total     21298745                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.inst       162553                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.data      4376325                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::total      4539795                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.inst       162553                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.data      4376325                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::total      4539795                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      5220535                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       467186                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.inst  12598576000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.data  30085041417                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::total  42689305138                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      5220535                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       467186                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.inst  12598576000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.data  30085041417                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::total  42689305138                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        19420                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          282                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.inst       357895                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.data     25460943                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::total     25838540                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        19420                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          282                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.inst       357895                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.data     25460943                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::total     25838540                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.inst     0.454192                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.data     0.171884                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::total     0.175699                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.inst     0.454192                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.data     0.171884                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::total     0.175699                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  6141.805882                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6972.925373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77504.420097                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.data  6874.498904                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::total  9403.355248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  6141.805882                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6972.925373                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77504.420097                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.data  6874.498904                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::total  9403.355248                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.blockedCycles::no_mshrs          866                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_mshrs          176                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.avgBlocked::no_mshrs     4.920455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.writebacks::writebacks     28471056                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.writebacks::total     28471056                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::cpu_cluster.cpus.data        14147                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::total        14147                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::cpu_cluster.cpus.data        14147                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::total        14147                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.inst       162553                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.data      4362178                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::total      4525648                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.inst       162553                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.data      4362178                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher     24018923                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::total     28544571                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::cpu_cluster.cpus.data        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::total        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4583035                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       416936                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.inst  12476661250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.data  26599857420                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::total  39081518641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4583035                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       416936                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.inst  12476661250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.data  26599857420                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 114962744084                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::total 154044262725                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4447742750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::total   4447742750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.454192                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.data     0.171328                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::total     0.175151                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.454192                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.data     0.171328                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::total     1.104728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5391.805882                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  6222.925373                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76754.420097                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  6097.838607                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::total  8635.563049                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5391.805882                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  6222.925373                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76754.420097                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  6097.838607                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  4786.340507                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::total  5396.622101                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 109539.521968                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::total 109539.521968                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.replacements     36482727                       # number of replacements (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher     24018923                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::total     24018923                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 114962744084                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::total 114962744084                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  4786.340507                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::total  4786.340507                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::cpu_cluster.cpus.data        17716                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::total        17716                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::cpu_cluster.cpus.data       179744                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::total       179744                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::cpu_cluster.cpus.data      1940498                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::total      1940498                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::cpu_cluster.cpus.data       197460                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::total       197460                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.910281                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::total     0.910281                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data    10.795899                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::total    10.795899                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrHits::cpu_cluster.cpus.data          143                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrHits::total          143                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       179601                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::total       179601                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   2192178500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::total   2192178500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.909556                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::total     0.909556                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12205.825691                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::total 12205.825691                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::cpu_cluster.cpus.inst       195342                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::total       195342                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::cpu_cluster.cpus.inst       162553                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::total       162553                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::cpu_cluster.cpus.inst  12598576000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::total  12598576000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::cpu_cluster.cpus.inst       357895                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::total       357895                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.454192                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::total     0.454192                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 77504.420097                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::total 77504.420097                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst       162553                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::total       162553                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst  12476661250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::total  12476661250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.454192                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::total     0.454192                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76754.420097                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::total 76754.420097                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::cpu_cluster.cpus.data     10308208                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::total     10308208                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::cpu_cluster.cpus.data      1905529                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::total      1905529                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::cpu_cluster.cpus.data  10717651924                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::total  10717651924                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::cpu_cluster.cpus.data     12213737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::total     12213737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.156015                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::total     0.156015                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data  5624.502132                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::total  5624.502132                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::cpu_cluster.cpus.data        11409                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::total        11409                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data      1894120                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::total      1894120                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   9195346674                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::total   9195346674                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.155081                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::total     0.155081                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data  4854.680102                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::total  4854.680102                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker        18570                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          215                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::total        18785                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::total          917                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      5220535                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       467186                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::total      5687721                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        19420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          282                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::total        19702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::total     0.046543                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  6141.805882                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6972.925373                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::total  6202.531080                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::total          917                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::total        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4583035                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       416936                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::total      4999971                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4447742750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::total   4447742750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.237589                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::total     0.046543                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5391.805882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  6222.925373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::total  5452.531080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 219111.421745                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::total 219111.421745                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::cpu_cluster.cpus.data     10776410                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::total     10776410                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::cpu_cluster.cpus.data      2470796                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::total      2470796                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data  19367389493                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::total  19367389493                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::cpu_cluster.cpus.data     13247206                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::total     13247206                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.186514                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::total     0.186514                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data  7838.522279                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::total  7838.522279                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data         2738                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::total         2738                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data      2468058                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::total      2468058                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data  17404510746                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::total  17404510746                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.186308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::total     0.186308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data  7051.905079                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::total  7051.905079                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::cpu_cluster.cpus.data         3450                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::total         3450                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::cpu_cluster.cpus.data           14                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::total           14                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        21000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::total        21000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data         3464                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::total         3464                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.004042                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::total     0.004042                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data         1500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::total         1500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           14                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::total           14                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        63000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::total        63000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.004042                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::total     0.004042                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data         4500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::total         4500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::cpu_cluster.cpus.data       152194                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::total       152194                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::cpu_cluster.cpus.data         1999                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::total         1999                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::cpu_cluster.cpus.data      1828500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::total      1828500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::cpu_cluster.cpus.data       154193                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::total       154193                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.012964                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::total     0.012964                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data   914.707354                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::total   914.707354                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         1999                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::total         1999                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      9751250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::total      9751250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.012964                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::total     0.012964                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  4878.064032                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::total  4878.064032                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::total        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::writebacks      2710253                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::total      2710253                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::writebacks      2710253                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::total      2710253                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::writebacks     23305606                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::total     23305606                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::writebacks     23305606                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::total     23305606                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.prefetcher.demandMshrMisses      4525648                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIssued    156034816                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUnused      3233659                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUseful     20769100                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.accuracy     0.133106                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.coverage     0.821083                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInCache    131807978                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInMSHR       206884                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInWB         1031                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfLate    132015893                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIdentified    156690066                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfBufferHit        41667                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedDemand         6404                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedFull       604627                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfSpanPage     14428430                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulSpanPage     13758728                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.tags.tagsInUse  8190.453429                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l2cache.tags.totalRefs     76031187                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.sampledRefs     36500650                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.avgRefs     2.083009                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l2cache.tags.occupancies::writebacks  1917.687953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.595973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.127813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.inst   259.258677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.data  1005.996672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.l2cache.prefetcher  5006.786342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::writebacks     0.234093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.inst     0.031648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.data     0.122802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.l2cache.prefetcher     0.611180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::total     0.999811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1022         2110                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1023            6                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1024         6042                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::1         1545                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::2          561                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::0         1273                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::1         3656                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::2         1069                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::3           44                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1022     0.257568                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1023     0.000732                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1024     0.737549                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.tagAccesses    454178637                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.dataAccesses    454178637                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker          845                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.itb_walker           66                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.inst         5359                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.data      4301795                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.l2cache.prefetcher     23975245                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::total     28283310                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker          845                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.itb_walker           66                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.inst         5359                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.data      4301795                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.l2cache.prefetcher     23975245                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::total     28283310                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.inst       157194                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.data        59745                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.l2cache.prefetcher        41707                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::total       258652                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.inst       157194                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.data        59745                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.l2cache.prefetcher        41707                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::total       258652                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker       385754                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.inst  12253020249                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.data   5737722072                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.l2cache.prefetcher   4228060615                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::total  22219257941                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker       385754                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.inst  12253020249                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.data   5737722072                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.l2cache.prefetcher   4228060615                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::total  22219257941                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.inst       162553                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.data      4361540                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.l2cache.prefetcher     24016952                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::total     28541962                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.inst       162553                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.data      4361540                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.l2cache.prefetcher     24016952                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::total     28541962                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.inst     0.967032                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.data     0.013698                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001737                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::total     0.009062                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.inst     0.967032                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.data     0.013698                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001737                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::total     0.009062                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77150.800000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77948.396561                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.data 96036.857846                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 101375.323447                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::total 85904.063920                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77150.800000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77948.396561                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.data 96036.857846                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 101375.323447                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::total 85904.063920                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.blockedCycles::no_mshrs        99067                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_mshrs         2270                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.avgBlocked::no_mshrs    43.641850                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.writebacks::writebacks        17877                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.writebacks::total        17877                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.data           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.l2cache.prefetcher         6032                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::total         6056                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.data           24                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.l2cache.prefetcher         6032                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::total         6056                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.inst       157194                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.data        59721                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.l2cache.prefetcher        35675                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::total       252596                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.inst       157194                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.data        59721                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher        35675                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l3cache.prefetcher        12991                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::total       265587                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::cpu_cluster.cpus.data        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::total        40604                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       370754                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.inst  11781437253                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.data   5556847823                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   3536154583                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::total  20874876664                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       370754                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.inst  11781437253                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.data   5556847823                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   3536154583                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher   1352922108                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::total  22227798772                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4341172500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::total   4341172500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.967032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.data     0.013693                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::total     0.008850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.967032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.data     0.013693                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::total     0.009305                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74150.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 74948.390225                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 93046.797994                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 99121.361822                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::total 82641.358786                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74150.800000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 74948.390225                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 93046.797994                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 99121.361822                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 104143.030406                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::total 83693.097825                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 106914.897547                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::total 106914.897547                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.replacements        18005                       # number of replacements (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::writebacks       253204                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::total       253204                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l3cache.prefetcher        12991                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::total        12991                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher   1352922108                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::total   1352922108                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 104143.030406                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::total 104143.030406                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::cpu_cluster.cpus.data        62483                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::total        62483                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::cpu_cluster.cpus.data       117118                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::total       117118                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::cpu_cluster.cpus.data        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::total        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::cpu_cluster.cpus.data       179601                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::total       179601                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.652101                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::total     0.652101                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.125941                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::total     0.125941                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       117118                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::total       117118                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   1412631750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::total   1412631750                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.652101                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::total     0.652101                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12061.610939                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::total 12061.610939                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::cpu_cluster.cpus.data      1892875                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::total      1892875                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::cpu_cluster.cpus.data          605                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::total          605                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::cpu_cluster.cpus.data     77224848                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::total     77224848                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::cpu_cluster.cpus.data      1893480                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::total      1893480                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.000320                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::total     0.000320                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 127644.376860                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::total 127644.376860                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrHits::cpu_cluster.cpus.data            3                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrHits::total            3                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data          602                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::total          602                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     75282098                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::total     75282098                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.000318                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::total     0.000318                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 125053.318937                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::total 125053.318937                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::total        20299                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4341172500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::total   4341172500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 213861.397113                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::total 213861.397113                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.dtb_walker          845                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.itb_walker           66                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.inst         5359                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.data      2408920                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.l2cache.prefetcher     23975245                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::total     26390435                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.inst       157194                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.data        59140                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.l2cache.prefetcher        41707                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::total       258047                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker       385754                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.inst  12253020249                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   5660497224                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.l2cache.prefetcher   4228060615                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::total  22142033093                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          850                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.itb_walker           67                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.inst       162553                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.data      2468060                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.l2cache.prefetcher     24016952                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::total     26648482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.967032                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.023962                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.l2cache.prefetcher     0.001737                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::total     0.009683                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 77150.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker        69251                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 77948.396561                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 95713.514102                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 101375.323447                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::total 85806.202331                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.l2cache.prefetcher         6032                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::total         6053                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst       157194                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data        59119                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher        35675                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::total       251994                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       370754                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst  11781437253                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   5481565725                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   3536154583                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::total  20799594566                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.005882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.014925                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.967032                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.023954                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001485                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::total     0.009456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 74150.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        66251                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 74948.390225                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 92720.880343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 99121.361822                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::total 82540.038914                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::cpu_cluster.cpus.data           14                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::total           14                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data           14                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::total           14                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::cpu_cluster.cpus.data         2684                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::total         2684                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::cpu_cluster.cpus.data           49                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::total           49                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::cpu_cluster.cpus.data       362500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::total       362500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::cpu_cluster.cpus.data         2733                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::total         2733                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.017929                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::total     0.017929                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  7397.959184                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::total  7397.959184                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           49                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::total           49                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       589250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::total       589250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.017929                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::total     0.017929                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12025.510204                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::total 12025.510204                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::total        20305                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::writebacks     28471056                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::total     28471056                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::writebacks     28471056                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::total     28471056                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.prefetcher.demandMshrMisses       252596                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIssued        17708                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUnused         4022                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInCache          760                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInMSHR         3953                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInWB            4                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfLate         4717                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIdentified        89935                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfBufferHit        58596                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedDemand         8368                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedFull         1074                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfSpanPage        18473                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.tags.tagsInUse 447652.364184                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l3cache.tags.totalRefs     57107237                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.sampledRefs     28372539                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.avgRefs     2.012764                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l3cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l3cache.tags.occupancies::writebacks 446324.150087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupancies::cpu_cluster.cpus.l3cache.prefetcher  1328.214096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::writebacks     0.851296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::cpu_cluster.cpus.l3cache.prefetcher     0.002533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::total     0.853829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1022       144721                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1023           83                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1024       307036                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::0          354                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::1         2907                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::2         5980                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::3        63047                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::4        72433                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::0          605                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::1         3540                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::2         7093                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::3        33968                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::4       261830                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1022     0.276033                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1023     0.000158                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1024     0.585625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.tagAccesses    491166413                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.dataAccesses    491166413                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.lsq0.forwLoads        1559494                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      5735958                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses         2010                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation        11236                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       683924                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        80848                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       658174                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    349255482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     5.057642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    16.486878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    334195563     95.69%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19     11252420      3.22%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      2930710      0.84%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39       607688      0.17%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        74462      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        26294      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         7664      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         3452      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         2570      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          992      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          851      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          742      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          634      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139          932      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          670      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          296      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169          295      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          497      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          412      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199          570      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          373      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         1775      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229         1057      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         1361      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         2030      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         2913      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         7730      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        15045      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289        28378      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        25862      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        61244      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    349255482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults            10                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          185                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          4668                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    354246505                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses        23505                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits    109489658                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         4789                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           230                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          143                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          139                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    354270010                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses    109494447                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        463736163                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses          28294                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    463764457                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        28097                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        28097                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          218                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         6141                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        21956                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean    80.114775                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev   689.382605                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-2047        21719     98.92%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::2048-4095          115      0.52%     99.44% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-6143           53      0.24%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::6144-8191           36      0.16%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-10239           16      0.07%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::10240-12287            7      0.03%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-14335            3      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::14336-16383            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-18431            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::18432-20479            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::20480-22527            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::22528-24575            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-26623            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        21956                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          375                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean         2160                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1664.137461                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev  2287.579811                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-1023           57     15.20%     15.20% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::1024-2047          265     70.67%     85.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::2048-3071           11      2.93%     88.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::3072-4095            3      0.80%     89.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::4096-5119            8      2.13%     91.73% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::5120-6143            5      1.33%     93.07% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::6144-7167            5      1.33%     94.40% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::7168-8191            5      1.33%     95.73% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::9216-10239            4      1.07%     96.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::10240-11263            4      1.07%     97.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::11264-12287            1      0.27%     98.13% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::12288-13311            7      1.87%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          375                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples 233264260500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.829367                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.376374                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  39808081500     17.07%     17.07% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1 193454111000     82.93%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       875750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       668750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        70500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       111500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        93500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        46000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        78500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        19500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10        32250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        14250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        26000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        22250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14         5000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15         4250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total 233264260500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          218    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          218                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        28097                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        28097                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          218                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          218                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        28315                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    116291081                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          577                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           118                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          143                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           18                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    116291658                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        116291081                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            577                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    116291658                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          561                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          561                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          102                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           88                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          473                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    32.769556                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   400.918099                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-511          468     98.94%     98.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-1023            1      0.21%     99.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1535            2      0.42%     99.58% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::5632-6143            2      0.42%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          473                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  2473.684211                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  1542.541083                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev  7328.414086                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191          184     96.84%     96.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::8192-16383            4      2.11%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            2      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   9925122108                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.524028                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.499422                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   4724083000     47.60%     47.60% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   5201039108     52.40%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   9925122108                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB          102    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          102                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          561                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          561                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          663                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         3272                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          488                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           89                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits         1536                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses        21969                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits         1276                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         3513                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          343                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          143                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          175                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses        23505                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         4789                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          577                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         3300                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        25571                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses        28871                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions         2314                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples         1157                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows         1157    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total         1157                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 233344915842                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED       290407                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles      1674188                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    194013720                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles    110116404                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      9833174                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    119222122                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    466712110                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts   1172396531                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts      4825168                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents        10868                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    197907020                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      6049105                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents       512624                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands   1619333678                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     4585699986                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups   1243828502                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups   1073594775                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps   1596863119                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps     22470559                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       641926                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       199600                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    834790650                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          1953108871                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         2336790070                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts   1125735052                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps    1154526360                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadReq        40685                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadResp     13645786                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteReq        20305                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteResp        20305                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackDirty     51776665                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackClean      2710500                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanEvict      8011671                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::HardPFReq     34276695                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeReq       154193                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::SCUpgradeReq         3464                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeResp       157657                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExReq     12213737                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExResp     12213737                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadCleanReq       357895                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadSharedReq     13247206                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanSharedReq        80896                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateReq       197460                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateResp       197460                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port      1073685                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     77452435                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          761                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port        39327                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount::total     78566208                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     45810560                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port   3271708996                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port         2256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port       155360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize::total   3317677172                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.snoops       70760109                       # Total snoops (Count)
system.cpu_cluster.cpus.toL2Bus.snoopTraffic   1822153248                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::samples     97075357                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::mean     0.079988                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::stdev     0.271275                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::0     89310462     92.00%     92.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::1      7764894      8.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::2            1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::total     97075357                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.occupancy  26100584485                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer0.occupancy    268589076                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer1.occupancy  19199939836                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer2.occupancy       239665                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer3.occupancy      9972783                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totRequests     52272107                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleRequests     26175014                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totSnoops      7764185                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleSnoops      7764184                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadReq        20299                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadResp     26668781                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteReq        20305                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteResp        20305                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WritebackDirty     28488933                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::CleanEvict       640402                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::HardPFReq        16104                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeReq         2733                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::SCUpgradeReq           14                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeResp         2747                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExReq      1893480                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExResp      1893480                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadSharedReq     26648482                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateReq       179601                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateResp       179601                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.pktCount_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port     86641158                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL3Bus.pktSize_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port   3648916292                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL3Bus.snoops          34109                       # Total snoops (Count)
system.cpu_cluster.cpus.toL3Bus.snoopTraffic      1144128                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::samples     28800169                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::mean     0.000112                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::stdev     0.010606                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::0     28796929     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::1         3240      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::total     28800169                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.occupancy  31948316384                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.respLayer0.occupancy  21467284250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totRequests     57837835                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleRequests     29115201                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totSnoops         3240                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleSnoops         3240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                 19711                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                19711                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                20011                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               20011                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio          944                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          404                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio        78096                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total        79444                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    79444                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio          708                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio          808                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio        78096                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total        79612                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     79612                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               859000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy            69028500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               282750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            59433000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     17877.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples    157194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples     59659.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l2cache.prefetcher::samples     35861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l3cache.prefetcher::samples      9753.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.088723142122                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          869                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          869                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              571784                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              17160                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      262833                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      17877                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    262833                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    17877                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    360                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                262833                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                17877                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  174566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   48999                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    8220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    6334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2490                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   1625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   1546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    883                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     315.752589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2334.636343                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          832     95.74%     95.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           20      2.30%     98.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.23%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.46%     98.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.12%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.12%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167            2      0.23%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.12%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.12%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.12%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.12%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.12%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.556962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.126524                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      5.663005                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17            65      7.48%      7.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           416     47.87%     55.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           175     20.14%     75.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            92     10.59%     86.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            54      6.21%     92.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            23      2.65%     94.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            17      1.96%     96.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             3      0.35%     97.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             8      0.92%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             2      0.23%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             2      0.23%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             4      0.46%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             1      0.12%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.12%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.12%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.12%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59             1      0.12%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65             1      0.12%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-85             1      0.12%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           869                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   23040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16821312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1144128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              72112685.17614044                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4904857.73435551                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  233264866250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     830981.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst     10060416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      3818176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l2cache.prefetcher      2295104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l3cache.prefetcher       624192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1143296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 1371.834685449324                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 274.366937089865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 43128836.308904215693                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 16368457.099844245240                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l2cache.prefetcher 9839072.730979641899                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l3cache.prefetcher 2675900.737437451724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4901290.964173345827                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst       157194                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        59721                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l2cache.prefetcher        36158                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l3cache.prefetcher         9754                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        17877                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker       198854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker        31246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   6338265001                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   3430591077                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l2cache.prefetcher   2237389731                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l3cache.prefetcher   1012079898                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 5205888813240                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     39770.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     31246.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     40321.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     57443.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l2cache.prefetcher     61878.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l3cache.prefetcher    103760.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 291205952.52                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst     10060416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      3822144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l2cache.prefetcher      2314112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l3cache.prefetcher       624256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16821312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst     10060416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     10060416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1144128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1144128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst       157194                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        59721                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l2cache.prefetcher        36158                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l3cache.prefetcher         9754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          262833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        17877                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          17877                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         1372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          274                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst     43128836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     16385468                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l2cache.prefetcher      9920560                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l3cache.prefetcher      2676175                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          72112685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst     43128836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      43128836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4904858                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4904858                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4904858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         1372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst     43128836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     16385468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l2cache.prefetcher      9920560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l3cache.prefetcher      2676175                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         77017543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               262473                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               17864                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         8888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        11129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        11301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         9560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        11928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        10678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         8541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         8551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         7453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         8771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         5119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         6094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         8391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        11152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        10138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         9616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         5755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         5052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         6139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         6837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         8566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         6969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         1474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              8590373824                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             655132608                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        13018555807                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                32728.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           49599.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               18812                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                854                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             7.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            4.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       260671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    68.828401                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.997829                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    41.047736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127       254036     97.45%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         2350      0.90%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         2045      0.78%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          642      0.25%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          316      0.12%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          316      0.12%     99.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          218      0.08%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          180      0.07%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          102      0.04%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703          117      0.04%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           94      0.04%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           90      0.03%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           56      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959          109      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       260671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          16798272                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        1143296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               72.013913                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                4.901291                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.28                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                7.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -737191870.271999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    493846981.055949                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1118476477.747194                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  66115893.043200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10525002849.509691                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14846857374.818443                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 84806959344.317596                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  111120067050.246674                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   476.369882                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 205820119295                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17709735000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9735390830                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                20299                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              282530                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               20305                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              20305                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         17877                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            253332                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                49                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                602                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               602                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          262231                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         117118                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port       914042                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        79444                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         1764                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::total       995250                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  995250                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port     17965440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        79612                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         3528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::total     18048580                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18048580                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             420604                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   420604    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               420604                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           937683682                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            70167750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1530250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1527061252                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         651209                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       271259                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 436845800750                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     1157                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.135929                       # Number of seconds simulated (Second)
simTicks                                 135929212000                       # Number of ticks simulated (Tick)
finalTick                                576108390250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1714.77                       # Real time elapsed on the host (Second)
hostTickRate                                 79269545                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408121280                       # Number of bytes of host memory used (Byte)
simInsts                                    616048631                       # Number of instructions simulated (Count)
simOps                                      635659599                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   359260                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     370696                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           543715885                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  0.882061                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  1.133709                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          645810202                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       145853                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         645695786                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       258567                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined     10296456                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined     20353132                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        10874                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples    516097812                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.251111                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.150141                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0    170318089     33.00%     33.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    147336497     28.55%     61.55% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2    116592767     22.59%     84.14% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     63597310     12.32%     96.46% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4     16927243      3.28%     99.74% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      1282615      0.25%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6        43259      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7           32      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            7                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total    516097812                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     15949744     16.69%     16.69% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult      2315508      2.42%     19.11% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         5731      0.01%     19.12% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd     37875356     39.63%     58.75% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp         3132      0.00%     58.75% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt       238793      0.25%     59.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult      8963630      9.38%     68.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc      7131385      7.46%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv          329      0.00%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc         2734      0.00%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt           70      0.00%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd           21      0.00%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     75.85% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu        25276      0.03%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp         3898      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc          403      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift          120      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     75.88% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd      3286303      3.44%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     79.32% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult      2983858      3.12%     82.44% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc       100481      0.11%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     82.55% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     16117660     16.87%     99.41% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       562568      0.59%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         4112      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    147648014     22.87%     22.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult     19559130      3.03%     25.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv         8574      0.00%     25.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd    108002191     16.73%     42.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp         3986      0.00%     42.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt      1217294      0.19%     42.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult     42812197      6.63%     49.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc     45216005      7.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv          260      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc        21724      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt           10      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd         4344      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu        27433      0.00%     56.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp        11931      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            3      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc        21286      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift         3280      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     56.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd      6000000      0.93%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult      9000001      1.39%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc      9000001      1.39%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    196008142     30.36%     90.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     61125868      9.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    645695786                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.187561                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               95567000                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.148006                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads    989832389                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    234088733                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    223727597                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads    913482562                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites    422173487                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses    415219638                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      248295160                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses      492963514                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts      1520439                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled             118441                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles           27618073                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles             964                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    192842396                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     61361985                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       769434                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       776248                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         4271      0.01%      0.01% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1381288      3.55%      3.57% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1282198      3.30%      6.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       205773      0.53%      7.39% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     34420404     88.58%     95.97% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       889459      2.29%     98.26% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.26% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       674689      1.74%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     38858082                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch         1165      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       375025      6.36%      6.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       432346      7.34%     13.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        48329      0.82%     14.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      4364115     74.06%     88.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       273222      4.64%     93.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     93.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       398714      6.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      5892916                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3106      0.23%      0.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return         8305      0.60%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect       123368      8.95%      9.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect        14641      1.06%     10.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond      1144782     83.04%     93.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond        50171      3.64%     97.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     97.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond        34288      2.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total      1378661                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3106      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      1006263      3.05%      3.06% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       849852      2.58%      5.64% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       157444      0.48%      6.12% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     30056289     91.18%     97.29% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       616237      1.87%     99.16% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.16% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       275975      0.84%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     32965166                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3106      0.24%      0.24% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return         6702      0.52%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        90286      6.96%      7.72% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect        13757      1.06%      8.78% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond      1118833     86.26%     95.04% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond        33697      2.60%     97.64% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.64% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond        30659      2.36%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total      1297040                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      9062569     23.32%     23.32% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     27966604     71.97%     95.29% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1381288      3.55%     98.85% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       447621      1.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     38858082                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       500006     36.27%     36.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       866698     62.87%     99.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect         8305      0.60%     99.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect         3652      0.26%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total      1378661                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     34424675                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     26667194                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      1378661                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       286857                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       511963                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       866698                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     38858082                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       451623                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     30373093                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.781642                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       315461                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       880462                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       447621                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses       432841                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         4271      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1381288      3.55%      3.57% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1282198      3.30%      6.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       205773      0.53%      7.39% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     34420404     88.58%     95.97% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       889459      2.29%     98.26% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.26% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       674689      1.74%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     38858082                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         4271      0.05%      0.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1381288     16.28%     16.33% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect       241356      2.84%     19.17% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       205773      2.43%     21.60% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      5867550     69.15%     90.75% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond       110062      1.30%     92.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       674689      7.95%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      8484989                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect       123368     27.32%     27.32% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     27.32% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       278084     61.57%     88.89% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond        50171     11.11%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       451623                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect       123368     27.32%     27.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       278084     61.57%     88.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond        50171     11.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       451623                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       880462                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       447621                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses       432841                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords        48929                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       929391                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1862996                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1861963                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       855700                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      1006263                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       999561                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect         6702                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      8696733                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       134979                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts      1206742                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples    514337046                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.236595                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.985594                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0    288959618     56.18%     56.18% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1    108325979     21.06%     77.24% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     20601696      4.01%     81.25% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     25627126      4.98%     86.23% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4      5926561      1.15%     87.38% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      3466997      0.67%     88.06% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6     61429069     11.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total    514337046                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         117014                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      1007296                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass         1818      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    145073164     22.81%     22.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult     19540514      3.07%     25.88% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv         6115      0.00%     25.88% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd    108001970     16.98%     42.86% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp         2647      0.00%     42.86% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt      1217228      0.19%     43.06% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult     42812166      6.73%     49.79% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc     45216002      7.11%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv          259      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc        17897      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt           10      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd         3903      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu        26847      0.00%     56.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp        11476      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            3      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc        20033      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift         3280      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.91% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd      6000000      0.94%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult      9000000      1.42%     59.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc      9000000      1.42%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     60.68% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    189340599     29.77%     90.45% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     60730461      9.55%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    636026392                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     61429069                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    616415424                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    636026392                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    616048631                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    635659599                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     0.882061                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     1.133709                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    250071060                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    388780584                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    189340599                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     60730461                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts    415203491                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass         1818      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    145073164     22.81%     22.81% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult     19540514      3.07%     25.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv         6115      0.00%     25.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd    108001970     16.98%     42.86% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp         2647      0.00%     42.86% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt      1217228      0.19%     43.06% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult     42812166      6.73%     49.79% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc     45216002      7.11%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv          259      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc        17897      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt           10      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd         3903      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu        26847      0.00%     56.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp        11476      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            3      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc        20033      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift         3280      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.91% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd      6000000      0.94%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult      9000000      1.42%     59.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc      9000000      1.42%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     60.68% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    189340599     29.77%     90.45% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     60730461      9.55%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    636026392                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     32965166                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     31522378                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1439682                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     30056289                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      2905771                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      1007296                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      1006263                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    231970468                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    231970468                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    232046579                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    232046579                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     19669497                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     19669497                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     19676761                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     19676761                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data  78529680988                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total  78529680988                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data  78529680988                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total  78529680988                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    251639965                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    251639965                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    251723340                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    251723340                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.078165                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.078165                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.078168                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.078168                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  3992.460051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  3992.460051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  3990.986168                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  3990.986168                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      3438336                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      1301220                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       985369                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        48598                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.489389                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    26.775176                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     14701047                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     14701047                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      4949078                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      4949078                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      4949078                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      4949078                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     14720419                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     14720419                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     14724643                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     14724643                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data  49767084658                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total  49767084658                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data  49836817908                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total  49836817908                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4440345000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total   4440345000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.058498                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.058498                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.058495                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.058495                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  3380.819843                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  3380.819843                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  3384.585820                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  3384.585820                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 111130.868956                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 111130.868956                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     14701047                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        63257                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        63257                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         4881                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         4881                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     22360250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     22360250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        68138                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        68138                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.071634                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.071634                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  4581.079697                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  4581.079697                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          908                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          908                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         3973                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         3973                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     16826500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     16826500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.058308                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.058308                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  4235.212686                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  4235.212686                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    182231597                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    182231597                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data      8754760                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total      8754760                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data  44170115500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total  44170115500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    190986357                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    190986357                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.045840                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.045840                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  5045.268574                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  5045.268574                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data      1103798                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total      1103798                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data      7650962                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total      7650962                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data  29928062500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total  29928062500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4440345000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total   4440345000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.040060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.040060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  3911.673133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  3911.673133                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 223043.248945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 223043.248945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        38400                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        38400                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         4593                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         4593                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        42993                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        42993                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.106831                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.106831                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         1652                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         1652                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      3656750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      3656750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.038425                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.038425                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  2213.529056                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  2213.529056                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data        37711                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total        37711                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data         2671                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total         2671                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data        40382                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total        40382                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.066143                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.066143                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data         2572                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total         2572                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data     66076500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total     66076500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.063692                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.063692                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 25690.707621                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 25690.707621                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        62463                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        62463                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data         3108                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total         3108                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      7353500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      7353500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        65571                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        65571                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.047399                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.047399                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  2365.990991                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  2365.990991                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::cpu_cluster.cpus.data           45                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::total           45                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data         3063                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total         3063                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      5573000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      5573000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.046713                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.046713                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data  1819.458048                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total  1819.458048                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        79746                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        79746                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       141480                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       141480                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    990518370                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    990518370                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       221226                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       221226                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.639527                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.639527                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  7001.119381                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  7001.119381                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data          171                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total          171                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       141309                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       141309                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    919340620                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    919340620                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.638754                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.638754                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6505.888655                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6505.888655                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     49659125                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     49659125                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data     10773257                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total     10773257                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  33369047118                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  33369047118                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     60432382                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     60432382                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.178270                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.178270                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  3097.396369                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  3097.396369                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      3845109                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      3845109                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      6928148                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      6928148                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  18919681538                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  18919681538                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.114643                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.114643                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  2730.842577                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  2730.842577                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    246925302                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     14701047                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    16.796443                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses   2029557439                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses   2029557439                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     55258071                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles    337405795                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     26738925                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     95471743                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles      1223278                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     26017405                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred       177744                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    654527559                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      2427393                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    644152250                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       389338                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     33539103                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    195053927                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     60982818                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.184722                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     98096601                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     97276536                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    701318120                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    154483696                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    256036745                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   5487128252                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites    221567028                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads    543445917                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites    366567356                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     29795513                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles        508752888                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      2793634                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3175                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       449445                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        29453                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        93539                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles       209562                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     66839463                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes       121337                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          219                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples    516097812                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.345464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.395094                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0    247977718     48.05%     48.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     37759321      7.32%     55.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     34450620      6.68%     62.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3    195910153     37.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total    516097812                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    672183011                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.236276                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     38858082                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.071468                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      5162933                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     66493651                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     66493651                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     66493651                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     66493651                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       343616                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       343616                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       343616                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       343616                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst  13767702110                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total  13767702110                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst  13767702110                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total  13767702110                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     66837267                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     66837267                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     66837267                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     66837267                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.005141                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.005141                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.005141                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.005141                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 40067.115938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 40067.115938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 40067.115938                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 40067.115938                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs      9226640                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         2543                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs        81976                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   112.552942                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets    97.807692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       304550                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       304550                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst        39066                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total        39066                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst        39066                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total        39066                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       304550                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       304550                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       304550                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       304550                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst  11473912079                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total  11473912079                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst  11473912079                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total  11473912079                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.004557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.004557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.004557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.004557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 37674.969887                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 37674.969887                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 37674.969887                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 37674.969887                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       304550                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     66493651                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     66493651                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       343616                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       343616                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst  13767702110                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total  13767702110                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     66837267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     66837267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.005141                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.005141                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 40067.115938                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 40067.115938                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst        39066                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total        39066                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       304550                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       304550                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst  11473912079                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total  11473912079                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.004557                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.004557                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 37674.969887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 37674.969887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     66879060                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       304550                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   219.599606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          489                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          472                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    535002686                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    535002686                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles      1223278                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        536524                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles     44860410                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    646345393                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    192842396                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     61361985                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       112594                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents     44854817                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         9766                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       901188                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       370054                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts      1271242                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    639037828                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    638947235                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    467503026                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    642043992                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.175149                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.728148                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker        16317                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.itb_walker          206                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.inst       160692                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.data     11937359                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::total     12114574                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker        16317                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.itb_walker          206                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.inst       160692                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.data     11937359                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::total     12114574                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.inst       143858                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.data      2620128                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::total      2764779                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.inst       143858                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.data      2620128                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::total      2764779                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4156137                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       371942                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.inst  11144841000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.data  19650218871                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::total  30799587950                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4156137                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       371942                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.inst  11144841000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.data  19650218871                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::total  30799587950                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        17048                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          268                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.inst       304550                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.data     14557487                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::total     14879353                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        17048                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          268                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.inst       304550                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.data     14557487                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::total     14879353                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.inst     0.472363                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.data     0.179985                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::total     0.185813                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.inst     0.472363                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.data     0.179985                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::total     0.185813                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5685.549932                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5999.064516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77471.124303                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.data  7499.717140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::total 11139.981876                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5685.549932                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5999.064516                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77471.124303                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.data  7499.717140                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::total 11139.981876                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.blockedCycles::no_mshrs         1783                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_mshrs          257                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.avgBlocked::no_mshrs     6.937743                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.writebacks::writebacks     15819973                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.writebacks::total     15819973                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::cpu_cluster.cpus.data         5798                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::total         5798                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::cpu_cluster.cpus.data         5798                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::total         5798                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.inst       143858                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.data      2614330                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::total      2758981                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.inst       143858                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.data      2614330                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher     13141490                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::total     15900471                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::cpu_cluster.cpus.data        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::total        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3607887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       325442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.inst  11036947500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.data  17559503629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::total  28600384458                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3607887                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       325442                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.inst  11036947500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.data  17559503629                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  66764811749                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::total  95365196207                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4405490750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::total   4405490750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.472363                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.data     0.179587                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::total     0.185423                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.472363                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.data     0.179587                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::total     1.068627                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4935.549932                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5249.064516                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76721.124303                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  6716.636243                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::total 10366.285400                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4935.549932                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5249.064516                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76721.124303                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  6716.636243                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  5080.459807                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::total  5997.633416                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 110258.553158                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::total 110258.553158                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.replacements     17928613                       # number of replacements (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher     13141490                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::total     13141490                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  66764811749                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::total  66764811749                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  5080.459807                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::total  5080.459807                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::cpu_cluster.cpus.data        18373                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::total        18373                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::cpu_cluster.cpus.data       125298                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::total       125298                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::cpu_cluster.cpus.data       325750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::total       325750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::cpu_cluster.cpus.data       143671                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::total       143671                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.872118                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::total     0.872118                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     2.599802                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::total     2.599802                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrHits::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrHits::total            3                       # number of InvalidateReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       125295                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::total       125295                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    599347748                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::total    599347748                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.872097                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::total     0.872097                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data  4783.492941                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::total  4783.492941                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::cpu_cluster.cpus.inst       160692                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::total       160692                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::cpu_cluster.cpus.inst       143858                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::total       143858                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::cpu_cluster.cpus.inst  11144841000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::total  11144841000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::cpu_cluster.cpus.inst       304550                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::total       304550                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.472363                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::total     0.472363                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 77471.124303                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::total 77471.124303                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst       143858                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::total       143858                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst  11036947500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::total  11036947500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.472363                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::total     0.472363                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76721.124303                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::total 76721.124303                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::cpu_cluster.cpus.data      5709069                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::total      5709069                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::cpu_cluster.cpus.data      1190917                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::total      1190917                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::cpu_cluster.cpus.data   6667384629                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::total   6667384629                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::cpu_cluster.cpus.data      6899986                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::total      6899986                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.172597                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::total     0.172597                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data  5598.530065                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::total  5598.530065                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::cpu_cluster.cpus.data         2537                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::total         2537                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data      1188380                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::total      1188380                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   5766287129                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::total   5766287129                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.172229                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::total     0.172229                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data  4852.224986                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::total  4852.224986                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker        16317                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          206                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::total        16523                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::total          793                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      4156137                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       371942                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::total      4528079                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        17048                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::total        17316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::total     0.045796                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5685.549932                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5999.064516                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::total  5710.061791                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::total          793                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::total        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3607887                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       325442                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::total      3933329                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4405490750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::total   4405490750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042879                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.231343                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::total     0.045796                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4935.549932                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5249.064516                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::total  4960.061791                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 221292.482921                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::total 221292.482921                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::cpu_cluster.cpus.data      6228290                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::total      6228290                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::cpu_cluster.cpus.data      1429211                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::total      1429211                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data  12982834242                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::total  12982834242                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::cpu_cluster.cpus.data      7657501                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::total      7657501                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.186642                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::total     0.186642                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data  9083.917100                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::total  9083.917100                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data         3261                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::total         3261                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data      1425950                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::total      1425950                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data  11793216500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::total  11793216500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.186216                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::total     0.186216                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data  8270.427785                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::total  8270.427785                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::cpu_cluster.cpus.data         3021                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::total         3021                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::total           42                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        56000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::total        56000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data         3063                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::total         3063                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.013712                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::total     0.013712                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data  1333.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::total  1333.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::total           42                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       214500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::total       214500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.013712                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::total     0.013712                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  5107.142857                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::total  5107.142857                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::cpu_cluster.cpus.data        26977                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::total        26977                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::cpu_cluster.cpus.data          581                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::total          581                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::cpu_cluster.cpus.data      1649000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::total      1649000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::cpu_cluster.cpus.data        27558                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::total        27558                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.021083                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::total     0.021083                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  2838.209983                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::total  2838.209983                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          581                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::total          581                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      3188500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::total      3188500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.021083                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::total     0.021083                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  5487.951807                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::total  5487.951807                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::total        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::writebacks      1737283                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::total      1737283                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::writebacks      1737283                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::total      1737283                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::writebacks     13268110                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::total     13268110                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::writebacks     13268110                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::total     13268110                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.prefetcher.demandMshrMisses      2758981                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIssued     86700684                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUnused      1579689                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUseful     11554719                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.accuracy     0.133271                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.coverage     0.807249                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInCache     73483891                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInMSHR        74146                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInWB         1157                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfLate     73559194                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIdentified     87667686                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfBufferHit        27068                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedDemand         4207                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedFull       933408                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfSpanPage      6889194                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulSpanPage      6827401                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.tags.tagsInUse  8189.743198                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l2cache.tags.totalRefs     43067652                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.sampledRefs     17947040                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.avgRefs     2.399708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l2cache.tags.occupancies::writebacks  1116.494526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.974026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.190115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.inst   408.083101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.data  1134.504032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.l2cache.prefetcher  5529.497398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::writebacks     0.136291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.inst     0.049815                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.data     0.138489                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.l2cache.prefetcher     0.674987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::total     0.999725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1022         2246                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1024         5915                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::1         1629                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::2          616                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::0         1353                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::1         3506                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::2         1020                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1022     0.274170                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1023     0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1024     0.722046                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.tagAccesses    258420891                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.dataAccesses    258420891                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.itb_walker           62                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.inst         4902                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.data      2561879                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.l2cache.prefetcher     13127989                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::total     15695563                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.itb_walker           62                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.inst         4902                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.data      2561879                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.l2cache.prefetcher     13127989                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::total     15695563                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.inst       138956                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.data        52421                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.l2cache.prefetcher        12110                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::total       203487                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.inst       138956                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.data        52421                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.l2cache.prefetcher        12110                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::total       203487                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.inst  10838579250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.data   4970747236                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1482029055                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::total  17291355541                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.inst  10838579250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.data   4970747236                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1482029055                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::total  17291355541                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.inst       143858                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.data      2614300                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.l2cache.prefetcher     13140099                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::total     15899050                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.inst       143858                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.data      2614300                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.l2cache.prefetcher     13140099                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::total     15899050                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.inst     0.965925                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.data     0.020052                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.000922                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::total     0.012799                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.inst     0.965925                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.data     0.020052                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.000922                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::total     0.012799                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.inst 78000.080961                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.data 94823.586654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 122380.599092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::total 84975.234492                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.inst 78000.080961                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.data 94823.586654                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 122380.599092                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::total 84975.234492                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.blockedCycles::no_mshrs        23779                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_mshrs          321                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.avgBlocked::no_mshrs    74.077882                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.writebacks::writebacks         3398                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.writebacks::total         3398                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.data           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4572                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::total         4589                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.data           17                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4572                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::total         4589                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.inst       138956                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.data        52404                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7538                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::total       198898                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.inst       138956                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.data        52404                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7538                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8238                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::total       207136                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::cpu_cluster.cpus.data        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::total        39956                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.inst  10421711250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.data   4812403236                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1027684731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::total  16261799217                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.inst  10421711250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.data   4812403236                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1027684731                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    854678665                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::total  17116477882                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4300973250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::total   4300973250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.965925                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.data     0.020045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.000574                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::total     0.012510                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.965925                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.data     0.020045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.000574                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::total     0.013028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 75000.080961                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 91832.746279                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 136333.872513                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::total 81759.490880                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 75000.080961                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 91832.746279                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 136333.872513                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 103748.320588                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::total 82634.008004                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 107642.738262                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::total 107642.738262                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.replacements         3410                       # number of replacements (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::writebacks       205057                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::total       205057                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8238                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::total         8238                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    854678665                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::total    854678665                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 103748.320588                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::total 103748.320588                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::cpu_cluster.cpus.data       122506                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::total       122506                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::cpu_cluster.cpus.data         2789                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::total         2789                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::cpu_cluster.cpus.data        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::total        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::cpu_cluster.cpus.data       125295                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::total       125295                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.022259                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::total     0.022259                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     5.288634                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::total     5.288634                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         2789                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::total         2789                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     34772250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::total     34772250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.022259                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::total     0.022259                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12467.640731                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::total 12467.640731                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::cpu_cluster.cpus.data      1188283                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::total      1188283                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::cpu_cluster.cpus.data           65                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::total           65                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::cpu_cluster.cpus.data      5240000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::total      5240000                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::cpu_cluster.cpus.data      1188348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::total      1188348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.000055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::total     0.000055                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 80615.384615                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::total 80615.384615                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data           65                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::total           65                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      5045000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::total      5045000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.000055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::total     0.000055                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 77615.384615                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::total 77615.384615                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::total        19908                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4300973250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::total   4300973250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 216042.457806                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::total 216042.457806                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.itb_walker           62                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.inst         4902                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.data      1373596                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.l2cache.prefetcher     13127989                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::total     14507280                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.inst       138956                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.data        52356                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.l2cache.prefetcher        12110                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::total       203422                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.inst  10838579250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   4965507236                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.l2cache.prefetcher   1482029055                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::total  17286115541                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          731                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.itb_walker           62                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.inst       143858                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.data      1425952                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.l2cache.prefetcher     13140099                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::total     14710702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.965925                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.036717                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.l2cache.prefetcher     0.000922                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::total     0.013828                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 78000.080961                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 94841.226144                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 122380.599092                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::total 84976.627607                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           17                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.l2cache.prefetcher         4572                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::total         4589                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst       138956                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data        52339                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7538                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::total       198833                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst  10421711250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   4807358236                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1027684731                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::total  16256754217                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.965925                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.036705                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.000574                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::total     0.013516                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 75000.080961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 91850.402874                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 136333.872513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::total 81760.845619                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::cpu_cluster.cpus.data           40                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::total           40                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::total            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        31000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::total        31000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data           42                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::total           42                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.047619                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::total     0.047619                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::total        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::total            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        25000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::total        25000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.047619                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::total     0.047619                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::total        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::cpu_cluster.cpus.data          672                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::total          672                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::cpu_cluster.cpus.data           46                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::total           46                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::cpu_cluster.cpus.data       150500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::total       150500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::cpu_cluster.cpus.data          718                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::total          718                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.064067                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::total     0.064067                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  3271.739130                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::total  3271.739130                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::total           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       552250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::total       552250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.064067                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::total     0.064067                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12005.434783                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::total 12005.434783                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::total        20048                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::writebacks     15819973                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::total     15819973                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::writebacks     15819973                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::total     15819973                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.prefetcher.demandMshrMisses       198898                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIssued        12354                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUnused         1845                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInCache          933                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInMSHR         3180                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInWB            3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfLate         4116                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIdentified        52747                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfBufferHit        33148                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedDemand         4708                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfSpanPage         9973                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.tags.tagsInUse 450439.618789                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l3cache.tags.totalRefs     31797466                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.sampledRefs     15826772                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.avgRefs     2.009094                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l3cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l3cache.tags.occupancies::writebacks 449094.625670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupancies::cpu_cluster.cpus.l3cache.prefetcher  1344.993119                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::writebacks     0.856580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::cpu_cluster.cpus.l3cache.prefetcher     0.002565                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::total     0.859145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1022       157202                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1023           81                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1024       293223                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::0          401                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::1         2844                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::2         6078                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::3        46315                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::4       101564                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::0          620                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::1         3498                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::2         6716                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::3         9786                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::4       272603                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1022     0.299839                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1023     0.000154                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1024     0.559278                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.tagAccesses    273442377                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.dataAccesses    273442377                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.lsq0.forwLoads         995683                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      3501797                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses         1909                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         9766                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       631524                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        72684                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       882548                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    189259655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     5.385647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    21.798304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    180253295     95.24%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19      6015852      3.18%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      2046486      1.08%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39       461675      0.24%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49       295213      0.16%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        31116      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        10520      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         5287      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         1705      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          607      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          627      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          515      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          540      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139          616      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          628      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          383      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169          261      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          630      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          452      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199          397      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          275      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         1433      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          982      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         1108      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         2138      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         2179      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         6990      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        13646      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289        25052      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        22627      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        56420      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    189259655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults            10                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          125                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          4108                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    192232140                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses        21578                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     60991200                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         3675                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           179                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           94                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           90                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    192253718                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     60994875                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        253223340                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses          25253                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    253248593                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        25118                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        25118                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          169                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         5683                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        19435                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean    78.942629                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev   613.283239                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-1023        18912     97.31%     97.31% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::1024-2047          318      1.64%     98.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::2048-3071           69      0.36%     99.30% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::3072-4095           43      0.22%     99.52% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-5119           28      0.14%     99.67% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::5120-6143           15      0.08%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::6144-7167           15      0.08%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::7168-8191           10      0.05%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-9215            5      0.03%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::9216-10239            5      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::10240-11263            4      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::11264-12287            4      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-13311            2      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::13312-14335            4      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::15360-16383            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        19435                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          334                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  2323.353293                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1693.665865                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev  2622.853960                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-1023           60     17.96%     17.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::1024-2047          221     66.17%     84.13% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::2048-3071            8      2.40%     86.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::3072-4095            4      1.20%     87.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::4096-5119            8      2.40%     90.12% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::5120-6143            5      1.50%     91.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::6144-7167            4      1.20%     92.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::7168-8191            2      0.60%     93.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::8192-9215            1      0.30%     93.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::9216-10239            1      0.30%     94.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::10240-11263            8      2.40%     96.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::11264-12287           10      2.99%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::12288-13311            2      0.60%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          334                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples 135929213250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.667682                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.471245                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  45176019500     33.23%     33.23% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  90751529500     66.76%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       704750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       553250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        56250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        88000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        83250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        39000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        24000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        23750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10        30750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        12000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        28250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        14250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14         2500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15         4250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total 135929213250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          169    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          169                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        25118                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        25118                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          169                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          169                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        25287                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     66843302                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          564                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           116                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           94                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           18                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     66843866                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         66843302                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            564                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     66843866                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          550                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          550                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          102                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           88                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          462                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    23.809524                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   303.140093                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-511          457     98.92%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-1023            1      0.22%     99.13% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1535            3      0.65%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::5632-6143            1      0.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          462                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  1913.157895                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  1598.618595                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev  1802.140270                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::1024-2047          172     90.53%     90.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::3072-4095            2      1.05%     91.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::5120-6143            3      1.58%     93.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::6144-7167            9      4.74%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::8192-9215            2      1.05%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::12288-13311            2      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   7080631870                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.405092                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.490910                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   4212326250     59.49%     59.49% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   2868305620     40.51%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   7080631870                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB          102    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          102                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          550                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          550                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          652                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         2677                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          487                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           77                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits         1694                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses        19884                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          520                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         3155                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          294                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           94                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          126                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses        21578                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         3675                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          564                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         2701                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        23116                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses        25817                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions         1928                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples          964                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows          964    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total          964                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 136008797535                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED       241964                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles      1223278                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    108334594                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles     45800579                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      8127970                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     69120134                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    283491257                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    647760964                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts      3276050                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents         9620                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    138377934                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      2734550                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents       495958                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    878317297                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     2425126219                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    701354228                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups    546707760                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    864852603                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps     13464694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       504220                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       110270                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    463200209                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          1097586162                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1291206728                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    616048631                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     635659599                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadReq        37823                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadResp      7999874                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteReq        20048                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteResp        20048                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackDirty     29088084                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackClean      1737487                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanEvict      2108640                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::HardPFReq     20963390                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeReq        27558                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::SCUpgradeReq         3063                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeResp        30621                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExReq      6899986                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExResp      6899986                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadCleanReq       304550                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadSharedReq      7657501                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateReq       143671                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateResp       143671                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port       913650                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     44244517                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          736                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port        34495                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount::total     45193398                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     38982400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port   1872627434                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port         2144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port       136384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize::total   1911748362                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.snoops       38892603                       # Total snoops (Count)
system.cpu_cluster.cpus.toL2Bus.snoopTraffic   1012483128                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::samples     53986449                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::mean     0.035325                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::stdev     0.184601                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::0     52079364     96.47%     96.47% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::1      1907083      3.53%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::2            2      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::total     53986449                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.occupancy  15037084264                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer0.occupancy    228519072                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer1.occupancy  10976847474                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer2.occupancy       234443                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer3.occupancy      8726844                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totRequests     30043424                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleRequests     15037582                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totSnoops      1906465                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleSnoops      1906463                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadReq        19908                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadResp     14730610                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteReq        20048                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteResp        20048                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WritebackDirty     15823371                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::CleanEvict       356932                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::HardPFReq        10295                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeReq          718                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::SCUpgradeReq           42                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeResp          760                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExReq      1188348                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExResp      1188348                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadSharedReq     14710702                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateReq       125295                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateResp       125295                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.pktCount_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port     48307015                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL3Bus.pktSize_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port   2030098730                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL3Bus.snoops          13705                       # Total snoops (Count)
system.cpu_cluster.cpus.toL3Bus.snoopTraffic       217472                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::samples     16078918                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::mean     0.000132                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::stdev     0.011471                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::0     16076802     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::1         2116      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::total     16078918                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.occupancy  17239067793                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.respLayer0.occupancy  11970767250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totRequests     32202414                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleRequests     16177979                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totSnoops         2116                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleSnoops         2116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                 19516                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                19516                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                19852                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               19852                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio          648                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio        77756                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total        78736                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    78736                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio          486                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio          664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio        77756                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total        78906                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     78906                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               575500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy            68740250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               219750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            58884000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3398.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples    138955.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples     52403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l2cache.prefetcher::samples      7821.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l3cache.prefetcher::samples      6123.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.207474167122                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          173                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          173                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              428662                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3222                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      205318                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3398                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    205318                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3398                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                205318                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3398                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  135047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   42040                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    7045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    5431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    4589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          173                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     987.919075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   7979.173326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047          165     95.38%     95.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.58%     95.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            3      1.73%     97.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.58%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.58%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.58%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100352-102399            1      0.58%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           173                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.595376                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.985409                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.482390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17            53     30.64%     30.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19            79     45.66%     76.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            16      9.25%     85.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23             6      3.47%     89.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             4      2.31%     91.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             2      1.16%     92.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             2      1.16%     93.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             2      1.16%     94.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      1.73%     96.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             2      1.16%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.58%     98.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             1      0.58%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.58%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77             1      0.58%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13140352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               217472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              96670552.31659845                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1599891.56709008                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  135929200250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     651263.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      8893120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      3353792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l2cache.prefetcher       500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l3cache.prefetcher       391872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       216960                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 65424641.761330895126                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 24673077.631024595350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l2cache.prefetcher 3682387.270809750538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l3cache.prefetcher 2882912.320568738505                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1596124.900657851249                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst       138956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        52404                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l2cache.prefetcher         7835                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l3cache.prefetcher         6123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3398                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   5609730180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   2943616199                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l2cache.prefetcher    728859278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l3cache.prefetcher    637382852                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2266297134864                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     40370.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     56171.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l2cache.prefetcher     93026.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l3cache.prefetcher    104096.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 666950304.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      8893184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      3353856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l2cache.prefetcher       501440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l3cache.prefetcher       391872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13140352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      8893184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      8893184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       217472                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       217472                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst       138956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        52404                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l2cache.prefetcher         7835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l3cache.prefetcher         6123                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          205318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3398                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3398                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst     65425113                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     24673548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l2cache.prefetcher      3688979                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l3cache.prefetcher      2882912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          96670552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst     65425113                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      65425113                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      1599892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          1599892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      1599892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst     65425113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     24673548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l2cache.prefetcher      3688979                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l3cache.prefetcher      2882912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         98270444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               205302                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3390                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         7085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         9075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         9647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         5349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         6316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         4395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         8360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         4941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         7991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         7469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         3780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         4346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         5028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         5135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         4428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6455938467                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             512433792                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         9919588509                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                31446.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48317.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               12307                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                346                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           10.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       196039                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    68.130770                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.681536                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    39.858976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127       191812     97.84%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         1268      0.65%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         1820      0.93%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          382      0.19%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          122      0.06%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           57      0.03%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           49      0.02%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           49      0.02%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           41      0.02%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           84      0.04%     99.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           78      0.04%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           93      0.05%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           90      0.05%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959           94      0.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       196039                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          13139328                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         216960                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               96.663019                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                1.596125                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                6.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -554392018.751992                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    371388828.095990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   874826969.702409                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  12546623.232000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6133054314.819016                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 9411859460.888700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 48926221525.203941                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  65175505703.161507                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   479.481230                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 118176927662                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10319985000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7432335088                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                19908                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              225161                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               20048                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              20048                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3398                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            205069                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                46                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 65                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                65                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          205253                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2789                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port       621940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        78736                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         1176                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::total       701852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  701852                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port     13357824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        78906                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         2352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::total     13439082                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13439082                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             248111                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   248111    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               248111                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           596017414                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            69547500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy             992250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1205041985                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         416622                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       208518                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 139262589500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      964                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.076359                       # Number of seconds simulated (Second)
simTicks                                  76359475750                       # Number of ticks simulated (Tick)
finalTick                                655750399500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    830.37                       # Real time elapsed on the host (Second)
hostTickRate                                 91958572                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408122304                       # Number of bytes of host memory used (Byte)
simInsts                                    303805659                       # Number of instructions simulated (Count)
simOps                                      317004759                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   365869                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     381764                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           305436920                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  1.004471                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.995549                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          324260593                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       142606                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         324404553                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       297326                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      7398440                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      7255142                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        10463                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples    279332549                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.161356                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.163811                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0    106474840     38.12%     38.12% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     73343074     26.26%     64.37% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     58214235     20.84%     85.21% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     31499018     11.28%     96.49% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      8973688      3.21%     99.70% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       725000      0.26%     99.96% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6       102655      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7           39      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            7                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total    279332549                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     12166852     23.83%     23.83% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult      1252771      2.45%     26.28% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         5039      0.01%     26.29% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd     17954754     35.17%     61.46% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp         2864      0.01%     61.46% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt       124528      0.24%     61.71% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult      4193515      8.21%     69.92% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc      2836533      5.56%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv          329      0.00%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc         2897      0.01%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt           70      0.00%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd           21      0.00%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     75.48% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu        25875      0.05%     75.53% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp         3976      0.01%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc          314      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift          120      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     75.54% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd      1453357      2.85%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     78.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult      1236522      2.42%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc          743      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     80.81% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      9415281     18.44%     99.25% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       382088      0.75%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         4210      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     93182224     28.72%     28.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult     10129163      3.12%     31.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv         8422      0.00%     31.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd     45902070     14.15%     46.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp         4087      0.00%     46.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt       636059      0.20%     46.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult     18649697      5.75%     51.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc     19703505      6.07%     58.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv          260      0.00%     58.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc        21922      0.01%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt           10      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd         4366      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu        27620      0.01%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp        11974      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            3      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc        20922      0.01%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift         3280      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd      2362500      0.73%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult      3543750      1.09%     59.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc      3543750      1.09%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     95436619     29.42%     90.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     31208140      9.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    324404553                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            1.062100                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               51058449                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.157391                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads    584648007                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    153206319                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    142704901                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads    394849423                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites    178602262                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses    177421196                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      160722586                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses      214736206                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts      1376996                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled             109788                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles           26104371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles             983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     93461019                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     31430322                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       664203                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       621281                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         4204      0.02%      0.02% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1353927      5.22%      5.23% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1257072      4.84%     10.08% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       200122      0.77%     10.85% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     21628960     83.36%     94.21% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       846511      3.26%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.47% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       656279      2.53%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     25947075                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch         1143      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       365679      7.11%      7.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       424667      8.26%     15.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        43247      0.84%     16.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      3667379     71.35%     87.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       257407      5.01%     92.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     92.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       380235      7.40%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      5139757                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3061      0.29%      0.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return         8326      0.79%      1.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect       122160     11.66%     12.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect        14512      1.38%     14.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       816737     77.93%     92.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond        49580      4.73%     96.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     96.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond        33699      3.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total      1048075                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3061      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       988248      4.75%      4.76% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       832405      4.00%      8.76% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       156875      0.75%      9.52% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     17961581     86.32%     95.84% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       589104      2.83%     98.67% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.67% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       276044      1.33%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     20807318                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3061      0.32%      0.32% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return         6742      0.70%      1.01% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        89334      9.22%     10.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect        13758      1.42%     11.65% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       792043     81.76%     93.41% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond        33403      3.45%     96.86% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.86% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond        30436      3.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       968777                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      8756847     33.75%     33.75% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     15399829     59.35%     93.10% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1353927      5.22%     98.32% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       436472      1.68%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     25947075                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       628836     60.00%     60.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       407240     38.86%     98.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect         8326      0.79%     99.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect         3673      0.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total      1048075                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     21633164                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     14161968                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      1048075                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       284108                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       640835                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       407240                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     25947075                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       581237                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     17777085                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.685129                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       312199                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       856401                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       436472                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses       419929                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         4204      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1353927      5.22%      5.23% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1257072      4.84%     10.08% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       200122      0.77%     10.85% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     21628960     83.36%     94.21% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       846511      3.26%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.47% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       656279      2.53%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     25947075                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         4204      0.05%      0.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1353927     16.57%     16.62% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect       239939      2.94%     19.56% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       200122      2.45%     22.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      5606731     68.63%     90.64% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond       108788      1.33%     91.97% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     91.97% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       656279      8.03%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      8169990                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect       122160     21.02%     21.02% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     21.02% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       409497     70.45%     91.47% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond        49580      8.53%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       581237                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect       122160     21.02%     21.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     21.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       409497     70.45%     91.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond        49580      8.53%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       581237                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       856401                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       436472                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses       419929                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords        48211                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       904612                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1822873                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1821841                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       833593                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       988248                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       981506                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect         6742                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      6089705                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       132143                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       878050                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples    277940063                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.141529                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.926048                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0    167516692     60.27%     60.27% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     48400180     17.41%     77.68% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     13552986      4.88%     82.56% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     12880687      4.63%     87.20% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4      3989486      1.44%     88.63% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      2429825      0.87%     89.50% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6     29170207     10.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total    277940063                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         115386                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       989280                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass         1821      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     90560526     28.54%     28.54% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult     10115143      3.19%     31.73% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv         5986      0.00%     31.73% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd     45901972     14.47%     46.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp         2668      0.00%     46.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt       635992      0.20%     46.40% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult     18649666      5.88%     52.28% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc     19703502      6.21%     58.49% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv          259      0.00%     58.49% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc        18322      0.01%     58.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt           10      0.00%     58.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd         3908      0.00%     58.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu        26976      0.01%     58.51% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp        11482      0.00%     58.51% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            3      0.00%     58.51% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc        19491      0.01%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift         3280      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd      2362500      0.74%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult      3543750      1.12%     60.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc      3543750      1.12%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     61.50% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     91332479     28.79%     90.28% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     30833038      9.72%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    317276524                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     29170207                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    304077424                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    317276524                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    303805659                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    317004759                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     1.004471                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.995549                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    122165517                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    208238582                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     91332479                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     30833038                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts    177406174                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass         1821      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     90560526     28.54%     28.54% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult     10115143      3.19%     31.73% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv         5986      0.00%     31.73% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd     45901972     14.47%     46.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp         2668      0.00%     46.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt       635992      0.20%     46.40% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult     18649666      5.88%     52.28% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc     19703502      6.21%     58.49% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv          259      0.00%     58.49% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc        18322      0.01%     58.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt           10      0.00%     58.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd         3908      0.00%     58.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu        26976      0.01%     58.51% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp        11482      0.00%     58.51% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            3      0.00%     58.51% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc        19491      0.01%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift         3280      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.52% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd      2362500      0.74%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult      3543750      1.12%     60.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc      3543750      1.12%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     61.50% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     91332479     28.79%     90.28% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     30833038      9.72%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    317276524                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     20807318                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     19383090                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1421167                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     17961581                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      2842676                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       989280                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       988248                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    112648412                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    112648412                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    112723710                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    112723710                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data      9846952                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total      9846952                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data      9853882                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total      9853882                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data  45016031039                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total  45016031039                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data  45016031039                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total  45016031039                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    122495364                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    122495364                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    122577592                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    122577592                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.080386                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.080386                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.080389                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.080389                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4571.570069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4571.570069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4568.354993                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4568.354993                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      2308631                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      1100542                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       693796                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        29626                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.327536                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    37.147843                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks      7298835                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total      7298835                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      2532307                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      2532307                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      2532307                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      2532307                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data      7314645                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total      7314645                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data      7318779                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total      7318779                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data  26905600059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total  26905600059                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data  26969845309                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total  26969845309                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4453985000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total   4453985000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.059714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.059714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.059707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.059707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  3678.319325                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  3678.319325                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  3685.019770                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  3685.019770                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 111205.058424                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 111205.058424                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements      7298835                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        62138                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        62138                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         4610                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         4610                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     21260000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     21260000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        66748                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        66748                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.069066                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.069066                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  4611.713666                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  4611.713666                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          890                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          890                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         3720                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         3720                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     15748500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     15748500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.055732                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.055732                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  4233.467742                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  4233.467742                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     87149878                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     87149878                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data      4588066                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total      4588066                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data  28346049500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total  28346049500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     91737944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     91737944                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.050013                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.050013                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  6178.213108                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  6178.213108                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       765158                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       765158                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data      3822908                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total      3822908                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data  17365471000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total  17365471000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4453985000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total   4453985000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.041672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.041672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4542.476827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4542.476827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 223346.956173                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 223346.956173                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        37459                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        37459                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         4303                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         4303                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        41762                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        41762                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.103036                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.103036                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         1607                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         1607                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      3512750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      3512750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.038480                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.038480                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  2185.905414                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  2185.905414                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data        37839                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total        37839                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data         2627                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total         2627                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data        40466                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total        40466                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.064919                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.064919                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data         2527                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total         2527                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data     60732500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total     60732500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.062447                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.062447                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 24033.438860                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 24033.438860                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        61414                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        61414                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data         2764                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total         2764                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      6568250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      6568250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        64178                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        64178                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.043068                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.043068                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  2376.356729                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  2376.356729                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::cpu_cluster.cpus.data           50                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::total           50                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data         2714                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total         2714                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      4971000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      4971000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.042289                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.042289                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data  1831.613854                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total  1831.613854                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        79784                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        79784                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       113530                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       113530                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    734769250                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    734769250                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       193314                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       193314                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.587283                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.587283                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  6472.027217                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  6472.027217                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data          165                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total          165                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       113365                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       113365                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    677518500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    677518500                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.586429                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.586429                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  5976.434526                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  5976.434526                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     25418750                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     25418750                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      5145356                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      5145356                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  15935212289                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  15935212289                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     30564106                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     30564106                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.168346                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.168346                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  3097.008699                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  3097.008699                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      1766984                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      1766984                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      3378372                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      3378372                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   8862610559                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   8862610559                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.110534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.110534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  2623.337678                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  2623.337678                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    120190697                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs      7298835                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    16.467107                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    988966979                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    988966979                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     29489789                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles    184323099                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     18736920                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     45890960                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       891781                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     14035641                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred       175980                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    330279107                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      3137789                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    323003809                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       293399                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     21346411                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     94671250                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     31078506                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     1.057514                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     55145680                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     54294945                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    358583437                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     99412581                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    125749756                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   2417449535                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     94654351                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads    231867145                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites    156533602                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     17190228                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles        272543782                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      2127042                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3098                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       417444                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        29510                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        92147                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles       203427                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     35603686                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes       117818                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          215                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples    279332549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.283592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.393306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0    140755883     50.39%     50.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     20607140      7.38%     57.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     15966686      5.72%     63.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3    102002840     36.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total    279332549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    342882685                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     1.122597                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     25947075                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.084951                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      4979620                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     35266278                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     35266278                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     35266278                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     35266278                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       335385                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       335385                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       335385                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       335385                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst  13112224430                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total  13112224430                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst  13112224430                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total  13112224430                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     35601663                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     35601663                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     35601663                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     35601663                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.009420                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.009420                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.009420                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.009420                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 39096.037181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 39096.037181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 39096.037181                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 39096.037181                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs      8981746                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         2564                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs        80532                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets           16                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   111.530150                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets   160.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       297821                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       297821                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst        37564                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total        37564                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst        37564                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total        37564                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       297821                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       297821                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       297821                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       297821                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst  10916315145                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total  10916315145                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst  10916315145                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total  10916315145                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.008365                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.008365                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.008365                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.008365                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 36653.946985                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 36653.946985                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 36653.946985                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 36653.946985                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       297821                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     35266278                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     35266278                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       335385                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       335385                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst  13112224430                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total  13112224430                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     35601663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     35601663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.009420                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.009420                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 39096.037181                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 39096.037181                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst        37564                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total        37564                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       297821                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       297821                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst  10916315145                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total  10916315145                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.008365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.008365                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 36653.946985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 36653.946985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     35636369                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       297821                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   119.657005                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          456                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          504                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    285111125                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    285111125                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       891781                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        499722                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles     42095009                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    324696598                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     93461019                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     31430322                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       110305                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents     42093827                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         6996                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       442114                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       498427                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       940541                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    320214455                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    320126097                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    225116652                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    315649521                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           1.048092                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.713185                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker        16775                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.inst       161549                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.data      5676647                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::total      5855170                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker        16775                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.inst       161549                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.data      5676647                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::total      5855170                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.inst       136272                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.data      1506858                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::total      1643929                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.inst       136272                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.data      1506858                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::total      1643929                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4253852                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       317449                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.inst  10589747750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.data  12847962978                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::total  23442282029                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      4253852                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       317449                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.inst  10589747750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.data  12847962978                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::total  23442282029                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        17521                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          252                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.inst       297821                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.data      7183505                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::total      7499099                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        17521                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          252                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.inst       297821                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.data      7183505                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::total      7499099                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.inst     0.457563                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.data     0.209766                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::total     0.219217                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.inst     0.457563                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.data     0.209766                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::total     0.219217                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5702.214477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5989.603774                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77710.371536                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.data  8526.326288                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::total 14259.911486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5702.214477                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5989.603774                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77710.371536                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.data  8526.326288                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::total 14259.911486                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.blockedCycles::no_mshrs          421                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_mshrs           91                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.avgBlocked::no_mshrs     4.626374                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.writebacks::writebacks      7465826                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.writebacks::total      7465826                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::cpu_cluster.cpus.data         6547                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::total         6547                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::cpu_cluster.cpus.data         6547                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::total         6547                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.inst       136272                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.data      1500311                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::total      1637382                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.inst       136272                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.data      1500311                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher      5929861                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::total      7567243                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::cpu_cluster.cpus.data        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::total        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3694352                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       277699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.inst  10487543750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.data  11586101233                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::total  22077617034                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3694352                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       277699                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.inst  10487543750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.data  11586101233                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  30112467502                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::total  52190084536                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4419074750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::total   4419074750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.457563                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.data     0.208855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::total     0.218344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.457563                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.data     0.208855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::total     1.009087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4952.214477                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5239.603774                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76960.371536                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  7722.466364                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::total 13483.485854                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4952.214477                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5239.603774                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76960.371536                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  7722.466364                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  5078.106806                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::total  6896.842686                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 110333.435284                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::total 110333.435284                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.replacements      8467564                       # number of replacements (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher      5929861                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::total      5929861                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  30112467502                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::total  30112467502                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  5078.106806                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::total  5078.106806                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::cpu_cluster.cpus.data        23991                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::total        23991                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::cpu_cluster.cpus.data        91489                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::total        91489                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::cpu_cluster.cpus.data       274000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::total       274000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::cpu_cluster.cpus.data       115480                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::total       115480                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.792250                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::total     0.792250                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     2.994896                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::total     2.994896                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        91489                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::total        91489                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    417268000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::total    417268000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.792250                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::total     0.792250                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data  4560.854310                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::total  4560.854310                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::cpu_cluster.cpus.inst       161549                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::total       161549                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::cpu_cluster.cpus.inst       136272                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::total       136272                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::cpu_cluster.cpus.inst  10589747750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::total  10589747750                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::cpu_cluster.cpus.inst       297821                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::total       297821                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.457563                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::total     0.457563                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 77710.371536                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::total 77710.371536                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst       136272                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::total       136272                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst  10487543750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::total  10487543750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.457563                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::total     0.457563                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76960.371536                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::total 76960.371536                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::cpu_cluster.cpus.data      2778330                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::total      2778330                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::cpu_cluster.cpus.data       576029                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::total       576029                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::cpu_cluster.cpus.data   3187822483                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::total   3187822483                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::cpu_cluster.cpus.data      3354359                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::total      3354359                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.171726                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::total     0.171726                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data  5534.135405                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::total  5534.135405                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::cpu_cluster.cpus.data         3003                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::total         3003                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data       573026                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::total       573026                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   2748801983                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::total   2748801983                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.170830                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::total     0.170830                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data  4796.993475                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::total  4796.993475                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker        16775                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::total        16974                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::total          799                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      4253852                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       317449                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::total      4571301                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        17521                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::total        17773                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::total     0.044956                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5702.214477                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5989.603774                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::total  5721.277847                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::total          799                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::total        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3694352                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       277699                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::total      3972051                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4419074750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::total   4419074750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042577                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.210317                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::total     0.044956                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  4952.214477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5239.603774                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::total  4971.277847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 221596.366964                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::total 221596.366964                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::cpu_cluster.cpus.data      2898317                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::total      2898317                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::cpu_cluster.cpus.data       930829                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::total       930829                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   9660140495                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::total   9660140495                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::cpu_cluster.cpus.data      3829146                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::total      3829146                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.243090                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::total     0.243090                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 10377.996920                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::total 10377.996920                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data         3544                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::total         3544                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data       927285                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::total       927285                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   8837299250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::total   8837299250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.242165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::total     0.242165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data  9530.294624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::total  9530.294624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::cpu_cluster.cpus.data         2666                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::total         2666                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::cpu_cluster.cpus.data           48                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::total           48                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        37750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::total        37750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data         2714                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::total         2714                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.017686                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::total     0.017686                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data   786.458333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::total   786.458333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           48                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::total           48                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       227500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::total       227500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.017686                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::total     0.017686                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  4739.583333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::total  4739.583333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::cpu_cluster.cpus.data        23086                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::total        23086                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::cpu_cluster.cpus.data          527                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::total          527                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::cpu_cluster.cpus.data      1545000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::total      1545000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::cpu_cluster.cpus.data        23613                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::total        23613                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.022318                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::total     0.022318                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  2931.688805                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::total  2931.688805                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          527                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::total          527                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      2813250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::total      2813250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.022318                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::total     0.022318                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  5338.235294                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::total  5338.235294                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::total        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::writebacks      1249950                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::total      1249950                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::writebacks      1249950                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::total      1249950                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::writebacks      6346571                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::total      6346571                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::writebacks      6346571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::total      6346571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.prefetcher.demandMshrMisses      1637382                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIssued     37193108                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUnused       941080                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUseful      4981121                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.accuracy     0.133926                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.coverage     0.752605                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInCache     31130322                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInMSHR       131822                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInWB         1103                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfLate     31263247                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIdentified     37695493                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfBufferHit        27162                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedDemand         4161                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedFull       469036                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfSpanPage      2896291                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulSpanPage      2857001                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.tags.tagsInUse  8187.288253                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l2cache.tags.totalRefs     21068182                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.sampledRefs      8491607                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.avgRefs     2.481059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l2cache.tags.occupancies::writebacks  1187.667484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     1.862304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.385861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.inst   712.165272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.data  1401.214040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.l2cache.prefetcher  4883.993292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::writebacks     0.144979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000047                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.inst     0.086934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.data     0.171047                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.l2cache.prefetcher     0.596191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::total     0.999425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1022         2161                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1024         6002                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::1         1539                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::2          612                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::0         1304                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::1         3596                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::2         1056                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::3           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1022     0.263794                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1023     0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1024     0.732666                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.tagAccesses    130392011                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.dataAccesses    130392011                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.itb_walker           53                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.inst         4563                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.data      1452409                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.l2cache.prefetcher      5916662                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::total      7374433                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.itb_walker           53                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.inst         4563                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.data      1452409                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.l2cache.prefetcher      5916662                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::total      7374433                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.inst       131709                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.data        47104                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.l2cache.prefetcher        11979                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::total       190792                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.inst       131709                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.data        47104                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.l2cache.prefetcher        11979                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::total       190792                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.inst  10300277750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.data   4449685238                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1446312625                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::total  16196275613                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.inst  10300277750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.data   4449685238                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1446312625                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::total  16196275613                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.inst       136272                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.data      1499513                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.l2cache.prefetcher      5928641                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::total      7565225                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.inst       136272                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.data      1499513                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.l2cache.prefetcher      5928641                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::total      7565225                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.inst     0.966515                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.data     0.031413                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.002021                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::total     0.025220                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.inst     0.966515                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.data     0.031413                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.002021                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::total     0.025220                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.inst 78204.813263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.data 94465.124788                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 120737.342433                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::total 84889.699846                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.inst 78204.813263                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.data 94465.124788                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 120737.342433                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::total 84889.699846                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.blockedCycles::no_mshrs        19421                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_mshrs          292                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.avgBlocked::no_mshrs    66.510274                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.writebacks::writebacks          814                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.writebacks::total          814                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.data           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4783                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::total         4797                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.data           14                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4783                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::total         4797                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.inst       131709                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.data        47090                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7196                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::total       185995                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.inst       131709                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.data        47090                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7196                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8140                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::total       194135                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::cpu_cluster.cpus.data        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::total        40052                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.inst   9905150750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.data   4307552988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    959448283                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::total  15172152021                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.inst   9905150750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.data   4307552988                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    959448283                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    863567772                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::total  16035719793                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4314378500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::total   4314378500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.966515                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.data     0.031404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001214                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::total     0.024586                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.966515                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.data     0.031404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001214                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::total     0.025661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 75204.813263                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 91474.898874                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 133330.778627                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::total 81572.902610                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 75204.813263                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 91474.898874                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 133330.778627                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 106089.406880                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::total 82600.869462                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 107719.427245                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::total 107719.427245                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.replacements          818                       # number of replacements (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::writebacks       192314                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::total       192314                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8140                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::total         8140                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    863567772                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::total    863567772                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 106089.406880                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::total 106089.406880                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::cpu_cluster.cpus.data        91053                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::total        91053                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::cpu_cluster.cpus.data          436                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::total          436                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::cpu_cluster.cpus.data        15750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::total        15750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::cpu_cluster.cpus.data        91489                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::total        91489                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.004766                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::total     0.004766                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data    36.123853                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::total    36.123853                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data          436                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::total          436                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data      5236500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::total      5236500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.004766                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::total     0.004766                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12010.321101                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::total 12010.321101                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::cpu_cluster.cpus.data       572207                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::total       572207                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::cpu_cluster.cpus.data           20                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::total           20                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::cpu_cluster.cpus.data      1407500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::total      1407500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::cpu_cluster.cpus.data       572227                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::total       572227                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.000035                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::total     0.000035                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data        70375                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::total        70375                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data           20                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::total           20                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      1347500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::total      1347500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.000035                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data        67375                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::total        67375                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::total        19942                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4314378500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::total   4314378500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 216346.329355                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::total 216346.329355                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.itb_walker           53                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.inst         4563                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.data       880202                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.l2cache.prefetcher      5916662                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::total      6802226                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.inst       131709                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.data        47084                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.l2cache.prefetcher        11979                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::total       190772                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.inst  10300277750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   4448277738                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.l2cache.prefetcher   1446312625                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::total  16194868113                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          746                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.itb_walker           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.inst       136272                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.data       927286                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.l2cache.prefetcher      5928641                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::total      6992998                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.966515                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.050776                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.l2cache.prefetcher     0.002021                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::total     0.027280                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 78204.813263                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 94475.357616                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 120737.342433                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::total 84891.221526                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           14                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.l2cache.prefetcher         4783                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::total         4797                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst       131709                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data        47070                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher         7196                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::total       185975                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst   9905150750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   4306205488                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    959448283                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::total  15170804521                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.966515                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.050761                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.001214                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::total     0.026594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 75204.813263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 91485.138900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 133330.778627                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::total 81574.429472                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::cpu_cluster.cpus.data           47                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::total           47                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::cpu_cluster.cpus.data            1                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::total            1                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        14750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::total        14750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::total           48                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.020833                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::total     0.020833                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        14750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::total        14750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::total            1                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        11750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::total        11750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.020833                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::total     0.020833                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        11750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::total        11750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::cpu_cluster.cpus.data         1391                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::total         1391                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::cpu_cluster.cpus.data           36                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::total           36                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::cpu_cluster.cpus.data       177500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::total       177500                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::cpu_cluster.cpus.data         1427                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::total         1427                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.025228                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::total     0.025228                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  4930.555556                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::total  4930.555556                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           36                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::total           36                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       430500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::total       430500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.025228                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::total     0.025228                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11958.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::total 11958.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::total        20110                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::writebacks      7465826                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::total      7465826                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::writebacks      7465826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::total      7465826                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.prefetcher.demandMshrMisses       185995                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIssued        12094                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUnused         1653                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInCache          987                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInMSHR         2967                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfLate         3954                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIdentified        52998                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfBufferHit        33717                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedDemand         4660                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfSpanPage         9746                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.tags.tagsInUse 450230.462631                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l3cache.tags.totalRefs     15054942                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.sampledRefs      7472522                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.avgRefs     2.014707                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l3cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l3cache.tags.occupancies::writebacks 448889.540173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupancies::cpu_cluster.cpus.l3cache.prefetcher  1340.922458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::writebacks     0.856189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::cpu_cluster.cpus.l3cache.prefetcher     0.002558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::total     0.858746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1022       153204                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1023           83                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1024       296463                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::0          345                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::1         2890                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::2         5974                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::3        22104                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::4       121891                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::0          634                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::1         3529                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::2         6462                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::3         6542                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::4       279296                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1022     0.292213                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1023     0.000158                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1024     0.565458                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.tagAccesses    130928981                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.dataAccesses    130928981                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.lsq0.forwLoads         717464                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      2128540                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses         1806                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         6996                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       597284                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        66361                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       647402                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     91252759                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     5.869506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    30.661348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     86670746     94.98%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19      2714512      2.97%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1146939      1.26%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39       353419      0.39%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49       130158      0.14%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        85497      0.09%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        11754      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         6544      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         3177      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          854      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          704      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          341      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          616      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139          620      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          645      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          518      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169          300      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          589      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          408      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199          522      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          401      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219          719      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          701      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         1078      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         2179      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         2592      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         6758      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        13272      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289        23898      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        21258      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        51040      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     91252759                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults           147                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          125                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          4062                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     92696577                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses        22124                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     31086843                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         3819                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           150                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           68                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           64                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     92718701                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     31090662                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        123783420                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses          25943                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    123809363                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        25809                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        25809                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          141                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         5925                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        19884                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean    76.041038                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev   586.650129                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-1023        19405     97.59%     97.59% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::1024-2047          246      1.24%     98.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::2048-3071           71      0.36%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::3072-4095           56      0.28%     99.47% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-5119           42      0.21%     99.68% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::5120-6143           18      0.09%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::6144-7167           18      0.09%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::7168-8191            9      0.05%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-9215            7      0.04%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::9216-10239            4      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::10240-11263            1      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::11264-12287            3      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-13311            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::13312-14335            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::15360-16383            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        19884                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          317                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  2548.107256                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1756.768464                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev  3020.082500                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-1023           60     18.93%     18.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::1024-2047          200     63.09%     82.02% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::2048-3071            8      2.52%     84.54% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::3072-4095            3      0.95%     85.49% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::4096-5119            8      2.52%     88.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::5120-6143            4      1.26%     89.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::6144-7167            4      1.26%     90.54% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::7168-8191            2      0.63%     91.17% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::8192-9215            2      0.63%     91.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::10240-11263           14      4.42%     96.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::11264-12287            1      0.32%     96.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::12288-13311           10      3.15%     99.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::15360-16383            1      0.32%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          317                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  76359474250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.632932                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.482361                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0  28033783500     36.71%     36.71% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  48323721500     63.28%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       923000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       629750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        69750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        92250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        79000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        44250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        33250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        28750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10        13000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         6250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        17500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        23500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15         9000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  76359474250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          141    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          141                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        25809                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        25809                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          141                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          141                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        25950                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     35607581                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          550                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           118                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           68                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           18                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     35608131                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         35607581                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            550                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     35608131                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          534                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          534                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          102                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           88                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          446                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    41.479821                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   427.253111                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-511          439     98.43%     98.43% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-1023            2      0.45%     98.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1535            2      0.45%     99.33% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2048-2559            1      0.22%     99.55% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::5632-6143            2      0.45%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          446                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  1771.052632                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  1557.921653                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev  1340.340298                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::1024-2047          174     91.58%     91.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::3072-4095            4      2.11%     93.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::5120-6143            3      1.58%     95.26% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::6144-7167            7      3.68%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::8192-9215            2      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   3345195468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean    -0.184744                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   3963198750    118.47%    118.47% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   -618003282    -18.47%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   3345195468                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB          102    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          102                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          534                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          534                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          102                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          636                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         2849                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          486                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           64                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits         1681                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses        20443                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          707                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         3112                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          266                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           68                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          101                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses        22124                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         3819                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          550                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         2874                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        23619                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses        26493                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions         1966                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples          983                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows          983    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total          983                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON  76440776766                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED       246733                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       891781                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     56249608                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles     42868234                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      7807930                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     37871345                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    133643651                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    326200300                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts      1083096                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents        11519                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents     61431221                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      1917123                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents       466060                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    426510533                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     1112425644                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    360298386                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups    232411665                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    417169585                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      9340948                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       490481                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       107845                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    224624089                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads           572091816                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          648124643                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    303805659                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     317004759                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadReq        38264                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadResp      4165231                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteReq        20110                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteResp        20110                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackDirty     13812397                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackClean      1250085                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanEvict      1001738                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::HardPFReq      9171129                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeReq        23613                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::SCUpgradeReq         2714                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeResp        26327                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExReq      3354359                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExResp      3354359                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadCleanReq       297821                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadSharedReq      3829146                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateReq       115480                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateResp       115480                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port       893463                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     22029563                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          704                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port        35391                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount::total     22959121                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     38121088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port    926951094                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port         2016                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port       140168                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize::total    965214366                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.snoops       17639242                       # Total snoops (Count)
system.cpu_cluster.cpus.toL2Bus.snoopTraffic    477817256                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::samples     25320234                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::mean     0.032121                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::stdev     0.176322                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::0     24506922     96.79%     96.79% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::1       813310      3.21%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::2            2      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::total     25320234                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.occupancy   7626854662                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer0.occupancy    223477800                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer1.occupancy   5438290650                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer2.occupancy       226195                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer3.occupancy      8960970                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totRequests     15220407                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleRequests      7623717                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totSnoops       812744                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleSnoops       812742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadReq        19942                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadResp      7012940                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteReq        20110                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteResp        20110                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WritebackDirty      7466640                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::CleanEvict       308082                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::HardPFReq         9882                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeReq         1427                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::SCUpgradeReq           48                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeResp         1475                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExReq       572227                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExResp       572227                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadSharedReq      6992998                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateReq        91489                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateResp        91489                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.pktCount_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port     23170386                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL3Bus.pktSize_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port    962068598                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL3Bus.snoops          10700                       # Total snoops (Count)
system.cpu_cluster.cpus.toL3Bus.snoopTraffic        52096                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::samples      7709068                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::mean     0.000265                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::stdev     0.016281                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::0      7707024     99.97%     99.97% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::1         2044      0.03%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::total      7709068                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.occupancy   8241317511                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.respLayer0.occupancy   5712158250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totRequests     15432364                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleRequests      7775591                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totSnoops         2044                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleSnoops         2044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                 19580                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                19580                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                19929                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               19929                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio          648                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          306                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio        78064                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total        79018                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    79018                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio          486                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio          612                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio        78064                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total        79162                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     79162                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               582750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy            69013000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               206500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            59089000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       813.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples    131709.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples     47090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l2cache.prefetcher::samples      7493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l3cache.prefetcher::samples      6098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006648592622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              387675                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                767                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      192406                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        814                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    192406                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      814                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                192406                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  814                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  127111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   39816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4664                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    2688                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1890                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    706                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     826.688889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1917.458638                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255            35     77.78%     77.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            1      2.22%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023            1      2.22%     82.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2303            1      2.22%     84.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559            3      6.67%     91.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      2.22%     93.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4864-5119            1      2.22%     95.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5376-5631            1      2.22%     97.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-9983            1      2.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.044444                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.950233                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.930091                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               12     26.67%     26.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      6.67%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               21     46.67%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      4.44%     84.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      6.67%     91.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      6.67%     97.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      2.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12313984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                52096                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              161263338.68917376                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              682246.69549280                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   76359468000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     395194.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      8429376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      3013760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l2cache.prefetcher       479552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l3cache.prefetcher       390272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        51968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 110390700.266168341041                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 39468055.148348763585                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l2cache.prefetcher 6280189.790328674018                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l3cache.prefetcher 5110983.229871113785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 680570.413685691077                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst       131709                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        47090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l2cache.prefetcher         7509                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l3cache.prefetcher         6098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          814                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   5343828971                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   2634893235                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l2cache.prefetcher    673596412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l3cache.prefetcher    647841036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 173787624947                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     40573.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     55954.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l2cache.prefetcher     89705.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l3cache.prefetcher    106238.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 213498310.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      8429376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      3013760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l2cache.prefetcher       480576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l3cache.prefetcher       390272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12313984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      8429376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      8429376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        52096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        52096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst       131709                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        47090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l2cache.prefetcher         7509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l3cache.prefetcher         6098                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          192406                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          814                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            814                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    110390700                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     39468055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l2cache.prefetcher      6293600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l3cache.prefetcher      5110983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         161263339                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    110390700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     110390700                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       682247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           682247                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       682247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    110390700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     39468055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l2cache.prefetcher      6293600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l3cache.prefetcher      5110983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        161945585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               192390                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 812                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         8526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         8027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         5207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         5959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         6471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         4099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         4238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         7041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         4673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         7462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         6437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         3745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         4332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         4831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         4885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         4293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              6054347964                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             480205440                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         9300159654                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                31469.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48340.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11301                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 80                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            9.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       181821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    68.006050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.566670                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    40.823688                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127       178229     98.02%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         1155      0.64%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         1381      0.76%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          327      0.18%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          123      0.07%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           41      0.02%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           47      0.03%     99.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           36      0.02%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           48      0.03%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           89      0.05%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           54      0.03%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           78      0.04%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895          102      0.06%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959          109      0.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::960-1023            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       181821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          12312960                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          51968                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              161.249928                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.680570                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                5.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -514192453.631990                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    344459022.335991                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   819819510.681607                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3005267.865600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3445394299.777380                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6514901534.169772                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 26689868989.560299                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  37303256170.756897                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   488.521638                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  63600557077                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5797340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6962585548                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                19942                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              212328                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               20110                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              20110                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           814                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            192317                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                36                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 20                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                20                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          192386                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            436                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port       578416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        79018                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         1086                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::total       658520                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  658520                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port     12366080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        79162                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         2172                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::total     12447414                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12447414                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             232931                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   232931    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               232931                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           546435654                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            69773750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy             921750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1133896089                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         386010                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       193173                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  79642009250                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      983                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.041328                       # Number of seconds simulated (Second)
simTicks                                  41328138250                       # Number of ticks simulated (Tick)
finalTick                                700403723000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    339.07                       # Real time elapsed on the host (Second)
hostTickRate                                121886417                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408123328                       # Number of bytes of host memory used (Byte)
simInsts                                    131395517                       # Number of instructions simulated (Count)
simOps                                      141165076                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   387516                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     416329                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           165311569                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  1.256166                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.796073                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          146948848                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       142823                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         145300124                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       247350                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      5926595                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      4345271                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved        10444                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples    142177909                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     1.021960                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.192632                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0     68723970     48.34%     48.34% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     26504792     18.64%     66.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     27548438     19.38%     86.35% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     14346724     10.09%     96.45% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4      4640012      3.26%     99.71% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       385626      0.27%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6        28323      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7           24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            7                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total    142177909                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      9714491     45.56%     45.56% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult       521501      2.45%     48.01% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         4715      0.02%     48.03% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd      4540780     21.30%     69.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp         3304      0.02%     69.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt        67932      0.32%     69.67% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult      1209591      5.67%     75.34% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc       974720      4.57%     79.91% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv          329      0.00%     79.91% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc         2659      0.01%     79.92% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt           70      0.00%     79.92% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd           21      0.00%     79.92% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     79.92% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu        26270      0.12%     80.05% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp         3977      0.02%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc          258      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift          126      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     80.07% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd       415695      1.95%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     82.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult       502212      2.36%     84.37% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc          643      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     84.38% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      2897745     13.59%     97.97% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       433096      2.03%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass         4042      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     60101845     41.36%     41.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      3823003      2.63%     44.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv         8050      0.01%     44.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd     13501982      9.29%     53.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp         4040      0.00%     53.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt       242300      0.17%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult      5412197      3.72%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc      5741003      3.95%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv          260      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc        21157      0.01%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt           10      0.00%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd         4357      0.00%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu        27438      0.02%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp        11977      0.01%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            3      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc        20692      0.01%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift         3280      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd       750000      0.52%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult      1125000      0.77%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc      1125000      0.77%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     63.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     38113518     26.23%     89.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     15258970     10.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    145300124                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.878947                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               21320135                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.146732                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads    338829374                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    100047331                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     91012530                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads    115516268                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites     52976097                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses     52911983                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      104160116                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses       62456101                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       824376                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              92367                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles           23133660                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles             984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     38141832                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     15471943                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       579180                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores       551274                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         4195      0.02%      0.02% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1331718      7.24%      7.26% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1235485      6.71%     13.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect       199925      1.09%     15.06% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     14176126     77.05%     92.11% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       822908      4.47%     96.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     96.58% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       629342      3.42%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     18399699                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch         1148      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       351211      8.27%      8.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       410628      9.67%     17.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect        43242      1.02%     18.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      2836537     66.82%     85.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       249207      5.87%     91.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     91.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       353365      8.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      4245338                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3047      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return         8524      1.35%      1.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect       121849     19.29%     21.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect        14028      2.22%     23.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       402963     63.81%     87.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond        49457      7.83%     94.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     94.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond        31645      5.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       631513                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3047      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       980507      6.93%      6.95% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       824857      5.83%     12.78% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect       156683      1.11%     13.88% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     11339589     80.11%     94.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       573701      4.05%     98.05% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.05% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       275977      1.95%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     14154361                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3047      0.55%      0.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return         6793      1.22%      1.77% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        89070     16.00%     17.77% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect        13359      2.40%     20.17% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       381788     68.57%     88.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond        33587      6.03%     94.77% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.77% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond        29103      5.23%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       556747                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      8014316     43.56%     43.56% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB      8616328     46.83%     90.39% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1331718      7.24%     97.62% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       437337      2.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     18399699                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch       481368     76.22%     76.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       137966     21.85%     98.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect         8524      1.35%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect         3655      0.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       631513                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     14180321                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken      7420709                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       631513                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss       282864                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted       493547                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       137966                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     18399699                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates       436303                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     10716609                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.582434                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted       311426                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       829267                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       437337                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses       391930                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         4195      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1331718      7.24%      7.26% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1235485      6.71%     13.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect       199925      1.09%     15.06% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     14176126     77.05%     92.11% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       822908      4.47%     96.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     96.58% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       629342      3.42%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     18399699                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         4195      0.05%      0.05% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1331718     17.33%     17.39% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect       237933      3.10%     20.48% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect       199925      2.60%     23.09% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      5170174     67.29%     90.38% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond       109803      1.43%     91.81% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     91.81% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       629342      8.19%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      7683090                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect       121849     27.93%     27.93% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     27.93% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond       264997     60.74%     88.66% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond        49457     11.34%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total       436303                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect       121849     27.93%     27.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond       264997     60.74%     88.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond        49457     11.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total       436303                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       829267                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       437337                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses       391930                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords        45673                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       874940                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1786621                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1785588                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       805081                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       980507                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       973714                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect         6793                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      5191100                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       132379                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       461792                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples    141269036                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     1.000712                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.797006                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0     91402632     64.70%     64.70% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     20035543     14.18%     78.88% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      7880914      5.58%     84.46% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      6314026      4.47%     88.93% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4      2710477      1.92%     90.85% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      1764413      1.25%     92.10% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6     11161031      7.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total    141269036                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         115732                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       981540                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass         1814      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     57785609     40.88%     40.88% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      3811585      2.70%     43.57% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv         5685      0.00%     43.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd     13501960      9.55%     53.13% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp         2659      0.00%     53.13% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt       242235      0.17%     53.30% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult      5412166      3.83%     57.13% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc      5741002      4.06%     61.19% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv          259      0.00%     61.19% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc        17863      0.01%     61.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt           10      0.00%     61.20% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd         3887      0.00%     61.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu        26815      0.02%     61.23% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp        11468      0.01%     61.23% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            3      0.00%     61.23% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc        18948      0.01%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift         3280      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd       750000      0.53%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult      1125000      0.80%     62.58% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc      1125000      0.80%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     63.37% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     36859168     26.07%     89.44% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     14923192     10.56%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    141369608                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     11161031                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    131600049                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    141369608                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    131395517                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    141165076                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     1.256166                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.796073                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     51782360                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    104862530                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     36859168                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     14923192                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts     52902519                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass         1814      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     57785609     40.88%     40.88% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      3811585      2.70%     43.57% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv         5685      0.00%     43.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd     13501960      9.55%     53.13% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp         2659      0.00%     53.13% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt       242235      0.17%     53.30% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult      5412166      3.83%     57.13% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc      5741002      4.06%     61.19% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv          259      0.00%     61.19% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc        17863      0.01%     61.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt           10      0.00%     61.20% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd         3887      0.00%     61.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu        26815      0.02%     61.23% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp        11468      0.01%     61.23% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            3      0.00%     61.23% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc        18948      0.01%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift         3280      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd       750000      0.53%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult      1125000      0.80%     62.58% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc      1125000      0.80%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     63.37% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     36859168     26.07%     89.44% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     14923192     10.56%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    141369608                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     14154361                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     12738147                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1413167                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     11339589                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      2811725                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       981540                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       980507                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     48314266                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     48314266                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     48389498                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     48389498                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data      3600495                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total      3600495                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data      3607495                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total      3607495                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data  16417495517                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total  16417495517                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data  16417495517                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total  16417495517                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     51914761                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     51914761                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     51996993                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     51996993                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.069354                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.069354                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.069379                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.069379                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4559.788450                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4559.788450                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4550.940616                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4550.940616                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs       402239                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       769314                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       123892                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        19912                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.246691                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    38.635697                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks      2408106                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total      2408106                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1183997                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1183997                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1183997                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1183997                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data      2416498                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total      2416498                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data      2420858                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total      2420858                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data   8289999415                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total   8289999415                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data   8333682415                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total   8333682415                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4426722500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total   4426722500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.046547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.046547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.046558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.046558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  3430.584017                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  3430.584017                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  3442.449914                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  3442.449914                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 111165.528239                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 111165.528239                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements      2408106                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        63220                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        63220                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         4234                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         4234                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     16522500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     16522500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        67454                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        67454                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.062769                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.062769                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  3902.338214                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  3902.338214                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          679                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          679                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         3555                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         3555                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     12203000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     12203000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.052703                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.052703                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  3432.630098                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  3432.630098                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     35427546                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     35427546                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data      1640900                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total      1640900                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data  10139401000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total  10139401000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     37068446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     37068446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.044267                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.044267                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  6179.170577                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  6179.170577                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       360842                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       360842                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data      1280058                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total      1280058                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data   5170418000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total   5170418000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4426722500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total   4426722500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.034532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.034532                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4039.206036                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4039.206036                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 223402.599041                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 223402.599041                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        37673                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        37673                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         4111                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         4111                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        41784                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        41784                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.098387                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.098387                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         1561                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         1561                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      3475250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      3475250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.037359                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.037359                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  2226.297245                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  2226.297245                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data        37559                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total        37559                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data         2889                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total         2889                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data        40448                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total        40448                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.071425                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.071425                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data         2799                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total         2799                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data     40207750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total     40207750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.069200                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.069200                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 14365.041086                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 14365.041086                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        63360                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        63360                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data         1472                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total         1472                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data      3596000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total      3596000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        64832                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        64832                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.022705                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.022705                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  2442.934783                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  2442.934783                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::cpu_cluster.cpus.data           55                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::total           55                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data         1417                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total         1417                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data      2594750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total      2594750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.021856                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.021856                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data  1831.157375                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total  1831.157375                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data        79803                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total        79803                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        94340                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        94340                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    532226699                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    532226699                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       174143                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       174143                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.541739                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.541739                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  5641.580443                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  5641.580443                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data          163                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total          163                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        94177                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        94177                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    484606199                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    484606199                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.540803                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.540803                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  5145.695860                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  5145.695860                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     12806917                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     12806917                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1865255                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1865255                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data   5745867818                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total   5745867818                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     14672172                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     14672172                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.127129                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.127129                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  3080.473082                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  3080.473082                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       822992                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       822992                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      1042263                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      1042263                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   2634975216                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   2634975216                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.071037                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.071037                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  2528.128904                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  2528.128904                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     50952216                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs      2408106                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs    21.158627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    419442338                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    419442338                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     13216905                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles     98748672                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     12802019                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     16936525                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       473788                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved      7981424                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred       175056                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    150406277                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      2289609                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    144452739                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop       225242                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     14648264                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     37801441                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     15132961                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.873821                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     30446357                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     29582253                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    162231224                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     62372387                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     52934402                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads    792077446                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     28212645                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads     68828851                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites     46447508                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     10385383                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles        136677059                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles      1290188                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3204                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       408782                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        27859                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        94359                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles       187462                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     17498225                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes       113619                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes          229                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples    142177909                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.138109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.369745                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0     79336586     55.80%     55.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1      9447096      6.64%     62.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2      7815777      5.50%     67.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     45578450     32.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total    142177909                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    149721819                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.905695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     18399699                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.111303                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      4134090                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     17168607                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     17168607                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     17168607                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     17168607                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       327715                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       327715                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       327715                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       327715                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst  11808944033                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total  11808944033                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst  11808944033                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total  11808944033                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     17496322                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     17496322                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     17496322                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     17496322                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.018731                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.018731                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.018731                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.018731                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 36034.188344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 36034.188344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 36034.188344                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 36034.188344                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs      8312169                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets         3251                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs        77223                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   107.638514                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets   130.040000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       291989                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       291989                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst        35726                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total        35726                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst        35726                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total        35726                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       291989                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       291989                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       291989                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       291989                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   9733903776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   9733903776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   9733903776                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   9733903776                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.016689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.016689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.016689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.016689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 33336.542733                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 33336.542733                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 33336.542733                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 33336.542733                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       291989                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     17168607                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     17168607                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       327715                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       327715                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst  11808944033                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total  11808944033                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     17496322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     17496322                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.018731                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.018731                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 36034.188344                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 36034.188344                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst        35726                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total        35726                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       291989                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       291989                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   9733903776                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   9733903776                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.016689                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.016689                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 33336.542733                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 33336.542733                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     17538810                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       291989                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    60.066681                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          476                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          484                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    140262565                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    140262565                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       473788                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles        434101                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles     35103197                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    147316913                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     38141832                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     15471943                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       110466                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents     35096766                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         5217                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       172893                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect       350908                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       523801                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    144008096                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    143924513                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     92904553                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    136422589                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.870626                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.681006                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker        16593                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.inst       170430                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.data      1986305                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::total      2173527                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker        16593                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.inst       170430                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.data      1986305                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::total      2173527                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.inst       121559                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.data       325345                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::total       447511                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.inst       121559                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.data       325345                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::total       447511                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3084660                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       417443                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.inst   9400568250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.data   3586815733                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::total  12990886086                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      3084660                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       417443                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.inst   9400568250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.data   3586815733                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::total  12990886086                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        17129                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          270                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.inst       291989                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.data      2311650                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::total      2621038                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        17129                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          270                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.inst       291989                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.data      2311650                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::total      2621038                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.inst     0.416314                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.data     0.140741                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::total     0.170738                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.inst     0.416314                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.data     0.140741                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::total     0.170738                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5754.962687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5879.478873                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77333.379264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.data 11024.653008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::total 29029.199474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5754.962687                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5879.478873                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77333.379264                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.data 11024.653008                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::total 29029.199474                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.blockedCycles::no_mshrs          550                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_mshrs           53                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.avgBlocked::no_mshrs    10.377358                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.writebacks::writebacks       456214                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.writebacks::total       456214                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::cpu_cluster.cpus.data         5825                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::total         5825                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::cpu_cluster.cpus.data         5825                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::total         5825                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.inst       121559                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.data       319520                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::total       441686                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.inst       121559                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.data       319520                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher       106102                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::total       547788                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::cpu_cluster.cpus.data        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::total        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2682660                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       364193                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.inst   9309399000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.data   3215129988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::total  12527575841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2682660                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       364193                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.inst   9309399000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.data   3215129988                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1805866732                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::total  14333442573                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4392032500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::total   4392032500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.416314                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.data     0.138222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::total     0.168516                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.416314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.data     0.138222                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::total     0.208997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5004.962687                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5129.478873                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76583.379264                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 10062.374775                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::total 28363.081105                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5004.962687                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5129.478873                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76583.379264                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 10062.374775                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 17020.100771                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::total 26166.039733                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 110294.379850                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::total 110294.379850                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.replacements       726834                       # number of replacements (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher       106102                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::total       106102                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1805866732                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::total   1805866732                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 17020.100771                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::total 17020.100771                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::cpu_cluster.cpus.data        37786                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::total        37786                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::cpu_cluster.cpus.data        58789                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::total        58789                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::cpu_cluster.cpus.data       248750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::total       248750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::cpu_cluster.cpus.data        96575                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::total        96575                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.608739                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::total     0.608739                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     4.231234                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::total     4.231234                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        58789                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::total        58789                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    265256500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::total    265256500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.608739                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::total     0.608739                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data  4512.009049                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::total  4512.009049                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::cpu_cluster.cpus.inst       170430                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::total       170430                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::cpu_cluster.cpus.inst       121559                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::total       121559                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   9400568250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::total   9400568250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::cpu_cluster.cpus.inst       291989                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::total       291989                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.416314                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::total     0.416314                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 77333.379264                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::total 77333.379264                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst       121559                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::total       121559                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   9309399000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::total   9309399000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.416314                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::total     0.416314                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76583.379264                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::total 76583.379264                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::cpu_cluster.cpus.data       882436                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::total       882436                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::cpu_cluster.cpus.data       142811                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::total       142811                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::cpu_cluster.cpus.data    760388988                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::total    760388988                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::cpu_cluster.cpus.data      1025247                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::total      1025247                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.139294                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::total     0.139294                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data  5324.442711                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::total  5324.442711                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::cpu_cluster.cpus.data         2321                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::total         2321                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data       140490                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::total       140490                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data    647870488                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::total    647870488                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.137030                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::total     0.137030                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data  4611.506072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::total  4611.506072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker        16593                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker          199                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::total        16792                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::total          607                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      3084660                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       417443                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::total      3502103                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        17129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::total        17399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::total     0.034887                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5754.962687                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker  5879.478873                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::total  5769.527183                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::total          607                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::total        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2682660                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       364193                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::total      3046853                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4392032500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::total   4392032500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.031292                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.262963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::total     0.034887                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5004.962687                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5129.478873                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::total  5019.527183                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 221651.905122                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::total 221651.905122                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::cpu_cluster.cpus.data      1103869                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::total      1103869                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::cpu_cluster.cpus.data       182534                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::total       182534                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   2826426745                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::total   2826426745                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::cpu_cluster.cpus.data      1286403                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::total      1286403                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.141895                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::total     0.141895                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 15484.385073                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::total 15484.385073                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data         3504                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::total         3504                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data       179030                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::total       179030                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   2567259500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::total   2567259500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.139171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::total     0.139171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 14339.828520                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::total 14339.828520                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::cpu_cluster.cpus.data         1397                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::total         1397                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::cpu_cluster.cpus.data           20                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::total           20                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        55000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::total        55000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data         1417                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::total         1417                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.014114                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::total     0.014114                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data         2750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::total         2750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           20                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::total           20                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       113500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::total       113500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.014114                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::total     0.014114                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data         5675                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::total         5675                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::cpu_cluster.cpus.data        15834                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::total        15834                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::cpu_cluster.cpus.data          454                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::total          454                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::cpu_cluster.cpus.data      1368250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::total      1368250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::cpu_cluster.cpus.data        16288                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::total        16288                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.027873                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::total     0.027873                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  3013.766520                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::total  3013.766520                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          454                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::total          454                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      2530500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::total      2530500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.027873                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::total     0.027873                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  5573.788546                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::total  5573.788546                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WriteReq.mshrUncacheable::total        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::writebacks       520746                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::total       520746                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::writebacks       520746                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::total       520746                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::writebacks      2179335                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::total      2179335                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::writebacks      2179335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::total      2179335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.prefetcher.demandMshrMisses       441686                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIssued       629096                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUnused        12751                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUseful        87120                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.accuracy     0.138484                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.coverage     0.164749                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInCache       483188                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInMSHR        38783                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInWB         1023                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfLate       522994                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIdentified       661050                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfBufferHit        25835                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedDemand         3988                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedFull          242                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfSpanPage        90294                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulSpanPage        75739                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.tags.tagsInUse  8179.928868                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l2cache.tags.totalRefs      5476233                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.sampledRefs       764667                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.avgRefs     7.161592                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l2cache.tags.occupancies::writebacks  1880.381715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     3.441345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.770310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.inst  1502.977226                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.data  3641.303091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.l2cache.prefetcher  1151.055179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::writebacks     0.229539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.inst     0.183469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.data     0.444495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.l2cache.prefetcher     0.140510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::total     0.998526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1022         2101                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1024         6063                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::1         1473                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::2          626                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::0         1348                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::1         3577                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::2         1095                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::3           43                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1022     0.256470                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1023     0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1024     0.740112                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.tagAccesses     44247874                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.dataAccesses     44247874                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.itb_walker           71                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.inst         4539                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.data       295969                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.l2cache.prefetcher        94924                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::total       396039                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.itb_walker           71                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.inst         4539                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.data       295969                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.l2cache.prefetcher        94924                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::total       396039                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.inst       117020                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.data        21197                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.l2cache.prefetcher        10703                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::total       148920                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.inst       117020                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.data        21197                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.l2cache.prefetcher        10703                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::total       148920                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.inst   9141857000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.data   1819808488                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1343513669                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::total  12305179157                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.inst   9141857000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.data   1819808488                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.l2cache.prefetcher   1343513669                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::total  12305179157                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.inst       121559                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.data       317166                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.l2cache.prefetcher       105627                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::total       544959                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.inst       121559                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.data       317166                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.l2cache.prefetcher       105627                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::total       544959                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.inst     0.962660                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.data     0.066833                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.101328                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::total     0.273268                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.inst     0.962660                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.data     0.066833                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.101328                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::total     0.273268                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.inst 78122.175696                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.data 85852.171911                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 125526.830702                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::total 82629.459824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.inst 78122.175696                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.data 85852.171911                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 125526.830702                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::total 82629.459824                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.blockedCycles::no_mshrs        18388                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_mshrs          271                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.avgBlocked::no_mshrs    67.852399                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.writebacks::writebacks          167                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.writebacks::total          167                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.data           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4854                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::total         4876                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.data           22                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.l2cache.prefetcher         4854                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::total         4876                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.inst       117020                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.data        21175                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         5849                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::total       144044                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.inst       117020                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.data        21175                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher         5849                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8145                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::total       152189                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::cpu_cluster.cpus.data        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::total        39821                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.inst   8790797000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.data   1755129988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    853976534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::total  11399903522                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.inst   8790797000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.data   1755129988                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    853976534                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    846598847                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::total  12246502369                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data   4288003750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::total   4288003750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.962660                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.data     0.066763                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.055374                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::total     0.264321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.962660                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.data     0.066763                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.055374                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::total     0.279267                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 75122.175696                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 82886.894357                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 146003.852624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::total 79141.814459                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 75122.175696                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 82886.894357                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 146003.852624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 103940.926581                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::total 80469.037637                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 107681.970568                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::total 107681.970568                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.replacements          170                       # number of replacements (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::writebacks       150384                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::total       150384                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l3cache.prefetcher         8145                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::total         8145                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher    846598847                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::total    846598847                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 103940.926581                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::total 103940.926581                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::cpu_cluster.cpus.data        58752                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::total        58752                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::cpu_cluster.cpus.data           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::total           37                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::cpu_cluster.cpus.data        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missLatency::total        14750                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::cpu_cluster.cpus.data        58789                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::total        58789                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.000629                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::total     0.000629                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data   398.648649                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMissLatency::total   398.648649                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data           37                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::total           37                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data       447250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::total       447250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.000629                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::total     0.000629                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12087.837838                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::total 12087.837838                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::cpu_cluster.cpus.data       138120                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::total       138120                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::cpu_cluster.cpus.data           15                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.misses::total           15                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::cpu_cluster.cpus.data      1460500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.missLatency::total      1460500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::cpu_cluster.cpus.data       138135                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::total       138135                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.000109                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.missRate::total     0.000109                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 97366.666667                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMissLatency::total 97366.666667                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data           15                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMisses::total           15                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      1415500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissLatency::total      1415500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.000109                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.mshrMissRate::total     0.000109                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 94366.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.avgMshrMissLatency::total 94366.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::total        19815                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data   4288003750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::total   4288003750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 216401.905122                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::total 216401.905122                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.itb_walker           71                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.inst         4539                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.data       157849                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.l2cache.prefetcher        94924                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::total       257919                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.inst       117020                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.data        21182                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.l2cache.prefetcher        10703                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::total       148905                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.inst   9141857000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data   1818347988                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.l2cache.prefetcher   1343513669                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::total  12303718657                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          536                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.itb_walker           71                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.inst       121559                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.data       179031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.l2cache.prefetcher       105627                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::total       406824                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.962660                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.118315                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.l2cache.prefetcher     0.101328                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::total     0.366018                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 78122.175696                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 85844.017940                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 125526.830702                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::total 82627.975266                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.l2cache.prefetcher         4854                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::total         4876                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst       117020                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data        21160                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher         5849                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::total       144029                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst   8790797000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   1753714488                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    853976534                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::total  11398488022                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.962660                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.118192                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.055374                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::total     0.354033                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 75122.175696                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 82878.756522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 146003.852624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::total 79140.228857                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::cpu_cluster.cpus.data           18                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::total           18                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.misses::total            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        30000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missLatency::total        30000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data           20                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.100000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.missRate::total     0.100000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMissLatency::total        15000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMisses::total            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        24000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissLatency::total        24000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.100000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.mshrMissRate::total     0.100000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.avgMshrMissLatency::total        12000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::cpu_cluster.cpus.data         2840                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::total         2840                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::cpu_cluster.cpus.data           41                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::total           41                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::cpu_cluster.cpus.data       195750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::total       195750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::cpu_cluster.cpus.data         2881                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::total         2881                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.014231                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::total     0.014231                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  4774.390244                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::total  4774.390244                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::total           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       489750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::total       489750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.014231                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::total     0.014231                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11945.121951                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::total 11945.121951                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WriteReq.mshrUncacheable::total        20006                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::writebacks       456214                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::total       456214                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::writebacks       456214                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::total       456214                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.prefetcher.demandMshrMisses       144044                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIssued        11952                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUnused         1533                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInCache          944                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInMSHR         2860                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInWB            3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfLate         3807                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIdentified        53886                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfBufferHit        34611                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedDemand         4810                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfSpanPage        10018                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.tags.tagsInUse 451254.786499                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l3cache.tags.totalRefs       930067                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.sampledRefs       462689                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.avgRefs     2.010134                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l3cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l3cache.tags.occupancies::writebacks 449919.687986                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupancies::cpu_cluster.cpus.l3cache.prefetcher  1335.098512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::writebacks     0.858154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::cpu_cluster.cpus.l3cache.prefetcher     0.002546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::total     0.860700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1022       142808                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1023           83                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1024       306623                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::0          351                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::1         2804                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::2         5985                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::3         2392                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::4       131276                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::0          659                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::1         3510                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::2         7283                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::3         8043                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::4       287128                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1022     0.272385                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1023     0.000158                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1024     0.584837                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.tagAccesses     10246503                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.dataAccesses     10246503                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.lsq0.forwLoads         449101                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads      1282664                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses         1812                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         5217                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       548751                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        56285                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       105061                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     36779448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     6.220380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    44.377363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     35181183     95.65%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19      1260070      3.43%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       193613      0.53%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        44450      0.12%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         8144      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         7343      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         1657      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          789      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89          262      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          345      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          505      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          184      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          201      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139          537      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          349      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          290      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169          261      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          575      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          348      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199          339      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          209      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219          207      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          195      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          283      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          551      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         1405      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         4676      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        10881      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289        14991      0.04%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        13407      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        31198      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     36779448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults            16                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults          120                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          3940                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     37745746                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses        21775                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     15140621                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         3404                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           132                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           50                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           46                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     37767521                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     15144025                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         52886367                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses          25179                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     52911546                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        25049                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        25049                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          122                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         5650                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        19399                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean    73.844013                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev   593.854862                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-1023        18955     97.71%     97.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::1024-2047          239      1.23%     98.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::2048-3071           66      0.34%     99.28% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::3072-4095           44      0.23%     99.51% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-5119           31      0.16%     99.67% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::5120-6143           15      0.08%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::6144-7167           17      0.09%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::7168-8191            9      0.05%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-9215            4      0.02%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::9216-10239            6      0.03%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::10240-11263            5      0.03%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::11264-12287            4      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-13311            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::13312-14335            3      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        19399                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          281                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  2235.765125                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1634.585021                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev  2528.811169                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-1023           62     22.06%     22.06% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::1024-2047          173     61.57%     83.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::2048-3071           10      3.56%     87.19% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::3072-4095            3      1.07%     88.26% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::4096-5119            8      2.85%     91.10% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::5120-6143            4      1.42%     92.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::6144-7167            4      1.42%     93.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::7168-8191            2      0.71%     94.66% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::10240-11263            4      1.42%     96.09% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::11264-12287            9      3.20%     99.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::12288-13311            2      0.71%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          281                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  41328144250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.768300                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.422567                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   9579905750     23.18%     23.18% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  31746491750     76.82%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       784000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       513250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4       155000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        83750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        69250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7        33000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8        18000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        23250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10        16250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11        13000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        20500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13        17500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  41328144250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          122    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          122                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        25049                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        25049                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          122                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          122                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        25171                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     17502047                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          568                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts           116                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           50                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           17                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     17502615                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         17502047                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            568                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     17502615                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          553                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          553                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          101                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           88                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          465                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    23.655914                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   302.164551                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-511          460     98.92%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-1023            1      0.22%     99.14% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1535            3      0.65%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::5632-6143            1      0.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          465                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples          189                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  1839.947090                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  1575.761627                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev  1529.794346                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-1023            1      0.53%      0.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::1024-2047          171     90.48%     91.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::3072-4095            2      1.06%     92.06% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::5120-6143            2      1.06%     93.12% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::6144-7167            9      4.76%     97.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::8192-9215            4      2.12%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total          189                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   6968813382                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.436124                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.495903                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   3929546250     56.39%     56.39% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   3039267132     43.61%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   6968813382                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB          101    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total          101                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          553                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst          101                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total          101                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          654                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         2513                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          501                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           67                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits         1690                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses        20085                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          347                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses         3057                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          246                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           50                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries           82                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses        21775                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         3404                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          568                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         2538                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses        23209                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses        25747                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions         1968                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples          984                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows          984    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total          984                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON  41410196015                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED       246984                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       473788                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     26344602                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles     35613351                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      7356494                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     16594044                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles     55795630                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    148065283                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       799202                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents         6791                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents     20871575                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      1258772                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents       108549                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    178849012                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      408003895                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    165841032                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups     68859781                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    172031805                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      6817207                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       487459                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       108094                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    103060309                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads           276624665                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          294029656                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    131395517                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     141165076                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadReq        37708                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadResp      1616100                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteReq        20006                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WriteResp        20006                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackDirty      2635549                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackClean       520760                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanEvict       270620                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::HardPFReq       167303                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeReq        16288                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::SCUpgradeReq         1417                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeResp        17705                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExReq      1025247                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExResp      1025247                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadCleanReq       291989                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadSharedReq      1286403                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateReq        96575                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateResp        96575                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port       875967                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port      7339608                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          741                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port        34551                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount::total      8250867                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port     37374592                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port    302145187                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port         2160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port       137032                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize::total    339658971                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.snoops         894631                       # Total snoops (Count)
system.cpu_cluster.cpus.toL2Bus.snoopTraffic     29201648                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::samples      3669796                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::mean     0.033972                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::stdev     0.181161                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::0      3545130     96.60%     96.60% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::1       124663      3.40%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::2            3      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::total      3669796                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.occupancy   2727851003                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer0.occupancy    219292542                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer1.occupancy   1777327554                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer2.occupancy       235693                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer3.occupancy      8734417                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totRequests      5418565                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleRequests      2718444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totSnoops       124154                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleSnoops       124151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadReq        19815                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadResp       426639                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteReq        20006                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WriteResp        20006                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WritebackDirty       456381                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::CleanEvict       160127                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::HardPFReq         9752                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeReq         2881                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::SCUpgradeReq           20                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeResp         2901                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExReq       138135                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExResp       138135                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadSharedReq       406824                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateReq        58789                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateResp        58789                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.pktCount_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port      1909278                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL3Bus.pktSize_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port     64155875                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL3Bus.snoops           9922                       # Total snoops (Count)
system.cpu_cluster.cpus.toL3Bus.snoopTraffic        10688                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::samples       656488                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::mean     0.003161                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::stdev     0.056132                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::0       654413     99.68%     99.68% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::1         2075      0.32%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::total       656488                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.occupancy    559313840                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.respLayer0.occupancy    439050750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totRequests      1223230                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleRequests       619444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totSnoops         2075                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleSnoops         2075                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                 19463                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                19463                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                19830                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               19830                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio          660                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          270                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio        77656                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total        78586                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    78586                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio          495                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio          540                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio        77656                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total        78691                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     78691                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               586000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy            68632250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               184000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            58756000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples    117020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples     21174.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l2cache.prefetcher::samples      6171.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l3cache.prefetcher::samples      6070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.076664121431                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              300493                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                179                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      150437                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        167                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    150437                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      167                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                150437                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  167                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  104101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   32485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    702                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    827                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean   14425.100000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   2634.459416                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  29076.323375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047            4     40.00%     40.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            2     20.00%     60.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            2     20.00%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-16383            1     10.00%     90.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94208-96255            1     10.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.300000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.249267                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.418136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                4     40.00%     40.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2     20.00%     60.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2     20.00%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1     10.00%     90.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1     10.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9627968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                10688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              232963990.33895507                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              258613.14960153                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   41328123750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     274415.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      7489280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      1355136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l2cache.prefetcher       394944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l3cache.prefetcher       388480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        11072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 181215034.529168516397                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 32789669.638699486852                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l2cache.prefetcher 9556297.881383514032                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l3cache.prefetcher 9399891.126235283911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 267904.640006376256                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst       117020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        21175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l2cache.prefetcher         6172                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l3cache.prefetcher         6070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          167                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   4737183430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   1012775809                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l2cache.prefetcher    614631168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l3cache.prefetcher    633147748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 738682929471                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     40481.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     47828.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l2cache.prefetcher     99583.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l3cache.prefetcher    104307.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 4423251074.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      7489280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      1355200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l2cache.prefetcher       395008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l3cache.prefetcher       388480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9627968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      7489280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      7489280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        10688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        10688                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst       117020                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        21175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l2cache.prefetcher         6172                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l3cache.prefetcher         6070                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          150437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          167                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            167                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    181215035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     32791218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l2cache.prefetcher      9557846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l3cache.prefetcher      9399891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         232963990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    181215035                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     181215035                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       258613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           258613                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       258613                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    181215035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     32791218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l2cache.prefetcher      9557846                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l3cache.prefetcher      9399891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        233222603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               150435                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 173                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         4604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         4926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4691                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         4989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         5117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         4715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         3744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         4017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         3886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         5168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         3720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         4324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         4754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         4094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4459749270                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             375485760                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6997738155                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29645.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           46516.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                8301                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 15                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             5.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       142292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    67.740365                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    65.213241                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    44.440465                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127       140402     98.67%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          690      0.48%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          313      0.22%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          164      0.12%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          109      0.08%     99.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           42      0.03%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           56      0.04%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           23      0.02%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           46      0.03%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           90      0.06%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           58      0.04%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           87      0.06%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895          106      0.07%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959          106      0.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       142292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           9627840                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          11072                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              232.960893                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.267905                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.91                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                5.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -402445298.111999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    269599277.376000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   641101729.382403                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  640284.902400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1864881903.456417                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 4309632116.275311                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 13938829824.689884                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  20622239837.973415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   498.987874                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32644673042                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3137915000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5546552583                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                19815                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              170237                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               20006                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              20006                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           167                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            150387                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                41                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 15                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                15                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          150422                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             37                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port       451508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        78586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         1056                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::total       531150                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  531150                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port      9638656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port        78691                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.realview.gic.pio         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::total      9719459                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9719459                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             190338                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   190338    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               190338                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           430152153                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            69425750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy             889500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          902263174                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         301071                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       150600                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED  44653323500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                      984                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000354                       # Number of seconds simulated (Second)
simTicks                                    353550500                       # Number of ticks simulated (Tick)
finalTick                                700757273500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.92                       # Real time elapsed on the host (Second)
hostTickRate                                184006905                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408123328                       # Number of bytes of host memory used (Byte)
simInsts                                       472047                       # Number of instructions simulated (Count)
simOps                                         633957                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   245674                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     329938                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             1414194                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  2.964972                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.337271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded             682344                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded         3207                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued            671730                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         2195                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined        51592                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined        35685                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved          336                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples       695911                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.965253                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     1.206112                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0       371312     53.36%     53.36% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1        94764     13.62%     66.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2       141288     20.30%     87.28% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3        61010      8.77%     96.04% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        26439      3.80%     99.84% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5          984      0.14%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6          114      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            6                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total       695911                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu        53791     90.58%     90.58% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            5      0.01%     90.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv           35      0.06%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            1      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            3      0.01%     90.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp           14      0.02%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     90.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead         3174      5.34%     96.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite         2362      3.98%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          108      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu       414236     61.67%     61.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult          229      0.03%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv           10      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           17      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           20      0.00%     61.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           19      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           17      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     61.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead       111722     16.63%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite       145352     21.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total       671730                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.474991                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                  59385                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.088406                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads      2099845                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites       736651                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses       657504                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         1105                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          566                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses          488                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses         730421                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            586                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         7902                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               3247                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles             718283                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles               8                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads       111332                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores       147161                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads         3687                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores         4454                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch           60      0.04%      0.04% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return        16760     12.26%     12.30% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect        16387     11.98%     24.28% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect         1951      1.43%     25.71% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond        95662     69.95%     95.66% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond         5579      4.08%     99.74% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.74% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond          350      0.26%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total       136749                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch            5      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return         5896     13.48%     13.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect         6740     15.41%     28.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect          723      1.65%     30.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond        27062     61.87%     92.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond         3085      7.05%     99.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond          230      0.53%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total        43741                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch           55      0.61%      0.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return           63      0.70%      1.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect         2864     31.71%     33.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          205      2.27%     35.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond         4928     54.56%     89.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond          864      9.57%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond           53      0.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total         9032                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch           55      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return        10864     11.68%     11.74% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect         9647     10.37%     22.11% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         1228      1.32%     23.43% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond        68600     73.76%     97.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond         2494      2.68%     99.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond          120      0.13%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total        93008                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch           55      0.72%      0.72% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return           37      0.48%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         2135     27.89%     29.09% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          197      2.57%     31.67% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond         4613     60.26%     91.93% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond          571      7.46%     99.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond           47      0.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total         7655                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget        56902     41.61%     41.61% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB        61614     45.06%     86.67% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS        16760     12.26%     98.92% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect         1473      1.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total       136749                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch         7715     85.42%     85.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         1212     13.42%     98.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect           63      0.70%     99.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           42      0.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total         9032                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted        95722                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken        56315                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         9032                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss         5770                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted         7820                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         1212                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups       136749                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         7444                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits        70517                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.515667                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted         6413                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups         2301                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits         1473                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          828                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch           60      0.04%      0.04% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return        16760     12.26%     12.30% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect        16387     11.98%     24.28% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect         1951      1.43%     25.71% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond        95662     69.95%     95.66% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond         5579      4.08%     99.74% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.74% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond          350      0.26%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total       136749                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch           60      0.09%      0.09% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return        16760     25.30%     25.40% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect         5300      8.00%     33.40% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect         1951      2.95%     36.34% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond        39980     60.36%     96.71% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         1831      2.76%     99.47% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.47% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond          350      0.53%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total        66232                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect         2864     38.47%     38.47% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     38.47% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond         3716     49.92%     88.39% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond          864     11.61%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total         7444                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect         2864     38.47%     38.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     38.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond         3716     49.92%     88.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond          864     11.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total         7444                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups         2301                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits         1473                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses          828                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          258                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords         2559                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes        24234                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops        24223                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        13359                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used        10864                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct        10827                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect           37                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts        44869                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls         2871                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         5366                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples       687122                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.929787                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     1.702802                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0       466199     67.85%     67.85% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1        77859     11.33%     79.18% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2        34194      4.98%     84.16% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3        29372      4.27%     88.43% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4        21327      3.10%     91.53% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5        29820      4.34%     95.87% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        28351      4.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total       687122                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars           1984                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls        10875                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu       395890     61.97%     61.97% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult          198      0.03%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv            9      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           17      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           20      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           16      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           17      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead       100673     15.76%     77.77% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite       142033     22.23%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total       638877                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples        28351                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts       476967                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps       638877                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP       472047                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP       633957                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     2.964972                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.337271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs       242706                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts       586729                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts       100673                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts       142033                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts          482                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            4      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu       395890     61.97%     61.97% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult          198      0.03%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv            9      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           17      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           20      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           16      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           17      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead       100673     15.76%     77.77% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite       142033     22.23%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total       638877                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl        93008                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl        80741                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl        12212                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl        68600                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl        24353                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall        10875                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn        10864                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       162604                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       162604                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       163775                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       163775                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data        78657                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total        78657                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data        79044                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total        79044                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data    310217422                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total    310217422                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data    310217422                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total    310217422                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       241261                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       241261                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       242819                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       242819                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.326025                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.326025                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.325526                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.325526                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  3943.926440                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  3943.926440                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  3924.616948                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  3924.616948                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs        40898                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets        17637                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs        11099                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets         1484                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     3.684836                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets    11.884771                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks        33246                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total        33246                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data        45364                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total        45364                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data        45364                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total        45364                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data        33293                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total        33293                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data        33501                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total        33501                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data    144351425                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total    144351425                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data    145018175                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total    145018175                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1588500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total      1588500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.137996                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.137996                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.137967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.137967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  4335.789055                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  4335.789055                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  4328.771529                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  4328.771529                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 226928.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 226928.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements        33246                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data         1457                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total         1457                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data          240                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total          240                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data      1159500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total      1159500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data         1697                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total         1697                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.141426                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.141426                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data  4831.250000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total  4831.250000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data           50                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total           50                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          190                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          190                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       859250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       859250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.111962                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.111962                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data  4522.368421                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total  4522.368421                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data        70797                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total        70797                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data        29965                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total        29965                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data    118868250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total    118868250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data       100762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total       100762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.297384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.297384                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  3966.903054                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  3966.903054                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        18508                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        18508                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data        11457                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total        11457                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data     47689000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total     47689000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1588500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total      1588500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.113704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.113704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4162.433447                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4162.433447                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 226928.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 226928.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         1075                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         1075                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data          316                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total          316                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         1391                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         1391                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.227175                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.227175                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data          137                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total          137                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data       337250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total       337250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.098490                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.098490                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data  2461.678832                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total  2461.678832                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data           96                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total           96                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data           71                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total           71                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          167                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          167                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.425150                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.425150                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data           71                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total           71                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       329500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       329500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.425150                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.425150                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data  4640.845070                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total  4640.845070                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data         1457                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total         1457                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data          100                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total          100                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       257500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       257500                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data         1557                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total         1557                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.064226                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.064226                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data         2575                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total         2575                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::cpu_cluster.cpus.data            2                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrHits::total            2                       # number of StoreCondReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           98                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           98                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       188500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       188500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.062942                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.062942                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data  1923.469388                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total  1923.469388                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           10                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           10                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        11342                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        11342                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data     77369981                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total     77369981                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        11352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        11352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999119                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999119                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data  6821.546553                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total  6821.546553                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        11337                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        11337                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data     71682981                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total     71682981                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.998679                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.998679                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data  6322.923260                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total  6322.923260                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data        91797                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total        91797                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data        37350                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total        37350                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data    113979191                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total    113979191                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data       129147                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total       129147                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.289205                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.289205                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data  3051.651700                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total  3051.651700                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        26851                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        26851                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data        10499                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total        10499                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     24979444                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     24979444                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.081295                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.081295                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data  2379.221259                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total  2379.221259                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       203149                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs        34270                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     5.927896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses      2001830                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses      2001830                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles       155308                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles       364503                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles        89319                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles        81221                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         5560                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved        58270                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred         3797                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts       719062                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts        32278                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts       663293                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop         5155                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches        98338                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts       108649                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts       143958                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.469025                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads       149319                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites       149502                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads       742238                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites       441396                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs       252607                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      1031915                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites         7274                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          396                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          214                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches        79847                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles           548289                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        18576                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles           618                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles         8015                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         1042                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         1401                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles         5118                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines        87208                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         2941                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           34                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples       695911                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     1.208616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     1.371499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0       362365     52.07%     52.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1        60699      8.72%     60.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2        38151      5.48%     66.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3       234696     33.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total       695911                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts       652495                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.461390                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches       136749                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.096697                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       122140                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst        80246                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total        80246                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst        80246                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total        80246                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst         6922                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total         6922                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst         6922                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total         6922                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    348513879                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    348513879                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    348513879                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    348513879                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst        87168                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total        87168                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst        87168                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total        87168                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.079410                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.079410                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.079410                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.079410                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 50348.725657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 50348.725657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 50348.725657                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 50348.725657                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       234840                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           55                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         1599                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   146.866792                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           55                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks         5721                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total         5721                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         1201                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         1201                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         1201                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         1201                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst         5721                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total         5721                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst         5721                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total         5721                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    287918147                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    287918147                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    287918147                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    287918147                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.065632                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.065632                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.065632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.065632                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 50326.542038                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 50326.542038                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 50326.542038                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 50326.542038                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements         5721                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst        80246                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total        80246                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst         6922                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total         6922                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    348513879                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    348513879                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst        87168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total        87168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.079410                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.079410                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 50348.725657                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 50348.725657                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         1201                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         1201                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst         5721                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total         5721                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    287918147                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    287918147                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.065632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.065632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 50326.542038                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 50326.542038                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse         1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs       140501                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs         6745                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    20.830393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          458                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          491                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses       703065                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses       703065                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         5560                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles          3221                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles        11439                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts       690706                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts       111332                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts       147161                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts         2550                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents        11316                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents           74                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         1421                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         4318                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         5739                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit       658535                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount       657992                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst       281251                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst       473700                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.465277                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.593732                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker          280                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.mmu.itb_walker           32                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.inst         1088                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::cpu_cluster.cpus.data        18616                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.demandHits::total        20016                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker          280                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.mmu.itb_walker           32                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.inst         1088                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::cpu_cluster.cpus.data        18616                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.overallHits::total        20016                       # number of overall hits (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.inst         4633                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::cpu_cluster.cpus.data         3052                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.demandMisses::total         7727                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.inst         4633                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::cpu_cluster.cpus.data         3052                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.overallMisses::total         7727                       # number of overall misses (Count)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker       191226                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker        54492                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.inst    283696250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::cpu_cluster.cpus.data     35314000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMissLatency::total    319255968                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker       191226                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker        54492                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.inst    283696250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::cpu_cluster.cpus.data     35314000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMissLatency::total    319255968                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          313                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.inst         5721                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::cpu_cluster.cpus.data        21668                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandAccesses::total        27743                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          313                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.inst         5721                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::cpu_cluster.cpus.data        21668                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.overallAccesses::total        27743                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.inst     0.809823                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::cpu_cluster.cpus.data     0.140853                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMissRate::total     0.278521                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.inst     0.809823                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::cpu_cluster.cpus.data     0.140853                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMissRate::total     0.278521                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5794.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6054.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.inst 61233.811785                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::cpu_cluster.cpus.data 11570.773263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMissLatency::total 41316.936457                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5794.727273                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6054.666667                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.inst 61233.811785                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::cpu_cluster.cpus.data 11570.773263                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMissLatency::total 41316.936457                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l2cache.writebacks::writebacks        29217                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.writebacks::total        29217                       # number of writebacks (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::cpu_cluster.cpus.data          179                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrHits::total          179                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::cpu_cluster.cpus.data          179                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.overallMshrHits::total          179                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.inst         4633                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::cpu_cluster.cpus.data         2873                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMisses::total         7548                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.inst         4633                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.data         2873                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher        15255                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrMisses::total        22803                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       166476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        47742                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.inst    280221500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::cpu_cluster.cpus.data     25072500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissLatency::total    305508218                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       166476                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        47742                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.inst    280221500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.data     25072500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    103085566                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrMissLatency::total    408593784                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1576250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.overallMshrUncacheableLatency::total      1576250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.809823                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::cpu_cluster.cpus.data     0.132592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandMshrMissRate::total     0.272069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.809823                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.data     0.132592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.overallMshrMissRate::total     0.821937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5044.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5304.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 60483.811785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  8726.940480                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.demandAvgMshrMissLatency::total 40475.386592                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5044.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5304.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 60483.811785                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  8726.940480                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  6757.493674                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrMissLatency::total 17918.422313                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 225178.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.overallAvgMshrUncacheableLatency::total 225178.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.replacements        36991                       # number of replacements (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher        15255                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMisses::total        15255                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher    103085566                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissLatency::total    103085566                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher  6757.493674                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.HardPFReq.avgMshrMissLatency::total  6757.493674                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::cpu_cluster.cpus.data         1230                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.hits::total         1230                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::cpu_cluster.cpus.data        10354                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.misses::total        10354                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::cpu_cluster.cpus.data        69000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missLatency::total        69000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::cpu_cluster.cpus.data        11584                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.accesses::total        11584                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.893819                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.missRate::total     0.893819                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     6.664091                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMissLatency::total     6.664091                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        10354                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMisses::total        10354                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data     46724500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissLatency::total     46724500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.893819                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.mshrMissRate::total     0.893819                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data  4512.700406                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.InvalidateReq.avgMshrMissLatency::total  4512.700406                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::cpu_cluster.cpus.inst         1088                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.hits::total         1088                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::cpu_cluster.cpus.inst         4633                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.misses::total         4633                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::cpu_cluster.cpus.inst    283696250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missLatency::total    283696250                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::cpu_cluster.cpus.inst         5721                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.accesses::total         5721                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.809823                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.missRate::total     0.809823                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 61233.811785                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMissLatency::total 61233.811785                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         4633                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMisses::total         4633                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst    280221500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissLatency::total    280221500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.809823                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.mshrMissRate::total     0.809823                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 60483.811785                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadCleanReq.avgMshrMissLatency::total 60483.811785                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::cpu_cluster.cpus.data         8934                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.hits::total         8934                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::cpu_cluster.cpus.data         1016                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.misses::total         1016                       # number of ReadExReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::cpu_cluster.cpus.data      5823250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.missLatency::total      5823250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::cpu_cluster.cpus.data         9950                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.accesses::total         9950                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::cpu_cluster.cpus.data     0.102111                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.missRate::total     0.102111                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::cpu_cluster.cpus.data  5731.545276                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMissLatency::total  5731.545276                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::cpu_cluster.cpus.data            6                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrHits::total            6                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::cpu_cluster.cpus.data         1010                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMisses::total         1010                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      5046000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissLatency::total      5046000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.101508                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.mshrMissRate::total     0.101508                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data  4996.039604                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadExReq.avgMshrMissLatency::total  4996.039604                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          280                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           32                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.hits::total          312                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.misses::total           42                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker       191226                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker        54492                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.missLatency::total       245718                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          313                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           41                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.accesses::total          354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.missRate::total     0.118644                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5794.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker  6054.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMissLatency::total  5850.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker       166476                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        47742                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissLatency::total       214218                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1576250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrUncacheableLatency::total      1576250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.105431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.219512                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.mshrMissRate::total     0.118644                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker  5044.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker  5304.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrMissLatency::total  5100.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 225178.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadReq.avgMshrUncacheableLatency::total 225178.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::cpu_cluster.cpus.data         9682                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.hits::total         9682                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::cpu_cluster.cpus.data         2036                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.misses::total         2036                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data     29490750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missLatency::total     29490750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::cpu_cluster.cpus.data        11718                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.accesses::total        11718                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.173750                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.missRate::total     0.173750                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 14484.651277                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMissLatency::total 14484.651277                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data          173                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrHits::total          173                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data         1863                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMisses::total         1863                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data     20026500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissLatency::total     20026500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.158986                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.mshrMissRate::total     0.158986                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 10749.597424                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.ReadSharedReq.avgMshrMissLatency::total 10749.597424                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::cpu_cluster.cpus.data           94                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.hits::total           94                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.misses::total            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        15750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missLatency::total        15750                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data           98                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.accesses::total           98                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::cpu_cluster.cpus.data     0.040816                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.missRate::total     0.040816                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data  3937.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMissLatency::total  3937.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMisses::total            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        18000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissLatency::total        18000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.040816                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.mshrMissRate::total     0.040816                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data         4500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.SCUpgradeReq.avgMshrMissLatency::total         4500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::cpu_cluster.cpus.data          411                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.hits::total          411                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::cpu_cluster.cpus.data           32                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.misses::total           32                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::cpu_cluster.cpus.data       146000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missLatency::total       146000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::cpu_cluster.cpus.data          443                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.accesses::total          443                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.072235                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.missRate::total     0.072235                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  4562.500000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMissLatency::total  4562.500000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMisses::total           32                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       250000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissLatency::total       250000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.072235                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.mshrMissRate::total     0.072235                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data  7812.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.UpgradeReq.avgMshrMissLatency::total  7812.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::writebacks         7501                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.hits::total         7501                       # number of WritebackClean hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::writebacks         7501                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackClean.accesses::total         7501                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::writebacks        31465                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.hits::total        31465                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::writebacks        31465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.WritebackDirty.accesses::total        31465                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.prefetcher.demandMshrMisses         7548                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIssued        98731                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUnused         1045                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUseful        14010                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.accuracy     0.141901                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.coverage     0.649875                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInCache        80744                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInMSHR         2395                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfHitInWB          337                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfLate        83476                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfIdentified        99956                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfBufferHit         1076                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedDemand          146                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfSpanPage        16308                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.pfUsefulSpanPage        16005                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l2cache.tags.tagsInUse  8165.071616                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l2cache.tags.totalRefs       100093                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.sampledRefs        46379                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l2cache.tags.avgRefs     2.158153                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l2cache.tags.occupancies::writebacks  3359.151843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     4.274375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     1.961831                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.inst  1112.251161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.data   619.819873                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupancies::cpu_cluster.cpus.l2cache.prefetcher  3067.612532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::writebacks     0.410053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.inst     0.135773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.data     0.075662                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::cpu_cluster.cpus.l2cache.prefetcher     0.374464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.avgOccs::total     0.996713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1022         2082                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.occupanciesTaskId::1024         6060                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::1         1438                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1022::2          644                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::0         1305                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::1         3668                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ageTaskId_1024::2         1087                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1022     0.254150                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1023     0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.ratioOccsTaskId::1024     0.739746                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l2cache.tags.tagAccesses       668882                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.dataAccesses       668882                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.inst         1158                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.data         2734                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::cpu_cluster.cpus.l2cache.prefetcher        14984                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.demandHits::total        18918                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.inst         1158                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.data         2734                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::cpu_cluster.cpus.l2cache.prefetcher        14984                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.overallHits::total        18918                       # number of overall hits (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.inst         3475                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.data          136                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::cpu_cluster.cpus.l2cache.prefetcher          242                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.demandMisses::total         3853                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.inst         3475                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.data          136                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::cpu_cluster.cpus.l2cache.prefetcher          242                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.overallMisses::total         3853                       # number of overall misses (Count)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.inst    270566000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.data     10970250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::cpu_cluster.cpus.l2cache.prefetcher     30631897                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMissLatency::total    312168147                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.inst    270566000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.data     10970250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::cpu_cluster.cpus.l2cache.prefetcher     30631897                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMissLatency::total    312168147                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.inst         4633                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.data         2870                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::cpu_cluster.cpus.l2cache.prefetcher        15226                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandAccesses::total        22771                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.inst         4633                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.data         2870                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::cpu_cluster.cpus.l2cache.prefetcher        15226                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.overallAccesses::total        22771                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.inst     0.750054                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.data     0.047387                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.015894                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMissRate::total     0.169206                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.inst     0.750054                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.data     0.047387                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.015894                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMissRate::total     0.169206                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.inst 77860.719424                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.data 80663.602941                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 126578.086777                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMissLatency::total 81019.503504                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.inst 77860.719424                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.data 80663.602941                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 126578.086777                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMissLatency::total 81019.503504                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.l3cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.l3cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::cpu_cluster.cpus.l2cache.prefetcher            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrHits::total            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::cpu_cluster.cpus.l2cache.prefetcher            7                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.inst         3475                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.data          135                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::cpu_cluster.cpus.l2cache.prefetcher          235                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMisses::total         3845                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.inst         3475                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.data          135                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l2cache.prefetcher          235                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::cpu_cluster.cpus.l3cache.prefetcher           26                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrMisses::total         3871                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.inst    260141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.data     10499000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher     28603676                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissLatency::total    299243676                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.inst    260141000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.data     10499000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher     28603676                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher      4742220                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrMissLatency::total    303985896                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1539500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.overallMshrUncacheableLatency::total      1539500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.inst     0.750054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.data     0.047038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.015434                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandMshrMissRate::total     0.168855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.inst     0.750054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.data     0.047038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.015434                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.overallMshrMissRate::total     0.169997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 74860.719424                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 77770.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 121717.770213                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.demandAvgMshrMissLatency::total 77826.703771                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 74860.719424                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 77770.370370                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 121717.770213                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 182393.076923                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrMissLatency::total 78529.035391                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 219928.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.overallAvgMshrUncacheableLatency::total 219928.571429                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.replacements            4                       # number of replacements (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::writebacks         3958                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMisses::total         3958                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::cpu_cluster.cpus.l3cache.prefetcher           26                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMisses::total           26                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher      4742220                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissLatency::total      4742220                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::cpu_cluster.cpus.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.l3cache.prefetcher 182393.076923                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.HardPFReq.avgMshrMissLatency::total 182393.076923                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::cpu_cluster.cpus.data        10353                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.hits::total        10353                       # number of InvalidateReq hits (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::cpu_cluster.cpus.data            1                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::cpu_cluster.cpus.data        10354                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.accesses::total        10354                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::cpu_cluster.cpus.data     0.000097                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.missRate::total     0.000097                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        11250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissLatency::total        11250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.000097                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.mshrMissRate::total     0.000097                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data        11250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.InvalidateReq.avgMshrMissLatency::total        11250                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::cpu_cluster.cpus.data         1007                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.hits::total         1007                       # number of ReadExReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::cpu_cluster.cpus.data         1007                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadExReq.accesses::total         1007                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1539500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.mshrUncacheableLatency::total      1539500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 219928.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadReq.avgMshrUncacheableLatency::total 219928.571429                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.inst         1158                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.data         1727                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::cpu_cluster.cpus.l2cache.prefetcher        14984                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.hits::total        17911                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.inst         3475                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.data          136                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::cpu_cluster.cpus.l2cache.prefetcher          242                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.misses::total         3853                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.inst    270566000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.data     10970250                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::cpu_cluster.cpus.l2cache.prefetcher     30631897                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missLatency::total    312168147                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.dtb_walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.mmu.itb_walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.inst         4633                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.data         1863                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::cpu_cluster.cpus.l2cache.prefetcher        15226                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.accesses::total        21764                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.750054                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.073001                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::cpu_cluster.cpus.l2cache.prefetcher     0.015894                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.missRate::total     0.177035                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 77860.719424                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 80663.602941                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.l2cache.prefetcher 126578.086777                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMissLatency::total 81019.503504                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::cpu_cluster.cpus.l2cache.prefetcher            7                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrHits::total            8                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst         3475                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          135                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::cpu_cluster.cpus.l2cache.prefetcher          235                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMisses::total         3845                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst    260141000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data     10499000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher     28603676                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissLatency::total    299243676                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.750054                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.072464                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.l2cache.prefetcher     0.015434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.mshrMissRate::total     0.176668                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 74860.719424                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 77770.370370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.l2cache.prefetcher 121717.770213                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.ReadSharedReq.avgMshrMissLatency::total 77826.703771                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.hits::total            4                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.SCUpgradeReq.accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::cpu_cluster.cpus.data           26                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.hits::total           26                       # number of UpgradeReq hits (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::cpu_cluster.cpus.data            9                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.misses::total            9                       # number of UpgradeReq misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::cpu_cluster.cpus.data        31000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missLatency::total        31000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::cpu_cluster.cpus.data           35                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.accesses::total           35                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::cpu_cluster.cpus.data     0.257143                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.missRate::total     0.257143                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  3444.444444                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMissLatency::total  3444.444444                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::cpu_cluster.cpus.data            9                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMisses::total            9                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       107750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissLatency::total       107750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data     0.257143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.mshrMissRate::total     0.257143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11972.222222                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.UpgradeReq.avgMshrMissLatency::total 11972.222222                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::writebacks        29217                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.hits::total        29217                       # number of WritebackDirty hits (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::writebacks        29217                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.WritebackDirty.accesses::total        29217                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.cpus.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.prefetcher.demandMshrMisses         3845                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIssued           44                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUnused           11                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInCache           11                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInMSHR            7                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfLate           18                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfIdentified          138                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfBufferHit           79                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedDemand            7                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfSpanPage            6                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.cpus.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.l3cache.tags.tagsInUse 449887.878669                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.l3cache.tags.totalRefs       513157                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.sampledRefs       478756                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.l3cache.tags.avgRefs     1.071855                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.l3cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.l3cache.tags.occupancies::writebacks 448549.112438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupancies::cpu_cluster.cpus.l3cache.prefetcher  1338.766231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::writebacks     0.855540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::cpu_cluster.cpus.l3cache.prefetcher     0.002553                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.avgOccs::total     0.858093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1022       141261                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1023           84                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.occupanciesTaskId::1024       308101                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::0          388                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::1         2778                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::2         5267                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::3         2384                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1022::4       130444                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1023::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::0          581                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::1         3564                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::2         9197                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::3         8007                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ageTaskId_1024::4       286752                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1022     0.269434                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1023     0.000160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.ratioOccsTaskId::1024     0.587656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.l3cache.tags.tagAccesses       564082                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.dataAccesses       564082                       # Number of data accesses (Count)
system.cpu_cluster.cpus.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.lsq0.forwLoads           2272                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        10657                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation           74                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores         5128                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads          451                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache         8949                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples        99199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean     8.696338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    24.459197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9        75480     76.09%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        18653     18.80%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         2471      2.49%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         1323      1.33%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          316      0.32%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          287      0.29%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           18      0.02%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79           32      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89           24      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99           33      0.03%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109           86      0.09%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119            9      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129           21      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139           26      0.03%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149           50      0.05%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159           20      0.02%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169           14      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179           45      0.05%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189           29      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199           18      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209            7      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            3      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            1      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239            1      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249           10      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259            5      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269            8      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279           11      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289           40      0.04%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299           65      0.07%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows           93      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         1662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total        99199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           100                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits       106769                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          421                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits       143969                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          117                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts            33                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses       107190                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses       144086                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits           250738                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses            538                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses       251276                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks          535                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor          535                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           30                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          157                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples          378                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean   267.195767                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  1524.132338                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-1023          361     95.50%     95.50% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::1024-2047            5      1.32%     96.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::2048-3071            1      0.26%     97.09% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::3072-4095            3      0.79%     97.88% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-5119            1      0.26%     98.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::6144-7167            2      0.53%     98.68% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::7168-8191            1      0.26%     98.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::9216-10239            1      0.26%     99.21% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::11264-12287            1      0.26%     99.47% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::13312-14335            1      0.26%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::15360-16383            1      0.26%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total          378                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples           73                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  3804.794521                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  2383.237551                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev  4063.781118                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-1023           10     13.70%     13.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::1024-2047           39     53.42%     67.12% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::2048-3071            2      2.74%     69.86% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::3072-4095            1      1.37%     71.23% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::4096-5119            4      5.48%     76.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::5120-6143            2      2.74%     79.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::6144-7167            1      1.37%     80.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::10240-11263            6      8.22%     89.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::11264-12287            1      1.37%     90.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::12288-13311            7      9.59%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total           73                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    347837250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.753566                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.444052                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0     86188500     24.78%     24.78% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1    261551000     75.19%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2        26500      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3         9750      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4         6000      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5         9000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        18000      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7          750      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8         3250      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9         2500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10         3000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         3750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        15250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    347837250                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB           30    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total           30                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          535                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          535                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data           30                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total           30                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total          565                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits        87304                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          123                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            31                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            9                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses        87427                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits            87304                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            123                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses        87427                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          122                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          122                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           30                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           22                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          100                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    82.500000                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   620.621023                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-511           97     97.00%     97.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::512-1023            1      1.00%     98.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1535            1      1.00%     99.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::5632-6143            1      1.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          100                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           52                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  2360.576923                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  1793.213167                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev  2588.347503                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::1024-2047           44     84.62%     84.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::3072-4095            1      1.92%     86.54% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::5120-6143            2      3.85%     90.38% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::6144-7167            3      5.77%     96.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::12288-13311            2      3.85%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           52                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    353531750                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.397259                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.489330                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    213088000     60.27%     60.27% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    140443750     39.73%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    353531750                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           30    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           30                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          122                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          122                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           30                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           30                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          152                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits          366                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          115                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          193                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          228                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits           62                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses           55                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts           71                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries           34                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          421                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses          117                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          123                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits          370                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          291                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses          661                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           16                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    353548492                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         2008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         5560                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles       219925                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles        14716                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles       138992                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles       106481                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles       210237                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts       697324                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         6301                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.LQFullEvents         3108                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents        61777                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents          248                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands       665185                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups        1018084                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups       773206                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          444                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps       605952                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        59231                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing        10245                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing         2578                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts       424038                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads             1341723                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes            1376256                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts       472047                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps        633957                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadReq          491                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadResp        17930                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackDirty        60682                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::WritebackClean         7502                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::CleanEvict         7774                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::HardPFReq        24643                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeReq          443                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::SCUpgradeReq           98                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::UpgradeResp          541                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExReq         9950                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadExResp         9950                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadCleanReq         5721                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::ReadSharedReq        11718                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateReq        11584                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.transDist::InvalidateResp        11584                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port        17163                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port       100846                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          140                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          698                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktCount::total       118847                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port       732288                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.cpus.l2cache.cpu_side_port      3514524                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port          328                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.cpus.l2cache.cpu_side_port         2504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.pktSize::total      4249644                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL2Bus.snoops          61764                       # Total snoops (Count)
system.cpu_cluster.cpus.toL2Bus.snoopTraffic      1870928                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::samples       101639                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::mean     0.039394                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::stdev     0.194532                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::0        97635     96.06%     96.06% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::1         4004      3.94%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.snoopFanout::total       101639                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.occupancy     39331329                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer0.occupancy      4294236                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer1.occupancy     19287742                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer2.occupancy        49553                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.respLayer3.occupancy       192815                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totRequests        78614                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleRequests        39647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.totSnoops         3870                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitSingleSnoops         3870                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadReq            7                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadResp        21771                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::WritebackDirty        29221                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::CleanEvict         4474                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::HardPFReq           41                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeReq           35                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::UpgradeResp           39                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExReq         1007                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadExResp         1007                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::ReadSharedReq        21764                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateReq        10354                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.transDist::InvalidateResp        10354                       # Transaction distribution (Count)
system.cpu_cluster.cpus.toL3Bus.pktCount_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port       100033                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.cpus.toL3Bus.pktSize_system.cpu_cluster.cpus.l2cache.mem_side_port::system.cpu_cluster.cpus.l3cache.cpu_side_port      3327260                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.cpus.toL3Bus.snoops             45                       # Total snoops (Count)
system.cpu_cluster.cpus.toL3Bus.snoopTraffic          256                       # Total snoop traffic (Byte)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::samples        33216                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::mean     0.000090                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::stdev     0.009503                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::0        33213     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::1            3      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.snoopFanout::total        33216                       # Request fanout histogram (Count)
system.cpu_cluster.cpus.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.occupancy     32681311                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.respLayer0.occupancy     19680000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.cpus.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totRequests        66855                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleRequests        33742                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.totSnoops            3                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitSingleSnoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.cpus.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                     7                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                    7                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer4.occupancy                 8250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy               14000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      3475.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples       135.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l2cache.prefetcher::samples       237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.l3cache.prefetcher::samples        23.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000750480                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                7737                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3870                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3870                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3870                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    2811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  247680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              700550557.84110045                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              724083.26391845                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     353631500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      91283.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       222400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data         8640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l2cache.prefetcher        15168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.l3cache.prefetcher         1472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 629047335.529153585434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 24437810.157247692347                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l2cache.prefetcher 42901933.387168169022                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.l3cache.prefetcher 4163478.767531088088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         3475                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data          135                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l2cache.prefetcher          237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.l3cache.prefetcher           23                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    139705954                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data      5709703                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l2cache.prefetcher     20045150                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.l3cache.prefetcher      3890471                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     40203.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     42294.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l2cache.prefetcher     84578.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.l3cache.prefetcher    169150.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       222400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data         8640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l2cache.prefetcher        15168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.l3cache.prefetcher         1472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         247680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       222400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       222400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         3475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data          135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l2cache.prefetcher          237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.l3cache.prefetcher           23                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3870                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    629047336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     24437810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l2cache.prefetcher     42901933                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.l3cache.prefetcher      4163479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         700550558                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    629047336                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     629047336                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       724083                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           724083                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       724083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    629047336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     24437810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l2cache.prefetcher     42901933                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.l3cache.prefetcher      4163479                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        701274641                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3870                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           97                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               104060508                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               9659520                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          169351278                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26889.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43760.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  69                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             1.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3801                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.161800                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.528067                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    18.094412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127         3772     99.24%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191           14      0.37%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255            7      0.18%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319            4      0.11%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383            1      0.03%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            1      0.03%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3801                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            247680                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              700.550558                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.73                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -10749106.368000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    7200857.664000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   16490732.544000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 15954146.208000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 81302819.769600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 90442216.550400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  200641666.368000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   567.504971                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    177927983                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     26845000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    148777517                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    7                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                3877                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             4                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3958                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3870                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port        11712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.cpus.l3cache.mem_side_port::total        11726                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11726                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.mem_ctrls.port       247936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::system.iobridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.cpus.l3cache.mem_side_port::total       247964                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   247964                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3887                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3887    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3887                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            10872998                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                8750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           21800880                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7842                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3972                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    353550500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        8                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
