if {![file exists "C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/keypad_simul_2/keypad_simul_2.mpf"]} { 
	project new "C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/keypad_simul_2" keypad_simul_2
	project addfile "C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv" verilog
	project addfile "C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv" verilog
	vlib  work
	vdel -lib work -all 
	vlib work

	vlog -sv -mfcu \
	+incdir+"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1" \
 -work work \
	"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv" \
	"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv"
} else {
	project open "C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/keypad_simul_2/keypad_simul_2"
	project compileoutofdate
}
vsim -voptargs=+acc -lib work -L pmi_work -L ovi_ice40up  testbench 
view wave
add wave /*
run 100 ns
