# "System Architecture"

## part 1 - jim
***
[jim notes](https://online.manchester.ac.uk/bbcswebdav/pid-13877526-dt-content-rid-132936572_1/courses/I3132-COMP-25212-1221-2SE-001895/html/intro.html) - [[jim wiki links]]

> black text is information
> <span style="color:blue">blue text is not directly examinable</span>
> <span style="color:red">red text indicates self tests</span>

### week 1 - buses / addressing
- intro to the course / 2 parts
- [[moores law]]
- latency & bandwidth revision
- [[amdahls second law + memory wall]]
- [[bus]] + [[bus bridge]]
- [[bytes and words + alignment]]
- [[endianness]]
- [[von neumann + other flavours]]

### week 2 - caches pt1 / pt2
- [[caches]] + [[locality]]
- [[associativity]]
- [[fully associative cache]]
- [[CAM (associative memory)]]
- [[direct mapped cache]]
- [[set associative cache]]
- [[cache lines]]
- [[choosing caches]]
- [[cache replacement policies]]
- [[cache write policies]]
- [[cache flushing]]

### week 3 - caches pt3 / write buffers / memory management
- [[write buffers]]
- [[cache prefetching]]
- [[virtually vs physically addressed cache]]
- [[virtual memory + page tables]]
- [[table walking]]
- [[MMU]]

### week 4 - main memory pt 1 / pt 2
- [[SRAM]]
- bigger memories need longer wires so are slower and more power hungry
- [[CAM (associative memory)]] (covered in w2)
- [[DRAM]]
- [[SDRAM]]
- [[signal timing in SDRAM]]
- [[memory hierarchy diagram]]
- [[memory reliability]]
- [[hamming codes]]

### week 5 - secondary storage / extra principles
- [[secondary storage]]
- [[RAID]]
- [[disk caches (buffers)]]
- [[SIMD instructions]]
- [[profiling]]
- [[coprocessors]]

***

## part 2 - oliver

### week 6 - pipelining
- revision of 3-box architecture (COMP15111) - processor, memory and buses
- revision of types of instructions - memory operations, processing operations and control flow instructions
- [[fetch-execute]] details, and [[cycles of operation + stages]]
- [[pipelining]], [[control hazards]] and how they can be mitigated with [[branch prediction]]
- [[data hazards]]
- [[superscalar processors]]

### week 7 -  out of order processors
- [[reordering instructions]]
- [[modern pipelines vs classic 5-stage pipeline]]
- [[out of order processors]] and [[scoreboards]]
- [[structural hazards]]
- [[data dependencies]]
- [[out of order execution with tomasulo]]

### week 8 - multithreading
- [[hardware multithreading]]
- [[fine-grained multithreading]] and [[coarse-grained multithreading]]
- [[software multithreading]], [[OS processes + process control blocks (PCB)]]

### week 9 - multicore
- [[limits of single core performance]]
- [[power wall]]
- [[ILP wall]]
- [[amdahls law]]
- [[combining + using multiple cores]]
- [[memory coherence]]
- [[memory consistency]]
- [[snooping protocols]]
- [[directory based protocols]]
- [[MESI protocol]]
- live lecture: [[cache coherence protocols]]

### week 10 - multicore + future
- [[on chip interconnects]]
- [[beyond multicore systems]]
- [[clusters, supercomputers and datacentres]]
- [[general purpose GPUs]]