From 70dc731d918793ad8bde8d2902fc68aeb5e04ed8 Mon Sep 17 00:00:00 2001
From: Joshua Riek <jjriek@verizon.net>
Date: Wed, 17 May 2023 20:48:34 -0400
Subject: [PATCH 09/11] arm64: dts: add overlays for opi5 and opi5 plus

---
 arch/arm64/boot/dts/rockchip/overlay/Makefile |  64 +++++++++++
 .../rockchip/overlay/orangepi-5-can0-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-can1-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-can1-m1.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-can2-m1.dts   |  14 +++
 .../dts/rockchip/overlay/orangepi-5-dmc.dts   |  12 +++
 .../rockchip/overlay/orangepi-5-hdmi2-8k.dts  |  36 +++++++
 .../rockchip/overlay/orangepi-5-hdmirx.dts    |  12 +++
 .../rockchip/overlay/orangepi-5-i2c1-m2.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c1-m4.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c2-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c2-m4.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c3-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c4-m3.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c5-m3.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c6-m4.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-i2c8-m2.dts   |  14 +++
 .../dts/rockchip/overlay/orangepi-5-lcd1.dts  |   6 +-
 .../dts/rockchip/overlay/orangepi-5-lcd2.dts  |   6 +-
 .../overlay/orangepi-5-ov13850-c1.dts         | 100 ++++++++++++++++++
 .../overlay/orangepi-5-ov13850-c2.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13850-c3.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13855-c1.dts         | 100 ++++++++++++++++++
 .../overlay/orangepi-5-ov13855-c2.dts         |  94 ++++++++++++++++
 .../overlay/orangepi-5-ov13855-c3.dts         |  94 ++++++++++++++++
 .../rockchip/overlay/orangepi-5-plus-lcd.dts  |  25 +++++
 .../overlay/orangepi-5-plus-ov13850.dts       | 100 ++++++++++++++++++
 .../overlay/orangepi-5-plus-ov13855.dts       | 100 ++++++++++++++++++
 .../rockchip/overlay/orangepi-5-pwm0-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-pwm0-m1.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm0-m2.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm1-m0.dts   |  14 +++
 .../rockchip/overlay/orangepi-5-pwm1-m1.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm1-m2.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm10-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm11-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm12-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm13-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm13-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm14-m0.dts  |  14 +++
 .../rockchip/overlay/orangepi-5-pwm14-m1.dts  |  14 +++
 .../rockchip/overlay/orangepi-5-pwm14-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm15-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm15-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-pwm3-m0.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm3-m2.dts   |  13 +++
 .../rockchip/overlay/orangepi-5-pwm3-m3.dts   |  13 +++
 .../dts/rockchip/overlay/orangepi-5-sata2.dts |  20 ++++
 .../orangepi-5-spi0-m2-cs0-cs1-spidev.dts     |  31 ++++++
 .../overlay/orangepi-5-spi0-m2-cs0-spidev.dts |  24 +++++
 .../overlay/orangepi-5-spi0-m2-cs1-spidev.dts |  24 +++++
 .../overlay/orangepi-5-spi4-m0-cs1-spidev.dts |  23 ++++
 .../orangepi-5-spi4-m1-cs0-cs1-spidev.dts     |  30 ++++++
 .../overlay/orangepi-5-spi4-m1-cs0-spidev.dts |  23 ++++
 .../overlay/orangepi-5-spi4-m1-cs1-spidev.dts |  23 ++++
 .../overlay/orangepi-5-spi4-m2-cs0-spidev.dts |  23 ++++
 .../rockchip/overlay/orangepi-5-uart0-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart1-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart3-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart3-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart4-m0.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart4-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart6-m1.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart7-m2.dts  |  13 +++
 .../rockchip/overlay/orangepi-5-uart8-m1.dts  |  13 +++
 .../overlay/orangepi-5-wifi-ap6275p.dts       |  19 ++++
 .../rockchip/overlay/orangepi-5-wifi-pcie.dts |  19 ++++
 67 files changed, 1740 insertions(+), 6 deletions(-)
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can0-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmi2-8k.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmirx.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m4.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c4-m3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c6-m4.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c8-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-lcd.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13850.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13855.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm10-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm11-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm12-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m3.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-sata2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs1-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m2-cs0-spidev.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart6-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart7-m2.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart8-m1.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts
 create mode 100644 arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-pcie.dts

diff --git a/arch/arm64/boot/dts/rockchip/overlay/Makefile b/arch/arm64/boot/dts/rockchip/overlay/Makefile
index 64b3814ee280..5726c69dda24 100644
--- a/arch/arm64/boot/dts/rockchip/overlay/Makefile
+++ b/arch/arm64/boot/dts/rockchip/overlay/Makefile
@@ -1,8 +1,72 @@
 # SPDX-License-Identifier: GPL-2.0
 dtbo-$(CONFIG_ARCH_ROCKCHIP) += \
+	orangepi-5-i2c1-m2.dtbo \
+	orangepi-5-i2c1-m4.dtbo \
+	orangepi-5-i2c2-m0.dtbo \
+	orangepi-5-i2c2-m4.dtbo \
+	orangepi-5-i2c3-m0.dtbo \
+	orangepi-5-i2c4-m3.dtbo \
+	orangepi-5-i2c5-m3.dtbo \
+	orangepi-5-i2c6-m4.dtbo \
+	orangepi-5-i2c8-m2.dtbo \
+	orangepi-5-pwm0-m0.dtbo \
+	orangepi-5-pwm0-m1.dtbo \
+	orangepi-5-pwm0-m2.dtbo \
+	orangepi-5-pwm1-m0.dtbo \
+	orangepi-5-pwm1-m1.dtbo \
+	orangepi-5-pwm1-m2.dtbo \
+	orangepi-5-pwm3-m0.dtbo \
+	orangepi-5-pwm3-m2.dtbo \
+	orangepi-5-pwm3-m3.dtbo \
+	orangepi-5-pwm10-m0.dtbo \
+	orangepi-5-pwm11-m0.dtbo \
+	orangepi-5-pwm12-m0.dtbo \
+	orangepi-5-pwm13-m0.dtbo \
+	orangepi-5-pwm13-m2.dtbo \
+	orangepi-5-pwm14-m0.dtbo \
+	orangepi-5-pwm14-m1.dtbo \
+	orangepi-5-pwm14-m2.dtbo \
+	orangepi-5-pwm15-m1.dtbo \
+	orangepi-5-pwm15-m2.dtbo \
+	orangepi-5-uart0-m2.dtbo \
+	orangepi-5-uart1-m1.dtbo \
+	orangepi-5-uart3-m0.dtbo \
+	orangepi-5-uart3-m1.dtbo \
+	orangepi-5-uart4-m0.dtbo \
+	orangepi-5-uart4-m2.dtbo \
+	orangepi-5-uart6-m1.dtbo \
+	orangepi-5-uart7-m2.dtbo \
+	orangepi-5-uart8-m1.dtbo \
+	orangepi-5-can0-m0.dtbo \
+	orangepi-5-can1-m0.dtbo \
+	orangepi-5-can1-m1.dtbo \
+	orangepi-5-can2-m1.dtbo \
 	orangepi-5-lcd1.dtbo \
 	orangepi-5-lcd2.dtbo \
+	orangepi-5-plus-lcd.dtbo \
+	orangepi-5-ov13850-c1.dtbo \
+	orangepi-5-ov13850-c2.dtbo \
+	orangepi-5-ov13850-c3.dtbo \
+	orangepi-5-ov13855-c1.dtbo \
+	orangepi-5-ov13855-c2.dtbo \
+	orangepi-5-ov13855-c3.dtbo \
+	orangepi-5-plus-ov13850.dtbo \
+	orangepi-5-plus-ov13855.dtbo \
+	orangepi-5-dmc.dtbo \
 	orangepi-5-sata.dtbo \
+	orangepi-5-sata2.dtbo \
+	orangepi-5-hdmirx.dtbo \
+	orangepi-5-hdmi2-8k.dtbo \
+	orangepi-5-wifi-ap6275p.dtbo \
+	orangepi-5-wifi-pcie.dtbo \
+	orangepi-5-spi0-m2-cs0-spidev.dtbo \
+	orangepi-5-spi0-m2-cs1-spidev.dtbo \
+	orangepi-5-spi0-m2-cs0-cs1-spidev.dtbo \
+	orangepi-5-spi4-m0-cs1-spidev.dtbo \
+	orangepi-5-spi4-m1-cs0-spidev.dtbo \
+	orangepi-5-spi4-m1-cs1-spidev.dtbo \
+	orangepi-5-spi4-m1-cs0-cs1-spidev.dtbo \
+	orangepi-5-spi4-m2-cs0-spidev.dtbo \
 	rock-5a-hdmi-8k.dtbo \
 	rock-5a-i2c5-rtc-hym8563.dtbo \
 	rock-5a-radxa-camera-4k.dtbo \
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can0-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can0-m0.dts
new file mode 100644
index 000000000000..54562280c4bc
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can0-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can0m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m0.dts
new file mode 100644
index 000000000000..10348b755b6f
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can1m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
new file mode 100644
index 000000000000..b470f1e0fff3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can1-m1.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can1m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
new file mode 100644
index 000000000000..0756868744bf
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-can2-m1.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&can2>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&can2m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
new file mode 100644
index 000000000000..3d1a71fa9cd1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-dmc.dts
@@ -0,0 +1,12 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&dmc>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmi2-8k.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmi2-8k.dts
new file mode 100644
index 000000000000..ed7a63d582f5
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmi2-8k.dts
@@ -0,0 +1,36 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&hdmi0_in_vp0>;
+
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+
+	fragment@1 {
+		target = <&hdmi0_in_vp1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&hdmi1_in_vp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&hdmi1_in_vp1>;
+
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmirx.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmirx.dts
new file mode 100644
index 000000000000..91b3120d309e
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-hdmirx.dts
@@ -0,0 +1,12 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&hdmirx_ctrler>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
new file mode 100644
index 000000000000..5d8e3104f4dd
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m2.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c1m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
new file mode 100644
index 000000000000..e581359fe5a1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c1-m4.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c1m4_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m0.dts
new file mode 100644
index 000000000000..434f1d557e58
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c2m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m4.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m4.dts
new file mode 100644
index 000000000000..c766203eb485
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c2-m4.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c2m4_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
new file mode 100644
index 000000000000..c9fb6b4e5cfc
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c3-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c3m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c4-m3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c4-m3.dts
new file mode 100644
index 000000000000..48792fe64475
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c4-m3.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c4>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c4m3_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
new file mode 100644
index 000000000000..be0f852b74d4
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c5-m3.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c5>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c5m3_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c6-m4.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c6-m4.dts
new file mode 100644
index 000000000000..cd5050fb4d07
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c6-m4.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c6>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c6m4_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c8-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c8-m2.dts
new file mode 100644
index 000000000000..24993c880984
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-i2c8-m2.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&i2c8>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c8m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd1.dts
index 04ece31f0970..30765cc8f87d 100644
--- a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd1.dts
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd1.dts
@@ -3,21 +3,21 @@
 
 / {
 	fragment@0 {
-		target = <&dsi1>;
+		target = <&dsi0>;
 		__overlay__ {
 			status = "okay";
 		};
 	};
 
 	fragment@1 {
-		target = <&dsi1_panel>;
+		target = <&dsi0_panel>;
 		__overlay__ {
 			status = "okay";
 		};
 	};
 
 	fragment@2 {
-		target = <&dsi1_in_vp3>;
+		target = <&dsi0_in_vp2>;
 		__overlay__ {
 			status = "okay";
 		};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd2.dts
index 30765cc8f87d..04ece31f0970 100644
--- a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd2.dts
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-lcd2.dts
@@ -3,21 +3,21 @@
 
 / {
 	fragment@0 {
-		target = <&dsi0>;
+		target = <&dsi1>;
 		__overlay__ {
 			status = "okay";
 		};
 	};
 
 	fragment@1 {
-		target = <&dsi0_panel>;
+		target = <&dsi1_panel>;
 		__overlay__ {
 			status = "okay";
 		};
 	};
 
 	fragment@2 {
-		target = <&dsi0_in_vp2>;
+		target = <&dsi1_in_vp3>;
 		__overlay__ {
 			status = "okay";
 		};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
new file mode 100644
index 000000000000..1e692504723e
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c1.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c-p1@c {
+				status = "okay";
+			};
+
+			ov13850-1@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
new file mode 100644
index 000000000000..353a39a05a09
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c2.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi0_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp0_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c-p2@c {
+				status = "okay";
+			};
+
+			ov13850-2@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+		
+		__overlay__ {
+		        status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
new file mode 100644
index 000000000000..b1b7ee841fe5
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13850-c3.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi1_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds1_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp1_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c@c {
+				status = "okay";
+			};
+
+			ov13850@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkisp1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&isp1_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
new file mode 100644
index 000000000000..1275ce0ed64c
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c1.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714-p1@c {
+				status = "okay";
+			};
+
+			ov13855-1@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
new file mode 100644
index 000000000000..5822176874c9
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c2.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi0_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp0_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c7>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714-p2@c {
+				status = "okay";
+			};
+
+			ov13855-2@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+		        status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
new file mode 100644
index 000000000000..20d481772447
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-ov13855-c3.dts
@@ -0,0 +1,94 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "rockchip,rk3588s-orangepi-5", "rockchip,rk3588";
+
+	fragment@0 {
+		target = <&csi2_dcphy1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&mipi1_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&rkcif_mipi_lvds1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds1_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkisp1_vir0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&i2c2>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714@c {
+				status = "okay";
+			};
+
+			ov13855@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@6 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkisp1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&isp1_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-lcd.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-lcd.dts
new file mode 100644
index 000000000000..074a7355dcb4
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-lcd.dts
@@ -0,0 +1,25 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&dsi1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&dsi1_panel>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&dsi1_in_vp3>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13850.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13850.dts
new file mode 100644
index 000000000000..b2a0069600a6
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13850.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c3>;
+
+		__overlay__ {
+			status = "okay";
+
+			vm149c-p1@c {
+				status = "okay";
+			};
+
+			ov13850-1@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13855.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13855.dts
new file mode 100644
index 000000000000..25231fdd0729
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-plus-ov13855.dts
@@ -0,0 +1,100 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&csi2_dphy0_hw>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&csi2_dphy0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target = <&mipi2_csi2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@3 {
+		target = <&rkcif_mipi_lvds2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@4 {
+		target = <&rkcif_mipi_lvds2_sditf>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target = <&rkisp0_vir1>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target = <&i2c3>;
+
+		__overlay__ {
+			status = "okay";
+
+			dw9714-p1@c {
+				status = "okay";
+			};
+
+			ov13855-1@36 {
+				status = "okay";
+			};
+		};
+	};
+
+	fragment@7 {
+		target = <&rkcif>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target = <&rkcif_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@9 {
+		target = <&rkisp0>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@10 {
+		target = <&isp0_mmu>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m0.dts
new file mode 100644
index 000000000000..211ddc646f45
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "active";
+			pinctrl-0 = <&pwm0m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
new file mode 100644
index 000000000000..353162ec79ee
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm0m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m2.dts
new file mode 100644
index 000000000000..f7c03e93e3b8
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm0-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm0m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m0.dts
new file mode 100644
index 000000000000..bb19090ad249
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "active";
+			pinctrl-0 = <&pwm1m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
new file mode 100644
index 000000000000..e935135023ee
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm1m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
new file mode 100644
index 000000000000..155d0bd4138b
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm1-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm1m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm10-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm10-m0.dts
new file mode 100644
index 000000000000..281071bbbc0f
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm10-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm10>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm10m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm11-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm11-m0.dts
new file mode 100644
index 000000000000..1bebcd619d95
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm11-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm11>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm11m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm12-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm12-m0.dts
new file mode 100644
index 000000000000..6dc0c7ed0b58
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm12-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm12>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm12m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m0.dts
new file mode 100644
index 000000000000..38ec499ce586
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm13>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm13m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
new file mode 100644
index 000000000000..0d9b225fff0d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm13-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm13>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm13m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m0.dts
new file mode 100644
index 000000000000..330406d939ad
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m0.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm14>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "active";
+			pinctrl-0 = <&pwm14m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
new file mode 100644
index 000000000000..82fec22ebbd1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m1.dts
@@ -0,0 +1,14 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm14>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-names = "active";
+			pinctrl-0 = <&pwm14m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m2.dts
new file mode 100644
index 000000000000..7a26f2dc891a
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm14-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm14>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm14m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m1.dts
new file mode 100644
index 000000000000..7d3de70b05cf
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm15>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm15m1_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
new file mode 100644
index 000000000000..c1b2aea10acb
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm15-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm15>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm15m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
new file mode 100644
index 000000000000..a6a9181ab596
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm3m0_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
new file mode 100644
index 000000000000..b70d2097ea32
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm3m2_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m3.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m3.dts
new file mode 100644
index 000000000000..db544f2502fd
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-pwm3-m3.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&pwm3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&pwm3m3_pins>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-sata2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-sata2.dts
new file mode 100644
index 000000000000..44aa46219b43
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-sata2.dts
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&sata2>;
+
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&pcie2x1l1>;
+
+		__overlay__ {
+			status = "disabled";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-cs1-spidev.dts
new file mode 100644
index 000000000000..b5b325e1b0fc
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-cs1-spidev.dts
@@ -0,0 +1,31 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi0>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi0m2_cs0 &spi0m2_cs1 &spi0m2_pins>;
+			max-freq = <50000000>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+
+			spidev@1 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <1>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-spidev.dts
new file mode 100644
index 000000000000..d3843ab3407f
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs0-spidev.dts
@@ -0,0 +1,24 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi0>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi0m2_cs0 &spi0m2_pins>;
+			max-freq = <50000000>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs1-spidev.dts
new file mode 100644
index 000000000000..4335bd151efc
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi0-m2-cs1-spidev.dts
@@ -0,0 +1,24 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi0>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi0m2_cs1 &spi0m2_pins>;
+			max-freq = <50000000>;
+
+			spidev@1 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <1>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
new file mode 100644
index 000000000000..62447cff57e3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m0-cs1-spidev.dts
@@ -0,0 +1,23 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m0_cs1 &spi4m0_pins>;
+
+			spidev@1 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <1>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-cs1-spidev.dts
new file mode 100644
index 000000000000..2e40bc43ba48
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-cs1-spidev.dts
@@ -0,0 +1,30 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m1_cs0 &spi4m1_cs1 &spi4m1_pins>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+
+			spidev@1 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <1>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-spidev.dts
new file mode 100644
index 000000000000..ed1f77cf1bbe
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs0-spidev.dts
@@ -0,0 +1,23 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m1_cs0 &spi4m1_pins>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs1-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs1-spidev.dts
new file mode 100644
index 000000000000..40d10db5a7c6
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m1-cs1-spidev.dts
@@ -0,0 +1,23 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m1_cs1 &spi4m1_pins>;
+
+			spidev@1 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <1>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m2-cs0-spidev.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m2-cs0-spidev.dts
new file mode 100644
index 000000000000..a6b2d747ca86
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-spi4-m2-cs0-spidev.dts
@@ -0,0 +1,23 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&spi4>;
+
+		__overlay__ {
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi4m2_cs0 &spi4m2_pins>;
+
+			spidev@0 {
+				compatible = "rockchip,spidev";
+				status = "okay";
+				reg = <0>;
+				spi-max-frequency = <50000000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
new file mode 100644
index 000000000000..1d36d889dae2
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart0-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart0>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart0m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
new file mode 100644
index 000000000000..909f6058fd69
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart1-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart1>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart1m1_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
new file mode 100644
index 000000000000..c2e98cb61e75
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart3m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m1.dts
new file mode 100644
index 000000000000..cc5522c9cd3a
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart3-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart3>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart3m1_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
new file mode 100644
index 000000000000..f470906641d6
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m0.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart4>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart4m0_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m2.dts
new file mode 100644
index 000000000000..a371018ef585
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart4-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart4>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart4m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart6-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart6-m1.dts
new file mode 100644
index 000000000000..46cea59e9fee
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart6-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart6>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart6m1_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart7-m2.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart7-m2.dts
new file mode 100644
index 000000000000..6a56f61d13de
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart7-m2.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart7>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart7m2_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart8-m1.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart8-m1.dts
new file mode 100644
index 000000000000..e1b3b3a38b27
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-uart8-m1.dts
@@ -0,0 +1,13 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&uart8>;
+
+		__overlay__ {
+			status = "okay";
+			pinctrl-0 = <&uart8m1_xfer>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts
new file mode 100644
index 000000000000..8e00f95992a8
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-ap6275p.dts
@@ -0,0 +1,19 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&wireless_bluetooth>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&wireless_wlan>;
+		__overlay__ {
+			status = "okay";
+			wifi_chip_type = "ap6275p";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-pcie.dts b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-pcie.dts
new file mode 100644
index 000000000000..96bd745d7938
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/overlay/orangepi-5-wifi-pcie.dts
@@ -0,0 +1,19 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target = <&wireless_bluetooth>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@1 {
+		target = <&wireless_wlan>;
+		__overlay__ {
+			wifi_chip_type = "pcie";
+			status = "okay";
+		};
+	};
+};
-- 
2.25.1

