INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/bistabil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bistabil
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sim_2/new/tb_PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PIPO
