
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# design_vision script for the synthesis
# Variables
# Increment version as you do new synthesis to avoid overwriting old reports
variable version $SYN_VERSION
# Analyze the VHDL files from the src folder
analyze -f vhdl -lib WORK ../../src/fpmul_pipeline_inregs/$ENTITY_NAME.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK ../../src/fpmul_pipeline_inregs/fpmul_stage1_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_pipeline_inregs/fpmul_stage2_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_pipeline_inregs/fpmul_stage3_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_pipeline_inregs/fpmul_stage4_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/fpnormalize_fpnormalize.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/fpround_fpround.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/packfp_packfp.vhd
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/unpackfp_unpackfp.vhd
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Presto compilation completed successfully.
1
# Preserve rtl names to ease the procedure for power consumption estimation
set power_preserve_rtl_hier_names true
true
# Elaborate the architecture
elaborate $ENTITY_NAME -lib WORK
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 162 in file
		'../../src/fpmul_pipeline_inregs/FPmul.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FP_A_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    FP_B_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 87 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 99 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../../src/fpmul_pipeline_inregs/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
1
uniquify
Information: Uniquified 2 instances of design 'UnpackFP'. (OPT-1056)
Information: Uniquified 2 instances of design 'FPnormalize_SIG_width28'. (OPT-1056)
1
link

  Linking design 'FPmul'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/isa16_2021_2022/GIT/lab_isa_group16/lab2/syn/fpmul_CSA/FPmul.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb

1
# Set constraints
# Create a clock whose period is set in the variable at the beginning of this document
create_clock -name MY_CLK -period $PERIOD clk
1
report_clock > reports/clock_report_$version.txt
set_dont_touch_network MY_CLK
1
# Set clock uncertainty
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk]
1
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set_load $OLOAD [all_outputs]
1
# Synthesize
ungroup -all -flatten
1
set_implementation DW02_mult/csa [find cell *mult*]
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW02_mult_0'
  Processing 'FPmul_DW01_add_2'
  Processing 'FPmul_DW01_add_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32    5610.5      0.51       3.2       0.0                          
    0:00:33    5612.1      0.51       3.2       0.0                          
    0:00:33    5612.1      0.51       3.2       0.0                          
    0:00:33    5609.4      0.51       3.2       0.0                          
    0:00:33    5609.4      0.51       3.2       0.0                          
    0:00:36    4843.9      0.42       2.3       0.0                          
    0:00:36    4850.8      0.38       2.1       0.0                          
    0:00:37    4851.8      0.37       2.0       0.0                          
    0:00:37    4853.4      0.35       1.9       0.0                          
    0:00:38    4854.5      0.34       1.9       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:38    4854.5      0.34       1.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38    4854.5      0.34       1.8       0.0                          
    0:00:39    4863.8      0.20       0.7       0.0 I2/SIG_in_reg[27]/D      
    0:00:40    4876.3      0.17       0.6       0.0 I2/SIG_in_reg[27]/D      
    0:00:41    4876.3      0.17       0.6       0.0 I2/SIG_in_reg[27]/D      
    0:00:42    4881.9      0.16       0.5       0.0 I2/SIG_in_reg[27]/D      
    0:00:43    4881.9      0.16       0.5       0.0 I2/SIG_in_reg[27]/D      
    0:00:44    4881.6      0.15       0.5       0.0 I2/SIG_in_reg[27]/D      
    0:00:46    4882.2      0.13       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:46    4881.4      0.12       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:47    4873.1      0.12       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:48    4876.8      0.11       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:49    4876.8      0.11       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:51    4877.1      0.11       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:52    4877.1      0.10       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:53    4877.1      0.10       0.3       0.0 I2/SIG_in_reg[27]/D      
    0:00:53    4877.1      0.10       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:54    4877.1      0.10       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:55    4879.5      0.10       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:57    4879.5      0.09       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:57    4879.5      0.09       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:58    4879.5      0.09       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:59    4883.0      0.08       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:00:59    4887.5      0.08       0.2       0.0 I2/SIG_in_reg[27]/D      
    0:01:00    4887.2      0.07       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:01    4885.4      0.06       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:01    4885.4      0.06       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:02    4887.2      0.05       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:03    4889.1      0.04       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:03    4889.9      0.04       0.1       0.0 I2/SIG_in_reg[27]/D      
    0:01:03    4892.3      0.03       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:04    4893.1      0.03       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:05    4895.5      0.02       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:05    4895.5      0.02       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:05    4896.3      0.02       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:06    4896.3      0.01       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:07    4897.9      0.01       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:08    4897.9      0.01       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:09    4901.0      0.00       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:09    4901.8      0.00       0.0       0.0 I2/SIG_in_reg[27]/D      
    0:01:12    4901.8      0.00       0.0       0.0                          
    0:01:13    4904.2      0.00       0.0       0.0                          
    0:01:13    4903.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:13    4903.7      0.00       0.0       0.0                          
    0:01:13    4903.7      0.00       0.0       0.0                          
    0:01:14    4882.7      0.00       0.0       0.0                          
    0:01:14    4878.2      0.00       0.0       0.0                          
    0:01:14    4878.2      0.00       0.0       0.0                          
    0:01:14    4878.2      0.00       0.0       0.0                          
    0:01:14    4877.1      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4876.0      0.00       0.0       0.0                          
    0:01:14    4861.4      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_resources > report_resources.txt
# Print reports
report_timing -delay max > reports/timing_report_setup_$version.txt
report_timing -delay min > reports/timing_report_hold_$version.txt
report_area > reports/area_report_$version.txt
report_power > reports/power_report_noswitching_$version.txt
# Save files for switching-activity-based power estimation
change_names -hierarchy -rules verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design FPmul_DW01_add_2, net 'A[30]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[29]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[28]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[27]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[26]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[25]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[24]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[23]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[22]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[21]' is connecting multiple ports. (UCN-1)
Warning: In the design FPmul_DW01_add_2, net 'A[20]' is connecting multiple ports. (UCN-1)
1
#write_sdf ../netlist/$ENTITY_NAME.sdf
write -f verilog -hierarchy -output ../../netlist/$ENTITY_NAME.v
Writing verilog file '/home/isa16_2021_2022/GIT/lab_isa_group16/lab2/netlist/FPmul.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write_sdc ../netlist/$ENTITY_NAME.sdc
quit

Thank you...
