{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651433698522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 15:34:58 2022 " "Processing started: Sun May  1 15:34:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651433698528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433698528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map soc_system " "Command: quartus_map soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433698529 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651433704192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(296) " "Verilog HDL warning at soc_system_top.sv(296): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651433716296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(305) " "Verilog HDL warning at soc_system_top.sv(305): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651433716296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(306) " "Verilog HDL warning at soc_system_top.sv(306): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651433716296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716653 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716812 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716812 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716812 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716812 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433716853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433716919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433716998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433716998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433717020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433717020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717024 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433717044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651433717044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717048 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "boundary_mem.sv(27) " "Verilog HDL warning at boundary_mem.sv(27): extended using \"x\" or \"z\"" {  } { { "../BoundaryMemory/boundary_mem.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/BoundaryMemory/boundary_mem.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651433717274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ball.sv 19 19 " "Found 19 design units, including 19 entities, in source file soc_system/synthesis/submodules/vga_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plane_ROM " "Found entity 1: plane_ROM" {  } { { "../ROM/plane_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/plane_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_ROM " "Found entity 2: zero_ROM" {  } { { "../ROM/zero_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/zero_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "3 one_ROM " "Found entity 3: one_ROM" {  } { { "../ROM/one_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/one_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_ROM " "Found entity 4: two_ROM" {  } { { "../ROM/two_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/two_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "5 three_ROM " "Found entity 5: three_ROM" {  } { { "../ROM/three_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/three_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "6 four_ROM " "Found entity 6: four_ROM" {  } { { "../ROM/four_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/four_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "7 five_ROM " "Found entity 7: five_ROM" {  } { { "../ROM/five_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/five_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "8 six_ROM " "Found entity 8: six_ROM" {  } { { "../ROM/six_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/six_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "9 seven_ROM " "Found entity 9: seven_ROM" {  } { { "../ROM/seven_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/seven_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "10 eight_ROM " "Found entity 10: eight_ROM" {  } { { "../ROM/eight_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/eight_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "11 nine_ROM " "Found entity 11: nine_ROM" {  } { { "../ROM/nine_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/nine_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "12 fuel_ROM " "Found entity 12: fuel_ROM" {  } { { "../ROM/fuel_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/fuel_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "13 chopper_ROM " "Found entity 13: chopper_ROM" {  } { { "../ROM/chopper_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/chopper_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "14 battleship_ROM " "Found entity 14: battleship_ROM" {  } { { "../ROM/battleship_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/battleship_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "15 scoreboard_ROM " "Found entity 15: scoreboard_ROM" {  } { { "../ROM/scoreboard_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/scoreboard_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "16 SRAM_twoport " "Found entity 16: SRAM_twoport" {  } { { "../SRAM/SRAM_twoport.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/SRAM/SRAM_twoport.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "17 boundary_mem " "Found entity 17: boundary_mem" {  } { { "../BoundaryMemory/boundary_mem.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/BoundaryMemory/boundary_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "18 vga_ball " "Found entity 18: vga_ball" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""} { "Info" "ISGN_ENTITY_NAME" "19 vga_counters " "Found entity 19: vga_counters" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433717987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433717987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433718254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433718254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433718255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651433718910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433718926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433718944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433718970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433718997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719147 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719147 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719159 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719176 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719198 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651433719219 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719219 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651433719219 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719219 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719244 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719244 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719252 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719270 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719270 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719270 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651433719270 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433719528 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433719528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433719618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719784 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball soc_system:soc_system0\|vga_ball:vga_ball_0 " "Elaborating entity \"vga_ball\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vga_ball_0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433719919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSprite1_LATCHED vga_ball.sv(158) " "Verilog HDL or VHDL warning at vga_ball.sv(158): object \"isSprite1_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSprite2_LATCHED vga_ball.sv(159) " "Verilog HDL or VHDL warning at vga_ball.sv(159): object \"isSprite2_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSprite3_LATCHED vga_ball.sv(160) " "Verilog HDL or VHDL warning at vga_ball.sv(160): object \"isSprite3_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSprite4_LATCHED vga_ball.sv(161) " "Verilog HDL or VHDL warning at vga_ball.sv(161): object \"isSprite4_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isScoreboard_LATCHED vga_ball.sv(162) " "Verilog HDL or VHDL warning at vga_ball.sv(162): object \"isScoreboard_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isDigit1_LATCHED vga_ball.sv(163) " "Verilog HDL or VHDL warning at vga_ball.sv(163): object \"isDigit1_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isDigit2_LATCHED vga_ball.sv(164) " "Verilog HDL or VHDL warning at vga_ball.sv(164): object \"isDigit2_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isDigit3_LATCHED vga_ball.sv(165) " "Verilog HDL or VHDL warning at vga_ball.sv(165): object \"isDigit3_LATCHED\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433719921 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(393) " "Verilog HDL assignment warning at vga_ball.sv(393): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719930 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(394) " "Verilog HDL assignment warning at vga_ball.sv(394): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719930 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(395) " "Verilog HDL assignment warning at vga_ball.sv(395): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719930 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(396) " "Verilog HDL assignment warning at vga_ball.sv(396): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719930 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(397) " "Verilog HDL assignment warning at vga_ball.sv(397): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719931 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(398) " "Verilog HDL assignment warning at vga_ball.sv(398): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719931 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(399) " "Verilog HDL assignment warning at vga_ball.sv(399): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719931 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ball.sv(400) " "Verilog HDL assignment warning at vga_ball.sv(400): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433719931 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(403) " "Verilog HDL Case Statement warning at vga_ball.sv(403): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 403 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719931 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(422) " "Verilog HDL Case Statement warning at vga_ball.sv(422): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 422 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719932 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(441) " "Verilog HDL Case Statement warning at vga_ball.sv(441): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 441 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719932 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(460) " "Verilog HDL Case Statement warning at vga_ball.sv(460): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 460 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719933 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(480) " "Verilog HDL Case Statement warning at vga_ball.sv(480): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 480 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719934 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(524) " "Verilog HDL Case Statement warning at vga_ball.sv(524): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 524 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719934 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_ball.sv(568) " "Verilog HDL Case Statement warning at vga_ball.sv(568): incomplete case statement has no default case item" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 568 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651433719935 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fuel_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"fuel_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite1_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"sprite1_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "battleship_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"battleship_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "chopper_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"chopper_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plane_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"plane_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite2_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"sprite2_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite3_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"sprite3_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite4_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"sprite4_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nine_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"nine_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"digit1_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "eight_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"eight_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"seven_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "six_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"six_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "five_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"five_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "four_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"four_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "three_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"three_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "two_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"two_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719938 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "one_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"one_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719939 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_address vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"zero_address\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719939 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"digit2_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719939 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3_color vga_ball.sv(384) " "Verilog HDL Always Construct warning at vga_ball.sv(384): inferring latch(es) for variable \"digit3_color\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433719939 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_color\[0\] vga_ball.sv(384) " "Inferred latch for \"digit3_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_color\[1\] vga_ball.sv(384) " "Inferred latch for \"digit3_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_color\[2\] vga_ball.sv(384) " "Inferred latch for \"digit3_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_color\[3\] vga_ball.sv(384) " "Inferred latch for \"digit3_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_color\[0\] vga_ball.sv(384) " "Inferred latch for \"digit2_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_color\[1\] vga_ball.sv(384) " "Inferred latch for \"digit2_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_color\[2\] vga_ball.sv(384) " "Inferred latch for \"digit2_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_color\[3\] vga_ball.sv(384) " "Inferred latch for \"digit2_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[0\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[1\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[2\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[3\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719949 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[4\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[5\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[6\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[7\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[8\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_address\[9\] vga_ball.sv(384) " "Inferred latch for \"zero_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[0\] vga_ball.sv(384) " "Inferred latch for \"one_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[1\] vga_ball.sv(384) " "Inferred latch for \"one_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[2\] vga_ball.sv(384) " "Inferred latch for \"one_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[3\] vga_ball.sv(384) " "Inferred latch for \"one_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[4\] vga_ball.sv(384) " "Inferred latch for \"one_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[5\] vga_ball.sv(384) " "Inferred latch for \"one_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[6\] vga_ball.sv(384) " "Inferred latch for \"one_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[7\] vga_ball.sv(384) " "Inferred latch for \"one_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[8\] vga_ball.sv(384) " "Inferred latch for \"one_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_address\[9\] vga_ball.sv(384) " "Inferred latch for \"one_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[0\] vga_ball.sv(384) " "Inferred latch for \"two_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[1\] vga_ball.sv(384) " "Inferred latch for \"two_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[2\] vga_ball.sv(384) " "Inferred latch for \"two_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[3\] vga_ball.sv(384) " "Inferred latch for \"two_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[4\] vga_ball.sv(384) " "Inferred latch for \"two_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719950 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[5\] vga_ball.sv(384) " "Inferred latch for \"two_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[6\] vga_ball.sv(384) " "Inferred latch for \"two_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[7\] vga_ball.sv(384) " "Inferred latch for \"two_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[8\] vga_ball.sv(384) " "Inferred latch for \"two_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_address\[9\] vga_ball.sv(384) " "Inferred latch for \"two_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[0\] vga_ball.sv(384) " "Inferred latch for \"three_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[1\] vga_ball.sv(384) " "Inferred latch for \"three_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[2\] vga_ball.sv(384) " "Inferred latch for \"three_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[3\] vga_ball.sv(384) " "Inferred latch for \"three_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[4\] vga_ball.sv(384) " "Inferred latch for \"three_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[5\] vga_ball.sv(384) " "Inferred latch for \"three_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[6\] vga_ball.sv(384) " "Inferred latch for \"three_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[7\] vga_ball.sv(384) " "Inferred latch for \"three_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[8\] vga_ball.sv(384) " "Inferred latch for \"three_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_address\[9\] vga_ball.sv(384) " "Inferred latch for \"three_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[0\] vga_ball.sv(384) " "Inferred latch for \"four_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[1\] vga_ball.sv(384) " "Inferred latch for \"four_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[2\] vga_ball.sv(384) " "Inferred latch for \"four_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[3\] vga_ball.sv(384) " "Inferred latch for \"four_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[4\] vga_ball.sv(384) " "Inferred latch for \"four_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719951 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[5\] vga_ball.sv(384) " "Inferred latch for \"four_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[6\] vga_ball.sv(384) " "Inferred latch for \"four_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[7\] vga_ball.sv(384) " "Inferred latch for \"four_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[8\] vga_ball.sv(384) " "Inferred latch for \"four_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_address\[9\] vga_ball.sv(384) " "Inferred latch for \"four_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[0\] vga_ball.sv(384) " "Inferred latch for \"five_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[1\] vga_ball.sv(384) " "Inferred latch for \"five_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[2\] vga_ball.sv(384) " "Inferred latch for \"five_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[3\] vga_ball.sv(384) " "Inferred latch for \"five_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[4\] vga_ball.sv(384) " "Inferred latch for \"five_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[5\] vga_ball.sv(384) " "Inferred latch for \"five_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[6\] vga_ball.sv(384) " "Inferred latch for \"five_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[7\] vga_ball.sv(384) " "Inferred latch for \"five_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[8\] vga_ball.sv(384) " "Inferred latch for \"five_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_address\[9\] vga_ball.sv(384) " "Inferred latch for \"five_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[0\] vga_ball.sv(384) " "Inferred latch for \"six_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[1\] vga_ball.sv(384) " "Inferred latch for \"six_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[2\] vga_ball.sv(384) " "Inferred latch for \"six_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[3\] vga_ball.sv(384) " "Inferred latch for \"six_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[4\] vga_ball.sv(384) " "Inferred latch for \"six_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[5\] vga_ball.sv(384) " "Inferred latch for \"six_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719952 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[6\] vga_ball.sv(384) " "Inferred latch for \"six_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[7\] vga_ball.sv(384) " "Inferred latch for \"six_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[8\] vga_ball.sv(384) " "Inferred latch for \"six_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_address\[9\] vga_ball.sv(384) " "Inferred latch for \"six_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[0\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[1\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[2\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[3\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[4\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[5\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[6\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[7\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[8\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_address\[9\] vga_ball.sv(384) " "Inferred latch for \"seven_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[0\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[1\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[2\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[3\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[4\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[5\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[6\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[7\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719953 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[8\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eight_address\[9\] vga_ball.sv(384) " "Inferred latch for \"eight_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_color\[0\] vga_ball.sv(384) " "Inferred latch for \"digit1_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_color\[1\] vga_ball.sv(384) " "Inferred latch for \"digit1_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_color\[2\] vga_ball.sv(384) " "Inferred latch for \"digit1_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_color\[3\] vga_ball.sv(384) " "Inferred latch for \"digit1_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[0\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[1\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[2\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[3\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[4\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[5\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[6\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[7\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[8\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nine_address\[9\] vga_ball.sv(384) " "Inferred latch for \"nine_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite4_color\[0\] vga_ball.sv(384) " "Inferred latch for \"sprite4_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite4_color\[1\] vga_ball.sv(384) " "Inferred latch for \"sprite4_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite4_color\[2\] vga_ball.sv(384) " "Inferred latch for \"sprite4_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719954 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite4_color\[3\] vga_ball.sv(384) " "Inferred latch for \"sprite4_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite3_color\[0\] vga_ball.sv(384) " "Inferred latch for \"sprite3_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite3_color\[1\] vga_ball.sv(384) " "Inferred latch for \"sprite3_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite3_color\[2\] vga_ball.sv(384) " "Inferred latch for \"sprite3_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite3_color\[3\] vga_ball.sv(384) " "Inferred latch for \"sprite3_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite2_color\[0\] vga_ball.sv(384) " "Inferred latch for \"sprite2_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite2_color\[1\] vga_ball.sv(384) " "Inferred latch for \"sprite2_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite2_color\[2\] vga_ball.sv(384) " "Inferred latch for \"sprite2_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite2_color\[3\] vga_ball.sv(384) " "Inferred latch for \"sprite2_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[0\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[1\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[2\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[3\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[4\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[5\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[6\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[7\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[8\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plane_address\[9\] vga_ball.sv(384) " "Inferred latch for \"plane_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[0\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[1\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[2\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719955 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[3\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[4\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[5\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[6\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[7\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[8\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chopper_address\[9\] vga_ball.sv(384) " "Inferred latch for \"chopper_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[0\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[1\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[2\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[3\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[4\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[5\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[6\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[7\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[8\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "battleship_address\[9\] vga_ball.sv(384) " "Inferred latch for \"battleship_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite1_color\[0\] vga_ball.sv(384) " "Inferred latch for \"sprite1_color\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719956 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite1_color\[1\] vga_ball.sv(384) " "Inferred latch for \"sprite1_color\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite1_color\[2\] vga_ball.sv(384) " "Inferred latch for \"sprite1_color\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite1_color\[3\] vga_ball.sv(384) " "Inferred latch for \"sprite1_color\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[0\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[0\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[1\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[1\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[2\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[2\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[3\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[3\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[4\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[4\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[5\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[5\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[6\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[6\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[7\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[7\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[8\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[8\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fuel_address\[9\] vga_ball.sv(384) " "Inferred latch for \"fuel_address\[9\]\" at vga_ball.sv(384)" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433719957 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boundary_mem soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem " "Elaborating entity \"boundary_mem\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "boundary_mem" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433720768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boundary_mem.sv(43) " "Verilog HDL assignment warning at boundary_mem.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../BoundaryMemory/boundary_mem.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/BoundaryMemory/boundary_mem.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433720769 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|boundary_mem:boundary_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boundary_mem.sv(44) " "Verilog HDL assignment warning at boundary_mem.sv(44): truncated value with size 32 to match size of target (9)" {  } { { "../BoundaryMemory/boundary_mem.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/BoundaryMemory/boundary_mem.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651433720769 "|soc_system_top|soc_system:soc_system0|vga_ball:vga_ball_0|boundary_mem:boundary_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_twoport soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport " "Elaborating entity \"SRAM_twoport\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\"" {  } { { "../BoundaryMemory/boundary_mem.sv" "SRAM_twoport" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/BoundaryMemory/boundary_mem.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433720824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component\"" {  } { { "../SRAM/SRAM_twoport.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/SRAM/SRAM_twoport.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component\"" {  } { { "../SRAM/SRAM_twoport.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/SRAM/SRAM_twoport.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SRAM.mif " "Parameter \"init_file\" = \"SRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721060 ""}  } { { "../SRAM/SRAM_twoport.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/SRAM/SRAM_twoport.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433721060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3o2 " "Found entity 1: altsyncram_d3o2" {  } { { "db/altsyncram_d3o2.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_d3o2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433721161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433721161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3o2 soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component\|altsyncram_d3o2:auto_generated " "Elaborating entity \"altsyncram_d3o2\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|boundary_mem:boundary_mem\|SRAM_twoport:SRAM_twoport\|altsyncram:altsyncram_component\|altsyncram_d3o2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counters soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters " "Elaborating entity \"vga_counters\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|vga_counters:counters\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "counters" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plane_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM " "Elaborating entity \"plane_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "plane_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/plane_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/plane_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/plane_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/plane_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/PlaneSprite.mif " "Parameter \"init_file\" = \"../Sprites/PlaneSprite.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721285 ""}  } { { "../ROM/plane_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/plane_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433721285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0h1 " "Found entity 1: altsyncram_a0h1" {  } { { "db/altsyncram_a0h1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_a0h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433721370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433721370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0h1 soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component\|altsyncram_a0h1:auto_generated " "Elaborating entity \"altsyncram_a0h1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_ROM:plane_ROM\|altsyncram:altsyncram_component\|altsyncram_a0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chopper_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM " "Elaborating entity \"chopper_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "chopper_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/chopper_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/chopper_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/chopper_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/chopper_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/EnemyHelicopterSprite.mif " "Parameter \"init_file\" = \"../Sprites/EnemyHelicopterSprite.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721452 ""}  } { { "../ROM/chopper_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/chopper_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433721452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72i1 " "Found entity 1: altsyncram_72i1" {  } { { "db/altsyncram_72i1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_72i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433721549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433721549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72i1 soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component\|altsyncram_72i1:auto_generated " "Elaborating entity \"altsyncram_72i1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_ROM:chopper_ROM\|altsyncram:altsyncram_component\|altsyncram_72i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "battleship_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM " "Elaborating entity \"battleship_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "batteship_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/battleship_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/battleship_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/battleship_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/battleship_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/Battleship.mif " "Parameter \"init_file\" = \"../Sprites/Battleship.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721627 ""}  } { { "../ROM/battleship_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/battleship_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433721627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsg1 " "Found entity 1: altsyncram_jsg1" {  } { { "db/altsyncram_jsg1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_jsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433721714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433721714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsg1 soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component\|altsyncram_jsg1:auto_generated " "Elaborating entity \"altsyncram_jsg1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_ROM:batteship_ROM\|altsyncram:altsyncram_component\|altsyncram_jsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuel_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM " "Elaborating entity \"fuel_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "fuel_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/fuel_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/fuel_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/fuel_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/fuel_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/Fuel.mif " "Parameter \"init_file\" = \"../Sprites/Fuel.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433721808 ""}  } { { "../ROM/fuel_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/fuel_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433721808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8g1 " "Found entity 1: altsyncram_f8g1" {  } { { "db/altsyncram_f8g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_f8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433721933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433721933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f8g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated " "Elaborating entity \"altsyncram_f8g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_ROM:fuel_ROM\|altsyncram:altsyncram_component\|altsyncram_f8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM " "Elaborating entity \"scoreboard_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "scoreboard_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433721955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/scoreboard_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/scoreboard_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/scoreboard_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/scoreboard_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/Scoreboard.mif " "Parameter \"init_file\" = \"../Sprites/Scoreboard.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722035 ""}  } { { "../ROM/scoreboard_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/scoreboard_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433722035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpi1 " "Found entity 1: altsyncram_hpi1" {  } { { "db/altsyncram_hpi1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_hpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433722123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433722123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpi1 soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\|altsyncram_hpi1:auto_generated " "Elaborating entity \"altsyncram_hpi1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\|altsyncram_hpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM " "Elaborating entity \"zero_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "zero_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/zero_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/zero_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/zero_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/zero_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/zero.mif " "Parameter \"init_file\" = \"../Sprites/zero.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722218 ""}  } { { "../ROM/zero_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/zero_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433722218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39g1 " "Found entity 1: altsyncram_39g1" {  } { { "db/altsyncram_39g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_39g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433722308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433722308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_39g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component\|altsyncram_39g1:auto_generated " "Elaborating entity \"altsyncram_39g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_ROM:zero_ROM\|altsyncram:altsyncram_component\|altsyncram_39g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM " "Elaborating entity \"one_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "one_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/one_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/one_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/one_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/one_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/one.mif " "Parameter \"init_file\" = \"../Sprites/one.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722414 ""}  } { { "../ROM/one_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/one_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433722414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55g1 " "Found entity 1: altsyncram_55g1" {  } { { "db/altsyncram_55g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_55g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433722498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433722498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component\|altsyncram_55g1:auto_generated " "Elaborating entity \"altsyncram_55g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|one_ROM:one_ROM\|altsyncram:altsyncram_component\|altsyncram_55g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM " "Elaborating entity \"two_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "two_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/two_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/two_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/two_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/two_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/three.mif " "Parameter \"init_file\" = \"../Sprites/three.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722593 ""}  } { { "../ROM/two_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/two_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433722593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rbg1 " "Found entity 1: altsyncram_rbg1" {  } { { "db/altsyncram_rbg1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_rbg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433722688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433722688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rbg1 soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component\|altsyncram_rbg1:auto_generated " "Elaborating entity \"altsyncram_rbg1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|two_ROM:two_ROM\|altsyncram:altsyncram_component\|altsyncram_rbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|three_ROM:three_ROM " "Elaborating entity \"three_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|three_ROM:three_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "three_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM " "Elaborating entity \"four_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "four_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/four_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/four_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/four_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/four_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/four.mif " "Parameter \"init_file\" = \"../Sprites/four.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433722835 ""}  } { { "../ROM/four_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/four_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433722835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8g1 " "Found entity 1: altsyncram_v8g1" {  } { { "db/altsyncram_v8g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_v8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433722930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433722930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component\|altsyncram_v8g1:auto_generated " "Elaborating entity \"altsyncram_v8g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|four_ROM:four_ROM\|altsyncram:altsyncram_component\|altsyncram_v8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM " "Elaborating entity \"five_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "five_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/five_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/five_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433722999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/five_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/five_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/five.mif " "Parameter \"init_file\" = \"../Sprites/five.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723117 ""}  } { { "../ROM/five_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/five_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433723117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8g1 " "Found entity 1: altsyncram_d8g1" {  } { { "db/altsyncram_d8g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_d8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433723203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433723203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component\|altsyncram_d8g1:auto_generated " "Elaborating entity \"altsyncram_d8g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|five_ROM:five_ROM\|altsyncram:altsyncram_component\|altsyncram_d8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM " "Elaborating entity \"six_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "six_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/six_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/six_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/six_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/six_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/six.mif " "Parameter \"init_file\" = \"../Sprites/six.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723320 ""}  } { { "../ROM/six_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/six_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433723320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5g1 " "Found entity 1: altsyncram_n5g1" {  } { { "db/altsyncram_n5g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_n5g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433723463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433723463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component\|altsyncram_n5g1:auto_generated " "Elaborating entity \"altsyncram_n5g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|six_ROM:six_ROM\|altsyncram:altsyncram_component\|altsyncram_n5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM " "Elaborating entity \"seven_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "seven_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/seven_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/seven_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/seven_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/seven_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/seven.mif " "Parameter \"init_file\" = \"../Sprites/seven.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723625 ""}  } { { "../ROM/seven_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/seven_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433723625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cg1 " "Found entity 1: altsyncram_4cg1" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_4cg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433723709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433723709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cg1 soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated " "Elaborating entity \"altsyncram_4cg1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_ROM:seven_ROM\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM " "Elaborating entity \"eight_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "eight_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/eight_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/eight_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/eight_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/eight_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433723979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/eight.mif " "Parameter \"init_file\" = \"../Sprites/eight.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433723979 ""}  } { { "../ROM/eight_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/eight_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433723979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kbg1 " "Found entity 1: altsyncram_kbg1" {  } { { "db/altsyncram_kbg1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_kbg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433724133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433724133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kbg1 soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component\|altsyncram_kbg1:auto_generated " "Elaborating entity \"altsyncram_kbg1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_ROM:eight_ROM\|altsyncram:altsyncram_component\|altsyncram_kbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nine_ROM soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM " "Elaborating entity \"nine_ROM\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\"" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "nine_ROM" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/nine_ROM.v" "altsyncram_component" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/nine_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component\"" {  } { { "../ROM/nine_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/nine_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Sprites/nine.mif " "Parameter \"init_file\" = \"../Sprites/nine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651433724303 ""}  } { { "../ROM/nine_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/nine_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651433724303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8g1 " "Found entity 1: altsyncram_e8g1" {  } { { "db/altsyncram_e8g1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_e8g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651433724402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433724402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8g1 soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component\|altsyncram_e8g1:auto_generated " "Elaborating entity \"altsyncram_e8g1\" for hierarchy \"soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_ROM:nine_ROM\|altsyncram:altsyncram_component\|altsyncram_e8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_ball_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_translator" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vga_ball_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rsp_fifo" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_ball_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_agent_rdata_fifo" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_burst_adapter" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vga_ball_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_rsp_width_adapter" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433724762 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433724762 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651433724762 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vga_ball_0_avalon_slave_0_cmd_width_adapter" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724770 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433724777 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651433724777 "|soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_ball_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433724853 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651433728265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit2_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit1_img\[3\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728335 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|zero_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|one_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728336 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|two_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|three_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728337 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|four_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728338 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|five_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|six_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728339 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|seven_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|eight_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728340 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|nine_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|digit3_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|plane_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728341 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|chopper_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|battleship_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[0\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[1\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728342 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[2\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[3\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[4\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[5\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[6\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[7\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[8\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[9\] " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|fuel_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\] " "Ports D and ENA on the latch are fed by the same signal soc_system:soc_system0\|vga_ball:vga_ball_0\|sprite4_img\[0\]" {  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 257 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651433728343 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 384 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651433728343 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433729147 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651433729147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651433729148 "|soc_system_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651433729148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433729402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651433730822 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\|altsyncram_hpi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"soc_system:soc_system0\|vga_ball:vga_ball_0\|scoreboard_ROM:scoreboard_ROM\|altsyncram:altsyncram_component\|altsyncram_hpi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hpi1.tdf" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/db/altsyncram_hpi1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../ROM/scoreboard_ROM.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/ROM/scoreboard_ROM.v" 82 0 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/submodules/vga_ball.sv" 191 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system/synthesis/soc_system.v" 333 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 279 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433730833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433731169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433731671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651433893169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651433893169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall21/tls2160/Desktop/CSEE4840/FinalProject/hardware/HighLevelModule/soc_system_top.sv" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651433893722 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651433893722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3332 " "Implemented 3332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651433893731 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651433893731 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651433893731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2220 " "Implemented 2220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651433893731 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651433893731 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1651433893731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651433893731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 468 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 468 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651433893859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 15:38:13 2022 " "Processing ended: Sun May  1 15:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651433893859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651433893859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651433893859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651433893859 ""}
