The following files were generated for 'Chipscope_ILA' in directory
E:\Zhangliumingyuan\ISE_Projects\FlywheelControl_V1.1\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * Chipscope_ILA.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * Chipscope_ILA.cdc
   * Chipscope_ILA.constraints/Chipscope_ILA.ucf
   * Chipscope_ILA.constraints/Chipscope_ILA.xdc
   * Chipscope_ILA.ncf
   * Chipscope_ILA.ngc
   * Chipscope_ILA.ucf
   * Chipscope_ILA.v
   * Chipscope_ILA.veo
   * Chipscope_ILA.xdc
   * Chipscope_ILA_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * Chipscope_ILA.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * Chipscope_ILA.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * Chipscope_ILA.gise
   * Chipscope_ILA.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * Chipscope_ILA_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * Chipscope_ILA_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

