# system info ifft1024 on 2022.07.19.12:25:15
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for ifft1024 on 2022.07.19.12:25:15
files:
filepath,kind,attributes,module,is_top
sim/ifft1024.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,ifft1024,true
intel_FPGA_unified_fft_103/sim/ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_fft_fftLight_FFTPipe_TwiddleBlock_1_twiddleRom_dualMem_x.hex,HEX,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/dspba_library_package.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/dspba_library.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/dspba_sim_library_package.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_addBlock_typeSFloatIEEE_23_8_typ00000c2463a0044c2abw_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_addBlock_typeSFloatIEEE_23_8_typ00000c2463a0044c2abw_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_addBlock_typeSFloatIEEE_23_8_typ0000463b0c2463a0044c2abw.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_castBlock_typeSFloatIEEE_23_8_ty00000uq0dp0iuq0cp0ju5o0u.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_castBlock_typeSFloatIEEE_23_8_ty0000dp0iuq0cp0ju5o0u_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_castBlock_typeSFloatIEEE_23_8_ty0000dp0iuq0cp0ju5o0u_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_negateBlock_typeSFloatIEEE_23_8_00006c00uq0dp0iuq0cp1jzi.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_negateBlock_typeSFloatIEEE_23_8_0000uq0dp0iuq0cp1jzi_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_negateBlock_typeSFloatIEEE_23_8_0000uq0dp0iuq0cp1jzi_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0000p0mvq0cd06o30qcz_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0000p0mvq0cd06o30qcz_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0000uq0dp0mvq0cd06o30qcz.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0001p0mvq0cd06o30qcz_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0001p0mvq0cd06o30qcz_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/flt_ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_scalarProductBlock_typeSFloatIEE0001uq0dp0mvq0cd06o30qcz.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/ifft1024_intel_FPGA_unified_fft_103_ua3wp3i.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_atb.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_stm.vhd,VHDL,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
intel_FPGA_unified_fft_103/sim/ifft1024_intel_FPGA_unified_fft_103_ua3wp3i_chanIn_cunroll_x.stm,HEX,,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ifft1024.intel_FPGA_unified_fft_0,ifft1024_intel_FPGA_unified_fft_103_ua3wp3i
