Initial state: (0)
Initial register assignments: ra=0, rb=0, rc=0, rd=0, re=0, rf=0
(0) a->b:pa{ra'=pa/\rb'=rb/\rc'=rc/\rd'=rd/\re'=re/\rf'=rf} (1)
(1) b->c:pb{pb>=ra/\ra'=ra/\rb'=pb/\rc'=rc/\rd'=rd/\re'=re/\rf'=rf} (2)
(2) c->d:pc{pc>=rb/\ra'=ra/\rb'=rb/\rc'=pc/\rd'=rd/\re'=re/\rf'=rf} (3)
(3) d->e:pd{pd>=rc/\ra'=ra/\rb'=rb/\rc'=rc/\rd'=pd/\re'=re/\rf'=rf} (4)
(4) e->f:pe{pe>=rd/\ra'=ra/\rb'=rb/\rc'=rc/\rd'=rd/\re'=pe/\rf'=rf} (5)
(5) f->g:pf{pf>=re/\ra'=ra/\rb'=rb/\rc'=rc/\rd'=rd/\re'=re/\rf'=pf} (6)
(6) g->a:pg{pg>=rf/\ra'=ra/\rb'=rb/\rc'=rc/\rd'=rd/\re'=re/\rf'=rf} (7)
Final states: (7)