// Seed: 2393613667
module module_0 ();
  logic id_1 = -1;
  logic id_2;
  ;
  id_3 :
  assert property (@(posedge 1) id_2)
  else $clog2(8);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  xor primCall (id_10, id_11, id_2, id_3, id_4, id_6, id_7, id_8);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : -1] id_13;
  ;
  assign id_6 = id_1;
endmodule
