Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-LN4TNEO
Date:        Tue Jan 21 12:31:37 2025
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Project2_LUT_syn.prj
ProductType: synplify_pro





log file: "C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.srr"
Running: Project2_LUT_Implmnt in foreground

Running Project2_LUT_syn|Project2_LUT_Implmnt

Running: compile (Compile) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:37 2025

Running: compile_flow (Compile Process) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:37 2025

Running: compiler (Compile Input) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:37 2025
Copied C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_comp.srs to C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.srs

compiler completed
# Tue Jan 21 12:31:39 2025

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:39 2025

multi_srs_gen completed
# Tue Jan 21 12:31:39 2025

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_mult.srs to C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.srs
Complete: Compile Process on Project2_LUT_syn|Project2_LUT_Implmnt

Running: premap (Pre-mapping) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:39 2025

premap completed
# Tue Jan 21 12:31:39 2025

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Project2_LUT_syn|Project2_LUT_Implmnt

Running: map (Map) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:39 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Project2_LUT_syn|Project2_LUT_Implmnt
# Tue Jan 21 12:31:39 2025
Copied C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\synwork\Project2_LUT_m.srm to C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\Project2_LUT\Project2_LUT_Implmnt\Project2_LUT.srm

fpga_mapper completed
# Tue Jan 21 12:31:40 2025

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on Project2_LUT_syn|Project2_LUT_Implmnt
Complete: Logic Synthesis on Project2_LUT_syn|Project2_LUT_Implmnt

exit status=0

exit status=0

