TimeQuest Timing Analyzer report for top_de2_115
Fri Feb 12 04:34:49 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK'
 14. Slow 1200mV 85C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLOCK'
 29. Slow 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'CLOCK'
 32. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'CLOCK'
 43. Fast 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Hold: 'CLOCK'
 46. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top_de2_115                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  23.5%      ;
;     Processor 4            ;  17.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; top_de2_115.out.sdc ; OK     ; Fri Feb 12 04:34:34 2016 ;
+---------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { altera_reserved_tck }                                              ;
; CLOCK                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { CLOCK_50 }                                                         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+-----------+-----------------+------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                       ; Note ;
+-----------+-----------------+------------------------------------------------------------------+------+
; 55.76 MHz ; 55.76 MHz       ; CLOCK                                                            ;      ;
; 70.25 MHz ; 70.25 MHz       ; altera_reserved_tck                                              ;      ;
; 112.7 MHz ; 112.7 MHz       ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 2.065  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 10.155 ; 0.000         ;
; altera_reserved_tck                                              ; 42.883 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.384 ; 0.000         ;
; altera_reserved_tck                                              ; 0.405 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.432 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.113 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.152 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.621  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
; altera_reserved_tck                                              ; 49.731 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.065 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.111     ; 17.842     ;
; 2.069 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.086     ; 17.863     ;
; 2.147 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.111     ; 17.760     ;
; 2.151 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.336      ; 18.203     ;
; 2.151 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.086     ; 17.781     ;
; 2.178 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; -0.093     ; 17.747     ;
; 2.181 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.756     ;
; 2.216 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.109     ; 17.693     ;
; 2.220 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 17.714     ;
; 2.222 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.709     ;
; 2.243 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.120     ; 17.655     ;
; 2.246 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.685     ;
; 2.263 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.674     ;
; 2.273 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.666     ;
; 2.277 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; -0.129     ; 17.612     ;
; 2.282 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 17.666     ;
; 2.287 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; 0.339      ; 18.070     ;
; 2.304 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.627     ;
; 2.309 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.499     ; 17.210     ;
; 2.310 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.096     ; 17.612     ;
; 2.314 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; -0.090     ; 17.614     ;
; 2.325 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.120     ; 17.573     ;
; 2.328 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.603     ;
; 2.332 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.607     ;
; 2.338 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 17.597     ;
; 2.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; 0.315      ; 17.994     ;
; 2.353 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.578     ;
; 2.353 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.578     ;
; 2.355 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.584     ;
; 2.358 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.565     ;
; 2.360 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.563     ;
; 2.365 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.572     ;
; 2.366 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; -0.114     ; 17.538     ;
; 2.373 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.085     ; 17.560     ;
; 2.392 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.096     ; 17.530     ;
; 2.392 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.096     ; 17.530     ;
; 2.394 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.118     ; 17.506     ;
; 2.397 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][14]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.108     ; 17.513     ;
; 2.397 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.085     ; 17.536     ;
; 2.400 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.166     ; 17.452     ;
; 2.403 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.536     ;
; 2.408 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.535     ; 17.075     ;
; 2.413 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; 0.340      ; 17.945     ;
; 2.413 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; -0.126     ; 17.479     ;
; 2.415 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.111     ; 17.492     ;
; 2.420 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 17.515     ;
; 2.424 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.517     ;
; 2.426 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][21]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 17.503     ;
; 2.426 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 17.503     ;
; 2.427 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[17]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 17.520     ;
; 2.428 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 17.510     ;
; 2.432 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][7]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.129     ; 17.457     ;
; 2.432 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 17.506     ;
; 2.435 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.496     ;
; 2.435 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 17.496     ;
; 2.440 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 17.489     ;
; 2.440 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][4]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 17.505     ;
; 2.440 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.483     ;
; 2.442 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.481     ;
; 2.443 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[24]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; 0.366      ; 17.941     ;
; 2.447 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.490     ;
; 2.450 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~17_OTERM17   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.336      ; 17.904     ;
; 2.451 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_OTERM611     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.339      ; 17.906     ;
; 2.454 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[17]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; -0.500     ; 17.064     ;
; 2.461 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.094     ; 17.463     ;
; 2.465 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681          ; CLOCK        ; CLOCK       ; 20.000       ; 0.366      ; 17.919     ;
; 2.465 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; -0.150     ; 17.403     ;
; 2.469 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][0]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 17.477     ;
; 2.470 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[24]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 17.485     ;
; 2.470 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][2]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 17.476     ;
; 2.471 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.083     ; 17.464     ;
; 2.474 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.096     ; 17.448     ;
; 2.475 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.474     ;
; 2.477 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.473     ;
; 2.479 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.471     ;
; 2.479 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][14]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.108     ; 17.431     ;
; 2.480 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.470     ;
; 2.481 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 17.459     ;
; 2.482 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][1]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.459     ;
; 2.482 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.166     ; 17.370     ;
; 2.483 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.068     ; 17.467     ;
; 2.484 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[5][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 17.456     ;
; 2.485 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 17.454     ;
; 2.488 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][13]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.453     ;
; 2.488 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][12]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 17.453     ;
; 2.489 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 17.448     ;
; 2.492 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681          ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 17.463     ;
; 2.495 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.135     ; 17.388     ;
; 2.495 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.135     ; 17.388     ;
; 2.495 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.135     ; 17.388     ;
; 2.497 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.111     ; 17.410     ;
; 2.498 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 17.451     ;
; 2.501 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~175_OTERM1248         ; CLOCK        ; CLOCK       ; 20.000       ; 0.337      ; 17.854     ;
; 2.502 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[27]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; 0.337      ; 17.853     ;
; 2.503 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[29]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; 0.315      ; 17.830     ;
; 2.504 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.085     ; 17.429     ;
; 2.504 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.085     ; 17.429     ;
; 2.508 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][2]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.415     ;
; 2.508 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][5]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.095     ; 17.415     ;
; 2.508 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][21]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 17.421     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 10.155 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.229     ; 6.634      ;
; 10.662 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 6.134      ;
; 10.681 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.223     ; 6.114      ;
; 10.681 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.223     ; 6.114      ;
; 10.685 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.223     ; 6.110      ;
; 11.188 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.216     ; 5.614      ;
; 11.188 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.216     ; 5.614      ;
; 11.192 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.216     ; 5.610      ;
; 11.436 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.363      ;
; 11.436 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.363      ;
; 11.437 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.362      ;
; 11.437 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.362      ;
; 11.548 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.251      ;
; 11.548 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.251      ;
; 11.548 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.251      ;
; 11.549 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.250      ;
; 11.672 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 5.127      ;
; 11.827 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.215     ; 4.976      ;
; 11.827 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.215     ; 4.976      ;
; 11.828 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.215     ; 4.975      ;
; 11.828 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.215     ; 4.975      ;
; 11.837 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.203     ; 4.978      ;
; 11.855 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.203     ; 4.960      ;
; 11.857 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.943      ;
; 11.857 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.943      ;
; 11.857 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.943      ;
; 11.858 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.942      ;
; 11.953 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.212     ; 4.853      ;
; 11.958 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.842      ;
; 11.958 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.842      ;
; 11.958 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.842      ;
; 11.959 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.218     ; 4.841      ;
; 11.962 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.202     ; 4.854      ;
; 11.986 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.202     ; 4.830      ;
; 11.999 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 4.800      ;
; 12.012 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.785      ;
; 12.012 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.785      ;
; 12.012 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.785      ;
; 12.013 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.784      ;
; 12.018 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.779      ;
; 12.018 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.779      ;
; 12.018 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.779      ;
; 12.019 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.221     ; 4.778      ;
; 12.050 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.232     ; 4.736      ;
; 12.095 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.215     ; 4.708      ;
; 12.102 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.232     ; 4.684      ;
; 12.114 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~190 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.232     ; 4.672      ;
; 12.198 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.607      ;
; 12.198 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.607      ;
; 12.202 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.603      ;
; 12.215 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.205     ; 4.598      ;
; 12.289 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.503      ;
; 12.289 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.503      ;
; 12.289 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.503      ;
; 12.290 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.502      ;
; 12.302 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 4.506      ;
; 12.302 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 4.506      ;
; 12.323 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 4.485      ;
; 12.323 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.210     ; 4.485      ;
; 12.351 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.214     ; 4.453      ;
; 12.351 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.214     ; 4.453      ;
; 12.352 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.214     ; 4.452      ;
; 12.352 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.214     ; 4.452      ;
; 12.357 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.435      ;
; 12.407 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~101 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.206     ; 4.405      ;
; 12.418 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 4.381      ;
; 12.418 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.219     ; 4.381      ;
; 12.427 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 4.382      ;
; 12.427 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 4.382      ;
; 12.451 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 4.358      ;
; 12.451 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.209     ; 4.358      ;
; 12.528 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.268      ;
; 12.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.246      ;
; 12.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.246      ;
; 12.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.246      ;
; 12.551 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.254      ;
; 12.551 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.254      ;
; 12.551 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.245      ;
; 12.555 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.213     ; 4.250      ;
; 12.556 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.220     ; 4.242      ;
; 12.556 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.220     ; 4.242      ;
; 12.556 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.220     ; 4.242      ;
; 12.557 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.220     ; 4.241      ;
; 12.576 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.216      ;
; 12.576 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.216      ;
; 12.580 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.212      ;
; 12.587 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.209      ;
; 12.587 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.222     ; 4.209      ;
; 12.617 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~197 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.205     ; 4.196      ;
; 12.628 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.164      ;
; 12.628 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.164      ;
; 12.628 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.230     ; 4.160      ;
; 12.632 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.226     ; 4.160      ;
; 12.667 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~68  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.230     ; 4.121      ;
; 12.688 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.212     ; 4.118      ;
; 12.688 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.212     ; 4.118      ;
; 12.735 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.224     ; 4.059      ;
; 12.759 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~229 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.206     ; 4.053      ;
; 12.765 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~27  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.223     ; 4.030      ;
; 12.783 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~81  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[4] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.217     ; 4.018      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 7.072      ;
; 42.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 7.064      ;
; 43.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 6.901      ;
; 43.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 6.820      ;
; 43.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 6.738      ;
; 43.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 6.720      ;
; 43.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 6.645      ;
; 43.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.114     ; 6.566      ;
; 43.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 6.328      ;
; 43.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.119     ; 6.164      ;
; 43.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 5.962      ;
; 44.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.804      ;
; 44.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.720      ;
; 44.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.578      ;
; 44.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 5.527      ;
; 44.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 5.498      ;
; 44.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.433      ;
; 44.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 5.229      ;
; 45.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.105     ; 4.871      ;
; 45.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.098     ; 4.831      ;
; 46.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.890      ;
; 46.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 3.667      ;
; 46.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 3.398      ;
; 46.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.106     ; 3.267      ;
; 47.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.791      ;
; 47.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.370      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.322      ;
; 48.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.263      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 8.244      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 8.223      ;
; 91.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 8.178      ;
; 91.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 8.178      ;
; 91.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 8.178      ;
; 91.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 8.178      ;
; 91.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 8.178      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 8.130      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 8.109      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 8.064      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 8.064      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 8.064      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 8.064      ;
; 91.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 8.064      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 7.689      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 7.696      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 7.675      ;
; 92.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 7.658      ;
; 92.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 7.658      ;
; 92.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 7.658      ;
; 92.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 7.658      ;
; 92.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 7.658      ;
; 92.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.610      ;
; 92.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.607      ;
; 92.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.604      ;
; 92.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.600      ;
; 92.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.600      ;
; 92.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.599      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 7.630      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 7.630      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 7.630      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 7.630      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 7.630      ;
; 92.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.591      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|rd_counter[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][1] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][0] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[7][0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][1] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][0] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag1_lru[4][0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[4][1] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[4][1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[4][0] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[4][0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][1] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][0] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|fetch_branch_predictor:BRANCH_PREDICTOR|fetch_branch_cache:BRANCH_CACHE|b_tag0_lru[7][0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET0                                                                                                                                          ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET0                                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_END                                                                                                                                           ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_END                                                                                                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_WRITE                                                                                                                                         ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_WRITE                                                                                                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET1                                                                                                                                          ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET1                                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET3                                                                                                                                          ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET3                                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[0]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[0]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[1]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[1]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[3]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[3]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_req_valid                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_req_valid                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                               ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:OUTPUT_QUEUE|b_rd_counter[2]                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                               ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                               ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_rbyte_reg                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_rbyte_reg                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_READ                                                                                                       ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_READ                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_WAIT                                                                                                       ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_WAIT                                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                             ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[14]                                                                          ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[14]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[13]                                                                          ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|b_buff_osram_data[13]                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                               ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_MEMREQ                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_MEMREQ                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[2]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[3]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[3]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[1]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[1]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_MEMGET                                          ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_MEMGET                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_IDLE                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_IDLE                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_OUTINST                                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_main_state.L_PARAM_OUTINST                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_0_valid                                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_mem_result_0_valid                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                           ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][15]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][15]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][2]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][2]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][4]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][4]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][3]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][3]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][0]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][0]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][8]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][8]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][17]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][17]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][19]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[5][19]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][1]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][1]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][20]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][20]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][1]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[11][1]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][20]      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][20]      ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][2]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][2]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][3]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][3]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][0]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][0]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][6]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][6]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][12]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][12]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][13]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][13]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][9]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][9]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][8]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][8]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][14]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][14]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][10]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][10]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][17]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][17]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][16]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][16]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][20]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][20]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][5]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][5]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][2]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][2]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][3]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][3]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][0]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][0]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][1]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][1]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][7]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][7]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][6]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][6]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][9]        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][9]        ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][17]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][17]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][16]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][16]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][20]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[2][20]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[1][23]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[2][23]       ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.693      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.694      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.694      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.695      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.695      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.432 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.480 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.482 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.748      ;
; 0.573 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.839      ;
; 0.591 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.857      ;
; 0.600 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.869      ;
; 0.647 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.915      ;
; 0.650 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.916      ;
; 0.654 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.660 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.665 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.933      ;
; 0.669 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.674 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.674 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.675 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.675 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.676 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.942      ;
; 0.677 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.944      ;
; 0.685 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.951      ;
; 0.687 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.953      ;
; 0.689 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.955      ;
; 0.693 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.959      ;
; 0.696 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.962      ;
; 0.709 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.975      ;
; 0.719 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.985      ;
; 0.747 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.015      ;
; 0.766 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.032      ;
; 0.815 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.081      ;
; 0.816 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.082      ;
; 0.826 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.092      ;
; 0.875 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.143      ;
; 0.957 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.225      ;
; 0.965 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.232      ;
; 0.966 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.233      ;
; 0.968 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.234      ;
; 0.974 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.240      ;
; 0.977 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.243      ;
; 0.979 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.246      ;
; 0.981 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.248      ;
; 0.982 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.248      ;
; 0.983 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.983 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.992 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.260      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.263      ;
; 1.001 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.004 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.271      ;
; 1.006 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.272      ;
; 1.009 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.276      ;
; 1.014 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.280      ;
; 1.014 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.280      ;
; 1.017 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.283      ;
; 1.019 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.285      ;
; 1.022 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.288      ;
; 1.036 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.302      ;
; 1.071 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.337      ;
; 1.086 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.353      ;
; 1.087 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.354      ;
; 1.089 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.361      ;
; 1.089 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.355      ;
; 1.091 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.358      ;
; 1.092 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.359      ;
; 1.095 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.361      ;
; 1.100 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.366      ;
; 1.104 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.371      ;
; 1.105 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.372      ;
; 1.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.374      ;
; 1.109 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.375      ;
; 1.109 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.375      ;
; 1.110 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.379      ;
; 1.113 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.380      ;
; 1.114 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.381      ;
; 1.118 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.118 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.386      ;
; 1.127 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.393      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.834      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.960      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.956      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.952      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.952      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.951      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.953      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.957      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.958      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.949      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.959      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.955      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.955      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.955      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.955      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.955      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.966      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.961      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.962      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.962      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.968      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.967      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.967      ;
; 95.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.967      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.415      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.518      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.744      ;
; 1.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.758      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.769      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.769      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 1.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.236      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.743      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.152      ; 3.746      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.141      ; 3.736      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.727      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.729      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.732      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.732      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.732      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.732      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.732      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 3.734      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 3.741      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 3.741      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 3.741      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.744      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 3.743      ;
; 3.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.148      ; 3.743      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.338 ns




+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 61.52 MHz  ; 61.52 MHz       ; CLOCK                                                            ;      ;
; 77.24 MHz  ; 77.24 MHz       ; altera_reserved_tck                                              ;      ;
; 120.77 MHz ; 120.77 MHz      ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 3.744  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 11.107 ; 0.000         ;
; altera_reserved_tck                                              ; 43.527 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.337 ; 0.000         ;
; altera_reserved_tck                                              ; 0.354 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.428 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.052 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.642  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
; altera_reserved_tck                                              ; 49.597 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.744 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 16.198     ;
; 3.747 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.104     ; 16.168     ;
; 3.772 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.113     ; 16.134     ;
; 3.813 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.077     ; 16.129     ;
; 3.816 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.104     ; 16.099     ;
; 3.824 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.316      ; 16.511     ;
; 3.841 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.113     ; 16.065     ;
; 3.848 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; -0.116     ; 16.055     ;
; 3.861 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.080     ;
; 3.863 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 16.084     ;
; 3.870 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.071     ;
; 3.877 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 16.060     ;
; 3.878 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.075     ; 16.066     ;
; 3.881 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[10][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.102     ; 16.036     ;
; 3.900 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 16.030     ;
; 3.906 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][16]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.111     ; 16.002     ;
; 3.916 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.025     ;
; 3.916 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.025     ;
; 3.923 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][21]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 16.015     ;
; 3.923 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 16.015     ;
; 3.930 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.011     ;
; 3.932 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; 0.318      ; 16.405     ;
; 3.932 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 16.015     ;
; 3.937 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 16.011     ;
; 3.939 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 16.002     ;
; 3.940 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.991     ;
; 3.956 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; -0.114     ; 15.949     ;
; 3.967 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][14]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 15.953     ;
; 3.969 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.089     ; 15.961     ;
; 3.976 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][6]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.114     ; 15.929     ;
; 3.976 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.161     ; 15.882     ;
; 3.980 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.059     ; 15.980     ;
; 3.985 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~163_OTERM1246         ; CLOCK        ; CLOCK       ; 20.000       ; -0.080     ; 15.954     ;
; 3.985 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 15.956     ;
; 3.985 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.078     ; 15.956     ;
; 3.986 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][4]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 15.970     ;
; 3.988 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.955     ;
; 3.992 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][21]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 15.946     ;
; 3.992 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 15.946     ;
; 3.993 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.965     ;
; 3.995 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.936     ;
; 3.995 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[3][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.948     ;
; 3.997 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.934     ;
; 3.997 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 15.952     ;
; 4.003 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.102     ; 15.914     ;
; 4.004 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.491     ; 15.524     ;
; 4.004 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[8][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.939     ;
; 4.006 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 15.942     ;
; 4.009 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.922     ;
; 4.015 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][0]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 15.942     ;
; 4.016 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][2]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 15.941     ;
; 4.022 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[6][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.072     ; 15.925     ;
; 4.023 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 15.934     ;
; 4.023 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][1]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 15.926     ;
; 4.029 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][13]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 15.920     ;
; 4.029 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][12]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.070     ; 15.920     ;
; 4.031 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.927     ;
; 4.033 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~169_OTERM687          ; CLOCK        ; CLOCK       ; 20.000       ; -0.457     ; 15.529     ;
; 4.033 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.925     ;
; 4.034 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.924     ;
; 4.034 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[8][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 15.898     ;
; 4.036 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][14]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.099     ; 15.884     ;
; 4.037 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; 0.295      ; 16.277     ;
; 4.037 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.921     ;
; 4.041 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|func_forwarding_rewrite~17_OTERM17   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.316      ; 16.294     ;
; 4.044 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[0][7]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.122     ; 15.853     ;
; 4.044 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][2]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 15.888     ;
; 4.044 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][5]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.087     ; 15.888     ;
; 4.045 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][6]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.114     ; 15.860     ;
; 4.045 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.161     ; 15.813     ;
; 4.046 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[3][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.071     ; 15.902     ;
; 4.048 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~6_OTERM611     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~200_OTERM691          ; CLOCK        ; CLOCK       ; 20.000       ; 0.318      ; 16.289     ;
; 4.050 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.893     ;
; 4.050 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.893     ;
; 4.052 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[14][22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.104     ; 15.863     ;
; 4.055 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][4]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 15.901     ;
; 4.057 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][21]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 15.883     ;
; 4.057 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][20]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.079     ; 15.883     ;
; 4.057 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[4][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.076     ; 15.886     ;
; 4.061 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~156_OTERM681 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; -0.137     ; 15.821     ;
; 4.062 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][0]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.061     ; 15.896     ;
; 4.064 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][22]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.867     ;
; 4.065 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][4]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 15.870     ;
; 4.065 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[6][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.084     ; 15.870     ;
; 4.066 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[1][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.088     ; 15.865     ;
; 4.071 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[2][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.069     ; 15.879     ;
; 4.072 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 15.884     ;
; 4.072 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][23]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.102     ; 15.845     ;
; 4.073 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[15][11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.135     ; 15.811     ;
; 4.073 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[14][23] ; CLOCK        ; CLOCK       ; 20.000       ; -0.092     ; 15.854     ;
; 4.074 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|interrupt_control:IRQ_CTRL|b_state.STT_COMP_WAIT                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][3]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.086     ; 15.859     ;
; 4.077 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.124     ; 15.818     ;
; 4.077 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.124     ; 15.818     ;
; 4.077 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag3[13][14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.124     ; 15.818     ;
; 4.079 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[9][5]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.101     ; 15.839     ;
; 4.084 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][0]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 15.873     ;
; 4.085 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[0]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[6][2]   ; CLOCK        ; CLOCK       ; 20.000       ; -0.062     ; 15.872     ;
; 4.087 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS1|oNEXT_SOURCE_DATA[12]~0_OTERM313     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_r_data[30]                                                                    ; CLOCK        ; CLOCK       ; 20.000       ; 0.320      ; 16.252     ;
; 4.088 ; dev_interconnect:DEV_INTERCONNECT|dev_interconnect_irq:IRQ_CONTROL|b_irq_num[1]                                                                                                ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.063     ; 15.868     ;
; 4.090 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|execute_forwarding:FORWARDING_RS0|func_forwarding_rewrite~187_OTERM1250         ; CLOCK        ; CLOCK       ; 20.000       ; -0.103     ; 15.826     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 11.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.826     ; 6.086      ;
; 11.577 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 5.622      ;
; 11.593 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 5.607      ;
; 11.594 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 5.606      ;
; 11.597 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 5.603      ;
; 12.063 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 5.143      ;
; 12.064 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 5.142      ;
; 12.067 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 5.139      ;
; 12.237 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.969      ;
; 12.237 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.969      ;
; 12.237 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.969      ;
; 12.238 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.968      ;
; 12.329 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.877      ;
; 12.329 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.877      ;
; 12.329 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.877      ;
; 12.330 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.813     ; 4.876      ;
; 12.587 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.817     ; 4.615      ;
; 12.596 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.800     ; 4.623      ;
; 12.607 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.800     ; 4.612      ;
; 12.623 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.584      ;
; 12.623 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.584      ;
; 12.623 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.584      ;
; 12.624 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.583      ;
; 12.635 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.572      ;
; 12.635 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.572      ;
; 12.635 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.572      ;
; 12.636 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.812     ; 4.571      ;
; 12.684 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.808     ; 4.527      ;
; 12.701 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.799     ; 4.519      ;
; 12.711 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.799     ; 4.509      ;
; 12.762 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.817     ; 4.440      ;
; 12.782 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.422      ;
; 12.782 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.422      ;
; 12.782 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.422      ;
; 12.783 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.421      ;
; 12.783 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 4.422      ;
; 12.783 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 4.422      ;
; 12.783 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 4.422      ;
; 12.784 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 4.421      ;
; 12.858 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.809     ; 4.352      ;
; 12.870 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~190 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.828     ; 4.321      ;
; 12.885 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.319      ;
; 12.885 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.319      ;
; 12.885 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.319      ;
; 12.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.318      ;
; 12.913 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.827     ; 4.279      ;
; 12.924 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.827     ; 4.268      ;
; 13.019 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.802     ; 4.198      ;
; 13.035 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 4.164      ;
; 13.035 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 4.164      ;
; 13.035 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 4.164      ;
; 13.036 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 4.163      ;
; 13.065 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.147      ;
; 13.065 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.147      ;
; 13.072 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.811     ; 4.136      ;
; 13.072 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.811     ; 4.136      ;
; 13.072 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.811     ; 4.136      ;
; 13.073 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.811     ; 4.135      ;
; 13.076 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.136      ;
; 13.076 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.807     ; 4.136      ;
; 13.086 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 4.123      ;
; 13.087 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.821     ; 4.111      ;
; 13.087 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 4.122      ;
; 13.090 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 4.119      ;
; 13.153 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.051      ;
; 13.153 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.815     ; 4.051      ;
; 13.170 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.043      ;
; 13.170 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.043      ;
; 13.180 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.033      ;
; 13.180 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.033      ;
; 13.185 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~101 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.803     ; 4.031      ;
; 13.259 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 3.941      ;
; 13.259 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 3.941      ;
; 13.259 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 3.941      ;
; 13.260 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 3.940      ;
; 13.290 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 3.919      ;
; 13.291 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 3.918      ;
; 13.294 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.810     ; 3.915      ;
; 13.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 3.906      ;
; 13.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 3.906      ;
; 13.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 3.906      ;
; 13.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.814     ; 3.905      ;
; 13.327 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.816     ; 3.876      ;
; 13.327 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.816     ; 3.876      ;
; 13.335 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~197 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.802     ; 3.882      ;
; 13.340 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.819     ; 3.860      ;
; 13.360 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.827     ; 3.832      ;
; 13.399 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.800      ;
; 13.400 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.799      ;
; 13.403 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.796      ;
; 13.410 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.789      ;
; 13.411 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.788      ;
; 13.414 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.785      ;
; 13.446 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~229 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.803     ; 3.770      ;
; 13.465 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~68  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.827     ; 3.727      ;
; 13.471 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~139 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.728      ;
; 13.488 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.809     ; 3.722      ;
; 13.488 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.809     ; 3.722      ;
; 13.491 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~21  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.802     ; 3.726      ;
; 13.512 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~27  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.820     ; 3.687      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 6.545      ;
; 43.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 6.515      ;
; 43.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 6.303      ;
; 43.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 6.309      ;
; 43.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 6.248      ;
; 43.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 6.233      ;
; 43.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 6.161      ;
; 44.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.014      ; 6.031      ;
; 44.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 5.748      ;
; 44.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.009      ; 5.643      ;
; 44.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 5.494      ;
; 44.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 5.270      ;
; 44.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 5.233      ;
; 44.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 5.116      ;
; 44.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 5.089      ;
; 45.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 5.041      ;
; 45.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 4.998      ;
; 45.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.773      ;
; 45.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 4.445      ;
; 45.610 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.025      ; 4.434      ;
; 46.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 3.547      ;
; 46.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 3.320      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 3.093      ;
; 47.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 2.969      ;
; 47.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 2.529      ;
; 47.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 2.117      ;
; 47.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 2.114      ;
; 48.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 1.136      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 7.682      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 7.664      ;
; 92.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 7.629      ;
; 92.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 7.629      ;
; 92.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 7.629      ;
; 92.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 7.629      ;
; 92.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 7.629      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.564      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.546      ;
; 92.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 7.511      ;
; 92.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 7.511      ;
; 92.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 7.511      ;
; 92.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 7.511      ;
; 92.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 7.511      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 7.155      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 7.133      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 7.133      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 7.133      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 7.133      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 7.133      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 7.126      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 7.108      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 7.098      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 7.089      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                          ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[0]                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                          ; memory_if:MEMIF|memory_if_sync_fifo:REQ_FIFO|b_read_pointer[1]                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                          ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                          ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][13] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][10]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][10]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][13]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[2][13]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][11]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][11]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][7]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[4][7]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][9]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][13] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][15] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][3]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][0]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][1]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][6]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][4]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][5]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][21] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][17] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[10][17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][11]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][11]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][9]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][9]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][8]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][8]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][12]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][12]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][13]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][13]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][0]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][0]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][1]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][1]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][6]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][6]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][4]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][4]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][5]   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][5]   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][21]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][21]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][16]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][16]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[8][17]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][2]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][7]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][18] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][16] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[14][16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][11] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][15] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][2]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][6]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][7]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][18] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][16] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[15][16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][8]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][12] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][17] ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[11][17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET0                                                                                                                                     ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET0                                                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_END                                                                                                                                      ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_END                                                                                                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_WRITE                                                                                                                                    ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_WRITE                                                                                                                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET1                                                                                                                                     ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET1                                                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET3                                                                                                                                     ; iboot_rom_de2_115:IBOOT_ROM|b_get_state.PL_STT_GET3                                                                                                                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[12]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[13]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[9]                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[15]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[11]                                 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_valid[11]                                 ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~9                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~2                                    ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|queue_type~2                                    ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|wr_counter[0]                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][3]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][17]  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|l1_data_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][17]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[0]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[0]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[1]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[1]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[2]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[3]                                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_state[3]                                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_req_valid                                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_cache_req_valid                                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMGET                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMGET                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMGET                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMGET                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_IDLE                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_IDLE                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMREQ                                     ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_MEMREQ                                     ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMREQ                                  ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_data_cache:L1_DATA_CACHE|b_req_main_state.L_PARAM_WR_MEMREQ                                  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                   ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|memory_pipe_arbiter:MEM_ARBITER|mist32e10fa_arbiter_matching_queue:MEM_MATCHING_QUEUE|rd_counter[0]                                   ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.628      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.642      ;
; 0.437 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.680      ;
; 0.440 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.683      ;
; 0.521 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.763      ;
; 0.534 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.777      ;
; 0.548 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.794      ;
; 0.592 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.837      ;
; 0.598 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.840      ;
; 0.600 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.604 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.855      ;
; 0.615 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.857      ;
; 0.615 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.860      ;
; 0.619 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.862      ;
; 0.627 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.870      ;
; 0.627 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.869      ;
; 0.629 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.872      ;
; 0.634 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.877      ;
; 0.637 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.880      ;
; 0.648 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.658 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.696 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.940      ;
; 0.711 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.739 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.759 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.001      ;
; 0.766 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.009      ;
; 0.815 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.059      ;
; 0.862 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.106      ;
; 0.878 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 0.880 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.123      ;
; 0.884 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.127      ;
; 0.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.130      ;
; 0.888 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.130      ;
; 0.891 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.138      ;
; 0.897 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.141      ;
; 0.899 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.141      ;
; 0.900 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.147      ;
; 0.905 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.147      ;
; 0.907 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.150      ;
; 0.914 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.156      ;
; 0.915 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.158      ;
; 0.917 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.160      ;
; 0.918 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.161      ;
; 0.923 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.166      ;
; 0.926 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.928 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.171      ;
; 0.955 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.198      ;
; 0.977 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.220      ;
; 0.979 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.222      ;
; 0.983 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.226      ;
; 0.986 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.231      ;
; 0.990 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.233      ;
; 0.994 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.237      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.240      ;
; 0.998 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.240      ;
; 1.003 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.246      ;
; 1.004 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.247      ;
; 1.004 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.246      ;
; 1.005 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.248      ;
; 1.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.250      ;
; 1.009 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.251      ;
; 1.013 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.255      ;
; 1.014 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.258      ;
; 1.015 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.257      ;
; 1.015 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.257      ;
; 1.017 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 1.263      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 1.644      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.531      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.531      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.537      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.536      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.543      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.543      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.543      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.543      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.543      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.535      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.527      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.528      ;
; 96.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.528      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[663]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.513      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[546]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[545]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[541]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[540]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.521      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.531      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.551      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.546      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.541      ;
; 96.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.549      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.293      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.395      ;
; 1.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.605      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.600      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.626      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.626      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 1.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.036      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.378      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.369      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.360      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 3.362      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.127      ; 3.366      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 3.367      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.373      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.373      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 3.373      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.379      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.379      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.379      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.379      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.379      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.138      ; 3.377      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.376      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.376      ;
; 3.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.137      ; 3.376      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.189 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 8.041  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 14.852 ; 0.000         ;
; altera_reserved_tck                                              ; 46.524 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLOCK                                                            ; 0.173 ; 0.000         ;
; altera_reserved_tck                                              ; 0.182 ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.192 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.225 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.552 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLOCK                                                            ; 9.348  ; 0.000         ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.779 ; 0.000         ;
; altera_reserved_tck                                              ; 49.592 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.041 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.486      ;
; 8.144 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.377      ;
; 8.144 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.377      ;
; 8.144 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.377      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[14]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[13]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[9]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[2]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[1]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[0]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[3]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[4]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[5]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[6]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[7]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[8]                                                         ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[10]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[11]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.149 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[12]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.480     ; 1.378      ;
; 8.152 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.360      ;
; 8.152 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.360      ;
; 8.152 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.360      ;
; 8.247 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|dvalid_reg                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.274      ;
; 8.250 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.271      ;
; 8.250 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.271      ;
; 8.250 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.271      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.309 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage3_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[23]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.208      ;
; 8.334 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.178      ;
; 8.334 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.178      ;
; 8.334 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 1.178      ;
; 8.364 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.157      ;
; 8.364 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.157      ;
; 8.364 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.157      ;
; 8.378 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_read_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|dvalid_reg                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 1.143      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[22]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[20]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[16]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[15]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[17]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[18]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[19]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[21]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.417 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|busy_det_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|addr_reg[23]                                                        ; CLOCK        ; CLOCK       ; 10.000       ; -0.490     ; 1.100      ;
; 8.515 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.506     ; 0.986      ;
; 8.515 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1       ; CLOCK        ; CLOCK       ; 10.000       ; -0.506     ; 0.986      ;
; 8.515 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.506     ; 0.986      ;
; 8.515 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]   ; CLOCK        ; CLOCK       ; 10.000       ; -0.506     ; 0.986      ;
; 8.575 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.946      ;
; 8.575 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.946      ;
; 8.575 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_hdlyreg                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.946      ;
; 8.585 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.936      ;
; 8.585 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.936      ;
; 8.585 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|stage4_reg                                                            ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; CLOCK        ; CLOCK       ; 10.000       ; -0.486     ; 0.936      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[7]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[6]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[5]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[4]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[3]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[2]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[1]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.598 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[0]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.767      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[7]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[6]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[5]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[4]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[3]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[2]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[1]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.707 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_dout_reg[0]                                                    ; CLOCK        ; CLOCK       ; 10.000       ; 0.397      ; 1.697      ;
; 8.708 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end1_cyc_reg                                                          ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_op_reg                                                          ; CLOCK        ; CLOCK       ; 10.000       ; -0.495     ; 0.804      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[7]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[6]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[5]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[4]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[3]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[2]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[1]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
; 8.754 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]   ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|asmi_opcode_reg[0]                                                  ; CLOCK        ; CLOCK       ; 10.000       ; 0.358      ; 1.611      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                             ; Launch Clock ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+
; 14.852 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.788     ; 3.367      ;
; 15.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 3.117      ;
; 15.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 3.117      ;
; 15.111 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~91  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 3.113      ;
; 15.136 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.778     ; 3.093      ;
; 15.391 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.843      ;
; 15.391 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.843      ;
; 15.395 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~75  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.839      ;
; 15.501 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.733      ;
; 15.502 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.732      ;
; 15.502 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.732      ;
; 15.503 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~176 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.731      ;
; 15.585 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.649      ;
; 15.586 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.648      ;
; 15.586 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.648      ;
; 15.587 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.647      ;
; 15.711 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.522      ;
; 15.724 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.511      ;
; 15.725 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.510      ;
; 15.725 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.510      ;
; 15.726 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~48  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.509      ;
; 15.741 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.494      ;
; 15.742 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.493      ;
; 15.742 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.493      ;
; 15.743 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~64  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 2.492      ;
; 15.751 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.755     ; 2.501      ;
; 15.765 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.767     ; 2.475      ;
; 15.773 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.755     ; 2.479      ;
; 15.775 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.459      ;
; 15.776 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.458      ;
; 15.776 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.458      ;
; 15.777 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~128 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.773     ; 2.457      ;
; 15.795 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~190 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.779     ; 2.433      ;
; 15.826 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 2.428      ;
; 15.841 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.391      ;
; 15.842 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.390      ;
; 15.842 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.390      ;
; 15.843 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.389      ;
; 15.843 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~80  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.389      ;
; 15.844 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.388      ;
; 15.844 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.388      ;
; 15.845 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~16  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.775     ; 2.387      ;
; 15.847 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 2.407      ;
; 15.861 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.372      ;
; 15.865 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.788     ; 2.354      ;
; 15.887 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.788     ; 2.332      ;
; 15.887 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.767     ; 2.353      ;
; 15.948 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.276      ;
; 15.949 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.275      ;
; 15.949 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.275      ;
; 15.950 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~96  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.274      ;
; 15.953 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.757     ; 2.297      ;
; 15.966 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.272      ;
; 15.966 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.272      ;
; 15.970 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~43  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.268      ;
; 16.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.765     ; 2.235      ;
; 16.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~133 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.765     ; 2.235      ;
; 16.007 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.771     ; 2.229      ;
; 16.008 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.771     ; 2.228      ;
; 16.008 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.771     ; 2.228      ;
; 16.009 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~0   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.771     ; 2.227      ;
; 16.021 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.777     ; 2.209      ;
; 16.021 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~85  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.777     ; 2.209      ;
; 16.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.765     ; 2.213      ;
; 16.029 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~5   ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.765     ; 2.213      ;
; 16.031 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~101 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.758     ; 2.218      ;
; 16.038 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.782     ; 2.187      ;
; 16.039 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.782     ; 2.186      ;
; 16.039 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.782     ; 2.186      ;
; 16.040 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~240 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.782     ; 2.185      ;
; 16.042 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~219 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.779     ; 2.186      ;
; 16.082 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.162      ;
; 16.082 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~165 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.162      ;
; 16.103 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.141      ;
; 16.103 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~37  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.763     ; 2.141      ;
; 16.106 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.127      ;
; 16.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.126      ;
; 16.107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.126      ;
; 16.108 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~208 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.774     ; 2.125      ;
; 16.116 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.122      ;
; 16.116 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.122      ;
; 16.119 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~251 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.789     ; 2.099      ;
; 16.120 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.104      ;
; 16.120 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.104      ;
; 16.120 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~171 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.118      ;
; 16.124 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~107 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.100      ;
; 16.142 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.082      ;
; 16.142 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.082      ;
; 16.143 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.777     ; 2.087      ;
; 16.143 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~117 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.777     ; 2.087      ;
; 16.144 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~197 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.757     ; 2.106      ;
; 16.146 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~123 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.783     ; 2.078      ;
; 16.158 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~11  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.776     ; 2.073      ;
; 16.170 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~68  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.779     ; 2.058      ;
; 16.206 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~81  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[4] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.769     ; 2.032      ;
; 16.209 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[1] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.767     ; 2.031      ;
; 16.209 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~69  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[2] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.767     ; 2.031      ;
; 16.212 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~62  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.779     ; 2.016      ;
; 16.222 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~229 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[0] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.758     ; 2.027      ;
; 16.241 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_memory~32  ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[3] ; CLOCK        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.772     ; 1.994      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.616      ;
; 46.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 3.556      ;
; 46.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.556      ;
; 46.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.480      ;
; 46.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.466      ;
; 46.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.454      ;
; 46.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.388      ;
; 46.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 3.344      ;
; 46.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.233      ;
; 47.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.103      ;
; 47.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.998      ;
; 47.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.904      ;
; 47.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.812      ;
; 47.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.798      ;
; 47.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.807      ;
; 47.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.755      ;
; 47.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.686      ;
; 47.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 2.632      ;
; 47.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.435      ;
; 47.694 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.433      ;
; 48.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 1.947      ;
; 48.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 1.841      ;
; 48.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 1.692      ;
; 48.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 1.601      ;
; 48.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.308      ;
; 48.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.153      ;
; 49.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.075      ;
; 49.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 0.629      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.018      ; 4.427      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.419      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.378      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.380      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.380      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.380      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.380      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.380      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.370      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 4.331      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 4.331      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 4.331      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 4.331      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 4.331      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.016      ; 4.110      ;
; 95.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.100      ;
; 95.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.100      ;
; 95.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.100      ;
; 95.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.100      ;
; 95.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.015      ; 4.100      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.014      ; 4.077      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 4.067      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 4.061      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.054      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.054      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.054      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.054      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 4.054      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[51]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[7]                                                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[41]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[43]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[16]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[32]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_NORMAL                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|allocate:ALLOCATE|b_source0[21]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_frcr[22]                                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                                             ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_STORE                                                                             ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                                              ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|execute:EXECUTE|b_state.L_PARAM_STT_LOAD                                                                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|ncs_reg                                                               ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|ncs_reg                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|add_msb_reg                                                           ; CLOCK        ; CLOCK       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_rbyte_reg                                                         ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|end_rbyte_reg                                                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_READ                                                                                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_READ                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_WAIT                                                                                                                        ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|b_state.PL_STT_WAIT                                                                                                                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|read_reg                                                              ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                                               ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[3]                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                                               ; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|iboot_rom_showahead_async_fifo:REQUEST_QUEUE|b_rd_counter[2]                                                                               ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                                                ; memory_if:MEMIF|memory_if_sync_fifo:GET_FIFO|b_read_pointer[0]                                                                                                                                                ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[2]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[2]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[3]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[3]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[1]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_get_state[1]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[2]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                                            ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|b_req_state[3]                                                                            ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]                                      ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|fetch:FETCH|mist32e10fa_arbiter_matching_queue:INST_MATCHING_QUEUE|wr_counter[0]                                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][10]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][11]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][9]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][9]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][8]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][8]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][12]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][12]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][13]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][13]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][14]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][14]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][15]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][15]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][3]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][3]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][0]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][0]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][1]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][1]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][6]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][6]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][7]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][4]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][4]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][5]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][19]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][18]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][18]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][21]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][21]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][20]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][20]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][16]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][16]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][17]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][2]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[12][2]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][20]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[15][20]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][20]                       ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag0[13][20]                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][23]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag2[7][23]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[1][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][11]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][11]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][8]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][8]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][12]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][12]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][15]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][15]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][2]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][2]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][0]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][0]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][1]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][1]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][6]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][6]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][7]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][7]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][4]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][4]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][19]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][19]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][18]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][18]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][20]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][20]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][16]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[5][16]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][10]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][10]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][9]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][9]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][8]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][8]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][12]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][12]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][13]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][13]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][14]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][14]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][15]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][15]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][0]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][7]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][7]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][4]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][20]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][16]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][16]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[3][17]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][10]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][9]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][9]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][8]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][8]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][12]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][12]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][13]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][13]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][14]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][14]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][15]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][15]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][3]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][3]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][0]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][0]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][1]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][1]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][7]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][7]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][4]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][4]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][5]                         ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][5]                         ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][21]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][21]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][20]                        ; mist32_mist32e_rs0:TARGET|mist32e10fa:MIST32E10FA|core:CORE|core_pipeline:CORE_PIPELINE|l1_inst_cache:L1_INST_CACHE|l1_inst_cache_64entry_4way_line64b_bus_8b:CACHE_MODULE|tag1[7][20]                        ; CLOCK        ; CLOCK       ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff0                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.223 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.348      ;
; 0.225 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.350      ;
; 0.263 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[4] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[4] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[2] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[1] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[1] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[3] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[3] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_sync_reset_buff1                                                                                         ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_brank                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.390      ;
; 0.273 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.398      ;
; 0.296 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.305 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.434      ;
; 0.309 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.438      ;
; 0.317 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.443      ;
; 0.323 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.448      ;
; 0.324 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.449      ;
; 0.329 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.454      ;
; 0.330 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data0[0] ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|vga_async_fifo_double_flipflop:D_FIFO_WRITE|b_data1[0] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.458      ;
; 0.334 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.459      ;
; 0.367 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.492      ;
; 0.370 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.495      ;
; 0.375 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.500      ;
; 0.390 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.517      ;
; 0.445 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.570      ;
; 0.447 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.572      ;
; 0.449 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.454 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.579      ;
; 0.457 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.582      ;
; 0.458 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_vsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.465 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.592      ;
; 0.469 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.597      ;
; 0.473 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.598      ;
; 0.474 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_r[6]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[3]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.600      ;
; 0.478 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[1]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.603      ;
; 0.478 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[4]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.603      ;
; 0.481 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[0]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.606      ;
; 0.487 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_b[7]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.612      ;
; 0.501 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_hsync                                                                                               ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.630      ;
; 0.508 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.633      ;
; 0.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.635      ;
; 0.510 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.635      ;
; 0.511 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.638      ;
; 0.515 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[1]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.642      ;
; 0.522 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[9]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[5]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[8]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[3]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[2]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[6]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_vram_control:VRAM_CTRL|vga_async_fifo:VRAMREAD_FIFO1|b_rd_counter[2]                                        ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|b_disp_buff_g[4]                                                                                                ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[4]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_hs_counter[7]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[0]                                            ; vga_display:DEVICE_DISPLAY|vga_640x480_60hz_adv7123:DISPLAY_MODULE|vga_sync_timing_640x480_60hz:DISPTIMING_640X480_60HZ|b_vs_counter[4]                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.654      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 0.915      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.119      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.118      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.123      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.123      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.123      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.123      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.123      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.121      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[546]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[545]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[541]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[540]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.101      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.117      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.113      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.114      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.106      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 2.120      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.108      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.111      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.117      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.117      ;
; 97.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 2.117      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.675      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.707      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.833      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.834      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.847      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.847      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.059      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.948      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.945      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.946      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.942      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.947      ;
; 1.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.941      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 20
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.239 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 2.065  ; 0.173 ; 48.113   ; 0.552   ; 9.348               ;
;  CLOCK                                                            ; 2.065  ; 0.173 ; N/A      ; N/A     ; 9.348               ;
;  GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 10.155 ; 0.192 ; N/A      ; N/A     ; 19.709              ;
;  altera_reserved_tck                                              ; 42.883 ; 0.182 ; 48.113   ; 0.552   ; 49.592              ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK                                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; KEY[1]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                                                                                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                                                                                                                                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                                                                                                                                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                                                                                                                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                                                                                                                                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                                                                                                                                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi                                                                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.17e-09 V                   ; 2.35 V              ; -0.00593 V          ; 0.187 V                              ; 0.025 V                              ; 9.1e-10 s                   ; 9.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.17e-09 V                  ; 2.35 V             ; -0.00593 V         ; 0.187 V                             ; 0.025 V                             ; 9.1e-10 s                  ; 9.32e-10 s                 ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.17e-09 V                   ; 2.35 V              ; -0.00593 V          ; 0.187 V                              ; 0.025 V                              ; 9.1e-10 s                   ; 9.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.17e-09 V                  ; 2.35 V             ; -0.00593 V         ; 0.187 V                             ; 0.025 V                             ; 9.1e-10 s                  ; 9.32e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.89e-07 V                   ; 2.34 V              ; -0.00359 V          ; 0.172 V                              ; 0.02 V                               ; 1.12e-09 s                  ; 1.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.89e-07 V                  ; 2.34 V             ; -0.00359 V         ; 0.172 V                             ; 0.02 V                              ; 1.12e-09 s                 ; 1.14e-09 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.89e-07 V                   ; 2.34 V              ; -0.00359 V          ; 0.172 V                              ; 0.02 V                               ; 1.12e-09 s                  ; 1.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.89e-07 V                  ; 2.34 V             ; -0.00359 V         ; 0.172 V                             ; 0.02 V                              ; 1.12e-09 s                 ; 1.14e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_CE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]                                                                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_HS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                                                                                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                                                                                                                                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]                                                                                                                                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; SD_DAT[1]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]                                                                                                                                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]                                                                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]                                                                                                                                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo                                                                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                                                                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 11904      ; 0        ; 84       ; 0        ;
; CLOCK                                                            ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; CLOCK                                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; CLOCK                                                            ; 1496046409 ; 139      ; 123      ; 33       ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK                                                            ; 9          ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 395        ; 0        ; 0        ; 0        ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 1333       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 11904      ; 0        ; 84       ; 0        ;
; CLOCK                                                            ; altera_reserved_tck                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                              ; CLOCK                                                            ; false path ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; CLOCK                                                            ; 1496046409 ; 139      ; 123      ; 33       ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK                                                            ; 9          ; 0        ; 0        ; 0        ;
; CLOCK                                                            ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 395        ; 0        ; 0        ; 0        ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; 1333       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1024       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1024       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 9379  ; 9379 ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; Target                                                                       ; Clock                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                     ; CLOCK                                                            ; Base      ; Constrained   ;
; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2]             ; GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altera_reserved_tck                                                          ; altera_reserved_tck                                              ; Base      ; Constrained   ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock       ;                                                                  ; Base      ; Unconstrained ;
; sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock ;                                                                  ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port                                                                                                                                               ; Comment                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY[0]                                                                                                                                                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_CLK                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_DAT                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_DAT[0]                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[0]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[1]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[2]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[3]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[4]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[5]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[6]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[7]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[8]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[9]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[10]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[11]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[12]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[13]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[14]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[15]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_RXD                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tdi                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tms                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                             ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SD_CLK                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK                                                                                                                                                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port                                                                                                                                               ; Comment                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; KEY[0]                                                                                                                                                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_CLK                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; PS2_DAT                                                                                                                                                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SD_DAT[0]                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[0]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[1]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[2]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[3]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[4]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[5]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[6]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[7]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[8]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[9]                                                                                                                                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[10]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[11]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[12]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[13]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[14]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; SRAM_DQ[15]                                                                                                                                              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; UART_RXD                                                                                                                                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tdi                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; altera_reserved_tms                                                                                                                                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                             ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SD_CLK                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT[3]                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]                                                                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]                                                                                                                                              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N                                                                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK                                                                                                                                                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]                                                                                                                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS                                                                                                                                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iboot_rom_de2_115:IBOOT_ROM|iboot_rom_asmi_reader:FLASH_CONTROLLOR|altera_asmi_rom:ASMI|altera_asmi_rom_asmi_parallel_0:asmi_parallel_0|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Fri Feb 12 04:34:29 2016
Info: Command: quartus_sta top_de2_115 -c top_de2_115
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_de2_115.out.sdc'
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_data_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.065               0.000 CLOCK 
    Info (332119):    10.155               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    42.883               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 CLOCK 
    Info (332119):     0.405               0.000 altera_reserved_tck 
    Info (332119):     0.432               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 48.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.113               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.152               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.621               0.000 CLOCK 
    Info (332119):    19.709               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.731               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.338 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_data_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.744               0.000 CLOCK 
    Info (332119):    11.107               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    43.527               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 CLOCK 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.400               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 48.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.428               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.052               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 CLOCK 
    Info (332119):    19.709               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.597               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.189 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_rxd_data_req is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_receiver:UART_RECEIVER|b_bd_clock
Warning (332060): Node: sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_txd_ack is being clocked by sci_top:DEVICE_SCI|uart:UARTMOD|uart_transmitter:UART_TRANSMITTER|b_bd_clock
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to CLOCK (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Fall) to CLOCK (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) to GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.041               0.000 CLOCK 
    Info (332119):    14.852               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.524               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CLOCK 
    Info (332119):     0.182               0.000 altera_reserved_tck 
    Info (332119):     0.192               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 49.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.225               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.552               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.348               0.000 CLOCK 
    Info (332119):    19.779               0.000 GLOBAL_CLOCK|VGA_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.592               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 20 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 20
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.239 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 1334 megabytes
    Info: Processing ended: Fri Feb 12 04:34:49 2016
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:29


