# src.yml - hammer source file config

# List of all Verilog source files to include in this build.
synthesis.inputs.input_files: [
  "${bsg_root}/bsg_misc/bsg_defines.sv",
  "../memsys/v/cache.vh",
  "../cv32e40x/rtl/include/cv32e40x_pkg.sv",

  "${bsg_root}/bsg_mem/bsg_mem_2r1w_sync.sv",
  "${bsg_root}/bsg_mem/bsg_mem_2r1w_sync_synth.sv",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync.sv",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_synth.sv",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.sv",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.sv",
  "${bsg_root}/bsg_mem/bsg_mem_2rw_sync_mask_write_bit.sv",
  "${bsg_root}/bsg_mem/bsg_mem_2rw_sync_mask_write_bit_synth.sv",
  "${bsg_root}/bsg_misc/bsg_expand_bitmask.sv",

  "../cv32e40x/rtl/cv32e40x_a_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_align_check.sv",
  "../cv32e40x/rtl/cv32e40x_alignment_buffer.sv",
  "../cv32e40x/rtl/cv32e40x_alu_b_cpop.sv",
  "../cv32e40x/rtl/cv32e40x_alu.sv",
  "../cv32e40x/rtl/cv32e40x_b_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_clic_int_controller.sv",
  "../cv32e40x/rtl/cv32e40x_compressed_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_controller_bypass.sv",
  "../cv32e40x/rtl/cv32e40x_controller_fsm.sv",
  "../cv32e40x/rtl/cv32e40x_controller.sv",
  "../cv32e40x/rtl/cv32e40x_core.sv",
  "../cv32e40x/rtl/cv32e40x_cs_registers.sv",
  "../cv32e40x/rtl/cv32e40x_csr.sv",
  "../cv32e40x/rtl/cv32e40x_data_obi_interface.sv",
  "../cv32e40x/rtl/cv32e40x_debug_triggers.sv",
  "../cv32e40x/rtl/cv32e40x_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_div.sv",
  "../cv32e40x/rtl/cv32e40x_ex_stage.sv",
  "../cv32e40x/rtl/cv32e40x_ff_one.sv",
  "../cv32e40x/rtl/cv32e40x_i_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_id_stage.sv",
  "../cv32e40x/rtl/cv32e40x_if_c_obi.sv",
  "../cv32e40x/rtl/cv32e40x_if_stage.sv",
  "../cv32e40x/rtl/cv32e40x_if_xif.sv",
  "../cv32e40x/rtl/cv32e40x_instr_obi_interface.sv",
  "../cv32e40x/rtl/cv32e40x_int_controller.sv",
  "../cv32e40x/rtl/cv32e40x_load_store_unit.sv",
  "../cv32e40x/rtl/cv32e40x_lsu_response_filter.sv",
  "../cv32e40x/rtl/cv32e40x_m_decoder.sv",
  "../cv32e40x/rtl/cv32e40x_mpu.sv",
  "../cv32e40x/rtl/cv32e40x_mult.sv",
  "../cv32e40x/rtl/cv32e40x_pc_target.sv",
  "../cv32e40x/rtl/cv32e40x_pma.sv",
  "../cv32e40x/rtl/cv32e40x_popcnt.sv",
  "../cv32e40x/rtl/cv32e40x_prefetcher.sv",
  "../cv32e40x/rtl/cv32e40x_prefetch_unit.sv",
  "../cv32e40x/rtl/cv32e40x_register_file.sv",
  "../cv32e40x/rtl/cv32e40x_register_file_wrapper.sv",
  "../cv32e40x/rtl/cv32e40x_sequencer.sv",
  "../cv32e40x/rtl/cv32e40x_sleep_unit.sv",
  "../cv32e40x/rtl/cv32e40x_wb_stage.sv",
  "../cv32e40x/rtl/cv32e40x_wpt.sv",
  "../cv32e40x/rtl/cv32e40x_write_buffer.sv",

  "../memsys/v/fifo.sv",
  "../memsys/v/index_lru.sv",
  "../memsys/v/priority_lru.sv",
  "../memsys/v/cache.sv",
  "../memsys/v/bus.sv",
  "../memsys/v/snoop_controller.sv",
  "../memsys/v/memsys_top.sv",

  "v/cv32e40x_clock_gate.sv",
  "v/core_top.sv",
  "v/system_top.sv"
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
