Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 22:54:30 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_control_sets_placed.rpt
| Design       : lab3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            1 |
|      6 |            2 |
|      7 |            2 |
|      8 |            3 |
|     15 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |          333 |
| No           | No                    | Yes                    |            1017 |          464 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             262 |          230 |
| Yes          | No                    | Yes                    |             150 |           96 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG      |                              | u_rf/rstn                          |                1 |              1 |
|  clk_cpu_BUFG       | rstn_IBUF                    | alu_disp_data[0]_i_1_n_0           |                1 |              1 |
|  clk_cpu_BUFG       | u_rf/rf[4][31]_i_1_n_0       | u_rf/rf[31][15]_i_2_n_0            |                1 |              1 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn_0                        |                2 |              2 |
|  u_seg7x16/seg7_clk |                              | u_seg7x16/i_data_store[33]_i_2_n_0 |                1 |              3 |
|  clk_cpu_BUFG       | sw_i_IBUF[13]                | u_rf/rstn                          |                1 |              6 |
|  clk_cpu_BUFG       | sel                          | u_rf/rstn                          |                2 |              6 |
|  clk_cpu_BUFG       | u_alu/dmem[65][7]_i_3_0      |                                    |                7 |              7 |
|  clk_cpu_BUFG       | u_alu/dmem[63][7]_i_1_39     |                                    |                2 |              7 |
|  clk_cpu_BUFG       | dmem_data                    |                                    |                4 |              8 |
|  clk_cpu_BUFG       | u_alu/dmem[63][7]_i_3        |                                    |                4 |              8 |
|  clk_IBUF_BUFG      | u_seg7x16/o_seg_r[7]_i_1_n_0 | u_seg7x16/i_data_store[33]_i_2_n_0 |                3 |              8 |
|  clk_cpu_BUFG       | u_rf/rf[4][31]_i_1_n_0       | u_rf/rstn_0                        |               14 |             15 |
|  clk_cpu_BUFG       | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn                          |               13 |             16 |
|  clk_cpu_BUFG       | u_rf/rf[1][31]_i_1_n_0       | u_rf/rstn_0                        |               13 |             16 |
|  clk_cpu_BUFG       | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn                          |               14 |             16 |
|  clk_cpu_BUFG       | u_rf/rf[2][31]_i_1_n_0       | u_rf/rstn_0                        |               13 |             16 |
|  clk_cpu_BUFG       | u_rf/rf[4][31]_i_1_n_0       | u_rf/rstn                          |               14 |             16 |
|  clk_IBUF_BUFG      |                              | u_rf/rstn_1                        |                7 |             27 |
|  clk_cpu_BUFG       |                              | u_rf/rstn                          |               22 |             30 |
|  clk_cpu_BUFG       | rstn_IBUF                    |                                    |               22 |             31 |
|  clk_cpu_BUFG       | reg_data                     |                                    |               25 |             32 |
|  clk_cpu_BUFG       | rom_addr[31]_i_1_n_0         | u_rf/rstn                          |                6 |             32 |
|  clk_IBUF_BUFG      |                              | u_seg7x16/i_data_store[33]_i_2_n_0 |               20 |             49 |
|                     |                              |                                    |               16 |             64 |
|  clk_cpu_BUFG       |                              | u_rf/rstn_0                        |               32 |             74 |
|  clk_cpu_BUFG       |                              | u_rf/rstn_1                        |               45 |             96 |
|  clk_cpu_BUFG       |                              | u_rf/rf[31][15]_i_2_n_0            |               56 |            122 |
|  clk_cpu_BUFG       |                              | u_rf/rf[17][15]_i_2_n_0            |               52 |            123 |
|  clk_cpu_BUFG       |                              | u_rf/rf[16][31]_i_2_n_0            |               57 |            123 |
|  clk_cpu_BUFG       |                              | u_rf/rf[23][31]_i_2_n_0            |               54 |            123 |
|  clk_cpu_BUFG       |                              | u_rf/rf[25][15]_i_2_n_0            |               60 |            123 |
|  clk_cpu_BUFG       |                              | u_rf/rf[31][31]_i_2_n_0            |               57 |            123 |
|  clk_cpu_BUFG       | u_dm/sw_i[1]                 |                                    |              166 |            169 |
|  clk_cpu_BUFG       |                              |                                    |              333 |            345 |
+---------------------+------------------------------+------------------------------------+------------------+----------------+


