# 1 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts"






/dts-v1/;
/plugin/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
# 12 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 13 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts" 2




&{/chosen} {
 overlays {
  BB-SPIDEV1-00A0.kernel = "Thu Jul 17 23:49:46 2025";
 };
};




&ocp {
 P9_28_pinmux { status = "disabled"; };
 P9_30_pinmux { status = "disabled"; };
 P9_29_pinmux { status = "disabled"; };
 P9_31_pinmux { status = "disabled"; };
};

&am33xx_pinmux {
 bb_spi1_pins: pinmux_bb_spi1_pins {
  pinctrl-single,pins = <
   ((((0x990)) & 0xffff) - (0x0800)) ((((1 << 5) | (1 << 3))) | (3))
   ((((0x994)) & 0xffff) - (0x0800)) ((((1 << 5) | (1 << 3))) | (3))
   ((((0x998)) & 0xffff) - (0x0800)) ((((1 << 5) | (1 << 3))) | (3))
   ((((0x99c)) & 0xffff) - (0x0800)) ((((1 << 5) | (1 << 3))) | (3))
  >;
 };
};

&spi1 {
 #address-cells = <1>;
 #size-cells = <0>;

 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&bb_spi1_pins>;
# 59 "arch/arm/boot/dts/overlays/BB-SPIDEV1-00A0.dts"
 channel@0 {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible = "rohm,dh2228fv";
  symlink = "bone/spi/1.0";

  reg = <0>;
  spi-max-frequency = <16000000>;
  spi-cpha;
 };

 channel@1 {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible = "rohm,dh2228fv";
  symlink = "bone/spi/1.1";

  reg = <1>;
  spi-max-frequency = <16000000>;
 };
};
