//! Tier-vs-reference equality. A tier whose CPU feature is not present is skipped,
//! so these run anywhere (and in CI on whatever the runner happens to be).

use crate::simd::scalar;

const M: usize = 384; // a real layer width (conv2 / GRU)
const ROWS: usize = 64;

fn fixture() -> (Vec<i8>, Vec<i8>, Vec<f32>) {
    let mut s = 7u32;
    let mut next = || {
        s = s.wrapping_mul(1664525).wrapping_add(1013904223);
        ((s >> 24) as i32).clamp(-127, 127) as i8
    };
    let w: Vec<i8> = (0..ROWS * M).map(|_| next()).collect();
    let qx: Vec<i8> = (0..M).map(|_| next()).collect();
    let scale: Vec<f32> = (0..ROWS).map(|i| (i as f32 + 1.0) * 1e-4).collect();
    (w, qx, scale)
}

#[cfg(target_arch = "x86_64")]
#[test]
fn every_x86_tier_matches_scalar() {
    let (w, qx, scale) = fixture();
    let mut reference = vec![0.0f32; ROWS];
    scalar::dense_q8(&mut reference, &w, &scale, M, ROWS, &qx);

    let mut out = vec![0.0f32; ROWS];
    unsafe { crate::simd::x86_64::sse2::dense_q8(&mut out, &w, &scale, M, ROWS, &qx) };
    assert_eq!(out, reference, "tier v1 (SSE2) diverged");

    if std::arch::is_x86_feature_detected!("sse4.1") {
        out.iter_mut().for_each(|v| *v = 0.0);
        unsafe { crate::simd::x86_64::sse41::dense_q8(&mut out, &w, &scale, M, ROWS, &qx) };
        assert_eq!(out, reference, "tier v2 (SSE4.1) diverged");
    }
    if std::arch::is_x86_feature_detected!("avx2") {
        out.iter_mut().for_each(|v| *v = 0.0);
        unsafe { crate::simd::x86_64::avx2::dense_q8(&mut out, &w, &scale, M, ROWS, &qx) };
        assert_eq!(out, reference, "tier v3 (AVX2) diverged");
    }
    #[cfg(feature = "x86-vnni")]
    if std::arch::is_x86_feature_detected!("avx512f")
        && std::arch::is_x86_feature_detected!("avx512vnni")
    {
        out.iter_mut().for_each(|v| *v = 0.0);
        unsafe { crate::simd::x86_64::vnni::dense_q8(&mut out, &w, &scale, M, ROWS, &qx) };
        assert_eq!(out, reference, "tier v4 (VNNI) diverged");
    }

    // Widths that are not a multiple of the vector size exercise the tail loops.
    for width in [7usize, 33, 65] {
        let mut r = vec![0.0f32; ROWS];
        let mut o = vec![0.0f32; ROWS];
        scalar::dense_q8(&mut r, &w, &scale, width, ROWS, &qx);
        unsafe { crate::simd::x86_64::sse2::dense_q8(&mut o, &w, &scale, width, ROWS, &qx) };
        assert_eq!(o, r, "tier v1 tail, width {width}");
        unsafe { crate::simd::x86_64::avx2::dense_q8(&mut o, &w, &scale, width, ROWS, &qx) };
        assert_eq!(o, r, "tier v3 tail, width {width}");
        #[cfg(feature = "x86-vnni")]
        if std::arch::is_x86_feature_detected!("avx512f") {
            unsafe { crate::simd::x86_64::vnni::dense_q8(&mut o, &w, &scale, width, ROWS, &qx) };
            assert_eq!(o, r, "tier v4 tail, width {width}");
        }
    }
}

#[cfg(target_arch = "aarch64")]
#[test]
fn sdot_matches_scalar() {
    if !std::arch::is_aarch64_feature_detected!("dotprod") {
        return;
    }
    let (w, qx, scale) = fixture();
    let mut reference = vec![0.0f32; ROWS];
    scalar::dense_q8(&mut reference, &w, &scale, M, ROWS, &qx);
    let mut out = vec![0.0f32; ROWS];
    unsafe { crate::simd::aarch64::dense_q8(&mut out, &w, &scale, M, ROWS, &qx) };
    assert_eq!(out, reference, "sdot diverged");
}

#[cfg(feature = "x86-vnni")]
#[test]
fn vnni_bias_identity_is_exact() {
    // `vpdpbusd` is unsigned × signed, so tier v4 accumulates `Σ (w+128)·x` and
    // subtracts `128 · Σ x`. This is the whole correctness argument for the tier,
    // and it is checkable without an AVX-512 CPU (CI runners usually have none).
    let (w, qx, _) = fixture();
    let plain: i32 = w.iter().zip(&qx).map(|(&a, &b)| a as i32 * b as i32).sum();
    let biased: i32 = w
        .iter()
        .zip(&qx)
        .map(|(&a, &b)| (a as i32 + 128) * b as i32)
        .sum();
    let sum_x: i32 = qx.iter().map(|&v| v as i32).sum();
    assert_eq!(
        biased - 128 * sum_x,
        plain,
        "tier v4 bias correction is not exact"
    );
    assert!(
        biased.abs() <= 384 * 255 * 127,
        "i32 accumulator would overflow"
    );
}

#[cfg(target_arch = "x86_64")]
#[test]
fn avx2_sparse8x4_matches_scalar() {
    if !std::arch::is_x86_feature_detected!("avx2") {
        return;
    }
    let (rows, cols_per_group) = (64usize, 9usize);
    let mut s = 11u32;
    let mut rng = || {
        s = s.wrapping_mul(1664525).wrapping_add(1013904223);
        ((s >> 8) as f32) / 16_777_216.0 - 0.5
    };
    let w: Vec<f32> = (0..(rows / 8) * cols_per_group * 32)
        .map(|_| rng())
        .collect();
    let x: Vec<f32> = (0..64).map(|_| rng()).collect();
    let mut idx: Vec<i32> = Vec::new();
    for g in 0..rows / 8 {
        idx.push(cols_per_group as i32);
        for c in 0..cols_per_group {
            idx.push(((g * 4 + c) % 64) as i32);
        }
    }
    let mut a = vec![0.0f32; rows];
    let mut b = vec![0.0f32; rows];
    scalar::sparse_sgemv8x4(&mut a, &w, &idx, rows, &x);
    unsafe { crate::simd::x86_64::sparse8x4::sparse_sgemv8x4(&mut b, &w, &idx, rows, &x) };
    assert_eq!(
        b, a,
        "AVX2 sparse kernel diverged from the scalar reference"
    );
}
