void F_1 ( T_1 * V_1 )\r\n{\r\nT_2 V_2 ;\r\nT_3 * V_3 = NULL ;\r\nT_4 * V_4 ;\r\nT_5 V_5 ;\r\nT_5 V_6 ;\r\nT_5 V_7 ;\r\nT_6 * V_8 ;\r\nT_2 V_9 ;\r\nT_2 V_10 ;\r\nT_2 V_11 ;\r\nT_2 V_12 ;\r\nF_2 ( F_3 ( L_1 ) ) ;\r\nV_2 = F_4 ( V_1 ) ;\r\nif( ! V_2 )\r\n{\r\nF_2 ( F_3 ( L_2 ) ) ;\r\nreturn;\r\n}\r\nV_10 = F_5 ( V_1 ) ;\r\nif( ! V_10 )\r\n{\r\nF_2 ( F_3 ( L_3 ) ) ;\r\nreturn;\r\n}\r\nV_11 = 0 ;\r\nwhile( V_2 && V_10 ) {\r\nF_6 ( V_1 ) ;\r\nV_3 = F_7 ( V_1 , V_2 ) ;\r\n#ifdef F_8\r\nif ( ! V_3 )\r\n{\r\nF_9 ((L_4,\r\nxdi_xlog_sec++, (int)((ISDN_ADAPTER *)a->io)->ANum))\r\nV_2 = F_4 ( V_1 ) ;\r\nV_10 -- ;\r\ncontinue ;\r\n}\r\n{\r\nF_10 ((L_5, ((ISDN_ADAPTER *)a->io)->ANum, this->Id, this->Req))\r\n}\r\n#else\r\nF_11 ( F_3 ( L_6 , V_3 -> V_13 , V_3 -> V_12 , V_3 -> V_14 ) ) ;\r\n#endif\r\nV_8 = ( T_6 * ) & V_15 -> V_16 [ V_1 -> V_17 ( V_1 , & V_15 -> V_18 ) ] ;\r\n#if F_12 ( V_19 )\r\nif ( ! ( V_1 -> V_20 [ V_3 -> V_12 ] &&\r\nV_3 -> V_13 == V_21 ) ) {\r\n#endif\r\nV_5 = 0 ;\r\nV_6 = V_3 -> V_22 ;\r\nV_4 = F_13 ( V_1 , V_3 ) ;\r\nwhile( V_6 < V_3 -> V_23 && V_5 < 270 ) {\r\nV_7 = F_14 ( ( T_5 ) ( 270 - V_5 ) , ( T_5 ) ( V_4 [ V_6 ] . V_24 - V_3 -> V_25 ) ) ;\r\nV_1 -> V_26 ( V_1 ,\r\n& V_8 -> V_27 . V_28 [ V_5 ] ,\r\nF_15 ( V_1 , V_3 , & V_4 [ V_6 ] . V_28 [ V_3 -> V_25 ] ) ,\r\nV_7 ) ;\r\nV_5 += V_7 ;\r\nV_3 -> V_25 += V_7 ;\r\nif( V_3 -> V_25 == V_4 [ V_6 ] . V_24 ) {\r\nV_3 -> V_22 = ( T_2 ) ++ V_6 ;\r\nV_3 -> V_25 = 0 ;\r\n}\r\n}\r\n#if F_12 ( V_19 )\r\n} else {\r\nV_6 = V_3 -> V_22 ;\r\nV_4 = F_13 ( V_1 , V_3 ) ;\r\nwhile ( V_6 < V_3 -> V_23 ) {\r\nF_16 ( V_1 ,\r\nV_3 -> V_12 ,\r\nF_15 ( V_1 , V_3 , & V_4 [ V_6 ] . V_28 [ 0 ] ) ,\r\nV_4 [ V_6 ] . V_24 ,\r\n( ( V_6 + 1 ) == V_3 -> V_23 ) ,\r\n0 , 0 ) ;\r\nV_3 -> V_22 = ( T_2 ) ++ V_6 ;\r\n}\r\nV_5 = 0 ;\r\n}\r\n#endif\r\nV_1 -> V_29 ( V_1 , & V_8 -> V_27 . V_5 , V_5 ) ;\r\nV_1 -> V_30 ( V_1 , & V_8 -> V_31 , V_3 -> V_12 ) ;\r\nV_1 -> V_30 ( V_1 , & V_8 -> V_14 , V_3 -> V_14 ) ;\r\nif( V_3 -> V_12 & 0x1f ) {\r\nV_3 -> V_32 ++ ;\r\nif( V_6 < V_3 -> V_23 && V_3 -> V_33 ) {\r\nF_17 ( F_18 ( V_1 ) , V_3 -> V_12 , V_3 -> V_14 , V_3 -> V_33 ,\r\nV_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nV_1 -> V_30 ( V_1 , & V_8 -> V_13 , V_3 -> V_33 ) ;\r\nV_9 = true ;\r\n}\r\nelse {\r\nF_17 ( F_18 ( V_1 ) , V_3 -> V_12 , V_3 -> V_14 , V_3 -> V_13 ,\r\nV_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nV_3 -> V_32 |= V_36 ;\r\nV_1 -> V_30 ( V_1 , & V_8 -> V_13 , V_3 -> V_13 ) ;\r\nV_9 = false ;\r\nif ( V_1 -> V_37 [ V_3 -> V_14 ] == V_3 -> V_12 )\r\nV_1 -> V_38 [ V_3 -> V_14 ] = true ;\r\nif ( V_3 -> V_13 == REMOVE ) {\r\nV_1 -> V_39 [ V_2 ] |= V_40 ;\r\n}\r\n}\r\nif( V_9 ) {\r\nF_19 ( V_1 , V_3 -> V_35 ) ;\r\n}\r\n}\r\nelse {\r\nV_3 -> V_33 = 0 ;\r\nif ( V_3 -> V_12 == V_41 ) V_3 -> V_33 = V_42 ;\r\nif ( V_3 -> V_12 == V_43 ||\r\nV_3 -> V_12 == V_44 ||\r\nV_3 -> V_12 == V_45\r\n) V_3 -> V_33 = V_46 ;\r\nV_1 -> V_34 [ V_3 -> V_35 ] = V_3 -> V_12 ;\r\nF_17 ( F_18 ( V_1 ) , V_3 -> V_12 , V_3 -> V_14 , V_3 -> V_13 , V_3 -> V_12 ) ;\r\nV_3 -> V_32 |= V_36 ;\r\nV_1 -> V_30 ( V_1 , & V_8 -> V_13 , V_3 -> V_13 ) ;\r\nF_20 ( V_1 , V_3 -> V_35 , V_1 -> V_17 ( V_1 , & V_8 -> V_47 ) ) ;\r\n}\r\nV_1 -> V_29 ( V_1 , & V_15 -> V_18 , V_1 -> V_17 ( V_1 , & V_8 -> V_48 ) ) ;\r\nV_10 -- ;\r\nV_11 ++ ;\r\nV_2 = F_4 ( V_1 ) ;\r\n}\r\nV_1 -> V_30 ( V_1 , & V_15 -> V_49 ,\r\n( T_2 ) ( V_1 -> V_50 ( V_1 , & V_15 -> V_49 ) + V_11 ) ) ;\r\nif( V_3 && ( V_3 -> V_13 == V_51 ) && V_3 -> V_12 ) {\r\nV_12 = V_3 -> V_12 ;\r\nV_2 = V_1 -> V_52 [ V_12 ] ;\r\nF_21 ( V_1 , V_2 ) ;\r\nfor ( V_6 = 0 ; V_6 < 256 ; V_6 ++ )\r\n{\r\nif ( V_1 -> V_37 [ V_6 ] == V_12 )\r\nV_1 -> V_37 [ V_6 ] = 0 ;\r\n}\r\nV_1 -> V_52 [ V_12 ] = 0 ;\r\nV_3 -> V_12 = 0 ;\r\n}\r\n}\r\nstatic T_2 F_5 ( T_1 * V_1 )\r\n{\r\nT_2 V_10 ;\r\nV_10 = ( T_2 ) ( V_1 -> V_50 ( V_1 , & V_15 -> V_53 ) -\r\nV_1 -> V_50 ( V_1 , & V_15 -> V_49 ) ) ;\r\nif( ! V_10 ) {\r\nif( ! V_1 -> V_54 ) {\r\nV_1 -> V_55 ( V_1 , & V_15 -> V_54 ) ;\r\nV_1 -> V_54 ++ ;\r\n}\r\n}\r\nreturn V_10 ;\r\n}\r\nT_2 F_22 ( T_1 * V_1 )\r\n{\r\nT_2 V_56 ;\r\nT_7 * V_57 ;\r\nT_8 * V_58 ;\r\nT_2 V_59 ;\r\nT_2 V_60 ;\r\nT_2 V_61 ;\r\nT_2 V_62 ;\r\nif( ( V_56 = V_1 -> V_50 ( V_1 , & V_15 -> V_63 ) ) != 0 ) {\r\nF_2 ( F_3 ( L_7 , V_56 ) ) ;\r\nV_57 = ( T_7 * ) & V_15 -> V_16 [ V_1 -> V_17 ( V_1 , & V_15 -> V_64 ) ] ;\r\nwhile( V_56 -- ) {\r\nif( ( V_61 = V_1 -> V_50 ( V_1 , & V_57 -> V_61 ) ) != 0 ) {\r\nT_9 V_65 [ 2 ] ;\r\nV_1 -> V_66 ( V_1 ,\r\n& V_57 -> V_67 [ 0 ] ,\r\n( T_2 * ) & V_65 [ 0 ] ,\r\n8 ) ;\r\nF_23 ( V_1 ,\r\nV_61 ,\r\nV_1 -> V_50 ( V_1 , & V_57 -> V_68 ) ,\r\nV_1 -> V_50 ( V_1 , & V_57 -> V_69 ) ,\r\nV_1 -> V_17 ( V_1 , & V_57 -> V_47 ) ,\r\nV_65 [ 0 ] ,\r\nV_65 [ 1 ] ) ;\r\nV_1 -> V_30 ( V_1 , & V_57 -> V_61 , 0 ) ;\r\n}\r\nV_57 = ( T_7 * ) & V_15 -> V_16 [ V_1 -> V_17 ( V_1 , & V_57 -> V_48 ) ] ;\r\n}\r\nV_1 -> V_30 ( V_1 , & V_15 -> V_63 , 0 ) ;\r\nF_1 ( V_1 ) ;\r\n}\r\nV_60 = 0 ;\r\nif( ( V_56 = V_1 -> V_50 ( V_1 , & V_15 -> V_70 ) ) != 0 ) {\r\nF_2 ( F_3 ( L_8 , V_56 ) ) ;\r\nV_58 = ( T_8 * ) & V_15 -> V_16 [ V_1 -> V_17 ( V_1 , & V_15 -> V_71 ) ] ;\r\nwhile( V_56 -- ) {\r\nif( V_60 && V_60 == V_1 -> V_50 ( V_1 , & V_58 -> V_72 ) ) {\r\nV_1 -> V_30 ( V_1 , & V_58 -> V_62 , 0 ) ;\r\nV_1 -> V_30 ( V_1 , & V_58 -> V_73 , true ) ;\r\n}\r\nelse {\r\nV_62 = V_1 -> V_50 ( V_1 , & V_58 -> V_62 ) ;\r\nif( V_62 ) {\r\nV_60 = 0 ;\r\nV_59 = F_24 ( V_1 ,\r\nV_62 ,\r\nV_1 -> V_50 ( V_1 , & V_58 -> V_72 ) ,\r\nV_1 -> V_50 ( V_1 , & V_58 -> V_74 ) ,\r\n& V_58 -> V_75 ,\r\nV_1 -> V_50 ( V_1 , & V_58 -> V_33 ) ,\r\nV_1 -> V_17 ( V_1 , & V_58 -> V_76 ) ) ;\r\nif( V_59 == 1 ) {\r\nF_2 ( F_3 ( L_9 ) ) ;\r\nV_1 -> V_30 ( V_1 , & V_58 -> V_62 , 0 ) ;\r\nV_60 = V_1 -> V_50 ( V_1 , & V_58 -> V_72 ) ;\r\nV_1 -> V_30 ( V_1 , & V_58 -> V_73 , true ) ;\r\n}\r\n}\r\n}\r\nV_58 = ( T_8 * ) & V_15 -> V_16 [ V_1 -> V_17 ( V_1 , & V_58 -> V_48 ) ] ;\r\n}\r\nV_1 -> V_30 ( V_1 , & V_15 -> V_70 , 0 ) ;\r\n}\r\nreturn false ;\r\n}\r\nT_2 F_25 ( T_1 * V_1 )\r\n{\r\nreturn V_1 -> V_50 ( V_1 , ( void * ) 0x3fe ) ;\r\n}\r\nvoid F_26 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_30 ( V_1 , ( void * ) 0x3fe , 0 ) ;\r\n}\r\nstatic T_2 F_23 ( T_1 * V_1 ,\r\nT_2 V_61 ,\r\nT_2 V_12 ,\r\nT_2 V_77 ,\r\nT_5 V_78 ,\r\nT_9 V_79 ,\r\nT_9 V_80 )\r\n{\r\nT_3 * V_3 ;\r\nT_2 V_2 ;\r\nT_5 V_6 ;\r\nint V_81 ;\r\n#ifdef F_8\r\n{\r\nF_10 ((L_10, ((ISDN_ADAPTER *)a->io)->ANum, Id, Rc))\r\n}\r\n#else\r\nF_11 ( F_3 ( L_11 , V_61 , V_12 , V_77 ) ) ;\r\n#endif\r\nif( V_61 == V_82 ) {\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 0 , 0 ) ;\r\nif( V_1 -> V_54 ) {\r\nV_1 -> V_54 -- ;\r\nreturn 0 ;\r\n}\r\nreturn 2 ;\r\n}\r\nV_2 = V_1 -> V_52 [ V_12 ] ;\r\nif( V_2 ) {\r\nV_3 = F_7 ( V_1 , V_2 ) ;\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 0 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nV_3 -> V_69 = V_77 ;\r\nif ( ( V_1 -> V_39 [ V_2 ] & V_40 ) &&\r\n( V_61 == V_83 ) ) {\r\nif ( V_1 -> V_34 [ V_2 ] == V_43 ) {\r\nif ( V_1 -> V_84 &&\r\n( V_79 != V_85 ) ) {\r\nF_2 ( F_3 ( L_12 ,\r\nF_18 ( V_1 ) , V_12 ) ) ;\r\nreturn ( 0 ) ;\r\n}\r\nif ( V_79 == V_85 )\r\nV_1 -> V_84 = true ;\r\n}\r\nV_1 -> V_39 [ V_2 ] &= ~ V_40 ;\r\nV_1 -> V_39 [ V_2 ] &= ~ V_86 ;\r\nF_21 ( V_1 , V_2 ) ;\r\nfor ( V_6 = 0 ; V_6 < 256 ; V_6 ++ )\r\n{\r\nif ( V_1 -> V_37 [ V_6 ] == V_12 )\r\nV_1 -> V_37 [ V_6 ] = 0 ;\r\n}\r\nV_1 -> V_52 [ V_12 ] = 0 ;\r\nV_3 -> V_12 = 0 ;\r\nif ( ( V_3 -> V_32 & V_87 ) > 1 ) {\r\nV_3 -> V_32 &= ~ V_87 ;\r\nV_3 -> V_32 |= 1 ;\r\nF_2 ( F_3 ( L_13 ,\r\nF_18 ( V_1 ) , V_12 ) ) ;\r\n}\r\n}\r\nif ( V_61 == V_88 ) {\r\nV_1 -> V_37 [ V_77 ] = V_12 ;\r\nV_1 -> V_38 [ V_77 ] = false ;\r\nV_3 -> V_61 = V_61 ;\r\nV_3 -> V_32 &= ~ ( V_89 | V_87 ) ;\r\nV_3 -> V_90 = 0xff ;\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 1 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nF_28 ( V_1 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_79 == V_91 ) {\r\nV_1 -> V_39 [ V_2 ] |= V_86 ;\r\nV_3 -> V_61 = V_61 ;\r\nV_3 -> V_90 = 0xff ;\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 1 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nF_10 ((L_14,\r\nXDI_A_NR(a), Id, Ch, Rc))\r\nF_28 ( V_1 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nV_81 = ! ( V_1 -> V_39 [ V_2 ] & V_86 ) ;\r\nif ( V_81 && ( V_1 -> V_37 [ V_77 ] == V_12 ) )\r\n{\r\nV_1 -> V_37 [ V_77 ] = 0 ;\r\nif ( ( V_61 != V_83 ) || ! V_1 -> V_38 [ V_77 ] )\r\n{\r\nV_3 -> V_61 = V_61 ;\r\nif ( V_77 == V_3 -> V_14 )\r\n{\r\nV_3 -> V_32 &= ~ ( V_89 | V_87 ) ;\r\nV_3 -> V_90 = 0xff ;\r\n}\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 1 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nF_28 ( V_1 , V_3 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nif ( V_3 -> V_32 & V_87 )\r\nV_3 -> V_32 -- ;\r\nif ( ( ( ! V_81 ) || ( V_3 -> V_32 & V_36 ) ) && ! ( V_3 -> V_32 & V_87 ) ) {\r\nV_3 -> V_61 = V_61 ;\r\nV_3 -> V_32 &= ~ V_89 ;\r\nV_3 -> V_90 = 0xff ;\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 1 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nF_28 ( V_1 , V_3 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nif( ( V_61 & 0xf0 ) == V_92 ) {\r\nV_2 = F_29 ( V_1 , V_78 ) ;\r\nif( V_2 ) {\r\nV_3 = F_7 ( V_1 , V_2 ) ;\r\nV_3 -> V_12 = V_12 ;\r\nF_27 ( F_18 ( V_1 ) , V_12 , V_77 , V_61 , 2 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nV_3 -> V_61 = V_61 ;\r\nV_3 -> V_32 &= ~ V_89 ;\r\nV_3 -> V_90 = 0xff ;\r\n#if F_12 ( V_19 )\r\nif ( ( V_61 == V_93 ) && V_1 -> V_94 &&\r\n( V_1 -> V_34 [ V_3 -> V_35 ] == V_43 ) &&\r\n( ( V_79 == V_95 ) ||\r\n( V_79 == V_96 ) ) &&\r\nV_80 ) {\r\nT_9 V_97 = ( * ( V_1 -> V_94 ) ) ( V_1 ) ;\r\nT_9 V_65 [ 2 ] ;\r\nV_80 -= V_97 ;\r\n#ifdef F_30\r\nV_1 -> V_98 ( V_1 , ( void * ) F_31 ( V_80 ) , ( T_9 * ) & V_65 [ 0 ] , 2 ) ;\r\n#else\r\nV_1 -> V_98 ( V_1 , ( void * ) V_80 , ( T_9 * ) & V_65 [ 0 ] , 2 ) ;\r\n#endif\r\nV_1 -> V_20 [ V_12 ] = V_65 [ 0 ] ;\r\nV_1 -> V_99 [ V_12 ] = V_65 [ 1 ] ;\r\nif ( V_79 == V_95 ) {\r\nF_10 ((L_15,\r\nId, a->tx_stream[Id], a->rx_stream[Id]))\r\nV_1 -> V_39 [ V_3 -> V_35 ] |= V_100 ;\r\n} else {\r\nF_10 ((L_16,\r\nId, a->tx_stream[Id], a->rx_stream[Id]))\r\nV_1 -> V_39 [ V_3 -> V_35 ] &= ~ V_100 ;\r\nV_1 -> V_101 [ V_12 ] = 0 ;\r\nV_1 -> V_99 [ V_12 ] -= V_97 ;\r\n}\r\nV_1 -> V_102 [ V_12 ] = 0 ;\r\nV_1 -> V_20 [ V_12 ] -= V_97 ;\r\n} else {\r\nV_1 -> V_20 [ V_12 ] = 0 ;\r\nV_1 -> V_99 [ V_12 ] = 0 ;\r\nV_1 -> V_39 [ V_3 -> V_35 ] &= ~ V_100 ;\r\n}\r\n#endif\r\nF_28 ( V_1 , V_3 ) ;\r\nif( V_61 == V_93 ) {\r\nV_1 -> V_52 [ V_12 ] = V_2 ;\r\n}\r\nelse\r\n{\r\nF_21 ( V_1 , V_2 ) ;\r\nfor ( V_6 = 0 ; V_6 < 256 ; V_6 ++ )\r\n{\r\nif ( V_1 -> V_37 [ V_6 ] == V_12 )\r\nV_1 -> V_37 [ V_6 ] = 0 ;\r\n}\r\nV_1 -> V_52 [ V_12 ] = 0 ;\r\nV_3 -> V_12 = 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\n}\r\nreturn 2 ;\r\n}\r\nstatic T_2 F_24 ( T_1 * V_1 ,\r\nT_2 V_62 ,\r\nT_2 V_12 ,\r\nT_2 V_77 ,\r\nT_10 * V_75 ,\r\nT_2 V_33 ,\r\nT_5 V_76 )\r\n{\r\nT_3 * V_3 ;\r\nT_5 V_7 ;\r\nT_5 V_97 ;\r\nT_4 * V_103 ;\r\nT_2 * V_104 = NULL ;\r\n#ifdef F_8\r\n{\r\nF_10 ((L_17, ((ISDN_ADAPTER *)a->io)->ANum, Id, Ind))\r\n}\r\n#else\r\nF_11 ( F_3 ( L_18 , V_62 , V_12 , V_77 ) ) ;\r\n#endif\r\nif( V_1 -> V_52 [ V_12 ] ) {\r\nV_3 = F_7 ( V_1 , V_1 -> V_52 [ V_12 ] ) ;\r\nV_3 -> V_74 = V_77 ;\r\nF_32 ( F_18 ( V_1 ) , V_12 , V_77 , V_62 ,\r\n0 , 0 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nif( V_3 -> V_105 == 0xff ) {\r\nif( V_62 == V_3 -> V_33 ) {\r\nV_3 -> V_90 = 0 ;\r\nV_3 -> V_62 = V_33 ;\r\n}\r\nelse {\r\nV_3 -> V_90 = 1 ;\r\nV_3 -> V_62 = V_62 ;\r\n}\r\nV_3 -> V_106 = V_76 ;\r\n#if F_12 ( V_19 )\r\nif ( ( V_1 -> V_99 [ V_3 -> V_12 ] ||\r\n( V_1 -> V_39 [ V_3 -> V_35 ] & V_100 ) ) &&\r\n( ( V_62 == V_21 ) ||\r\n( V_1 -> V_107 & V_108 ) ) ) {\r\nT_11 V_109 = ( T_11 ) V_1 -> V_110 ;\r\nif ( V_1 -> V_39 [ V_3 -> V_35 ] & V_100 ) {\r\n#if F_12 ( V_111 )\r\nT_9 V_112 ;\r\nF_33 (\\r\n(struct V_113 * ) V_109 -> V_114 ,\r\n( int ) V_1 -> V_99 [ V_3 -> V_12 ] , ( void * * ) & V_104 , & V_112 ) ;\r\n#else\r\nV_104 = & V_1 -> V_115 [ 0 ] ;\r\nV_104 [ 0 ] = V_104 [ 1 ] = V_104 [ 2 ] = V_104 [ 3 ] = 0 ;\r\n#endif\r\nV_3 -> V_106 = V_76 = ( T_5 ) * ( T_9 * ) V_104 ;\r\nV_104 += 4 ;\r\n} else {\r\nint V_116 = 0 ;\r\nV_104 = & V_1 -> V_115 [ 0 ] ;\r\nV_3 -> V_106 = V_76 = ( T_5 ) F_34 ( V_1 ,\r\nV_12 ,\r\nV_104 ,\r\nsizeof( V_1 -> V_115 ) ,\r\n& V_116 , NULL , NULL ) ;\r\n}\r\nV_109 -> V_75 . V_5 = F_14 ( V_76 , ( T_5 ) 270 ) ;\r\nif ( V_109 -> V_75 . V_5 != V_76 ) {\r\nV_3 -> V_90 = 0 ;\r\n} else {\r\nV_3 -> V_90 = 1 ;\r\n}\r\nmemcpy ( V_109 -> V_75 . V_28 , V_104 , V_109 -> V_75 . V_5 ) ;\r\nV_3 -> V_75 = ( V_117 * ) & V_109 -> V_75 ;\r\n}\r\n#endif\r\nif ( ! V_104 ) {\r\nV_1 -> V_118 ( V_1 , V_75 , V_3 ) ;\r\n}\r\nV_3 -> V_119 = 0 ;\r\nF_28 ( V_1 , V_3 ) ;\r\nV_3 = F_7 ( V_1 , V_1 -> V_52 [ V_12 ] ) ;\r\nF_32 ( F_18 ( V_1 ) , V_12 , V_77 , V_62 ,\r\n1 , V_3 -> V_73 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nif( V_3 -> V_73 == 1 ) {\r\nV_3 -> V_73 = 0 ;\r\nreturn 1 ;\r\n}\r\nif( ! V_3 -> V_73 && ! V_3 -> V_119 ) {\r\nF_32 ( F_18 ( V_1 ) , V_12 , V_77 , V_62 ,\r\n2 , 0 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nreturn 0 ;\r\n}\r\nV_3 -> V_105 = 0 ;\r\nV_3 -> V_120 = 0 ;\r\n}\r\nif( V_3 -> V_73 == 2 ) {\r\nif( V_62 != V_3 -> V_33 ) {\r\nV_3 -> V_105 = 0xff ;\r\nV_3 -> V_73 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nV_97 = 0 ;\r\nV_103 = F_35 ( V_1 , V_3 ) ;\r\ndo {\r\nif( V_3 -> V_120 == V_103 [ V_3 -> V_105 ] . V_24 ) {\r\nV_3 -> V_120 = 0 ;\r\nV_3 -> V_105 ++ ;\r\n}\r\nif ( V_104 ) {\r\nV_7 = F_14 ( V_76 , ( T_5 ) ( V_103 [ V_3 -> V_105 ] . V_24 - V_3 -> V_120 ) ) ;\r\n} else {\r\nV_7 = F_14 ( V_1 -> V_17 ( V_1 , & V_75 -> V_5 ) - V_97 ,\r\nV_103 [ V_3 -> V_105 ] . V_24 - V_3 -> V_120 ) ;\r\n}\r\nif( V_103 [ V_3 -> V_105 ] . V_28 ) {\r\nif ( V_104 ) {\r\nmemcpy ( F_15 ( V_1 , V_3 , & V_103 [ V_3 -> V_105 ] . V_28 [ V_3 -> V_120 ] ) ,\r\n& V_104 [ V_97 ] ,\r\nV_7 ) ;\r\n} else {\r\nV_1 -> V_66 ( V_1 ,\r\n& V_75 -> V_28 [ V_97 ] ,\r\nF_15 ( V_1 , V_3 , & V_103 [ V_3 -> V_105 ] . V_28 [ V_3 -> V_120 ] ) ,\r\nV_7 ) ;\r\n}\r\n}\r\nV_97 += V_7 ;\r\nV_3 -> V_120 += V_7 ;\r\nif ( V_104 ) {\r\nif ( V_97 >= V_76 ) {\r\nbreak;\r\n}\r\ncontinue;\r\n}\r\n} while( V_97 < ( V_1 -> V_17 ( V_1 , & V_75 -> V_5 ) ) );\r\nif( V_62 != V_3 -> V_33 ) {\r\nV_103 [ V_3 -> V_105 ] . V_24 = V_3 -> V_120 ;\r\nif( V_3 -> V_120 ) V_3 -> V_105 ++ ;\r\nV_3 -> V_119 = V_3 -> V_105 ;\r\nV_3 -> V_105 = 0xff ;\r\nV_3 -> V_62 = V_62 ;\r\nV_3 -> V_90 = 2 ;\r\nF_32 ( F_18 ( V_1 ) , V_12 , V_77 , V_62 ,\r\n3 , 0 , V_1 -> V_34 [ V_3 -> V_35 ] ) ;\r\nF_28 ( V_1 , V_3 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nreturn 2 ;\r\n}\r\nstatic void F_36 ( T_2 * V_121 , T_5 V_122 , int V_5 ) {\r\nF_37 ( L_19 , V_121 , V_122 , V_5 ) ;\r\n}\r\nstatic void F_27 ( T_2 V_123 ,\r\nT_2 V_12 , T_2 V_77 , T_2 V_61 , T_2 V_124 , T_2 type ) {\r\n#if F_12 ( V_125 )\r\nT_5 V_126 [ 4 ] ;\r\nF_38 ( & V_126 [ 0 ] , ( ( T_5 ) V_123 | ( T_5 ) ( V_127 ++ << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 1 ] , ( ( T_5 ) V_12 | ( T_5 ) ( V_77 << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 2 ] , ( ( T_5 ) V_61 | ( T_5 ) ( type << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 3 ] , V_124 ) ;\r\nF_36 ( ( T_2 * ) & V_126 [ 0 ] , 221 , sizeof( V_126 ) ) ;\r\n#endif\r\n}\r\nstatic void F_17 ( T_2 V_123 , T_2 V_12 ,\r\nT_2 V_77 , T_2 V_13 , T_2 type ) {\r\n#if F_12 ( V_125 )\r\nT_5 V_126 [ 3 ] ;\r\nF_38 ( & V_126 [ 0 ] , ( ( T_5 ) V_123 | ( T_5 ) ( V_127 ++ << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 1 ] , ( ( T_5 ) V_12 | ( T_5 ) ( V_77 << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 2 ] , ( ( T_5 ) V_13 | ( T_5 ) ( type << 8 ) ) ) ;\r\nF_36 ( ( T_2 * ) & V_126 [ 0 ] , 220 , sizeof( V_126 ) ) ;\r\n#endif\r\n}\r\nstatic void F_32 ( T_2 V_123 ,\r\nT_2 V_12 ,\r\nT_2 V_77 ,\r\nT_2 V_62 ,\r\nT_2 V_128 ,\r\nT_2 V_129 ,\r\nT_2 type ) {\r\n#if F_12 ( V_125 )\r\nT_5 V_126 [ 4 ] ;\r\nF_38 ( & V_126 [ 0 ] , ( ( T_5 ) V_123 | ( T_5 ) ( V_127 ++ << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 1 ] , ( ( T_5 ) V_12 | ( T_5 ) ( V_77 << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 2 ] , ( ( T_5 ) V_62 | ( T_5 ) ( type << 8 ) ) ) ;\r\nF_38 ( & V_126 [ 3 ] , ( ( T_5 ) V_129 | ( T_5 ) ( V_128 << 8 ) ) ) ;\r\nF_36 ( ( T_2 * ) & V_126 [ 0 ] , 222 , sizeof( V_126 ) ) ;\r\n#endif\r\n}
