
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pfet in circuit BIAS (0)(16 instances)
Flattening unmatched subcell nfet in circuit BIAS (0)(8 instances)

Class BIAS (0):  Merged 87 parallel devices.
Subcircuit summary:
Circuit 1: BIAS                            |Circuit 2: BIAS                            
-------------------------------------------|-------------------------------------------
pfet_03v3 (64->5)                          |pfet_03v3 (16->5)                          
nfet_03v3 (32->4)                          |nfet_03v3 (8->4)                           
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with property errors.
nfet_6/nfet_03v3:0 vs. nfet_03v3:M6:
 w circuit1: 1.6e-05   circuit2: 4e-06   (delta=120%, cutoff=1%)
nfet_2/nfet_03v3:0 vs. nfet_03v3:M5:
 w circuit1: 1.6e-05   circuit2: 4e-06   (delta=120%, cutoff=1%)
nfet_0/nfet_03v3:0 vs. nfet_03v3:M4:
 w circuit1: 1.6e-05   circuit2: 4e-06   (delta=120%, cutoff=1%)
nfet_1/nfet_03v3:0 vs. nfet_03v3:M9:
 w circuit1: 1.6e-05   circuit2: 4e-06   (delta=120%, cutoff=1%)
pfet_9/pfet_03v3:0 vs. pfet_03v3:M1:
 w circuit1: 2e-05   circuit2: 5e-06   (delta=120%, cutoff=1%)
pfet_0/pfet_03v3:0 vs. pfet_03v3:M2:
 w circuit1: 4e-05   circuit2: 1e-05   (delta=120%, cutoff=1%)
pfet_8/pfet_03v3:0 vs. pfet_03v3:M8:
 w circuit1: 2e-05   circuit2: 5e-06   (delta=120%, cutoff=1%)
pfet_2/pfet_03v3:0 vs. pfet_03v3:M3:
 w circuit1: 4e-05   circuit2: 1e-05   (delta=120%, cutoff=1%)
pfet_1/pfet_03v3:0 vs. pfet_03v3:M7:
 w circuit1: 4e-05   circuit2: 1e-05   (delta=120%, cutoff=1%)

Subcircuit pins:
Circuit 1: BIAS                            |Circuit 2: BIAS                            
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
100n                                       |100n                                       
200n                                       |200n                                       
200p1                                      |200p1                                      
200p2                                      |200p2                                      
res                                        |res                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BIAS and BIAS are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 BIAS
