{"position": "Component Design", "company": "Intel Corporation", "profiles": ["Languages Chinese Chinese Chinese Skills Semiconductors CMOS Flash Memory JMP IC Silicon Silicon Carbide Compound Semiconductors Semiconductor Device Process Integration Semiconductor Process VLSI Digital Analog RF devices Memory Device Modeling Integrated Circuit... Analog Circuits RF circuits Design of Experiments Visual Basic RF See 8+ \u00a0 \u00a0 See less Skills  Semiconductors CMOS Flash Memory JMP IC Silicon Silicon Carbide Compound Semiconductors Semiconductor Device Process Integration Semiconductor Process VLSI Digital Analog RF devices Memory Device Modeling Integrated Circuit... Analog Circuits RF circuits Design of Experiments Visual Basic RF See 8+ \u00a0 \u00a0 See less Semiconductors CMOS Flash Memory JMP IC Silicon Silicon Carbide Compound Semiconductors Semiconductor Device Process Integration Semiconductor Process VLSI Digital Analog RF devices Memory Device Modeling Integrated Circuit... Analog Circuits RF circuits Design of Experiments Visual Basic RF See 8+ \u00a0 \u00a0 See less Semiconductors CMOS Flash Memory JMP IC Silicon Silicon Carbide Compound Semiconductors Semiconductor Device Process Integration Semiconductor Process VLSI Digital Analog RF devices Memory Device Modeling Integrated Circuit... Analog Circuits RF circuits Design of Experiments Visual Basic RF See 8+ \u00a0 \u00a0 See less ", "Summary Work Summary: Data Scientist at Advanced Micro Devices ( AMD ) Inc \nBusiness Intelligence at Intel \n \nMaster of Science : Engineering Systems Management,Texas A&M University,Texas \nAreas Worked : Business Intelligence, Master Data Management, Data Analytics, Data Governance,Data Modelling, BI Reporting, Data Profiling, Forecasting Methods, Prediction Modelling. \n \nTools experience : Oracle BI (OBIEE) \nSAP Business Objects \nCrystal Reports \nSAS Studio \nSAS Enterprise Minor \nAnalytics in R \nInformatica PowerCentre \nInformatica MDM \nInformatica Analyst(IDQ) \nQlikview \nTableau \nEclipse Summary Work Summary: Data Scientist at Advanced Micro Devices ( AMD ) Inc \nBusiness Intelligence at Intel \n \nMaster of Science : Engineering Systems Management,Texas A&M University,Texas \nAreas Worked : Business Intelligence, Master Data Management, Data Analytics, Data Governance,Data Modelling, BI Reporting, Data Profiling, Forecasting Methods, Prediction Modelling. \n \nTools experience : Oracle BI (OBIEE) \nSAP Business Objects \nCrystal Reports \nSAS Studio \nSAS Enterprise Minor \nAnalytics in R \nInformatica PowerCentre \nInformatica MDM \nInformatica Analyst(IDQ) \nQlikview \nTableau \nEclipse Work Summary: Data Scientist at Advanced Micro Devices ( AMD ) Inc \nBusiness Intelligence at Intel \n \nMaster of Science : Engineering Systems Management,Texas A&M University,Texas \nAreas Worked : Business Intelligence, Master Data Management, Data Analytics, Data Governance,Data Modelling, BI Reporting, Data Profiling, Forecasting Methods, Prediction Modelling. \n \nTools experience : Oracle BI (OBIEE) \nSAP Business Objects \nCrystal Reports \nSAS Studio \nSAS Enterprise Minor \nAnalytics in R \nInformatica PowerCentre \nInformatica MDM \nInformatica Analyst(IDQ) \nQlikview \nTableau \nEclipse Work Summary: Data Scientist at Advanced Micro Devices ( AMD ) Inc \nBusiness Intelligence at Intel \n \nMaster of Science : Engineering Systems Management,Texas A&M University,Texas \nAreas Worked : Business Intelligence, Master Data Management, Data Analytics, Data Governance,Data Modelling, BI Reporting, Data Profiling, Forecasting Methods, Prediction Modelling. \n \nTools experience : Oracle BI (OBIEE) \nSAP Business Objects \nCrystal Reports \nSAS Studio \nSAS Enterprise Minor \nAnalytics in R \nInformatica PowerCentre \nInformatica MDM \nInformatica Analyst(IDQ) \nQlikview \nTableau \nEclipse Languages   Skills Project Management Business Analysis Operations Research Data Analysis SAS programming Business Intelligence Human Factors Analysis Product Optimization Statistical Data... Statistical Software Logistics Management Probabilistic Models Stochastic Modeling C  Integration C++ C Data Mining Analytics Matlab See 5+ \u00a0 \u00a0 See less Skills  Project Management Business Analysis Operations Research Data Analysis SAS programming Business Intelligence Human Factors Analysis Product Optimization Statistical Data... Statistical Software Logistics Management Probabilistic Models Stochastic Modeling C  Integration C++ C Data Mining Analytics Matlab See 5+ \u00a0 \u00a0 See less Project Management Business Analysis Operations Research Data Analysis SAS programming Business Intelligence Human Factors Analysis Product Optimization Statistical Data... Statistical Software Logistics Management Probabilistic Models Stochastic Modeling C  Integration C++ C Data Mining Analytics Matlab See 5+ \u00a0 \u00a0 See less Project Management Business Analysis Operations Research Data Analysis SAS programming Business Intelligence Human Factors Analysis Product Optimization Statistical Data... Statistical Software Logistics Management Probabilistic Models Stochastic Modeling C  Integration C++ C Data Mining Analytics Matlab See 5+ \u00a0 \u00a0 See less Education Texas A&M University Master's Degree,  Engineering Systems Management 2013  \u2013 2015 Graduate Student JSS Academy Of Technical Education Karnataka Bachelor's degree,  Electronics and Communications Engineering , 3.5 2006  \u2013 2010 Electronics and Communication Engineer Activities and Societies:\u00a0 Institute Of Electrical and Electronics Engineers (IEEE) Texas A&M University Master's Degree,  Engineering Systems Management 2013  \u2013 2015 Graduate Student Texas A&M University Master's Degree,  Engineering Systems Management 2013  \u2013 2015 Graduate Student Texas A&M University Master's Degree,  Engineering Systems Management 2013  \u2013 2015 Graduate Student JSS Academy Of Technical Education Karnataka Bachelor's degree,  Electronics and Communications Engineering , 3.5 2006  \u2013 2010 Electronics and Communication Engineer Activities and Societies:\u00a0 Institute Of Electrical and Electronics Engineers (IEEE) JSS Academy Of Technical Education Karnataka Bachelor's degree,  Electronics and Communications Engineering , 3.5 2006  \u2013 2010 Electronics and Communication Engineer Activities and Societies:\u00a0 Institute Of Electrical and Electronics Engineers (IEEE) JSS Academy Of Technical Education Karnataka Bachelor's degree,  Electronics and Communications Engineering , 3.5 2006  \u2013 2010 Electronics and Communication Engineer Activities and Societies:\u00a0 Institute Of Electrical and Electronics Engineers (IEEE) Honors & Awards Student Representative Institute of Electrical and Electronics Engineers Student Representative Institute of Electrical and Electronics Engineers Student Representative Institute of Electrical and Electronics Engineers Student Representative Institute of Electrical and Electronics Engineers ", "Experience Manager - Custom Foundry - Analog Component Design Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Lead a team of engineers responsible for the design, implementation, QA, and publication of passive component IP for use in analog circuit designs in 22nm, 14nm, and 10nm processes. Semiconductor Device Engineer Intel Corporation September 2008  \u2013  June 2013  (4 years 10 months) Hillsboro, Oregon 10nm & 22nm semiconductor technology development. Design, process optimization, and compact modeling of MOS, interconnect, and analog collateral devices. Design Engineer Cypress Semiconductor September 2003  \u2013  August 2004  (1 year) San Jose, California 90nm ternary content addressable memory (TCAM) development including soft-error-rate prediction in SRAM arrays and rules-based predictive yield modeling. \n Manager - Custom Foundry - Analog Component Design Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Lead a team of engineers responsible for the design, implementation, QA, and publication of passive component IP for use in analog circuit designs in 22nm, 14nm, and 10nm processes. Manager - Custom Foundry - Analog Component Design Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Lead a team of engineers responsible for the design, implementation, QA, and publication of passive component IP for use in analog circuit designs in 22nm, 14nm, and 10nm processes. Semiconductor Device Engineer Intel Corporation September 2008  \u2013  June 2013  (4 years 10 months) Hillsboro, Oregon 10nm & 22nm semiconductor technology development. Design, process optimization, and compact modeling of MOS, interconnect, and analog collateral devices. Semiconductor Device Engineer Intel Corporation September 2008  \u2013  June 2013  (4 years 10 months) Hillsboro, Oregon 10nm & 22nm semiconductor technology development. Design, process optimization, and compact modeling of MOS, interconnect, and analog collateral devices. Design Engineer Cypress Semiconductor September 2003  \u2013  August 2004  (1 year) San Jose, California 90nm ternary content addressable memory (TCAM) development including soft-error-rate prediction in SRAM arrays and rules-based predictive yield modeling. \n Design Engineer Cypress Semiconductor September 2003  \u2013  August 2004  (1 year) San Jose, California 90nm ternary content addressable memory (TCAM) development including soft-error-rate prediction in SRAM arrays and rules-based predictive yield modeling. \n Skills Electrical Engineering Photonics VLSI Physics Semiconductors Engineering Simulations Matlab ASIC Design of Experiments Characterization Electronics Analog Circuit Design FPGA Verilog IC SoC Embedded Systems See 3+ \u00a0 \u00a0 See less Skills  Electrical Engineering Photonics VLSI Physics Semiconductors Engineering Simulations Matlab ASIC Design of Experiments Characterization Electronics Analog Circuit Design FPGA Verilog IC SoC Embedded Systems See 3+ \u00a0 \u00a0 See less Electrical Engineering Photonics VLSI Physics Semiconductors Engineering Simulations Matlab ASIC Design of Experiments Characterization Electronics Analog Circuit Design FPGA Verilog IC SoC Embedded Systems See 3+ \u00a0 \u00a0 See less Electrical Engineering Photonics VLSI Physics Semiconductors Engineering Simulations Matlab ASIC Design of Experiments Characterization Electronics Analog Circuit Design FPGA Verilog IC SoC Embedded Systems See 3+ \u00a0 \u00a0 See less Education University of Toronto PhD,  Engineering 2004  \u2013 2008 The University of British Columbia MASc,  Engineering 2001  \u2013 2003 The University of British Columbia BASc,  Engineering 1998  \u2013 2001 University of Toronto PhD,  Engineering 2004  \u2013 2008 University of Toronto PhD,  Engineering 2004  \u2013 2008 University of Toronto PhD,  Engineering 2004  \u2013 2008 The University of British Columbia MASc,  Engineering 2001  \u2013 2003 The University of British Columbia MASc,  Engineering 2001  \u2013 2003 The University of British Columbia MASc,  Engineering 2001  \u2013 2003 The University of British Columbia BASc,  Engineering 1998  \u2013 2001 The University of British Columbia BASc,  Engineering 1998  \u2013 2001 The University of British Columbia BASc,  Engineering 1998  \u2013 2001 ", "Experience Component Design Intel Corporation December 2010  \u2013 Present (4 years 9 months) Cloverview, Cloverview+ Senior Designer Samsung Semiconductor, Inc. 2007  \u2013  2010  (3 years) Image Sensor / ISP ASIC Team Leader Mobileye Vision Technologies December 2000  \u2013  July 2007  (6 years 8 months) EyeQ, EyeQ2 VLSI engineer Motorola Semiconductor March 1997  \u2013  November 2000  (3 years 9 months) DSP563xx, StarCore Component Design Intel Corporation December 2010  \u2013 Present (4 years 9 months) Cloverview, Cloverview+ Component Design Intel Corporation December 2010  \u2013 Present (4 years 9 months) Cloverview, Cloverview+ Senior Designer Samsung Semiconductor, Inc. 2007  \u2013  2010  (3 years) Image Sensor / ISP Senior Designer Samsung Semiconductor, Inc. 2007  \u2013  2010  (3 years) Image Sensor / ISP ASIC Team Leader Mobileye Vision Technologies December 2000  \u2013  July 2007  (6 years 8 months) EyeQ, EyeQ2 ASIC Team Leader Mobileye Vision Technologies December 2000  \u2013  July 2007  (6 years 8 months) EyeQ, EyeQ2 VLSI engineer Motorola Semiconductor March 1997  \u2013  November 2000  (3 years 9 months) DSP563xx, StarCore VLSI engineer Motorola Semiconductor March 1997  \u2013  November 2000  (3 years 9 months) DSP563xx, StarCore Languages Hebrew English Russian Hebrew English Russian Hebrew English Russian Skills R&D VLSI ASIC SoC FPGA Chip Architecture Microarchitecture Integrated Circuit... Peripherals RTL design Low-power Design Verilog SystemVerilog SystemC VHDL Debugging Functional Verification Formal Verification RTL verification Logic Synthesis DFT SPICE Embedded Systems CPU design RISC Digital Signal... VLIW Low Level Programming Microcode Microcontrollers Image Sensors High Performance... System Architecture Algorithms Digital Signal... Digital Image Processing Parallel Processing SIMD OpenCL Computer Vision Matlab C++ C# Visual Studio Perl Tcl-Tk Python Static Timing Analysis Physical Design Hardware Architecture See 35+ \u00a0 \u00a0 See less Skills  R&D VLSI ASIC SoC FPGA Chip Architecture Microarchitecture Integrated Circuit... Peripherals RTL design Low-power Design Verilog SystemVerilog SystemC VHDL Debugging Functional Verification Formal Verification RTL verification Logic Synthesis DFT SPICE Embedded Systems CPU design RISC Digital Signal... VLIW Low Level Programming Microcode Microcontrollers Image Sensors High Performance... System Architecture Algorithms Digital Signal... Digital Image Processing Parallel Processing SIMD OpenCL Computer Vision Matlab C++ C# Visual Studio Perl Tcl-Tk Python Static Timing Analysis Physical Design Hardware Architecture See 35+ \u00a0 \u00a0 See less R&D VLSI ASIC SoC FPGA Chip Architecture Microarchitecture Integrated Circuit... Peripherals RTL design Low-power Design Verilog SystemVerilog SystemC VHDL Debugging Functional Verification Formal Verification RTL verification Logic Synthesis DFT SPICE Embedded Systems CPU design RISC Digital Signal... VLIW Low Level Programming Microcode Microcontrollers Image Sensors High Performance... System Architecture Algorithms Digital Signal... Digital Image Processing Parallel Processing SIMD OpenCL Computer Vision Matlab C++ C# Visual Studio Perl Tcl-Tk Python Static Timing Analysis Physical Design Hardware Architecture See 35+ \u00a0 \u00a0 See less R&D VLSI ASIC SoC FPGA Chip Architecture Microarchitecture Integrated Circuit... Peripherals RTL design Low-power Design Verilog SystemVerilog SystemC VHDL Debugging Functional Verification Formal Verification RTL verification Logic Synthesis DFT SPICE Embedded Systems CPU design RISC Digital Signal... VLIW Low Level Programming Microcode Microcontrollers Image Sensors High Performance... System Architecture Algorithms Digital Signal... Digital Image Processing Parallel Processing SIMD OpenCL Computer Vision Matlab C++ C# Visual Studio Perl Tcl-Tk Python Static Timing Analysis Physical Design Hardware Architecture See 35+ \u00a0 \u00a0 See less Education HIT - Holon Institute of Technology Master of Science (MSc),  Electrical and Electronics Engineering 2010  \u2013 2013 Technion-Machon Technologi Le' Israel Computer Engineering 1992  \u2013 1997 HIT - Holon Institute of Technology Master of Science (MSc),  Electrical and Electronics Engineering 2010  \u2013 2013 HIT - Holon Institute of Technology Master of Science (MSc),  Electrical and Electronics Engineering 2010  \u2013 2013 HIT - Holon Institute of Technology Master of Science (MSc),  Electrical and Electronics Engineering 2010  \u2013 2013 Technion-Machon Technologi Le' Israel Computer Engineering 1992  \u2013 1997 Technion-Machon Technologi Le' Israel Computer Engineering 1992  \u2013 1997 Technion-Machon Technologi Le' Israel Computer Engineering 1992  \u2013 1997 ", "Summary - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture Summary - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture Experience Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Skills Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Skills  Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Education University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 South Indian Cultural Association (SICA) University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 South Indian Cultural Association (SICA) South Indian Cultural Association (SICA) South Indian Cultural Association (SICA) ", "Summary Specialties:B.Sc. in Electrical Engineering, with specialization in Communication, Control and Biological Signal Processing Summary Specialties:B.Sc. in Electrical Engineering, with specialization in Communication, Control and Biological Signal Processing Specialties:B.Sc. in Electrical Engineering, with specialization in Communication, Control and Biological Signal Processing Specialties:B.Sc. in Electrical Engineering, with specialization in Communication, Control and Biological Signal Processing Experience component design Intel Corporation 2011  \u2013  2012  (1 year) Project Manager Israel Defense Forces June 2008  \u2013  January 2010  (1 year 8 months) Management of R&D and Integration teams for Radar systems which command a view of the entire Israeli naval coast array. \nSupport, upgrading and engineering consultancy for various naval projects within the IDF and in conjunction with civil partners. \nWhen in the Navy, attended various professional courses and certifications, including Radar and advanced communication technologies. component design Intel Corporation 2011  \u2013  2012  (1 year) component design Intel Corporation 2011  \u2013  2012  (1 year) Project Manager Israel Defense Forces June 2008  \u2013  January 2010  (1 year 8 months) Management of R&D and Integration teams for Radar systems which command a view of the entire Israeli naval coast array. \nSupport, upgrading and engineering consultancy for various naval projects within the IDF and in conjunction with civil partners. \nWhen in the Navy, attended various professional courses and certifications, including Radar and advanced communication technologies. Project Manager Israel Defense Forces June 2008  \u2013  January 2010  (1 year 8 months) Management of R&D and Integration teams for Radar systems which command a view of the entire Israeli naval coast array. \nSupport, upgrading and engineering consultancy for various naval projects within the IDF and in conjunction with civil partners. \nWhen in the Navy, attended various professional courses and certifications, including Radar and advanced communication technologies. Skills Integration Research Electrical Engineering Telephony Signal Processing System Architecture C Skills  Integration Research Electrical Engineering Telephony Signal Processing System Architecture C Integration Research Electrical Engineering Telephony Signal Processing System Architecture C Integration Research Electrical Engineering Telephony Signal Processing System Architecture C Education 2004 - 2008\tTechnion, Haifa B.Sc,  Electrical Engineering 2004  \u2013 2008 specialization in Communication Control and Biological Signal Processing. \nAnnual project in the Control and Robotics Lab, in cooperation with IBM: System dynamics modeling to understand demand conditioning dynamics in supply chains. Activities and Societies:\u00a0 Technion Student Association activist ,  in the association's academic department. Representative of the Electrical Engineering students in that department. Technion - Israel Institute of Technology Tel Aviv University M.A,  Business Administration Began studies; 2010\tPassed GMAT certification. 2004 - 2008\tTechnion, Haifa B.Sc,  Electrical Engineering 2004  \u2013 2008 specialization in Communication Control and Biological Signal Processing. \nAnnual project in the Control and Robotics Lab, in cooperation with IBM: System dynamics modeling to understand demand conditioning dynamics in supply chains. Activities and Societies:\u00a0 Technion Student Association activist ,  in the association's academic department. Representative of the Electrical Engineering students in that department. 2004 - 2008\tTechnion, Haifa B.Sc,  Electrical Engineering 2004  \u2013 2008 specialization in Communication Control and Biological Signal Processing. \nAnnual project in the Control and Robotics Lab, in cooperation with IBM: System dynamics modeling to understand demand conditioning dynamics in supply chains. Activities and Societies:\u00a0 Technion Student Association activist ,  in the association's academic department. Representative of the Electrical Engineering students in that department. 2004 - 2008\tTechnion, Haifa B.Sc,  Electrical Engineering 2004  \u2013 2008 specialization in Communication Control and Biological Signal Processing. \nAnnual project in the Control and Robotics Lab, in cooperation with IBM: System dynamics modeling to understand demand conditioning dynamics in supply chains. Activities and Societies:\u00a0 Technion Student Association activist ,  in the association's academic department. Representative of the Electrical Engineering students in that department. Technion - Israel Institute of Technology Technion - Israel Institute of Technology Technion - Israel Institute of Technology Tel Aviv University M.A,  Business Administration Began studies; 2010\tPassed GMAT certification. Tel Aviv University M.A,  Business Administration Began studies; 2010\tPassed GMAT certification. Tel Aviv University M.A,  Business Administration Began studies; 2010\tPassed GMAT certification. Honors & Awards Additional Honors & Awards - Finished officer's training at IDF with honors, 2009. \n- Received an Excellence Award from the nation-wide CEO of &quot;Ort&quot; schools, 2003. Additional Honors & Awards - Finished officer's training at IDF with honors, 2009. \n- Received an Excellence Award from the nation-wide CEO of &quot;Ort&quot; schools, 2003. Additional Honors & Awards - Finished officer's training at IDF with honors, 2009. \n- Received an Excellence Award from the nation-wide CEO of &quot;Ort&quot; schools, 2003. Additional Honors & Awards - Finished officer's training at IDF with honors, 2009. \n- Received an Excellence Award from the nation-wide CEO of &quot;Ort&quot; schools, 2003. ", "Summary Computer engineer with a strong background performing pre-silicon digital ASIC verification. Summary Computer engineer with a strong background performing pre-silicon digital ASIC verification. Computer engineer with a strong background performing pre-silicon digital ASIC verification. Computer engineer with a strong background performing pre-silicon digital ASIC verification. Experience Systems Engineer Northrop Grumman Corporation February 2013  \u2013 Present (2 years 7 months) Greater Los Angeles Area Providing verification services on the Minuteman III Intercontinental Ballistic Missile (ICBM) Cryptography upgrade using Mentor Graphic's Questa simulator. Verification Engineer Intel Corporation November 2012  \u2013  February 2013  (4 months) Sacramento, CA Provided verification services on a next-gen graphics core in a UVM environment. Hardware Verification Engineer IBM August 2006  \u2013  March 2012  (5 years 8 months) Minneapolis, Minnesota Area Provided pre-silicon unit and system level verification for Microsoft\u2019s next-generation Xbox360, Sony's PS3, and Nintendo's Wii U. Component Design Intel Corporation May 2005  \u2013  August 2006  (1 year 4 months) Chandler, AZ Provided pre-silicon design/verification services for developing a next-generation Network Processor SoC. Computer-aided design and drafting Energy Systems Design May 2001  \u2013  May 2005  (4 years 1 month) Phoenix, Arizona Area Provided computer drafting and HVAC design services. Systems Engineer Northrop Grumman Corporation February 2013  \u2013 Present (2 years 7 months) Greater Los Angeles Area Providing verification services on the Minuteman III Intercontinental Ballistic Missile (ICBM) Cryptography upgrade using Mentor Graphic's Questa simulator. Systems Engineer Northrop Grumman Corporation February 2013  \u2013 Present (2 years 7 months) Greater Los Angeles Area Providing verification services on the Minuteman III Intercontinental Ballistic Missile (ICBM) Cryptography upgrade using Mentor Graphic's Questa simulator. Verification Engineer Intel Corporation November 2012  \u2013  February 2013  (4 months) Sacramento, CA Provided verification services on a next-gen graphics core in a UVM environment. Verification Engineer Intel Corporation November 2012  \u2013  February 2013  (4 months) Sacramento, CA Provided verification services on a next-gen graphics core in a UVM environment. Hardware Verification Engineer IBM August 2006  \u2013  March 2012  (5 years 8 months) Minneapolis, Minnesota Area Provided pre-silicon unit and system level verification for Microsoft\u2019s next-generation Xbox360, Sony's PS3, and Nintendo's Wii U. Hardware Verification Engineer IBM August 2006  \u2013  March 2012  (5 years 8 months) Minneapolis, Minnesota Area Provided pre-silicon unit and system level verification for Microsoft\u2019s next-generation Xbox360, Sony's PS3, and Nintendo's Wii U. Component Design Intel Corporation May 2005  \u2013  August 2006  (1 year 4 months) Chandler, AZ Provided pre-silicon design/verification services for developing a next-generation Network Processor SoC. Component Design Intel Corporation May 2005  \u2013  August 2006  (1 year 4 months) Chandler, AZ Provided pre-silicon design/verification services for developing a next-generation Network Processor SoC. Computer-aided design and drafting Energy Systems Design May 2001  \u2013  May 2005  (4 years 1 month) Phoenix, Arizona Area Provided computer drafting and HVAC design services. Computer-aided design and drafting Energy Systems Design May 2001  \u2013  May 2005  (4 years 1 month) Phoenix, Arizona Area Provided computer drafting and HVAC design services. Skills UVM SystemVerilog ASIC SoC Functional Verification Debugging Verilog Open Verification... AutoCAD C VHDL Questa Cadence ModelSim Simulations Perl Logic Design C++ Computer Hardware Computer Engineering See 5+ \u00a0 \u00a0 See less Skills  UVM SystemVerilog ASIC SoC Functional Verification Debugging Verilog Open Verification... AutoCAD C VHDL Questa Cadence ModelSim Simulations Perl Logic Design C++ Computer Hardware Computer Engineering See 5+ \u00a0 \u00a0 See less UVM SystemVerilog ASIC SoC Functional Verification Debugging Verilog Open Verification... AutoCAD C VHDL Questa Cadence ModelSim Simulations Perl Logic Design C++ Computer Hardware Computer Engineering See 5+ \u00a0 \u00a0 See less UVM SystemVerilog ASIC SoC Functional Verification Debugging Verilog Open Verification... AutoCAD C VHDL Questa Cadence ModelSim Simulations Perl Logic Design C++ Computer Hardware Computer Engineering See 5+ \u00a0 \u00a0 See less Education Arizona State University Bachelor of Science in Engineering,  Computer Engineering 2001  \u2013 2006 Arizona State University Bachelor of Science (B.S.),  Kinesiology and Exercise Science Arizona State University Bachelor of Science in Engineering,  Computer Engineering 2001  \u2013 2006 Arizona State University Bachelor of Science in Engineering,  Computer Engineering 2001  \u2013 2006 Arizona State University Bachelor of Science in Engineering,  Computer Engineering 2001  \u2013 2006 Arizona State University Bachelor of Science (B.S.),  Kinesiology and Exercise Science Arizona State University Bachelor of Science (B.S.),  Kinesiology and Exercise Science Arizona State University Bachelor of Science (B.S.),  Kinesiology and Exercise Science "]}