// Seed: 1505756243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13(-1),
        .id_14(id_15 == "")
    ),
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_38;
  assign id_35 = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_8[-1];
  assign id_7 = $display;
  for (id_11 = id_5; id_3 ? id_2 & -1 : id_5; id_7 = -1) always id_5 <= 1'b0;
  initial id_6 <= -1;
  assign id_10 = id_9;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_9,
      id_9,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_9,
      id_9,
      id_9,
      id_3,
      id_3,
      id_9,
      id_9,
      id_3,
      id_1,
      id_3,
      id_1,
      id_9,
      id_9,
      id_3,
      id_7,
      id_2,
      id_2,
      id_9,
      id_2,
      id_2,
      id_9,
      id_1,
      id_2,
      id_2
  );
  assign id_7 = id_2;
  assign id_9 = -1;
endmodule
