{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573038538922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038538931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:08:58 2019 " "Processing started: Wed Nov 06 19:08:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038538931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038538931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038538931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573038541436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(44) " "Verilog HDL warning at spi_main.v(44): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573038556188 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(45) " "Verilog HDL warning at spi_main.v(45): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573038556189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_main.v(46) " "Verilog HDL warning at spi_main.v(46): extended using \"x\" or \"z\"" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573038556189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w spi_main.v(21) " "Verilog HDL Declaration information at spi_main.v(21): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573038556189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pluto_spi_stepper " "Found entity 1: pluto_spi_stepper" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038556192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038556192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepgen.v 1 1 " "Found 1 design units, including 1 entities, in source file stepgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepgen " "Found entity 1: stepgen" {  } { { "stepgen.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/stepgen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038556200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038556200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 wdt " "Found entity 1: wdt" {  } { { "wdt.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/wdt.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038556209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038556209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038556223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038556223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pluto_spi_stepper " "Elaborating entity \"pluto_spi_stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573038556360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCK_high spi_main.v(76) " "Verilog HDL or VHDL warning at spi_main.v(76): object \"SCK_high\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573038556362 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage spi_main.v(83) " "Verilog HDL or VHDL warning at spi_main.v(83): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573038556362 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(139) " "Verilog HDL assignment warning at spi_main.v(139): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573038556366 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(149) " "Verilog HDL assignment warning at spi_main.v(149): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573038556366 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(160) " "Verilog HDL assignment warning at spi_main.v(160): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573038556366 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 spi_main.v(170) " "Verilog HDL assignment warning at spi_main.v(170): truncated value with size 16 to match size of target (12)" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573038556366 "|pluto_spi_stepper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pos_tmp\[0\] 0 spi_main.v(94) " "Net \"pos_tmp\[0\]\" at spi_main.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573038556374 "|pluto_spi_stepper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "spi_main.v" "pll_inst" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038556633 ""}  } { { "pll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573038556633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038556735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038556735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wdt wdt:w " "Elaborating entity \"wdt\" for hierarchy \"wdt:w\"" {  } { { "spi_main.v" "w" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepgen stepgen:s0 " "Elaborating entity \"stepgen\" for hierarchy \"stepgen:s0\"" {  } { { "spi_main.v" "s0" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038556776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6m14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6m14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6m14 " "Found entity 1: altsyncram_6m14" {  } { { "db/altsyncram_6m14.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/altsyncram_6m14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038559940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038559940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t4c " "Found entity 1: mux_t4c" {  } { { "db/mux_t4c.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/mux_t4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038560649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038560649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7f " "Found entity 1: decode_b7f" {  } { { "db/decode_b7f.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/decode_b7f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038561012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038561012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7rh " "Found entity 1: cntr_7rh" {  } { { "db/cntr_7rh.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cntr_7rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038561540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038561540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038561654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038561654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cntr_eki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038561881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038561881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cntr_8rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038562187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038562187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038562302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038562302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038562528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038562528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038562645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038562645 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038563626 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573038563751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.06.19:09:30 Progress: Loading sld58049efc/alt_sld_fab_wrapper_hw.tcl " "2019.11.06.19:09:30 Progress: Loading sld58049efc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038570265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038576343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038576616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038587890 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573038588594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld58049efc/alt_sld_fab.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038588894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038588894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038588994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038588994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038589013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038589013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038589100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038589100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038589203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038589203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038589203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573038589295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038589295 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_i " "Pin \"clk_i\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 24 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MOSI " "Pin \"MOSI\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nRESET " "Pin \"nRESET\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[0\] " "Pin \"din\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[1\] " "Pin \"din\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[2\] " "Pin \"din\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[3\] " "Pin \"din\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[4\] " "Pin \"din\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590857 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[5\] " "Pin \"din\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[6\] " "Pin \"din\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[7\] " "Pin \"din\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[8\] " "Pin \"din\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[9\] " "Pin \"din\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[10\] " "Pin \"din\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[11\] " "Pin \"din\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[12\] " "Pin \"din\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[13\] " "Pin \"din\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[14\] " "Pin \"din\[14\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "din\[15\] " "Pin \"din\[15\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "clk_o " "Pin \"clk_o\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 25 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "MISO " "Pin \"MISO\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nPE " "Pin \"nPE\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "LED " "Pin \"LED\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 28 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "nConfig " "Pin \"nConfig\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[0\] " "Pin \"dout\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[1\] " "Pin \"dout\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[2\] " "Pin \"dout\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[3\] " "Pin \"dout\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590858 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[4\] " "Pin \"dout\[4\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[5\] " "Pin \"dout\[5\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[6\] " "Pin \"dout\[6\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[7\] " "Pin \"dout\[7\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[8\] " "Pin \"dout\[8\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[9\] " "Pin \"dout\[9\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[10\] " "Pin \"dout\[10\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[11\] " "Pin \"dout\[11\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[12\] " "Pin \"dout\[12\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dout\[13\] " "Pin \"dout\[13\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[0\] " "Pin \"step\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[1\] " "Pin \"step\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[2\] " "Pin \"step\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "step\[3\] " "Pin \"step\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[0\] " "Pin \"dir\[0\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[1\] " "Pin \"dir\[1\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[2\] " "Pin \"dir\[2\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "dir\[3\] " "Pin \"dir\[3\]\" has no register for Power-Up Level option" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_0_~reg0 " "Pin \"pre_syn.bp.s0_position_0_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_10_~reg0 " "Pin \"pre_syn.bp.s0_position_10_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_11_~reg0 " "Pin \"pre_syn.bp.s0_position_11_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590859 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_12_~reg0 " "Pin \"pre_syn.bp.s0_position_12_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_13_~reg0 " "Pin \"pre_syn.bp.s0_position_13_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_14_~reg0 " "Pin \"pre_syn.bp.s0_position_14_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_15_~reg0 " "Pin \"pre_syn.bp.s0_position_15_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_16_~reg0 " "Pin \"pre_syn.bp.s0_position_16_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_17_~reg0 " "Pin \"pre_syn.bp.s0_position_17_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_18_~reg0 " "Pin \"pre_syn.bp.s0_position_18_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_19_~reg0 " "Pin \"pre_syn.bp.s0_position_19_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_1_~reg0 " "Pin \"pre_syn.bp.s0_position_1_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_20_~reg0 " "Pin \"pre_syn.bp.s0_position_20_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_2_~reg0 " "Pin \"pre_syn.bp.s0_position_2_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_3_~reg0 " "Pin \"pre_syn.bp.s0_position_3_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_4_~reg0 " "Pin \"pre_syn.bp.s0_position_4_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_5_~reg0 " "Pin \"pre_syn.bp.s0_position_5_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_6_~reg0 " "Pin \"pre_syn.bp.s0_position_6_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_7_~reg0 " "Pin \"pre_syn.bp.s0_position_7_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_8_~reg0 " "Pin \"pre_syn.bp.s0_position_8_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.s0_position_9_~reg0 " "Pin \"pre_syn.bp.s0_position_9_~reg0\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_0_ " "Pin \"pre_syn.bp.vel0_0_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_10_ " "Pin \"pre_syn.bp.vel0_10_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_11_ " "Pin \"pre_syn.bp.vel0_11_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_1_ " "Pin \"pre_syn.bp.vel0_1_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_2_ " "Pin \"pre_syn.bp.vel0_2_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_3_ " "Pin \"pre_syn.bp.vel0_3_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_4_ " "Pin \"pre_syn.bp.vel0_4_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_5_ " "Pin \"pre_syn.bp.vel0_5_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590860 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_6_ " "Pin \"pre_syn.bp.vel0_6_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590861 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_7_ " "Pin \"pre_syn.bp.vel0_7_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590861 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_8_ " "Pin \"pre_syn.bp.vel0_8_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590861 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "pre_syn.bp.vel0_9_ " "Pin \"pre_syn.bp.vel0_9_\" has no register for Power-Up Level option" {  } {  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590861 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_clk " "Pin \"sld_signaltap:auto_signaltap_0\|acq_clk\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 125 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590865 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590871 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590872 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[32\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[32\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590873 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[33\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[33\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[34\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[34\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[35\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[35\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[36\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[36\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[37\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[37\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[38\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[38\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[39\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[39\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[40\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[40\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[41\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[41\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[42\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[42\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[43\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[43\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[44\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[44\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[45\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[45\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[46\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[46\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[47\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[47\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[48\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[48\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[49\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[49\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590874 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[50\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[50\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[51\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[51\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[52\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[52\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[53\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[53\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[54\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[54\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[55\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[55\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[56\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[56\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[57\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[57\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[58\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[58\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[59\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[59\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[60\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[60\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[61\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[61\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[62\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[62\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[63\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[63\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[64\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[64\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[65\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[65\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[66\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[66\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[67\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[67\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[68\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[68\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[69\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_storage_qualifier_in\[69\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 128 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|trigger_in " "Pin \"sld_signaltap:auto_signaltap_0\|trigger_in\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 129 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590875 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590876 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|crc\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|crc\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 130 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|storage_enable " "Pin \"sld_signaltap:auto_signaltap_0\|storage_enable\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 131 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|raw_tck " "Pin \"sld_signaltap:auto_signaltap_0\|raw_tck\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 132 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|usr1 " "Pin \"sld_signaltap:auto_signaltap_0\|usr1\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 134 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_cdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_cdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 135 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 136 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e1dr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e1dr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 137 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_udr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_udr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 138 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_uir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_uir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 139 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|clr " "Pin \"sld_signaltap:auto_signaltap_0\|clr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 140 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ena " "Pin \"sld_signaltap:auto_signaltap_0\|ena\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 141 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590877 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_in\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_in\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 142 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_tlr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_tlr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 146 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_rti " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_rti\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 147 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sdrs " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sdrs\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 148 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_pdr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_pdr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 149 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e2dr " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e2dr\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 150 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sirs " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sirs\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 151 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_cir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_cir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 152 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_sir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_sir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 153 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e1ir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e1ir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 154 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_pir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_pir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 155 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|jtag_state_e2ir " "Pin \"sld_signaltap:auto_signaltap_0\|jtag_state_e2ir\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 156 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590878 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|tms " "Pin \"sld_signaltap:auto_signaltap_0\|tms\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 157 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|clrn " "Pin \"sld_signaltap:auto_signaltap_0\|clrn\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 158 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|vir_tdi " "Pin \"sld_signaltap:auto_signaltap_0\|vir_tdi\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 160 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|irq " "Pin \"sld_signaltap:auto_signaltap_0\|irq\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 159 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|vcc " "Pin \"sld_signaltap:auto_signaltap_0\|vcc\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 163 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|gnd " "Pin \"sld_signaltap:auto_signaltap_0\|gnd\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 164 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 166 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|tdo " "Pin \"sld_signaltap:auto_signaltap_0\|tdo\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 167 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[1\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[1\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[2\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[2\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590879 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[3\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[3\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[4\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[4\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[5\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[5\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[6\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[6\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[7\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[7\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[8\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[8\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[9\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[9\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[10\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[10\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[11\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[11\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[12\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[12\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[13\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[13\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[14\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[14\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[15\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[15\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[16\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[16\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[17\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[17\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[18\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[18\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[19\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[19\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[20\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[20\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[21\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[21\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[22\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[22\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590880 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[23\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[23\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[24\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[24\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[25\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[25\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[26\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[26\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[27\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[27\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[28\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[28\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[29\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[29\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[30\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[30\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[31\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[31\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[32\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[32\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_data_out\[33\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_data_out\[33\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 169 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|acq_trigger_out\[0\] " "Pin \"sld_signaltap:auto_signaltap_0\|acq_trigger_out\[0\]\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 170 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_signaltap:auto_signaltap_0\|trigger_out " "Pin \"sld_signaltap:auto_signaltap_0\|trigger_out\" has no register for Power-Up Level option" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 171 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590881 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|jsm_tck " "Pin \"sld_hub:auto_hub\|jsm_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 380 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590891 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|jsm_tms " "Pin \"sld_hub:auto_hub\|jsm_tms\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 381 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590898 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_tck " "Pin \"sld_hub:auto_hub\|hub_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590898 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_usr1 " "Pin \"sld_hub:auto_hub\|hub_usr1\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 386 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590898 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_rti " "Pin \"sld_hub:auto_hub\|hub_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 387 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_shift " "Pin \"sld_hub:auto_hub\|hub_shift\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 388 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|hub_update " "Pin \"sld_hub:auto_hub\|hub_update\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 389 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ir_in\[1\]\[0\] " "Pin \"sld_hub:auto_hub\|node_ir_in\[1\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 395 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tdo\[1\] " "Pin \"sld_hub:auto_hub\|node_tdo\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 396 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_irq\[1\] " "Pin \"sld_hub:auto_hub\|node_irq\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 397 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|reserved_reset_sequencer_clock_input " "Pin \"sld_hub:auto_hub\|reserved_reset_sequencer_clock_input\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 432 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[0\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590899 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[1\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[2\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[2\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[3\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[3\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[4\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[4\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[5\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[5\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[6\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[6\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[7\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[7\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[8\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[8\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[9\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[9\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[10\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[10\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590900 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[11\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[11\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[12\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[12\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[13\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[13\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[14\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[14\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[15\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[15\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[16\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[16\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[17\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[17\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[18\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[18\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[19\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[19\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[20\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[20\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[21\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[21\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590901 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[22\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[22\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[23\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[23\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[24\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[24\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[25\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[25\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[26\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[26\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[27\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[27\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[28\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[28\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[29\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[29\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[30\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[30\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[31\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[31\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|send\[0\]\[32\] " "Pin \"sld_hub:auto_hub\|send\[0\]\[32\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 435 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590902 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_raw_tck " "Pin \"sld_hub:auto_hub\|node_raw_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 400 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_raw_tms " "Pin \"sld_hub:auto_hub\|node_raw_tms\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 401 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tdi " "Pin \"sld_hub:auto_hub\|node_tdi\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 402 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ir_out\[1\]\[0\] " "Pin \"sld_hub:auto_hub\|node_ir_out\[1\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 403 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_ena\[1\] " "Pin \"sld_hub:auto_hub\|node_ena\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 404 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_clr " "Pin \"sld_hub:auto_hub\|node_clr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 405 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_clrn " "Pin \"sld_hub:auto_hub\|node_clrn\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 406 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_usr1 " "Pin \"sld_hub:auto_hub\|node_usr1\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 407 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_tck " "Pin \"sld_hub:auto_hub\|node_tck\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 408 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_rti " "Pin \"sld_hub:auto_hub\|node_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 409 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_shift " "Pin \"sld_hub:auto_hub\|node_shift\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 410 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_update " "Pin \"sld_hub:auto_hub\|node_update\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 411 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_tlr " "Pin \"sld_hub:auto_hub\|node_jtag_state_tlr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 414 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_rti " "Pin \"sld_hub:auto_hub\|node_jtag_state_rti\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 415 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590903 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sdrs " "Pin \"sld_hub:auto_hub\|node_jtag_state_sdrs\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 416 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_cdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_cdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 417 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_sdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 418 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e1dr " "Pin \"sld_hub:auto_hub\|node_jtag_state_e1dr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 419 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_pdr " "Pin \"sld_hub:auto_hub\|node_jtag_state_pdr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 420 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e2dr " "Pin \"sld_hub:auto_hub\|node_jtag_state_e2dr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 421 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_udr " "Pin \"sld_hub:auto_hub\|node_jtag_state_udr\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 422 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sirs " "Pin \"sld_hub:auto_hub\|node_jtag_state_sirs\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 423 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_cir " "Pin \"sld_hub:auto_hub\|node_jtag_state_cir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 424 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_sir " "Pin \"sld_hub:auto_hub\|node_jtag_state_sir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 425 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e1ir " "Pin \"sld_hub:auto_hub\|node_jtag_state_e1ir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 426 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_pir " "Pin \"sld_hub:auto_hub\|node_jtag_state_pir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 427 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_e2ir " "Pin \"sld_hub:auto_hub\|node_jtag_state_e2ir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 428 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|node_jtag_state_uir " "Pin \"sld_hub:auto_hub\|node_jtag_state_uir\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 429 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590904 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[1\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[1\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[2\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[2\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[3\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[3\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[4\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[4\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[5\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[5\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[6\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[6\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[7\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[7\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[8\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[8\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[9\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[9\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[10\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[10\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[11\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[11\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590905 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[12\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[12\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[13\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[13\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[14\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[14\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[15\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[15\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[16\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[16\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[17\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[17\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[18\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[18\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[19\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[19\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[20\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[20\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[21\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[21\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[22\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[22\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[23\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[23\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[24\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[24\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590906 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[25\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[25\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[26\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[26\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[27\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[27\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[28\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[28\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[29\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[29\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[30\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[30\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590907 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[31\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[31\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590908 ""}
{ "Warning" "WOPT_DFF_NOT_FOUND_FROM_PIN" "sld_hub:auto_hub\|receive\[0\]\[32\] " "Pin \"sld_hub:auto_hub\|receive\[0\]\[32\]\" has no register for Power-Up Level option" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 436 -1 0 } }  } 0 19014 "Pin \"%1!s!\" has no register for Power-Up Level option" 0 0 "Analysis & Synthesis" 0 -1 1573038590908 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nConfig " "Inserted always-enabled tri-state buffer between \"nConfig\" and its non-tri-state driver." {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1573038592252 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1573038592252 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "nConfig nConfig " "Removed fan-out from the always-disabled I/O buffer \"nConfig\" to the node \"nConfig\"" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1573038592254 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1573038592254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nPE VCC " "Pin \"nPE\" is stuck at VCC" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573038592386 "|pluto_spi_stepper|nPE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573038592386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038592490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573038593444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg " "Generated suppressed messages file F:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038593728 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 68 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 68 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1573038595576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573038595607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573038595607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1547 " "Implemented 1547 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573038596098 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573038596098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1459 " "Implemented 1459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573038596098 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573038596098 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1573038596098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573038596098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 385 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038596140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:09:56 2019 " "Processing ended: Wed Nov 06 19:09:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038596140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038596140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038596140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573038596140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573038598039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038598048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:09:57 2019 " "Processing started: Wed Nov 06 19:09:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038598048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573038598048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573038598048 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573038598576 ""}
{ "Info" "0" "" "Project  = pluto_spi_stepper" {  } {  } 0 0 "Project  = pluto_spi_stepper" 0 0 "Fitter" 0 0 1573038598576 ""}
{ "Info" "0" "" "Revision = pluto_spi_stepper" {  } {  } 0 0 "Revision = pluto_spi_stepper" 0 0 "Fitter" 0 0 1573038598576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573038598734 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pluto_spi_stepper 10M08SCM153C8G " "Selected device 10M08SCM153C8G for design \"pluto_spi_stepper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573038598764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573038598832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573038598832 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573038598900 ""}  } { { "db/pll_altpll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1573038598900 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1573038598983 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1573038598984 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573038599034 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1573038600821 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153C8G " "Device 10M04SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573038600919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M02SCM153C8G " "Device 10M02SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573038600919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573038600919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573038600926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 4102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573038600926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 4104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573038600926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 4106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573038600926 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573038600926 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573038600926 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573038600927 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573038600927 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573038600927 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573038600928 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573038600958 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 48 " "No exact pin location assignment(s) for 22 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1573038601182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038601810 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038601810 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573038601810 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1573038601810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573038601818 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_i " "Node: clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stepgen:s0\|position\[0\] clk_i " "Register stepgen:s0\|position\[0\] is being clocked by clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038601824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1573038601824 "|pluto_spi_stepper|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed div2048\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by div2048\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038601824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1573038601824 "|pluto_spi_stepper|div2048[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573038601825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573038601825 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1573038601837 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1573038601837 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038601837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038601837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1573038601837 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1573038601837 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573038601837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573038601837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573038601837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1573038601837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573038602004 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573038602004 ""}  } { { "db/pll_altpll.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573038602004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div2048\[6\]~20  " "Automatically promoted node div2048\[6\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573038602004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div2048\[6\] " "Destination node div2048\[6\]" {  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573038602004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573038602004 ""}  } { { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 56 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "div2048\[6\]~20" } } } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573038602004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573038602004 ""}  } { { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573038602004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573038602004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 2850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573038602004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 2876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573038602004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573038602004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573038602004 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573038602004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573038602574 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573038602577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573038602577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573038602581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573038602588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573038602592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573038602592 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573038602595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573038603047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O Output Buffer " "Packed 14 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1573038603050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573038603050 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 9 12 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 9 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1573038603057 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1573038603057 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573038603057 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 4 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 12 0 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 5 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 20 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573038603058 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1573038603058 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573038603058 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573038603146 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573038603153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573038603899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573038604211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573038604235 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573038608565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573038608565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573038609377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573038610358 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573038610358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573038610993 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573038611211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573038611237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573038612261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573038612262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573038613872 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573038615817 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "44 MAX 10 " "44 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED 3.3-V LVTTL G15 " "Pin LED uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[0\] 3.3-V LVTTL N15 " "Pin dout\[0\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[0\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[1\] 3.3-V LVTTL N14 " "Pin dout\[1\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[1\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[2\] 3.3-V LVTTL M14 " "Pin dout\[2\] uses I/O standard 3.3-V LVTTL at M14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[2\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[3\] 3.3-V LVTTL M12 " "Pin dout\[3\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[3\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[4\] 3.3-V LVTTL L15 " "Pin dout\[4\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[4\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[5\] 3.3-V LVTTL K12 " "Pin dout\[5\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[5\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[6\] 3.3-V LVTTL L11 " "Pin dout\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[6\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[7\] 3.3-V LVTTL K11 " "Pin dout\[7\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dout\[7\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[8\] 3.3-V LVTTL R14 " "Pin dout\[8\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[8] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[9\] 3.3-V LVTTL P15 " "Pin dout\[9\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[10\] 3.3-V LVTTL M8 " "Pin dout\[10\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[11\] 3.3-V LVTTL P12 " "Pin dout\[11\] uses I/O standard 3.3-V LVTTL at P12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[12\] 3.3-V LVTTL M7 " "Pin dout\[12\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[13\] 3.3-V LVTTL N8 " "Pin dout\[13\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[0\] 3.3-V LVTTL B4 " "Pin step\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step\[0\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[1\] 3.3-V LVTTL P6 " "Pin step\[1\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[1] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[2\] 3.3-V LVTTL P9 " "Pin step\[2\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[2] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[3\] 3.3-V LVTTL R11 " "Pin step\[3\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[3] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[0\] 3.3-V LVTTL A5 " "Pin dir\[0\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dir\[0\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[1\] 3.3-V LVTTL A7 " "Pin dir\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dir\[1\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[2\] 3.3-V LVTTL B6 " "Pin dir\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dir\[2\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[3\] 3.3-V LVTTL R9 " "Pin dir\[3\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[3] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRESET 3.3-V LVTTL R7 " "Pin nRESET uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nRESET } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL J5 " "Pin clk_i uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI 3.3-V LVTTL P3 " "Pin MOSI uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MOSI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MOSI" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[7\] 3.3-V LVTTL J14 " "Pin din\[7\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[7\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[15\] 3.3-V LVTTL M11 " "Pin din\[15\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SSEL 3.3-V LVTTL R3 " "Pin SSEL uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SSEL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSEL" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCK 3.3-V LVTTL M5 " "Pin SCK uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[6\] 3.3-V LVTTL J11 " "Pin din\[6\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[6\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[14\] 3.3-V LVTTL R13 " "Pin din\[14\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[5\] 3.3-V LVTTL K14 " "Pin din\[5\] uses I/O standard 3.3-V LVTTL at K14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[5\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[13\] 3.3-V LVTTL L10 " "Pin din\[13\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[4\] 3.3-V LVTTL J9 " "Pin din\[4\] uses I/O standard 3.3-V LVTTL at J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[4\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[12\] 3.3-V LVTTL L9 " "Pin din\[12\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[3\] 3.3-V LVTTL H13 " "Pin din\[3\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[3\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[11\] 3.3-V LVTTL M9 " "Pin din\[11\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[11] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[2\] 3.3-V LVTTL H12 " "Pin din\[2\] uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[2\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[10\] 3.3-V LVTTL L8 " "Pin din\[10\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[10] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[9\] 3.3-V LVTTL P14 " "Pin din\[9\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[9] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[1\] 3.3-V LVTTL H11 " "Pin din\[1\] uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[1\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[8\] 3.3-V LVTTL P7 " "Pin din\[8\] uses I/O standard 3.3-V LVTTL at P7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[8] } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[0\] 3.3-V LVTTL J12 " "Pin din\[0\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[0\]" } } } } { "spi_main.v" "" { Text "F:/wq-step-pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/wq-step-pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573038616084 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1573038616084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg " "Generated suppressed messages file F:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573038616236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5586 " "Peak virtual memory: 5586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038617224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:17 2019 " "Processing ended: Wed Nov 06 19:10:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038617224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038617224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038617224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573038617224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573038618566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038618575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:10:18 2019 " "Processing started: Wed Nov 06 19:10:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038618575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573038618575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573038618575 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573038620528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573038620569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038621221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:21 2019 " "Processing ended: Wed Nov 06 19:10:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038621221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038621221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038621221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573038621221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573038622410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038622419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:10:22 2019 " "Processing started: Wed Nov 06 19:10:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038622419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1573038622419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1573038622419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1573038623131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1573038623131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038623742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038623742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573038623742 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1573038623742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1573038623752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_i " "Node: clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stepgen:s0\|position\[0\] clk_i " "Register stepgen:s0\|position\[0\] is being clocked by clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038623757 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1573038623757 "|pluto_spi_stepper|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] div2048\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] is being clocked by div2048\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038623758 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1573038623758 "|pluto_spi_stepper|div2048[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573038623759 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1573038623759 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1573038623770 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1573038623770 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038623770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038623770 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1573038623770 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1573038623796 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1573038623801 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1573038623827 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1573038624018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1573038624091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1573038625863 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.479 millions of transitions / sec " "Average toggle rate for this design is 0.479 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1573038626543 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "167.68 mW " "Total thermal power estimate for the design is 167.68 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1573038628286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038628517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:28 2019 " "Processing ended: Wed Nov 06 19:10:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038628517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038628517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038628517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1573038628517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1573038630316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038630325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:10:29 2019 " "Processing started: Wed Nov 06 19:10:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038630325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573038630325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_sta pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573038630325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573038630865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573038632783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038632842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038632842 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038633098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573038633098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573038633098 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1573038633098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573038633107 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_i " "Node: clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stepgen:s0\|position\[0\] clk_i " "Register stepgen:s0\|position\[0\] is being clocked by clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038633112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573038633112 "|pluto_spi_stepper|clk_i"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div2048\[0\] " "Node: div2048\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] div2048\[0\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[1\] is being clocked by div2048\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573038633112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573038633112 "|pluto_spi_stepper|div2048[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573038633114 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573038633114 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1573038633120 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573038633120 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038633120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1573038633120 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1573038633120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573038633121 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1573038633141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.713 " "Worst-case setup slack is 46.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.713               0.000 altera_reserved_tck  " "   46.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038633149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038633156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.101 " "Worst-case recovery slack is 96.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.101               0.000 altera_reserved_tck  " "   96.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038633159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.963 " "Worst-case removal slack is 0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 altera_reserved_tck  " "    0.963               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038633163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.509 " "Worst-case minimum pulse width slack is 49.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.509               0.000 altera_reserved_tck  " "   49.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573038633165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573038633165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.730 ns " "Worst Case Available Settling Time: 343.730 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573038633180 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573038633180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573038633467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573038633467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038633517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:33 2019 " "Processing ended: Wed Nov 06 19:10:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038633517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038633517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038633517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573038633517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1573038634725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038634733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:10:34 2019 " "Processing started: Wed Nov 06 19:10:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038634733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573038634733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573038634734 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1573038638121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pluto_spi_stepper.vo F:/wq-step-pluto_spi_stepper_firmware/simulation/modelsim/ simulation " "Generated file pluto_spi_stepper.vo in folder \"F:/wq-step-pluto_spi_stepper_firmware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573038638694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038640333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:40 2019 " "Processing ended: Wed Nov 06 19:10:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038640333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038640333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038640333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573038640333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1573038642134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573038642143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:10:41 2019 " "Processing started: Wed Nov 06 19:10:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573038642143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1573038642143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb pluto_spi_stepper -c pluto_spi_stepper --vqm=F:/wq-step-pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm " "Command: quartus_cdb pluto_spi_stepper -c pluto_spi_stepper --vqm=F:/wq-step-pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1573038642143 ""}
{ "Info" "IVQMO_GENERATE_LOGICLOCK_FILES_FOR_POSTFIT_NETLIST" "" "Generated Verilog Quartus Mapping File using post-fit netlist" {  } {  } 0 203002 "Generated Verilog Quartus Mapping File using post-fit netlist" 0 0 "Compiler Database Interface" 0 -1 1573038642270 ""}
{ "Info" "IQATM_GENERATED_VQM_FILE" "F:/wq-step-pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm " "Generated Verilog Quartus Mapping File F:/wq-step-pluto_spi_stepper_firmware/atom_netlists/pluto_spi_stepper.vqm" {  } {  } 0 39007 "Generated Verilog Quartus Mapping File %1!s!" 0 0 "Compiler Database Interface" 0 -1 1573038649094 ""}
{ "Info" "IQATM_QSF_NOT_WRITTEN" "" "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus Prime Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" {  } {  } 0 39084 "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus Prime Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" 0 0 "Compiler Database Interface" 0 -1 1573038649095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573038649100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 19:10:49 2019 " "Processing ended: Wed Nov 06 19:10:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573038649100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573038649100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573038649100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1573038649100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 417 s " "Quartus Prime Full Compilation was successful. 0 errors, 417 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1573038649697 ""}
