//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_mul_native_layer_norm_2 // -- Begin function triton_poi_fused_add_mul_native_layer_norm_2
                                        // @triton_poi_fused_add_mul_native_layer_norm_2
.visible .entry triton_poi_fused_add_mul_native_layer_norm_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_native_layer_norm_2_param_5,
	.param .u32 triton_poi_fused_add_mul_native_layer_norm_2_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<34>;
	.reg .f32 	%f<27>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:19:0

// %bb.0:
	ld.param.u64 	%rd11, [triton_poi_fused_add_mul_native_layer_norm_2_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused_add_mul_native_layer_norm_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:21:33
	shl.b32 	%r18, %r1, 8;
	ld.param.u64 	%rd13, [triton_poi_fused_add_mul_native_layer_norm_2_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused_add_mul_native_layer_norm_2_param_3];
	.loc	1 22 36                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:22:36
	mov.u32 	%r19, %tid.x;
	shl.b32 	%r20, %r19, 1;
	ld.param.u64 	%rd15, [triton_poi_fused_add_mul_native_layer_norm_2_param_4];
	and.b32  	%r21, %r20, 254;
	ld.param.u64 	%rd16, [triton_poi_fused_add_mul_native_layer_norm_2_param_5];
	.loc	1 22 23                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:22:23
	or.b32  	%r22, %r18, %r21;
	.loc	1 23 21                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:23:21
	setp.lt.s32 	%p1, %r22, 256;
	.loc	1 25 19                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:25:19
	shr.s32 	%r24, %r22, 31;
	shr.u32 	%r25, %r24, 30;
	add.s32 	%r26, %r22, %r25;
	shr.s32 	%r27, %r26, 2;
	.loc	1 26 19                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:26:19
	and.b32  	%r28, %r26, -4;
	sub.s32 	%r29, %r22, %r28;
	.loc	1 27 30                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:27:30
	mul.wide.s32 	%rd17, %r22, 4;
	add.s64 	%rd1, %rd11, %rd17;
	.loc	1 27 35                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:27:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 28 30                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:28:30
	mul.wide.s32 	%rd18, %r27, 4;
	add.s64 	%rd2, %rd12, %rd18;
	.loc	1 28 35                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 29 30                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:29:30
	add.s64 	%rd4, %rd13, %rd18;
	.loc	1 29 35                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:29:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	.loc	1 30 34                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:30:34
	add.s32 	%r30, %r29, 4;
	.loc	1 30 41                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:30:41
	shl.b32 	%r31, %r27, 3;
	.loc	1 30 39                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:30:39
	add.s32 	%r32, %r30, %r31;
	.loc	1 30 30                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:30:30
	mul.wide.s32 	%rd19, %r32, 4;
	add.s64 	%rd6, %rd14, %rd19;
	.loc	1 30 46                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:30:46
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.v2.b32 { %r8, %r9 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 31 30                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:31:30
	mul.wide.u32 	%rd20, %r30, 4;
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 31 39                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:31:39
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r10, %r11 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	mov.b32 	%f10, %r11;
	.loc	1 32 36                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:32:36
	add.s32 	%r33, %r31, %r29;
	.loc	1 32 31                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:32:31
	mul.wide.s32 	%rd21, %r33, 4;
	add.s64 	%rd8, %rd14, %rd21;
	.loc	1 32 43                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:32:43
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	mov.b32 	%f12, %r13;
	.loc	1 33 31                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:33:31
	mul.wide.s32 	%rd22, %r29, 4;
	add.s64 	%rd9, %rd15, %rd22;
	.loc	1 33 36                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:33:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r14, %r15 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	mov.b32 	%f14, %r15;
	.loc	1 34 18                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:34:18
	sub.f32 	%f15, %f1, %f3;
	sub.f32 	%f16, %f2, %f4;
	.loc	1 35 18                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:35:18
	mul.f32 	%f17, %f15, %f5;
	mul.f32 	%f18, %f16, %f6;
	.loc	1 36 18                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:36:18
	add.f32 	%f19, %f7, %f9;
	add.f32 	%f20, %f8, %f10;
	.loc	1 38 18                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:38:18
	add.f32 	%f21, %f19, 0f3F800000;
	add.f32 	%f22, %f20, 0f3F800000;
	.loc	1 40 20                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:40:20
	add.f32 	%f23, %f11, %f13;
	add.f32 	%f24, %f12, %f14;
	.loc	1 41 20                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:41:20
	fma.rn.f32 	%f25, %f17, %f21, %f23;
	fma.rn.f32 	%f26, %f18, %f22, %f24;
	.loc	1 42 25                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:42:25
	add.s64 	%rd10, %rd16, %rd17;
	.loc	1 42 37                         // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:42:37
	mov.b32 	%r16, %f25;
	mov.b32 	%r17, %f26;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r16, %r17 };
	// end inline asm
	.loc	1 42 4                          // czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py:42:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/zr/czry7v7lri4uco4wrctp55uoqi4veoti7mbvifevsguoad2fnw3y.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 114
.b8 121
.b8 55
.b8 118
.b8 55
.b8 108
.b8 114
.b8 105
.b8 52
.b8 117
.b8 99
.b8 111
.b8 52
.b8 119
.b8 114
.b8 99
.b8 116
.b8 112
.b8 53
.b8 53
.b8 117
.b8 111
.b8 113
.b8 105
.b8 52
.b8 118
.b8 101
.b8 111
.b8 116
.b8 105
.b8 55
.b8 109
.b8 98
.b8 118
.b8 105
.b8 102
.b8 101
.b8 118
.b8 115
.b8 103
.b8 117
.b8 111
.b8 97
.b8 100
.b8 50
.b8 102
.b8 110
.b8 119
.b8 51
.b8 121
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 114
.b8 0
	}
	.section	.debug_macinfo	{	}
