<!-- This SoC has PicoRV32 core, wishbone interconnect, AES192 and a small ram -->

To simulate the SoC

``````
cd minimalSoC

make sim


To synthesize it

````
make synthesis