<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7363416 - Computer system utilizing multiple computer modules with password protection - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Computer system utilizing multiple computer modules with password protection"><meta name="DC.contributor" content="William W. Y. Chu" scheme="inventor"><meta name="DC.contributor" content="Acqis Technology, Inc." scheme="assignee"><meta name="DC.date" content="2005-5-4" scheme="dateSubmitted"><meta name="DC.description" content="A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system."><meta name="DC.date" content="2008-4-22" scheme="issued"><meta name="DC.relation" content="US:3996585" scheme="references"><meta name="DC.relation" content="US:4623964" scheme="references"><meta name="DC.relation" content="US:4700362" scheme="references"><meta name="DC.relation" content="US:4769764" scheme="references"><meta name="DC.relation" content="US:4872091" scheme="references"><meta name="DC.relation" content="US:4890282" scheme="references"><meta name="DC.relation" content="US:4918572" scheme="references"><meta name="DC.relation" content="US:4939735" scheme="references"><meta name="DC.relation" content="US:5056141" scheme="references"><meta name="DC.relation" content="US:5086499" scheme="references"><meta name="DC.relation" content="US:5251097" scheme="references"><meta name="DC.relation" content="US:5278509" scheme="references"><meta name="DC.relation" content="US:5278730" scheme="references"><meta name="DC.relation" content="US:5293497" scheme="references"><meta name="DC.relation" content="US:5311397" scheme="references"><meta name="DC.relation" content="US:5317477" scheme="references"><meta name="DC.relation" content="US:5319771" scheme="references"><meta name="DC.relation" content="US:5331509" scheme="references"><meta name="DC.relation" content="US:5355391" scheme="references"><meta name="DC.relation" content="US:5428806" scheme="references"><meta name="DC.relation" content="US:5436857" scheme="references"><meta name="DC.relation" content="US:5463742" scheme="references"><meta name="DC.relation" content="US:5539616" scheme="references"><meta name="DC.relation" content="US:5550710" scheme="references"><meta name="DC.relation" content="US:5550861" scheme="references"><meta name="DC.relation" content="US:5578940" scheme="references"><meta name="DC.relation" content="US:5600800" scheme="references"><meta name="DC.relation" content="US:5603044" scheme="references"><meta name="DC.relation" content="US:5606717" scheme="references"><meta name="DC.relation" content="US:5608608" scheme="references"><meta name="DC.relation" content="US:5630057" scheme="references"><meta name="DC.relation" content="US:5638521" scheme="references"><meta name="DC.relation" content="US:5640302" scheme="references"><meta name="DC.relation" content="US:5659773" scheme="references"><meta name="DC.relation" content="US:5663661" scheme="references"><meta name="DC.relation" content="US:5673174" scheme="references"><meta name="DC.relation" content="US:5680126" scheme="references"><meta name="DC.relation" content="US:5689654" scheme="references"><meta name="DC.relation" content="US:5721837" scheme="references"><meta name="DC.relation" content="US:5721842" scheme="references"><meta name="DC.relation" content="US:5745733" scheme="references"><meta name="DC.relation" content="US:5752080" scheme="references"><meta name="DC.relation" content="US:5764924" scheme="references"><meta name="DC.relation" content="US:5774704" scheme="references"><meta name="DC.relation" content="US:5795228" scheme="references"><meta name="DC.relation" content="US:5809538" scheme="references"><meta name="DC.relation" content="US:5815681" scheme="references"><meta name="DC.relation" content="US:5819050" scheme="references"><meta name="DC.relation" content="US:5826048" scheme="references"><meta name="DC.relation" content="US:5848249" scheme="references"><meta name="DC.relation" content="US:5859669" scheme="references"><meta name="DC.relation" content="US:5907566" scheme="references"><meta name="DC.relation" content="US:5941965" scheme="references"><meta name="DC.relation" content="US:5948047" scheme="references"><meta name="DC.relation" content="US:5960213" scheme="references"><meta name="DC.relation" content="US:5968144" scheme="references"><meta name="DC.relation" content="US:5971804" scheme="references"><meta name="DC.relation" content="US:5977989" scheme="references"><meta name="DC.relation" content="US:5978919" scheme="references"><meta name="DC.relation" content="US:5982363" scheme="references"><meta name="DC.relation" content="US:5991163" scheme="references"><meta name="DC.relation" content="US:5991844" scheme="references"><meta name="DC.relation" content="US:5999952" scheme="references"><meta name="DC.relation" content="US:6002442" scheme="references"><meta name="DC.relation" content="US:6003105" scheme="references"><meta name="DC.relation" content="US:6011546" scheme="references"><meta name="DC.relation" content="US:6016252" scheme="references"><meta name="DC.relation" content="US:6028643" scheme="references"><meta name="DC.relation" content="US:6029183" scheme="references"><meta name="DC.relation" content="US:6038621" scheme="references"><meta name="DC.relation" content="US:6040792" scheme="references"><meta name="DC.relation" content="US:6052513" scheme="references"><meta name="DC.relation" content="US:6069615" scheme="references"><meta name="DC.relation" content="US:6088224" scheme="references"><meta name="DC.relation" content="US:6088752" scheme="references"><meta name="DC.relation" content="US:6157534" scheme="references"><meta name="DC.relation" content="US:6163464" scheme="references"><meta name="DC.relation" content="US:6175490" scheme="references"><meta name="DC.relation" content="US:6202169" scheme="references"><meta name="DC.relation" content="US:6208522" scheme="references"><meta name="DC.relation" content="US:6216185" scheme="references"><meta name="DC.relation" content="US:6260155" scheme="references"><meta name="DC.relation" content="US:6289376" scheme="references"><meta name="DC.relation" content="US:6304895" scheme="references"><meta name="DC.relation" content="US:6311268" scheme="references"><meta name="DC.relation" content="US:6314522" scheme="references"><meta name="DC.relation" content="US:6317329" scheme="references"><meta name="DC.relation" content="US:6321335" scheme="references"><meta name="DC.relation" content="US:6332180" scheme="references"><meta name="DC.relation" content="US:6345330" scheme="references"><meta name="DC.relation" content="US:6366951" scheme="references"><meta name="DC.relation" content="US:6378009" scheme="references"><meta name="DC.relation" content="US:6381602" scheme="references"><meta name="DC.relation" content="US:6393561" scheme="references"><meta name="DC.relation" content="US:6401124" scheme="references"><meta name="DC.relation" content="US:6425033" scheme="references"><meta name="DC.relation" content="US:6452789" scheme="references"><meta name="DC.relation" content="US:6452790" scheme="references"><meta name="DC.relation" content="US:6453344" scheme="references"><meta name="DC.relation" content="US:6496361" scheme="references"><meta name="DC.relation" content="US:6549966" scheme="references"><meta name="citation_reference" content="&quot;Features Chart&quot;, (Feb. 1, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b072a.html&gt;&gt;, downloaded from web on Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Bernal, Carlos, product brochure entitled: &quot;PowerSMP Series 4000&quot;, (Mar. 1998) &lt;&lt;http://www/winnetmag.com/Windows/Article/ArticleID/3095//3095.html, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="CETIA Brochure &quot;CETIA Powerengine CVME 603e&quot; pp. 1-6 downloaded from the internet at. http://www.cetia.com/ProductAddOns/wp-47-01.pdf on Feb. 15, 2006."><meta name="citation_reference" content="Cragle, Jonathan, &quot;Density System 1100&quot;, May 1999) &lt;&lt;http://www.winnetmag.com/Windows/Article/ArticleID/5199/5199.html&gt;&gt;, downloaded from web on Jun. 21, 2004, 4 pgs."><meta name="citation_reference" content="Crystal Advertisement for &quot;QuickConnect(R) Cable Management&quot;, ((C)2000-2004) &lt;&lt;http://www.crystalpc.com/products/quickconnect.asp&gt;&gt; downloaded from web on Jun. 17, 2004, 4 pgs."><meta name="citation_reference" content="Crystal Advertisement for &quot;Rackmount Computers&quot;, ((C)2000-2004) &lt;&lt;http://www.crystalpc.com/products/roservers.asp&gt;&gt;, downloaded from web on Jun. 17, 2004, 8 pgs."><meta name="citation_reference" content="Cubix Product Brochure entitled, &quot;Density System&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/density10.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix Product Brochure entitled, &quot;Density System, Technical Specifications&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/spec.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 1-Introduction, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-1.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 2-Installation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-2htm&gt;&gt; downloaded from web on Jun. 22, 2004, 9 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 3-Operation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-3.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 4-Maintenance and Repair, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-4.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix, &quot;Click on the front panel that matches your system&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/density.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 1 pg."><meta name="citation_reference" content="Cubix, &quot;DP 6200 &#39;D&#39; Series Plug-in Computers&quot; , &lt;&lt;http://64. 173.211.7/support/techinfo/bc/dp//6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, &quot;Installing DP or SP Series Boards&quot; ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;Multiplexing Video, Keyboard &amp; Mouse with Multiple Density Systems&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/vkm-mux.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;Powering On/Off or Resetting Plug-in Computers in an Density System&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/power.htm&gt;&gt;, downloaded from the web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200 Series &quot; Chapter 1-Introduction, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-1.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200 Series &quot; Chapter 2-Switches &amp; Jumpers, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200 Series &quot; Chapter 3-Installation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200 Series &quot; Chapter 4-Technical Reference, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-4.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200XS Series Plug-in Computers&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/sp5200xs/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200XS Series Technical Specifications&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/sp5200xs/spec.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;What Are Groups?&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/groups.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="eBay Advertisement for &quot;Total IT Group Network Engines&quot;, &lt;&lt;http://cgi.ebay.com/we/eBayISAPI.dll?ViewItem&amp;item=5706388046&amp;sspagename+STRK%3AMDBI%3AMEBI3AIT&amp;rd=1&gt;&gt;, downloaded from web on Jun. 25, 2004, 1 pg."><meta name="citation_reference" content="Feldman, Jonathan, &quot;Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network&quot;, &lt;&lt;http://www.networkcomputing.com/shared/printArticle.jhtml?article=/910/910r3side1.htm...&gt;&gt; Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Fetters, Dave, &quot;Cubix High-Density Server Leads the Way With Standout Management Software&quot;, (Feb. 8, 1999) &lt;&lt;http://www.nwc.com/shared/printArticle.jhtml?article=/1003/1003r3fult.html&amp;pub=nwc&gt;&gt;, downloaded from web on Jun. 23, 2004, 5 pgs."><meta name="citation_reference" content="Gardner, Michael and Null, Christopher, &quot;A Server Condominium&quot;, &lt;&lt;http://www.lantimes.com/testing/98jun/806a042a.html&gt;&gt;, Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Harrison, Dave, &quot;VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME&quot; http://www.dy4.com&gt;&gt;, (Feb. 9, 1998), pp. 1-34."><meta name="citation_reference" content="Internet Telephone Roundup, &quot;Industrial Computers&quot;, &lt;&lt;http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;&gt;, downloaded from web on Jun. 23, 2004, 5 pgs."><meta name="citation_reference" content="MPL Brochure &quot;1st Rugged All in One Industrial 486FDX-133 MHz PC&quot; pp. 1-2, downloaded from the internet at. http://www.mpl.ch/DOCs/ds48600.pdf on Feb. 15, 2006."><meta name="citation_reference" content="MPL Brochure &quot;IPM 486 Brochure/IPM5 User Manual&quot; pp. 1-9 downloaded from the internet at http://www.mpl.ch/DOCs/u48600xd.pdf on Feb. 15, 2006."><meta name="citation_reference" content="MPL, &quot;The First Rugged All-in-One Industrial 486FDX-133 MHz PC&quot;, IPM486/IPM5 User Manual, 1998, pp. 1-24."><meta name="citation_reference" content="Press Release: Hiawatha, Iowa, (Mar. 1, 1997) entitled &quot;Crystal Group Products Offer Industrial PCs with Built-in Flexibility&quot;, &lt;&lt;http://www.crystalpc.com/news/pressreleases/prodpr.asp&gt;&gt;, downloaded from web May 14, 2004, 2 pgs."><meta name="citation_reference" content="Press Release: Kanata, Ontario, Canada, (Apr. 1998) entitled &quot;Enhanced COTS SBC from DY 4 Systems features 166MHz Pentium(TM) Processor&quot; &lt;&lt;http://www.realtime-info.be/VPR/layout/display/pr.asp?/pr.asp?PRID=363&gt;&gt;, 2pgs."><meta name="citation_reference" content="Product Brochure entitled &quot;SVME/DM-192 Pentium(R) II Single Board Computer&quot; (Jun. 1999) pp. 1-9."><meta name="citation_reference" content="Product Brochure entitled &quot;System 8000&quot;, &lt;&lt;http://www.bomara.com/Eversys/briefDefault.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Product Brochure entitled: &quot;ERS/FT II System&quot;, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Product Manual entitled: &quot;ERS II and ERS/FT II&quot;, Chap. 3, System Components, &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 21 pgs."><meta name="citation_reference" content="Product Manual entitled: &quot;ERS II and ERS/FT II&quot;, Chap. 6, Component Installation, &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 18 pgs."><meta name="citation_reference" content="Snyder, Joel &quot;Better Management through consolidation&quot; pp. 1-6 downloaded from the internet at http://opus1.com/www/jms/nw-con-0818rev.html, unknown dated."><meta name="citation_reference" content="Snyder, Joel &quot;Better Management through consolidation&quot; pp. 1-6 downloaded from the internet at http://www.opus1.com/www/jms/nw-con-0818rev.html."><meta name="citation_reference" content="Williams, Dennis, &quot;ChatCom Inc. Chatterbox&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b066a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Consolidated Servers&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97compare/pcconsol.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Cubix Corp. ERS/FT II&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b068b.html&gt;&gt; downloaded from web on Jun. 23, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;EVERSYS Corp. System 8000&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b070b.html&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Executive Summary: Consolidate Now&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, Top &quot;Scores for Useability and Openness&quot;, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Windows Magazine, &quot;Cubix PowerSMP Series 4000&quot;, Nov. 1997, &lt;http://&lt;www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;&gt; downloaded from the web on Jun. 22, 2004, p. NT07."><meta name="citation_patent_number" content="US:7363416"><meta name="citation_patent_application_number" content="US:11/124,851"><link rel="canonical" href="http://www.google.com/patents/US7363416"/><meta property="og:url" content="http://www.google.com/patents/US7363416"/><meta name="title" content="Patent US7363416 - Computer system utilizing multiple computer modules with password protection"/><meta name="description" content="A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system."/><meta property="og:title" content="Patent US7363416 - Computer system utilizing multiple computer modules with password protection"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("tEzsU_-dL4n8yQTLoYHwCA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("tEzsU_-dL4n8yQTLoYHwCA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7363416?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7363416"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=rdNKBQABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7363416&amp;usg=AFQjCNHmrVwO9DAUsi5oqdsIoccG0JnS3Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7363416.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7363416.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20050204083"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7363416"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7363416" style="display:none"><span itemprop="description">A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer...</span><span itemprop="url">http://www.google.com/patents/US7363416?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7363416 - Computer system utilizing multiple computer modules with password protection</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7363416 - Computer system utilizing multiple computer modules with password protection" title="Patent US7363416 - Computer system utilizing multiple computer modules with password protection"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7363416 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/124,851</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 22, 2008</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 4, 2005</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">May 14, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6718415">US6718415</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7099981">US7099981</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7146446">US7146446</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7328297">US7328297</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7363415">US7363415</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7376779">US7376779</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7676624">US7676624</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7818487">US7818487</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8041873">US8041873</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8234436">US8234436</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8626977">US8626977</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8756359">US8756359</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040177200">US20040177200</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050174729">US20050174729</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050182882">US20050182882</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050195575">US20050195575</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050204083">US20050204083</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050246469">US20050246469</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080244149">US20080244149</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090157939">US20090157939</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100174844">US20100174844</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20110208893">US20110208893</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130024596">US20130024596</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130097352">US20130097352</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130198430">US20130198430</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20140195713">US20140195713</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11124851, </span><span class="patent-bibdata-value">124851, </span><span class="patent-bibdata-value">US 7363416 B2, </span><span class="patent-bibdata-value">US 7363416B2, </span><span class="patent-bibdata-value">US-B2-7363416, </span><span class="patent-bibdata-value">US7363416 B2, </span><span class="patent-bibdata-value">US7363416B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22William+W.+Y.+Chu%22">William W. Y. Chu</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Acqis+Technology,+Inc.%22">Acqis Technology, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7363416.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7363416.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7363416.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (101),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (49),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (15),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (12),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7363416&usg=AFQjCNEinmKsF5eZnpQYsED8lzYEVwBvpA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7363416&usg=AFQjCNFt5bt8asysi2lLK9Rga0LaVCp94g">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7363416B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHmi4gROKhmSPFJWo4JJ6lG8R3JXg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT66647433" lang="EN" load-source="patent-office">Computer system utilizing multiple computer modules with password protection</invention-title></span><br><span class="patent-number">US 7363416 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51294509" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(19)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7363416B2/US07363416-20080422-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7363416B2/US07363416-20080422-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(94)</span></span></div><div class="patent-text"><div mxw-id="PCLM9377099" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A computer system comprising:
<div class="claim-text">a console comprising a power supply, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">the coupling sites,</div>
<div class="claim-text">a serial communication hub controller powered by the power supply, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling site through the connector and the slot, comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a main memory coupled to the processing unit, and</div>
<div class="claim-text">wherein each of the computer modules is substantially similar in design to each other and operates fully independent of each other; and wherein each computer module communicates with the console through two sets of unidirectional serial, differential signal channels which transmit data in opposite directions.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each computer module further comprises a communication controller coupled to the serial communication controller in the console adapted to transfer data between any two of the computer modules and to an external network.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprises a hard disk drive coupled to the computer module.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the computer module further comprises an interface controller coupled to a differential signal channel for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The computer system of <claim-ref idref="CLM-00004">claim 4</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. A computer system comprising:
<div class="claim-text">a console comprising a power supply, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">the coupling sites,</div>
<div class="claim-text">an Ethernet hub controller coupled to an external network and powered by the power supply, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling site through the connector and the slot, comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating an encoded serial data stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">a network controller coupled to the Ethernet hub controller through the connector of the coupling site,</div>
<div class="claim-text">wherein each of the computer modules is substantially similar in design to each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial bit channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the Ethernet hub controller adapted to transfer data between any two of the computer modules and to the external network.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. A computer system comprising:
<div class="claim-text">a console comprising a power supply, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being a first enclosure housing</div>
<div class="claim-text">an Ethernet hub controller powered by the power supply,</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating an encoded serial data stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">an Ethernet controller coupled to the Ethernet hub controller through the connector of the coupling site;</div>
<div class="claim-text">and wherein each of the computer modules operates fully independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein the Ethernet controllers of the computer modules are used for sharing peripheral devices residing in the console.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The computer system of <claim-ref idref="CLM-00012">claim 12</claim-ref> wherein each of the unidirectional serial channels comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. A computer system comprising:
<div class="claim-text">a console comprising a power supply, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being a first enclosure housing</div>
<div class="claim-text">the coupling sites,</div>
<div class="claim-text">a serial communication hub controller powered by the power supply, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling site through the connector and the slot, comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module,</div>
<div class="claim-text">a communication controller coupled to the serial communication hub controller through the connector of the coupling site, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serial data stream of Peripheral Component Interconnect (PCI) bus transaction;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
    <div class="claim-text">19. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref> wherein the computer module further comprises a second enclosure and a hard disk drive wherein the second enclosure houses the hard disk drive.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
    <div class="claim-text">20. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00021" num="00021" class="claim">
    <div class="claim-text">21. A computer system comprising:
<div class="claim-text">a console comprising a video switch, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot; the console being an enclosure housing</div>
<div class="claim-text">the video switch,</div>
<div class="claim-text">an Ethernet hub controller coupled to an external network, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling sites through the connector and the slot, and comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module,</div>
<div class="claim-text">a graphics controller coupled to the video switch, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serialized Peripheral Component Interconnect (PCI) bus transaction data;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
    <div class="claim-text">22. The computer system of <claim-ref idref="CLM-00021">claim 21</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
    <div class="claim-text">23. The computer system of <claim-ref idref="CLM-00021">claim 21</claim-ref> wherein the serial bit stream comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
    <div class="claim-text">24. The computer system of <claim-ref idref="CLM-00021">claim 21</claim-ref> wherein the serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
    <div class="claim-text">25. The computer system of <claim-ref idref="CLM-00021">claim 21</claim-ref> wherein the serial bit stream comprises PCI bus transaction with encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00026" num="00026" class="claim">
    <div class="claim-text">26. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet hub controller, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">the Ethernet hub controller,</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">an Ethernet controller coupled to the Ethernet hub controller through the connector of the coupling site for communication between the computer modules;</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other, and wherein one of the computer modules can replace another one of the computer modules in operation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
    <div class="claim-text">27. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
    <div class="claim-text">28. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref> wherein the Ethernet controllers of the computer modules are used for sharing peripheral devices residing in the console.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
    <div class="claim-text">29. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial bit channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
    <div class="claim-text">30. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00031" num="00031" class="claim">
    <div class="claim-text">31. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site, and a second coupling site, each coupling site comprising a connector and a slot; the console being an enclosure housing</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to the coupling site through the connector and the slot, and comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">a SCSI hard disk drive;</div>
<div class="claim-text">wherein each of the computer modules is substantially similar in design to each other, and wherein one of the computer modules can provide protection against failure of another one of the computer modules.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
    <div class="claim-text">32. The computer system of <claim-ref idref="CLM-00031">claim 31</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00033" num="00033" class="claim">
    <div class="claim-text">33. The computer system of <claim-ref idref="CLM-00031">claim 31</claim-ref> wherein the SCSI hard disk drive is removable while the computer module is in operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
    <div class="claim-text">34. The computer system of <claim-ref idref="CLM-00031">claim 31</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00035" num="00035" class="claim">
    <div class="claim-text">35. The computer system of <claim-ref idref="CLM-00031">claim 31</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00036" num="00036" class="claim">
    <div class="claim-text">36. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet controller coupled to an external network, a keyboard/mouse multi-port switch, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing the Ethernet controller, each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">a mass storage device storing a security program that provides password protection for the computer module;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other; and wherein the keyboard/mouse multi-port switch switches between keyboard/mouse connection of the computer modules based on a command from a user.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00037" num="00037" class="claim">
    <div class="claim-text">37. The computer system of <claim-ref idref="CLM-00036">claim 36</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial bit channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00038" num="00038" class="claim">
    <div class="claim-text">38. The computer system of <claim-ref idref="CLM-00036">claim 36</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00039" num="00039" class="claim">
    <div class="claim-text">39. The computer system of <claim-ref idref="CLM-00036">claim 36</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00040" num="00040" class="claim">
    <div class="claim-text">40. The computer system of <claim-ref idref="CLM-00036">claim 36</claim-ref> wherein the command from the user is in the form of either a key on the keyboard or an icon on the screen that the mouse can click on.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00041" num="00041" class="claim">
    <div class="claim-text">41. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site, a second coupling site, each coupling site comprising a connector, the console being an enclosure that is capable of housing</div>
<div class="claim-text">each coupling site,</div>
<div class="claim-text">a serial communication hub controller coupled to an external network, and</div>
<div class="claim-text">a plurality of computer modules inserted into said console; each computer module coupled to one of the connectors of the console and comprising,</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a communication controller coupled to the serial communication hub controller,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">wherein each of the computer modules provide independent processing in the computer system; and wherein one of the computer modules is configured to provide protection against failure of another of the plurality of computer modules.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00042" num="00042" class="claim">
    <div class="claim-text">42. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial bit channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00043" num="00043" class="claim">
    <div class="claim-text">43. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00044" num="00044" class="claim">
    <div class="claim-text">44. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00045" num="00045" class="claim">
    <div class="claim-text">45. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref> further comprises a hard disk coupled to the computer module.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00046" num="00046" class="claim">
    <div class="claim-text">46. A computer system comprising:
<div class="claim-text">a console comprising a power supply, a first coupling site, and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">each coupling site,</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a graphics controller, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serialized bit stream of Peripheral Component Interconnect (PCI) bus transaction;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other; and wherein the differential signal channel comprises two sets of unidirectional serial channels which transmit data in opposite directions, and wherein one of the computer modules can replace another one of the computer modules in operation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00047" num="00047" class="claim">
    <div class="claim-text">47. The computer system of <claim-ref idref="CLM-00046">claim 46</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00048" num="00048" class="claim">
    <div class="claim-text">48. The computer system of <claim-ref idref="CLM-00046">claim 46</claim-ref> wherein each of the unidirectional serial channels comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00049" num="00049" class="claim">
    <div class="claim-text">49. The computer system of <claim-ref idref="CLM-00046">claim 46</claim-ref> wherein the console further houses a power supply that supplies DC power to the Ethernet controller and the computer modules.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00050" num="00050" class="claim">
    <div class="claim-text">50. The computer system of <claim-ref idref="CLM-00046">claim 46</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00051" num="00051" class="claim">
    <div class="claim-text">51. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet hub controller, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing the Ethernet hub controller and the coupling sites; and</div>
<div class="claim-text">more than two computer modules, each coupled to one of the coupling site through the connector and the slot, comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">an Ethernet controller coupled to the Ethernet hub controller through the connector of the coupling site for communication between the computer modules, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serialized Peripheral Component Interconnect (PCI) bus transaction data;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other; and wherein the differential signal channel comprises two sets of unidirectional serial channels which transmit data in opposite directions; and wherein one of the computer modules is configured to provide protection against failure of any one of the other computer modules.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00052" num="00052" class="claim">
    <div class="claim-text">52. The computer system of <claim-ref idref="CLM-00051">claim 51</claim-ref> wherein the Ethernet controllers of the computer modules are used for sharing peripheral devices residing in the console.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00053" num="00053" class="claim">
    <div class="claim-text">53. The computer system of <claim-ref idref="CLM-00051">claim 51</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00054" num="00054" class="claim">
    <div class="claim-text">54. The computer system of <claim-ref idref="CLM-00051">claim 51</claim-ref> wherein each of the unidirectional serial channels comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00055" num="00055" class="claim">
    <div class="claim-text">55. The computer system of <claim-ref idref="CLM-00051">claim 51</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00056" num="00056" class="claim">
    <div class="claim-text">56. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet hub controller, a first coupling site and a second coupling site, the console being an enclosure housing</div>
<div class="claim-text">the Ethernet hub controller,</div>
<div class="claim-text">the coupling sites, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serialized Peripheral Component Interconnect (PCI) bus transaction data to a connector, and</div>
<div class="claim-text">an Ethernet controller coupled to the Ethernet hub controller for communication between the computer modules;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00057" num="00057" class="claim">
    <div class="claim-text">57. The computer system of <claim-ref idref="CLM-00056">claim 56</claim-ref> wherein the differential signal channel comprises two sets of unidirectional serial bit channels which transmit data in opposite directions.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00058" num="00058" class="claim">
    <div class="claim-text">58. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein the Ethernet controllers of the computer modules are used for sharing peripheral devices residing in the console.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00059" num="00059" class="claim">
    <div class="claim-text">59. The computer system of <claim-ref idref="CLM-00056">claim 56</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00060" num="00060" class="claim">
    <div class="claim-text">60. The computer system of <claim-ref idref="CLM-00056">claim 56</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00061" num="00061" class="claim">
    <div class="claim-text">61. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet controller coupled to an external network, a video switch, a first coupling site and a second coupling site, the console being an enclosure housing</div>
<div class="claim-text">the Ethernet controller,</div>
<div class="claim-text">the video switch,</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a graphics controller coupled to the video switch, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial Peripheral Component Interconnect (PCI) bus transaction data to a connector;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00062" num="00062" class="claim">
    <div class="claim-text">62. The computer system of <claim-ref idref="CLM-00061">claim 61</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00063" num="00063" class="claim">
    <div class="claim-text">63. The computer system of <claim-ref idref="CLM-00061">claim 61</claim-ref> further comprises a hard disk drive coupled to the computer module.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00064" num="00064" class="claim">
    <div class="claim-text">64. The computer system of <claim-ref idref="CLM-00061">claim 61</claim-ref> wherein the console further houses a power supply that supplies DC power to the Ethernet controller and the computer modules.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00065" num="00065" class="claim">
    <div class="claim-text">65. The computer system of <claim-ref idref="CLM-00061">claim 61</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00066" num="00066" class="claim">
    <div class="claim-text">66. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site and a second coupling site, the console being an enclosure housing</div>
<div class="claim-text">a serial communication hub controller,</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device storing a security program that provide password protection for the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial Peripheral Component Interconnect (PCI) bus transaction data to a connector, and</div>
<div class="claim-text">a communication controller coupled to the serial communication hub controller through the connector of the coupling site for communication between the computer modules;</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00067" num="00067" class="claim">
    <div class="claim-text">67. The computer system of <claim-ref idref="CLM-00066">claim 66</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00068" num="00068" class="claim">
    <div class="claim-text">68. The computer system of <claim-ref idref="CLM-00066">claim 66</claim-ref> wherein the hard disk drive is removable while the computer module is in operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00069" num="00069" class="claim">
    <div class="claim-text">69. The computer system of <claim-ref idref="CLM-00066">claim 66</claim-ref> wherein the encoded serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00070" num="00070" class="claim">
    <div class="claim-text">70. The computer system of <claim-ref idref="CLM-00066">claim 66</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00071" num="00071" class="claim">
    <div class="claim-text">71. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site, and a second coupling site; the console being an enclosure housing</div>
<div class="claim-text">each coupling site,</div>
<div class="claim-text">a serial communication hub controller coupled to an external network, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a communication controller coupled to the serial communication controller to support communication with the external network, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial Peripheral Component Interconnect (PCI) bus transaction data to a connector;</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other; and wherein one of the computer modules can replace another one of the computer modules in operation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00072" num="00072" class="claim">
    <div class="claim-text">72. The computer system of <claim-ref idref="CLM-00071">claim 71</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00073" num="00073" class="claim">
    <div class="claim-text">73. The computer system of <claim-ref idref="CLM-00071">claim 71</claim-ref> further comprises a hard disk drive coupled to the computer module.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00074" num="00074" class="claim">
    <div class="claim-text">74. The computer system of <claim-ref idref="CLM-00071">claim 71</claim-ref> wherein the serial bit stream comprises 10 bit packets.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00075" num="00075" class="claim">
    <div class="claim-text">75. The computer system of <claim-ref idref="CLM-00071">claim 71</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00076" num="00076" class="claim">
    <div class="claim-text">76. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being a first enclosure housing</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">wherein each of the computer modules operates fully independent of each other; and wherein the differential signal channel comprises two sets of unidirectional serial channels which transmit 10 bit packets in opposite directions.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00077" num="00077" class="claim">
    <div class="claim-text">77. The computer system of <claim-ref idref="CLM-00076">claim 76</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00078" num="00078" class="claim">
    <div class="claim-text">78. The computer system of <claim-ref idref="CLM-00076">claim 76</claim-ref> wherein each of the unidirectional serial channels comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00079" num="00079" class="claim">
    <div class="claim-text">79. The computer system of <claim-ref idref="CLM-00076">claim 76</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00080" num="00080" class="claim">
    <div class="claim-text">80. The computer system of <claim-ref idref="CLM-00076">claim 76</claim-ref> wherein the console further houses a power supply that supplies DC power to the Ethernet controller and the computer modules.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00081" num="00081" class="claim">
    <div class="claim-text">81. A computer system comprising:
<div class="claim-text">a console comprising an Ethernet controller coupled to an external network, a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">the Ethernet controller,</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">a plurality of computer modules, each coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a SCSI hard disk drive, and</div>
<div class="claim-text">an interface controller coupled to a differential signal channel for communicating encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction;</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other; and wherein the differential signal channel couples to the console through the connector of the coupling site; and wherein the encoded serial bit stream transmits 10 bit packets.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00082" num="00082" class="claim">
    <div class="claim-text">82. The computer system of <claim-ref idref="CLM-00081">claim 81</claim-ref> wherein the interface controller couples to a flash memory with PCI configuration information.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00083" num="00083" class="claim">
    <div class="claim-text">83. The computer system of <claim-ref idref="CLM-00081">claim 81</claim-ref> wherein the SCSI hard disk drive is removable while the computer module is in operation.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00084" num="00084" class="claim">
    <div class="claim-text">84. The computer system of <claim-ref idref="CLM-00081">claim 81</claim-ref> wherein the console further houses a power supply that supplies DC power to the Ethernet controller and the computer modules.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00085" num="00085" class="claim">
    <div class="claim-text">85. The computer system of <claim-ref idref="CLM-00081">claim 81</claim-ref> wherein the serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00086" num="00086" class="claim">
    <div class="claim-text">86. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing</div>
<div class="claim-text">each coupling site,</div>
<div class="claim-text">a serial communication controller, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial, 10 bit packet data stream of Peripheral Component Interconnect (PCI) bus transaction;</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00087" num="00087" class="claim">
    <div class="claim-text">87. The computer system of <claim-ref idref="CLM-00086">claim 86</claim-ref> further comprises a hard disk drive coupled to the computer module.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00088" num="00088" class="claim">
    <div class="claim-text">88. The computer system of <claim-ref idref="CLM-00086">claim 86</claim-ref> wherein the encoded PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00089" num="00089" class="claim">
    <div class="claim-text">89. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site and a second coupling site, each coupling site comprising a connector and a slot, the console being an enclosure housing each coupling site, and</div>
<div class="claim-text">a plurality of computer modules; each computer module coupled to one of the coupling sites through the connector and the slot; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a mass storage device coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial, 10 bit packet data stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other; and wherein one of the computer modules can replace another one of the computer modules in operation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00090" num="00090" class="claim">
    <div class="claim-text">90. The computer system of <claim-ref idref="CLM-00089">claim 89</claim-ref> wherein the encoded PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00091" num="00091" class="claim">
    <div class="claim-text">91. The computer system of <claim-ref idref="CLM-00089">claim 89</claim-ref> wherein each of the unidirectional serial differential signal channels comprises one or more pairs of differential signal lines.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00092" num="00092" class="claim">
    <div class="claim-text">92. A computer system comprising:
<div class="claim-text">a console comprising a first coupling site and a second coupling site, the console being an enclosure housing</div>
<div class="claim-text">each coupling site, and</div>
<div class="claim-text">more than two computer modules; each computer module coupled to one of the coupling sites; each computer module comprising</div>
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a flash memory device configured to store a password for controlling access to the computer module,</div>
<div class="claim-text">a mass storage device coupled to the processing unit,</div>
<div class="claim-text">an interface controller coupled to a differential signal channel of two unidirectional serial bit streams which transmit data in opposite directions for communicating encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction to a connector; and</div>
<div class="claim-text">wherein each of the computer modules operates independent of each other; and wherein one of the computer modules is configured to provide protection against failure of any one of the other computer modules.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00093" num="00093" class="claim">
    <div class="claim-text">93. The computer system of <claim-ref idref="CLM-00092">claim 92</claim-ref> wherein the encoded PCI bus transaction comprises encoded PCI address and data bits.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00094" num="00094" class="claim">
    <div class="claim-text">94. The computer system of <claim-ref idref="CLM-00092">claim 92</claim-ref> wherein each of the unidirectional serial differential signal channels comprises one or more pairs of differential signal lines.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16399643" lang="EN" load-source="patent-office" class="description">
<heading>CROSS REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">The present application claims priority as a continuation of U.S. nonprovisional patent application Ser. No. 11/097,694, filed Mar. 31, 2005, which is a continuation of U.S. nonprovisional patent application Ser. No. 10/772,214, filed Feb. 3, 2004 now U.S. Pat. No. 7,099,981, which is a continuation of U.S. nonprovisional patent application Ser. No. 09/569,758, filed May 12, 2000 (Now U.S. Pat. No. 6,718,415), which claimed priority to U.S. Provisional Application No. 60/134,122 filed May 14, 1999, commonly assigned, and hereby incorporated by reference.</p>
<heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">The present invention relates to computing devices. More particularly, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like. Merely by way of example, the present invention is applied to a modular computing environment for desk top computers, but it will be recognized that the invention has a much wider range of applicability. It can be applied to a server as well as other portable or modular computing applications.</p>
  <p num="p-0004">Many desktop or personal computers, which are commonly termed PCs, have been around and used for over ten years. The PCs often come with state-of-art microprocessors such as the Intel Pentium microprocessor chips. They also include a hard or fixed disk drive such as memory in the giga-bit range. Additionally, the PCs often include a random access memory integrated circuit device such as a dynamic random access memory device, which is commonly termed DRAM. The DRAM devices now provide up to millions of memory cells (i.e., mega-bit) on a single slice of silicon. PCs also include a high resolution display such as cathode ray tubes or CRTs. In most cases, the CRTs are at least 15 inches or 17 inches or 20 inches in diameter. High resolution flat panel displays are also used with PCs.</p>
  <p num="p-0005">Many external or peripheral devices can be used with the PCs. Among others, these peripheral devices include mass storage devices such as a Zip Drive product sold by Iomega Corporation of Utah. Other storage devices include external hard drives, tape drives, and others. Additional devices include communication devices such as a modem, which can be used to link the PC to a wide area network of computers such as the Internet. Furthermore, the PC can include output devices such as a printer and other output means. Moreover, the PC can include special audio output devices such as speakers the like.</p>
  <p num="p-0006">PCs also have easy to use keyboards, mouse input devices, and the like. The keyboard is generally configured similar to a typewriter format. The keyboard also has the length and width for easily inputting information by way of keys to the computer. The mouse also has a sufficient size and shape to easily move a curser on the display from one location to another location.</p>
  <p num="p-0007">Other types of computing devices include portable computing devices such as laptop computers and the like. Although somewhat successful, laptop computers have many limitations. These computing devices have poor display technology. In fact, these devices often have a smaller flat panel display that has poor viewing characteristics. Additionally, these devices also have poor input devices such as smaller keyboards and the like. Furthermore, these devices have limited common platforms to transfer information to and from these devices and other devices such as PCs.</p>
  <p num="p-0008">Up to now, there has been little common ground between these platforms including the PCs and laptops in terms of upgrading, ease-of-use, cost, performance, and the like. Many differences between these platforms, probably somewhat intentional, has benefited computer manufacturers at the cost of consumers. A drawback to having two separate computers is that the user must often purchase both the desktop and laptop to have total computing power, where the desktop serves as a regular computer and the laptop serves as a portable computer. Purchasing both computers is often costly and runs thousands of dollars. The user also wastes a significant amount of time transferring software and data between the two types of computers. For example, the user must often couple the portable computer to a local area network (i.e., LAN), to a serial port with a modem and then manually transfer over files and data between the desktop and the portable computer. Alternatively, the user often must use floppy disks to zip up files and programs that exceed the storage capacity of conventional floppy disks, and transfer the floppy disk data manually.</p>
  <p num="p-0009">Another drawback with the current model of separate portable and desktop computer is that the user has to spend money to buy components and peripherals the are duplicated in at least one of these computers. For example, both the desktop and portable computers typically include hard disk drives, floppy drives, CD-ROMs, computer memory, host processors, graphics accelerators, and the like. Because program software and supporting programs generally must be installed upon both hard drives in order for the user to operate programs on the road and in the office, hard disk space is often wasted.</p>
  <p num="p-0010">One approach to reduce some of these drawbacks has been the use of a docking station with a portable computer. Here, the user has the portable computer for on the road use and a docking station that houses the portable computer for office use.</p>
  <p num="p-0011">Similar to separate desktop and portable computers, there is no commonality between two desktop computers. To date, most personal computers are constructed with a single motherboard that provides connection for CPU and other components in the computer. Dual CPU systems have been available through Intel's slot <b>1</b> architecture. For example, two Pentium II cartridges can be plugged into two slot <b>1</b> card slots on a motherboard to form a Dual-processor system. The two CPU's share a common host bus that connects to the rest of the system, e.g. main memory, hard disk drive, graphics subsystem, and others. Dual CPU systems have the advantage of increased CPU performance for the whole system. Adding a CPU cartridge requires no change in operating systems and application software. However, dual CPU systems may suffer limited performance improvement if memory or disk drive bandwidth becomes the limiting factor. Also, dual CPU systems have to time-share the processing unit in running multiple applications. CPU performance improvement efficiency also depends on software coding structure. Dual CPU systems provide no hardware redundancy to help fault tolerance. In running multiple applications, memory and disk drive data throughput will become the limiting factor in improving performance with multi-processor systems.</p>
  <p num="p-0012">The present invention generally relates to computer interfaces. More specifically, the present invention relates to an interface channel that interfaces two computer interface buses that operate under protocols that are different from that used by the interface channel.</p>
  <p num="p-0013">Interfaces coupling two independent computer buses are well known in the art. A block diagram of a computer system utilizing such a prior art interface is shown in <figref idrefs="DRAWINGS">FIG. 5</figref>. In <figref idrefs="DRAWINGS">FIG. 5</figref>, a primary peripheral component interconnect (PCI) bus <b>505</b> of a notebook PC <b>500</b> is coupled to a secondary PCI bus <b>555</b> in a docking system <b>550</b> (also referred to as docking station <b>550</b>) through high pin count connectors <b>501</b> and <b>502</b>, which are normally mating connectors. The high pin count connectors <b>501</b> and <b>502</b> contain a sufficiently large number of pins so as to carry PCI bus signals between the two PCI buses without any translation. The main purpose for interfacing the two independent PCI buses is to allow transactions to occur between a master on one PCI bus and a target on the other PCI bus. The interface between these two independent PCI buses additionally includes an optional PCI to PCI bridge <b>560</b>, located in the docking station <b>550</b>, to expand the add on capability in docking station <b>550</b>. The bridge <b>560</b> creates a new bus number for devices behind the bridge <b>560</b> so that they are not on the same bus number as other devices in the system thus increasing the add on capability in the docking station <b>550</b>.</p>
  <p num="p-0014">An interface such as that shown in <figref idrefs="DRAWINGS">FIG. 5</figref> provides an adequate interface between the primary and secondary PCI buses. However, the interface is limited in a number of ways. The interface transfers signals between the primary and secondary PCI buses using the protocols of a PCI bus. Consequently, the interface is subject to the limitations under which PCI buses operate. One such limitation is the fact that PCI buses are not cable friendly. The cable friendliness of the interface was not a major concern in the prior art. However, in the context of the computer system of the present invention, which is described in the present inventor's (William W.Y. Chu's) application for Personal Computer Peripheral Console With Attached Computer Module filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference, a cable friendly interface is desired for interfacing an attached computer module (ACM) and a peripheral console of the present invention. Furthermore, as a result of operating by PCI protocols, the prior art interface includes a very large number of signal channels with a corresponding large number of conductive lines (and a similarly large number of pins in the connectors of the interface) that are commensurate in number with the number of signal lines in the PCI buses which it interfaces. One disadvantage of an interface having a relatively large number of conductive lines and pins is that it costs more than one that uses a fewer number of conductive lines and pins. Additionally, an interface having a large number of conductive lines is bulkier and more cumbersome to handle. Finally, a relatively large number of signal channels in the interface renders the option of using differential voltage signals less viable because a differential voltage signal method would require duplicating a large number of signal lines. It is desirable to use a low voltage differential signal (LVDS) channel in the computer system of the present invention because an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise, including electromagnetic interferences (EMI), than a PCI channel. The term LVDS is herein used to generically refer to low voltage differential signals and is not intended to be limited to any particular type of LVDS technology.</p>
  <p num="p-0015">Thus, what is needed are computer systems that can have multiple computer modules. Each computer module has dedicated memory and disk drive, and can operate independently.</p>
  <heading>BRIEF SUMMARY OF THE INVENTION</heading> <p num="p-0016">According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.</p>
  <p num="p-0017">In a specific embodiment, the present invention provides a computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site, e.g., computer module bay. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.</p>
  <p num="p-0018">In an alternative specific embodiment, the present invention provides a multi-processing computer system. The system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, a mass storage device coupled to the processing unit, and a video output coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system. A video switch circuit is coupled to each of the computer modules through the video output. The video switch is configured to switch a video signal from any one of the computer modules to a display.</p>
  <p num="p-0019">Numerous benefits are achieved using the present invention over previously existing techniques. In one embodiment, the invention provides improved processing and maintenance features. The invention can also provide increased CPU performance for the whole system. The invention also can be implemented without changes in operating system and application software. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner.</p>
  <p num="p-0020">In another embodiment, the invention provides at least two users to share the same modular desktop system. Each user operates on a different computer module. The other peripheral devices, i.e. CDROM, printer, DSL connection, etc. can be shared. This provides lower system cost, less desktop space and more efficiency. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.</p>
  <p num="p-0021">In still further embodiments, the present invention provides methods of using multiple computer modules.</p>
  <p num="p-0022">The present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock line and a plurality of bit lines for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.</p>
  <p num="p-0023">In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.</p>
  <p num="p-0024">The present invention overcomes the aforementioned disadvantages of the prior art by interfacing two PCI or PCI-like buses using a non-PCI or non-PCI-like channel. In the present invention, PCI control signals are encoded into control bits and the control bits, rather than the control signals that they represent, are transmitted on the interface channel. At the receiving end, the control bits representing control signals are decoded back into PCI control signals prior to being transmitted to the intended PCI bus.</p>
  <p num="p-0025">The fact that control bits rather than control signals are transmitted on the interface channel allows using a smaller number of signal channels and a correspondingly small number of conductive lines in the interface channel than would otherwise be possible. This is because the control bits can be more easily multiplexed at one end of the interface channel and recovered at the other end than control signals. This relatively small number of signal channels used in the interface channel allows using LVDS channels for the interface. As mentioned above, an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise than a PCI bus channel, which is used in the prior art to interface two PCI buses. Therefore, the present invention advantageously uses an LVDS channel for the hereto unused purpose of interfacing PCI or PCI-like buses. The relatively smaller number of signal channels in the interface also allows using connectors having smaller pins counts. As mentioned above an interface having a smaller number of signal channels and, therefore, a smaller number of conductive lines is less bulky and less expensive than one having a larger number of signal channels. Similarly, connectors having a smaller number of pins are also less expensive and less bulky than connectors having a larger number of pins.</p>
  <p num="p-0026">In one embodiment, the present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, in a microprocessor based computer system where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock channel and a plurality of bit channels for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.</p>
  <p num="p-0027">In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.</p>
  <p num="p-0028">In a preferred embodiment, the interface channel has a plurality of serial bit channels numbering fewer than the number of parallel bus lines in each of the PCI buses and operates at a clock speed higher than the clock speed at which any of the bus lines operates. More specifically, the interface channel includes two sets of unidirectional serial bit channels which transmit data in opposite directions such that one set of bit channels transmits serial bits from the HIC to the PIC while the other set transmits serial bits from the PIC to the HIC. For each cycle of the PCI clock, each bit channel of the interface channel transmits a packet of serial bits.</p>
  <p num="p-0029">The HIC and PIC each include a bus controller to interface with the first and second computer interface buses, respectively, and to manage transactions that occur therewith. The HIC and PIC also include a translator coupled to the bus controller to encode control signals from the first and second computer interface buses, respectively, into control bits and to decode control bits from the interface channel into control signals. Additionally, the HIC and PIC each include a transmitter and a receiver coupled to the translator. The transmitter converts parallel bits into serial bits and transmits the serial bits to the interface channel. The receiver receives serial bits from the interface channel and converts them into parallel bits.</p>
  <p num="p-0030">According to the present invention, a technique including a method and device for securing a computer module using a password in a computer system is provided. In an exemplary embodiment, the present invention provides a security system for an attached computer module ACM). In an embodiment, the ACM inserts into a Computer Module Bay (CMB) within a peripheral console to form a functional computer.</p>
  <p num="p-0031">In a specific embodiment, the present invention provides a computer module. The computer module has an enclosure that is insertable into a console. The module also has a central processing unit (i.e., integrated circuit chip) in the enclosure. The module has a hard disk drive in the enclosure, where the hard disk drive is coupled to the central processing unit. The module further has a programmable memory device in the enclosure, where the programmable memory device can be configurable to store a password for preventing a possibility of unauthorized use of the hard disk drive and/or other module elements. The stored password can be any suitable key strokes that a user can change from time to time. In a further embodiment, the present invention provides a permanent password or user identification code stored in flash memory, which also can be in the processing unit, or other integrated circuit element. The permanent password or user identification code is designed to provide a permanent finger print on the attached computer module.</p>
  <p num="p-0032">In a specific embodiment, the present invention provides a variety of methods. In one embodiment, the present invention provides a method for operating a computer system such as a modular computer system and others. The method includes inserting an attached computer module ACM) into a bay of a modular computer system. The ACM has a microprocessor unit (e.g., microcontroller, microprocessor) coupled to a mass memory storage device (e.g., hard disk). The method also includes applying power to the computer system and the ACM to execute a security program, which is stored in the mass memory storage device. The method also includes prompting for a user password from a user on a display (e.g., flat panel, CRT). In a further embodiment, the present method includes a step of reading a permanent password or user identification code stored in flash memory, or other integrated circuit element. The permanent password or user identification code provides a permanent finger print on the attached computer module. The present invention includes a variety of these methods that can be implemented in computer codes, for example, as well as hardware.</p>
  <p num="p-0033">Numerous benefits are achieved using the present invention over previously existing techniques. The present invention provides mechanical and electrical security systems to prevent theft or unauthorized use of the computer system in a specific embodiment. Additionally, the present invention substantially prevents accidental removal of the ACM from the console. In some embodiments, the present invention prevents illegal or unauthorized use during transit. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.</p>
  <p num="p-0034">These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached Figs.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a simplified diagram of a computer system according to an embodiment of the present invention;</p>
    <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a simplified block diagram of a computer system according to an alternative embodiment of the present invention;</p>
    <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a simplified block diagram of a computer system according to a further alternative embodiment of the present invention; and</p>
    <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a simplified flow diagram of a method according to an embodiment of the present invention.</p>
    <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a block diagram of a computer system using a prior art interface between a primary and a secondary PCI bus.</p>
    <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram of one embodiment of a computer system using the interface of the present invention.</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a partial block diagram of a computer system using the interface of the present invention as a bridge between the north and south bridges of the computer system.</p>
    <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a partial block diagram of a computer system in which the north and south bridges are integrated with the host and peripheral interface controllers, respectively.</p>
    <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a block diagram of one embodiment of the host interface controller and the peripheral interface controller of the present invention.</p>
    <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a detailed block diagram of one embodiment of the host interface controller of the present invention.</p>
    <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a detailed block diagram of one embodiment of the PIC of the present invention.</p>
    <p num="p-0046"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a table showing the symbols, signals, data rate and description of signals in a first embodiment of the XPBus.</p>
    <p num="p-0047"> <figref idrefs="DRAWINGS">FIG. 13</figref> is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits transmitted in each clock cycle of the XPBus.</p>
    <p num="p-0048"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a table showing information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus.</p>
    <p num="p-0049"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a schematic diagram of the signal lines PCK, PD<b>0</b> to PD<b>3</b>, and PCN.</p>
    <p num="p-0050"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals.</p>
    <p num="p-0051"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention.</p>
    <p num="p-0052"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a simplified block diagram of a security system for a computer module according to an embodiment of the present invention.</p>
  </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0053">According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.</p>
  <p num="p-0054"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a simplified diagram of a computer system <b>100</b> according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The computer system <b>100</b> includes an attached computer module (i.e., ACM) <b>113</b>, a desktop console <b>101</b>, among other elements. The computer system also has another ACM module <b>117</b>. Each ACM module has a respective slot <b>121</b>, <b>119</b>, which mechanically houses and electrically couples each ACM to the computer console. Also shown is a display <b>111</b>, which connects to the console. Additionally, keyboard <b>109</b> and mouse <b>115</b> are also shown. A second display <b>102</b>, keyboard <b>105</b>, and mouse <b>107</b> can be coupled to the console in some optional embodiments to allow more than one user to operate the computer system. The computer system is modular and has a variety of components that are removable. Some of these components (or modules) can be used in different computers, workstations, computerized television sets, and portable or laptop units.</p>
  <p num="p-0055">In the present embodiment, each ACM <b>113</b> includes computer components, as will be described below, including a central processing unit CPU), IDE controller, hard disk drive, computer memory, and the like. The computer module bay (i.e., CMB) <b>121</b> is an opening or slot in the desktop console. The CMB houses the ACM and provides communication to and from the ACM. The CMB also provides mechanical protection and support to the ACM. The CMB has a mechanical alignment mechanism for mating a portion of the ACM to the console. The CMB further has thermal heat dissipation sinks, electrical connection mechanisms, and the like. Some details of the ACM can be found in co-pending patent application Ser. Nos. 09/149,882 and 09/149,548 filed Sep. 8, 1998, commonly assigned, and hereby incorporated by reference for all purposes.</p>
  <p num="p-0056">In a specific embodiment, the present multiple computer module system has a peripheral console that has two or more computer bays that can receive a removable computer module or ACM. Multiple computer module system can function as a personal computer with only one ACM and the peripheral console. The second and additional ACM can be added later to increase overall system performance and reliability. The ACM operates independently as self-contained computer, communicates with each other through a high-speed serial communication and share most peripheral devices within the peripheral console. Each ACM controls its independent graphics subsystem and drives separate video output signals. A practical implementation is a dual ACM system. In a dual ACM system, two monitors can be used to display the two ACMs' graphics outputs at the same time. For a single monitor, a RGB switch is used to switch between the video outputs of the two ACMs and can be controlled by a command from the user. Similarly, input devices (i.e. keyboard and mouse) are switched between the two computer systems with a command from the user. Command from the user can be in the form of either a dedicated key on the keyboard or a special icon on the screen that the mouse can click on.</p>
  <p num="p-0057">In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:
</p> <ul> <li id="ul0001-0001" num="0000"> <ul> <li id="ul0002-0001" num="0057">1) A CPU with cache memory;</li> <li id="ul0002-0002" num="0058">2) Core logic device or means;</li> <li id="ul0002-0003" num="0059">3) Main memory;</li> <li id="ul0002-0004" num="0060">4) A single primary Hard Disk Drive HDD) that has a security program;</li> <li id="ul0002-0005" num="0061">5) Flash memory with system BIOS and programmable user password;</li> <li id="ul0002-0006" num="0062">6) Operating System, application software, data files on primary HDD;</li> <li id="ul0002-0007" num="0063">7) An interface device and connectors to peripheral console;</li> <li id="ul0002-0008" num="0064">8) A software controllable mechanical lock, lock control means, and other accessories.</li> </ul> </li> </ul> <p num="p-0058">The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present system are described in more detail below. In a dual ACM system, the primary ACM can connect directly to the peripheral board in the peripheral console. The second ACM can connect either directly or indirectly to the peripheral board. For indirect connection, a receptacle board is added to allow a cable connection to the peripheral board. This is to facilitate the mechanical positioning of the second ACM inside the computer chassis. The receptacle board approach can even be used for the primary ACM if a high bandwidth peripheral bus, e.g. PCI Bus, is not connected from the primary ACM to the peripheral board.</p>
  <p num="p-0059">The shared peripheral console has a chassis and a motherboard that connects the following devices:
</p> <ul> <li id="ul0003-0001" num="0000"> <ul> <li id="ul0004-0001" num="0067">1) Input means, e.g. keyboard and mouse,</li> <li id="ul0004-0002" num="0068">2) Display means, e.g. RGB monitor,</li> <li id="ul0004-0003" num="0069">3) Add-on means, e.g. PCI add-on slots,</li> <li id="ul0004-0004" num="0070">4) Two Computer Module Bays (CMB) with connectors to two ACMs,</li> <li id="ul0004-0005" num="0071">5) A serial communication Hub controller that interfaces to serial communication controller of both ACMs,</li> <li id="ul0004-0006" num="0072">6) Shared storage subsystem, e.g. Floppy drive, CDROM drive, DVD drive, or 2nd Hard Drive,</li> <li id="ul0004-0007" num="0073">7) Communication device, e.g. modem,</li> <li id="ul0004-0008" num="0074">8) Power supply, and others.</li> </ul> </li> </ul> <p num="p-0060">The computer bay is an opening in the peripheral console that receives an ACM. CMB provides mechanical protection to ACM, mechanical alignment for connector mating, mechanical locking system to prevent theft and accidental removal, and connectors at the end of the opening for connecting to ACM. The interface bus between ACM and the peripheral console has a video bus, peripheral connections, serial communication connection, control signals and power connection. Video bus includes video output of graphics devices, i.e. analog RGB and control signals for monitor. Power connection supplies the power for ACM.</p>
  <p num="p-0061">An implementation of peripheral sharing is the use of Ethernet controllers to bridge the communication between the two ACMs. Some of the peripheral devices residing in the peripheral console are shown in the simplified diagram of <figref idrefs="DRAWINGS">FIG. 2</figref>. As shown, the diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, alternatives, and modifications. As shown, a primary ACM <b>203</b> is connected to PCI peripheral devices in the peripheral console through the PCI bus <b>225</b> that passes through the connection between primary ACM <b>203</b> and peripheral console <b>201</b>. As shown, ACM has a CPU module <b>207</b> coupled to the PCI bus through a North Bridge <b>211</b>.</p>
  <p num="p-0062">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
  <p num="p-0063">In the CPU module, peripheral controller <b>213</b> is coupled to BIOS/flash memory <b>217</b>. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module <b>215</b>. Among other elements, the ACM includes north bridge <b>215</b>, graphics subsystem <b>223</b> (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module <b>215</b> is the PCI bus. In a specific embodiment, North Bridge unit <b>211</b> often couples to a computer memory <b>209</b>, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
  <p num="p-0064">The hard drive module or mass storage unit <b>215</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>215</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>240</b> may also support other interfaces than IDE.</p>
  <p num="p-0065">Among other features, the computer system includes an ACM with security protection.</p>
  <p num="p-0066">The ACM also has a network controller, which can be an Ethernet controller <b>219</b>, which is coupled to the North Bridge through the PCI bus. The North Bridge is coupled to the CPU. The Ethernet controller can be a 10/100 Base, such as Intel's 82559 or the like. Other types of network connection devices can also be used. For example, the invention can use Gbit Ethernet 1394, and USB 2.0. The network controller couples to a hub <b>233</b> in the console, which includes shared peripheral system <b>201</b>.</p>
  <p num="p-0067">Also shown is the second ACM <b>205</b>. The second ACM has the same or similar components as the first ACM. Here, like reference numerals have been used for easy cross-referencing, but is not intended to be limiting. In some embodiments, the secondary ACM is not connected to the PCI bus in the peripheral console directly. The secondary ACM <b>219</b> accesses peripheral devices controlled by the primary ACM through the Ethernet connection to the primary ACM, e.g. CD-ROM, or PCI modem. The implementation is not restricted to Ethernet serial communication and can use other high-speed serial communication such as USB 2.0, and 1394. The Ethernet hub is coupled to an external output port <b>235</b>, which connects to an external network.</p>
  <p num="p-0068">The primary hard disk drive in each ACM can be accessed by the other ACM as sharable hard drive through the Ethernet connection. This allows the easy sharing of files between the two independent computer modules. The Ethernet Hub Controller provides the high-speed communication function between the two computer modules. Ethernet data bandwidth of 100 Mbit/sec allows fast data communication between the two computer modules. The secondary ACM access peripheral devices of the primary ACM through the network connection provided by Ethernet link. The operating system, e.g. Windows 98, provides the sharing of resources between the two ACMs. In some embodiments, critical data in one ACM can be backup into the other ACM.</p>
  <p num="p-0069">The Ethernet hub also couples to PCI bus <b>239</b>, which connects to PCI devices <b>241</b>, <b>243</b>, e.g., modem, SCSI controller. A flash memory <b>242</b> can also be coupled to the PCI bus. The flash memory can store passwords and security information, such as those implementations described in U.S. Ser. No. 09/183,493, which is commonly owned, and hereby incorporated by reference. The hub <b>233</b> also couples to an I/O control <b>237</b>, which connects to keyboard/mouse switch <b>245</b>, which couples to keyboard/mouse <b>247</b>. Optionally, the keyboard/mouse switch also couples to a second keyboard/house <b>259</b> via PS<b>2</b> or USB signal line <b>251</b>. The keyboard/mouse switch has at least a first state and a second state, which allow operation of respectively multiple keyboards or a single keyboard. The switch also couples to each I/O controller <b>221</b> in each ACM via lines <b>253</b>, <b>255</b>. The I/O control <b>237</b> also couples to an RGB switch <b>257</b>, which allows video signals to pass to the first monitor <b>259</b>. Alternatively, the RGB switch couples to a second monitor <b>261</b>. The RGB switch includes analog video switches such as MAXIM's MAX4545.</p>
  <p num="p-0070">The peripheral system <b>201</b> also has an independent power supply <b>231</b> for each ACM. Each power supply provides power to each ACM. As merely an example, the power supply is a MICRO ATX 150W made by ENLIGHT, but can be others. The power supply is connected or coupled to each ACM through a separate line, for example. The independent power supply allows for independent operation of each ACM in some embodiments.</p>
  <p num="p-0071">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
  <p num="p-0072"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a simplified block diagram <b>300</b> of a computer system according to an alternative embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognizes many other variations, modifications, and alternatives. Like reference numerals are used in this FIG. as the previous FIGS. for easy referencing, but are not intended to be limiting. As shown, each ACM includes common elements as the previous FIG. A primary ACM <b>203</b> is connected to PCI peripheral devices in the peripheral console through the PCI bus <b>225</b> that passes through the connection between primary ACM <b>203</b> and peripheral console <b>201</b>. As shown, ACM has a CPU module <b>207</b> coupled to the PCI bus through a North Bridge <b>211</b>.</p>
  <p num="p-0073">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
  <p num="p-0074">In the CPU module, peripheral controller <b>213</b> is coupled to BIOS/flash memory <b>217</b>. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module <b>215</b>. Among other elements, the ACM includes north bridge <b>215</b>, graphics subsystem <b>223</b> (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module <b>215</b> is the PCI bus. In a specific embodiment, North Bridge unit <b>211</b> often couples to a computer memory <b>209</b>, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
  <p num="p-0075">The hard drive module or mass storage unit <b>215</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>215</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>240</b> may also support other interfaces than IDE.</p>
  <p num="p-0076">Among other features, the computer system includes an ACM with security protection.</p>
  <p num="p-0077">The ACM also has a network controller, which can be coupled to a serial port <b>302</b>, which is coupled to the PCI bus in the ACM. The serial port is coupled to the peripheral console through a serial controller <b>301</b> in the serial console. The serial controller is connected to PCI bus <b>239</b>. The serial controller is also coupled to a serial hub controller <b>303</b>, which is coupled to the PCI bus and a second ACM. In a specific embodiment, a receptacle board <b>310</b> is added to connect to the second ACM. The purpose of the receptacle board is to allow a cable connection <b>307</b> to the peripheral board <b>300</b>. The cable connection is possible because the signals needed to connect to the peripheral board can be limited to video, I/O, serial communication, and power. The serial communication controller can be placed on the receptacle board and not in the ACM. As shown, the serial bus controller couples to the PCI bus. The receptacle board also couples to power, graphics subsystem, I/O controller, and other elements, which may be on a common bus. The overall operation of the present configuration is similar to the previous one except it operates in serial communication mode.</p>
  <p num="p-0078">The Dual ACM system can support different usage models:</p>
  <p num="p-0079">1. One user using both ACMs concurrently with 1 or 2 monitors, and a common keyboard/mouse.</p>
  <p num="p-0080">2. Two users using the two separate ACMs at the same time with separate monitors and keyboard/mouse. The 2 users share peripherals, e.g., printer, CDROM, and others. The two users share external networking.</p>
  <p num="p-0081">To support 1 monitor for both ACMs, a video switch in the peripheral console is used to switch between the video outputs of the two ACMs. The system can be set to support either 1 monitor or 2-monitor mode. The user presses a special key on the keyboard or a special icon on the screen to switch the screen display from one ACM to the other. This same action causes the keyboard and mouse connections to switch from one ACM to the other ACM.</p>
  <p num="p-0082">A dual ACM system can save space, wiring, and cost for a 2-person PC setup, with the added benefit that both PC systems can be accessed from one user site for increased system performance if the other user is not using the system. Files can be copied between the primary drive of both system and provides protection against a single ACM failure. Software needs to be developed to manage the concurrent use of two PC subsystems, the automatic sharing of selected files between the two systems, and fault tolerance.</p>
  <p num="p-0083">The design with more than two computer modules can be implemented with the use of multi-port, serial communication hub controller and multi-port I/O switches. In one embodiment, a peripheral console has four computer bays for four separate computer modules. The computer modules communicate through a four port Ethernet hub. The video, keyboard, and mouse switch will cycle through the connection from each computer module to the external monitor, keyboard, and mouse with a push button sequentially. This embodiment is useful for a server that performs different functions concurrently, e.g. email, application hosting, web hosting, firewall, etc.</p>
  <p num="p-0084">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
  <p num="p-0085"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a simplified diagram of a method according to an embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. The present diagram illustrates an automatic file backup procedure from one computer module to the other. As shown, a user selects (step <b>401</b>) a certain file in one of the computer module for automatic backup. Next, the method determines if another module is available, step <b>403</b>. If so, the method in the originating module requests the other computer module to create (step <b>405</b>) backup file. Alternatively, the method alerts the user of the missing or malfunctioning module, step <b>429</b>. The method then has the user try later <b>431</b>, once the missing or malfunctioning module has been replaced or repaired. Next, the method determines if there is sufficient storage available in the other computer module for the backup files. If so, the method goes to the next step. (Alternatively, the method prompts (step <b>433</b>) a message to the user indicating that the storage is full.) In the next step, the method stores the backup file in memory of the other module. After the backup file has been successfully created (step <b>409</b>), the software in the originating ACM sets a timer to check (step <b>411</b>) for file modification via branches <b>423</b>, <b>427</b> through continue, step <b>425</b> process. If a file selected for backup has been modified (step <b>415</b>), then the file is automatically back up to the other ACM again, step <b>417</b>. Alternatively, the method returns to step <b>411</b> through branch <b>421</b>.</p>
  <p num="p-0086">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
  <p num="p-0087"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram of one embodiment of a computer system <b>600</b> using the interface of the present invention. Computer system <b>600</b> includes an attached computer module (ACM) <b>605</b> and a peripheral console <b>610</b>, which are described in greater detail in the application of William W. Y. Chu for Personal Computer Peripheral Console With Attached Computer Module filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference. The ACM <b>605</b> and the peripheral console <b>610</b> are interfaced through an exchange interface system (XIS) bus <b>615</b>. The XIS bus <b>615</b> includes power bus <b>616</b>, video bus <b>617</b> and peripheral bus (XPBus) <b>618</b>, which is also herein referred to as an interface channel. The power bus <b>616</b> transmits power between ACM <b>605</b> and peripheral console <b>610</b>. In a preferred embodiment power bus <b>616</b> transmits power at voltage levels of 3.3 volts, 5 volts and 12 volts. Video bus <b>617</b> transmits video signals between the ACM <b>605</b> and the peripheral console <b>610</b>. In a preferred embodiment, the video bus <b>617</b> transmits analog Red Green Blue (RGB) video signals for color monitors, digital video signals (such as Video Electronics Standards Association (VESA) Plug and Display's Transition Minimized Differential Signaling (TMDS) signals for flat panel displays), and television (TV) and/or super video (S-video) signals. The XPBus <b>618</b> is coupled to host interface controller (HIC) <b>619</b> and to peripheral interface controller (PIC) <b>620</b>, which is also sometimes referred to as a bay interface controller.</p>
  <p num="p-0088">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 6</figref>, HIC <b>619</b> is coupled to an integrated unit <b>621</b> that includes a CPU, a cache and a north bridge. In another embodiment, such as that shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, the CPU <b>705</b> and north bridge <b>710</b> are separate rather than integrated units. In yet another embodiment, such as that shown in <figref idrefs="DRAWINGS">FIG. 8</figref>, the HIC and PIC are integrated with the north and south bridges, respectively, such that integrated HIC and north bridge unit <b>805</b> includes an HIC and a north bridge, while integrated PIC and south bridge unit <b>810</b> includes a PIC and a south bridge.</p>
  <p num="p-0089"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a more detailed block diagram of one embodiment of an HIC <b>905</b> and a PIC <b>955</b> of the present invention. HIC <b>905</b> includes a peripheral component interconnect (PCI) bus controller <b>910</b>, an XPBus controller <b>915</b>, a phase lock loop (PLL) clock <b>920</b> and an input/output (<b>10</b>) control <b>925</b>. Similarly, PIC <b>955</b> includes a PCI bus controller <b>960</b>, an XPBus controller <b>965</b>, a PLL clock <b>970</b> and an IO control <b>975</b>. PCI bus controllers <b>910</b> and <b>960</b> are coupled to the primary and secondary PCI buses <b>930</b> and <b>980</b>, respectively, and manage PCI transactions on the primary and secondary PCI buses <b>930</b> and <b>980</b>, respectively. Similarly, XPBus Controllers <b>915</b> and <b>965</b> are coupled to XPBus <b>990</b>. XPBus controller <b>915</b> drives the PCK line <b>991</b> and PD[<b>0</b>::<b>3</b>] and PCN lines <b>992</b> while XPBus controller <b>965</b> drives the PCKR lines <b>993</b>, the PDR[<b>0</b>::<b>3</b>] and PCNR lines <b>994</b> and the RESET# line <b>995</b>.</p>
  <p num="p-0090">PCI bus controller <b>910</b> receives PCI clock signals from the primary PCI bus <b>930</b> and is synchronized to the PCI clock. However, as indicated in <figref idrefs="DRAWINGS">FIG. 9</figref>, the XPBus controller <b>915</b> is asynchronous with the PCI bus controller <b>910</b>. Instead, the XPBus controller receives a clock signal from the PLL clock <b>920</b> and is synchronized therewith. PLL clock <b>920</b> generates a clock signal independent of the PCI clock. The asynchronous operation of the PCI bus and the XPBus allows the PCI Bus to change in frequency, for example as in a power down situation, without directly affecting the XPBus clocking. In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, the PLL clock <b>920</b> generates a clock signal having a frequency of 66 MHz, which is twice as large as the 33 MHz frequency of the PCI clock. (The clock signal generated by the PLL clock may have a clock speed different from, including lower than, 66 MHz. For example, in another embodiment, which is discussed in greater detail below, the PLL clock <b>920</b> generates a clock signal having a frequency of 132 MHz.)</p>
  <p num="p-0091">The XPBus <b>990</b> operates at the clock speed generated by the PLL clock <b>920</b>. Therefore, PCK, the clock signal from the XPBus controller <b>915</b> to XPBus controller <b>965</b> has the same frequency as the clock signal generated by PLL clock <b>920</b>. XPBus controller <b>965</b> receives the PCK signal after it has been buffered and operates at the clock speed of PCK. The buffered version of the clock signal PCK is used to generate the clock signal PCKR, the clock signal form the XPBus controller <b>965</b> to XPBus controller <b>915</b>. Accordingly, PCKR also has the same frequency as that generated by the PLL clock <b>920</b>. The synchronous operation of PCK and PCKR provides for improved reliability in the system. In another embodiment, PCKR may be generated independently of PCK and may have a frequency different from that of PCK. It is to be noted that even when PCKR is generated from PCK, the slew between PCK and PCKR cannot be guaranteed because of the unknown cable length used for the XPBus. For a cable that is several feet long, the cable propagation delay alone can be several nano seconds.</p>
  <p num="p-0092">As indicated in <figref idrefs="DRAWINGS">FIG. 9</figref>, PLL clock <b>970</b> is asynchronous with the XPBus controller <b>965</b>. Instead, PLL clock <b>970</b> independently generates a clock signal that is used as a PCI clock signal on the secondary PCI bus <b>980</b>. The secondary PCI bus <b>980</b> operates at the same clock speed as the primary PCI bus <b>930</b>, namely at a frequency of 33 MHz.</p>
  <p num="p-0093"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a detailed block diagram of one embodiment of the HIC of the present invention. As shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, HIC <b>1000</b> comprises bus controller <b>1010</b>, translator <b>1020</b>, transmitter <b>1030</b>, receiver <b>1040</b>, a PLL <b>1050</b>, an address/data multiplexer (A/D MUX) <b>1060</b>, a read/write controller (RD/WR Cntl) <b>1070</b>, a video serial to parallel converter <b>1080</b> and a CPU control &amp; general purpose input/output latch/driver (CPU CNTL &amp; GPIO latch/driver) <b>1090</b>.</p>
  <p num="p-0094">HIC <b>1000</b> is coupled to an optional flash memory BIOS configuration unit <b>1001</b>. Flash memory unit <b>1001</b> stores basic input output system (BIOS) and PCI configuration information and supplies the BIOS and PCI configuration information to A/D MUX <b>1060</b> and RD/WR Control <b>1070</b>, which control the programming, read, and write of flash memory unit <b>1001</b>.</p>
  <p num="p-0095">Bus controller <b>1010</b> is coupled to the host PCI bus, which is also referred to herein as the primary PCI bus, and manages PCI bus transactions on the host PCI bus. Bus controller <b>1010</b> includes a slave (target) unit <b>1011</b> and a master unit <b>1016</b>. Both slave unit <b>1011</b> and master unit <b>1016</b> each include two first in first out (FIFO) buffers, which are preferably asynchronous with respect to each other since the input and output of the two FIFOs in the master unit <b>1016</b> as well as the two FIFOs in the slave unit <b>1011</b> are clocked by different clocks, namely the PCI clock and the PCK. Additionally, slave unit <b>1011</b> includes encoder <b>1022</b> and decoder <b>1023</b>, while master unit <b>1016</b> includes encoder <b>1027</b> and decoder <b>1028</b>. The FIFOs <b>1012</b>, <b>1013</b>, <b>1017</b> and <b>1018</b> manage data transfers between the host PCI bus and the XPBus, which in the embodiment shown in <figref idrefs="DRAWINGS">FIG. 10</figref> operate at 33 MHz and 106 MHz, respectively. PCI address/data (AD) from the host PCI bus is entered into FIFOs <b>1012</b> and <b>1017</b> before they are encoded by encoders <b>1022</b> and <b>1023</b>. Encoders <b>1022</b> and <b>1023</b> format the PCI address/data bits to a form more suitable for parallel to serial conversion prior to transmittal on the XPBus. Similarly, address and data information from the receivers is decoded by decoders <b>1023</b> and <b>1028</b> to a form more suitable for transmission on the host PCI bus. Thereafter the decoded data and address information is passed through FIFOs <b>1013</b> and <b>1018</b> prior to being transferred to the host PCI bus. FIFOs <b>1012</b>, <b>1013</b>, <b>1017</b> and <b>1018</b>, allow bus controller <b>1010</b> to handle posted and delayed PCI transactions and to provide deep buffering to store PCI transactions.</p>
  <p num="p-0096">Bus controller <b>1010</b> also comprises slave read/write control (RD/WR Cntl) <b>1014</b> and master read/write control (RD/WR Cntl) <b>1015</b>. RD/WR controls <b>1014</b> and <b>1015</b> are involved in the transfer of PCI control signals between bus controller <b>1010</b> and the host PCI bus.</p>
  <p num="p-0097">Bus controller <b>1010</b> is coupled to translator <b>1020</b>. Translator <b>1020</b> comprises encoders <b>1022</b> and <b>1027</b>, decoders <b>1023</b> and <b>1028</b>, control decoder &amp; separate data path unit <b>1024</b> and control encoder &amp; merge data path unit <b>1025</b>. As discussed above encoders <b>1022</b> and <b>1027</b> are part of slave data unit <b>1011</b> and master data unit <b>1016</b>, respectively, receive PCI address and data information from FIFOs <b>1012</b> and <b>1017</b>, respectively, and encode the PCI address and data information into a form more suitable for parallel to serial conversion prior to transmittal on the XPBus. Similarly, decoders <b>1023</b> and <b>1028</b> are part of slave data unit <b>1011</b> and master data unit <b>1016</b>, respectively, and format address and data information from receiver <b>1040</b> into a form more suitable for transmission on the host PCI bus. Control encoder &amp; merge data path unit <b>1025</b> receives PCI control signals from the slave RD/WR control <b>1014</b> and master RD/WR control <b>1015</b>. Additionally, control encoder &amp; merge data path unit <b>1025</b> receives control signals from CPU CNTL &amp; GPIO latch/driver <b>1090</b>, which is coupled to the CPU and north bridge (not shown in <figref idrefs="DRAWINGS">FIG. 10</figref>). Control encoder &amp; merge data path unit <b>1025</b> encodes PCI control signals as well as CPU control signals and north bridge signals into control bits, merges these encoded control bits and transmits the merged control bits to transmitter <b>1030</b>, which then transmits the control bits on the data lines PD<b>0</b> to PD<b>3</b> and control line PCN of the XPBus. Examples of control signals include PCI control signals and CPU control signals. A specific example of a control signal is FRAME# used in PCI buses. A control bit, on the other hand is a data bit that represents a control signal. Control decoder &amp; separate data path unit <b>1024</b> receives control bits from receiver <b>1040</b> which receives control bits on data lines PDR<b>0</b> to PDR<b>3</b> and control line PCNR of the XPBus. Control decoder &amp; separate data path unit <b>1024</b> separates the control bits it receives from receiver <b>1040</b> into PCI control signals, CPU control signals and north bridge signals, and decodes the control bits into PCI control signals, CPU control signals, and north bridge signals all of which meet the relevant timing constraints.</p>
  <p num="p-0098">Transmitter <b>1030</b> receives multiplexed parallel address/data (A/D) bits and control bits from translator <b>1020</b> on the AD[<b>31</b>::<b>0</b>] out and the CNTL out lines, respectively. Transmitter <b>1030</b> also receives a clock signal from PLL <b>1050</b>. PLL <b>1050</b> takes a reference input clock and generates PCK that drives the XPBus. PCK is asynchronous with the PCI clock signal and operates at 106 MHz, twice the speed of the PCI clock of 33 MHz. The higher speed is intended to accommodate at least some possible increases in the operating speed of future PCI buses. As a result of the higher speed, the XPBus may be used to interface two PCI or PCI-like buses operating at 106 MHz rather than 33 MHz or having 104 rather than 32 multiplexed address/data lines.</p>
  <p num="p-0099">The multiplexed parallel A/D bits and some control bits input to transmitter <b>1030</b> are serialized by parallel to serial converters <b>1032</b> of transmitter <b>1030</b> into 10 bit packets. These bit packets are then output on data lines PD<b>0</b> to PD<b>3</b> of the XPBus. Other control bits are serialized by parallel to serial converter <b>1033</b> into 10 bit packets and send out on control line PCN of the XPBus.</p>
  <p num="p-0100">A 10 multiplier <b>1031</b> receives PCK, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCK into the parallel to serial converters <b>1032</b> and <b>1033</b>. The parallel to serial converters <b>1032</b> and <b>1033</b> perform bit shifting at 10 times the PCK rate to serialize the parallel bits into 10 bit packets. As the parallel to serial converters <b>1032</b> and <b>1033</b> shift bits at 10 times the PCK rate, the bit rate for the serial bits output by the parallel to serial converters is 10 times higher than PCK rate, i.e., 1060 MHz. However, the rate at which data packets are transmitted on the XPBus is the same as the PCK rate, i.e., 106 MHz. As the PCI buses operate at a clock and bit rate of 33 MHz, the XPBus has a clock rate that is twice as large and a bit rate per bit line (channel) that is 100 times as large as that of the PCI buses which it interfaces.</p>
  <p num="p-0101">Receiver <b>1040</b> receives serial bit packets on data lines PDR<b>0</b> to PDR<b>3</b> and control line PCNR. Receiver <b>1040</b> also receives PCKR on the XPBus as well as the clock signal PCK from PLL <b>1050</b>. The synchronizer (SYNC) <b>1044</b> of receiver <b>1040</b> synchronizes the clock signal PCKR to the locally generated clock signal, PCK, in order to capture the bits received from the XPBus into PCK clock timing.</p>
  <p num="p-0102">Serial to parallel converters <b>1042</b> convert the serial bit packets received on lines PDR<b>0</b> to PDR<b>3</b> into parallel address/data and control bits that are sent to decoders <b>1023</b> and <b>1028</b> and control decoder and separate data path unit <b>1024</b>, respectively. Serial to parallel converter <b>1043</b> receives control bit packets from control line PCNR, converts them to parallel control bits and sends the parallel control bits to control decoder &amp; separate data path <b>1024</b>.</p>
  <p num="p-0103">A 10 multiplier <b>1041</b> receives PCKR, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCKR into the serial to parallel converters <b>1042</b> and <b>1043</b>. Because the bits on PDR<b>0</b> to PDR<b>3</b> and PCNR are transmitted at a bit rate of 10 times the PCKR rate, the serial to parallel converters <b>1042</b> and <b>1043</b> perform bit shifting at 10 times the PCKR rate to convert the 10 bit packets into parallel bits. It is to be noted that the rate at which bit packets are transmitted on the XPBus is the same as the PCKR rate, i.e., 106 MHz. The parallel data and control bits are thereafter sent to decoders <b>1023</b> and <b>1028</b> by way of the AD[<b>3</b>::<b>0</b>] in line and to control decoder &amp; separate data path unit <b>1024</b> by way of CNTL in lines, respectively.</p>
  <p num="p-0104">Reset control unit <b>1045</b> of HIC <b>1000</b> receives the signal RESET#, which is an independent system reset signal, on the reset line RESET#. Reset control unit <b>1045</b> then transmits the reset signal to the CPU CNTL &amp; GPIO latch/driver unit <b>1090</b>.</p>
  <p num="p-0105">As may be noted from the above, the <b>32</b> line host and secondary PCI buses are interfaced by 10 XPBus lines (PD<b>0</b>, PD<b>1</b>, PD<b>2</b>, PD<b>3</b>, PCN, PDR<b>0</b>, PDR<b>1</b>, PDR<b>2</b>, PDR<b>3</b>, PCNR). Therefore, the interface channel, XPBus, of the present invention uses fewer lines than are contained in either of the buses which it interfaces, namely the PCI buses. XPBus is able to interface such PCI buses without backup delays because the XPBus operates at a clock rate and a per line (channel) bit rate that are higher than those of the PCI buses.</p>
  <p num="p-0106">In addition to receiving a reset signal, the CPU CNTL &amp; GPIO latch/driver <b>1090</b> is responsible for latching input signals from the CPU and north bridge and sending the signals to the translator. It also takes decoded signals from the control decoder &amp; separate data path unit <b>1024</b> and drives the appropriate signals for the CPU and north bridge.</p>
  <p num="p-0107">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, video serial to parallel converter <b>1080</b> is included in HIC <b>1000</b>. In another embodiment, video serial to parallel converter <b>1080</b> may be a separate unit from the HIC <b>1000</b>. Video serial to parallel converter <b>1080</b> receives serial video data on line VPD and a video clock signal VPCK from line VPCK of video bus <b>1081</b>. It then converts the serial video data into 16 bit parallel video port data and the appropriate video port control signals, which it transmits to the graphics controller (not shown in <figref idrefs="DRAWINGS">FIG. 10</figref>) on the video port data [<b>0</b>::<b>15</b>] and video port control lines, respectively.</p>
  <p num="p-0108">HIC <b>1000</b> handles the PCI bus control signals and control bits from the XPBus representing PCI control signals in the following ways:
</p> <ul> <li id="ul0005-0001" num="0000"> <ul> <li id="ul0006-0001" num="0124">1. HIC <b>1000</b> buffers clocked control signals from the host PCI bus, encodes them into control bits and sends the encoded control bits to the XPBus;</li> <li id="ul0006-0002" num="0125">2. HIC <b>1000</b> manages the signal locally; and</li> <li id="ul0006-0003" num="0126">3. HIC <b>1000</b> receives control bits from XPBus, translates the control bits into PCI control signals and sends the PCI control signals to the host PCI bus.</li> </ul> </li> </ul> <p num="p-0109"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a detailed block diagram of one embodiment of the PIC of the present invention. PIC <b>1100</b> is nearly identical to HIC <b>1000</b> in its function, except that HIC <b>1000</b> interfaces the host PCI bus to the XPBus while PIC <b>1100</b> interfaces the secondary PCI bus to the XPBus. Similarly, the components in PIC <b>1100</b> serve the same function as their corresponding components in HIC <b>1000</b>. Reference numbers for components in PIC <b>1100</b> have been selected such that a component in PIC <b>1100</b> and its corresponding component in HIC <b>1000</b> have reference numbers that differ by <b>500</b> and have the same two least significant digits. Thus for example, the bus controller in PIC <b>1100</b> is referenced as bus controller <b>1110</b> while the bus controller in HIC <b>1000</b> is referenced as bus controller <b>1010</b>. As many of the elements in PIC <b>1100</b> serve the same functions as those served by their corresponding elements in HIC <b>1000</b> and as the functions of the corresponding elements in HIC <b>1000</b> have been described in detail above, the function of elements of PIC <b>1100</b> having corresponding elements in HIC <b>1000</b> will not be further described herein. Reference may be made to the above description of <figref idrefs="DRAWINGS">FIG. 10</figref> for an understanding of the functions of the elements of PIC <b>1100</b> having corresponding elements in HIC <b>1000</b>.</p>
  <p num="p-0110">As suggested above, there are also differences between HIC <b>1000</b> and PIC <b>1100</b>. Some of the differences between HIC <b>1000</b> and PIC <b>1100</b> include the following. First, receiver <b>1140</b> in PIC <b>1100</b>, unlike receiver <b>1040</b> in HIC <b>1000</b>, does not contain a synchronization unit. As mentioned above, the synchronization unit in HIC <b>1000</b> synchronizes the PCKR clock to the PCK clock locally generated by PLL <b>1050</b>. PIC <b>1100</b> does not locally generate a PCK clock and therefore, it does not have a locally generated PCK clock with which to synchronize the PCK clock signal that it receives from HIC <b>1000</b>. Another difference between PIC <b>1100</b> and HIC <b>1000</b> is the fact that PIC <b>1100</b> contains a video parallel to serial converter <b>1189</b> whereas HIC <b>1000</b> contains a video serial to parallel converter <b>1080</b>. Video parallel to serial converter <b>1189</b> receives 16 bit parallel video capture data and video control signals on the Video Port Data [<b>0</b>::<b>15</b>] and Video Port Control lines, respectively, from the video capture circuit (not shown in <figref idrefs="DRAWINGS">FIG. 11</figref>) and converts them to a serial video data stream that is transmitted on the VPD line to the HIC. The video capture circuit may be any type of video capture circuit that outputs a 16 bit parallel video capture data and video control signals. Another difference lies in the fact that PIC <b>1100</b>, unlike HIC <b>1000</b>, contains a clock doubler <b>1182</b> to double the video clock rate of the video clock signal that it receives. The doubled video clock rate is fed into video parallel to serial converter <b>1182</b> through buffer <b>1183</b> and is sent to serial to parallel converter <b>1080</b> through buffer <b>1184</b>. Additionally, reset control unit <b>1135</b> in PIC <b>1100</b> receives a reset signal from the CPU CNTL &amp; GPIO latch/driver unit <b>1190</b> and transmits the reset signal on the RESET# line to the HIC <b>1000</b> whereas reset control unit <b>1045</b> of HIC <b>1000</b> receives the reset signal and forwards it to its CPU CNTL &amp; GPIO latch/driver unit <b>1090</b> because, in the above embodiment, the reset signal RESET# is unidirectionally sent from the PIC <b>1100</b> to the HIC <b>1000</b>.</p>
  <p num="p-0111">Like HIC <b>1000</b>, PIC <b>1100</b> handles the PCI bus control signals and control bits from the XPBus representing PCI control signals in the following ways:
</p> <ul> <li id="ul0007-0001" num="0000"> <ul> <li id="ul0008-0001" num="0130">1. PIC <b>1100</b> buffers clocked control signals from the secondary PCI bus, encodes them and sends the encoded control bits to the XPBus;</li> <li id="ul0008-0002" num="0131">2. PIC <b>1100</b> manages the signal locally; and</li> <li id="ul0008-0003" num="0132">3. PIC <b>1100</b> receives control bits from XPBus, translates them into PCI control signals and sends the PCI control signals to the secondary PCI bus.</li> </ul> </li> </ul> <p num="p-0112">PIC <b>1100</b> also supports a reference arbiter on the secondary PCI Bus to manage the PCI signals REQ# and GNT#.</p>
  <p num="p-0113"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a table showing the symbols, signals, data rate and description of signals on the XPBus, where RTN indicates a ground (GND) reference. In the above tables, P&amp;D stands for plug and display and is a trademark of the Video Electronics Standards Association (VESA) for the Plug and Display standard, DDC2:SCL and DDC2:SDA stand for the VESA display data channel (DDC) standard 2 clock and data signals, respectively, SV stands for super video, V<b>33</b> is 3.3 volts, and V<b>5</b> is 5.0 volts. TMDS stands for Transition Minimized Differential Signaling and is a trademark of Silicon Images and refers to their Panel Link technology, which is in turn a trademark for their LVDS technology. TMDS is used herein to refer to the Panel Link technology or technologies compatible therewith.</p>
  <p num="p-0114"> <figref idrefs="DRAWINGS">FIG. 13</figref> is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In <figref idrefs="DRAWINGS">FIG. 13</figref>, A<b>00</b> to A<b>31</b> represent 32 bits of PCI address A[<b>31</b>::<b>0</b>], D<b>00</b> to D<b>31</b> represent 32 bits of PCI data D[<b>31</b>::<b>0</b>], BS<b>0</b> to BS<b>3</b> represent 4 bits of bus status data indicating the status of the XPBus, CM<b>0</b># to CM<b>3</b># represent 4 bits of PCI command information, BE<b>0</b># to BE<b>3</b># represent 4 bits of PCI byte enable information, and CN<b>0</b> to CN<b>9</b> represent 10 bits of control information sent in each clock cycle. As shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, for each of lines PD<b>0</b> to PD<b>3</b>, the 10 bit data packets contain one BS bit, one CM/BE bit, and eight A/D bits. For the PCN line, the 10 bit data packet contains 10 CN bits. The first clock cycle shown in <figref idrefs="DRAWINGS">FIG. 13</figref> comprises an address cycle in which 4 BS bits, 4 CM bits, 32 A bits and 10 CN bits are sent. The second clock cycle comprises a data cycle in which 4 BS bits, 4 BE bits, 32 D bits and 10 CN bits are sent. The bits transmitted on lines PD<b>0</b> to PD<b>3</b> represent 32 PCI AD[<b>31</b>::<b>0</b>] signals, 4 PCI C/BE# [<b>3</b>::<b>0</b>] signals, and part of the function of PCI control signals, such as FRAME#, IRDY#, and TRDY#.</p>
  <p num="p-0115">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, BS<b>0</b> to BS<b>3</b> are sent at the beginning of each clock cycle. The bus status bits indicate the following bus cycle transactions: idle, address transfer, write data transfer, read data transfer, switch XPBus direction, last data transfer, wait, and other cycles.</p>
  <p num="p-0116">Bits representing signals transmitted between the CPU and South Bridge may also be sent on the lines interconnecting the HIC and PIC, such as lines PCN and PCNR. For example, CPU interface signals such as CPU interrupt (INTR), Address <b>20</b> Mask (A<b>20</b>M#), Non-Maskable Interrupt (NMI), System Management Interrupt (SMI#), and Stop Clock (STPCLK#), may be translated into bit information and transmitted on the XPBus between the HIC and the PIC.</p>
  <p num="p-0117"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a table showing the information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In this embodiment, the XPBus clock rate is twice as large as the PCI clock rate. This allows sending data and address bits every other XPBus cycle. As can be seen in <figref idrefs="DRAWINGS">FIG. 14</figref>, there are no address or data bits transmitted during the second or fourth XPBus clock cycle. The fact that the XPBus clock rate is higher than the PCI clock rate allows for compatibility of the XPBus with possible future expansions in the performance of PCI bus to higher data transfer and clock rates.</p>
  <p num="p-0118">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 14</figref>, there are 18 control bits, CN<b>0</b> to CN<b>17</b>, transmitted in every two XPBus clock cycles. The first bit transmitted on the control line in each XPBus clock cycle indicates whether control bits CN<b>0</b> to CN<b>8</b> or control bits CN<b>9</b> to CN<b>17</b> will be transmitted in that cycle. A zero sent at the beginning of a cycle on the control line indicates that CN<b>0</b> to CN<b>8</b> will be transmitted during that cycle, whereas a one sent at the beginning of a cycle on the control line indicates that CN<b>9</b> to CN<b>17</b> will be transmitted during that cycle. These bits also indicate the presence or absence of data and address bits during that cycle. A zero indicates that address or data bits will be transmitted during that cycle whereas a one indicates that no address or data bits will be transmitted during that cycle.</p>
  <p num="p-0119">In one embodiment, BS<b>0</b> and BS<b>1</b> are used to encode the PCI signals FRAME# and IRDY#, respectively. Additionally, in one embodiment, BS<b>2</b> and BS<b>3</b> are used to indicate the clock speed of the computer bus interface and the type of computer bus interface, respectively. For example, BS<b>2</b> value of zero may indicate that a 33 MHz PCI bus of 32 bits is used whereas a BS<b>2</b> value of one may indicate that a 66 MHz PCI bus of 32 bits is used. Similarly, a BS<b>3</b> value of zero may indicated that a PCI bus is used whereas a BS<b>3</b> value of one may indicated that another computer interface bus, such as an Institute of Electronics &amp; Electrical Engineers (IEEE) 1394 bus, is used.</p>
  <p num="p-0120"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a schematic diagram of lines PCK, PD<b>0</b> to PD<b>3</b>, and PCN. These lines are unidirectional LVDS lines for transmitting clock signals and bits such as those shown in <figref idrefs="DRAWINGS">FIGS. 13 and 14</figref> from the HIC to the PIC. The bits on the PD<b>0</b> to PD<b>3</b> and the PCN lines are sent synchronously within every clock cycle of the PCK. Another set of lines, namely PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR, are used to transmit clock signals and bits from the PIC to HIC. The lines used for transmitting information from the PIC to the HIC have the same structure as those shown in <figref idrefs="DRAWINGS">FIG. 15</figref>, except that they transmit data in a direction opposite to that in which the lines shown in <figref idrefs="DRAWINGS">FIG. 15</figref> transmit data. In other words they transmit information from the PIC to the HIC. The bits on the PDR<b>0</b> to PDR<b>3</b> and the PCNR lines are sent synchronously within every clock cycle of the PCKR. Some of the examples of control information that may be sent in the reverse direction, i.e., on PCNR line, include a request to switch data bus direction because of a pending operation (such as read data available), a control signal change in the target requiring communication in the reverse direction, target busy, and transmission error detected.</p>
  <p num="p-0121">The XPBus which includes lines PCK, PD<b>0</b> to PD<b>3</b>, PCN, PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR, has two sets of unidirectional lines transmitting clock signals and bits in opposite directions. The first set of unidirectional lines includes PCK, PD<b>0</b> to PD<b>3</b>, and PCN. The second set of unidirectional lines includes PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR. Each of these unidirectional set of lines is a point-to-point bus with a fixed transmitter and receiver, or in other words a fixed master and slave bus. For the first set of unidirectional lines, the HIC is a fixed transmitter/master whereas the PIC is a fixed receiver/slave. For the second set of unidirectional lines, the PIC is a fixed transmitter/master whereas the HIC is a fixed receiver/slave. The LVDS lines of XPBus, a cable friendly and remote system I/O bus, transmit fixed length data packets within a clock cycle.</p>
  <p num="p-0122">The XPBus lines, PD<b>0</b> to PD<b>3</b>, PCN, PDR<b>0</b> to PDR<b>3</b> and PCNR, and the video data and clock lines, VPD and VPCK, are not limited to being LVDS lines, as they may be other forms of bit based lines. For example, in another embodiment, the XPBus lines may be IEEE 1394 lines.</p>
  <p num="p-0123">It is to be noted that although each of the lines PCK, PD<b>0</b> to PD<b>3</b>, PCN, PCKR, PDR<b>0</b> to PDR<b>3</b>, PCNR, VPCK, and VPD is referred to as a line, in the singular rather than plural, each such line may contain more than one physical line. For example, in the embodiment shown in <figref idrefs="DRAWINGS">FIG. 23</figref>, each of lines PCK, PD<b>0</b> to PD<b>3</b> and PCN includes two physical lines between each driver and its corresponding receiver. The term line, when not directly preceded by the terms physical or conductive, is herein used interchangeably with a signal or bit channel which may consist of one or more physical lines for transmitting a signal. In the case of non-differential signal lines, generally only one physical line is used to transmit one signal. However, in the case of differential signal lines, a pair of physical lines is used to transmit one signal. For example, a bit line or bit channel in an LVDS or IEEE 1394 interface consists of a pair of physical lines which together transmit a signal.</p>
  <p num="p-0124">A bit based line (i.e., a bit line) is a line for transmitting serial bits. Bit based lines typically transmit bit packets and use a serial data packet protocol. Examples of bit lines include an LVDS line, an IEEE 1394 line, and a Universal Serial Bus (USB) line.</p>
  <p num="p-0125"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals. The pins represent those between the host PCI bus and the HIC.</p>
  <p num="p-0126">In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:
</p> <ul> <li id="ul0009-0001" num="0000"> <ul> <li id="ul0010-0001" num="0148">1) A CPU with cache memory;</li> <li id="ul0010-0002" num="0149">2) Core logic device or means;</li> <li id="ul0010-0003" num="0150">3) Main memory;</li> <li id="ul0010-0004" num="0151">4) A single primary Hard Disk Drive HDD) that has a security program;</li> <li id="ul0010-0005" num="0152">5) Flash memory with system BIOS and programmable user password;</li> <li id="ul0010-0006" num="0153">6) Operating System, application software, data files on primary HDD;</li> <li id="ul0010-0007" num="0154">7) An interface device and connectors to peripheral console;</li> <li id="ul0010-0008" num="0155">8) A software controllable mechanical lock, lock control means, and other accessories.</li> </ul> </li> </ul> <p num="p-0127">The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present security system are described in more detail below.</p>
  <p num="p-0128"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The layout diagram illustrates the top-view of the module <b>1710</b>, where the backside components (e.g., Host Interface Controller) are depicted in dashed lines. The layout diagram has a first portion, which includes a central processing unit CPU) module <b>1700</b>, and a second portion, which includes a hard drive module <b>1720</b>. A common printed circuit board <b>1737</b> houses these modules and the like. Among other features, the ACM includes the central processing unit module <b>1700</b> with a cache memory <b>1705</b>, which is coupled to a north bridge unit <b>1721</b>, and a host interface controller <b>1701</b>. The host interface controller includes a lock control <b>1703</b>. As shown, the CPU module is disposed on a first portion of the attached computer module, and couples to connectors <b>1717</b>. Here, the CPU module is spatially located near connector <b>1717</b>.</p>
  <p num="p-0129">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
  <p num="p-0130">In the CPU module, host interface controller <b>1701</b> is coupled to BIOS/flash memory <b>1705</b>. Additionally, the host interface controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The present invention has a host interface controller that has lock control <b>1703</b> to provide security features to the present ACM. Furthermore, the present invention uses a flash memory that includes codes to provide password protection or other electronic security methods.</p>
  <p num="p-0131">The second portion of the attached computer module has the hard drive module <b>1720</b>. Among other elements, the hard drive module includes north bridge <b>1721</b>, graphics accelerator <b>1723</b>, graphics memory <b>1725</b>, a power controller <b>1727</b>, an IDE controller <b>1729</b>, and other components. Adjacent to and in parallel alignment with the hard drive module is a personal computer interface PCI) bus <b>1731</b>, <b>1732</b>. A power regulator <b>1735</b> is disposed near the PCI bus.</p>
  <p num="p-0132">In a specific embodiment, north bridge unit <b>1721</b> often couples to a computer memory, to the graphics accelerator <b>1723</b>, to the IDE controller, and to the host interface controller via the PCI bus. Graphics accelerator <b>1723</b> typically couples to a graphics memory <b>1723</b>, and other elements. IDE controller <b>1729</b> generally supports and provides timing signals necessary for the WDE bus. In the present embodiment, the IDE controller is embodied as a 643U2 PCI-to IDE chip from CMD Technology, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
  <p num="p-0133">The hard drive module or mass storage unit <b>1720</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>1720</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>1720</b> may also support other interfaces than IDE. Among other features, the computer system includes an ACM with security protection. The ACM connects to the console, which has at least the following elements, which should not be limiting.
</p> <ul> <li id="ul0011-0001" num="0000"> <ul> <li id="ul0012-0001" num="0163">1) Connection to input devices, e.g. keyboard or mouse;</li> <li id="ul0012-0002" num="0164">2) Connection to display devices, e.g. Monitor;</li> <li id="ul0012-0003" num="0165">3) Add-on means, e.g. PCI add-on slots;</li> <li id="ul0012-0004" num="0166">4) Removable storage media subsystem, e.g. Floppy drive, CDROM drive;</li> <li id="ul0012-0005" num="0167">5) Communication device, e.g. LAN or modem;</li> <li id="ul0012-0006" num="0168">6) An interface device and connectors to ACM;</li> <li id="ul0012-0007" num="0169">7) A computer module bay with a notch in the frame for ACM's lock; and</li> <li id="ul0012-0008" num="0170">8) Power supply and other accessories.</li> </ul> </li> </ul> <p num="p-0134">As noted, the computer module bay is an opening in a peripheral console that receives the ACM. The computer module bay provides mechanical support and protection to ACM. The module bay also includes, among other elements, a variety of thermal components for heat dissipation, a frame that provides connector alignment, and a lock engagement, which secures the ACM to the console. The bay also has a printed circuit board to mount and mate the connector from the ACM to the console. The connector provides an interface between the ACM and other accessories.</p>
  <p num="p-0135"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a simplified block diagram <b>1800</b> of a security system for a computer module according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The block diagram <b>1800</b> has a variety of features such as those noted above, as well as others. In the present diagram, different reference numerals are used to show the operation of the present system.</p>
  <p num="p-0136">The block diagram is an attached computer module <b>1800</b>. The module <b>1800</b> has a central processing unit, which communicates to a north bridge <b>1841</b>, by way of a CPU bus <b>1827</b>. The north bridge couples to main memory <b>1823</b> via memory bus <b>1829</b>. The main memory can be any suitable high speed memory device or devices such as dynamic random access memory DRAM) integrated circuits and others. The DRAM includes at least 32 Meg. or 617 Meg. and greater of memory, but can also be less depending upon the application. Alternatively, the main memory can be coupled directly with the CPU in some embodiments. The north bridge also couples to a graphics subsystem <b>1815</b> via bus <b>1842</b>. The graphics subsystem can include a graphics accelerator, graphics memory, and other devices. Graphics subsystem transmits a video signal to an interface connector, which couples to a display, for example.</p>
  <p num="p-0137">The attached computer module also includes a primary hard disk drive that serves as a main memory unit for programs and the like. The hard disk can be any suitable drive that has at least 2 GB and greater. As merely an example, the hard disk is a Marathon <b>2250</b> (2.25 GB, 2 inch drive) product made by Seagate Corporation of Scotts Valley, but can be others. The hard disk communicates to the north bridge by way of a hard disk drive controller and bus lines <b>1802</b> and <b>1831</b>. The hard disk drive controller couples to the north bridge by way of the host PCI bus, which connects bus <b>1837</b> to the north bridge. The hard disk includes computer codes that implement a security program according to the present invention. Details of the security program are provided below.</p>
  <p num="p-0138">The attached computer module also has a flash memory device <b>1805</b> with a BIOS. The flash memory device <b>1805</b> also has codes for a user password that can be stored in the device. The flash memory device generally permits the storage of such password without a substantial use of power, even when disconnected. As merely an example, the flash memory device has at least 4 Meg. or greater of memory, or 16 Meg. or greater of memory. A host interface controller <b>1807</b> communications to the north bridge via bus <b>1835</b> and host PCI bus. The host interface controller also has a lock control <b>1809</b>, which couples to a lock. The lock is attached to the module and has a manual override to the lock on the host interface controller in some embodiments. Host interface controller <b>1807</b> communicates to the console using bus <b>1811</b>, which couples to connection <b>1813</b>.</p>
  <p num="p-0139">In a preferred embodiment, the present invention uses a password protection scheme to electronically prevent unauthorized access to the computer module. The present password protection scheme uses a combination of software, which is a portion of the security program, and a user password, which can be stored in the flash memory device <b>1805</b>. By way of the flash memory device, the password does not become erased by way of power failure or the lock. The password is substantially fixed in code, which cannot be easily erased. Should the user desire to change the password, it can readily be changed by erasing the code, which is stored in flash memory and a new code (i.e., password) is written into the flash memory. An example of a flash memory device can include a Intel Flash 28F800F3 series flash, which is available in 8 Mbit and 16 Mbit designs. Other types of flash devices can also be used, however. Details of a password protection method are further explained below by way of the FIGS.</p>
  <p num="p-0140">In a specific embodiment, the present invention also includes a real-time clock <b>1810</b> in the ACM, but is not limited. The real-time clock can be implemented using a reference oscillator 14.31818 MHz <b>1808</b> that couples to a real-time clock circuit. The real-time clock circuit can be in the host interface controller. An energy source <b>1806</b> such as a battery can be used to keep the real-time clock circuit running even when the ACM has been removed from the console. The real-time clock can be used by a security program to perform a variety of functions. As merely an example, these functions include: (1) fixed time period in which the ACM can be used, e.g., ACM cannot be used at night; (2) programmed ACM to be used after certain date, e.g., high security procedure during owner's vacation or non use period; (3) other uses similar to a programmable time lock. Further details of the present real-time clock are described in the application listed under Ser. No. 09/183,816 noted above.</p>
  <p num="p-0141">In still a further embodiment, the present invention also includes a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent finger print on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present password and user identification can be quite important for electronic commerce applications and the like. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program, which is described below in more detail.</p>
  <p num="p-0142">In one aspect of the invention, the user password is programmable. The password can be programmable by way of the security program. The password can be stored in a flash memory device within the ACM. Accordingly, the user of the ACM and the console would need to have the user password in order to access the ACM. In the present aspect, the combination of a security program and user password can provide the user a wide variety of security functions as follows:
</p> <ul> <li id="ul0013-0001" num="0000"> <ul> <li id="ul0014-0001" num="0180">1) Auto-lock capability when ACM is inserted into CMB;</li> <li id="ul0014-0002" num="0181">2) Access privilege of program and data;</li> <li id="ul0014-0003" num="0182">3) Password matching for ACM removal; and</li> <li id="ul0014-0004" num="0183">4) Automatic HDD lock out if tempering is detected.</li> </ul> </li> </ul> <p num="p-0143">In still a further embodiment, the present invention also includes a method for reading a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent finger print on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present method allows a third party confirm the user by way of the permanent password or user code. The present password and user identification can be quite important for electronic commerce applications and the like, which verify the user code or password. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program.</p>
  <p num="p-0144">While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3996585">US3996585</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 1976</td><td class="patent-data-table-td patent-date-value">Dec 7, 1976</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Video generator circuit for a dynamic digital television display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4623964">US4623964</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1982</td><td class="patent-data-table-td patent-date-value">Nov 18, 1986</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Homogeneous hierarchial computer business system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4700362">US4700362</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 1984</td><td class="patent-data-table-td patent-date-value">Oct 13, 1987</td><td class="patent-data-table-td ">Dolby Laboratories Licensing Corporation</td><td class="patent-data-table-td ">A-D encoder and D-A decoder system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4769764">US4769764</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 1986</td><td class="patent-data-table-td patent-date-value">Sep 6, 1988</td><td class="patent-data-table-td ">Isaac Levanon</td><td class="patent-data-table-td ">Modular computer system with portable travel unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4872091">US4872091</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 1987</td><td class="patent-data-table-td patent-date-value">Oct 3, 1989</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Memory cartridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4890282">US4890282</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 1988</td><td class="patent-data-table-td patent-date-value">Dec 26, 1989</td><td class="patent-data-table-td ">Network Equipment Technologies, Inc.</td><td class="patent-data-table-td ">Mixed mode compression for data transmission</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4918572">US4918572</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 1988</td><td class="patent-data-table-td patent-date-value">Apr 17, 1990</td><td class="patent-data-table-td ">Motorola Computer X, Inc.</td><td class="patent-data-table-td ">Modular electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4939735">US4939735</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 1988</td><td class="patent-data-table-td patent-date-value">Jul 3, 1990</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Information handling system having serial channel to control unit link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5056141">US5056141</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 1986</td><td class="patent-data-table-td patent-date-value">Oct 8, 1991</td><td class="patent-data-table-td ">Dyke David W</td><td class="patent-data-table-td ">Method and apparatus for the identification of personnel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5086499">US5086499</a></td><td class="patent-data-table-td patent-date-value">May 23, 1989</td><td class="patent-data-table-td patent-date-value">Feb 4, 1992</td><td class="patent-data-table-td ">Aeg Westinghouse Transportation Systems, Inc.</td><td class="patent-data-table-td ">Computer network for real time control with automatic fault identification and by-pass</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5251097">US5251097</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1990</td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td ">Supercomputer Systems Limited Partnership</td><td class="patent-data-table-td ">Packaging architecture for a highly parallel multiprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5278509">US5278509</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 1992</td><td class="patent-data-table-td patent-date-value">Jan 11, 1994</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Method for monitoring battery discharge by determining the second derivative of battery voltage over time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5278730">US5278730</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 1993</td><td class="patent-data-table-td patent-date-value">Jan 11, 1994</td><td class="patent-data-table-td ">Cordata, Inc.</td><td class="patent-data-table-td ">Modular notebook computer having a planar array of module bays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5293497">US5293497</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 1993</td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td ">Traveling Software, Inc.</td><td class="patent-data-table-td ">Cable for transmitting eight-bit parallel data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5311397">US5311397</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1992</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">Logistics Management Inc.</td><td class="patent-data-table-td ">Computer with modules readily replaceable by unskilled personnel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5317477">US5317477</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1992</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High density interconnection assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5319771">US5319771</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 1993</td><td class="patent-data-table-td patent-date-value">Jun 7, 1994</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">CPU clock generator having a low frequency output during I/O operations and a high frequency output during memory operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5331509">US5331509</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 1993</td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td ">Cordata, Inc.</td><td class="patent-data-table-td ">Modular notebook computer having a planar array of module bays and a pivotally attached flat-panel display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5355391">US5355391</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 1992</td><td class="patent-data-table-td patent-date-value">Oct 11, 1994</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">High speed bus system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5428806">US5428806</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 1993</td><td class="patent-data-table-td patent-date-value">Jun 27, 1995</td><td class="patent-data-table-td ">Pocrass; Alan L.</td><td class="patent-data-table-td ">Computer networking system including central chassis with processor and input/output modules, remote transceivers, and communication links between the transceivers and input/output modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5436857">US5436857</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 1993</td><td class="patent-data-table-td patent-date-value">Jul 25, 1995</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Personal computer module system and method of using</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5463742">US5463742</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 1993</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">Hitachi Computer Products (America), Inc.</td><td class="patent-data-table-td ">Personal processor module and docking station for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5539616">US5539616</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 1993</td><td class="patent-data-table-td patent-date-value">Jul 23, 1996</td><td class="patent-data-table-td ">Elonex Technologies, Inc.</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5550710">US5550710</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1994</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Hitachi Computer Products (America), Inc.</td><td class="patent-data-table-td ">Computer system module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5550861">US5550861</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1994</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Novalink Technologies, Inc.</td><td class="patent-data-table-td ">Modular PCMCIA modem and pager</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5578940">US5578940</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Modular bus with single or double parallel termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5600800">US5600800</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Personal computer system having a docking bay and a hand-held portable computer adapted to dock in the docking bay by a full-service parallel bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5603044">US5603044</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 1995</td><td class="patent-data-table-td patent-date-value">Feb 11, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Interconnection network for a multi-nodal data processing system which exhibits incremental scalability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5606717">US5606717</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 1992</td><td class="patent-data-table-td patent-date-value">Feb 25, 1997</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Memory circuitry having bus interface for receiving information in packets and access time registers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5608608">US5608608</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 1996</td><td class="patent-data-table-td patent-date-value">Mar 4, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Cartridge-based design for portable and fixed computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5630057">US5630057</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 1996</td><td class="patent-data-table-td patent-date-value">May 13, 1997</td><td class="patent-data-table-td ">Progressive Technology Inc.</td><td class="patent-data-table-td ">Secure architecture and apparatus using an independent computer cartridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5638521">US5638521</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 1996</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">Leunig Gmbh</td><td class="patent-data-table-td ">Apparatus using a parallel interface for data transfer between a plurality of computers, as well as for transfer of data from computers to shared peripheral devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5640302">US5640302</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 11, 1996</td><td class="patent-data-table-td patent-date-value">Jun 17, 1997</td><td class="patent-data-table-td ">Elonex Ip Holdings</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659773">US5659773</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1990</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Personal computer with input/output subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5663661">US5663661</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 1996</td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Modular bus with single or double parallel termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5673174">US5673174</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1995</td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td ">Nexar Technologies, Inc.</td><td class="patent-data-table-td ">Computer having means for external replacement of circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5680126">US5680126</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 1994</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5689654">US5689654</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 1994</td><td class="patent-data-table-td patent-date-value">Nov 18, 1997</td><td class="patent-data-table-td ">Elonex F.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Digital assistant system including a host computer with a docking bay for the digital assistant wherein a heat sink is moved into contact with a docked digital assistant for cooling the digital assistant</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5721837">US5721837</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 1996</td><td class="patent-data-table-td patent-date-value">Feb 24, 1998</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Micro-personal digital assistant including a temperature managed CPU</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5721842">US5721842</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 1995</td><td class="patent-data-table-td patent-date-value">Feb 24, 1998</td><td class="patent-data-table-td ">Apex Pc Solutions, Inc.</td><td class="patent-data-table-td ">Interconnection system for viewing and controlling remotely connected computers with on-screen video overlay for controlling of the interconnection switch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5745733">US5745733</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1995</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Computer system including a portable portion and a stationary portion providing both uni-processing and multiprocessing capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5752080">US5752080</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1994</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Cable terminal unit using bit set for selectively enabling a plurality of hardware functions with some functions having a plurality of selectively enabled hardware functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764924">US5764924</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 1995</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Method and apparatus for extending a local PCI bus to a remote I/O backplane</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774704">US5774704</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 1996</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">In a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5795228">US5795228</a></td><td class="patent-data-table-td patent-date-value">Jul 3, 1996</td><td class="patent-data-table-td patent-date-value">Aug 18, 1998</td><td class="patent-data-table-td ">Ridefilm Corporation</td><td class="patent-data-table-td ">Interactive computer-based entertainment system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5809538">US5809538</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1996</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">General Instrument Corporation</td><td class="patent-data-table-td ">DRAM arbiter for video decoder</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5815681">US5815681</a></td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">Elonex Plc Ltd.</td><td class="patent-data-table-td ">Integrated network switching hub and bus structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5819050">US5819050</a></td><td class="patent-data-table-td patent-date-value">Feb 29, 1996</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">The Foxboro Company</td><td class="patent-data-table-td ">Automatically configurable multi-purpose distributed control processor card for an industrial control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5826048">US5826048</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1997</td><td class="patent-data-table-td patent-date-value">Oct 20, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">PCI bus with reduced number of signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5848249">US5848249</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 1997</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5859669">US5859669</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td patent-date-value">Jan 12, 1999</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">System for encoding an image control signal onto a pixel clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5907566">US5907566</a></td><td class="patent-data-table-td patent-date-value">May 29, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">3Com Corporation</td><td class="patent-data-table-td ">Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5941965">US5941965</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 1996</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">Electronics Accessory Specialists International, Inc.</td><td class="patent-data-table-td ">Computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5948047">US5948047</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1996</td><td class="patent-data-table-td patent-date-value">Sep 7, 1999</td><td class="patent-data-table-td ">Xybernaut Corporation</td><td class="patent-data-table-td ">Detachable computer structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5960213">US5960213</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 1996</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">3D Labs Inc. Ltd</td><td class="patent-data-table-td ">Dynamically reconfigurable multi-function PCI adapter device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5968144">US5968144</a></td><td class="patent-data-table-td patent-date-value">Jun 27, 1996</td><td class="patent-data-table-td patent-date-value">Oct 19, 1999</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5971804">US5971804</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1997</td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Backplane having strip transmission line ethernet bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5977989">US5977989</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for synchronizing video and graphics data in a multimedia display system including a shared frame buffer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5978919">US5978919</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 15, 1997</td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Mobile computer and a method for controlling in a mobile computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5982363">US5982363</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 1997</td><td class="patent-data-table-td patent-date-value">Nov 9, 1999</td><td class="patent-data-table-td ">General Instrument Corporation</td><td class="patent-data-table-td ">Personal computer-based set-top converter for television services</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5991163">US5991163</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 1998</td><td class="patent-data-table-td patent-date-value">Nov 23, 1999</td><td class="patent-data-table-td ">Nexabit Networks, Inc.</td><td class="patent-data-table-td ">Electronic circuit board assembly and method of closely stacking boards and cooling the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5991844">US5991844</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 1998</td><td class="patent-data-table-td patent-date-value">Nov 23, 1999</td><td class="patent-data-table-td ">Adaptec, Inc.</td><td class="patent-data-table-td ">Redundant bus bridge systems and methods using selectively synchronized clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5999952">US5999952</a></td><td class="patent-data-table-td patent-date-value">Jan 20, 1998</td><td class="patent-data-table-td patent-date-value">Dec 7, 1999</td><td class="patent-data-table-td ">Xybernaut Corporation</td><td class="patent-data-table-td ">Core computer unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6002442">US6002442</a></td><td class="patent-data-table-td patent-date-value">Apr 1, 1997</td><td class="patent-data-table-td patent-date-value">Dec 14, 1999</td><td class="patent-data-table-td ">Aitech International Corp.</td><td class="patent-data-table-td ">Method and apparatus for reducing flickers in video signal conversions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6003105">US6003105</a></td><td class="patent-data-table-td patent-date-value">Nov 3, 1997</td><td class="patent-data-table-td patent-date-value">Dec 14, 1999</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Long-haul PCI-to-PCI bridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6011546">US6011546</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1997</td><td class="patent-data-table-td patent-date-value">Jan 4, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Programming structure for user interfaces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6016252">US6016252</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1997</td><td class="patent-data-table-td patent-date-value">Jan 18, 2000</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Cable management system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6028643">US6028643</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1997</td><td class="patent-data-table-td patent-date-value">Feb 22, 2000</td><td class="patent-data-table-td ">Colorgraphic Communications Corporation</td><td class="patent-data-table-td ">Multiple-screen video adapter with television tuner</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6029183">US6029183</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 1997</td><td class="patent-data-table-td patent-date-value">Feb 22, 2000</td><td class="patent-data-table-td ">Xybernaut Corporation</td><td class="patent-data-table-td ">Transferable core computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6038621">US6038621</a></td><td class="patent-data-table-td patent-date-value">Nov 4, 1996</td><td class="patent-data-table-td patent-date-value">Mar 14, 2000</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Dynamic peripheral control of I/O buffers in peripherals with modular I/O</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6040792">US6040792</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 1997</td><td class="patent-data-table-td patent-date-value">Mar 21, 2000</td><td class="patent-data-table-td ">In-System Design, Inc.</td><td class="patent-data-table-td ">Universal serial bus to parallel bus signal converter and method of conversion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6052513">US6052513</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1996</td><td class="patent-data-table-td patent-date-value">Apr 18, 2000</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Multi-threaded bus master</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6069615">US6069615</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 1997</td><td class="patent-data-table-td patent-date-value">May 30, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Single pointing device/keyboard for multiple computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6088224">US6088224</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 1997</td><td class="patent-data-table-td patent-date-value">Jul 11, 2000</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Cabinet for storing a plurality of processing unit modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6088752">US6088752</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1998</td><td class="patent-data-table-td patent-date-value">Jul 11, 2000</td><td class="patent-data-table-td ">Mobility Electronics, Inc.</td><td class="patent-data-table-td ">Method and apparatus for exchanging information between buses in a portable computer and docking station through a bridge employing a serial link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6157534">US6157534</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td patent-date-value">Dec 5, 2000</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Backplane having strip transmission line ethernet bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6163464">US6163464</a></td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td patent-date-value">Dec 19, 2000</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Apparatus for interconnecting logic boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6175490">US6175490</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 1997</td><td class="patent-data-table-td patent-date-value">Jan 16, 2001</td><td class="patent-data-table-td ">Micron Electronics, Inc.</td><td class="patent-data-table-td ">Fault tolerant computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6202169">US6202169</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1997</td><td class="patent-data-table-td patent-date-value">Mar 13, 2001</td><td class="patent-data-table-td ">Nortel Networks Corporation</td><td class="patent-data-table-td ">Transitioning between redundant computer systems on a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6208522">US6208522</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 1999</td><td class="patent-data-table-td patent-date-value">Mar 27, 2001</td><td class="patent-data-table-td ">Compaq Computer Corp.</td><td class="patent-data-table-td ">Computer chassis assembly with a single center pluggable midplane board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216185">US6216185</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Personal computer peripheral console with attached computer module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6260155">US6260155</a></td><td class="patent-data-table-td patent-date-value">May 1, 1998</td><td class="patent-data-table-td patent-date-value">Jul 10, 2001</td><td class="patent-data-table-td ">Quad Research</td><td class="patent-data-table-td ">Network information server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6289376">US6289376</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 1999</td><td class="patent-data-table-td patent-date-value">Sep 11, 2001</td><td class="patent-data-table-td ">Diva Systems Corp.</td><td class="patent-data-table-td ">Tightly-coupled disk-to-CPU storage server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6304895">US6304895</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 1999</td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td ">Apex Inc.</td><td class="patent-data-table-td ">Method and system for intelligently controlling a remotely located computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6311268">US6311268</a></td><td class="patent-data-table-td patent-date-value">Nov 6, 1998</td><td class="patent-data-table-td patent-date-value">Oct 30, 2001</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Computer module device and method for television use</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6314522">US6314522</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 1999</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Multi-voltage level CPU module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6317329">US6317329</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 1998</td><td class="patent-data-table-td patent-date-value">Nov 13, 2001</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Data storage module alignment system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6321335">US6321335</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1998</td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Password protected modular computer method and device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6332180">US6332180</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 1998</td><td class="patent-data-table-td patent-date-value">Dec 18, 2001</td><td class="patent-data-table-td ">Compaq Information Technologies Group, L.P.</td><td class="patent-data-table-td ">Method and apparatus for communication in a multi-processor computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6345330">US6345330</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td patent-date-value">Feb 5, 2002</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Communication channel and interface devices for bridging computer interface buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6366951">US6366951</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 1998</td><td class="patent-data-table-td patent-date-value">Apr 2, 2002</td><td class="patent-data-table-td ">Curt A. Schmidt</td><td class="patent-data-table-td ">Distributed processing system where a management computer automatically connects remote reduced-capability workstations with centralized computing modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6378009">US6378009</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 1999</td><td class="patent-data-table-td patent-date-value">Apr 23, 2002</td><td class="patent-data-table-td ">Avocent Corporation</td><td class="patent-data-table-td ">KVM (keyboard, video, and mouse) switch having a network interface circuit coupled to an external network and communicating in accordance with a standard network protocol</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6381602">US6381602</a></td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td patent-date-value">Apr 30, 2002</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Enforcing access control on resources at a location other than the source location</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6393561">US6393561</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 1997</td><td class="patent-data-table-td patent-date-value">May 21, 2002</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Disk drive computer with programmable nonvolatile memory capable of rewriting a control program of the disk drive</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6401124">US6401124</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 1999</td><td class="patent-data-table-td patent-date-value">Jun 4, 2002</td><td class="patent-data-table-td ">Mustek Systems Inc.</td><td class="patent-data-table-td ">Network peripheral sharing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6425033">US6425033</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1998</td><td class="patent-data-table-td patent-date-value">Jul 23, 2002</td><td class="patent-data-table-td ">National Instruments Corporation</td><td class="patent-data-table-td ">System and method for connecting peripheral buses through a serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6452789">US6452789</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2000</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Packaging architecture for 32 processor server</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6452790">US6452790</a></td><td class="patent-data-table-td patent-date-value">Jul 5, 2000</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Acquis Technology, Inc.</td><td class="patent-data-table-td ">Computer module device and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6453344">US6453344</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 1999</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Amdahl Corporation</td><td class="patent-data-table-td ">Multiprocessor servers with controlled numbered of CPUs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6496361">US6496361</a></td><td class="patent-data-table-td patent-date-value">Nov 16, 1998</td><td class="patent-data-table-td patent-date-value">Dec 17, 2002</td><td class="patent-data-table-td ">Acer Incorporated</td><td class="patent-data-table-td ">Embedded CMOS camera in a laptop computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6549966">US6549966</a></td><td class="patent-data-table-td patent-date-value">Jan 28, 2000</td><td class="patent-data-table-td patent-date-value">Apr 15, 2003</td><td class="patent-data-table-td ">Adder Technology Limited</td><td class="patent-data-table-td ">Data routing device and system</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Features+Chart"'>Features Chart</a>", (Feb. 1, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b072a.html&gt;&gt;, downloaded from web on Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bernal, Carlos, product brochure entitled: "<a href='http://scholar.google.com/scholar?q="PowerSMP+Series+4000"'>PowerSMP Series 4000</a>", (Mar. 1998) &lt;&lt;http://www/winnetmag.com/Windows/Article/ArticleID/3095//3095.html, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">CETIA Brochure "<a href='http://scholar.google.com/scholar?q="CETIA+Powerengine+CVME+603e"'>CETIA Powerengine CVME 603e</a>" pp. 1-6 downloaded from the internet at. http://www.cetia.com/ProductAddOns/wp-47-01.pdf on Feb. 15, 2006.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cragle, Jonathan, "<a href='http://scholar.google.com/scholar?q="Density+System+1100"'>Density System 1100</a>", May 1999) &lt;&lt;http://www.winnetmag.com/Windows/Article/ArticleID/5199/5199.html&gt;&gt;, downloaded from web on Jun. 21, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="QuickConnect%28R%29+Cable+Management"'>QuickConnect(R) Cable Management</a>", ((C)2000-2004) &lt;&lt;http://www.crystalpc.com/products/quickconnect.asp&gt;&gt; downloaded from web on Jun. 17, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="Rackmount+Computers"'>Rackmount Computers</a>", ((C)2000-2004) &lt;&lt;http://www.crystalpc.com/products/roservers.asp&gt;&gt;, downloaded from web on Jun. 17, 2004, 8 pgs.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/density10.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System%2C+Technical+Specifications"'>Density System, Technical Specifications</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/spec.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 1-Introduction, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-1.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 2-Installation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-2htm&gt;&gt; downloaded from web on Jun. 22, 2004, 9 pgs.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 3-Operation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-3.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 4-Maintenance and Repair, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/density/Chap-4.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Click+on+the+front+panel+that+matches+your+system"'>Click on the front panel that matches your system</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/density.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 1 pg.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="DP+6200+%27D%27+Series+Plug-in+Computers"'>DP 6200 'D' Series Plug-in Computers</a>" , &lt;&lt;http://64. 173.211.7/support/techinfo/bc/dp//6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Installing+DP+or+SP+Series+Boards"'>Installing DP or SP Series Boards</a>" ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Multiplexing+Video%2C+Keyboard+%26amp%3B+Mouse+with+Multiple+Density+Systems"'>Multiplexing Video, Keyboard &amp; Mouse with Multiple Density Systems</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/vkm-mux.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Powering+On%2FOff+or+Resetting+Plug-in+Computers+in+an+Density+System"'>Powering On/Off or Resetting Plug-in Computers in an Density System</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/power.htm&gt;&gt;, downloaded from the web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series+"'>SP 5200 Series </a>" Chapter 1-Introduction, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-1.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series+"'>SP 5200 Series </a>" Chapter 2-Switches &amp; Jumpers, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series+"'>SP 5200 Series </a>" Chapter 3-Installation, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series+"'>SP 5200 Series </a>" Chapter 4-Technical Reference, ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/sp5200/chap-4.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Plug-in+Computers"'>SP 5200XS Series Plug-in Computers</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/sp5200xs/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Technical+Specifications"'>SP 5200XS Series Technical Specifications</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/bc/sp5200xs/spec.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="What+Are+Groups%3F"'>What Are Groups?</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/density/info/groups.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">eBay Advertisement for "<a href='http://scholar.google.com/scholar?q="Total+IT+Group+Network+Engines"'>Total IT Group Network Engines</a>", &lt;&lt;http://cgi.ebay.com/we/eBayISAPI.dll?ViewItem&amp;item=5706388046&amp;sspagename+STRK%3AMDBI%3AMEBI3AIT&amp;rd=1&gt;&gt;, downloaded from web on Jun. 25, 2004, 1 pg.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feldman, Jonathan, "<a href='http://scholar.google.com/scholar?q="Rack+Steady%3A+The+Four+Rack-Mounted+Servers+That+Rocked+Our+Network"'>Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network</a>", &lt;&lt;http://www.networkcomputing.com/shared/printArticle.jhtml?article=/910/910r3side1.htm...&gt;&gt; Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fetters, Dave, "<a href='http://scholar.google.com/scholar?q="Cubix+High-Density+Server+Leads+the+Way+With+Standout+Management+Software"'>Cubix High-Density Server Leads the Way With Standout Management Software</a>", (Feb. 8, 1999) &lt;&lt;http://www.nwc.com/shared/printArticle.jhtml?article=/1003/1003r3fult.html&amp;pub=nwc&gt;&gt;, downloaded from web on Jun. 23, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gardner, Michael and Null, Christopher, "<a href='http://scholar.google.com/scholar?q="A+Server+Condominium"'>A Server Condominium</a>", &lt;&lt;http://www.lantimes.com/testing/98jun/806a042a.html&gt;&gt;, Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Harrison, Dave, "<a href='http://scholar.google.com/scholar?q="VME+in+the+Military%3A+The+M1A2+Main+Battle+Tank+Upgrade+Relies+on+COTS+VME"'>VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME</a>" http://www.dy4.com&gt;&gt;, (Feb. 9, 1998), pp. 1-34.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Internet Telephone Roundup, "<a href='http://scholar.google.com/scholar?q="Industrial+Computers"'>Industrial Computers</a>", &lt;&lt;http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;&gt;, downloaded from web on Jun. 23, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure "<a href='http://scholar.google.com/scholar?q="1st+Rugged+All+in+One+Industrial+486FDX-133+MHz+PC"'>1st Rugged All in One Industrial 486FDX-133 MHz PC</a>" pp. 1-2, downloaded from the internet at. http://www.mpl.ch/DOCs/ds48600.pdf on Feb. 15, 2006.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure "<a href='http://scholar.google.com/scholar?q="IPM+486+Brochure%2FIPM5+User+Manual"'>IPM 486 Brochure/IPM5 User Manual</a>" pp. 1-9 downloaded from the internet at http://www.mpl.ch/DOCs/u48600xd.pdf on Feb. 15, 2006.</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL, "<a href='http://scholar.google.com/scholar?q="The+First+Rugged+All-in-One+Industrial+486FDX-133+MHz+PC"'>The First Rugged All-in-One Industrial 486FDX-133 MHz PC</a>", IPM486/IPM5 User Manual, 1998, pp. 1-24.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Press Release: Hiawatha, Iowa, (Mar. 1, 1997) entitled "<a href='http://scholar.google.com/scholar?q="Crystal+Group+Products+Offer+Industrial+PCs+with+Built-in+Flexibility"'>Crystal Group Products Offer Industrial PCs with Built-in Flexibility</a>", &lt;&lt;http://www.crystalpc.com/news/pressreleases/prodpr.asp&gt;&gt;, downloaded from web May 14, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Press Release: Kanata, Ontario, Canada, (Apr. 1998) entitled "<a href='http://scholar.google.com/scholar?q="Enhanced+COTS+SBC+from+DY+4+Systems+features+166MHz+Pentium%28TM%29+Processor"'>Enhanced COTS SBC from DY 4 Systems features 166MHz Pentium(TM) Processor</a>" &lt;&lt;http://www.realtime-info.be/VPR/layout/display/pr.asp?/pr.asp?PRID=363&gt;&gt;, 2pgs.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled "<a href='http://scholar.google.com/scholar?q="SVME%2FDM-192+Pentium%28R%29+II+Single+Board+Computer"'>SVME/DM-192 Pentium(R) II Single Board Computer</a>" (Jun. 1999) pp. 1-9.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled "<a href='http://scholar.google.com/scholar?q="System+8000"'>System 8000</a>", &lt;&lt;http://www.bomara.com/Eversys/briefDefault.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled: "<a href='http://scholar.google.com/scholar?q="ERS%2FFT+II+System"'>ERS/FT II System</a>", ((C)2000) &lt;&lt;http://64. 173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Manual entitled: "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2FFT+II"'>ERS II and ERS/FT II</a>", Chap. 3, System Components, &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 21 pgs.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Manual entitled: "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2FFT+II"'>ERS II and ERS/FT II</a>", Chap. 6, Component Installation, &lt;&lt;http://64. 173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 18 pgs.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Snyder, Joel "<a href='http://scholar.google.com/scholar?q="Better+Management+through+consolidation"'>Better Management through consolidation</a>" pp. 1-6 downloaded from the internet at http://opus1.com/www/jms/nw-con-0818rev.html, unknown dated.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Snyder, Joel "<a href='http://scholar.google.com/scholar?q="Better+Management+through+consolidation"'>Better Management through consolidation</a>" pp. 1-6 downloaded from the internet at http://www.opus1.com/www/jms/nw-con-0818rev.html.</td></tr><tr><td class="patent-data-table-td ">43</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="ChatCom+Inc.+Chatterbox"'>ChatCom Inc. Chatterbox</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b066a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">44</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Consolidated+Servers"'>Consolidated Servers</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97compare/pcconsol.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">45</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Cubix+Corp.+ERS%2FFT+II"'>Cubix Corp. ERS/FT II</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b068b.html&gt;&gt; downloaded from web on Jun. 23, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">46</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="EVERSYS+Corp.+System+8000"'>EVERSYS Corp. System 8000</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b070b.html&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">47</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Executive+Summary%3A+Consolidate+Now"'>Executive Summary: Consolidate Now</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">48</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, Top "<a href='http://scholar.google.com/scholar?q="Scores+for+Useability+and+Openness"'>Scores for Useability and Openness</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">49</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Windows Magazine, "<a href='http://scholar.google.com/scholar?q="Cubix+PowerSMP+Series+4000"'>Cubix PowerSMP Series 4000</a>", Nov. 1997, &lt;http://&lt;www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;&gt; downloaded from the web on Jun. 22, 2004, p. NT07.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7836237">US7836237</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 16, 2008</td><td class="patent-data-table-td patent-date-value">Nov 16, 2010</td><td class="patent-data-table-td ">First International Computer, Inc.</td><td class="patent-data-table-td ">Changeable CPU module apparatus for a computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7844513">US7844513</a></td><td class="patent-data-table-td patent-date-value">Jul 17, 2001</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Galactic Computing Corporation Bvi/Bc</td><td class="patent-data-table-td ">Method and system for operating a commissioned e-commerce service prover</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8015331">US8015331</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2005</td><td class="patent-data-table-td patent-date-value">Sep 6, 2011</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">Multi-console workstations concurrently supporting multiple users</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8275914">US8275914</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 12, 2009</td><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">Silicon Image, Inc.</td><td class="patent-data-table-td ">Discovery of connections utilizing a control bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8386686">US8386686</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 2010</td><td class="patent-data-table-td patent-date-value">Feb 26, 2013</td><td class="patent-data-table-td ">Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd.</td><td class="patent-data-table-td ">Cloud computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8538843">US8538843</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td patent-date-value">Sep 17, 2013</td><td class="patent-data-table-td ">Galactic Computing Corporation Bvi/Bc</td><td class="patent-data-table-td ">Method and system for operating an E-commerce service provider</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8626977">US8626977</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2012</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8671153">US8671153</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2011</td><td class="patent-data-table-td patent-date-value">Mar 11, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Low cost, high performance and high data throughput server blade</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756359">US8756359</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2013</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110302348">US20110302348</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 2010</td><td class="patent-data-table-td patent-date-value">Dec 8, 2011</td><td class="patent-data-table-td ">Hon Hai Precision Industry Co., Ltd.</td><td class="patent-data-table-td ">Cloud computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE43602">USRE43602</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2011</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44468">USRE44468</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2012</td><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44654">USRE44654</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2012</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44739">USRE44739</a></td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44933">USRE44933</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2011</td><td class="patent-data-table-td patent-date-value">Jun 3, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Password protected modular computer method and device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S313000">710/313</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S301000">710/301</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc709/defs709.htm&usg=AFQjCNFBXWYqUOVuuxerz7B8cqt9daJk7Q#C709S227000">709/227</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S315000">710/315</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001120000">G06F1/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013200000">G06F13/20</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/42">G06F13/42</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/385">G06F13/385</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/12">G06F1/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/08">G06F1/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=rdNKBQABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/4068">G06F13/4068</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/12</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 16, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 4-94 IS CONFIRMED. CLAIMS 1-3 ARE CANCELLED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 14, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20101027</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 30, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS LLC, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACQIS TECHNOLOGY, INC.;REEL/FRAME:022460/0848</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090330</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS LLC,TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACQIS TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:22460/848</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 27, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS TECHNOLOGY, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHU, WILLIAM W.Y.;REEL/FRAME:022460/0065</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090326</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2Nyc0k73g8jsk-KwfDNIR2Udc1eQ\u0026id=rdNKBQABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U097j72l-ElLO1t6oWyLrOBzeISDg\u0026id=rdNKBQABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U16FXc6vbPGjx7t88Fn2fXdI5SAfA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Computer_system_utilizing_multiple_compu.pdf?id=rdNKBQABERAJ\u0026output=pdf\u0026sig=ACfU3U0ZcicmvmsXOZw6vrZ46Kd3PTaXwQ"},"sample_url":"http://www.google.com/patents/reader?id=rdNKBQABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>