

================================================================
== Vivado HLS Report for 'A_IO_L2_in_intra_tra'
================================================================
* Date:           Sun Mar 22 14:27:02 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.463 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       10| 5.000 ns | 50.000 ns |    1|   10|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str196, i32 0, i32 0, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str200, [1 x i8]* @p_str201)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)" [src/kernel_xilinx.cpp:27]   --->   Operation 6 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %en_read, label %.preheader.preheader, label %.loopexit" [src/kernel_xilinx.cpp:32]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:38]   --->   Operation 8 'br' <Predicate = (en_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i4 [ %add_ln38, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_xilinx.cpp:38]   --->   Operation 9 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c5_0 = phi i2 [ %select_ln321, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_xilinx.cpp:57]   --->   Operation 10 'phi' 'c5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %select_ln40, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_xilinx.cpp:40]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c7_0 = phi i2 [ %c7, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 12 'phi' 'c7_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln38 = icmp eq i4 %indvar_flatten11, -8" [src/kernel_xilinx.cpp:38]   --->   Operation 13 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.33ns)   --->   "%add_ln38 = add i4 %indvar_flatten11, 1" [src/kernel_xilinx.cpp:38]   --->   Operation 14 'add' 'add_ln38' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.loopexit.loopexit, label %hls_label_1" [src/kernel_xilinx.cpp:38]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.23ns)   --->   "%c5 = add i2 1, %c5_0" [src/kernel_xilinx.cpp:38]   --->   Operation 16 'add' 'c5' <Predicate = (!icmp_ln38)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln40 = icmp eq i4 %indvar_flatten, 4" [src/kernel_xilinx.cpp:40]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.27ns)   --->   "%select_ln321 = select i1 %icmp_ln40, i2 %c5, i2 %c5_0" [src/kernel_xilinx.cpp:57]   --->   Operation 18 'select' 'select_ln321' <Predicate = (!icmp_ln38)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i2 %select_ln321 to i1" [src/kernel_xilinx.cpp:57]   --->   Operation 19 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%xor_ln321 = xor i1 %icmp_ln40, true" [src/kernel_xilinx.cpp:57]   --->   Operation 20 'xor' 'xor_ln321' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln42 = icmp eq i2 %c7_0, -2" [src/kernel_xilinx.cpp:42]   --->   Operation 21 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%and_ln321 = and i1 %icmp_ln42, %xor_ln321" [src/kernel_xilinx.cpp:57]   --->   Operation 22 'and' 'and_ln321' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln321, %icmp_ln40" [src/kernel_xilinx.cpp:42]   --->   Operation 23 'or' 'or_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i2 0, i2 %c7_0" [src/kernel_xilinx.cpp:42]   --->   Operation 24 'select' 'select_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i2 %select_ln42 to i64" [src/kernel_xilinx.cpp:50]   --->   Operation 25 'zext' 'zext_ln50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [2 x i128]* %local_A_0_V, i64 0, i64 %zext_ln50" [src/kernel_xilinx.cpp:50]   --->   Operation 26 'getelementptr' 'local_A_0_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.59ns)   --->   "%buf_data_V = load i128* %local_A_0_V_addr, align 16" [src/kernel_xilinx.cpp:50]   --->   Operation 27 'load' 'buf_data_V' <Predicate = (!icmp_ln38)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 28 [1/1] (0.23ns)   --->   "%c7 = add i2 1, %select_ln42" [src/kernel_xilinx.cpp:42]   --->   Operation 28 'add' 'c7' <Predicate = (!icmp_ln38)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.33ns)   --->   "%add_ln40 = add i4 1, %indvar_flatten" [src/kernel_xilinx.cpp:40]   --->   Operation 29 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln40 = select i1 %icmp_ln40, i4 1, i4 %add_ln40" [src/kernel_xilinx.cpp:40]   --->   Operation 30 'select' 'select_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [src/kernel_xilinx.cpp:42]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:44]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.59ns)   --->   "%buf_data_V = load i128* %local_A_0_V_addr, align 16" [src/kernel_xilinx.cpp:50]   --->   Operation 34 'load' 'buf_data_V' <Predicate = (!icmp_ln38)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%buf_data_split_0_V = trunc i128 %buf_data_V to i64" [src/kernel_xilinx.cpp:53]   --->   Operation 35 'trunc' 'buf_data_split_0_V' <Predicate = (!icmp_ln38 & !trunc_ln321)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_data_split_1_V = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %buf_data_V, i32 64, i32 127)" [src/kernel_xilinx.cpp:53]   --->   Operation 36 'partselect' 'buf_data_split_1_V' <Predicate = (!icmp_ln38 & trunc_ln321)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.41ns)   --->   "%fifo_data_V = select i1 %trunc_ln321, i64 %buf_data_split_1_V, i64 %buf_data_split_0_V" [src/kernel_xilinx.cpp:57]   --->   Operation 37 'select' 'fifo_data_V' <Predicate = (!icmp_ln38)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_A_local_out_V_V, i64 %fifo_data_V)" [src/kernel_xilinx.cpp:58]   --->   Operation 38 'write' <Predicate = (!icmp_ln38)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [src/kernel_xilinx.cpp:60]   --->   Operation 39 'specregionend' 'empty_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:42]   --->   Operation 40 'br' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (en_read)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:63]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', src/kernel_xilinx.cpp:38) with incoming values : ('add_ln38', src/kernel_xilinx.cpp:38) [10]  (0.603 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/kernel_xilinx.cpp:40) with incoming values : ('select_ln40', src/kernel_xilinx.cpp:40) [12]  (0 ns)
	'icmp' operation ('icmp_ln40', src/kernel_xilinx.cpp:40) [20]  (0.656 ns)
	'or' operation ('or_ln42', src/kernel_xilinx.cpp:42) [26]  (0 ns)
	'select' operation ('select_ln42', src/kernel_xilinx.cpp:42) [27]  (0.278 ns)
	'getelementptr' operation ('local_A_0_V_addr', src/kernel_xilinx.cpp:50) [31]  (0 ns)
	'load' operation ('buf_data.V', src/kernel_xilinx.cpp:50) on array 'local_A_0_V' [32]  (0.594 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'load' operation ('buf_data.V', src/kernel_xilinx.cpp:50) on array 'local_A_0_V' [32]  (0.594 ns)
	'select' operation ('fifo_data.V', src/kernel_xilinx.cpp:57) [35]  (0.411 ns)
	fifo write on port 'fifo_A_local_out_V_V' (src/kernel_xilinx.cpp:58) [36]  (1.46 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
