.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Pin_0 */
.set Pin_0__0__DM__MASK, 0x1C0
.set Pin_0__0__DM__SHIFT, 6
.set Pin_0__0__DR, CYREG_PRT1_DR
.set Pin_0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_0__0__HSIOM_MASK, 0x00000F00
.set Pin_0__0__HSIOM_SHIFT, 8
.set Pin_0__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_0__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_0__0__MASK, 0x04
.set Pin_0__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_0__0__OUT_SEL_SHIFT, 4
.set Pin_0__0__OUT_SEL_VAL, 0
.set Pin_0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_0__0__PC, CYREG_PRT1_PC
.set Pin_0__0__PC2, CYREG_PRT1_PC2
.set Pin_0__0__PORT, 1
.set Pin_0__0__PS, CYREG_PRT1_PS
.set Pin_0__0__SHIFT, 2
.set Pin_0__DR, CYREG_PRT1_DR
.set Pin_0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_0__MASK, 0x04
.set Pin_0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_0__PC, CYREG_PRT1_PC
.set Pin_0__PC2, CYREG_PRT1_PC2
.set Pin_0__PORT, 1
.set Pin_0__PS, CYREG_PRT1_PS
.set Pin_0__sen0__DM__MASK, 0x1C0
.set Pin_0__sen0__DM__SHIFT, 6
.set Pin_0__sen0__DR, CYREG_PRT1_DR
.set Pin_0__sen0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_0__sen0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_0__sen0__MASK, 0x04
.set Pin_0__sen0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_0__sen0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_0__sen0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_0__sen0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_0__sen0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_0__sen0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_0__sen0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_0__sen0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_0__sen0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_0__sen0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_0__sen0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_0__sen0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_0__sen0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_0__sen0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_0__sen0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_0__sen0__PC, CYREG_PRT1_PC
.set Pin_0__sen0__PC2, CYREG_PRT1_PC2
.set Pin_0__sen0__PORT, 1
.set Pin_0__sen0__PS, CYREG_PRT1_PS
.set Pin_0__sen0__SHIFT, 2
.set Pin_0__SHIFT, 2

/* Pin_1 */
.set Pin_1__0__DM__MASK, 0x38
.set Pin_1__0__DM__SHIFT, 3
.set Pin_1__0__DR, CYREG_PRT1_DR
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_1__0__HSIOM_MASK, 0x000000F0
.set Pin_1__0__HSIOM_SHIFT, 4
.set Pin_1__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_1__0__MASK, 0x02
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 2
.set Pin_1__0__OUT_SEL_VAL, 0
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__0__PC, CYREG_PRT1_PC
.set Pin_1__0__PC2, CYREG_PRT1_PC2
.set Pin_1__0__PORT, 1
.set Pin_1__0__PS, CYREG_PRT1_PS
.set Pin_1__0__SHIFT, 1
.set Pin_1__DR, CYREG_PRT1_DR
.set Pin_1__INTCFG, CYREG_PRT1_INTCFG
.set Pin_1__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_1__MASK, 0x02
.set Pin_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__PC, CYREG_PRT1_PC
.set Pin_1__PC2, CYREG_PRT1_PC2
.set Pin_1__PORT, 1
.set Pin_1__PS, CYREG_PRT1_PS
.set Pin_1__sen1__DM__MASK, 0x38
.set Pin_1__sen1__DM__SHIFT, 3
.set Pin_1__sen1__DR, CYREG_PRT1_DR
.set Pin_1__sen1__INTCFG, CYREG_PRT1_INTCFG
.set Pin_1__sen1__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_1__sen1__MASK, 0x02
.set Pin_1__sen1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__sen1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__sen1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__sen1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__sen1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__sen1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__sen1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__sen1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__sen1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__sen1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__sen1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__sen1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__sen1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__sen1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__sen1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__sen1__PC, CYREG_PRT1_PC
.set Pin_1__sen1__PC2, CYREG_PRT1_PC2
.set Pin_1__sen1__PORT, 1
.set Pin_1__sen1__PS, CYREG_PRT1_PS
.set Pin_1__sen1__SHIFT, 1
.set Pin_1__SHIFT, 1

/* Pin_2 */
.set Pin_2__0__DM__MASK, 0x07
.set Pin_2__0__DM__SHIFT, 0
.set Pin_2__0__DR, CYREG_PRT1_DR
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__0__HSIOM_MASK, 0x0000000F
.set Pin_2__0__HSIOM_SHIFT, 0
.set Pin_2__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_2__0__MASK, 0x01
.set Pin_2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_2__0__OUT_SEL_SHIFT, 0
.set Pin_2__0__OUT_SEL_VAL, 0
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__0__PC, CYREG_PRT1_PC
.set Pin_2__0__PC2, CYREG_PRT1_PC2
.set Pin_2__0__PORT, 1
.set Pin_2__0__PS, CYREG_PRT1_PS
.set Pin_2__0__SHIFT, 0
.set Pin_2__DR, CYREG_PRT1_DR
.set Pin_2__INTCFG, CYREG_PRT1_INTCFG
.set Pin_2__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_2__MASK, 0x01
.set Pin_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__PC, CYREG_PRT1_PC
.set Pin_2__PC2, CYREG_PRT1_PC2
.set Pin_2__PORT, 1
.set Pin_2__PS, CYREG_PRT1_PS
.set Pin_2__sen2__DM__MASK, 0x07
.set Pin_2__sen2__DM__SHIFT, 0
.set Pin_2__sen2__DR, CYREG_PRT1_DR
.set Pin_2__sen2__INTCFG, CYREG_PRT1_INTCFG
.set Pin_2__sen2__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_2__sen2__MASK, 0x01
.set Pin_2__sen2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__sen2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__sen2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__sen2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__sen2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__sen2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__sen2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__sen2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__sen2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__sen2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__sen2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__sen2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__sen2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__sen2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__sen2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__sen2__PC, CYREG_PRT1_PC
.set Pin_2__sen2__PC2, CYREG_PRT1_PC2
.set Pin_2__sen2__PORT, 1
.set Pin_2__sen2__PS, CYREG_PRT1_PS
.set Pin_2__sen2__SHIFT, 0
.set Pin_2__SHIFT, 0

/* Pin_3 */
.set Pin_3__0__DM__MASK, 0x38
.set Pin_3__0__DM__SHIFT, 3
.set Pin_3__0__DR, CYREG_PRT0_DR
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_3__0__HSIOM_MASK, 0x000000F0
.set Pin_3__0__HSIOM_SHIFT, 4
.set Pin_3__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_3__0__MASK, 0x02
.set Pin_3__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_3__0__OUT_SEL_SHIFT, 2
.set Pin_3__0__OUT_SEL_VAL, 0
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_3__0__PC, CYREG_PRT0_PC
.set Pin_3__0__PC2, CYREG_PRT0_PC2
.set Pin_3__0__PORT, 0
.set Pin_3__0__PS, CYREG_PRT0_PS
.set Pin_3__0__SHIFT, 1
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INTCFG, CYREG_PRT0_INTCFG
.set Pin_3__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_3__MASK, 0x02
.set Pin_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_3__PC, CYREG_PRT0_PC
.set Pin_3__PC2, CYREG_PRT0_PC2
.set Pin_3__PORT, 0
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__sen3__DM__MASK, 0x38
.set Pin_3__sen3__DM__SHIFT, 3
.set Pin_3__sen3__DR, CYREG_PRT0_DR
.set Pin_3__sen3__INTCFG, CYREG_PRT0_INTCFG
.set Pin_3__sen3__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_3__sen3__MASK, 0x02
.set Pin_3__sen3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_3__sen3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_3__sen3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_3__sen3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_3__sen3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_3__sen3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_3__sen3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_3__sen3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_3__sen3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_3__sen3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_3__sen3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_3__sen3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_3__sen3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_3__sen3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_3__sen3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_3__sen3__PC, CYREG_PRT0_PC
.set Pin_3__sen3__PC2, CYREG_PRT0_PC2
.set Pin_3__sen3__PORT, 0
.set Pin_3__sen3__PS, CYREG_PRT0_PS
.set Pin_3__sen3__SHIFT, 1
.set Pin_3__SHIFT, 1

/* Pin_4 */
.set Pin_4__0__DM__MASK, 0x07
.set Pin_4__0__DM__SHIFT, 0
.set Pin_4__0__DR, CYREG_PRT0_DR
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_4__0__HSIOM_MASK, 0x0000000F
.set Pin_4__0__HSIOM_SHIFT, 0
.set Pin_4__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_4__0__MASK, 0x01
.set Pin_4__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_4__0__OUT_SEL_SHIFT, 0
.set Pin_4__0__OUT_SEL_VAL, 0
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_4__0__PC, CYREG_PRT0_PC
.set Pin_4__0__PC2, CYREG_PRT0_PC2
.set Pin_4__0__PORT, 0
.set Pin_4__0__PS, CYREG_PRT0_PS
.set Pin_4__0__SHIFT, 0
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INTCFG, CYREG_PRT0_INTCFG
.set Pin_4__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_4__MASK, 0x01
.set Pin_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_4__PC, CYREG_PRT0_PC
.set Pin_4__PC2, CYREG_PRT0_PC2
.set Pin_4__PORT, 0
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__sen4__DM__MASK, 0x07
.set Pin_4__sen4__DM__SHIFT, 0
.set Pin_4__sen4__DR, CYREG_PRT0_DR
.set Pin_4__sen4__INTCFG, CYREG_PRT0_INTCFG
.set Pin_4__sen4__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_4__sen4__MASK, 0x01
.set Pin_4__sen4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_4__sen4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_4__sen4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_4__sen4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_4__sen4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_4__sen4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_4__sen4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_4__sen4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_4__sen4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_4__sen4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_4__sen4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_4__sen4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_4__sen4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_4__sen4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_4__sen4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_4__sen4__PC, CYREG_PRT0_PC
.set Pin_4__sen4__PC2, CYREG_PRT0_PC2
.set Pin_4__sen4__PORT, 0
.set Pin_4__sen4__PS, CYREG_PRT0_PS
.set Pin_4__sen4__SHIFT, 0
.set Pin_4__SHIFT, 0

/* Pin_5 */
.set Pin_5__0__DM__MASK, 0x38000
.set Pin_5__0__DM__SHIFT, 15
.set Pin_5__0__DR, CYREG_PRT2_DR
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_5__0__HSIOM_MASK, 0x00F00000
.set Pin_5__0__HSIOM_SHIFT, 20
.set Pin_5__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_5__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_5__0__MASK, 0x20
.set Pin_5__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_5__0__OUT_SEL_SHIFT, 10
.set Pin_5__0__OUT_SEL_VAL, 1
.set Pin_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__0__PC, CYREG_PRT2_PC
.set Pin_5__0__PC2, CYREG_PRT2_PC2
.set Pin_5__0__PORT, 2
.set Pin_5__0__PS, CYREG_PRT2_PS
.set Pin_5__0__SHIFT, 5
.set Pin_5__DR, CYREG_PRT2_DR
.set Pin_5__INTCFG, CYREG_PRT2_INTCFG
.set Pin_5__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_5__MASK, 0x20
.set Pin_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__PC, CYREG_PRT2_PC
.set Pin_5__PC2, CYREG_PRT2_PC2
.set Pin_5__PORT, 2
.set Pin_5__PS, CYREG_PRT2_PS
.set Pin_5__sen5__DM__MASK, 0x38000
.set Pin_5__sen5__DM__SHIFT, 15
.set Pin_5__sen5__DR, CYREG_PRT2_DR
.set Pin_5__sen5__INTCFG, CYREG_PRT2_INTCFG
.set Pin_5__sen5__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_5__sen5__MASK, 0x20
.set Pin_5__sen5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_5__sen5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_5__sen5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_5__sen5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_5__sen5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_5__sen5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_5__sen5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_5__sen5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_5__sen5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_5__sen5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_5__sen5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_5__sen5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_5__sen5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_5__sen5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_5__sen5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_5__sen5__PC, CYREG_PRT2_PC
.set Pin_5__sen5__PC2, CYREG_PRT2_PC2
.set Pin_5__sen5__PORT, 2
.set Pin_5__sen5__PS, CYREG_PRT2_PS
.set Pin_5__sen5__SHIFT, 5
.set Pin_5__SHIFT, 5

/* Pin_6 */
.set Pin_6__0__DM__MASK, 0x7000
.set Pin_6__0__DM__SHIFT, 12
.set Pin_6__0__DR, CYREG_PRT2_DR
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_6__0__HSIOM_MASK, 0x000F0000
.set Pin_6__0__HSIOM_SHIFT, 16
.set Pin_6__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_6__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_6__0__MASK, 0x10
.set Pin_6__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_6__0__OUT_SEL_SHIFT, 8
.set Pin_6__0__OUT_SEL_VAL, 1
.set Pin_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__0__PC, CYREG_PRT2_PC
.set Pin_6__0__PC2, CYREG_PRT2_PC2
.set Pin_6__0__PORT, 2
.set Pin_6__0__PS, CYREG_PRT2_PS
.set Pin_6__0__SHIFT, 4
.set Pin_6__DR, CYREG_PRT2_DR
.set Pin_6__INTCFG, CYREG_PRT2_INTCFG
.set Pin_6__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_6__MASK, 0x10
.set Pin_6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__PC, CYREG_PRT2_PC
.set Pin_6__PC2, CYREG_PRT2_PC2
.set Pin_6__PORT, 2
.set Pin_6__PS, CYREG_PRT2_PS
.set Pin_6__sen6__DM__MASK, 0x7000
.set Pin_6__sen6__DM__SHIFT, 12
.set Pin_6__sen6__DR, CYREG_PRT2_DR
.set Pin_6__sen6__INTCFG, CYREG_PRT2_INTCFG
.set Pin_6__sen6__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_6__sen6__MASK, 0x10
.set Pin_6__sen6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_6__sen6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_6__sen6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_6__sen6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_6__sen6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_6__sen6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_6__sen6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_6__sen6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_6__sen6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_6__sen6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_6__sen6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_6__sen6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_6__sen6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_6__sen6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_6__sen6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_6__sen6__PC, CYREG_PRT2_PC
.set Pin_6__sen6__PC2, CYREG_PRT2_PC2
.set Pin_6__sen6__PORT, 2
.set Pin_6__sen6__PS, CYREG_PRT2_PS
.set Pin_6__sen6__SHIFT, 4
.set Pin_6__SHIFT, 4

/* Pin_7 */
.set Pin_7__0__DM__MASK, 0xE00
.set Pin_7__0__DM__SHIFT, 9
.set Pin_7__0__DR, CYREG_PRT2_DR
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_7__0__HSIOM_MASK, 0x0000F000
.set Pin_7__0__HSIOM_SHIFT, 12
.set Pin_7__0__INTCFG, CYREG_PRT2_INTCFG
.set Pin_7__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_7__0__MASK, 0x08
.set Pin_7__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_7__0__OUT_SEL_SHIFT, 6
.set Pin_7__0__OUT_SEL_VAL, 2
.set Pin_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__0__PC, CYREG_PRT2_PC
.set Pin_7__0__PC2, CYREG_PRT2_PC2
.set Pin_7__0__PORT, 2
.set Pin_7__0__PS, CYREG_PRT2_PS
.set Pin_7__0__SHIFT, 3
.set Pin_7__DR, CYREG_PRT2_DR
.set Pin_7__INTCFG, CYREG_PRT2_INTCFG
.set Pin_7__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_7__MASK, 0x08
.set Pin_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__PC, CYREG_PRT2_PC
.set Pin_7__PC2, CYREG_PRT2_PC2
.set Pin_7__PORT, 2
.set Pin_7__PS, CYREG_PRT2_PS
.set Pin_7__sen7__DM__MASK, 0xE00
.set Pin_7__sen7__DM__SHIFT, 9
.set Pin_7__sen7__DR, CYREG_PRT2_DR
.set Pin_7__sen7__INTCFG, CYREG_PRT2_INTCFG
.set Pin_7__sen7__INTSTAT, CYREG_PRT2_INTSTAT
.set Pin_7__sen7__MASK, 0x08
.set Pin_7__sen7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_7__sen7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_7__sen7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_7__sen7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_7__sen7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_7__sen7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_7__sen7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_7__sen7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_7__sen7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_7__sen7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_7__sen7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_7__sen7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_7__sen7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_7__sen7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_7__sen7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_7__sen7__PC, CYREG_PRT2_PC
.set Pin_7__sen7__PC2, CYREG_PRT2_PC2
.set Pin_7__sen7__PORT, 2
.set Pin_7__sen7__PS, CYREG_PRT2_PS
.set Pin_7__sen7__SHIFT, 3
.set Pin_7__SHIFT, 3

/* Tx_06 */
.set Tx_06__0__DM__MASK, 0x1C0000
.set Tx_06__0__DM__SHIFT, 18
.set Tx_06__0__DR, CYREG_PRT0_DR
.set Tx_06__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Tx_06__0__HSIOM_MASK, 0x0F000000
.set Tx_06__0__HSIOM_SHIFT, 24
.set Tx_06__0__INTCFG, CYREG_PRT0_INTCFG
.set Tx_06__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_06__0__MASK, 0x40
.set Tx_06__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Tx_06__0__OUT_SEL_SHIFT, 12
.set Tx_06__0__OUT_SEL_VAL, 1
.set Tx_06__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_06__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_06__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_06__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_06__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_06__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_06__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_06__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_06__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_06__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_06__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_06__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_06__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_06__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_06__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_06__0__PC, CYREG_PRT0_PC
.set Tx_06__0__PC2, CYREG_PRT0_PC2
.set Tx_06__0__PORT, 0
.set Tx_06__0__PS, CYREG_PRT0_PS
.set Tx_06__0__SHIFT, 6
.set Tx_06__DR, CYREG_PRT0_DR
.set Tx_06__INTCFG, CYREG_PRT0_INTCFG
.set Tx_06__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_06__MASK, 0x40
.set Tx_06__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_06__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_06__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_06__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_06__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_06__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_06__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_06__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_06__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_06__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_06__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_06__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_06__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_06__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_06__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_06__PC, CYREG_PRT0_PC
.set Tx_06__PC2, CYREG_PRT0_PC2
.set Tx_06__PORT, 0
.set Tx_06__PS, CYREG_PRT0_PS
.set Tx_06__SHIFT, 6
.set Tx_06__UART_Tx__DM__MASK, 0x1C0000
.set Tx_06__UART_Tx__DM__SHIFT, 18
.set Tx_06__UART_Tx__DR, CYREG_PRT0_DR
.set Tx_06__UART_Tx__INTCFG, CYREG_PRT0_INTCFG
.set Tx_06__UART_Tx__INTSTAT, CYREG_PRT0_INTSTAT
.set Tx_06__UART_Tx__MASK, 0x40
.set Tx_06__UART_Tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Tx_06__UART_Tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Tx_06__UART_Tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Tx_06__UART_Tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Tx_06__UART_Tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Tx_06__UART_Tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Tx_06__UART_Tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Tx_06__UART_Tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Tx_06__UART_Tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Tx_06__UART_Tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Tx_06__UART_Tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Tx_06__UART_Tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Tx_06__UART_Tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Tx_06__UART_Tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Tx_06__UART_Tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Tx_06__UART_Tx__PC, CYREG_PRT0_PC
.set Tx_06__UART_Tx__PC2, CYREG_PRT0_PC2
.set Tx_06__UART_Tx__PORT, 0
.set Tx_06__UART_Tx__PS, CYREG_PRT0_PS
.set Tx_06__UART_Tx__SHIFT, 6

/* PinLED */
.set PinLED__0__DM__MASK, 0x1C0
.set PinLED__0__DM__SHIFT, 6
.set PinLED__0__DR, CYREG_PRT0_DR
.set PinLED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PinLED__0__HSIOM_MASK, 0x00000F00
.set PinLED__0__HSIOM_SHIFT, 8
.set PinLED__0__INTCFG, CYREG_PRT0_INTCFG
.set PinLED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PinLED__0__MASK, 0x04
.set PinLED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PinLED__0__OUT_SEL_SHIFT, 4
.set PinLED__0__OUT_SEL_VAL, 3
.set PinLED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PinLED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PinLED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PinLED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PinLED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PinLED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PinLED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PinLED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PinLED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PinLED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PinLED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PinLED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PinLED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PinLED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PinLED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PinLED__0__PC, CYREG_PRT0_PC
.set PinLED__0__PC2, CYREG_PRT0_PC2
.set PinLED__0__PORT, 0
.set PinLED__0__PS, CYREG_PRT0_PS
.set PinLED__0__SHIFT, 2
.set PinLED__DR, CYREG_PRT0_DR
.set PinLED__INTCFG, CYREG_PRT0_INTCFG
.set PinLED__INTSTAT, CYREG_PRT0_INTSTAT
.set PinLED__LED__DM__MASK, 0x1C0
.set PinLED__LED__DM__SHIFT, 6
.set PinLED__LED__DR, CYREG_PRT0_DR
.set PinLED__LED__INTCFG, CYREG_PRT0_INTCFG
.set PinLED__LED__INTSTAT, CYREG_PRT0_INTSTAT
.set PinLED__LED__MASK, 0x04
.set PinLED__LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PinLED__LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PinLED__LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PinLED__LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PinLED__LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PinLED__LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PinLED__LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PinLED__LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PinLED__LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PinLED__LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PinLED__LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PinLED__LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PinLED__LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PinLED__LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PinLED__LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PinLED__LED__PC, CYREG_PRT0_PC
.set PinLED__LED__PC2, CYREG_PRT0_PC2
.set PinLED__LED__PORT, 0
.set PinLED__LED__PS, CYREG_PRT0_PS
.set PinLED__LED__SHIFT, 2
.set PinLED__MASK, 0x04
.set PinLED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PinLED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PinLED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PinLED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PinLED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PinLED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PinLED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PinLED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PinLED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PinLED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PinLED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PinLED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PinLED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PinLED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PinLED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PinLED__PC, CYREG_PRT0_PC
.set PinLED__PC2, CYREG_PRT0_PC2
.set PinLED__PORT, 0
.set PinLED__PS, CYREG_PRT0_PS
.set PinLED__SHIFT, 2

/* UART_1_BUART */
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_02
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_02
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_02
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_02
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_02
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_02
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_02
.set UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set UART_1_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_02

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_1_TXInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* OneWire_clock_delay */
.set OneWire_clock_delay__DIVIDER_MASK, 0x0000FFFF
.set OneWire_clock_delay__ENABLE, CYREG_CLK_DIVIDER_B00
.set OneWire_clock_delay__ENABLE_MASK, 0x80000000
.set OneWire_clock_delay__MASK, 0x80000000
.set OneWire_clock_delay__REGISTER, CYREG_CLK_DIVIDER_B00

/* OneWire_ControlReg_DRV */
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__0__POS, 0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK, 0x01
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* OneWire_ControlReg_SEL */
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__0__POS, 0
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__1__MASK, 0x02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__1__POS, 1
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__2__MASK, 0x04
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__2__POS, 2
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__3__MASK, 0x08
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__3__POS, 3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__4__MASK, 0x10
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__4__POS, 4
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__5__MASK, 0x20
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__5__POS, 5
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__6__MASK, 0x40
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__6__POS, 6
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__7__MASK, 0x80
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__7__POS, 7
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK, 0xFF
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* OneWire_isr_DataReady */
.set OneWire_isr_DataReady__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set OneWire_isr_DataReady__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set OneWire_isr_DataReady__INTC_MASK, 0x01
.set OneWire_isr_DataReady__INTC_NUMBER, 0
.set OneWire_isr_DataReady__INTC_PRIOR_MASK, 0xC0
.set OneWire_isr_DataReady__INTC_PRIOR_NUM, 3
.set OneWire_isr_DataReady__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set OneWire_isr_DataReady__INTC_SET_EN_REG, CYREG_CM0_ISER
.set OneWire_isr_DataReady__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* OneWire_StatusReg_BUS */
.set OneWire_StatusReg_BUS_sts_sts_reg__0__MASK, 0x01
.set OneWire_StatusReg_BUS_sts_sts_reg__0__POS, 0
.set OneWire_StatusReg_BUS_sts_sts_reg__1__MASK, 0x02
.set OneWire_StatusReg_BUS_sts_sts_reg__1__POS, 1
.set OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set OneWire_StatusReg_BUS_sts_sts_reg__2__MASK, 0x04
.set OneWire_StatusReg_BUS_sts_sts_reg__2__POS, 2
.set OneWire_StatusReg_BUS_sts_sts_reg__3__MASK, 0x08
.set OneWire_StatusReg_BUS_sts_sts_reg__3__POS, 3
.set OneWire_StatusReg_BUS_sts_sts_reg__4__MASK, 0x10
.set OneWire_StatusReg_BUS_sts_sts_reg__4__POS, 4
.set OneWire_StatusReg_BUS_sts_sts_reg__5__MASK, 0x20
.set OneWire_StatusReg_BUS_sts_sts_reg__5__POS, 5
.set OneWire_StatusReg_BUS_sts_sts_reg__6__MASK, 0x40
.set OneWire_StatusReg_BUS_sts_sts_reg__6__POS, 6
.set OneWire_StatusReg_BUS_sts_sts_reg__7__MASK, 0x80
.set OneWire_StatusReg_BUS_sts_sts_reg__7__POS, 7
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK, 0xFF
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_01
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set OneWire_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_01

/* OneWire_TimerDelay_TimerUDB */
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__POS, 0
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__POS, 2
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__POS, 3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x90
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* OneWire_Trigger */
.set OneWire_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_Trigger_Sync_ctrl_reg__0__POS, 0
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set OneWire_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set OneWire_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set OneWire_Trigger_Sync_ctrl_reg__MASK, 0x01
.set OneWire_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set OneWire_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_01

/* isr_Timer */
.set isr_Timer__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Timer__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Timer__INTC_MASK, 0x08
.set isr_Timer__INTC_NUMBER, 3
.set isr_Timer__INTC_PRIOR_MASK, 0xC0000000
.set isr_Timer__INTC_PRIOR_NUM, 3
.set isr_Timer__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_Timer__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Timer__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_UART */
.set Clock_UART__DIVIDER_MASK, 0x0000FFFF
.set Clock_UART__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_UART__ENABLE_MASK, 0x80000000
.set Clock_UART__MASK, 0x80000000
.set Clock_UART__REGISTER, CYREG_CLK_DIVIDER_A00

/* Clock_ReportTimer */
.set Clock_ReportTimer__DIVIDER_MASK, 0x0000FFFF
.set Clock_ReportTimer__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_ReportTimer__ENABLE_MASK, 0x80000000
.set Clock_ReportTimer__MASK, 0x80000000
.set Clock_ReportTimer__REGISTER, CYREG_CLK_DIVIDER_B01

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
