chip {
    io: [
        input,
    ],
    cabs: [
        cab 1 with clocks 1, - {
            cams: [
                Integrator as integ1 {
                    reset: true
                }
            ]
        }
    ],
    routing: [
        io1 -> integ1:cmp
    ]
}
