# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iuldst_pac.vhd" \
"../../../../../../iuld.vhd" \
"../../../../../vhd/iuld_test.vhd" \

# Do not sort compile order
nosort
