
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // MBT 7/7/2016</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // 2 read-port, 1 write-port ram</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // reads are synchronous</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: // although we could merge this with normal bsg_mem_1r1w</pre>
<pre style="margin:0; padding:0 ">   8: // and select with a parameter, we do not do this because</pre>
<pre style="margin:0; padding:0 ">   9: // it's typically a very big change to the instantiating code</pre>
<pre style="margin:0; padding:0 ">  10: // to move to/from sync/async, and we want to reflect this.</pre>
<pre style="margin:0; padding:0 ">  11: //</pre>
<pre style="margin:0; padding:0 ">  12: // NOTE: Users of BaseJump STL should not instantiate this module directly</pre>
<pre style="margin:0; padding:0 ">  13: // they should use bsg_mem_2r1w_sync.</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15: module bsg_mem_2r1w_sync_synth #(parameter width_p=-1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16: 				 , parameter els_p=-1</pre>
<pre style="margin:0; padding:0 ">  17: 				 , parameter read_write_same_addr_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18: 				 , parameter addr_width_lp=`BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: 				 , parameter harden_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20: 				 )</pre>
<pre style="margin:0; padding:0 ">  21:    (input   clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     , input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:     , input                     w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     , input [addr_width_lp-1:0] w_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     , input [width_p-1:0]       w_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:     // currently unused</pre>
<pre style="margin:0; padding:0 ">  29:     , input                      r0_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     , input [addr_width_lp-1:0]  r0_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:     , output logic [width_p-1:0] r0_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:     , input                      r1_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     , input [addr_width_lp-1:0]  r1_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     , output logic [width_p-1:0] r1_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:     );</pre>
<pre style="margin:0; padding:0 ">  37: </pre>
<pre style="margin:0; padding:0 ">  38:    logic [width_p-1:0]    mem [els_p-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39: </pre>
<pre style="margin:0; padding:0 ">  40:    wire                   unused = reset_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41: </pre>
<pre style="margin:0; padding:0 ">  42:    // keep consistent with bsg_ip_cores/bsg_mem/bsg_mem_2r1w_sync.v</pre>
<pre style="margin:0; padding:0 ">  43:    // keep consistent with bsg_ip_cores/hard/bsg_mem/bsg_mem_2r1w_sync.v</pre>
<pre style="margin:0; padding:0 ">  44:    </pre>
<pre style="margin:0; padding:0 ">  45:    // this treats the ram as an array of registers for which the</pre>
<pre style="margin:0; padding:0 ">  46:    // read addr is latched on the clock, the write</pre>
<pre style="margin:0; padding:0 ">  47:    // is done on the clock edge, and actually multiplexing</pre>
<pre style="margin:0; padding:0 ">  48:    // of the registers for reading is done after the clock edge.</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="margin:0; padding:0 ">  50:    // logically, this means that reads happen in time after</pre>
<pre style="margin:0; padding:0 ">  51:    // the writes, and "simultaneous" reads and writes to the</pre>
<pre style="margin:0; padding:0 ">  52:    // register file are allowed -- IF read_write_same_addr is set.</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:    // note that this behavior is generally incompatible with</pre>
<pre style="margin:0; padding:0 ">  55:    // hardened 1r1w rams, so it's better not to take advantage</pre>
<pre style="margin:0; padding:0 ">  56:    // of it if not necessary</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:    // we explicitly 'X out the read address if valid is not set</pre>
<pre style="margin:0; padding:0 ">  59:    // to avoid accidental use of data when the valid signal was not</pre>
<pre style="margin:0; padding:0 ">  60:    // asserted. without this, the output of the register file would</pre>
<pre style="margin:0; padding:0 ">  61:    // "auto-update" based on new writes to the ram, a spooky behavior</pre>
<pre style="margin:0; padding:0 ">  62:    // that would never correspond to that of a hardened ram.</pre>
<pre style="margin:0; padding:0 ">  63:    </pre>
<pre style="margin:0; padding:0 ">  64:    //the read logic, register the input</pre>
<pre style="margin:0; padding:0 ">  65:    logic [addr_width_lp-1:0]  r0_addr_r, r1_addr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66: </pre>
<pre style="margin:0; padding:0 ">  67:    always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:      if (r0_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:        r0_addr_r <= r0_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:      else</pre>
<pre style="margin:0; padding:0 ">  71:        r0_addr_r <= 'X;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72: </pre>
<pre style="margin:0; padding:0 ">  73:    always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:      if (r1_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:        r1_addr_r <= r1_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:      else</pre>
<pre style="margin:0; padding:0 ">  77:        r1_addr_r <= 'X;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78: </pre>
<pre style="margin:0; padding:0 ">  79:    assign r0_data_o = mem[ r0_addr_r ];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:    assign r1_data_o = mem[ r1_addr_r ];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:    //the write logic, the memory is treated as dff array</pre>
<pre style="margin:0; padding:0 ">  83:    always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:      if (w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:        mem[w_addr_i] <= w_data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86: </pre>
<pre style="margin:0; padding:0 ">  87: endmodule</pre>
<pre style="margin:0; padding:0 ">  88: </pre>
</body>
</html>
