	component unsaved is
		port (
			clk_clk                  : in    std_logic                     := 'X';             -- clk
			reset_reset_n            : in    std_logic                     := 'X';             -- reset_n
			clk_143_ps_clk           : out   std_logic;                                        -- clk
			pll_locked_export        : out   std_logic;                                        -- export
			sdram_if_addr            : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_if_ba              : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_if_cas_n           : out   std_logic;                                        -- cas_n
			sdram_if_cke             : out   std_logic;                                        -- cke
			sdram_if_cs_n            : out   std_logic;                                        -- cs_n
			sdram_if_dq              : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_if_dqm             : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_if_ras_n           : out   std_logic;                                        -- ras_n
			sdram_if_we_n            : out   std_logic;                                        -- we_n
			pio_export               : out   std_logic_vector(9 downto 0);                     -- export
			master_0_clk_reset_reset : in    std_logic                     := 'X'              -- reset
		);
	end component unsaved;

