DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
instances [
(Instance
name "AMBA_Enable_logic"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 346,0
)
(Instance
name "U_2"
duLibraryName "Lab1_lib"
duName "Equation_Implementation"
elements [
]
mwi 0
uid 2488,0
)
(Instance
name "U_0"
duLibraryName "Lab1_lib"
duName "Control_And_Registers"
elements [
]
mwi 0
uid 2565,0
)
(Instance
name "U_1"
duLibraryName "Lab1_lib"
duName "Block_To_Pixel"
elements [
]
mwi 0
uid 2746,0
)
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@visible_@watermarking\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@visible_@watermarking\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@visible_@watermarking"
)
(vvPair
variable "d_logical"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\Visible_Watermarking"
)
(vvPair
variable "date"
value "12/25/2020"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "Visible_Watermarking"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "amitnag"
)
(vvPair
variable "graphical_source_date"
value "12/25/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "SHOHAM"
)
(vvPair
variable "graphical_source_time"
value "18:52:02"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SHOHAM"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "Lab1_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/Lab1_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/Lab1_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/Lab1_lib/work"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/Lab1_lib/svassistant"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "Visible_Watermarking"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@visible_@watermarking\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\Visible_Watermarking\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Lab1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_pro\\18.1\\modelsim_ae\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_2019.2\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:52:02"
)
(vvPair
variable "unit"
value "Visible_Watermarking"
)
(vvPair
variable "user"
value "amitnag"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 218,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "116500,-20375,118000,-19625"
)
(Line
uid 12,0
sl 0
ro 270
xt "116000,-20000,116500,-20000"
pts [
"116000,-20000"
"116500,-20000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "119000,-20500,124100,-19500"
st "Image_Done"
blo "119000,-19700"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-5000,3625,-3500,4375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-3500,4000,-3000,4000"
pts [
"-3500,4000"
"-3000,4000"
]
)
]
)
stc 0
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-9200,3500,-6000,4500"
st "PADDR"
ju 2
blo "-6000,4300"
tm "WireNameMgr"
)
)
)
*3 (Net
uid 35,0
lang 5
decl (Decl
n "PADDR"
t "wire"
b "[Amba_Addr_Depth-1:0]"
eolc "// APB Address Bus"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-46000,88000,-45200"
st "wire [Amba_Addr_Depth-1:0]   PADDR; // APB Address Bus"
)
)
*4 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-5000,9625,-3500,10375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-3500,10000,-3000,10000"
pts [
"-3500,10000"
"-3000,10000"
]
)
]
)
stc 0
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-9900,9500,-6000,10500"
st "PENABLE"
ju 2
blo "-6000,10300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 49,0
lang 5
decl (Decl
n "PENABLE"
t "wire"
eolc "// APB Bus Enable/cl"
o 2
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-45200,90000,-44400"
st "wire                         PENABLE; // APB Bus Enable/cl"
)
)
*6 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-5000,11625,-3500,12375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-3500,12000,-3000,12000"
pts [
"-3500,12000"
"-3000,12000"
]
)
]
)
stc 0
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-8300,11500,-6000,12500"
st "PSEL"
ju 2
blo "-6000,12300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 77,0
lang 5
decl (Decl
n "PSEL"
t "wire"
eolc "// APB Bus Selec"
o 3
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-44400,86500,-43600"
st "wire                         PSEL; // APB Bus Selec"
)
)
*8 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-5000,5625,-3500,6375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-3500,6000,-3000,6000"
pts [
"-3500,6000"
"-3000,6000"
]
)
]
)
stc 0
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "-9700,5500,-6000,6500"
st "PWDATA"
ju 2
blo "-6000,6300"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 91,0
lang 5
decl (Decl
n "PWDATA"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Write Data Bu"
o 4
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-43600,89500,-42800"
st "wire [Amba_Word-1:0]         PWDATA; // APB Write Data Bu"
)
)
*10 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-5000,13625,-3500,14375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-3500,14000,-3000,14000"
pts [
"-3500,14000"
"-3000,14000"
]
)
]
)
stc 0
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "-9400,13500,-6000,14500"
st "PWRITE"
ju 2
blo "-6000,14300"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 105,0
lang 5
decl (Decl
n "PWRITE"
t "wire"
eolc "// APB Bus Write"
o 5
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-42800,87500,-42000"
st "wire                         PWRITE; // APB Bus Write"
)
)
*12 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "116500,-26375,118000,-25625"
)
(Line
uid 110,0
sl 0
ro 270
xt "116000,-26000,116500,-26000"
pts [
"116000,-26000"
"116500,-26000"
]
)
]
)
stc 0
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "119000,-26500,123400,-25500"
st "Pixel_Data"
blo "119000,-25700"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 119,0
lang 5
decl (Decl
n "Pixel_Data"
t "wire"
b "[Data_Depth-1:0]"
eolc "//Modified pixel (Output"
o 9
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-39600,93500,-38800"
st "wire [Data_Depth-1:0]        Pixel_Data; //Modified pixel (Output"
)
)
*14 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-5000,36625,-3500,37375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-3500,37000,-3000,37000"
pts [
"-3500,37000"
"-3000,37000"
]
)
]
)
stc 0
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "-7300,36500,-6000,37500"
st "clk"
ju 2
blo "-6000,37300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 133,0
lang 5
decl (Decl
n "clk"
t "wire"
eolc "system clock"
o 6
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-42000,85500,-41200"
st "wire                         clk; // system clock"
)
)
*16 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-5000,33625,-3500,34375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-3500,34000,-3000,34000"
pts [
"-3500,34000"
"-3000,34000"
]
)
]
)
stc 0
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "-7300,33500,-6000,34500"
st "rst"
ju 2
blo "-6000,34300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 147,0
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 7
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-41200,88000,-40400"
st "wire                         rst; //  Reset active low"
)
)
*18 (Grouping
uid 175,0
optionalChildren [
*19 (CommentText
uid 177,0
shape (Rectangle
uid 178,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,-44000,20000,-43000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 179,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,-44000,13400,-43000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 180,0
shape (Rectangle
uid 181,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,-48000,24000,-47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 182,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,-48000,23200,-47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 183,0
shape (Rectangle
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,-46000,20000,-45000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 185,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,-46000,13200,-45000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 186,0
shape (Rectangle
uid 187,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,-46000,3000,-45000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 188,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,-46000,1300,-45000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 189,0
shape (Rectangle
uid 190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,-47000,40000,-43000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 191,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,-46800,29400,-45800"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 192,0
shape (Rectangle
uid 193,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,-48000,40000,-47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 194,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,-48000,26200,-47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 195,0
shape (Rectangle
uid 196,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,-48000,20000,-46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 197,0
va (VaSet
fg "32768,0,0"
)
xt "6150,-47500,12850,-46500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 198,0
shape (Rectangle
uid 199,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,-45000,3000,-44000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 200,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,-45000,1300,-44000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 201,0
shape (Rectangle
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,-44000,3000,-43000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 203,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,-44000,1900,-43000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 204,0
shape (Rectangle
uid 205,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,-45000,20000,-44000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 206,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,-45000,16900,-44000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 176,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-1000,-48000,40000,-43000"
)
oxt "14000,66000,55000,71000"
)
*29 (MWC
uid 346,0
optionalChildren [
*30 (CptPort
uid 318,0
optionalChildren [
*31 (Line
uid 322,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "10000,12000,11000,12000"
pts [
"11000,12000"
"10000,12000"
]
)
*32 (Property
uid 323,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "11000,11625,11750,12375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12419,11342,14219,12342"
st "dout"
ju 2
blo "14219,12142"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dout"
t "wire"
eolc "// APB Bus Enable/clk"
o 18
suid 1,0
)
)
)
*33 (CommentGraphic
uid 334,0
optionalChildren [
*34 (Property
uid 336,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"6000,14000"
"6000,14000"
]
uid 335,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "6000,14000,6000,14000"
)
oxt "7000,10000,7000,10000"
)
*35 (CommentGraphic
uid 337,0
optionalChildren [
*36 (Property
uid 339,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"6000,10000"
"6000,10000"
]
uid 338,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "6000,10000,6000,10000"
)
oxt "7000,6000,7000,6000"
)
*37 (Grouping
uid 340,0
optionalChildren [
*38 (CommentGraphic
uid 342,0
shape (PolyLine2D
pts [
"8000,14000"
"6000,14000"
"6000,10000"
"8000,10000"
]
uid 343,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "6000,10000,8000,14000"
)
oxt "7000,6000,9000,10000"
)
*39 (CommentGraphic
uid 344,0
shape (Arc2D
pts [
"8000,10000"
"10000,12000"
"8000,14000"
]
uid 345,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "8000,10000,10000,14000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 341,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "6000,10000,10000,14000"
)
oxt "7000,6000,11000,10000"
)
*40 (CptPort
uid 355,0
optionalChildren [
*41 (Line
uid 359,0
sl 0
va (VaSet
vasetType 3
)
xt "5000,10000,6000,10000"
pts [
"5000,10000"
"6000,10000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "4250,9625,5000,10375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "6000,9000,7800,10000"
st "din0"
blo "6000,9800"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "din0"
t "wire"
eolc "// APB Bus Enable/cl"
o 2
suid 2,0
)
)
)
*42 (CptPort
uid 360,0
optionalChildren [
*43 (Line
uid 364,0
sl 0
va (VaSet
vasetType 3
)
xt "5000,12000,6000,12000"
pts [
"5000,12000"
"6000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "4250,11625,5000,12375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 363,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "6000,11000,7800,12000"
st "din1"
blo "6000,11800"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "din1"
t "wire"
eolc "// APB Bus Selec"
o 3
suid 3,0
)
)
)
*44 (CptPort
uid 365,0
optionalChildren [
*45 (Line
uid 369,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "5000,14000,6000,14000"
pts [
"5000,14000"
"6000,14000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "4250,13625,5000,14375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 368,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "6000,13000,7800,14000"
st "din2"
blo "6000,13800"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "din2"
t "wire"
eolc "// APB Bus Write"
o 5
suid 2,0
)
)
)
]
shape (Rectangle
uid 347,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "5000,9000,11000,15000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 348,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 349,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "1500,15500,6300,16500"
st "moduleware"
blo "1500,16300"
)
*47 (Text
uid 350,0
va (VaSet
font "arial,8,0"
)
xt "1500,16500,3100,17500"
st "and"
blo "1500,17300"
)
*48 (Text
uid 351,0
va (VaSet
font "arial,8,0"
)
xt "1500,17500,9300,18500"
st "AMBA_Enable_logic"
blo "1500,18300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 352,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 353,0
text (MLText
uid 354,0
va (VaSet
font "arial,8,0"
)
xt "-10000,0,-10000,0"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*49 (Net
uid 555,0
lang 5
decl (Decl
n "ena_out"
t "wire"
eolc "//Enable for start watermark insertion of block"
o 19
suid 15,0
)
declText (MLText
uid 556,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-30600,103500,-29800"
st "wire                         ena_out; //Enable for start watermark insertion of block"
)
)
*50 (Net
uid 573,0
lang 5
decl (Decl
n "Block_Done"
t "wire"
eolc "//Finished watermark insertion of block"
o 11
suid 18,0
)
declText (MLText
uid 574,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-37000,101000,-36200"
st "wire                         Block_Done; //Finished watermark insertion of block"
)
)
*51 (Net
uid 661,0
lang 5
decl (Decl
n "Ready"
t "wire"
eolc "//Block_To_Pixel is ready to recive new block"
o 15
suid 20,0
)
declText (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-33800,101500,-33000"
st "wire                         Ready; //Block_To_Pixel is ready to recive new block"
)
)
*52 (PortIoOut
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "116500,-23375,118000,-22625"
)
(Line
uid 824,0
sl 0
ro 270
xt "116000,-23000,116500,-23000"
pts [
"116000,-23000"
"116500,-23000"
]
)
]
)
stc 0
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 826,0
va (VaSet
font "arial,8,0"
)
xt "119000,-23500,122600,-22500"
st "new_pixel"
blo "119000,-22700"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 833,0
lang 5
decl (Decl
n "new_pixel"
t "wire"
o 10
suid 24,0
)
declText (MLText
uid 834,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-38800,80000,-38000"
st "wire                         new_pixel;"
)
)
*54 (PortIoOut
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 90
xt "-5000,-12375,-3500,-11625"
)
(Line
uid 838,0
sl 0
ro 90
xt "-3500,-12000,-3000,-12000"
pts [
"-3000,-12000"
"-3500,-12000"
]
)
]
)
stc 0
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
font "arial,8,0"
)
xt "-9600,-12500,-6000,-11500"
ju 2
blo "-6000,-11700"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 1254,0
lang 5
decl (Decl
n "M2"
t "wire"
b "[19:0]"
eolc "//M*M number of pixel in a block"
preAdd 0
posAdd 0
o 14
suid 29,0
)
declText (MLText
uid 1255,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-34600,93500,-33800"
st "wire [19:0]                  M2; //M*M number of pixel in a block"
)
)
*56 (Net
uid 1274,0
lang 5
decl (Decl
n "dout"
t "wire"
eolc "// APB Bus Enable/clk"
o 18
suid 30,0
)
declText (MLText
uid 1275,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-31400,89000,-30600"
st "wire                         dout; // APB Bus Enable/clk"
)
)
*57 (Net
uid 1337,0
lang 5
decl (Decl
n "Image_Done"
t "wire"
o 8
suid 33,0
)
declText (MLText
uid 1338,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-40400,81000,-39600"
st "wire                         Image_Done;"
)
)
*58 (Net
uid 1460,0
lang 5
decl (Decl
n "params"
t "wire"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
posAdd 0
o 20
suid 35,0
)
declText (MLText
uid 1461,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-29800,95500,-29000"
st "wire [(10*9)-1:0]            params; //[9:0]//9 params size of 9 bits"
)
)
*59 (Net
uid 1466,0
lang 5
decl (Decl
n "W_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 16
suid 36,0
)
declText (MLText
uid 1467,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-33000,123000,-32200"
st "wire [(Data_Depth*2*2)-1:0]  W_block; //[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*60 (Net
uid 1472,0
lang 5
decl (Decl
n "Im_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 12
suid 37,0
)
declText (MLText
uid 1473,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-36200,123500,-35400"
st "wire [(Data_Depth*2*2)-1:0]  Im_block; //[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*61 (Net
uid 1870,0
lang 5
decl (Decl
n "Image_Done1"
t "wire"
eolc "//State indicator - Control and Registers Image done"
posAdd 0
o 13
suid 38,0
)
declText (MLText
uid 1871,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-35400,108000,-34600"
st "wire                         Image_Done1; //State indicator - Control and Registers Image done"
)
)
*62 (SaComponent
uid 2488,0
optionalChildren [
*63 (CptPort
uid 2448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2449,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,29000,93375,29750"
)
tg (CPTG
uid 2450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2451,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "92500,26700,93500,28000"
st "clk"
blo "93300,28000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
eolc "//system clock"
o 4
suid 1,0
)
)
)
*64 (CptPort
uid 2452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2453,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,29000,92375,29750"
)
tg (CPTG
uid 2454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2455,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "91500,26700,92500,28000"
st "rst"
blo "92300,28000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//Reset active low"
o 7
suid 2,0
)
)
)
*65 (CptPort
uid 2456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,17625,83000,18375"
)
tg (CPTG
uid 2458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2459,0
va (VaSet
font "arial,8,0"
)
xt "84000,17500,86600,18500"
st "ena_in"
blo "84000,18300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//Enable"
o 5
suid 3,0
)
)
)
*66 (CptPort
uid 2460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,11625,83000,12375"
)
tg (CPTG
uid 2462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2463,0
va (VaSet
font "arial,8,0"
)
xt "84000,11500,96400,12500"
st "Im_block : [(Data_Depth*2*2)-1:0]"
blo "84000,12300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Im_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
prec "// Port Declarations"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
o 1
suid 4,0
)
)
)
*67 (CptPort
uid 2464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,9625,83000,10375"
)
tg (CPTG
uid 2466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2467,0
va (VaSet
font "arial,8,0"
)
xt "84000,9500,96300,10500"
st "W_block : [(Data_Depth*2*2)-1:0]"
blo "84000,10300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "W_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 3
suid 5,0
)
)
)
*68 (CptPort
uid 2468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,13625,83000,14375"
)
tg (CPTG
uid 2470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2471,0
va (VaSet
font "arial,8,0"
)
xt "84000,13500,90400,14500"
st "params : [47-1:0]"
blo "84000,14300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "params"
t "wire"
b "[47-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
o 6
suid 6,0
)
)
)
*69 (CptPort
uid 2472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2473,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108625,8250,109375,9000"
)
tg (CPTG
uid 2474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2475,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "108500,10000,109500,22600"
st "block_out : [(Data_Depth*2*2)-1:0]"
ju 2
blo "109300,10000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "block_out"
t "reg"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 9
suid 11,0
)
)
)
*70 (CptPort
uid 2476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2477,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,8250,98375,9000"
)
tg (CPTG
uid 2478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2479,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "97500,10000,98500,14500"
st "block_done"
ju 2
blo "98300,10000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "block_done"
t "reg"
eolc "//Finished watermark insertion of block"
o 8
suid 12,0
)
)
)
*71 (CptPort
uid 2480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2481,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,8250,106375,9000"
)
tg (CPTG
uid 2482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2483,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "105500,10000,106500,12500"
st "Ready"
ju 2
blo "106300,10000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Ready"
t "wire"
eolc "//Block_To_Pixel is ready to recive new block"
o 2
suid 13,0
)
)
)
*72 (CptPort
uid 2484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2485,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110625,8250,111375,9000"
)
tg (CPTG
uid 2486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2487,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "110500,10000,111500,14300"
st "M2 : [19:0]"
ju 2
blo "111300,10000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "M2"
t "reg"
b "[19:0]"
eolc "//M*M number of pixel in a block"
o 10
suid 14,0
)
)
)
]
shape (Rectangle
uid 2489,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "83000,9000,112000,29000"
)
oxt "6000,21000,35000,41000"
ttg (MlTextGroup
uid 2490,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 2491,0
va (VaSet
font "arial,8,1"
)
xt "90200,18000,93700,19000"
st "Lab1_lib"
blo "90200,18800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 2492,0
va (VaSet
font "arial,8,1"
)
xt "90200,19000,101000,20000"
st "Equation_Implementation"
blo "90200,19800"
tm "CptNameMgr"
)
*75 (Text
uid 2493,0
va (VaSet
font "arial,8,1"
)
xt "90200,20000,92000,21000"
st "U_2"
blo "90200,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2494,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2495,0
text (MLText
uid 2496,0
va (VaSet
font "Courier New,8,0"
)
xt "68000,15000,68000,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2497,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "83250,27250,84750,28750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*76 (SaComponent
uid 2565,0
optionalChildren [
*77 (CptPort
uid 2521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2522,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,25000,24375,25750"
)
tg (CPTG
uid 2523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2524,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "23500,22700,24500,24000"
st "clk"
blo "24300,24000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
eolc "// system clock"
preAdd 0
o 1
suid 1,0
)
)
)
*78 (CptPort
uid 2525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2526,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,25000,19375,25750"
)
tg (CPTG
uid 2527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2528,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18500,22700,19500,24000"
st "rst"
blo "19300,24000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 2
suid 2,0
)
)
)
*79 (CptPort
uid 2529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,11625,16000,12375"
)
tg (CPTG
uid 2531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2532,0
va (VaSet
font "arial,8,0"
)
xt "17000,11500,19600,12500"
st "ena_in"
blo "17000,12300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//  Reset active low"
posAdd 0
o 3
suid 3,0
)
)
)
*80 (CptPort
uid 2533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,3625,16000,4375"
)
tg (CPTG
uid 2535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2536,0
va (VaSet
font "arial,8,0"
)
xt "17000,3500,29600,4500"
st "Address : [Amba_Addr_Depth-1:0]"
blo "17000,4300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Address"
t "wire"
b "[Amba_Addr_Depth-1:0]"
prec "// Port Declarations"
eolc "// APB Address Bus"
preAdd 0
o 4
suid 4,0
)
)
)
*81 (CptPort
uid 2537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,5625,16000,6375"
)
tg (CPTG
uid 2539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2540,0
va (VaSet
font "arial,8,0"
)
xt "17000,5500,27000,6500"
st "data_in : [Amba_Word-1:0]"
blo "17000,6300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "data_in"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Read Data Bus"
o 5
suid 5,0
)
)
)
*82 (CptPort
uid 2541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,17625,48750,18375"
)
tg (CPTG
uid 2543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2544,0
va (VaSet
font "arial,8,0"
)
xt "44000,17500,47000,18500"
st "ena_out"
ju 2
blo "47000,18300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "ena_out"
t "reg"
eolc "// when a block is ready"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*83 (CptPort
uid 2545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2546,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,2250,30375,3000"
)
tg (CPTG
uid 2547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2548,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "29500,4000,30500,9100"
st "Image_Done"
ju 2
blo "30300,4000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "Image_Done"
t "reg"
eolc "//State indicator (Output)"
posAdd 0
o 7
suid 9,0
)
)
)
*84 (CptPort
uid 2549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2550,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,2250,37375,3000"
)
tg (CPTG
uid 2551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2552,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "36500,4000,37500,8800"
st "Block_Done"
ju 2
blo "37300,4000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Block_Done"
t "wire"
eolc "// when block is done"
posAdd 0
o 8
suid 10,0
)
)
)
*85 (CptPort
uid 2553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,11625,48750,12375"
)
tg (CPTG
uid 2555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2556,0
va (VaSet
font "arial,8,0"
)
xt "34600,11500,47000,12500"
st "Im_block : [(Data_Depth*2*2)-1:0]"
ju 2
blo "47000,12300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "Im_block"
t "reg"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 10
suid 30,0
)
)
)
*86 (CptPort
uid 2557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,9625,48750,10375"
)
tg (CPTG
uid 2559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2560,0
va (VaSet
font "arial,8,0"
)
xt "34700,9500,47000,10500"
st "W_block : [(Data_Depth*2*2)-1:0]"
ju 2
blo "47000,10300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "W_block"
t "reg"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 11
suid 31,0
)
)
)
*87 (CptPort
uid 2561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,13625,48750,14375"
)
tg (CPTG
uid 2563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2564,0
va (VaSet
font "arial,8,0"
)
xt "40600,13500,47000,14500"
st "params : [47-1:0]"
ju 2
blo "47000,14300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "params"
t "reg"
b "[47-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
posAdd 0
o 9
suid 32,0
)
)
)
]
shape (Rectangle
uid 2566,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,3000,48000,25000"
)
oxt "2000,24000,34000,44000"
ttg (MlTextGroup
uid 2567,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 2568,0
va (VaSet
font "arial,8,1"
)
xt "23200,15000,26700,16000"
st "Lab1_lib"
blo "23200,15800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 2569,0
va (VaSet
font "arial,8,1"
)
xt "23200,16000,33100,17000"
st "Control_And_Registers"
blo "23200,16800"
tm "CptNameMgr"
)
*90 (Text
uid 2570,0
va (VaSet
font "arial,8,1"
)
xt "23200,17000,25000,18000"
st "U_0"
blo "23200,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2571,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2572,0
text (MLText
uid 2573,0
va (VaSet
font "Courier New,8,0"
)
xt "-8000,9000,-8000,9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2574,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,23250,17750,24750"
iconName "FlowChart.png"
iconMaskName "FlowChart.msk"
ftype 4
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 2746,0
optionalChildren [
*92 (CptPort
uid 2706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2707,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79625,-5000,80375,-4250"
)
tg (CPTG
uid 2708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2709,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "79500,-10500,80500,-6000"
st "block_done"
blo "80300,-6000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "block_done"
t "wire"
eolc "//Finished watermark insertion of block"
preAdd 0
o 5
suid 1,0
)
)
)
*93 (CptPort
uid 2710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2711,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81625,-5000,82375,-4250"
)
tg (CPTG
uid 2712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2713,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "81500,-8500,82500,-6000"
st "Ready"
blo "82300,-6000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "Ready"
t "reg"
eolc "//Block_To_Pixel is ready to recive new block"
o 7
suid 3,0
)
)
)
*94 (CptPort
uid 2714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2715,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,-25750,74375,-25000"
)
tg (CPTG
uid 2716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2717,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "73500,-24000,74500,-12900"
st "Pixel_Data : [Data_Depth-1:0]"
ju 2
blo "74300,-24000"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "Pixel_Data"
t "reg"
b "[Data_Depth-1:0]"
eolc "//Modified pixel (Output)"
o 6
suid 4,0
)
)
)
*95 (CptPort
uid 2718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,-23375,98750,-22625"
)
tg (CPTG
uid 2720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2721,0
va (VaSet
font "arial,8,0"
)
xt "93400,-23500,97000,-22500"
st "new_pixel"
ju 2
blo "97000,-22700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "new_pixel"
t "reg"
eolc "//New pixel indicator"
o 8
suid 5,0
)
)
)
*96 (CptPort
uid 2722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2723,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,-7375,98750,-6625"
)
tg (CPTG
uid 2724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2725,0
va (VaSet
font "arial,8,0"
)
xt "92700,-7500,97000,-6500"
st "M2 : [19:0]"
ju 2
blo "97000,-6700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "M2"
t "wire"
b "[19:0]"
eolc "//M*M number of pixel in a block"
preAdd 0
posAdd 0
o 3
suid 6,0
)
)
)
*97 (CptPort
uid 2726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,-21375,71000,-20625"
)
tg (CPTG
uid 2728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2729,0
va (VaSet
font "arial,8,0"
)
xt "72000,-21500,73300,-20500"
st "clk"
blo "72000,-20700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
eolc "//system clock"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
)
*98 (CptPort
uid 2730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,-20375,71000,-19625"
)
tg (CPTG
uid 2732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2733,0
va (VaSet
font "arial,8,0"
)
xt "72000,-20500,73300,-19500"
st "rst"
blo "72000,-19700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 2
suid 8,0
)
)
)
*99 (CptPort
uid 2734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2735,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,-5000,75375,-4250"
)
tg (CPTG
uid 2736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2737,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "74500,-10200,75500,-6000"
st "last_Block"
blo "75300,-6000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "last_Block"
t "wire"
eolc "//State indicator - Control and Registers Image done"
o 9
suid 9,0
)
)
)
*100 (CptPort
uid 2738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,-20375,98750,-19625"
)
tg (CPTG
uid 2740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2741,0
va (VaSet
font "arial,8,0"
)
xt "91900,-20500,97000,-19500"
st "Image_Done"
ju 2
blo "97000,-19700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "Image_Done"
t "reg"
eolc "//State indicator (Output)"
o 10
suid 10,0
)
)
)
*101 (CptPort
uid 2742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2743,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90625,-5000,91375,-4250"
)
tg (CPTG
uid 2744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2745,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "90500,-18200,91500,-6000"
st "block_in : [(Data_Depth*2*2)-1:0]"
blo "91300,-6000"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "block_in"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//Block (after watermarking)  that sent to Block to Pixel"
posAdd 0
o 4
suid 11,0
)
)
)
]
shape (Rectangle
uid 2747,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,-25000,98000,-5000"
)
oxt "5000,23000,32000,43000"
ttg (MlTextGroup
uid 2748,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 2749,0
va (VaSet
font "arial,8,1"
)
xt "80200,-22000,83700,-21000"
st "Lab1_lib"
blo "80200,-21200"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 2750,0
va (VaSet
font "arial,8,1"
)
xt "80200,-21000,86600,-20000"
st "Block_To_Pixel"
blo "80200,-20200"
tm "CptNameMgr"
)
*104 (Text
uid 2751,0
va (VaSet
font "arial,8,1"
)
xt "80200,-20000,82000,-19000"
st "U_1"
blo "80200,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2752,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2753,0
text (MLText
uid 2754,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,-19000,42000,-19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2755,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "71250,-6750,72750,-5250"
iconName "FlowChart.png"
iconMaskName "FlowChart.msk"
ftype 4
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*105 (Net
uid 2756,0
lang 5
decl (Decl
n "block_out"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 17
suid 40,0
)
declText (MLText
uid 2757,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,-32200,124000,-31400"
st "wire [(Data_Depth*2*2)-1:0]  block_out; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
)
)
*106 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,4000,15250,4000"
pts [
"-3000,4000"
"15250,4000"
]
)
start &2
end &80
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-1000,3000,2200,4000"
st "PADDR"
blo "-1000,3800"
tm "WireNameMgr"
)
)
on &3
)
*107 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "-3000,10000,5000,10000"
pts [
"-3000,10000"
"5000,10000"
]
)
start &4
end &40
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,9000,5900,10000"
st "PENABLE"
blo "2000,9800"
tm "WireNameMgr"
)
)
on &5
)
*108 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "-3000,12000,5000,12000"
pts [
"-3000,12000"
"5000,12000"
]
)
start &6
end &42
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,11000,4300,12000"
st "PSEL"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &7
)
*109 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,6000,15250,6000"
pts [
"-3000,6000"
"15250,6000"
]
)
start &8
end &81
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-1000,5000,2700,6000"
st "PWDATA"
blo "-1000,5800"
tm "WireNameMgr"
)
)
on &9
)
*110 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "-3000,14000,5000,14000"
pts [
"-3000,14000"
"5000,14000"
]
)
start &10
end &44
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,13000,5400,14000"
st "PWRITE"
blo "2000,13800"
tm "WireNameMgr"
)
)
on &11
)
*111 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,-26000,116000,-25750"
pts [
"116000,-26000"
"74000,-26000"
"74000,-25750"
]
)
start &12
end &94
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "115000,-27000,119400,-26000"
st "Pixel_Data"
blo "115000,-26200"
tm "WireNameMgr"
)
)
on &13
)
*112 (Wire
uid 127,0
optionalChildren [
*113 (BdJunction
uid 537,0
ps "OnConnectorStrategy"
shape (Circle
uid 538,0
va (VaSet
vasetType 1
)
xt "23600,36600,24400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "-3000,25750,24000,37000"
pts [
"-3000,37000"
"24000,37000"
"24000,25750"
]
)
start &14
end &77
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,25000,27300,26000"
st "clk"
blo "26000,25800"
tm "WireNameMgr"
)
)
on &15
)
*114 (Wire
uid 141,0
optionalChildren [
*115 (BdJunction
uid 543,0
ps "OnConnectorStrategy"
shape (Circle
uid 544,0
va (VaSet
vasetType 1
)
xt "18600,33600,19400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "-3000,25750,19000,34000"
pts [
"-3000,34000"
"19000,34000"
"19000,25750"
]
)
start &16
end &78
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,26000,21300,27000"
st "rst"
blo "20000,26800"
tm "WireNameMgr"
)
)
on &17
)
*116 (Wire
uid 533,0
optionalChildren [
*117 (BdJunction
uid 1264,0
ps "OnConnectorStrategy"
shape (Circle
uid 1265,0
va (VaSet
vasetType 1
)
xt "60600,36600,61400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "24000,29750,93000,37000"
pts [
"24000,37000"
"93000,37000"
"93000,29750"
]
)
start &113
end &63
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "92000,31750,93000,33050"
st "clk"
blo "92800,33050"
tm "WireNameMgr"
)
)
on &15
)
*118 (Wire
uid 539,0
optionalChildren [
*119 (BdJunction
uid 1270,0
ps "OnConnectorStrategy"
shape (Circle
uid 1271,0
va (VaSet
vasetType 1
)
xt "67600,33600,68400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "19000,29750,92000,34000"
pts [
"19000,34000"
"92000,34000"
"92000,29750"
]
)
start &115
end &64
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 542,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "91000,31750,92000,33050"
st "rst"
blo "91800,33050"
tm "WireNameMgr"
)
)
on &17
)
*120 (Wire
uid 557,0
shape (OrthoPolyLine
uid 558,0
va (VaSet
vasetType 3
)
xt "48750,18000,82250,18000"
pts [
"48750,18000"
"82250,18000"
]
)
start &82
end &65
sat 32
eat 32
st 0
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
font "arial,8,0"
)
xt "50750,17000,53750,18000"
st "ena_out"
blo "50750,17800"
tm "WireNameMgr"
)
)
on &49
)
*121 (Wire
uid 575,0
optionalChildren [
*122 (BdJunction
uid 1052,0
ps "OnConnectorStrategy"
shape (Circle
uid 1053,0
va (VaSet
vasetType 1
)
xt "79600,600,80400,1400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "37000,1000,98000,8250"
pts [
"37000,2250"
"37000,1000"
"98000,1000"
"98000,8250"
]
)
start &84
end &70
sat 32
eat 32
st 0
tg (WTG
uid 577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 578,0
va (VaSet
font "arial,8,0"
)
xt "37000,-1000,41800,0"
st "Block_Done"
blo "37000,-200"
tm "WireNameMgr"
)
)
on &50
)
*123 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "82000,-4250,106000,8250"
pts [
"82000,-4250"
"82000,-2000"
"106000,-2000"
"106000,8250"
]
)
start &93
end &71
sat 32
eat 32
st 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "82000,-4500,83000,-2000"
st "Ready"
blo "82800,-2000"
tm "WireNameMgr"
)
)
on &51
)
*124 (Wire
uid 681,0
shape (OrthoPolyLine
uid 682,0
va (VaSet
vasetType 3
)
xt "80000,-4250,80000,1000"
pts [
"80000,-4250"
"80000,1000"
]
)
start &92
end &122
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 684,0
va (VaSet
font "arial,8,0"
)
xt "75000,0,79800,1000"
st "Block_Done"
blo "75000,800"
tm "WireNameMgr"
)
)
on &50
)
*125 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
)
xt "98750,-23000,116000,-23000"
pts [
"98750,-23000"
"116000,-23000"
]
)
start &95
end &52
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113750,-24000,117350,-23000"
st "new_pixel"
blo "113750,-23200"
tm "WireNameMgr"
)
)
on &53
)
*126 (Wire
uid 1256,0
shape (OrthoPolyLine
uid 1257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98750,-7000,111000,8250"
pts [
"98750,-7000"
"111000,-7000"
"111000,8250"
]
)
start &96
end &72
sat 32
eat 32
sty 1
st 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
font "arial,8,0"
)
xt "100750,-8000,105050,-7000"
st "M2 : [19:0]"
blo "100750,-7200"
tm "WireNameMgr"
)
)
on &55
)
*127 (Wire
uid 1260,0
shape (OrthoPolyLine
uid 1261,0
va (VaSet
vasetType 3
)
xt "61000,-21000,70250,37000"
pts [
"70250,-21000"
"61000,-21000"
"61000,37000"
]
)
start &97
end &117
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
va (VaSet
font "arial,8,0"
)
xt "68250,-22000,69550,-21000"
st "clk"
blo "68250,-21200"
tm "WireNameMgr"
)
)
on &15
)
*128 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "68000,-20000,70250,34000"
pts [
"70250,-20000"
"70250,34000"
"68000,34000"
]
)
start &98
end &119
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "69250,-18000,70250,-16700"
st "rst"
blo "70050,-16700"
tm "WireNameMgr"
)
)
on &17
)
*129 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "11000,12000,15250,12000"
pts [
"11000,12000"
"15250,12000"
]
)
start &30
end &79
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13000,12000,14800,13000"
st "dout"
blo "13000,12800"
tm "WireNameMgr"
)
)
on &56
)
*130 (Wire
uid 1321,0
shape (OrthoPolyLine
uid 1322,0
va (VaSet
vasetType 3
)
xt "98750,-20000,116000,-20000"
pts [
"98750,-20000"
"116000,-20000"
]
)
start &100
end &1
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1324,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113750,-21000,118850,-20000"
st "Image_Done"
blo "113750,-20200"
tm "WireNameMgr"
)
)
on &57
)
*131 (Wire
uid 1462,0
shape (OrthoPolyLine
uid 1463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,14000,82250,14000"
pts [
"48750,14000"
"82250,14000"
]
)
start &87
end &68
sat 32
eat 32
sty 1
st 0
tg (WTG
uid 1464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1465,0
va (VaSet
font "arial,8,0"
)
xt "50750,13000,58850,14000"
st "params : [(10*9)-1:0]"
blo "50750,13800"
tm "WireNameMgr"
)
)
on &58
)
*132 (Wire
uid 1468,0
shape (OrthoPolyLine
uid 1469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,10000,82250,10000"
pts [
"48750,10000"
"82250,10000"
]
)
start &86
end &67
sat 32
eat 32
sty 1
st 0
tg (WTG
uid 1470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1471,0
va (VaSet
font "arial,8,0"
)
xt "50750,9000,63050,10000"
st "W_block : [(Data_Depth*2*2)-1:0]"
blo "50750,9800"
tm "WireNameMgr"
)
)
on &59
)
*133 (Wire
uid 1474,0
shape (OrthoPolyLine
uid 1475,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,12000,82250,12000"
pts [
"48750,12000"
"82250,12000"
]
)
start &85
end &66
sat 32
eat 32
sty 1
st 0
tg (WTG
uid 1476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1477,0
va (VaSet
font "arial,8,0"
)
xt "50750,11000,63150,12000"
st "Im_block : [(Data_Depth*2*2)-1:0]"
blo "50750,11800"
tm "WireNameMgr"
)
)
on &60
)
*134 (Wire
uid 1872,0
shape (OrthoPolyLine
uid 1873,0
va (VaSet
vasetType 3
)
xt "30000,-4250,75000,2250"
pts [
"30000,2250"
"30000,-1000"
"31000,-1000"
"31000,-2000"
"75000,-2000"
"75000,-4250"
]
)
start &83
end &99
sat 32
eat 32
st 0
tg (WTG
uid 1874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1875,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "29000,-4750,30000,750"
st "Image_Done1"
blo "29800,750"
tm "WireNameMgr"
)
)
on &61
)
*135 (Wire
uid 2758,0
shape (OrthoPolyLine
uid 2759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,-4250,109000,8250"
pts [
"109000,8250"
"109000,-3000"
"91000,-3000"
"91000,-4250"
]
)
start &69
end &101
sat 32
eat 32
sty 1
st 0
tg (WTG
uid 2760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2761,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "108000,-4950,109000,7650"
st "block_out : [(Data_Depth*2*2)-1:0]"
blo "108800,7650"
tm "WireNameMgr"
)
)
on &105
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *136 (PackageList
uid 207,0
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
uid 208,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Package List"
blo "20000,800"
)
*138 (MLText
uid 209,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,1000,30900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 210,0
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 211,0
va (VaSet
font "arial,8,1"
)
xt "-11000,-48000,-2900,-47000"
st "Compiler Directives"
blo "-11000,-47200"
)
*140 (Text
uid 212,0
va (VaSet
font "arial,8,1"
)
xt "-11000,-47000,-1400,-46000"
st "Pre-module directives:"
blo "-11000,-46200"
)
*141 (MLText
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-46000,-3500,-44000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*142 (Text
uid 214,0
va (VaSet
font "arial,8,1"
)
xt "-11000,-44000,-900,-43000"
st "Post-module directives:"
blo "-11000,-43200"
)
*143 (MLText
uid 215,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-48000,-11000,-48000"
tm "BdCompilerDirectivesTextMgr"
)
*144 (Text
uid 216,0
va (VaSet
font "arial,8,1"
)
xt "-11000,-43000,-1100,-42000"
st "End-module directives:"
blo "-11000,-42200"
)
*145 (MLText
uid 217,0
va (VaSet
font "arial,8,0"
)
xt "-11000,-42000,-11000,-42000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "192,108,1730,972"
viewArea "32400,-59100,158160,11556"
cachedDiagramExtent "-11000,-48000,124100,37500"
hasePageBreakOrigin 1
pageBreakOrigin "-12000,-49000"
lastUid 3177,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*148 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*150 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*151 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*153 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*154 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*159 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*162 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,3100,-100"
st "g0: [7:0]"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*164 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*166 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "57000,-48000,62400,-47000"
st "Declarations"
blo "57000,-47200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "57000,-47000,59700,-46000"
st "Ports:"
blo "57000,-46200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "57000,-48000,60800,-47000"
st "Pre User:"
blo "57000,-47200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "57000,-48000,57000,-48000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "57000,-38000,64100,-37000"
st "Diagram Signals:"
blo "57000,-37200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "57000,-48000,61700,-47000"
st "Post User:"
blo "57000,-47200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "57000,-48000,57000,-48000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *167 (LEmptyRow
)
uid 220,0
optionalChildren [
*168 (RefLabelRowHdr
)
*169 (TitleRowHdr
)
*170 (FilterRowHdr
)
*171 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*172 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*173 (GroupColHdr
tm "GroupColHdrMgr"
)
*174 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*175 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*176 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*177 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*178 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*179 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*180 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*181 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*182 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PADDR"
t "wire"
b "[Amba_Addr_Depth-1:0]"
eolc "// APB Address Bus"
o 1
suid 2,0
)
)
uid 149,0
)
*183 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PENABLE"
t "wire"
eolc "// APB Bus Enable/clk"
o 2
suid 3,0
)
)
uid 151,0
)
*184 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PSEL"
t "wire"
eolc "// APB Bus Select"
o 3
suid 5,0
)
)
uid 153,0
)
*185 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PWDATA"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Write Data Bus"
o 4
suid 6,0
)
)
uid 155,0
)
*186 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "PWRITE"
t "wire"
eolc "// APB Bus Write"
o 5
suid 7,0
)
)
uid 157,0
)
*187 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
eolc "//system clock"
o 6
suid 9,0
)
)
uid 159,0
)
*188 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 7
suid 10,0
)
)
uid 161,0
)
*189 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Pixel_Data"
t "wire"
b "[Data_Depth-1:0]"
eolc "//Modified pixel (Output)"
o 9
suid 8,0
)
)
uid 167,0
)
*190 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "ena_out"
t "wire"
eolc "//Enable for start watermark insertion of block"
o 19
suid 15,0
)
)
uid 628,0
)
*191 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Block_Done"
t "wire"
eolc "//Finished watermark insertion of block"
o 11
suid 18,0
)
)
uid 632,0
)
*192 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Ready"
t "wire"
eolc "//Block_To_Pixel is ready to recive new block"
o 15
suid 20,0
)
)
uid 687,0
)
*193 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "new_pixel"
t "wire"
eolc "//New pixel indicator"
o 10
suid 24,0
)
)
uid 817,0
scheme 0
)
*194 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "M2"
t "wire"
b "[19:0]"
eolc "//M*M number of pixel in a block"
preAdd 0
posAdd 0
o 14
suid 29,0
)
)
uid 1272,0
)
*195 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "dout"
t "wire"
eolc "// APB Bus Enable/clk"
o 18
suid 30,0
)
)
uid 1280,0
)
*196 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Image_Done"
t "wire"
eolc "//State indicator (Output)"
o 8
suid 33,0
)
)
uid 1341,0
)
*197 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "params"
t "wire"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
posAdd 0
o 20
suid 35,0
)
)
uid 1480,0
)
*198 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "W_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 16
suid 36,0
)
)
uid 1482,0
)
*199 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Im_block"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 12
suid 37,0
)
)
uid 1484,0
)
*200 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "Image_Done1"
t "wire"
eolc "//State indicator - Control and Registers Image done"
posAdd 0
o 13
suid 38,0
)
)
uid 1876,0
)
*201 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "block_out"
t "wire"
b "[(Data_Depth*2*2)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 17
suid 40,0
)
)
uid 2762,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 235,0
optionalChildren [
*202 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *203 (MRCItem
litem &167
pos 20
dimension 20
)
uid 237,0
optionalChildren [
*204 (MRCItem
litem &168
pos 0
dimension 20
uid 238,0
)
*205 (MRCItem
litem &169
pos 1
dimension 23
uid 239,0
)
*206 (MRCItem
litem &170
pos 2
hidden 1
dimension 20
uid 240,0
)
*207 (MRCItem
litem &182
pos 6
dimension 20
uid 150,0
)
*208 (MRCItem
litem &183
pos 5
dimension 20
uid 152,0
)
*209 (MRCItem
litem &184
pos 4
dimension 20
uid 154,0
)
*210 (MRCItem
litem &185
pos 3
dimension 20
uid 156,0
)
*211 (MRCItem
litem &186
pos 2
dimension 20
uid 158,0
)
*212 (MRCItem
litem &187
pos 1
dimension 20
uid 160,0
)
*213 (MRCItem
litem &188
pos 0
dimension 20
uid 162,0
)
*214 (MRCItem
litem &189
pos 8
dimension 20
uid 168,0
)
*215 (MRCItem
litem &190
pos 17
dimension 20
uid 629,0
)
*216 (MRCItem
litem &191
pos 16
dimension 20
uid 633,0
)
*217 (MRCItem
litem &192
pos 15
dimension 20
uid 688,0
)
*218 (MRCItem
litem &193
pos 7
dimension 20
uid 818,0
)
*219 (MRCItem
litem &194
pos 14
dimension 20
uid 1273,0
)
*220 (MRCItem
litem &195
pos 13
dimension 20
uid 1281,0
)
*221 (MRCItem
litem &196
pos 9
dimension 20
uid 1342,0
)
*222 (MRCItem
litem &197
pos 12
dimension 20
uid 1481,0
)
*223 (MRCItem
litem &198
pos 11
dimension 20
uid 1483,0
)
*224 (MRCItem
litem &199
pos 10
dimension 20
uid 1485,0
)
*225 (MRCItem
litem &200
pos 18
dimension 20
uid 1877,0
)
*226 (MRCItem
litem &201
pos 19
dimension 20
uid 2763,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 241,0
optionalChildren [
*227 (MRCItem
litem &171
pos 0
dimension 20
uid 242,0
)
*228 (MRCItem
litem &173
pos 1
dimension 50
uid 243,0
)
*229 (MRCItem
litem &174
pos 2
dimension 100
uid 244,0
)
*230 (MRCItem
litem &175
pos 3
dimension 50
sortAscending 0
uid 245,0
)
*231 (MRCItem
litem &176
pos 4
dimension 100
uid 246,0
)
*232 (MRCItem
litem &177
pos 5
dimension 60
uid 247,0
)
*233 (MRCItem
litem &178
pos 6
dimension 208
uid 248,0
)
*234 (MRCItem
litem &179
pos 7
dimension 50
uid 249,0
)
*235 (MRCItem
litem &180
pos 8
dimension 50
uid 250,0
)
*236 (MRCItem
litem &181
pos 9
dimension 388
uid 251,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 236,0
vaOverrides [
]
)
]
)
uid 219,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *237 (LEmptyRow
)
uid 253,0
optionalChildren [
*238 (RefLabelRowHdr
)
*239 (TitleRowHdr
)
*240 (FilterRowHdr
)
*241 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*242 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*243 (GroupColHdr
tm "GroupColHdrMgr"
)
*244 (NameColHdr
tm "GenericNameColHdrMgr"
)
*245 (InitColHdr
tm "GenericValueColHdrMgr"
)
*246 (EolColHdr
tm "GenericEolColHdrMgr"
)
*247 (LogGeneric
generic (GiElement
name "Amba_Addr_Depth"
type "integer"
value "10"
e "//Part of the Amba standard at Moodle site; Range - 20,24,32"
)
uid 169,0
)
*248 (LogGeneric
generic (GiElement
name "Amba_Word"
type "integer"
value "16"
e "//Part of the Amba standard at Moodle site; Range - 16,24,32"
)
uid 171,0
)
*249 (LogGeneric
generic (GiElement
name "Data_Depth"
type "integer"
value "8"
e "//Bit depth of the pixel; Range - 8,16"
)
uid 173,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 263,0
optionalChildren [
*250 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *251 (MRCItem
litem &237
pos 3
dimension 20
)
uid 265,0
optionalChildren [
*252 (MRCItem
litem &238
pos 0
dimension 20
uid 266,0
)
*253 (MRCItem
litem &239
pos 1
dimension 23
uid 267,0
)
*254 (MRCItem
litem &240
pos 2
hidden 1
dimension 20
uid 268,0
)
*255 (MRCItem
litem &247
pos 0
dimension 20
uid 170,0
)
*256 (MRCItem
litem &248
pos 1
dimension 20
uid 172,0
)
*257 (MRCItem
litem &249
pos 2
dimension 20
uid 174,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 269,0
optionalChildren [
*258 (MRCItem
litem &241
pos 0
dimension 20
uid 270,0
)
*259 (MRCItem
litem &243
pos 1
dimension 50
uid 271,0
)
*260 (MRCItem
litem &244
pos 2
dimension 100
uid 272,0
)
*261 (MRCItem
litem &245
pos 3
dimension 50
uid 273,0
)
*262 (MRCItem
litem &246
pos 4
dimension 301
uid 274,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 264,0
vaOverrides [
]
)
]
)
uid 252,0
type 1
)
activeModelName "BlockDiag"
)
