{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730491736478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730491736478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:08:56 2024 " "Processing started: Fri Nov  1 15:08:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730491736478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491736478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491736479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730491736991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730491736991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/leddcd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746475 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/leddcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder " "Found design unit 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/decoder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-body " "Found design unit 2: decoder-body" {  } { { "decoder.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_divider-structural " "Found design unit 1: display_divider-structural" {  } { { "display_divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746483 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "display_divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746488 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_tb-testbench " "Found design unit 1: comparator_tb-testbench" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746492 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/comparator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_const.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_const.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-structural_combinational " "Found design unit 1: divider-structural_combinational" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider-behavioral_sequential " "Found design unit 2: divider-behavioral_sequential" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746502 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_tb-behavior " "Found design unit 1: divider_tb-behavior" {  } { { "divider_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746507 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730491746507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_divider " "Elaborating entity \"display_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730491746576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:dut " "Elaborating entity \"divider\" for hierarchy \"divider:dut\"" {  } { { "display_divider.vhd" "dut" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491746586 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend divider.vhd(181) " "VHDL Process Statement warning at divider.vhd(181): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done divider.vhd(189) " "VHDL Process Statement warning at divider.vhd(189): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE divider.vhd(205) " "VHDL warning at divider.vhd(205): comparison between unequal length operands always returns FALSE" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 205 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done divider.vhd(215) " "VHDL Process Statement warning at divider.vhd(215): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient_out divider.vhd(216) " "VHDL Process Statement warning at divider.vhd(216): signal \"quotient_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow divider.vhd(167) " "VHDL Process Statement warning at divider.vhd(167): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient divider.vhd(167) " "VHDL Process Statement warning at divider.vhd(167): inferring latch(es) for signal or variable \"quotient\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730491746589 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] divider.vhd(167) " "Inferred latch for \"quotient\[0\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] divider.vhd(167) " "Inferred latch for \"quotient\[1\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] divider.vhd(167) " "Inferred latch for \"quotient\[2\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] divider.vhd(167) " "Inferred latch for \"quotient\[3\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] divider.vhd(167) " "Inferred latch for \"quotient\[4\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] divider.vhd(167) " "Inferred latch for \"quotient\[5\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] divider.vhd(167) " "Inferred latch for \"quotient\[6\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] divider.vhd(167) " "Inferred latch for \"quotient\[7\]\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow divider.vhd(167) " "Inferred latch for \"overflow\" at divider.vhd(167)" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491746590 "|display_divider|divider:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator divider:dut\|comparator:looping_comparator " "Elaborating entity \"comparator\" for hierarchy \"divider:dut\|comparator:looping_comparator\"" {  } { { "divider.vhd" "looping_comparator" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491746591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\g1:0:nth_display " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\g1:0:nth_display\"" {  } { { "display_divider.vhd" "\\g1:0:nth_display" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/display_divider.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491746595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[2\] " "Latch divider:dut\|quotient\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747257 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[0\] " "Latch divider:dut\|quotient\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747257 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[1\] " "Latch divider:dut\|quotient\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747257 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[3\] " "Latch divider:dut\|quotient\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747257 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[6\] " "Latch divider:dut\|quotient\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747257 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[5\] " "Latch divider:dut\|quotient\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747258 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[4\] " "Latch divider:dut\|quotient\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747258 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|quotient\[7\] " "Latch divider:dut\|quotient\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|done " "Ports D and ENA on the latch are fed by the same signal divider:dut\|done" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730491747258 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730491747258 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[2\] divider:dut\|zext_dividend\[2\]~_emulated divider:dut\|zext_dividend\[2\]~1 " "Register \"divider:dut\|zext_dividend\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[2\]~_emulated\" and latch \"divider:dut\|zext_dividend\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[2\] divider:dut\|zext_divisor\[2\]~_emulated divider:dut\|zext_divisor\[2\]~1 " "Register \"divider:dut\|zext_divisor\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[2\]~_emulated\" and latch \"divider:dut\|zext_divisor\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[1\] divider:dut\|zext_dividend\[1\]~_emulated divider:dut\|zext_dividend\[1\]~5 " "Register \"divider:dut\|zext_dividend\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[1\]~_emulated\" and latch \"divider:dut\|zext_dividend\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[1\] divider:dut\|zext_divisor\[1\]~_emulated divider:dut\|zext_divisor\[1\]~5 " "Register \"divider:dut\|zext_divisor\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[1\]~_emulated\" and latch \"divider:dut\|zext_divisor\[1\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[0\] divider:dut\|zext_dividend\[0\]~_emulated divider:dut\|zext_dividend\[0\]~9 " "Register \"divider:dut\|zext_dividend\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[0\]~_emulated\" and latch \"divider:dut\|zext_dividend\[0\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[0\] divider:dut\|zext_divisor\[0\]~_emulated divider:dut\|zext_divisor\[0\]~9 " "Register \"divider:dut\|zext_divisor\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[0\]~_emulated\" and latch \"divider:dut\|zext_divisor\[0\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[11\] divider:dut\|zext_dividend\[11\]~_emulated divider:dut\|zext_dividend\[11\]~13 " "Register \"divider:dut\|zext_dividend\[11\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[11\]~_emulated\" and latch \"divider:dut\|zext_dividend\[11\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[11\] divider:dut\|zext_divisor\[11\]~_emulated divider:dut\|zext_divisor\[11\]~13 " "Register \"divider:dut\|zext_divisor\[11\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[11\]~_emulated\" and latch \"divider:dut\|zext_divisor\[11\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[10\] divider:dut\|zext_dividend\[10\]~_emulated divider:dut\|zext_dividend\[10\]~17 " "Register \"divider:dut\|zext_dividend\[10\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[10\]~_emulated\" and latch \"divider:dut\|zext_dividend\[10\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[10\] divider:dut\|zext_divisor\[10\]~_emulated divider:dut\|zext_divisor\[10\]~17 " "Register \"divider:dut\|zext_divisor\[10\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[10\]~_emulated\" and latch \"divider:dut\|zext_divisor\[10\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[9\] divider:dut\|zext_dividend\[9\]~_emulated divider:dut\|zext_dividend\[9\]~21 " "Register \"divider:dut\|zext_dividend\[9\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[9\]~_emulated\" and latch \"divider:dut\|zext_dividend\[9\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[9\] divider:dut\|zext_divisor\[9\]~_emulated divider:dut\|zext_divisor\[9\]~21 " "Register \"divider:dut\|zext_divisor\[9\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[9\]~_emulated\" and latch \"divider:dut\|zext_divisor\[9\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[8\] divider:dut\|zext_dividend\[8\]~_emulated divider:dut\|zext_dividend\[8\]~25 " "Register \"divider:dut\|zext_dividend\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[8\]~_emulated\" and latch \"divider:dut\|zext_dividend\[8\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[8\] divider:dut\|zext_divisor\[8\]~_emulated divider:dut\|zext_divisor\[8\]~25 " "Register \"divider:dut\|zext_divisor\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[8\]~_emulated\" and latch \"divider:dut\|zext_divisor\[8\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[7\] divider:dut\|zext_dividend\[7\]~_emulated divider:dut\|zext_dividend\[7\]~29 " "Register \"divider:dut\|zext_dividend\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[7\]~_emulated\" and latch \"divider:dut\|zext_dividend\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[7\] divider:dut\|zext_divisor\[7\]~_emulated divider:dut\|zext_divisor\[7\]~29 " "Register \"divider:dut\|zext_divisor\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[7\]~_emulated\" and latch \"divider:dut\|zext_divisor\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[6\] divider:dut\|zext_dividend\[6\]~_emulated divider:dut\|zext_dividend\[6\]~33 " "Register \"divider:dut\|zext_dividend\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[6\]~_emulated\" and latch \"divider:dut\|zext_dividend\[6\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[6\] divider:dut\|zext_divisor\[6\]~_emulated divider:dut\|zext_divisor\[6\]~33 " "Register \"divider:dut\|zext_divisor\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[6\]~_emulated\" and latch \"divider:dut\|zext_divisor\[6\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[5\] divider:dut\|zext_dividend\[5\]~_emulated divider:dut\|zext_dividend\[5\]~37 " "Register \"divider:dut\|zext_dividend\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[5\]~_emulated\" and latch \"divider:dut\|zext_dividend\[5\]~37\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[5\] divider:dut\|zext_divisor\[5\]~_emulated divider:dut\|zext_divisor\[5\]~37 " "Register \"divider:dut\|zext_divisor\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[5\]~_emulated\" and latch \"divider:dut\|zext_divisor\[5\]~37\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[4\] divider:dut\|zext_dividend\[4\]~_emulated divider:dut\|zext_dividend\[4\]~41 " "Register \"divider:dut\|zext_dividend\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[4\]~_emulated\" and latch \"divider:dut\|zext_dividend\[4\]~41\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[4\] divider:dut\|zext_divisor\[4\]~_emulated divider:dut\|zext_divisor\[4\]~41 " "Register \"divider:dut\|zext_divisor\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[4\]~_emulated\" and latch \"divider:dut\|zext_divisor\[4\]~41\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_dividend\[3\] divider:dut\|zext_dividend\[3\]~_emulated divider:dut\|zext_dividend\[3\]~45 " "Register \"divider:dut\|zext_dividend\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_dividend\[3\]~_emulated\" and latch \"divider:dut\|zext_dividend\[3\]~45\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_dividend[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|zext_divisor\[3\] divider:dut\|zext_divisor\[3\]~_emulated divider:dut\|zext_divisor\[3\]~45 " "Register \"divider:dut\|zext_divisor\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|zext_divisor\[3\]~_emulated\" and latch \"divider:dut\|zext_divisor\[3\]~45\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|zext_divisor[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|done divider:dut\|done~_emulated divider:dut\|done~1 " "Register \"divider:dut\|done\" is converted into an equivalent circuit using register \"divider:dut\|done~_emulated\" and latch \"divider:dut\|done~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|done"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[2\] divider:dut\|quotient_out\[2\]~_emulated divider:dut\|quotient_out\[2\]~1 " "Register \"divider:dut\|quotient_out\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[2\]~_emulated\" and latch \"divider:dut\|quotient_out\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[0\] divider:dut\|quotient_out\[0\]~_emulated divider:dut\|quotient_out\[0\]~5 " "Register \"divider:dut\|quotient_out\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[0\]~_emulated\" and latch \"divider:dut\|quotient_out\[0\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[1\] divider:dut\|quotient_out\[1\]~_emulated divider:dut\|quotient_out\[1\]~9 " "Register \"divider:dut\|quotient_out\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[1\]~_emulated\" and latch \"divider:dut\|quotient_out\[1\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[3\] divider:dut\|quotient_out\[3\]~_emulated divider:dut\|quotient_out\[3\]~13 " "Register \"divider:dut\|quotient_out\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[3\]~_emulated\" and latch \"divider:dut\|quotient_out\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[6\] divider:dut\|quotient_out\[6\]~_emulated divider:dut\|quotient_out\[6\]~17 " "Register \"divider:dut\|quotient_out\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[6\]~_emulated\" and latch \"divider:dut\|quotient_out\[6\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[5\] divider:dut\|quotient_out\[5\]~_emulated divider:dut\|quotient_out\[5\]~21 " "Register \"divider:dut\|quotient_out\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[5\]~_emulated\" and latch \"divider:dut\|quotient_out\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[4\] divider:dut\|quotient_out\[4\]~_emulated divider:dut\|quotient_out\[4\]~25 " "Register \"divider:dut\|quotient_out\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[4\]~_emulated\" and latch \"divider:dut\|quotient_out\[4\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|quotient_out\[7\] divider:dut\|quotient_out\[7\]~_emulated divider:dut\|quotient_out\[7\]~29 " "Register \"divider:dut\|quotient_out\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|quotient_out\[7\]~_emulated\" and latch \"divider:dut\|quotient_out\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|quotient_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[2\] divider:dut\|shift_position\[2\]~_emulated divider:dut\|shift_position\[2\]~1 " "Register \"divider:dut\|shift_position\[2\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[2\]~_emulated\" and latch \"divider:dut\|shift_position\[2\]~1\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[0\] divider:dut\|shift_position\[0\]~_emulated divider:dut\|shift_position\[0\]~5 " "Register \"divider:dut\|shift_position\[0\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[0\]~_emulated\" and latch \"divider:dut\|shift_position\[0\]~5\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[1\] divider:dut\|shift_position\[1\]~_emulated divider:dut\|shift_position\[1\]~9 " "Register \"divider:dut\|shift_position\[1\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[1\]~_emulated\" and latch \"divider:dut\|shift_position\[1\]~9\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[3\] divider:dut\|shift_position\[3\]~_emulated divider:dut\|shift_position\[3\]~13 " "Register \"divider:dut\|shift_position\[3\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[3\]~_emulated\" and latch \"divider:dut\|shift_position\[3\]~13\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[6\] divider:dut\|shift_position\[6\]~_emulated divider:dut\|shift_position\[6\]~17 " "Register \"divider:dut\|shift_position\[6\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[6\]~_emulated\" and latch \"divider:dut\|shift_position\[6\]~17\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[5\] divider:dut\|shift_position\[5\]~_emulated divider:dut\|shift_position\[5\]~21 " "Register \"divider:dut\|shift_position\[5\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[5\]~_emulated\" and latch \"divider:dut\|shift_position\[5\]~21\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[4\] divider:dut\|shift_position\[4\]~_emulated divider:dut\|shift_position\[4\]~25 " "Register \"divider:dut\|shift_position\[4\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[4\]~_emulated\" and latch \"divider:dut\|shift_position\[4\]~25\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[7\] divider:dut\|shift_position\[7\]~_emulated divider:dut\|shift_position\[7\]~29 " "Register \"divider:dut\|shift_position\[7\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[7\]~_emulated\" and latch \"divider:dut\|shift_position\[7\]~29\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "divider:dut\|shift_position\[8\] divider:dut\|shift_position\[8\]~_emulated divider:dut\|shift_position\[8\]~33 " "Register \"divider:dut\|shift_position\[8\]\" is converted into an equivalent circuit using register \"divider:dut\|shift_position\[8\]~_emulated\" and latch \"divider:dut\|shift_position\[8\]~33\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1730491747261 "|display_divider|divider:dut|shift_position[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1730491747261 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "divider:dut\|done~1 divider:dut\|overflow " "Duplicate LATCH primitive \"divider:dut\|done~1\" merged with LATCH primitive \"divider:dut\|overflow\"" {  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 149 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730491747299 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1730491747299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730491747388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730491748035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730491748035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730491748171 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730491748171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730491748171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730491748171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730491748189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:09:08 2024 " "Processing ended: Fri Nov  1 15:09:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730491748189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730491748189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730491748189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730491748189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730491749870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730491749871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:09:09 2024 " "Processing started: Fri Nov  1 15:09:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730491749871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730491749871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off display_divider -c display_divider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730491749871 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730491750166 ""}
{ "Info" "0" "" "Project  = display_divider" {  } {  } 0 0 "Project  = display_divider" 0 0 "Fitter" 0 0 1730491750167 ""}
{ "Info" "0" "" "Revision = display_divider" {  } {  } 0 0 "Revision = display_divider" 0 0 "Fitter" 0 0 1730491750167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730491750227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730491750227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "display_divider EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"display_divider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730491750309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730491750378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730491750378 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730491750694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730491750962 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730491750962 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730491750975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730491750975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730491750975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730491750975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730491750975 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730491750975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730491750980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1730491751933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display_divider.sdc " "Synopsys Design Constraints File file not found: 'display_divider.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730491751933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730491751934 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~62\|combout " "Node \"dut\|shift_position~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[8\]~34\|datad " "Node \"dut\|shift_position\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[8\]~34\|combout " "Node \"dut\|shift_position\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~62\|dataa " "Node \"dut\|shift_position~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751935 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~60\|combout " "Node \"dut\|shift_position~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[7\]~30\|datad " "Node \"dut\|shift_position\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[7\]~30\|combout " "Node \"dut\|shift_position\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~60\|datab " "Node \"dut\|shift_position~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751935 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~58\|combout " "Node \"dut\|shift_position~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[4\]~26\|datad " "Node \"dut\|shift_position\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[4\]~26\|combout " "Node \"dut\|shift_position\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~58\|datab " "Node \"dut\|shift_position~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751935 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~57\|combout " "Node \"dut\|shift_position~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[5\]~22\|datad " "Node \"dut\|shift_position\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[5\]~22\|combout " "Node \"dut\|shift_position\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~57\|datab " "Node \"dut\|shift_position~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751935 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751935 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~56\|combout " "Node \"dut\|shift_position~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[6\]~18\|datad " "Node \"dut\|shift_position\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[6\]~18\|combout " "Node \"dut\|shift_position\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~56\|datab " "Node \"dut\|shift_position~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~55\|combout " "Node \"dut\|shift_position~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[3\]~14\|datad " "Node \"dut\|shift_position\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[3\]~14\|combout " "Node \"dut\|shift_position\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~55\|datab " "Node \"dut\|shift_position~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~54\|combout " "Node \"dut\|shift_position~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[1\]~10\|datad " "Node \"dut\|shift_position\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[1\]~10\|combout " "Node \"dut\|shift_position\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~54\|datab " "Node \"dut\|shift_position~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~53\|combout " "Node \"dut\|shift_position~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[0\]~6\|datad " "Node \"dut\|shift_position\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[0\]~6\|combout " "Node \"dut\|shift_position\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~53\|datab " "Node \"dut\|shift_position~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~52\|combout " "Node \"dut\|shift_position~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[2\]~2\|datad " "Node \"dut\|shift_position\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[2\]~2\|combout " "Node \"dut\|shift_position\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~52\|datab " "Node \"dut\|shift_position~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~56\|combout " "Node \"dut\|quotient_out~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[7\]~30\|datad " "Node \"dut\|quotient_out\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[7\]~30\|combout " "Node \"dut\|quotient_out\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~56\|datab " "Node \"dut\|quotient_out~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~55\|combout " "Node \"dut\|quotient_out~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[4\]~26\|datad " "Node \"dut\|quotient_out\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[4\]~26\|combout " "Node \"dut\|quotient_out\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~55\|datab " "Node \"dut\|quotient_out~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751936 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751936 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~54\|combout " "Node \"dut\|quotient_out~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[5\]~22\|datad " "Node \"dut\|quotient_out\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[5\]~22\|combout " "Node \"dut\|quotient_out\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~54\|datab " "Node \"dut\|quotient_out~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~53\|combout " "Node \"dut\|quotient_out~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[6\]~18\|datad " "Node \"dut\|quotient_out\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[6\]~18\|combout " "Node \"dut\|quotient_out\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~53\|datab " "Node \"dut\|quotient_out~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~52\|combout " "Node \"dut\|quotient_out~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[3\]~14\|datad " "Node \"dut\|quotient_out\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[3\]~14\|combout " "Node \"dut\|quotient_out\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~52\|datab " "Node \"dut\|quotient_out~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~51\|combout " "Node \"dut\|quotient_out~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[1\]~10\|datad " "Node \"dut\|quotient_out\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[1\]~10\|combout " "Node \"dut\|quotient_out\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~51\|datab " "Node \"dut\|quotient_out~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[1\]~6\|combout " "Node \"dut\|zext_dividend\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~73\|dataa " "Node \"dut\|zext_dividend~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~73\|combout " "Node \"dut\|zext_dividend~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[1\]~6\|datad " "Node \"dut\|zext_dividend\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[2\]~2\|combout " "Node \"dut\|zext_divisor\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~72\|datab " "Node \"dut\|zext_divisor~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~72\|combout " "Node \"dut\|zext_divisor~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[2\]~2\|datad " "Node \"dut\|zext_divisor\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[2\]~2\|combout " "Node \"dut\|zext_dividend\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~72\|dataa " "Node \"dut\|zext_dividend~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~72\|combout " "Node \"dut\|zext_dividend~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[2\]~2\|datad " "Node \"dut\|zext_dividend\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[3\]~46\|combout " "Node \"dut\|zext_divisor\[3\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~83\|datab " "Node \"dut\|zext_divisor~83\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~83\|combout " "Node \"dut\|zext_divisor~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[3\]~46\|datad " "Node \"dut\|zext_divisor\[3\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[3\]~46\|combout " "Node \"dut\|zext_dividend\[3\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~83\|dataa " "Node \"dut\|zext_dividend~83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~83\|combout " "Node \"dut\|zext_dividend~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[3\]~46\|datad " "Node \"dut\|zext_dividend\[3\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751937 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751937 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[4\]~42\|combout " "Node \"dut\|zext_divisor\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~82\|datab " "Node \"dut\|zext_divisor~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~82\|combout " "Node \"dut\|zext_divisor~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[4\]~42\|datad " "Node \"dut\|zext_divisor\[4\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[4\]~42\|combout " "Node \"dut\|zext_dividend\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~82\|dataa " "Node \"dut\|zext_dividend~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~82\|combout " "Node \"dut\|zext_dividend~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[4\]~42\|datad " "Node \"dut\|zext_dividend\[4\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[5\]~38\|combout " "Node \"dut\|zext_divisor\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~81\|datab " "Node \"dut\|zext_divisor~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~81\|combout " "Node \"dut\|zext_divisor~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[5\]~38\|datad " "Node \"dut\|zext_divisor\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[5\]~38\|combout " "Node \"dut\|zext_dividend\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~81\|dataa " "Node \"dut\|zext_dividend~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~81\|combout " "Node \"dut\|zext_dividend~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[5\]~38\|datad " "Node \"dut\|zext_dividend\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[6\]~34\|combout " "Node \"dut\|zext_divisor\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~80\|datab " "Node \"dut\|zext_divisor~80\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~80\|combout " "Node \"dut\|zext_divisor~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[6\]~34\|datad " "Node \"dut\|zext_divisor\[6\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[6\]~34\|combout " "Node \"dut\|zext_dividend\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~80\|dataa " "Node \"dut\|zext_dividend~80\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~80\|combout " "Node \"dut\|zext_dividend~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[6\]~34\|datad " "Node \"dut\|zext_dividend\[6\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[7\]~30\|combout " "Node \"dut\|zext_divisor\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~79\|datab " "Node \"dut\|zext_divisor~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~79\|combout " "Node \"dut\|zext_divisor~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[7\]~30\|datad " "Node \"dut\|zext_divisor\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[7\]~30\|combout " "Node \"dut\|zext_dividend\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~79\|dataa " "Node \"dut\|zext_dividend~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~79\|combout " "Node \"dut\|zext_dividend~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[7\]~30\|datad " "Node \"dut\|zext_dividend\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[8\]~26\|combout " "Node \"dut\|zext_divisor\[8\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~78\|dataa " "Node \"dut\|zext_divisor~78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~78\|combout " "Node \"dut\|zext_divisor~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[8\]~26\|datad " "Node \"dut\|zext_divisor\[8\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751938 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751938 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[8\]~26\|combout " "Node \"dut\|zext_dividend\[8\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~78\|datab " "Node \"dut\|zext_dividend~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~78\|combout " "Node \"dut\|zext_dividend~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[8\]~26\|datad " "Node \"dut\|zext_dividend\[8\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[9\]~22\|combout " "Node \"dut\|zext_divisor\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~77\|dataa " "Node \"dut\|zext_divisor~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~77\|combout " "Node \"dut\|zext_divisor~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[9\]~22\|datad " "Node \"dut\|zext_divisor\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[9\]~22\|combout " "Node \"dut\|zext_dividend\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~77\|datab " "Node \"dut\|zext_dividend~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~77\|combout " "Node \"dut\|zext_dividend~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[9\]~22\|datad " "Node \"dut\|zext_dividend\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[10\]~18\|combout " "Node \"dut\|zext_divisor\[10\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~76\|dataa " "Node \"dut\|zext_divisor~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~76\|combout " "Node \"dut\|zext_divisor~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[10\]~18\|datad " "Node \"dut\|zext_divisor\[10\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[10\]~18\|combout " "Node \"dut\|zext_dividend\[10\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~76\|datab " "Node \"dut\|zext_dividend~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~76\|combout " "Node \"dut\|zext_dividend~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[10\]~18\|datad " "Node \"dut\|zext_dividend\[10\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[0\]~6\|combout " "Node \"dut\|quotient_out\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~50\|datab " "Node \"dut\|quotient_out~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~50\|combout " "Node \"dut\|quotient_out~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[0\]~6\|datad " "Node \"dut\|quotient_out\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751939 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751939 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[2\]~2\|combout " "Node \"dut\|quotient_out\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~49\|datab " "Node \"dut\|quotient_out~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~49\|combout " "Node \"dut\|quotient_out~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[2\]~2\|datad " "Node \"dut\|quotient_out\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[1\]~6\|combout " "Node \"dut\|zext_divisor\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~73\|datab " "Node \"dut\|zext_divisor~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~73\|combout " "Node \"dut\|zext_divisor~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[1\]~6\|datad " "Node \"dut\|zext_divisor\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~75\|combout " "Node \"dut\|zext_divisor~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[11\]~14\|datad " "Node \"dut\|zext_divisor\[11\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[11\]~14\|combout " "Node \"dut\|zext_divisor\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~75\|dataa " "Node \"dut\|zext_divisor~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~75\|combout " "Node \"dut\|zext_dividend~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[11\]~14\|datad " "Node \"dut\|zext_dividend\[11\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[11\]~14\|combout " "Node \"dut\|zext_dividend\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~75\|datab " "Node \"dut\|zext_dividend~75\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[0\]~10\|combout " "Node \"dut\|zext_dividend\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~74\|dataa " "Node \"dut\|zext_dividend~74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~74\|combout " "Node \"dut\|zext_dividend~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[0\]~10\|datad " "Node \"dut\|zext_dividend\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[0\]~10\|combout " "Node \"dut\|zext_divisor\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~74\|datab " "Node \"dut\|zext_divisor~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~74\|combout " "Node \"dut\|zext_divisor~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[0\]~10\|datad " "Node \"dut\|zext_divisor\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491751940 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1730491751940 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|done~2  from: datac  to: combout " "Cell: dut\|done~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730491751941 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1730491751941 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730491751942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730491751943 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730491751944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:dut\|quotient\[7\]~1  " "Automatically promoted node divider:dut\|quotient\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730491751968 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730491751968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730491752244 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730491752244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730491752244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730491752245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730491752245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730491752246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730491752246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730491752246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730491752246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730491752246 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730491752246 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730491752307 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730491752319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730491754515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730491754691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730491754738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730491759714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730491759714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730491759930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730491763170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730491763170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730491765353 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730491765353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730491765356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730491765454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730491765470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730491765685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730491765685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730491765865 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730491766415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/output_files/display_divider.fit.smsg " "Generated suppressed messages file C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/output_files/display_divider.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730491766756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5868 " "Peak virtual memory: 5868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730491766998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:09:26 2024 " "Processing ended: Fri Nov  1 15:09:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730491766998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730491766998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730491766998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730491766998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730491768082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730491768083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:09:27 2024 " "Processing started: Fri Nov  1 15:09:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730491768083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730491768083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off display_divider -c display_divider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730491768083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730491768445 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730491770455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730491770534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730491770750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:09:30 2024 " "Processing ended: Fri Nov  1 15:09:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730491770750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730491770750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730491770750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730491770750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730491771336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730491772182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730491772183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  1 15:09:31 2024 " "Processing started: Fri Nov  1 15:09:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730491772183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730491772183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta display_divider -c display_divider " "Command: quartus_sta display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730491772183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730491772381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730491772595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730491772595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491772642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491772642 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730491772975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display_divider.sdc " "Synopsys Design Constraints File file not found: 'display_divider.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730491772991 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491772991 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730491772991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730491772991 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730491772991 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~62\|combout " "Node \"dut\|shift_position~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[8\]~34\|datab " "Node \"dut\|shift_position\[8\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[8\]~34\|combout " "Node \"dut\|shift_position\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~62\|datad " "Node \"dut\|shift_position~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772992 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~60\|combout " "Node \"dut\|shift_position~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[7\]~30\|datab " "Node \"dut\|shift_position\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[7\]~30\|combout " "Node \"dut\|shift_position\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~60\|datad " "Node \"dut\|shift_position~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772992 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~58\|combout " "Node \"dut\|shift_position~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[4\]~26\|dataa " "Node \"dut\|shift_position\[4\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[4\]~26\|combout " "Node \"dut\|shift_position\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~58\|datac " "Node \"dut\|shift_position~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772992 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772992 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~57\|combout " "Node \"dut\|shift_position~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[5\]~22\|datab " "Node \"dut\|shift_position\[5\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[5\]~22\|combout " "Node \"dut\|shift_position\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~57\|datac " "Node \"dut\|shift_position~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~56\|combout " "Node \"dut\|shift_position~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[6\]~18\|datab " "Node \"dut\|shift_position\[6\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[6\]~18\|combout " "Node \"dut\|shift_position\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~56\|datad " "Node \"dut\|shift_position~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~55\|combout " "Node \"dut\|shift_position~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[3\]~14\|dataa " "Node \"dut\|shift_position\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[3\]~14\|combout " "Node \"dut\|shift_position\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~55\|datac " "Node \"dut\|shift_position~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~54\|combout " "Node \"dut\|shift_position~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[1\]~10\|datab " "Node \"dut\|shift_position\[1\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[1\]~10\|combout " "Node \"dut\|shift_position\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~54\|datac " "Node \"dut\|shift_position~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~53\|combout " "Node \"dut\|shift_position~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[0\]~6\|dataa " "Node \"dut\|shift_position\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[0\]~6\|combout " "Node \"dut\|shift_position\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~53\|datad " "Node \"dut\|shift_position~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~52\|combout " "Node \"dut\|shift_position~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[2\]~2\|datab " "Node \"dut\|shift_position\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position\[2\]~2\|combout " "Node \"dut\|shift_position\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|shift_position~52\|datac " "Node \"dut\|shift_position~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 145 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~56\|combout " "Node \"dut\|quotient_out~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[7\]~30\|datab " "Node \"dut\|quotient_out\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[7\]~30\|combout " "Node \"dut\|quotient_out\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~56\|datac " "Node \"dut\|quotient_out~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~55\|combout " "Node \"dut\|quotient_out~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[4\]~26\|datac " "Node \"dut\|quotient_out\[4\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[4\]~26\|combout " "Node \"dut\|quotient_out\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~55\|datad " "Node \"dut\|quotient_out~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~54\|combout " "Node \"dut\|quotient_out~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[5\]~22\|datab " "Node \"dut\|quotient_out\[5\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[5\]~22\|combout " "Node \"dut\|quotient_out\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~54\|datac " "Node \"dut\|quotient_out~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~53\|combout " "Node \"dut\|quotient_out~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[6\]~18\|datab " "Node \"dut\|quotient_out\[6\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[6\]~18\|combout " "Node \"dut\|quotient_out\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~53\|datad " "Node \"dut\|quotient_out~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~52\|combout " "Node \"dut\|quotient_out~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[3\]~14\|dataa " "Node \"dut\|quotient_out\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[3\]~14\|combout " "Node \"dut\|quotient_out\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~52\|datad " "Node \"dut\|quotient_out~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~51\|combout " "Node \"dut\|quotient_out~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[1\]~10\|dataa " "Node \"dut\|quotient_out\[1\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[1\]~10\|combout " "Node \"dut\|quotient_out\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~51\|datac " "Node \"dut\|quotient_out~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[0\]~6\|combout " "Node \"dut\|quotient_out\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~50\|datad " "Node \"dut\|quotient_out~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~50\|combout " "Node \"dut\|quotient_out~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[0\]~6\|datab " "Node \"dut\|quotient_out\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772993 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772993 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[2\]~2\|combout " "Node \"dut\|quotient_out\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~49\|datac " "Node \"dut\|quotient_out~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out~49\|combout " "Node \"dut\|quotient_out~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|quotient_out\[2\]~2\|dataa " "Node \"dut\|quotient_out\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[1\]~6\|combout " "Node \"dut\|zext_dividend\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~73\|datac " "Node \"dut\|zext_dividend~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~73\|combout " "Node \"dut\|zext_dividend~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[1\]~6\|datac " "Node \"dut\|zext_dividend\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[1\]~6\|combout " "Node \"dut\|zext_divisor\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~73\|datad " "Node \"dut\|zext_divisor~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~73\|combout " "Node \"dut\|zext_divisor~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[1\]~6\|dataa " "Node \"dut\|zext_divisor\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[2\]~2\|combout " "Node \"dut\|zext_divisor\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~72\|datac " "Node \"dut\|zext_divisor~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~72\|combout " "Node \"dut\|zext_divisor~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[2\]~2\|dataa " "Node \"dut\|zext_divisor\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[2\]~2\|combout " "Node \"dut\|zext_dividend\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~72\|datad " "Node \"dut\|zext_dividend~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~72\|combout " "Node \"dut\|zext_dividend~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[2\]~2\|datab " "Node \"dut\|zext_dividend\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[3\]~46\|combout " "Node \"dut\|zext_divisor\[3\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~83\|datad " "Node \"dut\|zext_divisor~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~83\|combout " "Node \"dut\|zext_divisor~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[3\]~46\|datab " "Node \"dut\|zext_divisor\[3\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[3\]~46\|combout " "Node \"dut\|zext_dividend\[3\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~83\|datad " "Node \"dut\|zext_dividend~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~83\|combout " "Node \"dut\|zext_dividend~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[3\]~46\|dataa " "Node \"dut\|zext_dividend\[3\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[4\]~42\|combout " "Node \"dut\|zext_dividend\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~82\|datad " "Node \"dut\|zext_dividend~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~82\|combout " "Node \"dut\|zext_dividend~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[4\]~42\|datab " "Node \"dut\|zext_dividend\[4\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[4\]~42\|combout " "Node \"dut\|zext_divisor\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~82\|datad " "Node \"dut\|zext_divisor~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~82\|combout " "Node \"dut\|zext_divisor~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[4\]~42\|dataa " "Node \"dut\|zext_divisor\[4\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[5\]~38\|combout " "Node \"dut\|zext_dividend\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~81\|datac " "Node \"dut\|zext_dividend~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~81\|combout " "Node \"dut\|zext_dividend~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[5\]~38\|datab " "Node \"dut\|zext_dividend\[5\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[5\]~38\|combout " "Node \"dut\|zext_divisor\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~81\|datac " "Node \"dut\|zext_divisor~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~81\|combout " "Node \"dut\|zext_divisor~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[5\]~38\|dataa " "Node \"dut\|zext_divisor\[5\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772994 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[6\]~34\|combout " "Node \"dut\|zext_dividend\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~80\|datad " "Node \"dut\|zext_dividend~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~80\|combout " "Node \"dut\|zext_dividend~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[6\]~34\|dataa " "Node \"dut\|zext_dividend\[6\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[6\]~34\|combout " "Node \"dut\|zext_divisor\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~80\|datad " "Node \"dut\|zext_divisor~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~80\|combout " "Node \"dut\|zext_divisor~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[6\]~34\|datac " "Node \"dut\|zext_divisor\[6\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[7\]~30\|combout " "Node \"dut\|zext_dividend\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~79\|datab " "Node \"dut\|zext_dividend~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~79\|combout " "Node \"dut\|zext_dividend~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[7\]~30\|dataa " "Node \"dut\|zext_dividend\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[7\]~30\|combout " "Node \"dut\|zext_divisor\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~79\|datac " "Node \"dut\|zext_divisor~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~79\|combout " "Node \"dut\|zext_divisor~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[7\]~30\|datab " "Node \"dut\|zext_divisor\[7\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[8\]~26\|combout " "Node \"dut\|zext_dividend\[8\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~78\|datad " "Node \"dut\|zext_dividend~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~78\|combout " "Node \"dut\|zext_dividend~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[8\]~26\|dataa " "Node \"dut\|zext_dividend\[8\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[8\]~26\|combout " "Node \"dut\|zext_divisor\[8\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~78\|datad " "Node \"dut\|zext_divisor~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~78\|combout " "Node \"dut\|zext_divisor~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[8\]~26\|dataa " "Node \"dut\|zext_divisor\[8\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[9\]~22\|combout " "Node \"dut\|zext_divisor\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~77\|datad " "Node \"dut\|zext_divisor~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~77\|combout " "Node \"dut\|zext_divisor~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[9\]~22\|datab " "Node \"dut\|zext_divisor\[9\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772995 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[9\]~22\|combout " "Node \"dut\|zext_dividend\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~77\|datac " "Node \"dut\|zext_dividend~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~77\|combout " "Node \"dut\|zext_dividend~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[9\]~22\|dataa " "Node \"dut\|zext_dividend\[9\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[10\]~18\|combout " "Node \"dut\|zext_dividend\[10\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~76\|datad " "Node \"dut\|zext_dividend~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~76\|combout " "Node \"dut\|zext_dividend~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[10\]~18\|dataa " "Node \"dut\|zext_dividend\[10\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[10\]~18\|combout " "Node \"dut\|zext_divisor\[10\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~76\|datac " "Node \"dut\|zext_divisor~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~76\|combout " "Node \"dut\|zext_divisor~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[10\]~18\|datac " "Node \"dut\|zext_divisor\[10\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[11\]~14\|combout " "Node \"dut\|zext_divisor\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~75\|datad " "Node \"dut\|zext_divisor~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~75\|combout " "Node \"dut\|zext_divisor~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[11\]~14\|datab " "Node \"dut\|zext_divisor\[11\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~75\|combout " "Node \"dut\|zext_dividend~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[11\]~14\|dataa " "Node \"dut\|zext_dividend\[11\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[11\]~14\|combout " "Node \"dut\|zext_dividend\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~75\|datac " "Node \"dut\|zext_dividend~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[0\]~10\|combout " "Node \"dut\|zext_divisor\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~74\|datad " "Node \"dut\|zext_divisor~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor~74\|combout " "Node \"dut\|zext_divisor~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_divisor\[0\]~10\|dataa " "Node \"dut\|zext_divisor\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 139 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[0\]~10\|combout " "Node \"dut\|zext_dividend\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~74\|datab " "Node \"dut\|zext_dividend~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend~74\|combout " "Node \"dut\|zext_dividend~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""} { "Warning" "WSTA_SCC_NODE" "dut\|zext_dividend\[0\]~10\|datab " "Node \"dut\|zext_dividend\[0\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1730491772996 ""}  } { { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 169 -1 0 } } { "divider.vhd" "" { Text "C:/Users/joshu/OneDrive/Documents/Masters-Northwestern/Masters_Fall/CE-355/lab3-ce355/lab3-ce355/divider.vhd" 140 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1730491772996 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|done~2  from: datac  to: combout " "Cell: dut\|done~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730491772997 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730491772997 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730491772997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730491772998 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730491772998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730491773014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730491773053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730491773053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.049 " "Worst-case setup slack is -7.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.049            -260.297 start  " "   -7.049            -260.297 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.455            -244.202 clk  " "   -6.455            -244.202 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.259 " "Worst-case hold slack is -1.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -8.776 clk  " "   -1.259              -8.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 start  " "    0.164               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.484 " "Worst-case recovery slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484             -15.621 clk  " "   -0.484             -15.621 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.082 " "Worst-case removal slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 clk  " "    0.082               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.110 clk  " "   -3.000             -62.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773072 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730491773157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730491773175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730491773366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|done~2  from: datac  to: combout " "Cell: dut\|done~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730491773400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730491773400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730491773400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730491773413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730491773413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.623 " "Worst-case setup slack is -6.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.623            -242.712 start  " "   -6.623            -242.712 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.802            -221.622 clk  " "   -5.802            -221.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.256 " "Worst-case hold slack is -1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256              -9.024 clk  " "   -1.256              -9.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 start  " "    0.105               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.242 " "Worst-case recovery slack is -0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -4.933 clk  " "   -0.242              -4.933 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.070 " "Worst-case removal slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 clk  " "    0.070               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.110 clk  " "   -3.000             -62.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773443 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730491773541 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|done~2  from: datac  to: combout " "Cell: dut\|done~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730491773612 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730491773612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730491773612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730491773616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730491773616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.840 " "Worst-case setup slack is -2.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840             -99.501 start  " "   -2.840             -99.501 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674            -102.707 clk  " "   -2.674            -102.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.136 " "Worst-case hold slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.628 clk  " "   -0.136              -0.628 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.143 start  " "   -0.053              -0.143 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.512 " "Worst-case recovery slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512             -19.710 clk  " "   -0.512             -19.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.102 " "Worst-case removal slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -1.364 clk  " "   -0.102              -1.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.644 clk  " "   -3.000             -72.644 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.126 start  " "   -3.000              -4.126 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730491773653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730491773653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730491774040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730491774041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 211 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730491774111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  1 15:09:34 2024 " "Processing ended: Fri Nov  1 15:09:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730491774111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730491774111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730491774111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730491774111 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 488 s " "Quartus Prime Full Compilation was successful. 0 errors, 488 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730491774767 ""}
