Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1c6d27f7c10d49fa9f24e1e614634fe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sorter_tb_behav xil_defaultlib.sorter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture main_arch of entity xil_defaultlib.ram_8x16 [ram_8x16_default]
Compiling architecture main_arch of entity xil_defaultlib.sorter [sorter_default]
Compiling architecture tb_sorter of entity xil_defaultlib.sorter_tb
Built simulation snapshot sorter_tb_behav
