// Seed: 1910049306
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wor id_2;
  assign module_1.id_4 = 0;
  output wire id_1;
  assign id_2 = -1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    output supply1 id_7
    , id_9
);
  assign id_2 = 1'b0;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign id_7 = id_4;
  id_10 :
  assert property (@(negedge -1 or posedge id_6) -1)
  else;
endmodule
