INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/MEMORY.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/ProgROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgRom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/new/BounceMeasure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BounceMeasure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/ADC/XADC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/HackedCathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/sound_out.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sound_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CathodeDriver' [/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sources_1/imports/Downloads/CathodeDriver.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/BRANCH_ADDR_GEN_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/PC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/ProgROM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgROM_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/REG_FILE_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/ALU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/IMMED_GEN_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/BRANCH_COND_GEN_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/CU_FSM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/CU_DCDR_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/OTTER_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/WRAPPER_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRAPPER_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/CSR_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ecrobin/Desktop/CPE 233 notes/CPE233/CPE233.srcs/sim_1/new/RAMP_GEN_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMP_GEN_tb
