{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583192177883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583192177883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 18:36:17 2020 " "Processing started: Mon Mar 02 18:36:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583192177883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583192177883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583192177883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583192178259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/Virtual-Processor/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/Virtual-Processor/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Virtual-Processor/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 9 9 " "Found 9 design units, including 9 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_Stage_cell " "Found entity 1: bit_Stage_cell" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteen_bit_carry_adder " "Found entity 3: sixteen_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "4 thirtytwo_bit_carry_adder " "Found entity 4: thirtytwo_bit_carry_adder" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "5 thirtytwo_bit_twos_complement " "Found entity 5: thirtytwo_bit_twos_complement" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "6 thirtytwo_bit_subtractor " "Found entity 6: thirtytwo_bit_subtractor" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirtytwo_bit_booth_algorithm " "Found entity 7: thirtytwo_bit_booth_algorithm" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "8 nonrestoring_divison_algo " "Found entity 8: nonrestoring_divison_algo" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q REG32_MDR.v(14) " "Verilog HDL Declaration information at REG32_MDR.v(14): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583192178338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file reg32_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178338 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdr_reg " "Found entity 2: mdr_reg" {  } { { "REG32_MDR.v" "" { Text "D:/Elec_374/Virtual-Processor/REG32_MDR.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr Datapath.v(47) " "Verilog HDL Declaration information at Datapath.v(47): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583192178340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583192178340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583192178340 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(29) " "Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(41) " "Verilog HDL Implicit Net warning at ALU.v(41): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g ALU.v(42) " "Verilog HDL Implicit Net warning at ALU.v(42): created implicit net for \"g\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc2 ALU.v(68) " "Verilog HDL Implicit Net warning at ALU.v(68): created implicit net for \"pc2\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go ALU.v(80) " "Verilog HDL Implicit Net warning at ALU.v(80): created implicit net for \"go\"" {  } { { "ALU.v" "" { Text "D:/Elec_374/Virtual-Processor/ALU.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zval Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"Zval\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bus Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"Bus\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"Clock\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortVal Datapath.v(45) " "Verilog HDL Implicit Net warning at Datapath.v(45): created implicit net for \"InPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortVal Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"OutPortVal\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mDataIn Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"mDataIn\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"clock\"" {  } { { "Datapath.v" "" { Text "D:/Elec_374/Virtual-Processor/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583192178341 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "MINISRC " "Top-level design entity \"MINISRC\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1583192178386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg " "Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1583192178440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583192178519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 02 18:36:18 2020 " "Processing ended: Mon Mar 02 18:36:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583192178519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583192178519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583192178519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583192178519 ""}
