

================================================================
== Vitis HLS Report for 'example_Pipeline_SENDING_OUTPUT'
================================================================
* Date:           Tue Apr 26 03:20:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SENDING_OUTPUT  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln269_fu_181_p2        |         +|   0|  0|  71|          64|           1|
    |and_ln270_fu_205_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln260_fu_199_p2       |      icmp|   0|  0|  29|          64|          10|
    |icmp_ln266_fu_164_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln267_fu_169_p2       |      icmp|   0|  0|  29|          64|          10|
    |or_ln270_fu_187_p2         |        or|   0|  0|   2|           1|           1|
    |tmp_last_V_fu_175_p2       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln270_fu_193_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 170|         262|          93|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |B_TDATA_blk_n                     |   9|          2|    1|          2|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_jj_1             |   9|          2|   64|        128|
    |jj_fu_72                          |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|  132|        264|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln269_reg_262                 |  64|   0|   64|          0|
    |and_ln270_reg_267                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |jj_fu_72                          |  64|   0|   64|          0|
    |tmp_last_V_reg_257                |   1|   0|    1|          0|
    |zext_ln260_cast_reg_247           |  32|   0|   64|         32|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 167|   0|  199|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  example_Pipeline_SENDING_OUTPUT|  return value|
|B_TREADY                   |   in|    1|        axis|                       B_V_data_V|       pointer|
|B_TDATA                    |  out|   32|        axis|                       B_V_data_V|       pointer|
|local_out_buffer_address0  |  out|   14|   ap_memory|                 local_out_buffer|         array|
|local_out_buffer_ce0       |  out|    1|   ap_memory|                 local_out_buffer|         array|
|local_out_buffer_q0        |   in|   32|   ap_memory|                 local_out_buffer|         array|
|zext_ln260                 |   in|   32|     ap_none|                       zext_ln260|        scalar|
|tmp_keep_V_reload          |   in|    4|     ap_none|                tmp_keep_V_reload|        scalar|
|tmp_strb_V_reload          |   in|    4|     ap_none|                tmp_strb_V_reload|        scalar|
|tmp_user_V_reload          |   in|    2|     ap_none|                tmp_user_V_reload|        scalar|
|tmp_id_V_reload            |   in|    5|     ap_none|                  tmp_id_V_reload|        scalar|
|tmp_dest_V_reload          |   in|    6|     ap_none|                tmp_dest_V_reload|        scalar|
|B_TVALID                   |  out|    1|        axis|                       B_V_dest_V|       pointer|
|B_TDEST                    |  out|    6|        axis|                       B_V_dest_V|       pointer|
|B_TKEEP                    |  out|    4|        axis|                       B_V_keep_V|       pointer|
|B_TSTRB                    |  out|    4|        axis|                       B_V_strb_V|       pointer|
|B_TUSER                    |  out|    2|        axis|                       B_V_user_V|       pointer|
|B_TLAST                    |  out|    1|        axis|                       B_V_last_V|       pointer|
|B_TID                      |  out|    5|        axis|                         B_V_id_V|       pointer|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

