-makelib ies/xil_defaultlib \
  "../../../../phase2.srcs/sources_1/ip/Bo_ROM/Bo_ROM_sim_netlist.vhdl" \
-endlib

