<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3642" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3642{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3642{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3642{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3642{left:95px;bottom:1088px;}
#t5_3642{left:121px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3642{left:121px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3642{left:95px;bottom:1046px;}
#t8_3642{left:121px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t9_3642{left:69px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3642{left:69px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3642{left:69px;bottom:988px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tc_3642{left:69px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#td_3642{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3642{left:69px;bottom:938px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_3642{left:69px;bottom:921px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#tg_3642{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3642{left:69px;bottom:880px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_3642{left:69px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3642{left:69px;bottom:846px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_3642{left:69px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3642{left:69px;bottom:780px;letter-spacing:-0.1px;}
#tm_3642{left:154px;bottom:780px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tn_3642{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3642{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3642{left:69px;bottom:722px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tq_3642{left:69px;bottom:705px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3642{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3642{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tt_3642{left:69px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3642{left:69px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_3642{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3642{left:69px;bottom:589px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3642{left:69px;bottom:572px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#ty_3642{left:254px;bottom:579px;}
#tz_3642{left:270px;bottom:572px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t10_3642{left:69px;bottom:555px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3642{left:69px;bottom:531px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t12_3642{left:69px;bottom:514px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3642{left:69px;bottom:490px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#t14_3642{left:69px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3642{left:69px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3642{left:69px;bottom:432px;letter-spacing:-0.14px;word-spacing:-1px;}
#t17_3642{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3642{left:69px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3642{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1a_3642{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3642{left:69px;bottom:340px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1c_3642{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1d_3642{left:274px;bottom:315px;}
#t1e_3642{left:283px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3642{left:69px;bottom:299px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t1g_3642{left:834px;bottom:299px;}
#t1h_3642{left:843px;bottom:299px;}
#t1i_3642{left:69px;bottom:282px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_3642{left:69px;bottom:265px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t1k_3642{left:69px;bottom:248px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#t1l_3642{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_3642{left:69px;bottom:181px;letter-spacing:-0.09px;}
#t1n_3642{left:154px;bottom:181px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t1o_3642{left:69px;bottom:157px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t1p_3642{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1q_3642{left:69px;bottom:124px;letter-spacing:-0.16px;word-spacing:-0.65px;}

.s1_3642{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3642{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3642{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3642{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3642{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3642{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3642" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3642Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3642" style="-webkit-user-select: none;"><object width="935" height="1210" data="3642/3642.svg" type="image/svg+xml" id="pdf3642" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3642" class="t s1_3642">18-10 </span><span id="t2_3642" class="t s1_3642">Vol. 3B </span>
<span id="t3_3642" class="t s2_3642">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3642" class="t s3_3642">— </span><span id="t5_3642" class="t s3_3642">Trap-class exceptions generated after an instruction completes (including those generated after the last </span>
<span id="t6_3642" class="t s3_3642">iteration of a repeated string instruction) </span>
<span id="t7_3642" class="t s3_3642">— </span><span id="t8_3642" class="t s3_3642">Software-generated interrupts (RF is pushed as 0, since it was cleared at the start of the software interrupt) </span>
<span id="t9_3642" class="t s3_3642">As noted above, the processor does not set the RF flag prior to calling the debug exception handler for debug </span>
<span id="ta_3642" class="t s3_3642">exceptions resulting from instruction breakpoints. The debug exception handler can prevent recurrence of the </span>
<span id="tb_3642" class="t s3_3642">instruction breakpoint by setting the RF flag in the EFLAGS image on the stack. If the RF flag in the EFLAGS image </span>
<span id="tc_3642" class="t s3_3642">is set when the processor returns from the exception handler, it is copied into the RF flag in the EFLAGS register by </span>
<span id="td_3642" class="t s3_3642">IRETD/IRETQ or a task switch that causes the return. The processor then ignores instruction breakpoints for the </span>
<span id="te_3642" class="t s3_3642">duration of the next instruction. (Note that the POPF, POPFD, and IRET instructions do not transfer the RF image </span>
<span id="tf_3642" class="t s3_3642">into the EFLAGS register.) Setting the RF flag does not prevent other types of debug-exception conditions (such as, </span>
<span id="tg_3642" class="t s3_3642">I/O or data breakpoints) from being detected, nor does it prevent non-debug exceptions from being generated. </span>
<span id="th_3642" class="t s3_3642">For the Pentium processor, when an instruction breakpoint coincides with another fault-type exception (such as a </span>
<span id="ti_3642" class="t s3_3642">page fault), the processor may generate one spurious debug exception after the second exception has been </span>
<span id="tj_3642" class="t s3_3642">handled, even though the debug exception handler set the RF flag in the EFLAGS image. To prevent a spurious </span>
<span id="tk_3642" class="t s3_3642">exception with Pentium processors, all fault-class exception handlers should set the RF flag in the EFLAGS image. </span>
<span id="tl_3642" class="t s4_3642">18.3.1.2 </span><span id="tm_3642" class="t s4_3642">Data Memory and I/O Breakpoint Exception Conditions </span>
<span id="tn_3642" class="t s3_3642">Data memory and I/O breakpoints are reported when the processor attempts to access a memory or I/O address </span>
<span id="to_3642" class="t s3_3642">specified in a breakpoint-address register (DR0 through DR3) that has been set up to detect data or I/O accesses </span>
<span id="tp_3642" class="t s3_3642">(R/W flag is set to 1, 2, or 3). The processor generates the exception after it executes the instruction that made the </span>
<span id="tq_3642" class="t s3_3642">access, so these breakpoint condition causes a trap-class exception to be generated. </span>
<span id="tr_3642" class="t s3_3642">Because data breakpoints are traps, an instruction that writes memory overwrites the original data before the </span>
<span id="ts_3642" class="t s3_3642">debug exception generated by a data breakpoint is generated. If a debugger needs to save the contents of a write </span>
<span id="tt_3642" class="t s3_3642">breakpoint location, it should save the original contents before setting the breakpoint. The handler can report the </span>
<span id="tu_3642" class="t s3_3642">saved value after the breakpoint is triggered. The address in the debug registers can be used to locate the new </span>
<span id="tv_3642" class="t s3_3642">value stored by the instruction that triggered the breakpoint. </span>
<span id="tw_3642" class="t s3_3642">If a data breakpoint is detected during an iteration of a string instruction executed with fast-string operation (see </span>
<span id="tx_3642" class="t s3_3642">Section 7.3.9.3 of the Intel </span>
<span id="ty_3642" class="t s5_3642">® </span>
<span id="tz_3642" class="t s3_3642">64 and IA-32 Architectures Software Developer’s Manual, Volume 1), delivery of the </span>
<span id="t10_3642" class="t s3_3642">resulting debug exception may be delayed until completion of the corresponding group of iterations. </span>
<span id="t11_3642" class="t s3_3642">Intel486 and later processors ignore the GE and LE flags in DR7. In Intel386 processors, exact data breakpoint </span>
<span id="t12_3642" class="t s3_3642">matching does not occur unless it is enabled by setting the LE and/or the GE flags. </span>
<span id="t13_3642" class="t s3_3642">For repeated INS and OUTS instructions that generate an I/O-breakpoint debug exception, the processor generates </span>
<span id="t14_3642" class="t s3_3642">the exception after the completion of the first iteration. Repeated INS and OUTS instructions generate a data- </span>
<span id="t15_3642" class="t s3_3642">breakpoint debug exception after the iteration in which the memory address breakpoint location is accessed. </span>
<span id="t16_3642" class="t s3_3642">If an execution of the MOV or POP instruction loads the SS register and encounters a data breakpoint, the resulting </span>
<span id="t17_3642" class="t s3_3642">debug exception is delivered after completion of the next instruction (the one after the MOV or POP). </span>
<span id="t18_3642" class="t s3_3642">Any pending data or I/O breakpoints are lost upon delivery of an exception. For example, if a machine-check </span>
<span id="t19_3642" class="t s3_3642">exception (#MC) occurs following an instruction that encounters a data breakpoint (but before the resulting debug </span>
<span id="t1a_3642" class="t s3_3642">exception is delivered), the data breakpoint is lost. If a MOV or POP instruction that loads the SS register encoun- </span>
<span id="t1b_3642" class="t s3_3642">ters a data breakpoint, the data breakpoint is lost if the next instruction causes a fault. </span>
<span id="t1c_3642" class="t s3_3642">Delivery of events due to INT </span><span id="t1d_3642" class="t s6_3642">n</span><span id="t1e_3642" class="t s3_3642">, INT3, or INTO does not cause a loss of data breakpoints. If a MOV or POP instruc- </span>
<span id="t1f_3642" class="t s3_3642">tion that loads the SS register encounters a data breakpoint, and the next instruction is software interrupt (INT </span><span id="t1g_3642" class="t s6_3642">n</span><span id="t1h_3642" class="t s3_3642">, </span>
<span id="t1i_3642" class="t s3_3642">INT3, or INTO), a debug exception (#DB) resulting from a data breakpoint will be delivered after the transition to </span>
<span id="t1j_3642" class="t s3_3642">the software-interrupt handler. The #DB handler should account for the fact that the #DB may have been delivered </span>
<span id="t1k_3642" class="t s3_3642">after a invocation of a software-interrupt handler, and in particular that the CPL may have changed between recog- </span>
<span id="t1l_3642" class="t s3_3642">nition of the data breakpoint and delivery of the #DB. </span>
<span id="t1m_3642" class="t s4_3642">18.3.1.3 </span><span id="t1n_3642" class="t s4_3642">General-Detect Exception Condition </span>
<span id="t1o_3642" class="t s3_3642">When the GD flag in DR7 is set, the general-detect debug exception occurs when a program attempts to access any </span>
<span id="t1p_3642" class="t s3_3642">of the debug registers (DR0 through DR7) at the same time they are being used by another application, such as an </span>
<span id="t1q_3642" class="t s3_3642">emulator or debugger. This protection feature guarantees full control over the debug registers when required. The </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
