

================================================================
== Vitis HLS Report for 'adjust_9_s'
================================================================
* Date:           Tue Mar 28 15:09:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        add_float_xilinx
* Solution:       add_float_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  19.274 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186  |adjust_9_Pipeline_VITIS_LOOP_2139_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      34|     70|    -|
|Memory           |        0|    -|       3|      1|    -|
|Multiplexer      |        -|    -|       -|     94|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     152|   1295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186  |adjust_9_Pipeline_VITIS_LOOP_2139_1  |        0|   0|  34|  70|    0|
    +------------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                           |                                     |        0|   0|  34|  70|    0|
    +------------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tab_U  |adjust_9_s_tab_ROM_AUTO_1R  |        0|  3|   1|    0|    16|    3|     1|           48|
    +-------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                            |        0|  3|   1|    0|    16|    3|     1|           48|
    +-------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1123_fu_218_p2       |         +|   0|  0|   38|          31|          30|
    |add_ln2142_1_fu_712_p2     |         +|   0|  0|   13|           5|           5|
    |add_ln2142_fu_726_p2       |         +|   0|  0|   39|          32|          32|
    |add_ln609_1_fu_875_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln609_fu_212_p2        |         +|   0|  0|   39|          32|          30|
    |expt_fu_759_p2             |         -|   0|  0|   14|           9|           9|
    |sub_i_i_i_i_fu_421_p2      |         -|   0|  0|   14|           7|           6|
    |sub_ln1845_fu_283_p2       |         -|   0|  0|   13|           1|          10|
    |value_fu_265_p2            |         -|   0|  0|   13|           9|          10|
    |and_ln1796_1_fu_836_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1796_2_fu_497_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1796_3_fu_523_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1796_fu_491_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1817_fu_477_p2       |       and|   0|  0|    2|           1|           1|
    |cmp1_i_i_fu_248_p2         |      icmp|   0|  0|   15|          25|          25|
    |icmp_ln1795_1_fu_812_p2    |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1795_fu_311_p2      |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1796_2_fu_824_p2    |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1796_fu_323_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1815_fu_361_p2      |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1817_fu_397_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln2118_fu_574_p2      |      icmp|   0|  0|   11|           9|           1|
    |icmp_ln2122_fu_606_p2      |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln2126_fu_630_p2      |      icmp|   0|  0|   14|          21|           1|
    |icmp_ln3162_fu_754_p2      |      icmp|   0|  0|   11|           9|           9|
    |retval_2_fu_899_p2         |      icmp|   0|  0|    8|           2|           1|
    |retval_fu_775_p2           |      icmp|   0|  0|   15|          25|           1|
    |lshr_ln1820_fu_431_p2      |      lshr|   0|  0|  100|          32|          32|
    |ishift_2_fu_367_p2         |        or|   0|  0|    2|           1|           1|
    |ishift_3_fu_818_p2         |        or|   0|  0|    2|           1|           1|
    |ishift_fu_317_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln1796_fu_517_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1817_fu_465_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1820_fu_451_p2        |        or|   0|  0|   25|          25|          25|
    |or_ln2126_fu_695_p2        |        or|   0|  0|    5|           5|           3|
    |or_ln3172_fu_780_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln543_fu_905_p2         |        or|   0|  0|    2|           1|           1|
    |expt_1_fu_786_p3           |    select|   0|  0|    9|           1|           1|
    |lshift_2_fu_764_p3         |    select|   0|  0|    9|           1|           9|
    |lshift_fu_742_p3           |    select|   0|  0|    5|           1|           5|
    |select_ln1796_fu_503_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln1807_1_fu_413_p3  |    select|   0|  0|   25|           1|           1|
    |select_ln1807_fu_851_p3    |    select|   0|  0|   25|           1|           1|
    |select_ln1816_2_fu_389_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln1816_fu_381_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln1817_fu_483_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln1828_fu_457_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln2118_1_fu_674_p3  |    select|   0|  0|    6|           1|           1|
    |select_ln2122_1_fu_688_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln2125_fu_681_p3    |    select|   0|  0|    5|           1|           4|
    |select_ln2126_1_fu_701_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln2137_fu_240_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln548_fu_919_p3     |    select|   0|  0|   26|           1|          26|
    |select_ln609_1_fu_858_p3   |    select|   0|  0|   25|           1|          25|
    |select_ln609_fu_529_p3     |    select|   0|  0|   25|           1|          25|
    |t_1_fu_580_p3              |    select|   0|  0|   25|           1|          25|
    |t_2_fu_612_p3              |    select|   0|  0|   25|           1|          25|
    |t_3_fu_650_p3              |    select|   0|  0|    4|           1|           4|
    |t_fu_549_p3                |    select|   0|  0|   25|           1|          25|
    |shl_ln1799_1_fu_846_p2     |       shl|   0|  0|   71|          25|          25|
    |shl_ln1799_fu_407_p2       |       shl|   0|  0|   71|          25|          25|
    |shl_ln1820_fu_441_p2       |       shl|   0|  0|  100|          32|          32|
    |xor_ln1796_1_fu_511_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1796_2_fu_830_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1796_fu_329_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1817_fu_471_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln2116_fu_544_p2       |       xor|   0|  0|   25|          25|           2|
    |xor_ln609_fu_932_p2        |       xor|   0|  0|    9|           8|           9|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1130|         507|         650|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  20|          4|    1|          4|
    |ap_phi_mux_this_e_0_1_phi_fu_165_p6  |  14|          3|    8|         24|
    |ap_phi_mux_this_m_0_1_phi_fu_178_p6  |  14|          3|   25|         75|
    |ap_return_0                          |   9|          2|   32|         64|
    |ap_return_1                          |   9|          2|   32|         64|
    |this_e_0_1_reg_161                   |  14|          3|    8|         24|
    |this_m_0_1_reg_175                   |  14|          3|   25|         75|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  94|         20|  131|        330|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_return_0_preg                                             |  32|   0|   32|          0|
    |ap_return_1_preg                                             |  32|   0|   32|          0|
    |cmp1_i_i_reg_979                                             |   1|   0|    1|          0|
    |grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln2118_reg_996                                          |   1|   0|    1|          0|
    |icmp_ln2122_reg_1002                                         |   1|   0|    1|          0|
    |icmp_ln2126_reg_1007                                         |   1|   0|    1|          0|
    |max_shift_reg_984                                            |   9|   0|    9|          0|
    |this_e_0_1_reg_161                                           |   8|   0|    8|          0|
    |this_m_0_1_reg_175                                           |  25|   0|   25|          0|
    |tmp_16_reg_975                                               |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 115|   0|  115|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_return_0    |  out|   32|  ap_ctrl_hs|      adjust<9>|  return value|
|ap_return_1    |  out|   32|  ap_ctrl_hs|      adjust<9>|  return value|
|this_m_0_read  |   in|   25|     ap_none|  this_m_0_read|        scalar|
|new_e_0        |   in|    9|     ap_none|        new_e_0|        scalar|
+---------------+-----+-----+------------+---------------+--------------+

