// Seed: 1655005978
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  parameter id_3 = -1;
  logic [7:0] id_4;
  assign module_1.id_6 = 0;
  generate
    if (id_3) begin : LABEL_0
      always @(1) begin : LABEL_1
        id_4[-1] <= id_0;
      end
    end
  endgenerate
  assign id_4 = (id_3);
  wire id_5;
  always @(posedge id_5) #1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8
    , id_10
);
  assign id_10 = -1 ? id_1 : 1 ? id_8 : id_8;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
