graph: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb"
node: { title: "filesystem__fat__directories__set_size" label: "Set_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:57:4\n16 bytes (static)" }
node: { title: "filesystem__fat__directories__find__2" label: "Find\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:72:4\n600 bytes (static)" }
node: { title: "filesystem__fat__is_subdirectory" label: "Is_Subdirectory\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:105:24" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__is_subdirectory" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:48:18" }
node: { title: "system__assertions__raise_assert_failure" label: "Raise_Assert_Failure\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-assert.ads:46:14" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "system__assertions__raise_assert_failure" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.ads:48:18" }
node: { title: "__gnat_last_chance_handler" label: "gnat_last_chance_handler\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:81:39" }
node: { title: "filesystem__fat__cluster_to_block" label: "Cluster_To_Block\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:328:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:81:42" }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__directories__next_entry__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:86:20" }
node: { title: "filesystem__fat__long_name" label: "Long_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:98:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:97:13" }
node: { title: "filesystem__fat__Oeq__2" label: "=\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:74:24" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:97:32" }
node: { title: "filesystem__fat__short_name" label: "Short_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:99:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__short_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:98:44" }
edge: { sourcename: "filesystem__fat__directories__find__2" targetname: "filesystem__fat__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:98:64" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find__B11b___finalizer.5945" label: "B11b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:14\n16 bytes (static)" }
node: { title: "system__secondary_stack__ss_release" label: "Ss_Release\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:70:14" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find__B11b___finalizer.5945" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:14" }
node: { title: "filesystem__fat__directories__find" label: "Find\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:109:4\n336 bytes (static)" }
node: { title: "filesystem__fat__fat_nameIP" label: "Fat_Nameip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:224:9" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "filesystem__fat__fat_nameIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:116:7" }
node: { title: "system__secondary_stack__ss_mark" label: "Ss_Mark\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:67:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:14" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "filesystem__fat__directories__root_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:17" }
node: { title: "filesystem__fat___assign__2" label: "Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:14" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find__B11b___finalizer.5945" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:119:0" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:122:25" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:122:25" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:122:25" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:128:16" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:132:36" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:133:18" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:133:39" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:136:21" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:136:33" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "filesystem__fat__directories__find__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:138:20" }
edge: { sourcename: "filesystem__fat__directories__find" targetname: "filesystem__fat__is_subdirectory" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:146:20" }
node: { title: "filesystem__fat__directories__update_entry" label: "Update_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:159:4\n96 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:181:28" }
node: { title: "filesystem__fat__cluster_size" label: "Cluster_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:189:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__cluster_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:181:31" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:182:27" }
node: { title: "filesystem__fat__get_fat" label: "Get_Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:337:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:182:30" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:183:35" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__cluster_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:183:38" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:186:49" }
node: { title: "filesystem__fat__block_size" label: "Block_Size\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:185:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:186:52" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:186:41" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:187:46" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:187:49" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:187:36" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:187:36" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:187:36" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:189:20" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:190:16" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:190:19" }
node: { title: "filesystem__fat__ensure_block" label: "Ensure_Block\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:318:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:189:23" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:195:33" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:195:65" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:195:52" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:195:33" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:202:16" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:202:48" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:202:35" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:202:67" }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:203:20" }
node: { title: "filesystem__fat__write_window" label: "Write_Window\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:325:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__update_entry" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:203:23" }
node: { title: "filesystem__fat__directories__root_entry" label: "Root_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:212:4\n320 bytes (static)" }
node: { title: "filesystem__fat__fat_nodeIP" label: "Fat_Nodeip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:456:9" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__root_entry" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:214:7" }
node: { title: "filesystem__fat__version" label: "Version\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:153:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__root_entry" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:222:12" }
node: { title: "filesystem__fat__root_dir_cluster" label: "Root_Dir_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:201:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__root_entry" targetname: "filesystem__fat__root_dir_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:225:33" }
node: { title: "system__secondary_stack__ss_allocate" label: "Ss_Allocate\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-secsta.ads:58:14" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__root_entry" targetname: "system__secondary_stack__ss_allocate" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:229:7" }
node: { title: "memcpy" label: "builtin_memcpy\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__root_entry" targetname: "memcpy" }
node: { title: "filesystem__fat__directories__next_entry" label: "Next_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:236:4\n48 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:255:39" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:255:41" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:257:25" }
node: { title: "filesystem__fat__fat16_root_dir_num_entries" label: "Fat16_Root_Dir_Num_Entries\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:203:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__fat16_root_dir_num_entries" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:257:27" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:263:28" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:263:30" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:262:59" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:262:59" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:262:59" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:265:17" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:267:59" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:267:55" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:272:52" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:272:54" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:272:48" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:272:48" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:272:48" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:280:29" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:281:14" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:280:31" }
node: { title: "filesystem__fat__blocks_per_cluster" label: "Blocks_Per_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:187:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:281:16" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:287:32" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:287:34" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:290:23" }
node: { title: "filesystem__fat__is_last_cluster" label: "Is_Last_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:357:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__is_last_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:290:25" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:295:30" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:295:32" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:299:14" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:299:16" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:305:12" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:305:12" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:311:29" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:311:61" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:311:48" }
edge: { sourcename: "filesystem__fat__directories__next_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:311:29" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" label: "Prepend\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:338:7\n56 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:350:27" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:355:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:355:25" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:358:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:358:25" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:361:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:361:25" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:363:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:363:25" }
node: { title: "filesystem__fat__directories__next_entry__2" label: "Next_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:321:4\n1104 bytes (static)" }
node: { title: "filesystem__fat__vfat_directory_entryIP" label: "Vfat_Directory_Entryip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:596:9" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat__vfat_directory_entryIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:371:7" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat__directories__next_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:387:17" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:417:13" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:418:13" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__next_entry__prepend__2.6084" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:419:13" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:435:20" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:447:56" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:452:37" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat__fat_nameIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:447:15" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:452:39" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:446:20" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:463:55" }
node: { title: "filesystem__fat__Osubtract__2" label: "-\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:71:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "filesystem__fat__Osubtract__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:463:33" }
edge: { sourcename: "filesystem__fat__directories__next_entry__2" targetname: "memcpy" }
node: { title: "filesystem__fat__directories__read" label: "Read\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:477:4\n56 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__read" targetname: "filesystem__fat__directories__next_entry__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:482:14" }
node: { title: "filesystem__fat__directories__create_subdir" label: "Create_Subdir\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:494:4\n128 bytes (static)" }
node: { title: "filesystem__fat__fat_open__2" label: "Fat_Open\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:442:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__fat_open__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:506:17" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__directories__allocate_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:512:14" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:527:19" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:527:22" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:528:20" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:528:20" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:528:23" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:546:15" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:551:59" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:566:39" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:565:15" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:569:58" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:572:13" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:572:16" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:573:16" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:574:16" }
node: { title: "memset" label: "builtin_memset\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "memset" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:575:20" }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:575:23" }
node: { title: "filesystem__fat__close__4" label: "Close\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:420:25" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__create_subdir" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:577:7" }
node: { title: "filesystem__fat__directories__create_file_node" label: "Create_File_Node\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:586:4\n56 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__create_file_node" targetname: "filesystem__fat__fat_open__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:595:17" }
edge: { sourcename: "filesystem__fat__directories__create_file_node" targetname: "filesystem__fat__directories__allocate_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:601:14" }
edge: { sourcename: "filesystem__fat__directories__create_file_node" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:612:21" }
edge: { sourcename: "filesystem__fat__directories__create_file_node" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:612:7" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B142b___finalizer.6249" label: "B142b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:30\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B142b___finalizer.6249" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:30" }
node: { title: "filesystem__fat__directories__delete_subdir" label: "Delete_Subdir\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:625:4\n912 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:629:7" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:631:7" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__fat_open__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:635:17" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:641:26" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__directories__read" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:641:13" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:30" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:14" }
node: { title: "filesystem__fat__Osubtract" label: "-\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:69:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__Osubtract" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:13" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B142b___finalizer.6249" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:642:0" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:33" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:17" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__Osubtract" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:16" }
node: { title: "memcmp" label: "builtin_memcmp\n<built-in>" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:33" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B146b___finalizer.6260" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:0" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:645:20" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__directories__delete_subdir" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:650:23" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__directories__delete_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:652:23" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:656:16" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:663:21" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:663:7" }
edge: { sourcename: "filesystem__fat__directories__delete_subdir" targetname: "filesystem__fat__directories__delete_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:666:14" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B146b___finalizer.6260" label: "B146b\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:33\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__delete_subdir__L_8__B146b___finalizer.6260" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:644:33" }
node: { title: "filesystem__fat__directories__delete_entry" label: "Delete_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:679:4\n856 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:686:7" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:693:21" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:693:24" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:694:20" }
node: { title: "filesystem__fat__set_fat" label: "Set_Fat\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:341:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__set_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:694:23" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:697:23" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__is_last_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:697:26" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__fat_open__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:702:17" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:707:26" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__directories__read" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:707:13" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:708:13" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:708:37" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:708:35" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:711:25" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:711:28" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:711:18" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:711:18" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:711:18" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:714:22" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:714:22" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:714:31" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:715:26" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:715:29" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:721:21" }
edge: { sourcename: "filesystem__fat__directories__delete_entry" targetname: "filesystem__fat__close__4" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:721:7" }
node: { title: "filesystem__fat__directories__adjust_clusters" label: "Adjust_Clusters\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:730:4\n48 bytes (static)" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:733:43" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:734:30" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:733:46" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:734:33" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:747:21" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:747:24" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:756:26" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__set_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:756:29" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:760:23" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__set_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:760:26" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:764:23" }
edge: { sourcename: "filesystem__fat__directories__adjust_clusters" targetname: "filesystem__fat__is_last_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:764:26" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" label: "Find_Empty_Entry_Sequence\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:776:4\n112 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:784:40" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:785:58" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:785:62" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:785:34" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:787:13" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:790:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "filesystem__fat__directories__next_entry" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:789:20" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:804:29" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:807:34" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value___finalizer.6354" label: "Value\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:910:7\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value___finalizer.6354" targetname: "system__secondary_stack__ss_release" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:910:7" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" label: "Value\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:910:7\n104 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "system__secondary_stack__ss_mark" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:910:7" }
node: { title: "filesystem__fat__trim" label: "Trim\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:286:13" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "filesystem__fat__trim" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:912:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:912:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:917:46" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:918:24" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:918:29" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value___finalizer.6354" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:922:0" }
node: { title: "filesystem__fat__directories__allocate_entry" label: "Allocate_Entry\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:827:4\n856 bytes (dynamic)" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__fat_nodeIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:858:7" }
node: { title: "filesystem__fat__get_num_vfat_entries" label: "Get_Num_Vfat_Entries\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:708:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__get_num_vfat_entries" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:865:32" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:865:60" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1089:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1089:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__version" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1089:19" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1095:7" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1098:21" }
node: { title: "filesystem__fat__reset__2" label: "Reset\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:418:25" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__reset__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1098:7" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1101:33" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__directories__read" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1101:20" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__long_name" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1111:13" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__Oeq__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1111:32" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1115:27" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "memcmp" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1116:39" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1118:13" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1122:21" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__reset__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1122:7" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__find_empty_entry_sequence" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1126:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1134:25" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1137:33" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__get_num_vfat_entries" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1143:38" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__B_21__Tvfat_entryBIP.6553" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1143:13" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1154:17" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1164:60" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1164:60" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1170:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1171:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1172:16" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1175:13" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1178:39" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1183:39" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1185:51" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "memcpy" }
node: { title: "filesystem__fat__new_cluster" label: "New_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:387:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__new_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1183:42" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat___assign__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1177:15" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1200:21" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1204:59" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1210:27" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__reset__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1210:13" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1215:51" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1215:51" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1215:54" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1215:43" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1218:37" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1218:37" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1218:40" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1219:22" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1220:24" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1220:43" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1220:27" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1221:45" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1221:45" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1221:48" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1224:19" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1225:21" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1225:49" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1225:24" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1227:29" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1227:29" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1227:53" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1227:32" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1234:37" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1235:42" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "memset" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:58" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:58" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__block_size" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:61" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:48" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:48" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1242:48" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1245:35" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1245:35" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1245:38" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1249:39" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1249:39" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__blocks_per_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1249:42" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1251:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1251:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1252:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1252:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1252:50" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1252:34" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__is_last_cluster" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1251:34" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1254:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1255:33" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1255:56" }
node: { title: "filesystem__fat__new_cluster__2" label: "New_Cluster\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat.ads:390:13" shape : ellipse }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__new_cluster__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1255:36" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1257:31" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1258:33" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1258:52" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__get_fat" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1258:36" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1261:28" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1262:30" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1262:58" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__cluster_to_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1262:33" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1264:28" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1267:35" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1267:35" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1267:59" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__ensure_block" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1267:38" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1271:22" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1271:25" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1271:57" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1271:44" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1271:66" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1275:29" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1275:29" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__write_window" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1275:32" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1276:27" }
edge: { sourcename: "filesystem__fat__directories__allocate_entry" targetname: "filesystem__fat__reset__2" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1276:13" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" label: "To_Short_Name\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:928:7\n96 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:942:36" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:943:20" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:953:41" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:953:30" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:954:22" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:954:51" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:954:27" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_upper.6339" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:954:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:955:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:973:20" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:974:31" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:975:16" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:975:47" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:975:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_upper.6339" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:975:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:977:43" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__is_legal_character.6312" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:977:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:978:31" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:979:16" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:979:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:979:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:981:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:982:27" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:992:31" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:993:16" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:993:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1001:29" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1001:42" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1001:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1001:50" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1001:50" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_short_name.6336" targetname: "memcpy" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" label: "Inc_Sname\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1010:7\n216 bytes (dynamic)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1021:26" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:41" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:37" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:59" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1023:59" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1029:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1032:41" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__value.6342" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1032:23" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1032:57" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1034:23" }
node: { title: "system__img_int__image_integer" label: "Image_Integer\nC:\gnat\2020-arm-elf\arm-eabi\lib\gnat\zfp-cortex-m4f\gnat\s-imgint.ads:39:14" shape : ellipse }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "system__img_int__image_integer" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1037:47" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1039:19" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1041:44" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1042:62" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1042:40" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1042:58" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1043:24" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1045:58" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1045:33" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1045:66" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1052:38" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1052:34" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1052:34" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1052:56" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1052:56" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1058:32" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1058:28" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1058:28" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1058:50" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1058:50" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__inc_sname.6345" targetname: "memcpy" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" label: "To_Wstring\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1065:7\n48 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1072:38" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1074:41" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1076:31" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1078:31" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1081:62" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_wstring.6351" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1084:24" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__is_legal_character.6312" label: "Is_Legal_Character\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:836:7\n16 bytes (static)" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_upper.6339" label: "To_Upper\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:883:7\n16 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__to_upper.6339" targetname: "__gnat_last_chance_handler" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:886:53" }
node: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__B_21__Tvfat_entryBIP.6553" label: "Tvfat_Entrybip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1143:13\n40 bytes (static)" }
edge: { sourcename: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:filesystem__fat__directories__allocate_entry__B_21__Tvfat_entryBIP.6553" targetname: "filesystem__fat__vfat_directory_entryIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\middleware\src\filesystem\filesystem-fat-directories.adb:1143:13" }
}
