Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 16:46:31 2024
| Host         : eecs-digital-12 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/character_image/BRAM_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.035ns  (logic 9.659ns (68.822%)  route 4.376ns (31.178%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=109, unplaced)       0.800    -1.388    mvg/clk_pixel
                         FDRE                                         r  mvg/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  mvg/vcount_out_reg[1]/Q
                         net (fo=20, unplaced)        0.530    -0.402    mvg/vcount[1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.107 r  mvg/image_addr1_i_13/O
                         net (fo=1, unplaced)         0.000    -0.107    mvg/image_addr1_i_13_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.443 r  mvg/image_addr1_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     0.452    mvg/image_addr1_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.566 r  mvg/image_addr1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.566    mvg/image_addr1_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.914 r  mvg/image_addr1_i_1/O[1]
                         net (fo=1, unplaced)         0.800     1.714    com_sprite_m/A[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.020     5.734 r  com_sprite_m/image_addr1/P[13]
                         net (fo=1, unplaced)         0.800     6.533    com_sprite_m/image_addr1_n_92
                         DSP48E1 (Prop_dsp48e1_C[13]_P[1])
                                                      1.820     8.353 r  com_sprite_m/image_addr/P[1]
                         net (fo=1, unplaced)         0.800     9.153    mvg/P[1]
                         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  mvg/BRAM_reg_0_0_i_24/O
                         net (fo=1, unplaced)         0.000     9.277    mvg/BRAM_reg_0_0_i_24_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.827 r  mvg/BRAM_reg_0_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     9.836    mvg/BRAM_reg_0_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.165 r  mvg/BRAM_reg_0_0_i_13/O[3]
                         net (fo=2, unplaced)         0.629    10.794    mvg/com_sprite_m/PCOUT[7]
                         LUT3 (Prop_lut3_I2_O)        0.307    11.101 r  mvg/BRAM_reg_0_0_i_15/O
                         net (fo=1, unplaced)         0.000    11.101    mvg/BRAM_reg_0_0_i_15_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  mvg/BRAM_reg_0_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.499    mvg/BRAM_reg_0_0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.847 r  mvg/BRAM_reg_0_0_i_2/O[1]
                         net (fo=16, unplaced)        0.800    12.647    com_sprite_m/character_image/ADDRARDADDR[10]
                         RAMB36E1                                     r  com_sprite_m/character_image/BRAM_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=109, unplaced)       0.655    11.405    com_sprite_m/character_image/clk_pixel
                         RAMB36E1                                     r  com_sprite_m/character_image/BRAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.745    11.022    com_sprite_m/character_image/BRAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 -1.625    




