# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Thu Jun 05 15:03:28 2025
# cmd: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\xdl.exe xc6slx75 -report
# =======================================================
(xdl_resource_report v0.2 xc6slx75csg484-3 spartan6
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 209 101
	(tile 0 0 NULL_X0Y208 NULL 0
	)
	(tile 0 1 NULL_X1Y208 NULL 0
	)
	(tile 0 2 NULL_X2Y208 NULL 0
	)
	(tile 0 3 NULL_X3Y208 NULL 0
	)
	(tile 0 4 NULL_X4Y208 NULL 0
	)
	(tile 0 5 TIOB_SINGLE_X1Y191 TIOB_SINGLE 2
		(primitive_site B3 IOBM bonded 8)
		(primitive_site A4 IOBS bonded 8)
	)
	(tile 0 6 NULL_X6Y208 NULL 0
	)
	(tile 0 7 TIOB_X2Y191 TIOB 4
		(primitive_site C5 IOBM bonded 8)
		(primitive_site A5 IOBS bonded 8)
		(primitive_site D6 IOBM bonded 8)
		(primitive_site C6 IOBS bonded 8)
	)
	(tile 0 8 NULL_X8Y208 NULL 0
	)
	(tile 0 9 RAMB_TOP_X3Y191 RAMB_TOP 0
	)
	(tile 0 10 BRAM_INT_INTERFACE_TOP_X3Y191 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 11 BRAM_TOP_X3Y191 BRAM_TOP 0
	)
	(tile 0 12 TIOB_X4Y191 TIOB 4
		(primitive_site B6 IOBM bonded 8)
		(primitive_site A6 IOBS bonded 8)
		(primitive_site C7 IOBM bonded 8)
		(primitive_site A7 IOBS bonded 8)
	)
	(tile 0 13 NULL_X13Y208 NULL 0
	)
	(tile 0 14 TIOB_X5Y191 TIOB 4
		(primitive_site B8 IOBM bonded 8)
		(primitive_site A8 IOBS bonded 8)
		(primitive_site D7 IOBM bonded 8)
		(primitive_site C8 IOBS bonded 8)
	)
	(tile 0 15 NULL_X15Y208 NULL 0
	)
	(tile 0 16 TIOB_X6Y191 TIOB 4
		(primitive_site C9 IOBM bonded 8)
		(primitive_site A9 IOBS bonded 8)
		(primitive_site F9 IOBM bonded 8)
		(primitive_site E8 IOBS bonded 8)
	)
	(tile 0 17 NULL_X17Y208 NULL 0
	)
	(tile 0 18 TIOB_SINGLE_X7Y191 TIOB_SINGLE 2
		(primitive_site H10 IOBM bonded 8)
		(primitive_site G9 IOBS bonded 8)
	)
	(tile 0 19 NULL_X19Y208 NULL 0
	)
	(tile 0 20 DSP_INT_EMP_TOP_X19Y208 DSP_INT_EMP_TOP 0
	)
	(tile 0 21 DSP_EMP_TEMP_X19Y208 DSP_EMP_TEMP 0
	)
	(tile 0 22 DSP_EMP_TOP_X19Y208 DSP_EMP_TOP 0
	)
	(tile 0 23 NULL_X23Y208 NULL 0
	)
	(tile 0 24 NULL_X24Y208 NULL 0
	)
	(tile 0 25 NULL_X25Y208 NULL 0
	)
	(tile 0 26 NULL_X26Y208 NULL 0
	)
	(tile 0 27 NULL_X27Y208 NULL 0
	)
	(tile 0 28 NULL_X28Y208 NULL 0
	)
	(tile 0 29 NULL_X29Y208 NULL 0
	)
	(tile 0 30 NULL_X30Y208 NULL 0
	)
	(tile 0 31 NULL_X31Y208 NULL 0
	)
	(tile 0 32 NULL_X32Y208 NULL 0
	)
	(tile 0 33 RAMB_TOP_X32Y208 RAMB_TOP 0
	)
	(tile 0 34 BRAM_INT_INTERFACE_TOP_X32Y208 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 35 BRAM_TOP_X32Y208 BRAM_TOP 0
	)
	(tile 0 36 NULL_X36Y208 NULL 0
	)
	(tile 0 37 NULL_X37Y208 NULL 0
	)
	(tile 0 38 NULL_X38Y208 NULL 0
	)
	(tile 0 39 NULL_X39Y208 NULL 0
	)
	(tile 0 40 NULL_X40Y208 NULL 0
	)
	(tile 0 41 NULL_X41Y208 NULL 0
	)
	(tile 0 42 NULL_X42Y208 NULL 0
	)
	(tile 0 43 NULL_X43Y208 NULL 0
	)
	(tile 0 44 TIOB_X19Y191 TIOB 4
		(primitive_site D9 IOBM bonded 8)
		(primitive_site D8 IOBS bonded 8)
		(primitive_site D10 IOBM bonded 8)
		(primitive_site C10 IOBS bonded 8)
	)
	(tile 0 45 NULL_X45Y208 NULL 0
	)
	(tile 0 46 TIOB_X20Y191 TIOB 4
		(primitive_site B10 IOBM bonded 8)
		(primitive_site A10 IOBS bonded 8)
		(primitive_site C11 IOBM bonded 8)
		(primitive_site A11 IOBS bonded 8)
	)
	(tile 0 47 NULL_X47Y208 NULL 0
	)
	(tile 0 48 REG_T_X47Y208 REG_T 20
		(primitive_site BUFIO2FB_X2Y28 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X2Y29 BUFIO2 internal 5)
		(primitive_site BUFIO2_X2Y28 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X2Y29 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X2Y27 BUFIO2 internal 5)
		(primitive_site BUFIO2_X2Y26 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X2Y27 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X2Y26 BUFIO2FB internal 3)
		(primitive_site TIEOFF_X29Y383 TIEOFF internal 3)
		(primitive_site BUFIO2_X4Y29 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y28 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y28 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y29 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y27 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y27 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y26 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y26 BUFIO2 internal 5)
		(primitive_site BUFPLL_X1Y5 BUFPLL internal 6)
		(primitive_site BUFPLL_X1Y4 BUFPLL internal 6)
		(primitive_site BUFPLL_MCB_X1Y9 BUFPLL_MCB internal 9)
	)
	(tile 0 49 NULL_X49Y208 NULL 0
	)
	(tile 0 50 TIOB_X21Y191 TIOB 4
		(primitive_site B12 IOBM bonded 8)
		(primitive_site A12 IOBS bonded 8)
		(primitive_site D11 IOBM bonded 8)
		(primitive_site C12 IOBS bonded 8)
	)
	(tile 0 51 NULL_X51Y208 NULL 0
	)
	(tile 0 52 TIOB_SINGLE_X22Y191 TIOB_SINGLE 2
		(primitive_site F10 IOBM bonded 8)
		(primitive_site E10 IOBS bonded 8)
	)
	(tile 0 53 NULL_X53Y208 NULL 0
	)
	(tile 0 54 NULL_X54Y208 NULL 0
	)
	(tile 0 55 NULL_X55Y208 NULL 0
	)
	(tile 0 56 NULL_X56Y208 NULL 0
	)
	(tile 0 57 NULL_X57Y208 NULL 0
	)
	(tile 0 58 NULL_X58Y208 NULL 0
	)
	(tile 0 59 NULL_X59Y208 NULL 0
	)
	(tile 0 60 NULL_X60Y208 NULL 0
	)
	(tile 0 61 NULL_X61Y208 NULL 0
	)
	(tile 0 62 RAMB_TOP_X61Y208 RAMB_TOP 0
	)
	(tile 0 63 BRAM_INT_INTERFACE_TOP_X61Y208 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 64 BRAM_TOP_X61Y208 BRAM_TOP 0
	)
	(tile 0 65 NULL_X65Y208 NULL 0
	)
	(tile 0 66 NULL_X66Y208 NULL 0
	)
	(tile 0 67 NULL_X67Y208 NULL 0
	)
	(tile 0 68 NULL_X68Y208 NULL 0
	)
	(tile 0 69 NULL_X69Y208 NULL 0
	)
	(tile 0 70 NULL_X70Y208 NULL 0
	)
	(tile 0 71 NULL_X71Y208 NULL 0
	)
	(tile 0 72 NULL_X72Y208 NULL 0
	)
	(tile 0 73 NULL_X73Y208 NULL 0
	)
	(tile 0 74 NULL_X74Y208 NULL 0
	)
	(tile 0 75 DSP_INT_EMP_TOP_X74Y208 DSP_INT_EMP_TOP 0
	)
	(tile 0 76 DSP_EMP_TEMP_X74Y208 DSP_EMP_TEMP 0
	)
	(tile 0 77 DSP_EMP_TOP_X74Y208 DSP_EMP_TOP 0
	)
	(tile 0 78 TIOB_SINGLE_X34Y191 TIOB_SINGLE 2
		(primitive_site D15 IOBM bonded 8)
		(primitive_site C14 IOBS bonded 8)
	)
	(tile 0 79 NULL_X79Y208 NULL 0
	)
	(tile 0 80 TIOB_X35Y191 TIOB 4
		(primitive_site D13 IOBM bonded 8)
		(primitive_site D12 IOBS bonded 8)
		(primitive_site C13 IOBM bonded 8)
		(primitive_site A13 IOBS bonded 8)
	)
	(tile 0 81 NULL_X81Y208 NULL 0
	)
	(tile 0 82 DSP_INT_EMP_TOP_X36Y191 DSP_INT_EMP_TOP 0
	)
	(tile 0 83 DSP_EMP_TEMP_X36Y191 DSP_EMP_TEMP 0
	)
	(tile 0 84 DSP_EMP_TOP_X36Y191 DSP_EMP_TOP 0
	)
	(tile 0 85 TIOB_X37Y191 TIOB 4
		(primitive_site F12 IOBM bonded 8)
		(primitive_site E12 IOBS bonded 8)
		(primitive_site B14 IOBM bonded 8)
		(primitive_site A14 IOBS bonded 8)
	)
	(tile 0 86 NULL_X86Y208 NULL 0
	)
	(tile 0 87 TIOB_X38Y191 TIOB 4
		(primitive_site H11 IOBM bonded 8)
		(primitive_site G11 IOBS bonded 8)
		(primitive_site C15 IOBM bonded 8)
		(primitive_site A15 IOBS bonded 8)
	)
	(tile 0 88 NULL_X88Y208 NULL 0
	)
	(tile 0 89 RAMB_TOP_X39Y191 RAMB_TOP 0
	)
	(tile 0 90 BRAM_INT_INTERFACE_TOP_X39Y191 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 91 BRAM_TOP_X39Y191 BRAM_TOP 0
	)
	(tile 0 92 TIOB_X40Y191 TIOB 4
		(primitive_site B16 IOBM bonded 8)
		(primitive_site A16 IOBS bonded 8)
		(primitive_site C17 IOBM bonded 8)
		(primitive_site A17 IOBS bonded 8)
	)
	(tile 0 93 NULL_X93Y208 NULL 0
	)
	(tile 0 94 TIOB_X41Y191 TIOB 4
		(primitive_site D17 IOBM bonded 8)
		(primitive_site C16 IOBS bonded 8)
		(primitive_site B18 IOBM bonded 8)
		(primitive_site A18 IOBS bonded 8)
	)
	(tile 0 95 NULL_X95Y208 NULL 0
	)
	(tile 0 96 NULL_X96Y208 NULL 0
	)
	(tile 0 97 NULL_X97Y208 NULL 0
	)
	(tile 0 98 NULL_X98Y208 NULL 0
	)
	(tile 0 99 NULL_X99Y208 NULL 0
	)
	(tile 0 100 NULL_X100Y208 NULL 0
	)
	(tile 1 0 NULL_X0Y207 NULL 0
	)
	(tile 1 1 NULL_X1Y207 NULL 0
	)
	(tile 1 2 CNR_TR_TTERM_X2Y207 CNR_TR_TTERM 0
	)
	(tile 1 3 IOI_PCI_CE_LEFT_X2Y207 IOI_PCI_CE_LEFT 0
	)
	(tile 1 4 MCB_CNR_TOP_X2Y207 MCB_CNR_TOP 0
	)
	(tile 1 5 IOI_TTERM_X5Y207 IOI_TTERM 0
	)
	(tile 1 6 IOI_TTERM_CLB_X6Y207 IOI_TTERM_CLB 0
	)
	(tile 1 7 IOI_TTERM_X7Y207 IOI_TTERM 0
	)
	(tile 1 8 IOI_TTERM_CLB_X8Y207 IOI_TTERM_CLB 0
	)
	(tile 1 9 RAMB_TOP_TTERM_X9Y207 RAMB_TOP_TTERM 0
	)
	(tile 1 10 BRAM_INTER_TTERM_X10Y207 BRAM_INTER_TTERM 0
	)
	(tile 1 11 BRAM_TOP_TTERM_L_X11Y207 BRAM_TOP_TTERM_L 0
	)
	(tile 1 12 IOI_TTERM_X12Y207 IOI_TTERM 0
	)
	(tile 1 13 IOI_TTERM_CLB_X13Y207 IOI_TTERM_CLB 0
	)
	(tile 1 14 IOI_TTERM_X14Y207 IOI_TTERM 0
	)
	(tile 1 15 IOI_TTERM_CLB_X15Y207 IOI_TTERM_CLB 0
	)
	(tile 1 16 IOI_TTERM_X16Y207 IOI_TTERM 0
	)
	(tile 1 17 IOI_TTERM_CLB_X17Y207 IOI_TTERM_CLB 0
	)
	(tile 1 18 IOI_TTERM_X18Y207 IOI_TTERM 0
	)
	(tile 1 19 IOI_TTERM_CLB_X19Y207 IOI_TTERM_CLB 0
	)
	(tile 1 20 DSP_INT_TTERM_X20Y207 DSP_INT_TTERM 0
	)
	(tile 1 21 DSP_INTER_TTERM_X21Y207 DSP_INTER_TTERM 0
	)
	(tile 1 22 DSP_TOP_TTERM_L_X22Y207 DSP_TOP_TTERM_L 0
	)
	(tile 1 23 IOI_TTERM_X23Y207 IOI_TTERM 0
	)
	(tile 1 24 IOI_TTERM_CLB_X24Y207 IOI_TTERM_CLB 0
	)
	(tile 1 25 IOI_TTERM_X25Y207 IOI_TTERM 0
	)
	(tile 1 26 IOI_TTERM_CLB_X26Y207 IOI_TTERM_CLB 0
	)
	(tile 1 27 IOI_TTERM_X27Y207 IOI_TTERM 0
	)
	(tile 1 28 IOI_TTERM_CLB_X28Y207 IOI_TTERM_CLB 0
	)
	(tile 1 29 IOI_TTERM_X29Y207 IOI_TTERM 0
	)
	(tile 1 30 IOI_TTERM_CLB_X30Y207 IOI_TTERM_CLB 0
	)
	(tile 1 31 IOI_TTERM_X31Y207 IOI_TTERM 0
	)
	(tile 1 32 IOI_TTERM_CLB_X32Y207 IOI_TTERM_CLB 0
	)
	(tile 1 33 RAMB_TOP_TTERM_X33Y207 RAMB_TOP_TTERM 0
	)
	(tile 1 34 BRAM_INTER_TTERM_X34Y207 BRAM_INTER_TTERM 0
	)
	(tile 1 35 BRAM_TOP_TTERM_L_X35Y207 BRAM_TOP_TTERM_L 0
	)
	(tile 1 36 IOI_TTERM_X36Y207 IOI_TTERM 0
	)
	(tile 1 37 IOI_TTERM_CLB_X37Y207 IOI_TTERM_CLB 0
	)
	(tile 1 38 IOI_TTERM_X38Y207 IOI_TTERM 0
	)
	(tile 1 39 IOI_TTERM_CLB_X39Y207 IOI_TTERM_CLB 0
	)
	(tile 1 40 IOI_TTERM_X40Y207 IOI_TTERM 0
	)
	(tile 1 41 IOI_TTERM_CLB_X41Y207 IOI_TTERM_CLB 0
	)
	(tile 1 42 IOI_TTERM_X42Y207 IOI_TTERM 0
	)
	(tile 1 43 IOI_TTERM_CLB_X43Y207 IOI_TTERM_CLB 0
	)
	(tile 1 44 IOI_TTERM_X44Y207 IOI_TTERM 0
	)
	(tile 1 45 IOI_TTERM_CLB_X45Y207 IOI_TTERM_CLB 0
	)
	(tile 1 46 IOI_TTERM_X46Y207 IOI_TTERM 0
	)
	(tile 1 47 IOI_TTERM_REGT_X47Y207 IOI_TTERM_REGT 0
	)
	(tile 1 48 REG_T_TTERM_X48Y207 REG_T_TTERM 0
	)
	(tile 1 49 REG_V_TTERM_X49Y207 REG_V_TTERM 0
	)
	(tile 1 50 IOI_TTERM_BUFPLL_X50Y207 IOI_TTERM_BUFPLL 0
	)
	(tile 1 51 IOI_TTERM_REGT_X51Y207 IOI_TTERM_REGT 0
	)
	(tile 1 52 IOI_TTERM_X52Y207 IOI_TTERM 0
	)
	(tile 1 53 IOI_TTERM_CLB_X53Y207 IOI_TTERM_CLB 0
	)
	(tile 1 54 IOI_TTERM_X54Y207 IOI_TTERM 0
	)
	(tile 1 55 IOI_TTERM_CLB_X55Y207 IOI_TTERM_CLB 0
	)
	(tile 1 56 IOI_TTERM_X56Y207 IOI_TTERM 0
	)
	(tile 1 57 IOI_TTERM_CLB_X57Y207 IOI_TTERM_CLB 0
	)
	(tile 1 58 IOI_TTERM_X58Y207 IOI_TTERM 0
	)
	(tile 1 59 IOI_TTERM_CLB_X59Y207 IOI_TTERM_CLB 0
	)
	(tile 1 60 IOI_TTERM_X60Y207 IOI_TTERM 0
	)
	(tile 1 61 IOI_TTERM_CLB_X61Y207 IOI_TTERM_CLB 0
	)
	(tile 1 62 RAMB_TOP_TTERM_X62Y207 RAMB_TOP_TTERM 0
	)
	(tile 1 63 BRAM_INTER_TTERM_X63Y207 BRAM_INTER_TTERM 0
	)
	(tile 1 64 BRAM_TOP_TTERM_R_X64Y207 BRAM_TOP_TTERM_R 0
	)
	(tile 1 65 IOI_TTERM_X65Y207 IOI_TTERM 0
	)
	(tile 1 66 IOI_TTERM_CLB_X66Y207 IOI_TTERM_CLB 0
	)
	(tile 1 67 IOI_TTERM_X67Y207 IOI_TTERM 0
	)
	(tile 1 68 IOI_TTERM_CLB_X68Y207 IOI_TTERM_CLB 0
	)
	(tile 1 69 IOI_TTERM_X69Y207 IOI_TTERM 0
	)
	(tile 1 70 IOI_TTERM_CLB_X70Y207 IOI_TTERM_CLB 0
	)
	(tile 1 71 IOI_TTERM_X71Y207 IOI_TTERM 0
	)
	(tile 1 72 IOI_TTERM_CLB_X72Y207 IOI_TTERM_CLB 0
	)
	(tile 1 73 IOI_TTERM_X73Y207 IOI_TTERM 0
	)
	(tile 1 74 IOI_TTERM_CLB_X74Y207 IOI_TTERM_CLB 0
	)
	(tile 1 75 DSP_INT_TTERM_X75Y207 DSP_INT_TTERM 0
	)
	(tile 1 76 DSP_INTER_TTERM_X76Y207 DSP_INTER_TTERM 0
	)
	(tile 1 77 DSP_TOP_TTERM_R_X77Y207 DSP_TOP_TTERM_R 0
	)
	(tile 1 78 IOI_TTERM_X78Y207 IOI_TTERM 0
	)
	(tile 1 79 IOI_TTERM_CLB_X79Y207 IOI_TTERM_CLB 0
	)
	(tile 1 80 IOI_TTERM_X80Y207 IOI_TTERM 0
	)
	(tile 1 81 IOI_TTERM_CLB_X81Y207 IOI_TTERM_CLB 0
	)
	(tile 1 82 DSP_INT_TTERM_X82Y207 DSP_INT_TTERM 0
	)
	(tile 1 83 DSP_INTER_TTERM_X83Y207 DSP_INTER_TTERM 0
	)
	(tile 1 84 DSP_TOP_TTERM_R_X84Y207 DSP_TOP_TTERM_R 0
	)
	(tile 1 85 IOI_TTERM_X85Y207 IOI_TTERM 0
	)
	(tile 1 86 IOI_TTERM_CLB_X86Y207 IOI_TTERM_CLB 0
	)
	(tile 1 87 IOI_TTERM_X87Y207 IOI_TTERM 0
	)
	(tile 1 88 IOI_TTERM_CLB_X88Y207 IOI_TTERM_CLB 0
	)
	(tile 1 89 RAMB_TOP_TTERM_X89Y207 RAMB_TOP_TTERM 0
	)
	(tile 1 90 BRAM_INTER_TTERM_X90Y207 BRAM_INTER_TTERM 0
	)
	(tile 1 91 BRAM_TOP_TTERM_R_X91Y207 BRAM_TOP_TTERM_R 0
	)
	(tile 1 92 IOI_TTERM_X92Y207 IOI_TTERM 0
	)
	(tile 1 93 IOI_TTERM_CLB_X93Y207 IOI_TTERM_CLB 0
	)
	(tile 1 94 IOI_TTERM_X94Y207 IOI_TTERM 0
	)
	(tile 1 95 IOI_TTERM_CLB_X95Y207 IOI_TTERM_CLB 0
	)
	(tile 1 96 CNR_TR_TTERM_X96Y207 CNR_TR_TTERM 0
	)
	(tile 1 97 IOI_PCI_CE_RIGHT_X96Y207 IOI_PCI_CE_RIGHT 0
	)
	(tile 1 98 MCB_CNR_TOP_X96Y207 MCB_CNR_TOP 0
	)
	(tile 1 99 NULL_X99Y207 NULL 0
	)
	(tile 1 100 NULL_X100Y207 NULL 0
	)
	(tile 2 0 NULL_X0Y206 NULL 0
	)
	(tile 2 1 CNR_TL_LTERM_X1Y206 CNR_TL_LTERM 0
	)
	(tile 2 2 INT_X0Y191 INT 1
		(primitive_site TIEOFF_X0Y382 TIEOFF internal 3)
	)
	(tile 2 3 UL_X0Y191 UL 4
		(primitive_site DNA_PORT DNA_PORT internal 6)
		(primitive_site PMV PMV internal 10)
		(primitive_site OCT_CAL_X0Y2 OCT_CALIBRATE internal 2)
		(primitive_site OCT_CAL_X0Y3 OCT_CALIBRATE internal 2)
	)
	(tile 2 4 MCB_INT_X0Y191 MCB_INT 0
	)
	(tile 2 5 IOI_INT_X1Y191 IOI_INT 1
		(primitive_site TIEOFF_X2Y382 TIEOFF internal 3)
	)
	(tile 2 6 TIOI_OUTER_X1Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X1Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y382 TIEOFF internal 3)
	)
	(tile 2 7 IOI_INT_X2Y191 IOI_INT 1
		(primitive_site TIEOFF_X4Y382 TIEOFF internal 3)
	)
	(tile 2 8 TIOI_OUTER_X2Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X2Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y382 TIEOFF internal 3)
	)
	(tile 2 9 INT_BRAM_X3Y191 INT_BRAM 1
		(primitive_site TIEOFF_X6Y382 TIEOFF internal 3)
	)
	(tile 2 10 INT_INTERFACE_X3Y191 INT_INTERFACE 0
	)
	(tile 2 11 NULL_X11Y206 NULL 0
	)
	(tile 2 12 IOI_INT_X4Y191 IOI_INT 1
		(primitive_site TIEOFF_X7Y382 TIEOFF internal 3)
	)
	(tile 2 13 TIOI_OUTER_X4Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X3Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y382 TIEOFF internal 3)
	)
	(tile 2 14 IOI_INT_X5Y191 IOI_INT 1
		(primitive_site TIEOFF_X9Y382 TIEOFF internal 3)
	)
	(tile 2 15 TIOI_OUTER_X5Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X4Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y382 TIEOFF internal 3)
	)
	(tile 2 16 IOI_INT_X6Y191 IOI_INT 1
		(primitive_site TIEOFF_X11Y382 TIEOFF internal 3)
	)
	(tile 2 17 TIOI_OUTER_X6Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X5Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X12Y382 TIEOFF internal 3)
	)
	(tile 2 18 IOI_INT_X7Y191 IOI_INT 1
		(primitive_site TIEOFF_X13Y382 TIEOFF internal 3)
	)
	(tile 2 19 TIOI_OUTER_X7Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X6Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X14Y382 TIEOFF internal 3)
	)
	(tile 2 20 NULL_X20Y206 NULL 0
	)
	(tile 2 21 NULL_X21Y206 NULL 0
	)
	(tile 2 22 NULL_X22Y206 NULL 0
	)
	(tile 2 23 NULL_X23Y206 NULL 0
	)
	(tile 2 24 INT_RTERM_X24Y206 INT_RTERM 0
	)
	(tile 2 25 NULL_X25Y206 NULL 0
	)
	(tile 2 26 NULL_X26Y206 NULL 0
	)
	(tile 2 27 NULL_X27Y206 NULL 0
	)
	(tile 2 28 NULL_X28Y206 NULL 0
	)
	(tile 2 29 NULL_X29Y206 NULL 0
	)
	(tile 2 30 NULL_X30Y206 NULL 0
	)
	(tile 2 31 NULL_X31Y206 NULL 0
	)
	(tile 2 32 NULL_X32Y206 NULL 0
	)
	(tile 2 33 NULL_X33Y206 NULL 0
	)
	(tile 2 34 NULL_X34Y206 NULL 0
	)
	(tile 2 35 NULL_X35Y206 NULL 0
	)
	(tile 2 36 NULL_X36Y206 NULL 0
	)
	(tile 2 37 NULL_X37Y206 NULL 0
	)
	(tile 2 38 NULL_X38Y206 NULL 0
	)
	(tile 2 39 NULL_X39Y206 NULL 0
	)
	(tile 2 40 NULL_X40Y206 NULL 0
	)
	(tile 2 41 INT_LTERM_X41Y206 INT_LTERM 0
	)
	(tile 2 42 NULL_X42Y206 NULL 0
	)
	(tile 2 43 INT_LTERM_X43Y206 INT_LTERM 0
	)
	(tile 2 44 IOI_INT_X19Y191 IOI_INT 1
		(primitive_site TIEOFF_X26Y382 TIEOFF internal 3)
	)
	(tile 2 45 TIOI_OUTER_X19Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X7Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X27Y382 TIEOFF internal 3)
	)
	(tile 2 46 IOI_INT_X20Y191 IOI_INT 1
		(primitive_site TIEOFF_X28Y382 TIEOFF internal 3)
	)
	(tile 2 47 TIOI_OUTER_X20Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X8Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X29Y382 TIEOFF internal 3)
	)
	(tile 2 48 NULL_X48Y206 NULL 0
	)
	(tile 2 49 REG_V_X20Y191 REG_V 0
	)
	(tile 2 50 IOI_INT_X21Y191 IOI_INT 1
		(primitive_site TIEOFF_X31Y382 TIEOFF internal 3)
	)
	(tile 2 51 TIOI_OUTER_X21Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X9Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X32Y382 TIEOFF internal 3)
	)
	(tile 2 52 IOI_INT_X22Y191 IOI_INT 1
		(primitive_site TIEOFF_X33Y382 TIEOFF internal 3)
	)
	(tile 2 53 TIOI_OUTER_X22Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X10Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X34Y382 TIEOFF internal 3)
	)
	(tile 2 54 NULL_X54Y206 NULL 0
	)
	(tile 2 55 NULL_X55Y206 NULL 0
	)
	(tile 2 56 NULL_X56Y206 NULL 0
	)
	(tile 2 57 INT_RTERM_X57Y206 INT_RTERM 0
	)
	(tile 2 58 NULL_X58Y206 NULL 0
	)
	(tile 2 59 NULL_X59Y206 NULL 0
	)
	(tile 2 60 NULL_X60Y206 NULL 0
	)
	(tile 2 61 NULL_X61Y206 NULL 0
	)
	(tile 2 62 NULL_X62Y206 NULL 0
	)
	(tile 2 63 NULL_X63Y206 NULL 0
	)
	(tile 2 64 NULL_X64Y206 NULL 0
	)
	(tile 2 65 NULL_X65Y206 NULL 0
	)
	(tile 2 66 NULL_X66Y206 NULL 0
	)
	(tile 2 67 NULL_X67Y206 NULL 0
	)
	(tile 2 68 NULL_X68Y206 NULL 0
	)
	(tile 2 69 NULL_X69Y206 NULL 0
	)
	(tile 2 70 NULL_X70Y206 NULL 0
	)
	(tile 2 71 NULL_X71Y206 NULL 0
	)
	(tile 2 72 NULL_X72Y206 NULL 0
	)
	(tile 2 73 NULL_X73Y206 NULL 0
	)
	(tile 2 74 NULL_X74Y206 NULL 0
	)
	(tile 2 75 NULL_X75Y206 NULL 0
	)
	(tile 2 76 INT_LTERM_X76Y206 INT_LTERM 0
	)
	(tile 2 77 NULL_X77Y206 NULL 0
	)
	(tile 2 78 IOI_INT_X34Y191 IOI_INT 1
		(primitive_site TIEOFF_X46Y382 TIEOFF internal 3)
	)
	(tile 2 79 TIOI_OUTER_X34Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X11Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X47Y382 TIEOFF internal 3)
	)
	(tile 2 80 IOI_INT_X35Y191 IOI_INT 1
		(primitive_site TIEOFF_X48Y382 TIEOFF internal 3)
	)
	(tile 2 81 TIOI_OUTER_X35Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X12Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X49Y382 TIEOFF internal 3)
	)
	(tile 2 82 INT_X36Y191 INT 1
		(primitive_site TIEOFF_X50Y382 TIEOFF internal 3)
	)
	(tile 2 83 INT_INTERFACE_X36Y191 INT_INTERFACE 0
	)
	(tile 2 84 NULL_X84Y206 NULL 0
	)
	(tile 2 85 IOI_INT_X37Y191 IOI_INT 1
		(primitive_site TIEOFF_X51Y382 TIEOFF internal 3)
	)
	(tile 2 86 TIOI_OUTER_X37Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X13Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X13Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X52Y382 TIEOFF internal 3)
	)
	(tile 2 87 IOI_INT_X38Y191 IOI_INT 1
		(primitive_site TIEOFF_X53Y382 TIEOFF internal 3)
	)
	(tile 2 88 TIOI_OUTER_X38Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X14Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X14Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X54Y382 TIEOFF internal 3)
	)
	(tile 2 89 INT_BRAM_X39Y191 INT_BRAM 1
		(primitive_site TIEOFF_X55Y382 TIEOFF internal 3)
	)
	(tile 2 90 INT_INTERFACE_X39Y191 INT_INTERFACE 0
	)
	(tile 2 91 NULL_X91Y206 NULL 0
	)
	(tile 2 92 IOI_INT_X40Y191 IOI_INT 1
		(primitive_site TIEOFF_X56Y382 TIEOFF internal 3)
	)
	(tile 2 93 TIOI_OUTER_X40Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X15Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X15Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X57Y382 TIEOFF internal 3)
	)
	(tile 2 94 IOI_INT_X41Y191 IOI_INT 1
		(primitive_site TIEOFF_X58Y382 TIEOFF internal 3)
	)
	(tile 2 95 TIOI_OUTER_X41Y191 TIOI_OUTER 7
		(primitive_site OLOGIC_X16Y174 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y174 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y174 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X16Y175 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y175 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y175 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X59Y382 TIEOFF internal 3)
	)
	(tile 2 96 INT_X42Y191 INT 1
		(primitive_site TIEOFF_X60Y382 TIEOFF internal 3)
	)
	(tile 2 97 UR_UPPER_X42Y191 UR_UPPER 2
		(primitive_site BSCAN_X0Y0 BSCAN internal 11)
		(primitive_site BSCAN_X0Y1 BSCAN internal 11)
	)
	(tile 2 98 MCB_INT_X42Y191 MCB_INT 0
	)
	(tile 2 99 CNR_TR_RTERM_X99Y206 CNR_TR_RTERM 0
	)
	(tile 2 100 NULL_X100Y206 NULL 0
	)
	(tile 3 0 LIOB_X0Y190 LIOB 2
		(primitive_site A3 IOBM bonded 8)
		(primitive_site A2 IOBS bonded 8)
	)
	(tile 3 1 IOI_LTERM_X1Y205 IOI_LTERM 0
	)
	(tile 3 2 LIOI_INT_X0Y190 LIOI_INT 1
		(primitive_site TIEOFF_X0Y380 TIEOFF internal 3)
	)
	(tile 3 3 LIOI_X0Y190 LIOI 7
		(primitive_site OLOGIC_X0Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y380 TIEOFF internal 3)
	)
	(tile 3 4 MCB_CAP_INT_X0Y190 MCB_CAP_INT 0
	)
	(tile 3 5 IOI_INT_X1Y190 IOI_INT 1
		(primitive_site TIEOFF_X2Y380 TIEOFF internal 3)
	)
	(tile 3 6 TIOI_INNER_UNUSED_X1Y190 TIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X1Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y380 TIEOFF internal 3)
	)
	(tile 3 7 IOI_INT_X2Y190 IOI_INT 1
		(primitive_site TIEOFF_X4Y380 TIEOFF internal 3)
	)
	(tile 3 8 TIOI_INNER_X2Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X2Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y380 TIEOFF internal 3)
	)
	(tile 3 9 INT_BRAM_X3Y190 INT_BRAM 1
		(primitive_site TIEOFF_X6Y380 TIEOFF internal 3)
	)
	(tile 3 10 INT_INTERFACE_X3Y190 INT_INTERFACE 0
	)
	(tile 3 11 NULL_X11Y205 NULL 0
	)
	(tile 3 12 IOI_INT_X4Y190 IOI_INT 1
		(primitive_site TIEOFF_X7Y380 TIEOFF internal 3)
	)
	(tile 3 13 TIOI_INNER_X4Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X3Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y380 TIEOFF internal 3)
	)
	(tile 3 14 IOI_INT_X5Y190 IOI_INT 1
		(primitive_site TIEOFF_X9Y380 TIEOFF internal 3)
	)
	(tile 3 15 TIOI_INNER_X5Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X4Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y380 TIEOFF internal 3)
	)
	(tile 3 16 IOI_INT_X6Y190 IOI_INT 1
		(primitive_site TIEOFF_X11Y380 TIEOFF internal 3)
	)
	(tile 3 17 TIOI_INNER_X6Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X5Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X12Y380 TIEOFF internal 3)
	)
	(tile 3 18 IOI_INT_X7Y190 IOI_INT 1
		(primitive_site TIEOFF_X13Y380 TIEOFF internal 3)
	)
	(tile 3 19 TIOI_INNER_UNUSED_X7Y190 TIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X6Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X14Y380 TIEOFF internal 3)
	)
	(tile 3 20 NULL_X20Y205 NULL 0
	)
	(tile 3 21 NULL_X21Y205 NULL 0
	)
	(tile 3 22 NULL_X22Y205 NULL 0
	)
	(tile 3 23 NULL_X23Y205 NULL 0
	)
	(tile 3 24 INT_RTERM_X24Y205 INT_RTERM 0
	)
	(tile 3 25 NULL_X25Y205 NULL 0
	)
	(tile 3 26 NULL_X26Y205 NULL 0
	)
	(tile 3 27 NULL_X27Y205 NULL 0
	)
	(tile 3 28 NULL_X28Y205 NULL 0
	)
	(tile 3 29 NULL_X29Y205 NULL 0
	)
	(tile 3 30 NULL_X30Y205 NULL 0
	)
	(tile 3 31 NULL_X31Y205 NULL 0
	)
	(tile 3 32 NULL_X32Y205 NULL 0
	)
	(tile 3 33 NULL_X33Y205 NULL 0
	)
	(tile 3 34 NULL_X34Y205 NULL 0
	)
	(tile 3 35 NULL_X35Y205 NULL 0
	)
	(tile 3 36 NULL_X36Y205 NULL 0
	)
	(tile 3 37 NULL_X37Y205 NULL 0
	)
	(tile 3 38 NULL_X38Y205 NULL 0
	)
	(tile 3 39 NULL_X39Y205 NULL 0
	)
	(tile 3 40 NULL_X40Y205 NULL 0
	)
	(tile 3 41 INT_LTERM_X41Y205 INT_LTERM 0
	)
	(tile 3 42 NULL_X42Y205 NULL 0
	)
	(tile 3 43 INT_LTERM_X43Y205 INT_LTERM 0
	)
	(tile 3 44 IOI_INT_X19Y190 IOI_INT 1
		(primitive_site TIEOFF_X26Y380 TIEOFF internal 3)
	)
	(tile 3 45 TIOI_INNER_X19Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X7Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X27Y380 TIEOFF internal 3)
	)
	(tile 3 46 IOI_INT_X20Y190 IOI_INT 1
		(primitive_site TIEOFF_X28Y380 TIEOFF internal 3)
	)
	(tile 3 47 TIOI_INNER_X20Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X8Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X29Y380 TIEOFF internal 3)
	)
	(tile 3 48 NULL_X48Y205 NULL 0
	)
	(tile 3 49 REG_V_X20Y190 REG_V 0
	)
	(tile 3 50 IOI_INT_X21Y190 IOI_INT 1
		(primitive_site TIEOFF_X31Y380 TIEOFF internal 3)
	)
	(tile 3 51 TIOI_INNER_X21Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X9Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X32Y380 TIEOFF internal 3)
	)
	(tile 3 52 IOI_INT_X22Y190 IOI_INT 1
		(primitive_site TIEOFF_X33Y380 TIEOFF internal 3)
	)
	(tile 3 53 TIOI_INNER_UNUSED_X22Y190 TIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X10Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X34Y380 TIEOFF internal 3)
	)
	(tile 3 54 NULL_X54Y205 NULL 0
	)
	(tile 3 55 NULL_X55Y205 NULL 0
	)
	(tile 3 56 NULL_X56Y205 NULL 0
	)
	(tile 3 57 INT_RTERM_X57Y205 INT_RTERM 0
	)
	(tile 3 58 NULL_X58Y205 NULL 0
	)
	(tile 3 59 NULL_X59Y205 NULL 0
	)
	(tile 3 60 NULL_X60Y205 NULL 0
	)
	(tile 3 61 NULL_X61Y205 NULL 0
	)
	(tile 3 62 NULL_X62Y205 NULL 0
	)
	(tile 3 63 NULL_X63Y205 NULL 0
	)
	(tile 3 64 NULL_X64Y205 NULL 0
	)
	(tile 3 65 NULL_X65Y205 NULL 0
	)
	(tile 3 66 NULL_X66Y205 NULL 0
	)
	(tile 3 67 NULL_X67Y205 NULL 0
	)
	(tile 3 68 NULL_X68Y205 NULL 0
	)
	(tile 3 69 NULL_X69Y205 NULL 0
	)
	(tile 3 70 NULL_X70Y205 NULL 0
	)
	(tile 3 71 NULL_X71Y205 NULL 0
	)
	(tile 3 72 NULL_X72Y205 NULL 0
	)
	(tile 3 73 NULL_X73Y205 NULL 0
	)
	(tile 3 74 NULL_X74Y205 NULL 0
	)
	(tile 3 75 NULL_X75Y205 NULL 0
	)
	(tile 3 76 INT_LTERM_X76Y205 INT_LTERM 0
	)
	(tile 3 77 NULL_X77Y205 NULL 0
	)
	(tile 3 78 IOI_INT_X34Y190 IOI_INT 1
		(primitive_site TIEOFF_X46Y380 TIEOFF internal 3)
	)
	(tile 3 79 TIOI_INNER_UNUSED_X34Y190 TIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X11Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X47Y380 TIEOFF internal 3)
	)
	(tile 3 80 IOI_INT_X35Y190 IOI_INT 1
		(primitive_site TIEOFF_X48Y380 TIEOFF internal 3)
	)
	(tile 3 81 TIOI_INNER_X35Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X12Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X49Y380 TIEOFF internal 3)
	)
	(tile 3 82 INT_X36Y190 INT 1
		(primitive_site TIEOFF_X50Y380 TIEOFF internal 3)
	)
	(tile 3 83 INT_INTERFACE_X36Y190 INT_INTERFACE 0
	)
	(tile 3 84 NULL_X84Y205 NULL 0
	)
	(tile 3 85 IOI_INT_X37Y190 IOI_INT 1
		(primitive_site TIEOFF_X51Y380 TIEOFF internal 3)
	)
	(tile 3 86 TIOI_INNER_X37Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X13Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X13Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X52Y380 TIEOFF internal 3)
	)
	(tile 3 87 IOI_INT_X38Y190 IOI_INT 1
		(primitive_site TIEOFF_X53Y380 TIEOFF internal 3)
	)
	(tile 3 88 TIOI_INNER_X38Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X14Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X14Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X54Y380 TIEOFF internal 3)
	)
	(tile 3 89 INT_BRAM_X39Y190 INT_BRAM 1
		(primitive_site TIEOFF_X55Y380 TIEOFF internal 3)
	)
	(tile 3 90 INT_INTERFACE_X39Y190 INT_INTERFACE 0
	)
	(tile 3 91 NULL_X91Y205 NULL 0
	)
	(tile 3 92 IOI_INT_X40Y190 IOI_INT 1
		(primitive_site TIEOFF_X56Y380 TIEOFF internal 3)
	)
	(tile 3 93 TIOI_INNER_X40Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X15Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X15Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X57Y380 TIEOFF internal 3)
	)
	(tile 3 94 IOI_INT_X41Y190 IOI_INT 1
		(primitive_site TIEOFF_X58Y380 TIEOFF internal 3)
	)
	(tile 3 95 TIOI_INNER_X41Y190 TIOI_INNER 7
		(primitive_site OLOGIC_X16Y172 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y172 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y172 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X16Y173 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y173 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y173 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X59Y380 TIEOFF internal 3)
	)
	(tile 3 96 INT_X42Y190 INT 1
		(primitive_site TIEOFF_X60Y380 TIEOFF internal 3)
	)
	(tile 3 97 UR_LOWER_X42Y190 UR_LOWER 3
		(primitive_site BSCAN_X0Y2 BSCAN internal 11)
		(primitive_site BSCAN_X0Y3 BSCAN internal 11)
		(primitive_site OCT_CAL_X1Y1 OCT_CALIBRATE internal 2)
	)
	(tile 3 98 MCB_CAP_INT_X42Y190 MCB_CAP_INT 0
	)
	(tile 3 99 CNR_TR_RTERM_X99Y205 CNR_TR_RTERM 0
	)
	(tile 3 100 NULL_X100Y205 NULL 0
	)
	(tile 4 0 EMP_LIOB_X0Y204 EMP_LIOB 0
	)
	(tile 4 1 IOI_LTERM_X1Y204 IOI_LTERM 0
	)
	(tile 4 2 INT_X0Y189 INT 1
		(primitive_site TIEOFF_X0Y378 TIEOFF internal 3)
	)
	(tile 4 3 INT_INTERFACE_X0Y189 INT_INTERFACE 0
	)
	(tile 4 4 MCB_CAP_INT_X0Y189 MCB_CAP_INT 0
	)
	(tile 4 5 INT_X1Y189 INT 1
		(primitive_site TIEOFF_X2Y378 TIEOFF internal 3)
	)
	(tile 4 6 CLEXL_X1Y189 CLEXL 2
		(primitive_site SLICE_X0Y187 SLICEL internal 45)
		(primitive_site SLICE_X1Y187 SLICEX internal 43)
	)
	(tile 4 7 INT_X2Y189 INT 1
		(primitive_site TIEOFF_X4Y378 TIEOFF internal 3)
	)
	(tile 4 8 CLEXM_X2Y189 CLEXM 2
		(primitive_site SLICE_X2Y187 SLICEM internal 50)
		(primitive_site SLICE_X3Y187 SLICEX internal 43)
	)
	(tile 4 9 INT_BRAM_X3Y189 INT_BRAM 1
		(primitive_site TIEOFF_X6Y378 TIEOFF internal 3)
	)
	(tile 4 10 INT_INTERFACE_X3Y189 INT_INTERFACE 0
	)
	(tile 4 11 NULL_X11Y204 NULL 0
	)
	(tile 4 12 INT_X4Y189 INT 1
		(primitive_site TIEOFF_X7Y378 TIEOFF internal 3)
	)
	(tile 4 13 CLEXL_X4Y189 CLEXL 2
		(primitive_site SLICE_X4Y187 SLICEL internal 45)
		(primitive_site SLICE_X5Y187 SLICEX internal 43)
	)
	(tile 4 14 INT_X5Y189 INT 1
		(primitive_site TIEOFF_X9Y378 TIEOFF internal 3)
	)
	(tile 4 15 CLEXM_X5Y189 CLEXM 2
		(primitive_site SLICE_X6Y187 SLICEM internal 50)
		(primitive_site SLICE_X7Y187 SLICEX internal 43)
	)
	(tile 4 16 INT_X6Y189 INT 1
		(primitive_site TIEOFF_X11Y378 TIEOFF internal 3)
	)
	(tile 4 17 CLEXL_X6Y189 CLEXL 2
		(primitive_site SLICE_X8Y187 SLICEL internal 45)
		(primitive_site SLICE_X9Y187 SLICEX internal 43)
	)
	(tile 4 18 INT_X7Y189 INT 1
		(primitive_site TIEOFF_X13Y378 TIEOFF internal 3)
	)
	(tile 4 19 CLEXM_X7Y189 CLEXM 2
		(primitive_site SLICE_X10Y187 SLICEM internal 50)
		(primitive_site SLICE_X11Y187 SLICEX internal 43)
	)
	(tile 4 20 NULL_X20Y204 NULL 0
	)
	(tile 4 21 NULL_X21Y204 NULL 0
	)
	(tile 4 22 NULL_X22Y204 NULL 0
	)
	(tile 4 23 NULL_X23Y204 NULL 0
	)
	(tile 4 24 INT_RTERM_X24Y204 INT_RTERM 0
	)
	(tile 4 25 NULL_X25Y204 NULL 0
	)
	(tile 4 26 NULL_X26Y204 NULL 0
	)
	(tile 4 27 NULL_X27Y204 NULL 0
	)
	(tile 4 28 NULL_X28Y204 NULL 0
	)
	(tile 4 29 NULL_X29Y204 NULL 0
	)
	(tile 4 30 NULL_X30Y204 NULL 0
	)
	(tile 4 31 NULL_X31Y204 NULL 0
	)
	(tile 4 32 NULL_X32Y204 NULL 0
	)
	(tile 4 33 NULL_X33Y204 NULL 0
	)
	(tile 4 34 NULL_X34Y204 NULL 0
	)
	(tile 4 35 NULL_X35Y204 NULL 0
	)
	(tile 4 36 NULL_X36Y204 NULL 0
	)
	(tile 4 37 NULL_X37Y204 NULL 0
	)
	(tile 4 38 NULL_X38Y204 NULL 0
	)
	(tile 4 39 NULL_X39Y204 NULL 0
	)
	(tile 4 40 NULL_X40Y204 NULL 0
	)
	(tile 4 41 INT_LTERM_X41Y204 INT_LTERM 0
	)
	(tile 4 42 NULL_X42Y204 NULL 0
	)
	(tile 4 43 INT_LTERM_X43Y204 INT_LTERM 0
	)
	(tile 4 44 INT_X19Y189 INT 1
		(primitive_site TIEOFF_X26Y378 TIEOFF internal 3)
	)
	(tile 4 45 CLEXM_X19Y189 CLEXM 2
		(primitive_site SLICE_X30Y187 SLICEM internal 50)
		(primitive_site SLICE_X31Y187 SLICEX internal 43)
	)
	(tile 4 46 INT_X20Y189 INT 1
		(primitive_site TIEOFF_X28Y378 TIEOFF internal 3)
	)
	(tile 4 47 CLEXL_X20Y189 CLEXL 2
		(primitive_site SLICE_X32Y187 SLICEL internal 45)
		(primitive_site SLICE_X33Y187 SLICEX internal 43)
	)
	(tile 4 48 NULL_X48Y204 NULL 0
	)
	(tile 4 49 REG_V_X20Y189 REG_V 0
	)
	(tile 4 50 INT_X21Y189 INT 1
		(primitive_site TIEOFF_X31Y378 TIEOFF internal 3)
	)
	(tile 4 51 CLEXM_X21Y189 CLEXM 2
		(primitive_site SLICE_X34Y187 SLICEM internal 50)
		(primitive_site SLICE_X35Y187 SLICEX internal 43)
	)
	(tile 4 52 INT_X22Y189 INT 1
		(primitive_site TIEOFF_X33Y378 TIEOFF internal 3)
	)
	(tile 4 53 CLEXL_X22Y189 CLEXL 2
		(primitive_site SLICE_X36Y187 SLICEL internal 45)
		(primitive_site SLICE_X37Y187 SLICEX internal 43)
	)
	(tile 4 54 NULL_X54Y204 NULL 0
	)
	(tile 4 55 NULL_X55Y204 NULL 0
	)
	(tile 4 56 NULL_X56Y204 NULL 0
	)
	(tile 4 57 INT_RTERM_X57Y204 INT_RTERM 0
	)
	(tile 4 58 NULL_X58Y204 NULL 0
	)
	(tile 4 59 NULL_X59Y204 NULL 0
	)
	(tile 4 60 NULL_X60Y204 NULL 0
	)
	(tile 4 61 NULL_X61Y204 NULL 0
	)
	(tile 4 62 NULL_X62Y204 NULL 0
	)
	(tile 4 63 NULL_X63Y204 NULL 0
	)
	(tile 4 64 NULL_X64Y204 NULL 0
	)
	(tile 4 65 NULL_X65Y204 NULL 0
	)
	(tile 4 66 NULL_X66Y204 NULL 0
	)
	(tile 4 67 NULL_X67Y204 NULL 0
	)
	(tile 4 68 NULL_X68Y204 NULL 0
	)
	(tile 4 69 NULL_X69Y204 NULL 0
	)
	(tile 4 70 NULL_X70Y204 NULL 0
	)
	(tile 4 71 NULL_X71Y204 NULL 0
	)
	(tile 4 72 NULL_X72Y204 NULL 0
	)
	(tile 4 73 NULL_X73Y204 NULL 0
	)
	(tile 4 74 NULL_X74Y204 NULL 0
	)
	(tile 4 75 NULL_X75Y204 NULL 0
	)
	(tile 4 76 INT_LTERM_X76Y204 INT_LTERM 0
	)
	(tile 4 77 NULL_X77Y204 NULL 0
	)
	(tile 4 78 INT_X34Y189 INT 1
		(primitive_site TIEOFF_X46Y378 TIEOFF internal 3)
	)
	(tile 4 79 CLEXM_X34Y189 CLEXM 2
		(primitive_site SLICE_X56Y187 SLICEM internal 50)
		(primitive_site SLICE_X57Y187 SLICEX internal 43)
	)
	(tile 4 80 INT_X35Y189 INT 1
		(primitive_site TIEOFF_X48Y378 TIEOFF internal 3)
	)
	(tile 4 81 CLEXL_X35Y189 CLEXL 2
		(primitive_site SLICE_X58Y187 SLICEL internal 45)
		(primitive_site SLICE_X59Y187 SLICEX internal 43)
	)
	(tile 4 82 INT_X36Y189 INT 1
		(primitive_site TIEOFF_X50Y378 TIEOFF internal 3)
	)
	(tile 4 83 INT_INTERFACE_X36Y189 INT_INTERFACE 0
	)
	(tile 4 84 NULL_X84Y204 NULL 0
	)
	(tile 4 85 INT_X37Y189 INT 1
		(primitive_site TIEOFF_X51Y378 TIEOFF internal 3)
	)
	(tile 4 86 CLEXM_X37Y189 CLEXM 2
		(primitive_site SLICE_X60Y187 SLICEM internal 50)
		(primitive_site SLICE_X61Y187 SLICEX internal 43)
	)
	(tile 4 87 INT_X38Y189 INT 1
		(primitive_site TIEOFF_X53Y378 TIEOFF internal 3)
	)
	(tile 4 88 CLEXL_X38Y189 CLEXL 2
		(primitive_site SLICE_X62Y187 SLICEL internal 45)
		(primitive_site SLICE_X63Y187 SLICEX internal 43)
	)
	(tile 4 89 INT_BRAM_X39Y189 INT_BRAM 1
		(primitive_site TIEOFF_X55Y378 TIEOFF internal 3)
	)
	(tile 4 90 INT_INTERFACE_X39Y189 INT_INTERFACE 0
	)
	(tile 4 91 NULL_X91Y204 NULL 0
	)
	(tile 4 92 INT_X40Y189 INT 1
		(primitive_site TIEOFF_X56Y378 TIEOFF internal 3)
	)
	(tile 4 93 CLEXM_X40Y189 CLEXM 2
		(primitive_site SLICE_X64Y187 SLICEM internal 50)
		(primitive_site SLICE_X65Y187 SLICEX internal 43)
	)
	(tile 4 94 INT_X41Y189 INT 1
		(primitive_site TIEOFF_X58Y378 TIEOFF internal 3)
	)
	(tile 4 95 CLEXL_X41Y189 CLEXL 2
		(primitive_site SLICE_X66Y187 SLICEL internal 45)
		(primitive_site SLICE_X67Y187 SLICEX internal 43)
	)
	(tile 4 96 IOI_INT_X42Y189 IOI_INT 1
		(primitive_site TIEOFF_X60Y378 TIEOFF internal 3)
	)
	(tile 4 97 RIOI_X42Y189 RIOI 7
		(primitive_site OLOGIC_X17Y170 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y170 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y170 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y171 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y171 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y171 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y378 TIEOFF internal 3)
	)
	(tile 4 98 MCB_CAP_INT_X42Y189 MCB_CAP_INT 0
	)
	(tile 4 99 IOI_RTERM_X99Y204 IOI_RTERM 0
	)
	(tile 4 100 RIOB_X42Y189 RIOB 2
		(primitive_site F16 IOBS bonded 8)
		(primitive_site F15 IOBM bonded 8)
	)
	(tile 5 0 LIOB_X0Y188 LIOB 2
		(primitive_site E6 IOBM bonded 8)
		(primitive_site D5 IOBS bonded 8)
	)
	(tile 5 1 IOI_LTERM_X1Y203 IOI_LTERM 0
	)
	(tile 5 2 LIOI_INT_X0Y188 LIOI_INT 1
		(primitive_site TIEOFF_X0Y376 TIEOFF internal 3)
	)
	(tile 5 3 LIOI_X0Y188 LIOI 7
		(primitive_site OLOGIC_X0Y168 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y168 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y168 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y169 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y169 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y169 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y376 TIEOFF internal 3)
	)
	(tile 5 4 MCB_INT_X0Y188 MCB_INT 0
	)
	(tile 5 5 INT_X1Y188 INT 1
		(primitive_site TIEOFF_X2Y376 TIEOFF internal 3)
	)
	(tile 5 6 CLEXL_X1Y188 CLEXL 2
		(primitive_site SLICE_X0Y186 SLICEL internal 45)
		(primitive_site SLICE_X1Y186 SLICEX internal 43)
	)
	(tile 5 7 INT_X2Y188 INT 1
		(primitive_site TIEOFF_X4Y376 TIEOFF internal 3)
	)
	(tile 5 8 CLEXM_X2Y188 CLEXM 2
		(primitive_site SLICE_X2Y186 SLICEM internal 50)
		(primitive_site SLICE_X3Y186 SLICEX internal 43)
	)
	(tile 5 9 INT_BRAM_X3Y188 INT_BRAM 1
		(primitive_site TIEOFF_X6Y376 TIEOFF internal 3)
	)
	(tile 5 10 INT_INTERFACE_X3Y188 INT_INTERFACE 0
	)
	(tile 5 11 BRAMSITE2_X3Y188 BRAMSITE2 3
		(primitive_site RAMB16_X0Y94 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y94 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y95 RAMB8BWER internal 110)
	)
	(tile 5 12 INT_X4Y188 INT 1
		(primitive_site TIEOFF_X7Y376 TIEOFF internal 3)
	)
	(tile 5 13 CLEXL_X4Y188 CLEXL 2
		(primitive_site SLICE_X4Y186 SLICEL internal 45)
		(primitive_site SLICE_X5Y186 SLICEX internal 43)
	)
	(tile 5 14 INT_X5Y188 INT 1
		(primitive_site TIEOFF_X9Y376 TIEOFF internal 3)
	)
	(tile 5 15 CLEXM_X5Y188 CLEXM 2
		(primitive_site SLICE_X6Y186 SLICEM internal 50)
		(primitive_site SLICE_X7Y186 SLICEX internal 43)
	)
	(tile 5 16 INT_X6Y188 INT 1
		(primitive_site TIEOFF_X11Y376 TIEOFF internal 3)
	)
	(tile 5 17 CLEXL_X6Y188 CLEXL 2
		(primitive_site SLICE_X8Y186 SLICEL internal 45)
		(primitive_site SLICE_X9Y186 SLICEX internal 43)
	)
	(tile 5 18 INT_X7Y188 INT 1
		(primitive_site TIEOFF_X13Y376 TIEOFF internal 3)
	)
	(tile 5 19 CLEXM_X7Y188 CLEXM 2
		(primitive_site SLICE_X10Y186 SLICEM internal 50)
		(primitive_site SLICE_X11Y186 SLICEX internal 43)
	)
	(tile 5 20 NULL_X20Y203 NULL 0
	)
	(tile 5 21 NULL_X21Y203 NULL 0
	)
	(tile 5 22 NULL_X22Y203 NULL 0
	)
	(tile 5 23 NULL_X23Y203 NULL 0
	)
	(tile 5 24 INT_RTERM_X24Y203 INT_RTERM 0
	)
	(tile 5 25 NULL_X25Y203 NULL 0
	)
	(tile 5 26 NULL_X26Y203 NULL 0
	)
	(tile 5 27 NULL_X27Y203 NULL 0
	)
	(tile 5 28 NULL_X28Y203 NULL 0
	)
	(tile 5 29 NULL_X29Y203 NULL 0
	)
	(tile 5 30 NULL_X30Y203 NULL 0
	)
	(tile 5 31 NULL_X31Y203 NULL 0
	)
	(tile 5 32 NULL_X32Y203 NULL 0
	)
	(tile 5 33 NULL_X33Y203 NULL 0
	)
	(tile 5 34 NULL_X34Y203 NULL 0
	)
	(tile 5 35 NULL_X35Y203 NULL 0
	)
	(tile 5 36 NULL_X36Y203 NULL 0
	)
	(tile 5 37 NULL_X37Y203 NULL 0
	)
	(tile 5 38 NULL_X38Y203 NULL 0
	)
	(tile 5 39 NULL_X39Y203 NULL 0
	)
	(tile 5 40 NULL_X40Y203 NULL 0
	)
	(tile 5 41 INT_LTERM_X41Y203 INT_LTERM 0
	)
	(tile 5 42 NULL_X42Y203 NULL 0
	)
	(tile 5 43 INT_LTERM_X43Y203 INT_LTERM 0
	)
	(tile 5 44 INT_X19Y188 INT 1
		(primitive_site TIEOFF_X26Y376 TIEOFF internal 3)
	)
	(tile 5 45 CLEXM_X19Y188 CLEXM 2
		(primitive_site SLICE_X30Y186 SLICEM internal 50)
		(primitive_site SLICE_X31Y186 SLICEX internal 43)
	)
	(tile 5 46 INT_X20Y188 INT 1
		(primitive_site TIEOFF_X28Y376 TIEOFF internal 3)
	)
	(tile 5 47 CLEXL_X20Y188 CLEXL 2
		(primitive_site SLICE_X32Y186 SLICEL internal 45)
		(primitive_site SLICE_X33Y186 SLICEX internal 43)
	)
	(tile 5 48 NULL_X48Y203 NULL 0
	)
	(tile 5 49 REG_V_X20Y188 REG_V 0
	)
	(tile 5 50 INT_X21Y188 INT 1
		(primitive_site TIEOFF_X31Y376 TIEOFF internal 3)
	)
	(tile 5 51 CLEXM_X21Y188 CLEXM 2
		(primitive_site SLICE_X34Y186 SLICEM internal 50)
		(primitive_site SLICE_X35Y186 SLICEX internal 43)
	)
	(tile 5 52 INT_X22Y188 INT 1
		(primitive_site TIEOFF_X33Y376 TIEOFF internal 3)
	)
	(tile 5 53 CLEXL_X22Y188 CLEXL 2
		(primitive_site SLICE_X36Y186 SLICEL internal 45)
		(primitive_site SLICE_X37Y186 SLICEX internal 43)
	)
	(tile 5 54 NULL_X54Y203 NULL 0
	)
	(tile 5 55 NULL_X55Y203 NULL 0
	)
	(tile 5 56 NULL_X56Y203 NULL 0
	)
	(tile 5 57 INT_RTERM_X57Y203 INT_RTERM 0
	)
	(tile 5 58 NULL_X58Y203 NULL 0
	)
	(tile 5 59 NULL_X59Y203 NULL 0
	)
	(tile 5 60 NULL_X60Y203 NULL 0
	)
	(tile 5 61 NULL_X61Y203 NULL 0
	)
	(tile 5 62 NULL_X62Y203 NULL 0
	)
	(tile 5 63 NULL_X63Y203 NULL 0
	)
	(tile 5 64 NULL_X64Y203 NULL 0
	)
	(tile 5 65 NULL_X65Y203 NULL 0
	)
	(tile 5 66 NULL_X66Y203 NULL 0
	)
	(tile 5 67 NULL_X67Y203 NULL 0
	)
	(tile 5 68 NULL_X68Y203 NULL 0
	)
	(tile 5 69 NULL_X69Y203 NULL 0
	)
	(tile 5 70 NULL_X70Y203 NULL 0
	)
	(tile 5 71 NULL_X71Y203 NULL 0
	)
	(tile 5 72 NULL_X72Y203 NULL 0
	)
	(tile 5 73 NULL_X73Y203 NULL 0
	)
	(tile 5 74 NULL_X74Y203 NULL 0
	)
	(tile 5 75 NULL_X75Y203 NULL 0
	)
	(tile 5 76 INT_LTERM_X76Y203 INT_LTERM 0
	)
	(tile 5 77 NULL_X77Y203 NULL 0
	)
	(tile 5 78 INT_X34Y188 INT 1
		(primitive_site TIEOFF_X46Y376 TIEOFF internal 3)
	)
	(tile 5 79 CLEXM_X34Y188 CLEXM 2
		(primitive_site SLICE_X56Y186 SLICEM internal 50)
		(primitive_site SLICE_X57Y186 SLICEX internal 43)
	)
	(tile 5 80 INT_X35Y188 INT 1
		(primitive_site TIEOFF_X48Y376 TIEOFF internal 3)
	)
	(tile 5 81 CLEXL_X35Y188 CLEXL 2
		(primitive_site SLICE_X58Y186 SLICEL internal 45)
		(primitive_site SLICE_X59Y186 SLICEX internal 43)
	)
	(tile 5 82 INT_X36Y188 INT 1
		(primitive_site TIEOFF_X50Y376 TIEOFF internal 3)
	)
	(tile 5 83 INT_INTERFACE_X36Y188 INT_INTERFACE 0
	)
	(tile 5 84 MACCSITE2_X36Y188 MACCSITE2 1
		(primitive_site DSP48_X2Y47 DSP48A1 internal 346)
	)
	(tile 5 85 INT_X37Y188 INT 1
		(primitive_site TIEOFF_X51Y376 TIEOFF internal 3)
	)
	(tile 5 86 CLEXM_X37Y188 CLEXM 2
		(primitive_site SLICE_X60Y186 SLICEM internal 50)
		(primitive_site SLICE_X61Y186 SLICEX internal 43)
	)
	(tile 5 87 INT_X38Y188 INT 1
		(primitive_site TIEOFF_X53Y376 TIEOFF internal 3)
	)
	(tile 5 88 CLEXL_X38Y188 CLEXL 2
		(primitive_site SLICE_X62Y186 SLICEL internal 45)
		(primitive_site SLICE_X63Y186 SLICEX internal 43)
	)
	(tile 5 89 INT_BRAM_X39Y188 INT_BRAM 1
		(primitive_site TIEOFF_X55Y376 TIEOFF internal 3)
	)
	(tile 5 90 INT_INTERFACE_X39Y188 INT_INTERFACE 0
	)
	(tile 5 91 BRAMSITE2_X39Y188 BRAMSITE2 3
		(primitive_site RAMB16_X3Y94 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y94 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y95 RAMB8BWER internal 110)
	)
	(tile 5 92 INT_X40Y188 INT 1
		(primitive_site TIEOFF_X56Y376 TIEOFF internal 3)
	)
	(tile 5 93 CLEXM_X40Y188 CLEXM 2
		(primitive_site SLICE_X64Y186 SLICEM internal 50)
		(primitive_site SLICE_X65Y186 SLICEX internal 43)
	)
	(tile 5 94 INT_X41Y188 INT 1
		(primitive_site TIEOFF_X58Y376 TIEOFF internal 3)
	)
	(tile 5 95 CLEXL_X41Y188 CLEXL 2
		(primitive_site SLICE_X66Y186 SLICEL internal 45)
		(primitive_site SLICE_X67Y186 SLICEX internal 43)
	)
	(tile 5 96 IOI_INT_X42Y188 IOI_INT 1
		(primitive_site TIEOFF_X60Y376 TIEOFF internal 3)
	)
	(tile 5 97 RIOI_X42Y188 RIOI 7
		(primitive_site OLOGIC_X17Y168 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y168 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y168 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y169 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y169 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y169 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y376 TIEOFF internal 3)
	)
	(tile 5 98 MCB_INT_X42Y188 MCB_INT 0
	)
	(tile 5 99 IOI_RTERM_X99Y203 IOI_RTERM 0
	)
	(tile 5 100 RIOB_X42Y188 RIOB 2
		(primitive_site PAD60 IOBS unbonded 8)
		(primitive_site PAD59 IOBM unbonded 8)
	)
	(tile 6 0 EMP_LIOB_X0Y202 EMP_LIOB 0
	)
	(tile 6 1 IOI_LTERM_X1Y202 IOI_LTERM 0
	)
	(tile 6 2 INT_X0Y187 INT 1
		(primitive_site TIEOFF_X0Y374 TIEOFF internal 3)
	)
	(tile 6 3 INT_INTERFACE_X0Y187 INT_INTERFACE 0
	)
	(tile 6 4 MCB_CAP_INT_X0Y187 MCB_CAP_INT 0
	)
	(tile 6 5 INT_X1Y187 INT 1
		(primitive_site TIEOFF_X2Y374 TIEOFF internal 3)
	)
	(tile 6 6 CLEXL_X1Y187 CLEXL 2
		(primitive_site SLICE_X0Y185 SLICEL internal 45)
		(primitive_site SLICE_X1Y185 SLICEX internal 43)
	)
	(tile 6 7 INT_X2Y187 INT 1
		(primitive_site TIEOFF_X4Y374 TIEOFF internal 3)
	)
	(tile 6 8 CLEXM_X2Y187 CLEXM 2
		(primitive_site SLICE_X2Y185 SLICEM internal 50)
		(primitive_site SLICE_X3Y185 SLICEX internal 43)
	)
	(tile 6 9 INT_BRAM_X3Y187 INT_BRAM 1
		(primitive_site TIEOFF_X6Y374 TIEOFF internal 3)
	)
	(tile 6 10 INT_INTERFACE_X3Y187 INT_INTERFACE 0
	)
	(tile 6 11 NULL_X11Y202 NULL 0
	)
	(tile 6 12 INT_X4Y187 INT 1
		(primitive_site TIEOFF_X7Y374 TIEOFF internal 3)
	)
	(tile 6 13 CLEXL_X4Y187 CLEXL 2
		(primitive_site SLICE_X4Y185 SLICEL internal 45)
		(primitive_site SLICE_X5Y185 SLICEX internal 43)
	)
	(tile 6 14 INT_X5Y187 INT 1
		(primitive_site TIEOFF_X9Y374 TIEOFF internal 3)
	)
	(tile 6 15 CLEXM_X5Y187 CLEXM 2
		(primitive_site SLICE_X6Y185 SLICEM internal 50)
		(primitive_site SLICE_X7Y185 SLICEX internal 43)
	)
	(tile 6 16 INT_X6Y187 INT 1
		(primitive_site TIEOFF_X11Y374 TIEOFF internal 3)
	)
	(tile 6 17 CLEXL_X6Y187 CLEXL 2
		(primitive_site SLICE_X8Y185 SLICEL internal 45)
		(primitive_site SLICE_X9Y185 SLICEX internal 43)
	)
	(tile 6 18 INT_X7Y187 INT 1
		(primitive_site TIEOFF_X13Y374 TIEOFF internal 3)
	)
	(tile 6 19 CLEXM_X7Y187 CLEXM 2
		(primitive_site SLICE_X10Y185 SLICEM internal 50)
		(primitive_site SLICE_X11Y185 SLICEX internal 43)
	)
	(tile 6 20 NULL_X20Y202 NULL 0
	)
	(tile 6 21 NULL_X21Y202 NULL 0
	)
	(tile 6 22 NULL_X22Y202 NULL 0
	)
	(tile 6 23 NULL_X23Y202 NULL 0
	)
	(tile 6 24 INT_RTERM_X24Y202 INT_RTERM 0
	)
	(tile 6 25 NULL_X25Y202 NULL 0
	)
	(tile 6 26 NULL_X26Y202 NULL 0
	)
	(tile 6 27 NULL_X27Y202 NULL 0
	)
	(tile 6 28 NULL_X28Y202 NULL 0
	)
	(tile 6 29 NULL_X29Y202 NULL 0
	)
	(tile 6 30 NULL_X30Y202 NULL 0
	)
	(tile 6 31 NULL_X31Y202 NULL 0
	)
	(tile 6 32 NULL_X32Y202 NULL 0
	)
	(tile 6 33 NULL_X33Y202 NULL 0
	)
	(tile 6 34 NULL_X34Y202 NULL 0
	)
	(tile 6 35 NULL_X35Y202 NULL 0
	)
	(tile 6 36 NULL_X36Y202 NULL 0
	)
	(tile 6 37 NULL_X37Y202 NULL 0
	)
	(tile 6 38 NULL_X38Y202 NULL 0
	)
	(tile 6 39 NULL_X39Y202 NULL 0
	)
	(tile 6 40 NULL_X40Y202 NULL 0
	)
	(tile 6 41 INT_LTERM_X41Y202 INT_LTERM 0
	)
	(tile 6 42 NULL_X42Y202 NULL 0
	)
	(tile 6 43 INT_LTERM_X43Y202 INT_LTERM 0
	)
	(tile 6 44 INT_X19Y187 INT 1
		(primitive_site TIEOFF_X26Y374 TIEOFF internal 3)
	)
	(tile 6 45 CLEXM_X19Y187 CLEXM 2
		(primitive_site SLICE_X30Y185 SLICEM internal 50)
		(primitive_site SLICE_X31Y185 SLICEX internal 43)
	)
	(tile 6 46 INT_X20Y187 INT 1
		(primitive_site TIEOFF_X28Y374 TIEOFF internal 3)
	)
	(tile 6 47 CLEXL_X20Y187 CLEXL 2
		(primitive_site SLICE_X32Y185 SLICEL internal 45)
		(primitive_site SLICE_X33Y185 SLICEX internal 43)
	)
	(tile 6 48 NULL_X48Y202 NULL 0
	)
	(tile 6 49 REG_V_X20Y187 REG_V 0
	)
	(tile 6 50 INT_X21Y187 INT 1
		(primitive_site TIEOFF_X31Y374 TIEOFF internal 3)
	)
	(tile 6 51 CLEXM_X21Y187 CLEXM 2
		(primitive_site SLICE_X34Y185 SLICEM internal 50)
		(primitive_site SLICE_X35Y185 SLICEX internal 43)
	)
	(tile 6 52 INT_X22Y187 INT 1
		(primitive_site TIEOFF_X33Y374 TIEOFF internal 3)
	)
	(tile 6 53 CLEXL_X22Y187 CLEXL 2
		(primitive_site SLICE_X36Y185 SLICEL internal 45)
		(primitive_site SLICE_X37Y185 SLICEX internal 43)
	)
	(tile 6 54 NULL_X54Y202 NULL 0
	)
	(tile 6 55 NULL_X55Y202 NULL 0
	)
	(tile 6 56 NULL_X56Y202 NULL 0
	)
	(tile 6 57 INT_RTERM_X57Y202 INT_RTERM 0
	)
	(tile 6 58 NULL_X58Y202 NULL 0
	)
	(tile 6 59 NULL_X59Y202 NULL 0
	)
	(tile 6 60 NULL_X60Y202 NULL 0
	)
	(tile 6 61 NULL_X61Y202 NULL 0
	)
	(tile 6 62 NULL_X62Y202 NULL 0
	)
	(tile 6 63 NULL_X63Y202 NULL 0
	)
	(tile 6 64 NULL_X64Y202 NULL 0
	)
	(tile 6 65 NULL_X65Y202 NULL 0
	)
	(tile 6 66 NULL_X66Y202 NULL 0
	)
	(tile 6 67 NULL_X67Y202 NULL 0
	)
	(tile 6 68 NULL_X68Y202 NULL 0
	)
	(tile 6 69 NULL_X69Y202 NULL 0
	)
	(tile 6 70 NULL_X70Y202 NULL 0
	)
	(tile 6 71 NULL_X71Y202 NULL 0
	)
	(tile 6 72 NULL_X72Y202 NULL 0
	)
	(tile 6 73 NULL_X73Y202 NULL 0
	)
	(tile 6 74 NULL_X74Y202 NULL 0
	)
	(tile 6 75 NULL_X75Y202 NULL 0
	)
	(tile 6 76 INT_LTERM_X76Y202 INT_LTERM 0
	)
	(tile 6 77 NULL_X77Y202 NULL 0
	)
	(tile 6 78 INT_X34Y187 INT 1
		(primitive_site TIEOFF_X46Y374 TIEOFF internal 3)
	)
	(tile 6 79 CLEXM_X34Y187 CLEXM 2
		(primitive_site SLICE_X56Y185 SLICEM internal 50)
		(primitive_site SLICE_X57Y185 SLICEX internal 43)
	)
	(tile 6 80 INT_X35Y187 INT 1
		(primitive_site TIEOFF_X48Y374 TIEOFF internal 3)
	)
	(tile 6 81 CLEXL_X35Y187 CLEXL 2
		(primitive_site SLICE_X58Y185 SLICEL internal 45)
		(primitive_site SLICE_X59Y185 SLICEX internal 43)
	)
	(tile 6 82 INT_X36Y187 INT 1
		(primitive_site TIEOFF_X50Y374 TIEOFF internal 3)
	)
	(tile 6 83 INT_INTERFACE_X36Y187 INT_INTERFACE 0
	)
	(tile 6 84 NULL_X84Y202 NULL 0
	)
	(tile 6 85 INT_X37Y187 INT 1
		(primitive_site TIEOFF_X51Y374 TIEOFF internal 3)
	)
	(tile 6 86 CLEXM_X37Y187 CLEXM 2
		(primitive_site SLICE_X60Y185 SLICEM internal 50)
		(primitive_site SLICE_X61Y185 SLICEX internal 43)
	)
	(tile 6 87 INT_X38Y187 INT 1
		(primitive_site TIEOFF_X53Y374 TIEOFF internal 3)
	)
	(tile 6 88 CLEXL_X38Y187 CLEXL 2
		(primitive_site SLICE_X62Y185 SLICEL internal 45)
		(primitive_site SLICE_X63Y185 SLICEX internal 43)
	)
	(tile 6 89 INT_BRAM_X39Y187 INT_BRAM 1
		(primitive_site TIEOFF_X55Y374 TIEOFF internal 3)
	)
	(tile 6 90 INT_INTERFACE_X39Y187 INT_INTERFACE 0
	)
	(tile 6 91 NULL_X91Y202 NULL 0
	)
	(tile 6 92 INT_X40Y187 INT 1
		(primitive_site TIEOFF_X56Y374 TIEOFF internal 3)
	)
	(tile 6 93 CLEXM_X40Y187 CLEXM 2
		(primitive_site SLICE_X64Y185 SLICEM internal 50)
		(primitive_site SLICE_X65Y185 SLICEX internal 43)
	)
	(tile 6 94 INT_X41Y187 INT 1
		(primitive_site TIEOFF_X58Y374 TIEOFF internal 3)
	)
	(tile 6 95 CLEXL_X41Y187 CLEXL 2
		(primitive_site SLICE_X66Y185 SLICEL internal 45)
		(primitive_site SLICE_X67Y185 SLICEX internal 43)
	)
	(tile 6 96 INT_X42Y187 INT 1
		(primitive_site TIEOFF_X60Y374 TIEOFF internal 3)
	)
	(tile 6 97 INT_INTERFACE_X42Y187 INT_INTERFACE 0
	)
	(tile 6 98 MCB_CAP_INT_X42Y187 MCB_CAP_INT 0
	)
	(tile 6 99 IOI_RTERM_X99Y202 IOI_RTERM 0
	)
	(tile 6 100 EMP_RIOB_X42Y187 EMP_RIOB 0
	)
	(tile 7 0 LIOB_X0Y186 LIOB 2
		(primitive_site C4 IOBM bonded 8)
		(primitive_site D3 IOBS bonded 8)
	)
	(tile 7 1 IOI_LTERM_X1Y201 IOI_LTERM 0
	)
	(tile 7 2 LIOI_INT_X0Y186 LIOI_INT 1
		(primitive_site TIEOFF_X0Y372 TIEOFF internal 3)
	)
	(tile 7 3 LIOI_X0Y186 LIOI 7
		(primitive_site OLOGIC_X0Y166 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y166 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y166 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y167 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y167 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y167 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y372 TIEOFF internal 3)
	)
	(tile 7 4 MCB_INT_X0Y186 MCB_INT 0
	)
	(tile 7 5 INT_X1Y186 INT 1
		(primitive_site TIEOFF_X2Y372 TIEOFF internal 3)
	)
	(tile 7 6 CLEXL_X1Y186 CLEXL 2
		(primitive_site SLICE_X0Y184 SLICEL internal 45)
		(primitive_site SLICE_X1Y184 SLICEX internal 43)
	)
	(tile 7 7 INT_X2Y186 INT 1
		(primitive_site TIEOFF_X4Y372 TIEOFF internal 3)
	)
	(tile 7 8 CLEXM_X2Y186 CLEXM 2
		(primitive_site SLICE_X2Y184 SLICEM internal 50)
		(primitive_site SLICE_X3Y184 SLICEX internal 43)
	)
	(tile 7 9 INT_BRAM_X3Y186 INT_BRAM 1
		(primitive_site TIEOFF_X6Y372 TIEOFF internal 3)
	)
	(tile 7 10 INT_INTERFACE_X3Y186 INT_INTERFACE 0
	)
	(tile 7 11 NULL_X11Y201 NULL 0
	)
	(tile 7 12 INT_X4Y186 INT 1
		(primitive_site TIEOFF_X7Y372 TIEOFF internal 3)
	)
	(tile 7 13 CLEXL_X4Y186 CLEXL 2
		(primitive_site SLICE_X4Y184 SLICEL internal 45)
		(primitive_site SLICE_X5Y184 SLICEX internal 43)
	)
	(tile 7 14 INT_X5Y186 INT 1
		(primitive_site TIEOFF_X9Y372 TIEOFF internal 3)
	)
	(tile 7 15 CLEXM_X5Y186 CLEXM 2
		(primitive_site SLICE_X6Y184 SLICEM internal 50)
		(primitive_site SLICE_X7Y184 SLICEX internal 43)
	)
	(tile 7 16 INT_X6Y186 INT 1
		(primitive_site TIEOFF_X11Y372 TIEOFF internal 3)
	)
	(tile 7 17 CLEXL_X6Y186 CLEXL 2
		(primitive_site SLICE_X8Y184 SLICEL internal 45)
		(primitive_site SLICE_X9Y184 SLICEX internal 43)
	)
	(tile 7 18 INT_X7Y186 INT 1
		(primitive_site TIEOFF_X13Y372 TIEOFF internal 3)
	)
	(tile 7 19 CLEXM_X7Y186 CLEXM 2
		(primitive_site SLICE_X10Y184 SLICEM internal 50)
		(primitive_site SLICE_X11Y184 SLICEX internal 43)
	)
	(tile 7 20 NULL_X20Y201 NULL 0
	)
	(tile 7 21 NULL_X21Y201 NULL 0
	)
	(tile 7 22 NULL_X22Y201 NULL 0
	)
	(tile 7 23 NULL_X23Y201 NULL 0
	)
	(tile 7 24 INT_RTERM_X24Y201 INT_RTERM 0
	)
	(tile 7 25 NULL_X25Y201 NULL 0
	)
	(tile 7 26 NULL_X26Y201 NULL 0
	)
	(tile 7 27 NULL_X27Y201 NULL 0
	)
	(tile 7 28 NULL_X28Y201 NULL 0
	)
	(tile 7 29 NULL_X29Y201 NULL 0
	)
	(tile 7 30 NULL_X30Y201 NULL 0
	)
	(tile 7 31 NULL_X31Y201 NULL 0
	)
	(tile 7 32 NULL_X32Y201 NULL 0
	)
	(tile 7 33 NULL_X33Y201 NULL 0
	)
	(tile 7 34 NULL_X34Y201 NULL 0
	)
	(tile 7 35 NULL_X35Y201 NULL 0
	)
	(tile 7 36 NULL_X36Y201 NULL 0
	)
	(tile 7 37 NULL_X37Y201 NULL 0
	)
	(tile 7 38 NULL_X38Y201 NULL 0
	)
	(tile 7 39 NULL_X39Y201 NULL 0
	)
	(tile 7 40 NULL_X40Y201 NULL 0
	)
	(tile 7 41 INT_LTERM_X41Y201 INT_LTERM 0
	)
	(tile 7 42 NULL_X42Y201 NULL 0
	)
	(tile 7 43 INT_LTERM_X43Y201 INT_LTERM 0
	)
	(tile 7 44 INT_X19Y186 INT 1
		(primitive_site TIEOFF_X26Y372 TIEOFF internal 3)
	)
	(tile 7 45 CLEXM_X19Y186 CLEXM 2
		(primitive_site SLICE_X30Y184 SLICEM internal 50)
		(primitive_site SLICE_X31Y184 SLICEX internal 43)
	)
	(tile 7 46 INT_X20Y186 INT 1
		(primitive_site TIEOFF_X28Y372 TIEOFF internal 3)
	)
	(tile 7 47 CLEXL_X20Y186 CLEXL 2
		(primitive_site SLICE_X32Y184 SLICEL internal 45)
		(primitive_site SLICE_X33Y184 SLICEX internal 43)
	)
	(tile 7 48 NULL_X48Y201 NULL 0
	)
	(tile 7 49 REG_V_X20Y186 REG_V 0
	)
	(tile 7 50 INT_X21Y186 INT 1
		(primitive_site TIEOFF_X31Y372 TIEOFF internal 3)
	)
	(tile 7 51 CLEXM_X21Y186 CLEXM 2
		(primitive_site SLICE_X34Y184 SLICEM internal 50)
		(primitive_site SLICE_X35Y184 SLICEX internal 43)
	)
	(tile 7 52 INT_X22Y186 INT 1
		(primitive_site TIEOFF_X33Y372 TIEOFF internal 3)
	)
	(tile 7 53 CLEXL_X22Y186 CLEXL 2
		(primitive_site SLICE_X36Y184 SLICEL internal 45)
		(primitive_site SLICE_X37Y184 SLICEX internal 43)
	)
	(tile 7 54 NULL_X54Y201 NULL 0
	)
	(tile 7 55 NULL_X55Y201 NULL 0
	)
	(tile 7 56 NULL_X56Y201 NULL 0
	)
	(tile 7 57 INT_RTERM_X57Y201 INT_RTERM 0
	)
	(tile 7 58 NULL_X58Y201 NULL 0
	)
	(tile 7 59 NULL_X59Y201 NULL 0
	)
	(tile 7 60 NULL_X60Y201 NULL 0
	)
	(tile 7 61 NULL_X61Y201 NULL 0
	)
	(tile 7 62 NULL_X62Y201 NULL 0
	)
	(tile 7 63 NULL_X63Y201 NULL 0
	)
	(tile 7 64 NULL_X64Y201 NULL 0
	)
	(tile 7 65 NULL_X65Y201 NULL 0
	)
	(tile 7 66 NULL_X66Y201 NULL 0
	)
	(tile 7 67 NULL_X67Y201 NULL 0
	)
	(tile 7 68 NULL_X68Y201 NULL 0
	)
	(tile 7 69 NULL_X69Y201 NULL 0
	)
	(tile 7 70 NULL_X70Y201 NULL 0
	)
	(tile 7 71 NULL_X71Y201 NULL 0
	)
	(tile 7 72 NULL_X72Y201 NULL 0
	)
	(tile 7 73 NULL_X73Y201 NULL 0
	)
	(tile 7 74 NULL_X74Y201 NULL 0
	)
	(tile 7 75 NULL_X75Y201 NULL 0
	)
	(tile 7 76 INT_LTERM_X76Y201 INT_LTERM 0
	)
	(tile 7 77 NULL_X77Y201 NULL 0
	)
	(tile 7 78 INT_X34Y186 INT 1
		(primitive_site TIEOFF_X46Y372 TIEOFF internal 3)
	)
	(tile 7 79 CLEXM_X34Y186 CLEXM 2
		(primitive_site SLICE_X56Y184 SLICEM internal 50)
		(primitive_site SLICE_X57Y184 SLICEX internal 43)
	)
	(tile 7 80 INT_X35Y186 INT 1
		(primitive_site TIEOFF_X48Y372 TIEOFF internal 3)
	)
	(tile 7 81 CLEXL_X35Y186 CLEXL 2
		(primitive_site SLICE_X58Y184 SLICEL internal 45)
		(primitive_site SLICE_X59Y184 SLICEX internal 43)
	)
	(tile 7 82 INT_X36Y186 INT 1
		(primitive_site TIEOFF_X50Y372 TIEOFF internal 3)
	)
	(tile 7 83 INT_INTERFACE_X36Y186 INT_INTERFACE 0
	)
	(tile 7 84 NULL_X84Y201 NULL 0
	)
	(tile 7 85 INT_X37Y186 INT 1
		(primitive_site TIEOFF_X51Y372 TIEOFF internal 3)
	)
	(tile 7 86 CLEXM_X37Y186 CLEXM 2
		(primitive_site SLICE_X60Y184 SLICEM internal 50)
		(primitive_site SLICE_X61Y184 SLICEX internal 43)
	)
	(tile 7 87 INT_X38Y186 INT 1
		(primitive_site TIEOFF_X53Y372 TIEOFF internal 3)
	)
	(tile 7 88 CLEXL_X38Y186 CLEXL 2
		(primitive_site SLICE_X62Y184 SLICEL internal 45)
		(primitive_site SLICE_X63Y184 SLICEX internal 43)
	)
	(tile 7 89 INT_BRAM_X39Y186 INT_BRAM 1
		(primitive_site TIEOFF_X55Y372 TIEOFF internal 3)
	)
	(tile 7 90 INT_INTERFACE_X39Y186 INT_INTERFACE 0
	)
	(tile 7 91 NULL_X91Y201 NULL 0
	)
	(tile 7 92 INT_X40Y186 INT 1
		(primitive_site TIEOFF_X56Y372 TIEOFF internal 3)
	)
	(tile 7 93 CLEXM_X40Y186 CLEXM 2
		(primitive_site SLICE_X64Y184 SLICEM internal 50)
		(primitive_site SLICE_X65Y184 SLICEX internal 43)
	)
	(tile 7 94 INT_X41Y186 INT 1
		(primitive_site TIEOFF_X58Y372 TIEOFF internal 3)
	)
	(tile 7 95 CLEXL_X41Y186 CLEXL 2
		(primitive_site SLICE_X66Y184 SLICEL internal 45)
		(primitive_site SLICE_X67Y184 SLICEX internal 43)
	)
	(tile 7 96 IOI_INT_X42Y186 IOI_INT 1
		(primitive_site TIEOFF_X60Y372 TIEOFF internal 3)
	)
	(tile 7 97 RIOI_X42Y186 RIOI 7
		(primitive_site OLOGIC_X17Y166 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y166 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y166 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y167 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y167 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y167 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y372 TIEOFF internal 3)
	)
	(tile 7 98 MCB_INT_X42Y186 MCB_INT 0
	)
	(tile 7 99 IOI_RTERM_X99Y201 IOI_RTERM 0
	)
	(tile 7 100 RIOB_X42Y186 RIOB 2
		(primitive_site PAD62 IOBS unbonded 8)
		(primitive_site PAD61 IOBM unbonded 8)
	)
	(tile 8 0 EMP_LIOB_X0Y200 EMP_LIOB 0
	)
	(tile 8 1 IOI_LTERM_X1Y200 IOI_LTERM 0
	)
	(tile 8 2 INT_X0Y185 INT 1
		(primitive_site TIEOFF_X0Y370 TIEOFF internal 3)
	)
	(tile 8 3 INT_INTERFACE_X0Y185 INT_INTERFACE 0
	)
	(tile 8 4 MCB_CAP_INT_X0Y185 MCB_CAP_INT 0
	)
	(tile 8 5 INT_X1Y185 INT 1
		(primitive_site TIEOFF_X2Y370 TIEOFF internal 3)
	)
	(tile 8 6 CLEXL_X1Y185 CLEXL 2
		(primitive_site SLICE_X0Y183 SLICEL internal 45)
		(primitive_site SLICE_X1Y183 SLICEX internal 43)
	)
	(tile 8 7 INT_X2Y185 INT 1
		(primitive_site TIEOFF_X4Y370 TIEOFF internal 3)
	)
	(tile 8 8 CLEXM_X2Y185 CLEXM 2
		(primitive_site SLICE_X2Y183 SLICEM internal 50)
		(primitive_site SLICE_X3Y183 SLICEX internal 43)
	)
	(tile 8 9 INT_BRAM_X3Y185 INT_BRAM 1
		(primitive_site TIEOFF_X6Y370 TIEOFF internal 3)
	)
	(tile 8 10 INT_INTERFACE_X3Y185 INT_INTERFACE 0
	)
	(tile 8 11 NULL_X11Y200 NULL 0
	)
	(tile 8 12 INT_X4Y185 INT 1
		(primitive_site TIEOFF_X7Y370 TIEOFF internal 3)
	)
	(tile 8 13 CLEXL_X4Y185 CLEXL 2
		(primitive_site SLICE_X4Y183 SLICEL internal 45)
		(primitive_site SLICE_X5Y183 SLICEX internal 43)
	)
	(tile 8 14 INT_X5Y185 INT 1
		(primitive_site TIEOFF_X9Y370 TIEOFF internal 3)
	)
	(tile 8 15 CLEXM_X5Y185 CLEXM 2
		(primitive_site SLICE_X6Y183 SLICEM internal 50)
		(primitive_site SLICE_X7Y183 SLICEX internal 43)
	)
	(tile 8 16 INT_X6Y185 INT 1
		(primitive_site TIEOFF_X11Y370 TIEOFF internal 3)
	)
	(tile 8 17 CLEXL_X6Y185 CLEXL 2
		(primitive_site SLICE_X8Y183 SLICEL internal 45)
		(primitive_site SLICE_X9Y183 SLICEX internal 43)
	)
	(tile 8 18 INT_X7Y185 INT 1
		(primitive_site TIEOFF_X13Y370 TIEOFF internal 3)
	)
	(tile 8 19 CLEXM_X7Y185 CLEXM 2
		(primitive_site SLICE_X10Y183 SLICEM internal 50)
		(primitive_site SLICE_X11Y183 SLICEX internal 43)
	)
	(tile 8 20 NULL_X20Y200 NULL 0
	)
	(tile 8 21 NULL_X21Y200 NULL 0
	)
	(tile 8 22 NULL_X22Y200 NULL 0
	)
	(tile 8 23 NULL_X23Y200 NULL 0
	)
	(tile 8 24 INT_RTERM_X24Y200 INT_RTERM 0
	)
	(tile 8 25 NULL_X25Y200 NULL 0
	)
	(tile 8 26 NULL_X26Y200 NULL 0
	)
	(tile 8 27 NULL_X27Y200 NULL 0
	)
	(tile 8 28 NULL_X28Y200 NULL 0
	)
	(tile 8 29 NULL_X29Y200 NULL 0
	)
	(tile 8 30 NULL_X30Y200 NULL 0
	)
	(tile 8 31 NULL_X31Y200 NULL 0
	)
	(tile 8 32 NULL_X32Y200 NULL 0
	)
	(tile 8 33 NULL_X33Y200 NULL 0
	)
	(tile 8 34 NULL_X34Y200 NULL 0
	)
	(tile 8 35 NULL_X35Y200 NULL 0
	)
	(tile 8 36 NULL_X36Y200 NULL 0
	)
	(tile 8 37 NULL_X37Y200 NULL 0
	)
	(tile 8 38 NULL_X38Y200 NULL 0
	)
	(tile 8 39 NULL_X39Y200 NULL 0
	)
	(tile 8 40 NULL_X40Y200 NULL 0
	)
	(tile 8 41 INT_LTERM_X41Y200 INT_LTERM 0
	)
	(tile 8 42 NULL_X42Y200 NULL 0
	)
	(tile 8 43 INT_LTERM_X43Y200 INT_LTERM 0
	)
	(tile 8 44 INT_X19Y185 INT 1
		(primitive_site TIEOFF_X26Y370 TIEOFF internal 3)
	)
	(tile 8 45 CLEXM_X19Y185 CLEXM 2
		(primitive_site SLICE_X30Y183 SLICEM internal 50)
		(primitive_site SLICE_X31Y183 SLICEX internal 43)
	)
	(tile 8 46 INT_X20Y185 INT 1
		(primitive_site TIEOFF_X28Y370 TIEOFF internal 3)
	)
	(tile 8 47 CLEXL_X20Y185 CLEXL 2
		(primitive_site SLICE_X32Y183 SLICEL internal 45)
		(primitive_site SLICE_X33Y183 SLICEX internal 43)
	)
	(tile 8 48 NULL_X48Y200 NULL 0
	)
	(tile 8 49 REG_V_X20Y185 REG_V 0
	)
	(tile 8 50 INT_X21Y185 INT 1
		(primitive_site TIEOFF_X31Y370 TIEOFF internal 3)
	)
	(tile 8 51 CLEXM_X21Y185 CLEXM 2
		(primitive_site SLICE_X34Y183 SLICEM internal 50)
		(primitive_site SLICE_X35Y183 SLICEX internal 43)
	)
	(tile 8 52 INT_X22Y185 INT 1
		(primitive_site TIEOFF_X33Y370 TIEOFF internal 3)
	)
	(tile 8 53 CLEXL_X22Y185 CLEXL 2
		(primitive_site SLICE_X36Y183 SLICEL internal 45)
		(primitive_site SLICE_X37Y183 SLICEX internal 43)
	)
	(tile 8 54 NULL_X54Y200 NULL 0
	)
	(tile 8 55 NULL_X55Y200 NULL 0
	)
	(tile 8 56 NULL_X56Y200 NULL 0
	)
	(tile 8 57 INT_RTERM_X57Y200 INT_RTERM 0
	)
	(tile 8 58 NULL_X58Y200 NULL 0
	)
	(tile 8 59 NULL_X59Y200 NULL 0
	)
	(tile 8 60 NULL_X60Y200 NULL 0
	)
	(tile 8 61 NULL_X61Y200 NULL 0
	)
	(tile 8 62 NULL_X62Y200 NULL 0
	)
	(tile 8 63 NULL_X63Y200 NULL 0
	)
	(tile 8 64 NULL_X64Y200 NULL 0
	)
	(tile 8 65 NULL_X65Y200 NULL 0
	)
	(tile 8 66 NULL_X66Y200 NULL 0
	)
	(tile 8 67 NULL_X67Y200 NULL 0
	)
	(tile 8 68 NULL_X68Y200 NULL 0
	)
	(tile 8 69 NULL_X69Y200 NULL 0
	)
	(tile 8 70 NULL_X70Y200 NULL 0
	)
	(tile 8 71 NULL_X71Y200 NULL 0
	)
	(tile 8 72 NULL_X72Y200 NULL 0
	)
	(tile 8 73 NULL_X73Y200 NULL 0
	)
	(tile 8 74 NULL_X74Y200 NULL 0
	)
	(tile 8 75 NULL_X75Y200 NULL 0
	)
	(tile 8 76 INT_LTERM_X76Y200 INT_LTERM 0
	)
	(tile 8 77 NULL_X77Y200 NULL 0
	)
	(tile 8 78 INT_X34Y185 INT 1
		(primitive_site TIEOFF_X46Y370 TIEOFF internal 3)
	)
	(tile 8 79 CLEXM_X34Y185 CLEXM 2
		(primitive_site SLICE_X56Y183 SLICEM internal 50)
		(primitive_site SLICE_X57Y183 SLICEX internal 43)
	)
	(tile 8 80 INT_X35Y185 INT 1
		(primitive_site TIEOFF_X48Y370 TIEOFF internal 3)
	)
	(tile 8 81 CLEXL_X35Y185 CLEXL 2
		(primitive_site SLICE_X58Y183 SLICEL internal 45)
		(primitive_site SLICE_X59Y183 SLICEX internal 43)
	)
	(tile 8 82 INT_X36Y185 INT 1
		(primitive_site TIEOFF_X50Y370 TIEOFF internal 3)
	)
	(tile 8 83 INT_INTERFACE_X36Y185 INT_INTERFACE 0
	)
	(tile 8 84 NULL_X84Y200 NULL 0
	)
	(tile 8 85 INT_X37Y185 INT 1
		(primitive_site TIEOFF_X51Y370 TIEOFF internal 3)
	)
	(tile 8 86 CLEXM_X37Y185 CLEXM 2
		(primitive_site SLICE_X60Y183 SLICEM internal 50)
		(primitive_site SLICE_X61Y183 SLICEX internal 43)
	)
	(tile 8 87 INT_X38Y185 INT 1
		(primitive_site TIEOFF_X53Y370 TIEOFF internal 3)
	)
	(tile 8 88 CLEXL_X38Y185 CLEXL 2
		(primitive_site SLICE_X62Y183 SLICEL internal 45)
		(primitive_site SLICE_X63Y183 SLICEX internal 43)
	)
	(tile 8 89 INT_BRAM_X39Y185 INT_BRAM 1
		(primitive_site TIEOFF_X55Y370 TIEOFF internal 3)
	)
	(tile 8 90 INT_INTERFACE_X39Y185 INT_INTERFACE 0
	)
	(tile 8 91 NULL_X91Y200 NULL 0
	)
	(tile 8 92 INT_X40Y185 INT 1
		(primitive_site TIEOFF_X56Y370 TIEOFF internal 3)
	)
	(tile 8 93 CLEXM_X40Y185 CLEXM 2
		(primitive_site SLICE_X64Y183 SLICEM internal 50)
		(primitive_site SLICE_X65Y183 SLICEX internal 43)
	)
	(tile 8 94 INT_X41Y185 INT 1
		(primitive_site TIEOFF_X58Y370 TIEOFF internal 3)
	)
	(tile 8 95 CLEXL_X41Y185 CLEXL 2
		(primitive_site SLICE_X66Y183 SLICEL internal 45)
		(primitive_site SLICE_X67Y183 SLICEX internal 43)
	)
	(tile 8 96 INT_X42Y185 INT 1
		(primitive_site TIEOFF_X60Y370 TIEOFF internal 3)
	)
	(tile 8 97 INT_INTERFACE_X42Y185 INT_INTERFACE 0
	)
	(tile 8 98 MCB_CAP_INT_X42Y185 MCB_CAP_INT 0
	)
	(tile 8 99 IOI_RTERM_X99Y200 IOI_RTERM 0
	)
	(tile 8 100 EMP_RIOB_X42Y185 EMP_RIOB 0
	)
	(tile 9 0 LIOB_X0Y184 LIOB 2
		(primitive_site F8 IOBM bonded 8)
		(primitive_site F7 IOBS bonded 8)
	)
	(tile 9 1 IOI_LTERM_X1Y199 IOI_LTERM 0
	)
	(tile 9 2 LIOI_INT_X0Y184 LIOI_INT 1
		(primitive_site TIEOFF_X0Y368 TIEOFF internal 3)
	)
	(tile 9 3 LIOI_X0Y184 LIOI 7
		(primitive_site OLOGIC_X0Y164 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y164 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y164 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y165 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y165 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y165 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y368 TIEOFF internal 3)
	)
	(tile 9 4 MCB_INT_X0Y184 MCB_INT 0
	)
	(tile 9 5 INT_X1Y184 INT 1
		(primitive_site TIEOFF_X2Y368 TIEOFF internal 3)
	)
	(tile 9 6 CLEXL_X1Y184 CLEXL 2
		(primitive_site SLICE_X0Y182 SLICEL internal 45)
		(primitive_site SLICE_X1Y182 SLICEX internal 43)
	)
	(tile 9 7 INT_X2Y184 INT 1
		(primitive_site TIEOFF_X4Y368 TIEOFF internal 3)
	)
	(tile 9 8 CLEXM_X2Y184 CLEXM 2
		(primitive_site SLICE_X2Y182 SLICEM internal 50)
		(primitive_site SLICE_X3Y182 SLICEX internal 43)
	)
	(tile 9 9 INT_BRAM_X3Y184 INT_BRAM 1
		(primitive_site TIEOFF_X6Y368 TIEOFF internal 3)
	)
	(tile 9 10 INT_INTERFACE_X3Y184 INT_INTERFACE 0
	)
	(tile 9 11 BRAMSITE2_X3Y184 BRAMSITE2 3
		(primitive_site RAMB16_X0Y92 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y92 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y93 RAMB8BWER internal 110)
	)
	(tile 9 12 INT_X4Y184 INT 1
		(primitive_site TIEOFF_X7Y368 TIEOFF internal 3)
	)
	(tile 9 13 CLEXL_X4Y184 CLEXL 2
		(primitive_site SLICE_X4Y182 SLICEL internal 45)
		(primitive_site SLICE_X5Y182 SLICEX internal 43)
	)
	(tile 9 14 INT_X5Y184 INT 1
		(primitive_site TIEOFF_X9Y368 TIEOFF internal 3)
	)
	(tile 9 15 CLEXM_X5Y184 CLEXM 2
		(primitive_site SLICE_X6Y182 SLICEM internal 50)
		(primitive_site SLICE_X7Y182 SLICEX internal 43)
	)
	(tile 9 16 INT_X6Y184 INT 1
		(primitive_site TIEOFF_X11Y368 TIEOFF internal 3)
	)
	(tile 9 17 CLEXL_X6Y184 CLEXL 2
		(primitive_site SLICE_X8Y182 SLICEL internal 45)
		(primitive_site SLICE_X9Y182 SLICEX internal 43)
	)
	(tile 9 18 INT_X7Y184 INT 1
		(primitive_site TIEOFF_X13Y368 TIEOFF internal 3)
	)
	(tile 9 19 CLEXM_X7Y184 CLEXM 2
		(primitive_site SLICE_X10Y182 SLICEM internal 50)
		(primitive_site SLICE_X11Y182 SLICEX internal 43)
	)
	(tile 9 20 GTPDUAL_LEFT_INT_FEEDTHRU_X7Y184 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 21 GTPDUAL_LEFT_CLB_FEEDTHRU_X8Y175 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 9 22 GTPDUAL_LEFT_DSP_FEEDTHRU_X8Y175 GTPDUAL_LEFT_DSP_FEEDTHRU 0
	)
	(tile 9 23 GTPDUAL_LEFT_INT_FEEDTHRU_X9Y175 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 24 INT_RTERM_X24Y199 INT_RTERM 0
	)
	(tile 9 25 GTPDUAL_INT_FEEDTHRU_X10Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 26 GTPDUAL_CLB_FEEDTHRU_X10Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 27 GTPDUAL_INT_FEEDTHRU_X11Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 28 GTPDUAL_CLB_FEEDTHRU_X11Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 29 GTPDUAL_INT_FEEDTHRU_X12Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 30 GTPDUAL_CLB_FEEDTHRU_X12Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 31 GTPDUAL_INT_FEEDTHRU_X13Y159 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 32 GTPDUAL_CLB_FEEDTHRU_X13Y159 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 33 GTPDUAL_INT_FEEDTHRU_X14Y159 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 34 GTPDUAL_CLB_FEEDTHRU_X14Y159 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 35 GTPDUAL_TOP_UNUSED_X14Y159 GTPDUAL_TOP_UNUSED 0
	)
	(tile 9 36 GTPDUAL_INT_FEEDTHRU_X15Y159 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 37 GTPDUAL_CLB_FEEDTHRU_X15Y159 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 38 GTPDUAL_INT_FEEDTHRU_X16Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 39 GTPDUAL_LEFT_CLB_FEEDTHRU_X16Y175 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 9 40 GTPDUAL_LEFT_INT_FEEDTHRU_X17Y175 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 41 INT_LTERM_X41Y199 INT_LTERM 0
	)
	(tile 9 42 GTPDUAL_LEFT_INT_FEEDTHRU_X18Y175 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 43 INT_LTERM_X43Y199 INT_LTERM 0
	)
	(tile 9 44 INT_X19Y184 INT 1
		(primitive_site TIEOFF_X26Y368 TIEOFF internal 3)
	)
	(tile 9 45 CLEXM_X19Y184 CLEXM 2
		(primitive_site SLICE_X30Y182 SLICEM internal 50)
		(primitive_site SLICE_X31Y182 SLICEX internal 43)
	)
	(tile 9 46 IOI_INT_X20Y184 IOI_INT 1
		(primitive_site TIEOFF_X28Y368 TIEOFF internal 3)
	)
	(tile 9 47 INT_INTERFACE_IOI_X20Y184 INT_INTERFACE_IOI 0
	)
	(tile 9 48 CMT_PLL_TOP_X20Y184 CMT_PLL_TOP 2
		(primitive_site TIEOFF_X30Y369 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y5 PLL_ADV internal 99)
	)
	(tile 9 49 REG_V_X20Y184 REG_V 0
	)
	(tile 9 50 INT_X21Y184 INT 1
		(primitive_site TIEOFF_X31Y368 TIEOFF internal 3)
	)
	(tile 9 51 CLEXM_X21Y184 CLEXM 2
		(primitive_site SLICE_X34Y182 SLICEM internal 50)
		(primitive_site SLICE_X35Y182 SLICEX internal 43)
	)
	(tile 9 52 INT_X22Y184 INT 1
		(primitive_site TIEOFF_X33Y368 TIEOFF internal 3)
	)
	(tile 9 53 CLEXL_X22Y184 CLEXL 2
		(primitive_site SLICE_X36Y182 SLICEL internal 45)
		(primitive_site SLICE_X37Y182 SLICEX internal 43)
	)
	(tile 9 54 GTPDUAL_LEFT_INT_FEEDTHRU_X22Y184 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 55 GTPDUAL_LEFT_CLB_FEEDTHRU_X22Y184 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 9 56 GTPDUAL_LEFT_INT_FEEDTHRU_X24Y175 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 57 INT_RTERM_X57Y199 INT_RTERM 0
	)
	(tile 9 58 GTPDUAL_INT_FEEDTHRU_X25Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 59 GTPDUAL_CLB_FEEDTHRU_X25Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 60 GTPDUAL_INT_FEEDTHRU_X26Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 61 GTPDUAL_CLB_FEEDTHRU_X26Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 62 GTPDUAL_INT_FEEDTHRU_X27Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 63 GTPDUAL_CLB_FEEDTHRU_X27Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 64 GTPDUAL_TOP_UNUSED_X27Y175 GTPDUAL_TOP_UNUSED 0
	)
	(tile 9 65 GTPDUAL_INT_FEEDTHRU_X28Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 66 GTPDUAL_CLB_FEEDTHRU_X28Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 67 GTPDUAL_INT_FEEDTHRU_X29Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 68 GTPDUAL_CLB_FEEDTHRU_X29Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 69 GTPDUAL_INT_FEEDTHRU_X30Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 70 GTPDUAL_CLB_FEEDTHRU_X30Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 71 GTPDUAL_INT_FEEDTHRU_X31Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 72 GTPDUAL_CLB_FEEDTHRU_X31Y175 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 9 73 GTPDUAL_INT_FEEDTHRU_X32Y175 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 9 74 GTPDUAL_LEFT_CLB_FEEDTHRU_X32Y175 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 9 75 GTPDUAL_LEFT_INT_FEEDTHRU_X33Y175 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 9 76 INT_LTERM_X76Y199 INT_LTERM 0
	)
	(tile 9 77 GTPDUAL_DSP_FEEDTHRU_X76Y199 GTPDUAL_DSP_FEEDTHRU 0
	)
	(tile 9 78 INT_X34Y184 INT 1
		(primitive_site TIEOFF_X46Y368 TIEOFF internal 3)
	)
	(tile 9 79 CLEXM_X34Y184 CLEXM 2
		(primitive_site SLICE_X56Y182 SLICEM internal 50)
		(primitive_site SLICE_X57Y182 SLICEX internal 43)
	)
	(tile 9 80 INT_X35Y184 INT 1
		(primitive_site TIEOFF_X48Y368 TIEOFF internal 3)
	)
	(tile 9 81 CLEXL_X35Y184 CLEXL 2
		(primitive_site SLICE_X58Y182 SLICEL internal 45)
		(primitive_site SLICE_X59Y182 SLICEX internal 43)
	)
	(tile 9 82 INT_X36Y184 INT 1
		(primitive_site TIEOFF_X50Y368 TIEOFF internal 3)
	)
	(tile 9 83 INT_INTERFACE_X36Y184 INT_INTERFACE 0
	)
	(tile 9 84 MACCSITE2_X36Y184 MACCSITE2 1
		(primitive_site DSP48_X2Y46 DSP48A1 internal 346)
	)
	(tile 9 85 INT_X37Y184 INT 1
		(primitive_site TIEOFF_X51Y368 TIEOFF internal 3)
	)
	(tile 9 86 CLEXM_X37Y184 CLEXM 2
		(primitive_site SLICE_X60Y182 SLICEM internal 50)
		(primitive_site SLICE_X61Y182 SLICEX internal 43)
	)
	(tile 9 87 INT_X38Y184 INT 1
		(primitive_site TIEOFF_X53Y368 TIEOFF internal 3)
	)
	(tile 9 88 CLEXL_X38Y184 CLEXL 2
		(primitive_site SLICE_X62Y182 SLICEL internal 45)
		(primitive_site SLICE_X63Y182 SLICEX internal 43)
	)
	(tile 9 89 INT_BRAM_X39Y184 INT_BRAM 1
		(primitive_site TIEOFF_X55Y368 TIEOFF internal 3)
	)
	(tile 9 90 INT_INTERFACE_X39Y184 INT_INTERFACE 0
	)
	(tile 9 91 BRAMSITE2_X39Y184 BRAMSITE2 3
		(primitive_site RAMB16_X3Y92 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y92 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y93 RAMB8BWER internal 110)
	)
	(tile 9 92 INT_X40Y184 INT 1
		(primitive_site TIEOFF_X56Y368 TIEOFF internal 3)
	)
	(tile 9 93 CLEXM_X40Y184 CLEXM 2
		(primitive_site SLICE_X64Y182 SLICEM internal 50)
		(primitive_site SLICE_X65Y182 SLICEX internal 43)
	)
	(tile 9 94 INT_X41Y184 INT 1
		(primitive_site TIEOFF_X58Y368 TIEOFF internal 3)
	)
	(tile 9 95 CLEXL_X41Y184 CLEXL 2
		(primitive_site SLICE_X66Y182 SLICEL internal 45)
		(primitive_site SLICE_X67Y182 SLICEX internal 43)
	)
	(tile 9 96 IOI_INT_X42Y184 IOI_INT 1
		(primitive_site TIEOFF_X60Y368 TIEOFF internal 3)
	)
	(tile 9 97 RIOI_X42Y184 RIOI 7
		(primitive_site OLOGIC_X17Y164 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y164 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y164 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y165 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y165 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y165 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y368 TIEOFF internal 3)
	)
	(tile 9 98 MCB_INT_X42Y184 MCB_INT 0
	)
	(tile 9 99 IOI_RTERM_X99Y199 IOI_RTERM 0
	)
	(tile 9 100 RIOB_X42Y184 RIOB 2
		(primitive_site PAD64 IOBS unbonded 8)
		(primitive_site PAD63 IOBM unbonded 8)
	)
	(tile 10 0 HCLK_IOIL_EMP_X0Y198 HCLK_IOIL_EMP 0
	)
	(tile 10 1 HCLK_IOI_LTERM_X1Y198 HCLK_IOI_LTERM 0
	)
	(tile 10 2 HCLK_IOIL_INT_FOLD_X0Y183 HCLK_IOIL_INT_FOLD 0
	)
	(tile 10 3 HCLK_IOIL_TOP_UP_X0Y183 HCLK_IOIL_TOP_UP 0
	)
	(tile 10 4 MCB_HCLK_X0Y183 MCB_HCLK 0
	)
	(tile 10 5 HCLK_CLB_XL_INT_FOLD_X1Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 6 HCLK_CLB_XL_CLE_FOLD_X1Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 7 HCLK_CLB_XM_INT_FOLD_X2Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 8 HCLK_CLB_XM_CLE_FOLD_X2Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y183 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y183 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 10 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y183 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 10 12 HCLK_CLB_XL_INT_FOLD_X4Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 13 HCLK_CLB_XL_CLE_FOLD_X4Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 14 HCLK_CLB_XM_INT_FOLD_X5Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 15 HCLK_CLB_XM_CLE_FOLD_X5Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 16 HCLK_CLB_XL_INT_FOLD_X6Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 17 HCLK_CLB_XL_CLE_FOLD_X6Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 18 HCLK_CLB_XM_INT_FOLD_X7Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 19 HCLK_CLB_XM_CLE_FOLD_X7Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y183 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y183 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 22 DSP_HCLK_GCLK_FOLD_X8Y183 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 10 23 HCLK_CLB_XL_INT_FOLD_X9Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 24 HCLK_CLB_XL_CLE_FOLD_X9Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 25 NULL_X25Y198 NULL 0
	)
	(tile 10 26 NULL_X26Y198 NULL 0
	)
	(tile 10 27 NULL_X27Y198 NULL 0
	)
	(tile 10 28 NULL_X28Y198 NULL 0
	)
	(tile 10 29 NULL_X29Y198 NULL 0
	)
	(tile 10 30 NULL_X30Y198 NULL 0
	)
	(tile 10 31 NULL_X31Y198 NULL 0
	)
	(tile 10 32 NULL_X32Y198 NULL 0
	)
	(tile 10 33 NULL_X33Y198 NULL 0
	)
	(tile 10 34 NULL_X34Y198 NULL 0
	)
	(tile 10 35 NULL_X35Y198 NULL 0
	)
	(tile 10 36 NULL_X36Y198 NULL 0
	)
	(tile 10 37 NULL_X37Y198 NULL 0
	)
	(tile 10 38 NULL_X38Y198 NULL 0
	)
	(tile 10 39 HCLK_CLB_XL_CLE_FOLD_X38Y198 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 40 HCLK_CLB_XL_INT_FOLD_X17Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 41 HCLK_CLB_XM_CLE_FOLD_X17Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 42 HCLK_CLB_XL_INT_FOLD_X18Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 43 HCLK_CLB_XL_CLE_FOLD_X18Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 44 HCLK_CLB_XM_INT_FOLD_X19Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 45 HCLK_CLB_XM_CLE_FOLD_X19Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 46 HCLK_CLB_XL_INT_FOLD_X20Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 47 HCLK_CLB_XL_CLE_FOLD_X20Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 48 NULL_X48Y198 NULL 0
	)
	(tile 10 49 REG_V_HCLK_X48Y198 REG_V_HCLK 32
		(primitive_site BUFH_X0Y383 BUFH internal 2)
		(primitive_site BUFH_X0Y382 BUFH internal 2)
		(primitive_site BUFH_X0Y381 BUFH internal 2)
		(primitive_site BUFH_X0Y380 BUFH internal 2)
		(primitive_site BUFH_X0Y379 BUFH internal 2)
		(primitive_site BUFH_X0Y378 BUFH internal 2)
		(primitive_site BUFH_X0Y377 BUFH internal 2)
		(primitive_site BUFH_X0Y376 BUFH internal 2)
		(primitive_site BUFH_X0Y375 BUFH internal 2)
		(primitive_site BUFH_X0Y374 BUFH internal 2)
		(primitive_site BUFH_X0Y373 BUFH internal 2)
		(primitive_site BUFH_X0Y372 BUFH internal 2)
		(primitive_site BUFH_X0Y371 BUFH internal 2)
		(primitive_site BUFH_X0Y370 BUFH internal 2)
		(primitive_site BUFH_X0Y369 BUFH internal 2)
		(primitive_site BUFH_X0Y368 BUFH internal 2)
		(primitive_site BUFH_X3Y367 BUFH internal 2)
		(primitive_site BUFH_X3Y366 BUFH internal 2)
		(primitive_site BUFH_X3Y365 BUFH internal 2)
		(primitive_site BUFH_X3Y364 BUFH internal 2)
		(primitive_site BUFH_X3Y363 BUFH internal 2)
		(primitive_site BUFH_X3Y362 BUFH internal 2)
		(primitive_site BUFH_X3Y361 BUFH internal 2)
		(primitive_site BUFH_X3Y360 BUFH internal 2)
		(primitive_site BUFH_X3Y359 BUFH internal 2)
		(primitive_site BUFH_X3Y358 BUFH internal 2)
		(primitive_site BUFH_X3Y357 BUFH internal 2)
		(primitive_site BUFH_X3Y356 BUFH internal 2)
		(primitive_site BUFH_X3Y355 BUFH internal 2)
		(primitive_site BUFH_X3Y354 BUFH internal 2)
		(primitive_site BUFH_X3Y353 BUFH internal 2)
		(primitive_site BUFH_X3Y352 BUFH internal 2)
	)
	(tile 10 50 HCLK_CLB_XM_INT_FOLD_X21Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 51 HCLK_CLB_XM_CLE_FOLD_X21Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 52 HCLK_CLB_XL_INT_FOLD_X22Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 53 HCLK_CLB_XL_CLE_FOLD_X22Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 54 HCLK_CLB_XM_INT_FOLD_X23Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 55 HCLK_CLB_XM_CLE_FOLD_X23Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 56 HCLK_CLB_XL_INT_FOLD_X24Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 57 HCLK_CLB_XL_CLE_FOLD_X24Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 58 NULL_X58Y198 NULL 0
	)
	(tile 10 59 NULL_X59Y198 NULL 0
	)
	(tile 10 60 NULL_X60Y198 NULL 0
	)
	(tile 10 61 NULL_X61Y198 NULL 0
	)
	(tile 10 62 NULL_X62Y198 NULL 0
	)
	(tile 10 63 NULL_X63Y198 NULL 0
	)
	(tile 10 64 NULL_X64Y198 NULL 0
	)
	(tile 10 65 NULL_X65Y198 NULL 0
	)
	(tile 10 66 NULL_X66Y198 NULL 0
	)
	(tile 10 67 NULL_X67Y198 NULL 0
	)
	(tile 10 68 NULL_X68Y198 NULL 0
	)
	(tile 10 69 NULL_X69Y198 NULL 0
	)
	(tile 10 70 NULL_X70Y198 NULL 0
	)
	(tile 10 71 NULL_X71Y198 NULL 0
	)
	(tile 10 72 NULL_X72Y198 NULL 0
	)
	(tile 10 73 NULL_X73Y198 NULL 0
	)
	(tile 10 74 HCLK_CLB_XL_CLE_FOLD_X73Y198 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 75 HCLK_CLB_XL_INT_FOLD_X33Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 76 HCLK_CLB_XL_CLE_FOLD_X33Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 77 NULL_X77Y198 NULL 0
	)
	(tile 10 78 HCLK_CLB_XM_INT_FOLD_X34Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 79 HCLK_CLB_XM_CLE_FOLD_X34Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 80 HCLK_CLB_XL_INT_FOLD_X35Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 81 HCLK_CLB_XL_CLE_FOLD_X35Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y183 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y183 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 84 DSP_HCLK_GCLK_NOFOLD_X36Y183 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 10 85 HCLK_CLB_XM_INT_FOLD_X37Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 86 HCLK_CLB_XM_CLE_FOLD_X37Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 87 HCLK_CLB_XL_INT_FOLD_X38Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 88 HCLK_CLB_XL_CLE_FOLD_X38Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y183 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 10 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y183 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 10 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y183 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 10 92 HCLK_CLB_XM_INT_FOLD_X40Y183 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 10 93 HCLK_CLB_XM_CLE_FOLD_X40Y183 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 10 94 HCLK_CLB_XL_INT_FOLD_X41Y183 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 10 95 HCLK_CLB_XL_CLE_FOLD_X41Y183 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 10 96 HCLK_IOIR_INT_FOLD_X42Y183 HCLK_IOIR_INT_FOLD 0
	)
	(tile 10 97 HCLK_IOIR_TOP_UP_X42Y183 HCLK_IOIR_TOP_UP 0
	)
	(tile 10 98 MCB_HCLK_X42Y183 MCB_HCLK 0
	)
	(tile 10 99 HCLK_IOI_RTERM_X99Y198 HCLK_IOI_RTERM 0
	)
	(tile 10 100 HCLK_IOIR_EMP_X99Y198 HCLK_IOIR_EMP 0
	)
	(tile 11 0 LIOB_X0Y183 LIOB 2
		(primitive_site PAD417 IOBM unbonded 8)
		(primitive_site PAD418 IOBS unbonded 8)
	)
	(tile 11 1 IOI_LTERM_X1Y197 IOI_LTERM 0
	)
	(tile 11 2 LIOI_INT_X0Y183 LIOI_INT 1
		(primitive_site TIEOFF_X0Y366 TIEOFF internal 3)
	)
	(tile 11 3 LIOI_X0Y183 LIOI 7
		(primitive_site OLOGIC_X0Y162 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y162 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y162 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y163 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y163 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y163 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y366 TIEOFF internal 3)
	)
	(tile 11 4 MCB_INT_X0Y183 MCB_INT 0
	)
	(tile 11 5 INT_X1Y183 INT 1
		(primitive_site TIEOFF_X2Y366 TIEOFF internal 3)
	)
	(tile 11 6 CLEXL_X1Y183 CLEXL 2
		(primitive_site SLICE_X0Y181 SLICEL internal 45)
		(primitive_site SLICE_X1Y181 SLICEX internal 43)
	)
	(tile 11 7 INT_X2Y183 INT 1
		(primitive_site TIEOFF_X4Y366 TIEOFF internal 3)
	)
	(tile 11 8 CLEXM_X2Y183 CLEXM 2
		(primitive_site SLICE_X2Y181 SLICEM internal 50)
		(primitive_site SLICE_X3Y181 SLICEX internal 43)
	)
	(tile 11 9 INT_BRAM_X3Y183 INT_BRAM 1
		(primitive_site TIEOFF_X6Y366 TIEOFF internal 3)
	)
	(tile 11 10 INT_INTERFACE_X3Y183 INT_INTERFACE 0
	)
	(tile 11 11 NULL_X11Y197 NULL 0
	)
	(tile 11 12 INT_X4Y183 INT 1
		(primitive_site TIEOFF_X7Y366 TIEOFF internal 3)
	)
	(tile 11 13 CLEXL_X4Y183 CLEXL 2
		(primitive_site SLICE_X4Y181 SLICEL internal 45)
		(primitive_site SLICE_X5Y181 SLICEX internal 43)
	)
	(tile 11 14 INT_X5Y183 INT 1
		(primitive_site TIEOFF_X9Y366 TIEOFF internal 3)
	)
	(tile 11 15 CLEXM_X5Y183 CLEXM 2
		(primitive_site SLICE_X6Y181 SLICEM internal 50)
		(primitive_site SLICE_X7Y181 SLICEX internal 43)
	)
	(tile 11 16 INT_X6Y183 INT 1
		(primitive_site TIEOFF_X11Y366 TIEOFF internal 3)
	)
	(tile 11 17 CLEXL_X6Y183 CLEXL 2
		(primitive_site SLICE_X8Y181 SLICEL internal 45)
		(primitive_site SLICE_X9Y181 SLICEX internal 43)
	)
	(tile 11 18 INT_X7Y183 INT 1
		(primitive_site TIEOFF_X13Y366 TIEOFF internal 3)
	)
	(tile 11 19 CLEXM_X7Y183 CLEXM 2
		(primitive_site SLICE_X10Y181 SLICEM internal 50)
		(primitive_site SLICE_X11Y181 SLICEX internal 43)
	)
	(tile 11 20 INT_X8Y183 INT 1
		(primitive_site TIEOFF_X15Y366 TIEOFF internal 3)
	)
	(tile 11 21 INT_INTERFACE_X8Y183 INT_INTERFACE 0
	)
	(tile 11 22 NULL_X22Y197 NULL 0
	)
	(tile 11 23 INT_X9Y183 INT 1
		(primitive_site TIEOFF_X16Y366 TIEOFF internal 3)
	)
	(tile 11 24 INT_INTERFACE_RTERM_X24Y197 INT_INTERFACE_RTERM 0
	)
	(tile 11 25 NULL_X25Y197 NULL 0
	)
	(tile 11 26 NULL_X26Y197 NULL 0
	)
	(tile 11 27 NULL_X27Y197 NULL 0
	)
	(tile 11 28 NULL_X28Y197 NULL 0
	)
	(tile 11 29 NULL_X29Y197 NULL 0
	)
	(tile 11 30 NULL_X30Y197 NULL 0
	)
	(tile 11 31 NULL_X31Y197 NULL 0
	)
	(tile 11 32 NULL_X32Y197 NULL 0
	)
	(tile 11 33 NULL_X33Y197 NULL 0
	)
	(tile 11 34 NULL_X34Y197 NULL 0
	)
	(tile 11 35 NULL_X35Y197 NULL 0
	)
	(tile 11 36 NULL_X36Y197 NULL 0
	)
	(tile 11 37 NULL_X37Y197 NULL 0
	)
	(tile 11 38 NULL_X38Y197 NULL 0
	)
	(tile 11 39 INT_INTERFACE_LTERM_X39Y197 INT_INTERFACE_LTERM 0
	)
	(tile 11 40 INT_X17Y183 INT_TERM 1
		(primitive_site TIEOFF_X24Y366 TIEOFF internal 3)
	)
	(tile 11 41 NULL_X41Y197 NULL 0
	)
	(tile 11 42 INT_X18Y183 INT 1
		(primitive_site TIEOFF_X25Y366 TIEOFF internal 3)
	)
	(tile 11 43 CLEXL_X18Y183 CLEXL 2
		(primitive_site SLICE_X28Y181 SLICEL internal 45)
		(primitive_site SLICE_X29Y181 SLICEX internal 43)
	)
	(tile 11 44 INT_X19Y183 INT 1
		(primitive_site TIEOFF_X26Y366 TIEOFF internal 3)
	)
	(tile 11 45 CLEXM_X19Y183 CLEXM 2
		(primitive_site SLICE_X30Y181 SLICEM internal 50)
		(primitive_site SLICE_X31Y181 SLICEX internal 43)
	)
	(tile 11 46 INT_X20Y183 INT 1
		(primitive_site TIEOFF_X28Y366 TIEOFF internal 3)
	)
	(tile 11 47 INT_INTERFACE_CARRY_X20Y183 INT_INTERFACE_CARRY 0
	)
	(tile 11 48 NULL_X48Y197 NULL 0
	)
	(tile 11 49 REG_V_MEMB_TOP_X20Y183 REG_V_MEMB_TOP 0
	)
	(tile 11 50 INT_X21Y183 INT 1
		(primitive_site TIEOFF_X31Y366 TIEOFF internal 3)
	)
	(tile 11 51 CLEXM_X21Y183 CLEXM 2
		(primitive_site SLICE_X34Y181 SLICEM internal 50)
		(primitive_site SLICE_X35Y181 SLICEX internal 43)
	)
	(tile 11 52 INT_X22Y183 INT 1
		(primitive_site TIEOFF_X33Y366 TIEOFF internal 3)
	)
	(tile 11 53 CLEXL_X22Y183 CLEXL 2
		(primitive_site SLICE_X36Y181 SLICEL internal 45)
		(primitive_site SLICE_X37Y181 SLICEX internal 43)
	)
	(tile 11 54 INT_X23Y183 INT 1
		(primitive_site TIEOFF_X35Y366 TIEOFF internal 3)
	)
	(tile 11 55 CLEXM_X23Y183 CLEXM 2
		(primitive_site SLICE_X38Y181 SLICEM internal 50)
		(primitive_site SLICE_X39Y181 SLICEX internal 43)
	)
	(tile 11 56 INT_X24Y183 INT 1
		(primitive_site TIEOFF_X36Y366 TIEOFF internal 3)
	)
	(tile 11 57 INT_INTERFACE_RTERM_X57Y197 INT_INTERFACE_RTERM 0
	)
	(tile 11 58 NULL_X58Y197 NULL 0
	)
	(tile 11 59 NULL_X59Y197 NULL 0
	)
	(tile 11 60 NULL_X60Y197 NULL 0
	)
	(tile 11 61 NULL_X61Y197 NULL 0
	)
	(tile 11 62 NULL_X62Y197 NULL 0
	)
	(tile 11 63 NULL_X63Y197 NULL 0
	)
	(tile 11 64 NULL_X64Y197 NULL 0
	)
	(tile 11 65 NULL_X65Y197 NULL 0
	)
	(tile 11 66 NULL_X66Y197 NULL 0
	)
	(tile 11 67 NULL_X67Y197 NULL 0
	)
	(tile 11 68 NULL_X68Y197 NULL 0
	)
	(tile 11 69 NULL_X69Y197 NULL 0
	)
	(tile 11 70 NULL_X70Y197 NULL 0
	)
	(tile 11 71 NULL_X71Y197 NULL 0
	)
	(tile 11 72 NULL_X72Y197 NULL 0
	)
	(tile 11 73 NULL_X73Y197 NULL 0
	)
	(tile 11 74 INT_INTERFACE_LTERM_X74Y197 INT_INTERFACE_LTERM 0
	)
	(tile 11 75 INT_X33Y183 INT_TERM 1
		(primitive_site TIEOFF_X45Y366 TIEOFF internal 3)
	)
	(tile 11 76 NULL_X76Y197 NULL 0
	)
	(tile 11 77 NULL_X77Y197 NULL 0
	)
	(tile 11 78 INT_X34Y183 INT 1
		(primitive_site TIEOFF_X46Y366 TIEOFF internal 3)
	)
	(tile 11 79 CLEXM_X34Y183 CLEXM 2
		(primitive_site SLICE_X56Y181 SLICEM internal 50)
		(primitive_site SLICE_X57Y181 SLICEX internal 43)
	)
	(tile 11 80 INT_X35Y183 INT 1
		(primitive_site TIEOFF_X48Y366 TIEOFF internal 3)
	)
	(tile 11 81 CLEXL_X35Y183 CLEXL 2
		(primitive_site SLICE_X58Y181 SLICEL internal 45)
		(primitive_site SLICE_X59Y181 SLICEX internal 43)
	)
	(tile 11 82 INT_X36Y183 INT 1
		(primitive_site TIEOFF_X50Y366 TIEOFF internal 3)
	)
	(tile 11 83 INT_INTERFACE_X36Y183 INT_INTERFACE 0
	)
	(tile 11 84 NULL_X84Y197 NULL 0
	)
	(tile 11 85 INT_X37Y183 INT 1
		(primitive_site TIEOFF_X51Y366 TIEOFF internal 3)
	)
	(tile 11 86 CLEXM_X37Y183 CLEXM 2
		(primitive_site SLICE_X60Y181 SLICEM internal 50)
		(primitive_site SLICE_X61Y181 SLICEX internal 43)
	)
	(tile 11 87 INT_X38Y183 INT 1
		(primitive_site TIEOFF_X53Y366 TIEOFF internal 3)
	)
	(tile 11 88 CLEXL_X38Y183 CLEXL 2
		(primitive_site SLICE_X62Y181 SLICEL internal 45)
		(primitive_site SLICE_X63Y181 SLICEX internal 43)
	)
	(tile 11 89 INT_BRAM_X39Y183 INT_BRAM 1
		(primitive_site TIEOFF_X55Y366 TIEOFF internal 3)
	)
	(tile 11 90 INT_INTERFACE_X39Y183 INT_INTERFACE 0
	)
	(tile 11 91 NULL_X91Y197 NULL 0
	)
	(tile 11 92 INT_X40Y183 INT 1
		(primitive_site TIEOFF_X56Y366 TIEOFF internal 3)
	)
	(tile 11 93 CLEXM_X40Y183 CLEXM 2
		(primitive_site SLICE_X64Y181 SLICEM internal 50)
		(primitive_site SLICE_X65Y181 SLICEX internal 43)
	)
	(tile 11 94 INT_X41Y183 INT 1
		(primitive_site TIEOFF_X58Y366 TIEOFF internal 3)
	)
	(tile 11 95 CLEXL_X41Y183 CLEXL 2
		(primitive_site SLICE_X66Y181 SLICEL internal 45)
		(primitive_site SLICE_X67Y181 SLICEX internal 43)
	)
	(tile 11 96 IOI_INT_X42Y183 IOI_INT 1
		(primitive_site TIEOFF_X60Y366 TIEOFF internal 3)
	)
	(tile 11 97 RIOI_X42Y183 RIOI 7
		(primitive_site OLOGIC_X17Y162 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y162 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y162 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y163 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y163 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y163 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y366 TIEOFF internal 3)
	)
	(tile 11 98 MCB_INT_X42Y183 MCB_INT 0
	)
	(tile 11 99 IOI_RTERM_X99Y197 IOI_RTERM 0
	)
	(tile 11 100 RIOB_X42Y183 RIOB 2
		(primitive_site PAD66 IOBS unbonded 8)
		(primitive_site PAD65 IOBM unbonded 8)
	)
	(tile 12 0 LIOB_X0Y182 LIOB 2
		(primitive_site PAD415 IOBM unbonded 8)
		(primitive_site PAD416 IOBS unbonded 8)
	)
	(tile 12 1 IOI_LTERM_X1Y196 IOI_LTERM 0
	)
	(tile 12 2 LIOI_INT_X0Y182 LIOI_INT 1
		(primitive_site TIEOFF_X0Y364 TIEOFF internal 3)
	)
	(tile 12 3 LIOI_X0Y182 LIOI 7
		(primitive_site OLOGIC_X0Y160 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y160 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y160 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y161 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y161 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y161 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y364 TIEOFF internal 3)
	)
	(tile 12 4 MCB_INT_X0Y182 MCB_INT 0
	)
	(tile 12 5 INT_X1Y182 INT 1
		(primitive_site TIEOFF_X2Y364 TIEOFF internal 3)
	)
	(tile 12 6 CLEXL_X1Y182 CLEXL 2
		(primitive_site SLICE_X0Y180 SLICEL internal 45)
		(primitive_site SLICE_X1Y180 SLICEX internal 43)
	)
	(tile 12 7 INT_X2Y182 INT 1
		(primitive_site TIEOFF_X4Y364 TIEOFF internal 3)
	)
	(tile 12 8 CLEXM_X2Y182 CLEXM 2
		(primitive_site SLICE_X2Y180 SLICEM internal 50)
		(primitive_site SLICE_X3Y180 SLICEX internal 43)
	)
	(tile 12 9 INT_BRAM_X3Y182 INT_BRAM 1
		(primitive_site TIEOFF_X6Y364 TIEOFF internal 3)
	)
	(tile 12 10 INT_INTERFACE_X3Y182 INT_INTERFACE 0
	)
	(tile 12 11 NULL_X11Y196 NULL 0
	)
	(tile 12 12 INT_X4Y182 INT 1
		(primitive_site TIEOFF_X7Y364 TIEOFF internal 3)
	)
	(tile 12 13 CLEXL_X4Y182 CLEXL 2
		(primitive_site SLICE_X4Y180 SLICEL internal 45)
		(primitive_site SLICE_X5Y180 SLICEX internal 43)
	)
	(tile 12 14 INT_X5Y182 INT 1
		(primitive_site TIEOFF_X9Y364 TIEOFF internal 3)
	)
	(tile 12 15 CLEXM_X5Y182 CLEXM 2
		(primitive_site SLICE_X6Y180 SLICEM internal 50)
		(primitive_site SLICE_X7Y180 SLICEX internal 43)
	)
	(tile 12 16 INT_X6Y182 INT 1
		(primitive_site TIEOFF_X11Y364 TIEOFF internal 3)
	)
	(tile 12 17 CLEXL_X6Y182 CLEXL 2
		(primitive_site SLICE_X8Y180 SLICEL internal 45)
		(primitive_site SLICE_X9Y180 SLICEX internal 43)
	)
	(tile 12 18 INT_X7Y182 INT 1
		(primitive_site TIEOFF_X13Y364 TIEOFF internal 3)
	)
	(tile 12 19 CLEXM_X7Y182 CLEXM 2
		(primitive_site SLICE_X10Y180 SLICEM internal 50)
		(primitive_site SLICE_X11Y180 SLICEX internal 43)
	)
	(tile 12 20 INT_X8Y182 INT 1
		(primitive_site TIEOFF_X15Y364 TIEOFF internal 3)
	)
	(tile 12 21 INT_INTERFACE_X8Y182 INT_INTERFACE 0
	)
	(tile 12 22 NULL_X22Y196 NULL 0
	)
	(tile 12 23 INT_X9Y182 INT 1
		(primitive_site TIEOFF_X16Y364 TIEOFF internal 3)
	)
	(tile 12 24 INT_INTERFACE_RTERM_X24Y196 INT_INTERFACE_RTERM 0
	)
	(tile 12 25 NULL_X25Y196 NULL 0
	)
	(tile 12 26 NULL_X26Y196 NULL 0
	)
	(tile 12 27 NULL_X27Y196 NULL 0
	)
	(tile 12 28 NULL_X28Y196 NULL 0
	)
	(tile 12 29 NULL_X29Y196 NULL 0
	)
	(tile 12 30 NULL_X30Y196 NULL 0
	)
	(tile 12 31 NULL_X31Y196 NULL 0
	)
	(tile 12 32 NULL_X32Y196 NULL 0
	)
	(tile 12 33 NULL_X33Y196 NULL 0
	)
	(tile 12 34 NULL_X34Y196 NULL 0
	)
	(tile 12 35 NULL_X35Y196 NULL 0
	)
	(tile 12 36 NULL_X36Y196 NULL 0
	)
	(tile 12 37 NULL_X37Y196 NULL 0
	)
	(tile 12 38 NULL_X38Y196 NULL 0
	)
	(tile 12 39 INT_INTERFACE_LTERM_X39Y196 INT_INTERFACE_LTERM 0
	)
	(tile 12 40 INT_X17Y182 INT_TERM 1
		(primitive_site TIEOFF_X24Y364 TIEOFF internal 3)
	)
	(tile 12 41 NULL_X41Y196 NULL 0
	)
	(tile 12 42 INT_X18Y182 INT 1
		(primitive_site TIEOFF_X25Y364 TIEOFF internal 3)
	)
	(tile 12 43 CLEXL_X18Y182 CLEXL 2
		(primitive_site SLICE_X28Y180 SLICEL internal 45)
		(primitive_site SLICE_X29Y180 SLICEX internal 43)
	)
	(tile 12 44 INT_X19Y182 INT 1
		(primitive_site TIEOFF_X26Y364 TIEOFF internal 3)
	)
	(tile 12 45 CLEXM_X19Y182 CLEXM 2
		(primitive_site SLICE_X30Y180 SLICEM internal 50)
		(primitive_site SLICE_X31Y180 SLICEX internal 43)
	)
	(tile 12 46 INT_X20Y182 INT 1
		(primitive_site TIEOFF_X28Y364 TIEOFF internal 3)
	)
	(tile 12 47 CLEXL_X20Y182 CLEXL 2
		(primitive_site SLICE_X32Y180 SLICEL internal 45)
		(primitive_site SLICE_X33Y180 SLICEX internal 43)
	)
	(tile 12 48 NULL_X48Y196 NULL 0
	)
	(tile 12 49 REG_V_X20Y182 REG_V 0
	)
	(tile 12 50 INT_X21Y182 INT 1
		(primitive_site TIEOFF_X31Y364 TIEOFF internal 3)
	)
	(tile 12 51 CLEXM_X21Y182 CLEXM 2
		(primitive_site SLICE_X34Y180 SLICEM internal 50)
		(primitive_site SLICE_X35Y180 SLICEX internal 43)
	)
	(tile 12 52 INT_X22Y182 INT 1
		(primitive_site TIEOFF_X33Y364 TIEOFF internal 3)
	)
	(tile 12 53 CLEXL_X22Y182 CLEXL 2
		(primitive_site SLICE_X36Y180 SLICEL internal 45)
		(primitive_site SLICE_X37Y180 SLICEX internal 43)
	)
	(tile 12 54 INT_X23Y182 INT 1
		(primitive_site TIEOFF_X35Y364 TIEOFF internal 3)
	)
	(tile 12 55 CLEXM_X23Y182 CLEXM 2
		(primitive_site SLICE_X38Y180 SLICEM internal 50)
		(primitive_site SLICE_X39Y180 SLICEX internal 43)
	)
	(tile 12 56 INT_X24Y182 INT 1
		(primitive_site TIEOFF_X36Y364 TIEOFF internal 3)
	)
	(tile 12 57 INT_INTERFACE_RTERM_X57Y196 INT_INTERFACE_RTERM 0
	)
	(tile 12 58 NULL_X58Y196 NULL 0
	)
	(tile 12 59 NULL_X59Y196 NULL 0
	)
	(tile 12 60 NULL_X60Y196 NULL 0
	)
	(tile 12 61 NULL_X61Y196 NULL 0
	)
	(tile 12 62 NULL_X62Y196 NULL 0
	)
	(tile 12 63 NULL_X63Y196 NULL 0
	)
	(tile 12 64 NULL_X64Y196 NULL 0
	)
	(tile 12 65 NULL_X65Y196 NULL 0
	)
	(tile 12 66 NULL_X66Y196 NULL 0
	)
	(tile 12 67 NULL_X67Y196 NULL 0
	)
	(tile 12 68 NULL_X68Y196 NULL 0
	)
	(tile 12 69 NULL_X69Y196 NULL 0
	)
	(tile 12 70 NULL_X70Y196 NULL 0
	)
	(tile 12 71 NULL_X71Y196 NULL 0
	)
	(tile 12 72 NULL_X72Y196 NULL 0
	)
	(tile 12 73 NULL_X73Y196 NULL 0
	)
	(tile 12 74 INT_INTERFACE_LTERM_X74Y196 INT_INTERFACE_LTERM 0
	)
	(tile 12 75 INT_X33Y182 INT_TERM 1
		(primitive_site TIEOFF_X45Y364 TIEOFF internal 3)
	)
	(tile 12 76 NULL_X76Y196 NULL 0
	)
	(tile 12 77 NULL_X77Y196 NULL 0
	)
	(tile 12 78 INT_X34Y182 INT 1
		(primitive_site TIEOFF_X46Y364 TIEOFF internal 3)
	)
	(tile 12 79 CLEXM_X34Y182 CLEXM 2
		(primitive_site SLICE_X56Y180 SLICEM internal 50)
		(primitive_site SLICE_X57Y180 SLICEX internal 43)
	)
	(tile 12 80 INT_X35Y182 INT 1
		(primitive_site TIEOFF_X48Y364 TIEOFF internal 3)
	)
	(tile 12 81 CLEXL_X35Y182 CLEXL 2
		(primitive_site SLICE_X58Y180 SLICEL internal 45)
		(primitive_site SLICE_X59Y180 SLICEX internal 43)
	)
	(tile 12 82 INT_X36Y182 INT 1
		(primitive_site TIEOFF_X50Y364 TIEOFF internal 3)
	)
	(tile 12 83 INT_INTERFACE_X36Y182 INT_INTERFACE 0
	)
	(tile 12 84 NULL_X84Y196 NULL 0
	)
	(tile 12 85 INT_X37Y182 INT 1
		(primitive_site TIEOFF_X51Y364 TIEOFF internal 3)
	)
	(tile 12 86 CLEXM_X37Y182 CLEXM 2
		(primitive_site SLICE_X60Y180 SLICEM internal 50)
		(primitive_site SLICE_X61Y180 SLICEX internal 43)
	)
	(tile 12 87 INT_X38Y182 INT 1
		(primitive_site TIEOFF_X53Y364 TIEOFF internal 3)
	)
	(tile 12 88 CLEXL_X38Y182 CLEXL 2
		(primitive_site SLICE_X62Y180 SLICEL internal 45)
		(primitive_site SLICE_X63Y180 SLICEX internal 43)
	)
	(tile 12 89 INT_BRAM_X39Y182 INT_BRAM 1
		(primitive_site TIEOFF_X55Y364 TIEOFF internal 3)
	)
	(tile 12 90 INT_INTERFACE_X39Y182 INT_INTERFACE 0
	)
	(tile 12 91 NULL_X91Y196 NULL 0
	)
	(tile 12 92 INT_X40Y182 INT 1
		(primitive_site TIEOFF_X56Y364 TIEOFF internal 3)
	)
	(tile 12 93 CLEXM_X40Y182 CLEXM 2
		(primitive_site SLICE_X64Y180 SLICEM internal 50)
		(primitive_site SLICE_X65Y180 SLICEX internal 43)
	)
	(tile 12 94 INT_X41Y182 INT 1
		(primitive_site TIEOFF_X58Y364 TIEOFF internal 3)
	)
	(tile 12 95 CLEXL_X41Y182 CLEXL 2
		(primitive_site SLICE_X66Y180 SLICEL internal 45)
		(primitive_site SLICE_X67Y180 SLICEX internal 43)
	)
	(tile 12 96 IOI_INT_X42Y182 IOI_INT 1
		(primitive_site TIEOFF_X60Y364 TIEOFF internal 3)
	)
	(tile 12 97 RIOI_X42Y182 RIOI 7
		(primitive_site OLOGIC_X17Y160 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y160 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y160 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y161 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y161 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y161 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y364 TIEOFF internal 3)
	)
	(tile 12 98 MCB_INT_X42Y182 MCB_INT 0
	)
	(tile 12 99 IOI_RTERM_X99Y196 IOI_RTERM 0
	)
	(tile 12 100 RIOB_X42Y182 RIOB 2
		(primitive_site PAD68 IOBS unbonded 8)
		(primitive_site PAD67 IOBM unbonded 8)
	)
	(tile 13 0 LIOB_X0Y181 LIOB 2
		(primitive_site PAD413 IOBM unbonded 8)
		(primitive_site PAD414 IOBS unbonded 8)
	)
	(tile 13 1 IOI_LTERM_X1Y195 IOI_LTERM 0
	)
	(tile 13 2 LIOI_INT_X0Y181 LIOI_INT 1
		(primitive_site TIEOFF_X0Y362 TIEOFF internal 3)
	)
	(tile 13 3 LIOI_X0Y181 LIOI 7
		(primitive_site OLOGIC_X0Y158 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y158 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y158 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y159 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y159 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y159 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y362 TIEOFF internal 3)
	)
	(tile 13 4 MCB_INT_X0Y181 MCB_INT 0
	)
	(tile 13 5 INT_X1Y181 INT 1
		(primitive_site TIEOFF_X2Y362 TIEOFF internal 3)
	)
	(tile 13 6 CLEXL_X1Y181 CLEXL 2
		(primitive_site SLICE_X0Y179 SLICEL internal 45)
		(primitive_site SLICE_X1Y179 SLICEX internal 43)
	)
	(tile 13 7 INT_X2Y181 INT 1
		(primitive_site TIEOFF_X4Y362 TIEOFF internal 3)
	)
	(tile 13 8 CLEXM_X2Y181 CLEXM 2
		(primitive_site SLICE_X2Y179 SLICEM internal 50)
		(primitive_site SLICE_X3Y179 SLICEX internal 43)
	)
	(tile 13 9 INT_BRAM_X3Y181 INT_BRAM 1
		(primitive_site TIEOFF_X6Y362 TIEOFF internal 3)
	)
	(tile 13 10 INT_INTERFACE_X3Y181 INT_INTERFACE 0
	)
	(tile 13 11 NULL_X11Y195 NULL 0
	)
	(tile 13 12 INT_X4Y181 INT 1
		(primitive_site TIEOFF_X7Y362 TIEOFF internal 3)
	)
	(tile 13 13 CLEXL_X4Y181 CLEXL 2
		(primitive_site SLICE_X4Y179 SLICEL internal 45)
		(primitive_site SLICE_X5Y179 SLICEX internal 43)
	)
	(tile 13 14 INT_X5Y181 INT 1
		(primitive_site TIEOFF_X9Y362 TIEOFF internal 3)
	)
	(tile 13 15 CLEXM_X5Y181 CLEXM 2
		(primitive_site SLICE_X6Y179 SLICEM internal 50)
		(primitive_site SLICE_X7Y179 SLICEX internal 43)
	)
	(tile 13 16 INT_X6Y181 INT 1
		(primitive_site TIEOFF_X11Y362 TIEOFF internal 3)
	)
	(tile 13 17 CLEXL_X6Y181 CLEXL 2
		(primitive_site SLICE_X8Y179 SLICEL internal 45)
		(primitive_site SLICE_X9Y179 SLICEX internal 43)
	)
	(tile 13 18 INT_X7Y181 INT 1
		(primitive_site TIEOFF_X13Y362 TIEOFF internal 3)
	)
	(tile 13 19 CLEXM_X7Y181 CLEXM 2
		(primitive_site SLICE_X10Y179 SLICEM internal 50)
		(primitive_site SLICE_X11Y179 SLICEX internal 43)
	)
	(tile 13 20 INT_X8Y181 INT 1
		(primitive_site TIEOFF_X15Y362 TIEOFF internal 3)
	)
	(tile 13 21 INT_INTERFACE_X8Y181 INT_INTERFACE 0
	)
	(tile 13 22 NULL_X22Y195 NULL 0
	)
	(tile 13 23 INT_X9Y181 INT 1
		(primitive_site TIEOFF_X16Y362 TIEOFF internal 3)
	)
	(tile 13 24 INT_INTERFACE_RTERM_X24Y195 INT_INTERFACE_RTERM 0
	)
	(tile 13 25 NULL_X25Y195 NULL 0
	)
	(tile 13 26 NULL_X26Y195 NULL 0
	)
	(tile 13 27 NULL_X27Y195 NULL 0
	)
	(tile 13 28 NULL_X28Y195 NULL 0
	)
	(tile 13 29 NULL_X29Y195 NULL 0
	)
	(tile 13 30 NULL_X30Y195 NULL 0
	)
	(tile 13 31 NULL_X31Y195 NULL 0
	)
	(tile 13 32 NULL_X32Y195 NULL 0
	)
	(tile 13 33 NULL_X33Y195 NULL 0
	)
	(tile 13 34 NULL_X34Y195 NULL 0
	)
	(tile 13 35 NULL_X35Y195 NULL 0
	)
	(tile 13 36 NULL_X36Y195 NULL 0
	)
	(tile 13 37 NULL_X37Y195 NULL 0
	)
	(tile 13 38 NULL_X38Y195 NULL 0
	)
	(tile 13 39 INT_INTERFACE_LTERM_X39Y195 INT_INTERFACE_LTERM 0
	)
	(tile 13 40 INT_X17Y181 INT_TERM 1
		(primitive_site TIEOFF_X24Y362 TIEOFF internal 3)
	)
	(tile 13 41 NULL_X41Y195 NULL 0
	)
	(tile 13 42 INT_X18Y181 INT 1
		(primitive_site TIEOFF_X25Y362 TIEOFF internal 3)
	)
	(tile 13 43 CLEXL_X18Y181 CLEXL 2
		(primitive_site SLICE_X28Y179 SLICEL internal 45)
		(primitive_site SLICE_X29Y179 SLICEX internal 43)
	)
	(tile 13 44 INT_X19Y181 INT 1
		(primitive_site TIEOFF_X26Y362 TIEOFF internal 3)
	)
	(tile 13 45 CLEXM_X19Y181 CLEXM 2
		(primitive_site SLICE_X30Y179 SLICEM internal 50)
		(primitive_site SLICE_X31Y179 SLICEX internal 43)
	)
	(tile 13 46 INT_X20Y181 INT 1
		(primitive_site TIEOFF_X28Y362 TIEOFF internal 3)
	)
	(tile 13 47 CLEXL_X20Y181 CLEXL 2
		(primitive_site SLICE_X32Y179 SLICEL internal 45)
		(primitive_site SLICE_X33Y179 SLICEX internal 43)
	)
	(tile 13 48 NULL_X48Y195 NULL 0
	)
	(tile 13 49 REG_V_X20Y181 REG_V 0
	)
	(tile 13 50 INT_X21Y181 INT 1
		(primitive_site TIEOFF_X31Y362 TIEOFF internal 3)
	)
	(tile 13 51 CLEXM_X21Y181 CLEXM 2
		(primitive_site SLICE_X34Y179 SLICEM internal 50)
		(primitive_site SLICE_X35Y179 SLICEX internal 43)
	)
	(tile 13 52 INT_X22Y181 INT 1
		(primitive_site TIEOFF_X33Y362 TIEOFF internal 3)
	)
	(tile 13 53 CLEXL_X22Y181 CLEXL 2
		(primitive_site SLICE_X36Y179 SLICEL internal 45)
		(primitive_site SLICE_X37Y179 SLICEX internal 43)
	)
	(tile 13 54 INT_X23Y181 INT 1
		(primitive_site TIEOFF_X35Y362 TIEOFF internal 3)
	)
	(tile 13 55 CLEXM_X23Y181 CLEXM 2
		(primitive_site SLICE_X38Y179 SLICEM internal 50)
		(primitive_site SLICE_X39Y179 SLICEX internal 43)
	)
	(tile 13 56 INT_X24Y181 INT 1
		(primitive_site TIEOFF_X36Y362 TIEOFF internal 3)
	)
	(tile 13 57 INT_INTERFACE_RTERM_X57Y195 INT_INTERFACE_RTERM 0
	)
	(tile 13 58 NULL_X58Y195 NULL 0
	)
	(tile 13 59 NULL_X59Y195 NULL 0
	)
	(tile 13 60 NULL_X60Y195 NULL 0
	)
	(tile 13 61 NULL_X61Y195 NULL 0
	)
	(tile 13 62 NULL_X62Y195 NULL 0
	)
	(tile 13 63 NULL_X63Y195 NULL 0
	)
	(tile 13 64 NULL_X64Y195 NULL 0
	)
	(tile 13 65 NULL_X65Y195 NULL 0
	)
	(tile 13 66 NULL_X66Y195 NULL 0
	)
	(tile 13 67 NULL_X67Y195 NULL 0
	)
	(tile 13 68 NULL_X68Y195 NULL 0
	)
	(tile 13 69 NULL_X69Y195 NULL 0
	)
	(tile 13 70 NULL_X70Y195 NULL 0
	)
	(tile 13 71 NULL_X71Y195 NULL 0
	)
	(tile 13 72 NULL_X72Y195 NULL 0
	)
	(tile 13 73 NULL_X73Y195 NULL 0
	)
	(tile 13 74 INT_INTERFACE_LTERM_X74Y195 INT_INTERFACE_LTERM 0
	)
	(tile 13 75 INT_X33Y181 INT_TERM 1
		(primitive_site TIEOFF_X45Y362 TIEOFF internal 3)
	)
	(tile 13 76 NULL_X76Y195 NULL 0
	)
	(tile 13 77 NULL_X77Y195 NULL 0
	)
	(tile 13 78 INT_X34Y181 INT 1
		(primitive_site TIEOFF_X46Y362 TIEOFF internal 3)
	)
	(tile 13 79 CLEXM_X34Y181 CLEXM 2
		(primitive_site SLICE_X56Y179 SLICEM internal 50)
		(primitive_site SLICE_X57Y179 SLICEX internal 43)
	)
	(tile 13 80 INT_X35Y181 INT 1
		(primitive_site TIEOFF_X48Y362 TIEOFF internal 3)
	)
	(tile 13 81 CLEXL_X35Y181 CLEXL 2
		(primitive_site SLICE_X58Y179 SLICEL internal 45)
		(primitive_site SLICE_X59Y179 SLICEX internal 43)
	)
	(tile 13 82 INT_X36Y181 INT 1
		(primitive_site TIEOFF_X50Y362 TIEOFF internal 3)
	)
	(tile 13 83 INT_INTERFACE_X36Y181 INT_INTERFACE 0
	)
	(tile 13 84 NULL_X84Y195 NULL 0
	)
	(tile 13 85 INT_X37Y181 INT 1
		(primitive_site TIEOFF_X51Y362 TIEOFF internal 3)
	)
	(tile 13 86 CLEXM_X37Y181 CLEXM 2
		(primitive_site SLICE_X60Y179 SLICEM internal 50)
		(primitive_site SLICE_X61Y179 SLICEX internal 43)
	)
	(tile 13 87 INT_X38Y181 INT 1
		(primitive_site TIEOFF_X53Y362 TIEOFF internal 3)
	)
	(tile 13 88 CLEXL_X38Y181 CLEXL 2
		(primitive_site SLICE_X62Y179 SLICEL internal 45)
		(primitive_site SLICE_X63Y179 SLICEX internal 43)
	)
	(tile 13 89 INT_BRAM_X39Y181 INT_BRAM 1
		(primitive_site TIEOFF_X55Y362 TIEOFF internal 3)
	)
	(tile 13 90 INT_INTERFACE_X39Y181 INT_INTERFACE 0
	)
	(tile 13 91 NULL_X91Y195 NULL 0
	)
	(tile 13 92 INT_X40Y181 INT 1
		(primitive_site TIEOFF_X56Y362 TIEOFF internal 3)
	)
	(tile 13 93 CLEXM_X40Y181 CLEXM 2
		(primitive_site SLICE_X64Y179 SLICEM internal 50)
		(primitive_site SLICE_X65Y179 SLICEX internal 43)
	)
	(tile 13 94 INT_X41Y181 INT 1
		(primitive_site TIEOFF_X58Y362 TIEOFF internal 3)
	)
	(tile 13 95 CLEXL_X41Y181 CLEXL 2
		(primitive_site SLICE_X66Y179 SLICEL internal 45)
		(primitive_site SLICE_X67Y179 SLICEX internal 43)
	)
	(tile 13 96 IOI_INT_X42Y181 IOI_INT 1
		(primitive_site TIEOFF_X60Y362 TIEOFF internal 3)
	)
	(tile 13 97 RIOI_X42Y181 RIOI 7
		(primitive_site OLOGIC_X17Y158 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y158 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y158 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y159 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y159 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y159 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y362 TIEOFF internal 3)
	)
	(tile 13 98 MCB_INT_X42Y181 MCB_INT 0
	)
	(tile 13 99 IOI_RTERM_X99Y195 IOI_RTERM 0
	)
	(tile 13 100 RIOB_X42Y181 RIOB 2
		(primitive_site PAD70 IOBS unbonded 8)
		(primitive_site PAD69 IOBM unbonded 8)
	)
	(tile 14 0 LIOB_X0Y180 LIOB 2
		(primitive_site PAD411 IOBM unbonded 8)
		(primitive_site PAD412 IOBS unbonded 8)
	)
	(tile 14 1 IOI_LTERM_X1Y194 IOI_LTERM 0
	)
	(tile 14 2 LIOI_INT_X0Y180 LIOI_INT 1
		(primitive_site TIEOFF_X0Y360 TIEOFF internal 3)
	)
	(tile 14 3 LIOI_X0Y180 LIOI 7
		(primitive_site OLOGIC_X0Y156 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y156 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y156 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y157 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y157 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y157 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y360 TIEOFF internal 3)
	)
	(tile 14 4 MCB_INT_X0Y180 MCB_INT 0
	)
	(tile 14 5 INT_X1Y180 INT 1
		(primitive_site TIEOFF_X2Y360 TIEOFF internal 3)
	)
	(tile 14 6 CLEXL_X1Y180 CLEXL 2
		(primitive_site SLICE_X0Y178 SLICEL internal 45)
		(primitive_site SLICE_X1Y178 SLICEX internal 43)
	)
	(tile 14 7 INT_X2Y180 INT 1
		(primitive_site TIEOFF_X4Y360 TIEOFF internal 3)
	)
	(tile 14 8 CLEXM_X2Y180 CLEXM 2
		(primitive_site SLICE_X2Y178 SLICEM internal 50)
		(primitive_site SLICE_X3Y178 SLICEX internal 43)
	)
	(tile 14 9 INT_BRAM_X3Y180 INT_BRAM 1
		(primitive_site TIEOFF_X6Y360 TIEOFF internal 3)
	)
	(tile 14 10 INT_INTERFACE_X3Y180 INT_INTERFACE 0
	)
	(tile 14 11 BRAMSITE2_X3Y180 BRAMSITE2 3
		(primitive_site RAMB16_X0Y90 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y90 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y91 RAMB8BWER internal 110)
	)
	(tile 14 12 INT_X4Y180 INT 1
		(primitive_site TIEOFF_X7Y360 TIEOFF internal 3)
	)
	(tile 14 13 CLEXL_X4Y180 CLEXL 2
		(primitive_site SLICE_X4Y178 SLICEL internal 45)
		(primitive_site SLICE_X5Y178 SLICEX internal 43)
	)
	(tile 14 14 INT_X5Y180 INT 1
		(primitive_site TIEOFF_X9Y360 TIEOFF internal 3)
	)
	(tile 14 15 CLEXM_X5Y180 CLEXM 2
		(primitive_site SLICE_X6Y178 SLICEM internal 50)
		(primitive_site SLICE_X7Y178 SLICEX internal 43)
	)
	(tile 14 16 INT_X6Y180 INT 1
		(primitive_site TIEOFF_X11Y360 TIEOFF internal 3)
	)
	(tile 14 17 CLEXL_X6Y180 CLEXL 2
		(primitive_site SLICE_X8Y178 SLICEL internal 45)
		(primitive_site SLICE_X9Y178 SLICEX internal 43)
	)
	(tile 14 18 INT_X7Y180 INT 1
		(primitive_site TIEOFF_X13Y360 TIEOFF internal 3)
	)
	(tile 14 19 CLEXM_X7Y180 CLEXM 2
		(primitive_site SLICE_X10Y178 SLICEM internal 50)
		(primitive_site SLICE_X11Y178 SLICEX internal 43)
	)
	(tile 14 20 INT_X8Y180 INT 1
		(primitive_site TIEOFF_X15Y360 TIEOFF internal 3)
	)
	(tile 14 21 INT_INTERFACE_X8Y180 INT_INTERFACE 0
	)
	(tile 14 22 MACCSITE2_X8Y180 MACCSITE2 1
		(primitive_site DSP48_X0Y45 DSP48A1 internal 346)
	)
	(tile 14 23 INT_X9Y180 INT 1
		(primitive_site TIEOFF_X16Y360 TIEOFF internal 3)
	)
	(tile 14 24 INT_INTERFACE_RTERM_X24Y194 INT_INTERFACE_RTERM 0
	)
	(tile 14 25 NULL_X25Y194 NULL 0
	)
	(tile 14 26 NULL_X26Y194 NULL 0
	)
	(tile 14 27 NULL_X27Y194 NULL 0
	)
	(tile 14 28 NULL_X28Y194 NULL 0
	)
	(tile 14 29 NULL_X29Y194 NULL 0
	)
	(tile 14 30 NULL_X30Y194 NULL 0
	)
	(tile 14 31 NULL_X31Y194 NULL 0
	)
	(tile 14 32 NULL_X32Y194 NULL 0
	)
	(tile 14 33 NULL_X33Y194 NULL 0
	)
	(tile 14 34 NULL_X34Y194 NULL 0
	)
	(tile 14 35 NULL_X35Y194 NULL 0
	)
	(tile 14 36 NULL_X36Y194 NULL 0
	)
	(tile 14 37 NULL_X37Y194 NULL 0
	)
	(tile 14 38 NULL_X38Y194 NULL 0
	)
	(tile 14 39 INT_INTERFACE_LTERM_X39Y194 INT_INTERFACE_LTERM 0
	)
	(tile 14 40 INT_X17Y180 INT_TERM 1
		(primitive_site TIEOFF_X24Y360 TIEOFF internal 3)
	)
	(tile 14 41 NULL_X41Y194 NULL 0
	)
	(tile 14 42 INT_X18Y180 INT 1
		(primitive_site TIEOFF_X25Y360 TIEOFF internal 3)
	)
	(tile 14 43 CLEXL_X18Y180 CLEXL 2
		(primitive_site SLICE_X28Y178 SLICEL internal 45)
		(primitive_site SLICE_X29Y178 SLICEX internal 43)
	)
	(tile 14 44 INT_X19Y180 INT 1
		(primitive_site TIEOFF_X26Y360 TIEOFF internal 3)
	)
	(tile 14 45 CLEXM_X19Y180 CLEXM 2
		(primitive_site SLICE_X30Y178 SLICEM internal 50)
		(primitive_site SLICE_X31Y178 SLICEX internal 43)
	)
	(tile 14 46 INT_X20Y180 INT 1
		(primitive_site TIEOFF_X28Y360 TIEOFF internal 3)
	)
	(tile 14 47 CLEXL_X20Y180 CLEXL 2
		(primitive_site SLICE_X32Y178 SLICEL internal 45)
		(primitive_site SLICE_X33Y178 SLICEX internal 43)
	)
	(tile 14 48 NULL_X48Y194 NULL 0
	)
	(tile 14 49 REG_V_X20Y180 REG_V 0
	)
	(tile 14 50 INT_X21Y180 INT 1
		(primitive_site TIEOFF_X31Y360 TIEOFF internal 3)
	)
	(tile 14 51 CLEXM_X21Y180 CLEXM 2
		(primitive_site SLICE_X34Y178 SLICEM internal 50)
		(primitive_site SLICE_X35Y178 SLICEX internal 43)
	)
	(tile 14 52 INT_X22Y180 INT 1
		(primitive_site TIEOFF_X33Y360 TIEOFF internal 3)
	)
	(tile 14 53 CLEXL_X22Y180 CLEXL 2
		(primitive_site SLICE_X36Y178 SLICEL internal 45)
		(primitive_site SLICE_X37Y178 SLICEX internal 43)
	)
	(tile 14 54 INT_X23Y180 INT 1
		(primitive_site TIEOFF_X35Y360 TIEOFF internal 3)
	)
	(tile 14 55 CLEXM_X23Y180 CLEXM 2
		(primitive_site SLICE_X38Y178 SLICEM internal 50)
		(primitive_site SLICE_X39Y178 SLICEX internal 43)
	)
	(tile 14 56 INT_X24Y180 INT 1
		(primitive_site TIEOFF_X36Y360 TIEOFF internal 3)
	)
	(tile 14 57 INT_INTERFACE_RTERM_X57Y194 INT_INTERFACE_RTERM 0
	)
	(tile 14 58 NULL_X58Y194 NULL 0
	)
	(tile 14 59 NULL_X59Y194 NULL 0
	)
	(tile 14 60 NULL_X60Y194 NULL 0
	)
	(tile 14 61 NULL_X61Y194 NULL 0
	)
	(tile 14 62 NULL_X62Y194 NULL 0
	)
	(tile 14 63 NULL_X63Y194 NULL 0
	)
	(tile 14 64 NULL_X64Y194 NULL 0
	)
	(tile 14 65 NULL_X65Y194 NULL 0
	)
	(tile 14 66 NULL_X66Y194 NULL 0
	)
	(tile 14 67 NULL_X67Y194 NULL 0
	)
	(tile 14 68 NULL_X68Y194 NULL 0
	)
	(tile 14 69 NULL_X69Y194 NULL 0
	)
	(tile 14 70 NULL_X70Y194 NULL 0
	)
	(tile 14 71 NULL_X71Y194 NULL 0
	)
	(tile 14 72 NULL_X72Y194 NULL 0
	)
	(tile 14 73 NULL_X73Y194 NULL 0
	)
	(tile 14 74 INT_INTERFACE_LTERM_X74Y194 INT_INTERFACE_LTERM 0
	)
	(tile 14 75 INT_X33Y180 INT_TERM 1
		(primitive_site TIEOFF_X45Y360 TIEOFF internal 3)
	)
	(tile 14 76 NULL_X76Y194 NULL 0
	)
	(tile 14 77 NULL_X77Y194 NULL 0
	)
	(tile 14 78 INT_X34Y180 INT 1
		(primitive_site TIEOFF_X46Y360 TIEOFF internal 3)
	)
	(tile 14 79 CLEXM_X34Y180 CLEXM 2
		(primitive_site SLICE_X56Y178 SLICEM internal 50)
		(primitive_site SLICE_X57Y178 SLICEX internal 43)
	)
	(tile 14 80 INT_X35Y180 INT 1
		(primitive_site TIEOFF_X48Y360 TIEOFF internal 3)
	)
	(tile 14 81 CLEXL_X35Y180 CLEXL 2
		(primitive_site SLICE_X58Y178 SLICEL internal 45)
		(primitive_site SLICE_X59Y178 SLICEX internal 43)
	)
	(tile 14 82 INT_X36Y180 INT 1
		(primitive_site TIEOFF_X50Y360 TIEOFF internal 3)
	)
	(tile 14 83 INT_INTERFACE_X36Y180 INT_INTERFACE 0
	)
	(tile 14 84 MACCSITE2_X36Y180 MACCSITE2 1
		(primitive_site DSP48_X2Y45 DSP48A1 internal 346)
	)
	(tile 14 85 INT_X37Y180 INT 1
		(primitive_site TIEOFF_X51Y360 TIEOFF internal 3)
	)
	(tile 14 86 CLEXM_X37Y180 CLEXM 2
		(primitive_site SLICE_X60Y178 SLICEM internal 50)
		(primitive_site SLICE_X61Y178 SLICEX internal 43)
	)
	(tile 14 87 INT_X38Y180 INT 1
		(primitive_site TIEOFF_X53Y360 TIEOFF internal 3)
	)
	(tile 14 88 CLEXL_X38Y180 CLEXL 2
		(primitive_site SLICE_X62Y178 SLICEL internal 45)
		(primitive_site SLICE_X63Y178 SLICEX internal 43)
	)
	(tile 14 89 INT_BRAM_X39Y180 INT_BRAM 1
		(primitive_site TIEOFF_X55Y360 TIEOFF internal 3)
	)
	(tile 14 90 INT_INTERFACE_X39Y180 INT_INTERFACE 0
	)
	(tile 14 91 BRAMSITE2_X39Y180 BRAMSITE2 3
		(primitive_site RAMB16_X3Y90 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y90 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y91 RAMB8BWER internal 110)
	)
	(tile 14 92 INT_X40Y180 INT 1
		(primitive_site TIEOFF_X56Y360 TIEOFF internal 3)
	)
	(tile 14 93 CLEXM_X40Y180 CLEXM 2
		(primitive_site SLICE_X64Y178 SLICEM internal 50)
		(primitive_site SLICE_X65Y178 SLICEX internal 43)
	)
	(tile 14 94 INT_X41Y180 INT 1
		(primitive_site TIEOFF_X58Y360 TIEOFF internal 3)
	)
	(tile 14 95 CLEXL_X41Y180 CLEXL 2
		(primitive_site SLICE_X66Y178 SLICEL internal 45)
		(primitive_site SLICE_X67Y178 SLICEX internal 43)
	)
	(tile 14 96 IOI_INT_X42Y180 IOI_INT 1
		(primitive_site TIEOFF_X60Y360 TIEOFF internal 3)
	)
	(tile 14 97 RIOI_X42Y180 RIOI 7
		(primitive_site OLOGIC_X17Y156 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y156 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y156 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y157 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y157 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y157 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y360 TIEOFF internal 3)
	)
	(tile 14 98 MCB_INT_X42Y180 MCB_INT 0
	)
	(tile 14 99 IOI_RTERM_X99Y194 IOI_RTERM 0
	)
	(tile 14 100 RIOB_X42Y180 RIOB 2
		(primitive_site PAD72 IOBS unbonded 8)
		(primitive_site PAD71 IOBM unbonded 8)
	)
	(tile 15 0 EMP_LIOB_X0Y193 EMP_LIOB 0
	)
	(tile 15 1 IOI_LTERM_X1Y193 IOI_LTERM 0
	)
	(tile 15 2 INT_X0Y179 INT 1
		(primitive_site TIEOFF_X0Y358 TIEOFF internal 3)
	)
	(tile 15 3 INT_INTERFACE_X0Y179 INT_INTERFACE 0
	)
	(tile 15 4 NULL_X4Y193 NULL 0
	)
	(tile 15 5 INT_X1Y179 INT 1
		(primitive_site TIEOFF_X2Y358 TIEOFF internal 3)
	)
	(tile 15 6 CLEXL_X1Y179 CLEXL 2
		(primitive_site SLICE_X0Y177 SLICEL internal 45)
		(primitive_site SLICE_X1Y177 SLICEX internal 43)
	)
	(tile 15 7 INT_X2Y179 INT 1
		(primitive_site TIEOFF_X4Y358 TIEOFF internal 3)
	)
	(tile 15 8 CLEXM_X2Y179 CLEXM 2
		(primitive_site SLICE_X2Y177 SLICEM internal 50)
		(primitive_site SLICE_X3Y177 SLICEX internal 43)
	)
	(tile 15 9 INT_BRAM_X3Y179 INT_BRAM 1
		(primitive_site TIEOFF_X6Y358 TIEOFF internal 3)
	)
	(tile 15 10 INT_INTERFACE_X3Y179 INT_INTERFACE 0
	)
	(tile 15 11 NULL_X11Y193 NULL 0
	)
	(tile 15 12 INT_X4Y179 INT 1
		(primitive_site TIEOFF_X7Y358 TIEOFF internal 3)
	)
	(tile 15 13 CLEXL_X4Y179 CLEXL 2
		(primitive_site SLICE_X4Y177 SLICEL internal 45)
		(primitive_site SLICE_X5Y177 SLICEX internal 43)
	)
	(tile 15 14 INT_X5Y179 INT 1
		(primitive_site TIEOFF_X9Y358 TIEOFF internal 3)
	)
	(tile 15 15 CLEXM_X5Y179 CLEXM 2
		(primitive_site SLICE_X6Y177 SLICEM internal 50)
		(primitive_site SLICE_X7Y177 SLICEX internal 43)
	)
	(tile 15 16 INT_X6Y179 INT 1
		(primitive_site TIEOFF_X11Y358 TIEOFF internal 3)
	)
	(tile 15 17 CLEXL_X6Y179 CLEXL 2
		(primitive_site SLICE_X8Y177 SLICEL internal 45)
		(primitive_site SLICE_X9Y177 SLICEX internal 43)
	)
	(tile 15 18 INT_X7Y179 INT 1
		(primitive_site TIEOFF_X13Y358 TIEOFF internal 3)
	)
	(tile 15 19 CLEXM_X7Y179 CLEXM 2
		(primitive_site SLICE_X10Y177 SLICEM internal 50)
		(primitive_site SLICE_X11Y177 SLICEX internal 43)
	)
	(tile 15 20 INT_X8Y179 INT 1
		(primitive_site TIEOFF_X15Y358 TIEOFF internal 3)
	)
	(tile 15 21 INT_INTERFACE_X8Y179 INT_INTERFACE 0
	)
	(tile 15 22 NULL_X22Y193 NULL 0
	)
	(tile 15 23 INT_X9Y179 INT 1
		(primitive_site TIEOFF_X16Y358 TIEOFF internal 3)
	)
	(tile 15 24 INT_INTERFACE_RTERM_X24Y193 INT_INTERFACE_RTERM 0
	)
	(tile 15 25 NULL_X25Y193 NULL 0
	)
	(tile 15 26 NULL_X26Y193 NULL 0
	)
	(tile 15 27 NULL_X27Y193 NULL 0
	)
	(tile 15 28 NULL_X28Y193 NULL 0
	)
	(tile 15 29 NULL_X29Y193 NULL 0
	)
	(tile 15 30 NULL_X30Y193 NULL 0
	)
	(tile 15 31 NULL_X31Y193 NULL 0
	)
	(tile 15 32 NULL_X32Y193 NULL 0
	)
	(tile 15 33 NULL_X33Y193 NULL 0
	)
	(tile 15 34 NULL_X34Y193 NULL 0
	)
	(tile 15 35 NULL_X35Y193 NULL 0
	)
	(tile 15 36 NULL_X36Y193 NULL 0
	)
	(tile 15 37 NULL_X37Y193 NULL 0
	)
	(tile 15 38 NULL_X38Y193 NULL 0
	)
	(tile 15 39 INT_INTERFACE_LTERM_X39Y193 INT_INTERFACE_LTERM 0
	)
	(tile 15 40 INT_X17Y179 INT_TERM 1
		(primitive_site TIEOFF_X24Y358 TIEOFF internal 3)
	)
	(tile 15 41 NULL_X41Y193 NULL 0
	)
	(tile 15 42 INT_X18Y179 INT 1
		(primitive_site TIEOFF_X25Y358 TIEOFF internal 3)
	)
	(tile 15 43 CLEXL_X18Y179 CLEXL 2
		(primitive_site SLICE_X28Y177 SLICEL internal 45)
		(primitive_site SLICE_X29Y177 SLICEX internal 43)
	)
	(tile 15 44 INT_X19Y179 INT 1
		(primitive_site TIEOFF_X26Y358 TIEOFF internal 3)
	)
	(tile 15 45 CLEXM_X19Y179 CLEXM 2
		(primitive_site SLICE_X30Y177 SLICEM internal 50)
		(primitive_site SLICE_X31Y177 SLICEX internal 43)
	)
	(tile 15 46 INT_X20Y179 INT 1
		(primitive_site TIEOFF_X28Y358 TIEOFF internal 3)
	)
	(tile 15 47 CLEXL_X20Y179 CLEXL 2
		(primitive_site SLICE_X32Y177 SLICEL internal 45)
		(primitive_site SLICE_X33Y177 SLICEX internal 43)
	)
	(tile 15 48 NULL_X48Y193 NULL 0
	)
	(tile 15 49 REG_V_X20Y179 REG_V 0
	)
	(tile 15 50 INT_X21Y179 INT 1
		(primitive_site TIEOFF_X31Y358 TIEOFF internal 3)
	)
	(tile 15 51 CLEXM_X21Y179 CLEXM 2
		(primitive_site SLICE_X34Y177 SLICEM internal 50)
		(primitive_site SLICE_X35Y177 SLICEX internal 43)
	)
	(tile 15 52 INT_X22Y179 INT 1
		(primitive_site TIEOFF_X33Y358 TIEOFF internal 3)
	)
	(tile 15 53 CLEXL_X22Y179 CLEXL 2
		(primitive_site SLICE_X36Y177 SLICEL internal 45)
		(primitive_site SLICE_X37Y177 SLICEX internal 43)
	)
	(tile 15 54 INT_X23Y179 INT 1
		(primitive_site TIEOFF_X35Y358 TIEOFF internal 3)
	)
	(tile 15 55 CLEXM_X23Y179 CLEXM 2
		(primitive_site SLICE_X38Y177 SLICEM internal 50)
		(primitive_site SLICE_X39Y177 SLICEX internal 43)
	)
	(tile 15 56 INT_X24Y179 INT 1
		(primitive_site TIEOFF_X36Y358 TIEOFF internal 3)
	)
	(tile 15 57 INT_INTERFACE_RTERM_X57Y193 INT_INTERFACE_RTERM 0
	)
	(tile 15 58 NULL_X58Y193 NULL 0
	)
	(tile 15 59 NULL_X59Y193 NULL 0
	)
	(tile 15 60 NULL_X60Y193 NULL 0
	)
	(tile 15 61 NULL_X61Y193 NULL 0
	)
	(tile 15 62 NULL_X62Y193 NULL 0
	)
	(tile 15 63 NULL_X63Y193 NULL 0
	)
	(tile 15 64 NULL_X64Y193 NULL 0
	)
	(tile 15 65 NULL_X65Y193 NULL 0
	)
	(tile 15 66 NULL_X66Y193 NULL 0
	)
	(tile 15 67 NULL_X67Y193 NULL 0
	)
	(tile 15 68 NULL_X68Y193 NULL 0
	)
	(tile 15 69 NULL_X69Y193 NULL 0
	)
	(tile 15 70 NULL_X70Y193 NULL 0
	)
	(tile 15 71 NULL_X71Y193 NULL 0
	)
	(tile 15 72 NULL_X72Y193 NULL 0
	)
	(tile 15 73 NULL_X73Y193 NULL 0
	)
	(tile 15 74 INT_INTERFACE_LTERM_X74Y193 INT_INTERFACE_LTERM 0
	)
	(tile 15 75 INT_X33Y179 INT_TERM 1
		(primitive_site TIEOFF_X45Y358 TIEOFF internal 3)
	)
	(tile 15 76 NULL_X76Y193 NULL 0
	)
	(tile 15 77 NULL_X77Y193 NULL 0
	)
	(tile 15 78 INT_X34Y179 INT 1
		(primitive_site TIEOFF_X46Y358 TIEOFF internal 3)
	)
	(tile 15 79 CLEXM_X34Y179 CLEXM 2
		(primitive_site SLICE_X56Y177 SLICEM internal 50)
		(primitive_site SLICE_X57Y177 SLICEX internal 43)
	)
	(tile 15 80 INT_X35Y179 INT 1
		(primitive_site TIEOFF_X48Y358 TIEOFF internal 3)
	)
	(tile 15 81 CLEXL_X35Y179 CLEXL 2
		(primitive_site SLICE_X58Y177 SLICEL internal 45)
		(primitive_site SLICE_X59Y177 SLICEX internal 43)
	)
	(tile 15 82 INT_X36Y179 INT 1
		(primitive_site TIEOFF_X50Y358 TIEOFF internal 3)
	)
	(tile 15 83 INT_INTERFACE_X36Y179 INT_INTERFACE 0
	)
	(tile 15 84 NULL_X84Y193 NULL 0
	)
	(tile 15 85 INT_X37Y179 INT 1
		(primitive_site TIEOFF_X51Y358 TIEOFF internal 3)
	)
	(tile 15 86 CLEXM_X37Y179 CLEXM 2
		(primitive_site SLICE_X60Y177 SLICEM internal 50)
		(primitive_site SLICE_X61Y177 SLICEX internal 43)
	)
	(tile 15 87 INT_X38Y179 INT 1
		(primitive_site TIEOFF_X53Y358 TIEOFF internal 3)
	)
	(tile 15 88 CLEXL_X38Y179 CLEXL 2
		(primitive_site SLICE_X62Y177 SLICEL internal 45)
		(primitive_site SLICE_X63Y177 SLICEX internal 43)
	)
	(tile 15 89 INT_BRAM_X39Y179 INT_BRAM 1
		(primitive_site TIEOFF_X55Y358 TIEOFF internal 3)
	)
	(tile 15 90 INT_INTERFACE_X39Y179 INT_INTERFACE 0
	)
	(tile 15 91 NULL_X91Y193 NULL 0
	)
	(tile 15 92 INT_X40Y179 INT 1
		(primitive_site TIEOFF_X56Y358 TIEOFF internal 3)
	)
	(tile 15 93 CLEXM_X40Y179 CLEXM 2
		(primitive_site SLICE_X64Y177 SLICEM internal 50)
		(primitive_site SLICE_X65Y177 SLICEX internal 43)
	)
	(tile 15 94 INT_X41Y179 INT 1
		(primitive_site TIEOFF_X58Y358 TIEOFF internal 3)
	)
	(tile 15 95 CLEXL_X41Y179 CLEXL 2
		(primitive_site SLICE_X66Y177 SLICEL internal 45)
		(primitive_site SLICE_X67Y177 SLICEX internal 43)
	)
	(tile 15 96 INT_X42Y179 INT 1
		(primitive_site TIEOFF_X60Y358 TIEOFF internal 3)
	)
	(tile 15 97 INT_INTERFACE_X42Y179 INT_INTERFACE 0
	)
	(tile 15 98 NULL_X98Y193 NULL 0
	)
	(tile 15 99 IOI_RTERM_X99Y193 IOI_RTERM 0
	)
	(tile 15 100 EMP_RIOB_X42Y179 EMP_RIOB 0
	)
	(tile 16 0 EMP_LIOB_X0Y192 EMP_LIOB 0
	)
	(tile 16 1 IOI_LTERM_X1Y192 IOI_LTERM 0
	)
	(tile 16 2 INT_X0Y178 INT 1
		(primitive_site TIEOFF_X0Y356 TIEOFF internal 3)
	)
	(tile 16 3 INT_INTERFACE_X0Y178 INT_INTERFACE 0
	)
	(tile 16 4 NULL_X4Y192 NULL 0
	)
	(tile 16 5 INT_X1Y178 INT 1
		(primitive_site TIEOFF_X2Y356 TIEOFF internal 3)
	)
	(tile 16 6 CLEXL_X1Y178 CLEXL 2
		(primitive_site SLICE_X0Y176 SLICEL internal 45)
		(primitive_site SLICE_X1Y176 SLICEX internal 43)
	)
	(tile 16 7 INT_X2Y178 INT 1
		(primitive_site TIEOFF_X4Y356 TIEOFF internal 3)
	)
	(tile 16 8 CLEXM_X2Y178 CLEXM 2
		(primitive_site SLICE_X2Y176 SLICEM internal 50)
		(primitive_site SLICE_X3Y176 SLICEX internal 43)
	)
	(tile 16 9 INT_BRAM_X3Y178 INT_BRAM 1
		(primitive_site TIEOFF_X6Y356 TIEOFF internal 3)
	)
	(tile 16 10 INT_INTERFACE_X3Y178 INT_INTERFACE 0
	)
	(tile 16 11 NULL_X11Y192 NULL 0
	)
	(tile 16 12 INT_X4Y178 INT 1
		(primitive_site TIEOFF_X7Y356 TIEOFF internal 3)
	)
	(tile 16 13 CLEXL_X4Y178 CLEXL 2
		(primitive_site SLICE_X4Y176 SLICEL internal 45)
		(primitive_site SLICE_X5Y176 SLICEX internal 43)
	)
	(tile 16 14 INT_X5Y178 INT 1
		(primitive_site TIEOFF_X9Y356 TIEOFF internal 3)
	)
	(tile 16 15 CLEXM_X5Y178 CLEXM 2
		(primitive_site SLICE_X6Y176 SLICEM internal 50)
		(primitive_site SLICE_X7Y176 SLICEX internal 43)
	)
	(tile 16 16 INT_X6Y178 INT 1
		(primitive_site TIEOFF_X11Y356 TIEOFF internal 3)
	)
	(tile 16 17 CLEXL_X6Y178 CLEXL 2
		(primitive_site SLICE_X8Y176 SLICEL internal 45)
		(primitive_site SLICE_X9Y176 SLICEX internal 43)
	)
	(tile 16 18 INT_X7Y178 INT 1
		(primitive_site TIEOFF_X13Y356 TIEOFF internal 3)
	)
	(tile 16 19 CLEXM_X7Y178 CLEXM 2
		(primitive_site SLICE_X10Y176 SLICEM internal 50)
		(primitive_site SLICE_X11Y176 SLICEX internal 43)
	)
	(tile 16 20 INT_X8Y178 INT 1
		(primitive_site TIEOFF_X15Y356 TIEOFF internal 3)
	)
	(tile 16 21 INT_INTERFACE_X8Y178 INT_INTERFACE 0
	)
	(tile 16 22 NULL_X22Y192 NULL 0
	)
	(tile 16 23 INT_X9Y178 INT 1
		(primitive_site TIEOFF_X16Y356 TIEOFF internal 3)
	)
	(tile 16 24 INT_INTERFACE_RTERM_X24Y192 INT_INTERFACE_RTERM 0
	)
	(tile 16 25 NULL_X25Y192 NULL 0
	)
	(tile 16 26 NULL_X26Y192 NULL 0
	)
	(tile 16 27 NULL_X27Y192 NULL 0
	)
	(tile 16 28 NULL_X28Y192 NULL 0
	)
	(tile 16 29 NULL_X29Y192 NULL 0
	)
	(tile 16 30 NULL_X30Y192 NULL 0
	)
	(tile 16 31 NULL_X31Y192 NULL 0
	)
	(tile 16 32 NULL_X32Y192 NULL 0
	)
	(tile 16 33 NULL_X33Y192 NULL 0
	)
	(tile 16 34 NULL_X34Y192 NULL 0
	)
	(tile 16 35 NULL_X35Y192 NULL 0
	)
	(tile 16 36 NULL_X36Y192 NULL 0
	)
	(tile 16 37 NULL_X37Y192 NULL 0
	)
	(tile 16 38 NULL_X38Y192 NULL 0
	)
	(tile 16 39 INT_INTERFACE_LTERM_X39Y192 INT_INTERFACE_LTERM 0
	)
	(tile 16 40 INT_X17Y178 INT_TERM 1
		(primitive_site TIEOFF_X24Y356 TIEOFF internal 3)
	)
	(tile 16 41 NULL_X41Y192 NULL 0
	)
	(tile 16 42 INT_X18Y178 INT 1
		(primitive_site TIEOFF_X25Y356 TIEOFF internal 3)
	)
	(tile 16 43 CLEXL_X18Y178 CLEXL 2
		(primitive_site SLICE_X28Y176 SLICEL internal 45)
		(primitive_site SLICE_X29Y176 SLICEX internal 43)
	)
	(tile 16 44 INT_X19Y178 INT 1
		(primitive_site TIEOFF_X26Y356 TIEOFF internal 3)
	)
	(tile 16 45 CLEXM_X19Y178 CLEXM 2
		(primitive_site SLICE_X30Y176 SLICEM internal 50)
		(primitive_site SLICE_X31Y176 SLICEX internal 43)
	)
	(tile 16 46 INT_X20Y178 INT 1
		(primitive_site TIEOFF_X28Y356 TIEOFF internal 3)
	)
	(tile 16 47 CLEXL_X20Y178 CLEXL 2
		(primitive_site SLICE_X32Y176 SLICEL internal 45)
		(primitive_site SLICE_X33Y176 SLICEX internal 43)
	)
	(tile 16 48 NULL_X48Y192 NULL 0
	)
	(tile 16 49 REG_V_X20Y178 REG_V 0
	)
	(tile 16 50 INT_X21Y178 INT 1
		(primitive_site TIEOFF_X31Y356 TIEOFF internal 3)
	)
	(tile 16 51 CLEXM_X21Y178 CLEXM 2
		(primitive_site SLICE_X34Y176 SLICEM internal 50)
		(primitive_site SLICE_X35Y176 SLICEX internal 43)
	)
	(tile 16 52 INT_X22Y178 INT 1
		(primitive_site TIEOFF_X33Y356 TIEOFF internal 3)
	)
	(tile 16 53 CLEXL_X22Y178 CLEXL 2
		(primitive_site SLICE_X36Y176 SLICEL internal 45)
		(primitive_site SLICE_X37Y176 SLICEX internal 43)
	)
	(tile 16 54 INT_X23Y178 INT 1
		(primitive_site TIEOFF_X35Y356 TIEOFF internal 3)
	)
	(tile 16 55 CLEXM_X23Y178 CLEXM 2
		(primitive_site SLICE_X38Y176 SLICEM internal 50)
		(primitive_site SLICE_X39Y176 SLICEX internal 43)
	)
	(tile 16 56 INT_X24Y178 INT 1
		(primitive_site TIEOFF_X36Y356 TIEOFF internal 3)
	)
	(tile 16 57 INT_INTERFACE_RTERM_X57Y192 INT_INTERFACE_RTERM 0
	)
	(tile 16 58 NULL_X58Y192 NULL 0
	)
	(tile 16 59 NULL_X59Y192 NULL 0
	)
	(tile 16 60 NULL_X60Y192 NULL 0
	)
	(tile 16 61 NULL_X61Y192 NULL 0
	)
	(tile 16 62 NULL_X62Y192 NULL 0
	)
	(tile 16 63 NULL_X63Y192 NULL 0
	)
	(tile 16 64 NULL_X64Y192 NULL 0
	)
	(tile 16 65 NULL_X65Y192 NULL 0
	)
	(tile 16 66 NULL_X66Y192 NULL 0
	)
	(tile 16 67 NULL_X67Y192 NULL 0
	)
	(tile 16 68 NULL_X68Y192 NULL 0
	)
	(tile 16 69 NULL_X69Y192 NULL 0
	)
	(tile 16 70 NULL_X70Y192 NULL 0
	)
	(tile 16 71 NULL_X71Y192 NULL 0
	)
	(tile 16 72 NULL_X72Y192 NULL 0
	)
	(tile 16 73 NULL_X73Y192 NULL 0
	)
	(tile 16 74 INT_INTERFACE_LTERM_X74Y192 INT_INTERFACE_LTERM 0
	)
	(tile 16 75 INT_X33Y178 INT_TERM 1
		(primitive_site TIEOFF_X45Y356 TIEOFF internal 3)
	)
	(tile 16 76 NULL_X76Y192 NULL 0
	)
	(tile 16 77 NULL_X77Y192 NULL 0
	)
	(tile 16 78 INT_X34Y178 INT 1
		(primitive_site TIEOFF_X46Y356 TIEOFF internal 3)
	)
	(tile 16 79 CLEXM_X34Y178 CLEXM 2
		(primitive_site SLICE_X56Y176 SLICEM internal 50)
		(primitive_site SLICE_X57Y176 SLICEX internal 43)
	)
	(tile 16 80 INT_X35Y178 INT 1
		(primitive_site TIEOFF_X48Y356 TIEOFF internal 3)
	)
	(tile 16 81 CLEXL_X35Y178 CLEXL 2
		(primitive_site SLICE_X58Y176 SLICEL internal 45)
		(primitive_site SLICE_X59Y176 SLICEX internal 43)
	)
	(tile 16 82 INT_X36Y178 INT 1
		(primitive_site TIEOFF_X50Y356 TIEOFF internal 3)
	)
	(tile 16 83 INT_INTERFACE_X36Y178 INT_INTERFACE 0
	)
	(tile 16 84 NULL_X84Y192 NULL 0
	)
	(tile 16 85 INT_X37Y178 INT 1
		(primitive_site TIEOFF_X51Y356 TIEOFF internal 3)
	)
	(tile 16 86 CLEXM_X37Y178 CLEXM 2
		(primitive_site SLICE_X60Y176 SLICEM internal 50)
		(primitive_site SLICE_X61Y176 SLICEX internal 43)
	)
	(tile 16 87 INT_X38Y178 INT 1
		(primitive_site TIEOFF_X53Y356 TIEOFF internal 3)
	)
	(tile 16 88 CLEXL_X38Y178 CLEXL 2
		(primitive_site SLICE_X62Y176 SLICEL internal 45)
		(primitive_site SLICE_X63Y176 SLICEX internal 43)
	)
	(tile 16 89 INT_BRAM_X39Y178 INT_BRAM 1
		(primitive_site TIEOFF_X55Y356 TIEOFF internal 3)
	)
	(tile 16 90 INT_INTERFACE_X39Y178 INT_INTERFACE 0
	)
	(tile 16 91 NULL_X91Y192 NULL 0
	)
	(tile 16 92 INT_X40Y178 INT 1
		(primitive_site TIEOFF_X56Y356 TIEOFF internal 3)
	)
	(tile 16 93 CLEXM_X40Y178 CLEXM 2
		(primitive_site SLICE_X64Y176 SLICEM internal 50)
		(primitive_site SLICE_X65Y176 SLICEX internal 43)
	)
	(tile 16 94 INT_X41Y178 INT 1
		(primitive_site TIEOFF_X58Y356 TIEOFF internal 3)
	)
	(tile 16 95 CLEXL_X41Y178 CLEXL 2
		(primitive_site SLICE_X66Y176 SLICEL internal 45)
		(primitive_site SLICE_X67Y176 SLICEX internal 43)
	)
	(tile 16 96 INT_X42Y178 INT 1
		(primitive_site TIEOFF_X60Y356 TIEOFF internal 3)
	)
	(tile 16 97 INT_INTERFACE_X42Y178 INT_INTERFACE 0
	)
	(tile 16 98 NULL_X98Y192 NULL 0
	)
	(tile 16 99 IOI_RTERM_X99Y192 IOI_RTERM 0
	)
	(tile 16 100 EMP_RIOB_X42Y178 EMP_RIOB 0
	)
	(tile 17 0 EMP_LIOB_X0Y191 EMP_LIOB 0
	)
	(tile 17 1 IOI_LTERM_X1Y191 IOI_LTERM 0
	)
	(tile 17 2 INT_X0Y177 INT 1
		(primitive_site TIEOFF_X0Y354 TIEOFF internal 3)
	)
	(tile 17 3 INT_INTERFACE_X0Y177 INT_INTERFACE 0
	)
	(tile 17 4 NULL_X4Y191 NULL 0
	)
	(tile 17 5 INT_X1Y177 INT 1
		(primitive_site TIEOFF_X2Y354 TIEOFF internal 3)
	)
	(tile 17 6 CLEXL_X1Y177 CLEXL 2
		(primitive_site SLICE_X0Y175 SLICEL internal 45)
		(primitive_site SLICE_X1Y175 SLICEX internal 43)
	)
	(tile 17 7 INT_X2Y177 INT 1
		(primitive_site TIEOFF_X4Y354 TIEOFF internal 3)
	)
	(tile 17 8 CLEXM_X2Y177 CLEXM 2
		(primitive_site SLICE_X2Y175 SLICEM internal 50)
		(primitive_site SLICE_X3Y175 SLICEX internal 43)
	)
	(tile 17 9 INT_BRAM_X3Y177 INT_BRAM 1
		(primitive_site TIEOFF_X6Y354 TIEOFF internal 3)
	)
	(tile 17 10 INT_INTERFACE_X3Y177 INT_INTERFACE 0
	)
	(tile 17 11 NULL_X11Y191 NULL 0
	)
	(tile 17 12 INT_X4Y177 INT 1
		(primitive_site TIEOFF_X7Y354 TIEOFF internal 3)
	)
	(tile 17 13 CLEXL_X4Y177 CLEXL 2
		(primitive_site SLICE_X4Y175 SLICEL internal 45)
		(primitive_site SLICE_X5Y175 SLICEX internal 43)
	)
	(tile 17 14 INT_X5Y177 INT 1
		(primitive_site TIEOFF_X9Y354 TIEOFF internal 3)
	)
	(tile 17 15 CLEXM_X5Y177 CLEXM 2
		(primitive_site SLICE_X6Y175 SLICEM internal 50)
		(primitive_site SLICE_X7Y175 SLICEX internal 43)
	)
	(tile 17 16 INT_X6Y177 INT 1
		(primitive_site TIEOFF_X11Y354 TIEOFF internal 3)
	)
	(tile 17 17 CLEXL_X6Y177 CLEXL 2
		(primitive_site SLICE_X8Y175 SLICEL internal 45)
		(primitive_site SLICE_X9Y175 SLICEX internal 43)
	)
	(tile 17 18 INT_X7Y177 INT 1
		(primitive_site TIEOFF_X13Y354 TIEOFF internal 3)
	)
	(tile 17 19 CLEXM_X7Y177 CLEXM 2
		(primitive_site SLICE_X10Y175 SLICEM internal 50)
		(primitive_site SLICE_X11Y175 SLICEX internal 43)
	)
	(tile 17 20 INT_X8Y177 INT 1
		(primitive_site TIEOFF_X15Y354 TIEOFF internal 3)
	)
	(tile 17 21 INT_INTERFACE_X8Y177 INT_INTERFACE 0
	)
	(tile 17 22 NULL_X22Y191 NULL 0
	)
	(tile 17 23 INT_X9Y177 INT 1
		(primitive_site TIEOFF_X16Y354 TIEOFF internal 3)
	)
	(tile 17 24 INT_INTERFACE_RTERM_X24Y191 INT_INTERFACE_RTERM 0
	)
	(tile 17 25 NULL_X25Y191 NULL 0
	)
	(tile 17 26 NULL_X26Y191 NULL 0
	)
	(tile 17 27 NULL_X27Y191 NULL 0
	)
	(tile 17 28 NULL_X28Y191 NULL 0
	)
	(tile 17 29 NULL_X29Y191 NULL 0
	)
	(tile 17 30 NULL_X30Y191 NULL 0
	)
	(tile 17 31 NULL_X31Y191 NULL 0
	)
	(tile 17 32 NULL_X32Y191 NULL 0
	)
	(tile 17 33 NULL_X33Y191 NULL 0
	)
	(tile 17 34 NULL_X34Y191 NULL 0
	)
	(tile 17 35 NULL_X35Y191 NULL 0
	)
	(tile 17 36 NULL_X36Y191 NULL 0
	)
	(tile 17 37 NULL_X37Y191 NULL 0
	)
	(tile 17 38 NULL_X38Y191 NULL 0
	)
	(tile 17 39 INT_INTERFACE_LTERM_X39Y191 INT_INTERFACE_LTERM 0
	)
	(tile 17 40 INT_X17Y177 INT_TERM 1
		(primitive_site TIEOFF_X24Y354 TIEOFF internal 3)
	)
	(tile 17 41 NULL_X41Y191 NULL 0
	)
	(tile 17 42 INT_X18Y177 INT 1
		(primitive_site TIEOFF_X25Y354 TIEOFF internal 3)
	)
	(tile 17 43 CLEXL_X18Y177 CLEXL 2
		(primitive_site SLICE_X28Y175 SLICEL internal 45)
		(primitive_site SLICE_X29Y175 SLICEX internal 43)
	)
	(tile 17 44 INT_X19Y177 INT 1
		(primitive_site TIEOFF_X26Y354 TIEOFF internal 3)
	)
	(tile 17 45 CLEXM_X19Y177 CLEXM 2
		(primitive_site SLICE_X30Y175 SLICEM internal 50)
		(primitive_site SLICE_X31Y175 SLICEX internal 43)
	)
	(tile 17 46 INT_X20Y177 INT 1
		(primitive_site TIEOFF_X28Y354 TIEOFF internal 3)
	)
	(tile 17 47 CLEXL_X20Y177 CLEXL 2
		(primitive_site SLICE_X32Y175 SLICEL internal 45)
		(primitive_site SLICE_X33Y175 SLICEX internal 43)
	)
	(tile 17 48 NULL_X48Y191 NULL 0
	)
	(tile 17 49 REG_V_X20Y177 REG_V 0
	)
	(tile 17 50 INT_X21Y177 INT 1
		(primitive_site TIEOFF_X31Y354 TIEOFF internal 3)
	)
	(tile 17 51 CLEXM_X21Y177 CLEXM 2
		(primitive_site SLICE_X34Y175 SLICEM internal 50)
		(primitive_site SLICE_X35Y175 SLICEX internal 43)
	)
	(tile 17 52 INT_X22Y177 INT 1
		(primitive_site TIEOFF_X33Y354 TIEOFF internal 3)
	)
	(tile 17 53 CLEXL_X22Y177 CLEXL 2
		(primitive_site SLICE_X36Y175 SLICEL internal 45)
		(primitive_site SLICE_X37Y175 SLICEX internal 43)
	)
	(tile 17 54 INT_X23Y177 INT 1
		(primitive_site TIEOFF_X35Y354 TIEOFF internal 3)
	)
	(tile 17 55 CLEXM_X23Y177 CLEXM 2
		(primitive_site SLICE_X38Y175 SLICEM internal 50)
		(primitive_site SLICE_X39Y175 SLICEX internal 43)
	)
	(tile 17 56 INT_X24Y177 INT 1
		(primitive_site TIEOFF_X36Y354 TIEOFF internal 3)
	)
	(tile 17 57 INT_INTERFACE_RTERM_X57Y191 INT_INTERFACE_RTERM 0
	)
	(tile 17 58 NULL_X58Y191 NULL 0
	)
	(tile 17 59 NULL_X59Y191 NULL 0
	)
	(tile 17 60 NULL_X60Y191 NULL 0
	)
	(tile 17 61 NULL_X61Y191 NULL 0
	)
	(tile 17 62 NULL_X62Y191 NULL 0
	)
	(tile 17 63 NULL_X63Y191 NULL 0
	)
	(tile 17 64 NULL_X64Y191 NULL 0
	)
	(tile 17 65 NULL_X65Y191 NULL 0
	)
	(tile 17 66 NULL_X66Y191 NULL 0
	)
	(tile 17 67 NULL_X67Y191 NULL 0
	)
	(tile 17 68 NULL_X68Y191 NULL 0
	)
	(tile 17 69 NULL_X69Y191 NULL 0
	)
	(tile 17 70 NULL_X70Y191 NULL 0
	)
	(tile 17 71 NULL_X71Y191 NULL 0
	)
	(tile 17 72 NULL_X72Y191 NULL 0
	)
	(tile 17 73 NULL_X73Y191 NULL 0
	)
	(tile 17 74 INT_INTERFACE_LTERM_X74Y191 INT_INTERFACE_LTERM 0
	)
	(tile 17 75 INT_X33Y177 INT_TERM 1
		(primitive_site TIEOFF_X45Y354 TIEOFF internal 3)
	)
	(tile 17 76 NULL_X76Y191 NULL 0
	)
	(tile 17 77 NULL_X77Y191 NULL 0
	)
	(tile 17 78 INT_X34Y177 INT 1
		(primitive_site TIEOFF_X46Y354 TIEOFF internal 3)
	)
	(tile 17 79 CLEXM_X34Y177 CLEXM 2
		(primitive_site SLICE_X56Y175 SLICEM internal 50)
		(primitive_site SLICE_X57Y175 SLICEX internal 43)
	)
	(tile 17 80 INT_X35Y177 INT 1
		(primitive_site TIEOFF_X48Y354 TIEOFF internal 3)
	)
	(tile 17 81 CLEXL_X35Y177 CLEXL 2
		(primitive_site SLICE_X58Y175 SLICEL internal 45)
		(primitive_site SLICE_X59Y175 SLICEX internal 43)
	)
	(tile 17 82 INT_X36Y177 INT 1
		(primitive_site TIEOFF_X50Y354 TIEOFF internal 3)
	)
	(tile 17 83 INT_INTERFACE_X36Y177 INT_INTERFACE 0
	)
	(tile 17 84 NULL_X84Y191 NULL 0
	)
	(tile 17 85 INT_X37Y177 INT 1
		(primitive_site TIEOFF_X51Y354 TIEOFF internal 3)
	)
	(tile 17 86 CLEXM_X37Y177 CLEXM 2
		(primitive_site SLICE_X60Y175 SLICEM internal 50)
		(primitive_site SLICE_X61Y175 SLICEX internal 43)
	)
	(tile 17 87 INT_X38Y177 INT 1
		(primitive_site TIEOFF_X53Y354 TIEOFF internal 3)
	)
	(tile 17 88 CLEXL_X38Y177 CLEXL 2
		(primitive_site SLICE_X62Y175 SLICEL internal 45)
		(primitive_site SLICE_X63Y175 SLICEX internal 43)
	)
	(tile 17 89 INT_BRAM_X39Y177 INT_BRAM 1
		(primitive_site TIEOFF_X55Y354 TIEOFF internal 3)
	)
	(tile 17 90 INT_INTERFACE_X39Y177 INT_INTERFACE 0
	)
	(tile 17 91 NULL_X91Y191 NULL 0
	)
	(tile 17 92 INT_X40Y177 INT 1
		(primitive_site TIEOFF_X56Y354 TIEOFF internal 3)
	)
	(tile 17 93 CLEXM_X40Y177 CLEXM 2
		(primitive_site SLICE_X64Y175 SLICEM internal 50)
		(primitive_site SLICE_X65Y175 SLICEX internal 43)
	)
	(tile 17 94 INT_X41Y177 INT 1
		(primitive_site TIEOFF_X58Y354 TIEOFF internal 3)
	)
	(tile 17 95 CLEXL_X41Y177 CLEXL 2
		(primitive_site SLICE_X66Y175 SLICEL internal 45)
		(primitive_site SLICE_X67Y175 SLICEX internal 43)
	)
	(tile 17 96 INT_X42Y177 INT 1
		(primitive_site TIEOFF_X60Y354 TIEOFF internal 3)
	)
	(tile 17 97 INT_INTERFACE_X42Y177 INT_INTERFACE 0
	)
	(tile 17 98 NULL_X98Y191 NULL 0
	)
	(tile 17 99 IOI_RTERM_X99Y191 IOI_RTERM 0
	)
	(tile 17 100 EMP_RIOB_X42Y177 EMP_RIOB 0
	)
	(tile 18 0 EMP_LIOB_X0Y190 EMP_LIOB 0
	)
	(tile 18 1 IOI_LTERM_X1Y190 IOI_LTERM 0
	)
	(tile 18 2 INT_X0Y176 INT_BRK 1
		(primitive_site TIEOFF_X0Y352 TIEOFF internal 3)
	)
	(tile 18 3 INT_INTERFACE_CARRY_X0Y176 INT_INTERFACE_CARRY 0
	)
	(tile 18 4 NULL_X4Y190 NULL 0
	)
	(tile 18 5 INT_X1Y176 INT_BRK 1
		(primitive_site TIEOFF_X2Y352 TIEOFF internal 3)
	)
	(tile 18 6 CLEXL_X1Y176 CLEXL 2
		(primitive_site SLICE_X0Y174 SLICEL internal 45)
		(primitive_site SLICE_X1Y174 SLICEX internal 43)
	)
	(tile 18 7 INT_X2Y176 INT_BRK 1
		(primitive_site TIEOFF_X4Y352 TIEOFF internal 3)
	)
	(tile 18 8 CLEXM_X2Y176 CLEXM 2
		(primitive_site SLICE_X2Y174 SLICEM internal 50)
		(primitive_site SLICE_X3Y174 SLICEX internal 43)
	)
	(tile 18 9 INT_BRAM_BRK_X3Y176 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y352 TIEOFF internal 3)
	)
	(tile 18 10 INT_INTERFACE_X3Y176 INT_INTERFACE 0
	)
	(tile 18 11 BRAMSITE2_X3Y176 BRAMSITE2 3
		(primitive_site RAMB16_X0Y88 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y88 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y89 RAMB8BWER internal 110)
	)
	(tile 18 12 INT_X4Y176 INT_BRK 1
		(primitive_site TIEOFF_X7Y352 TIEOFF internal 3)
	)
	(tile 18 13 CLEXL_X4Y176 CLEXL 2
		(primitive_site SLICE_X4Y174 SLICEL internal 45)
		(primitive_site SLICE_X5Y174 SLICEX internal 43)
	)
	(tile 18 14 INT_X5Y176 INT_BRK 1
		(primitive_site TIEOFF_X9Y352 TIEOFF internal 3)
	)
	(tile 18 15 CLEXM_X5Y176 CLEXM 2
		(primitive_site SLICE_X6Y174 SLICEM internal 50)
		(primitive_site SLICE_X7Y174 SLICEX internal 43)
	)
	(tile 18 16 INT_X6Y176 INT_BRK 1
		(primitive_site TIEOFF_X11Y352 TIEOFF internal 3)
	)
	(tile 18 17 CLEXL_X6Y176 CLEXL 2
		(primitive_site SLICE_X8Y174 SLICEL internal 45)
		(primitive_site SLICE_X9Y174 SLICEX internal 43)
	)
	(tile 18 18 INT_X7Y176 INT_BRK 1
		(primitive_site TIEOFF_X13Y352 TIEOFF internal 3)
	)
	(tile 18 19 CLEXM_X7Y176 CLEXM 2
		(primitive_site SLICE_X10Y174 SLICEM internal 50)
		(primitive_site SLICE_X11Y174 SLICEX internal 43)
	)
	(tile 18 20 INT_X8Y176 INT_BRK 1
		(primitive_site TIEOFF_X15Y352 TIEOFF internal 3)
	)
	(tile 18 21 INT_INTERFACE_X8Y176 INT_INTERFACE 0
	)
	(tile 18 22 MACCSITE2_X8Y176 MACCSITE2 1
		(primitive_site DSP48_X0Y44 DSP48A1 internal 346)
	)
	(tile 18 23 INT_X9Y176 INT_BRK 1
		(primitive_site TIEOFF_X16Y352 TIEOFF internal 3)
	)
	(tile 18 24 INT_INTERFACE_RTERM_X24Y190 INT_INTERFACE_RTERM 0
	)
	(tile 18 25 NULL_X25Y190 NULL 0
	)
	(tile 18 26 NULL_X26Y190 NULL 0
	)
	(tile 18 27 NULL_X27Y190 NULL 0
	)
	(tile 18 28 NULL_X28Y190 NULL 0
	)
	(tile 18 29 NULL_X29Y190 NULL 0
	)
	(tile 18 30 NULL_X30Y190 NULL 0
	)
	(tile 18 31 NULL_X31Y190 NULL 0
	)
	(tile 18 32 NULL_X32Y190 NULL 0
	)
	(tile 18 33 NULL_X33Y190 NULL 0
	)
	(tile 18 34 NULL_X34Y190 NULL 0
	)
	(tile 18 35 NULL_X35Y190 NULL 0
	)
	(tile 18 36 NULL_X36Y190 NULL 0
	)
	(tile 18 37 NULL_X37Y190 NULL 0
	)
	(tile 18 38 NULL_X38Y190 NULL 0
	)
	(tile 18 39 INT_INTERFACE_LTERM_X39Y190 INT_INTERFACE_LTERM 0
	)
	(tile 18 40 INT_X17Y176 INT_TERM_BRK 1
		(primitive_site TIEOFF_X24Y352 TIEOFF internal 3)
	)
	(tile 18 41 GTPDUAL_LEFT_CLB_FEEDTHRU_X17Y176 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 18 42 INT_X18Y176 INT_BRK 1
		(primitive_site TIEOFF_X25Y352 TIEOFF internal 3)
	)
	(tile 18 43 CLEXL_X18Y176 CLEXL 2
		(primitive_site SLICE_X28Y174 SLICEL internal 45)
		(primitive_site SLICE_X29Y174 SLICEX internal 43)
	)
	(tile 18 44 INT_X19Y176 INT_BRK 1
		(primitive_site TIEOFF_X26Y352 TIEOFF internal 3)
	)
	(tile 18 45 CLEXM_X19Y176 CLEXM 2
		(primitive_site SLICE_X30Y174 SLICEM internal 50)
		(primitive_site SLICE_X31Y174 SLICEX internal 43)
	)
	(tile 18 46 INT_X20Y176 INT_BRK 1
		(primitive_site TIEOFF_X28Y352 TIEOFF internal 3)
	)
	(tile 18 47 CLEXL_X20Y176 CLEXL 2
		(primitive_site SLICE_X32Y174 SLICEL internal 45)
		(primitive_site SLICE_X33Y174 SLICEX internal 43)
	)
	(tile 18 48 NULL_X48Y190 NULL 0
	)
	(tile 18 49 REG_V_BRK_X20Y176 REG_V_BRK 0
	)
	(tile 18 50 INT_X21Y176 INT_BRK 1
		(primitive_site TIEOFF_X31Y352 TIEOFF internal 3)
	)
	(tile 18 51 CLEXM_X21Y176 CLEXM 2
		(primitive_site SLICE_X34Y174 SLICEM internal 50)
		(primitive_site SLICE_X35Y174 SLICEX internal 43)
	)
	(tile 18 52 INT_X22Y176 INT_BRK 1
		(primitive_site TIEOFF_X33Y352 TIEOFF internal 3)
	)
	(tile 18 53 CLEXL_X22Y176 CLEXL 2
		(primitive_site SLICE_X36Y174 SLICEL internal 45)
		(primitive_site SLICE_X37Y174 SLICEX internal 43)
	)
	(tile 18 54 INT_X23Y176 INT_BRK 1
		(primitive_site TIEOFF_X35Y352 TIEOFF internal 3)
	)
	(tile 18 55 CLEXM_X23Y176 CLEXM 2
		(primitive_site SLICE_X38Y174 SLICEM internal 50)
		(primitive_site SLICE_X39Y174 SLICEX internal 43)
	)
	(tile 18 56 INT_X24Y176 INT_BRK 1
		(primitive_site TIEOFF_X36Y352 TIEOFF internal 3)
	)
	(tile 18 57 INT_INTERFACE_RTERM_X57Y190 INT_INTERFACE_RTERM 0
	)
	(tile 18 58 NULL_X58Y190 NULL 0
	)
	(tile 18 59 NULL_X59Y190 NULL 0
	)
	(tile 18 60 NULL_X60Y190 NULL 0
	)
	(tile 18 61 NULL_X61Y190 NULL 0
	)
	(tile 18 62 NULL_X62Y190 NULL 0
	)
	(tile 18 63 NULL_X63Y190 NULL 0
	)
	(tile 18 64 NULL_X64Y190 NULL 0
	)
	(tile 18 65 NULL_X65Y190 NULL 0
	)
	(tile 18 66 NULL_X66Y190 NULL 0
	)
	(tile 18 67 NULL_X67Y190 NULL 0
	)
	(tile 18 68 NULL_X68Y190 NULL 0
	)
	(tile 18 69 NULL_X69Y190 NULL 0
	)
	(tile 18 70 NULL_X70Y190 NULL 0
	)
	(tile 18 71 NULL_X71Y190 NULL 0
	)
	(tile 18 72 NULL_X72Y190 NULL 0
	)
	(tile 18 73 NULL_X73Y190 NULL 0
	)
	(tile 18 74 INT_INTERFACE_LTERM_X74Y190 INT_INTERFACE_LTERM 0
	)
	(tile 18 75 INT_X33Y176 INT_TERM_BRK 1
		(primitive_site TIEOFF_X45Y352 TIEOFF internal 3)
	)
	(tile 18 76 GTPDUAL_LEFT_CLB_FEEDTHRU_X33Y176 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 18 77 NULL_X77Y190 NULL 0
	)
	(tile 18 78 INT_X34Y176 INT_BRK 1
		(primitive_site TIEOFF_X46Y352 TIEOFF internal 3)
	)
	(tile 18 79 CLEXM_X34Y176 CLEXM 2
		(primitive_site SLICE_X56Y174 SLICEM internal 50)
		(primitive_site SLICE_X57Y174 SLICEX internal 43)
	)
	(tile 18 80 INT_X35Y176 INT_BRK 1
		(primitive_site TIEOFF_X48Y352 TIEOFF internal 3)
	)
	(tile 18 81 CLEXL_X35Y176 CLEXL 2
		(primitive_site SLICE_X58Y174 SLICEL internal 45)
		(primitive_site SLICE_X59Y174 SLICEX internal 43)
	)
	(tile 18 82 INT_X36Y176 INT_BRK 1
		(primitive_site TIEOFF_X50Y352 TIEOFF internal 3)
	)
	(tile 18 83 INT_INTERFACE_X36Y176 INT_INTERFACE 0
	)
	(tile 18 84 MACCSITE2_X36Y176 MACCSITE2 1
		(primitive_site DSP48_X2Y44 DSP48A1 internal 346)
	)
	(tile 18 85 INT_X37Y176 INT_BRK 1
		(primitive_site TIEOFF_X51Y352 TIEOFF internal 3)
	)
	(tile 18 86 CLEXM_X37Y176 CLEXM 2
		(primitive_site SLICE_X60Y174 SLICEM internal 50)
		(primitive_site SLICE_X61Y174 SLICEX internal 43)
	)
	(tile 18 87 INT_X38Y176 INT_BRK 1
		(primitive_site TIEOFF_X53Y352 TIEOFF internal 3)
	)
	(tile 18 88 CLEXL_X38Y176 CLEXL 2
		(primitive_site SLICE_X62Y174 SLICEL internal 45)
		(primitive_site SLICE_X63Y174 SLICEX internal 43)
	)
	(tile 18 89 INT_BRAM_BRK_X39Y176 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y352 TIEOFF internal 3)
	)
	(tile 18 90 INT_INTERFACE_X39Y176 INT_INTERFACE 0
	)
	(tile 18 91 BRAMSITE2_X39Y176 BRAMSITE2 3
		(primitive_site RAMB16_X3Y88 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y88 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y89 RAMB8BWER internal 110)
	)
	(tile 18 92 INT_X40Y176 INT_BRK 1
		(primitive_site TIEOFF_X56Y352 TIEOFF internal 3)
	)
	(tile 18 93 CLEXM_X40Y176 CLEXM 2
		(primitive_site SLICE_X64Y174 SLICEM internal 50)
		(primitive_site SLICE_X65Y174 SLICEX internal 43)
	)
	(tile 18 94 INT_X41Y176 INT_BRK 1
		(primitive_site TIEOFF_X58Y352 TIEOFF internal 3)
	)
	(tile 18 95 CLEXL_X41Y176 CLEXL 2
		(primitive_site SLICE_X66Y174 SLICEL internal 45)
		(primitive_site SLICE_X67Y174 SLICEX internal 43)
	)
	(tile 18 96 INT_X42Y176 INT_BRK 1
		(primitive_site TIEOFF_X60Y352 TIEOFF internal 3)
	)
	(tile 18 97 INT_INTERFACE_CARRY_X42Y176 INT_INTERFACE_CARRY 0
	)
	(tile 18 98 NULL_X98Y190 NULL 0
	)
	(tile 18 99 IOI_RTERM_X99Y190 IOI_RTERM 0
	)
	(tile 18 100 EMP_RIOB_X42Y176 EMP_RIOB 0
	)
	(tile 19 0 EMP_LIOB_X0Y189 EMP_LIOB 0
	)
	(tile 19 1 IOI_LTERM_X1Y189 IOI_LTERM 0
	)
	(tile 19 2 INT_X0Y175 INT 1
		(primitive_site TIEOFF_X0Y350 TIEOFF internal 3)
	)
	(tile 19 3 INT_INTERFACE_X0Y175 INT_INTERFACE 0
	)
	(tile 19 4 NULL_X4Y189 NULL 0
	)
	(tile 19 5 INT_X1Y175 INT 1
		(primitive_site TIEOFF_X2Y350 TIEOFF internal 3)
	)
	(tile 19 6 CLEXL_X1Y175 CLEXL 2
		(primitive_site SLICE_X0Y173 SLICEL internal 45)
		(primitive_site SLICE_X1Y173 SLICEX internal 43)
	)
	(tile 19 7 INT_X2Y175 INT 1
		(primitive_site TIEOFF_X4Y350 TIEOFF internal 3)
	)
	(tile 19 8 CLEXM_X2Y175 CLEXM 2
		(primitive_site SLICE_X2Y173 SLICEM internal 50)
		(primitive_site SLICE_X3Y173 SLICEX internal 43)
	)
	(tile 19 9 INT_BRAM_X3Y175 INT_BRAM 1
		(primitive_site TIEOFF_X6Y350 TIEOFF internal 3)
	)
	(tile 19 10 INT_INTERFACE_X3Y175 INT_INTERFACE 0
	)
	(tile 19 11 NULL_X11Y189 NULL 0
	)
	(tile 19 12 INT_X4Y175 INT 1
		(primitive_site TIEOFF_X7Y350 TIEOFF internal 3)
	)
	(tile 19 13 CLEXL_X4Y175 CLEXL 2
		(primitive_site SLICE_X4Y173 SLICEL internal 45)
		(primitive_site SLICE_X5Y173 SLICEX internal 43)
	)
	(tile 19 14 INT_X5Y175 INT 1
		(primitive_site TIEOFF_X9Y350 TIEOFF internal 3)
	)
	(tile 19 15 CLEXM_X5Y175 CLEXM 2
		(primitive_site SLICE_X6Y173 SLICEM internal 50)
		(primitive_site SLICE_X7Y173 SLICEX internal 43)
	)
	(tile 19 16 INT_X6Y175 INT 1
		(primitive_site TIEOFF_X11Y350 TIEOFF internal 3)
	)
	(tile 19 17 CLEXL_X6Y175 CLEXL 2
		(primitive_site SLICE_X8Y173 SLICEL internal 45)
		(primitive_site SLICE_X9Y173 SLICEX internal 43)
	)
	(tile 19 18 INT_X7Y175 INT 1
		(primitive_site TIEOFF_X13Y350 TIEOFF internal 3)
	)
	(tile 19 19 CLEXM_X7Y175 CLEXM 2
		(primitive_site SLICE_X10Y173 SLICEM internal 50)
		(primitive_site SLICE_X11Y173 SLICEX internal 43)
	)
	(tile 19 20 INT_X8Y175 INT 1
		(primitive_site TIEOFF_X15Y350 TIEOFF internal 3)
	)
	(tile 19 21 INT_INTERFACE_X8Y175 INT_INTERFACE 0
	)
	(tile 19 22 NULL_X22Y189 NULL 0
	)
	(tile 19 23 INT_X9Y175 INT 1
		(primitive_site TIEOFF_X16Y350 TIEOFF internal 3)
	)
	(tile 19 24 CLEXL_X9Y175 CLEXL 2
		(primitive_site SLICE_X12Y173 SLICEL internal 45)
		(primitive_site SLICE_X13Y173 SLICEX internal 43)
	)
	(tile 19 25 INT_X10Y175 INT 1
		(primitive_site TIEOFF_X17Y350 TIEOFF internal 3)
	)
	(tile 19 26 CLEXM_X10Y175 CLEXM 2
		(primitive_site SLICE_X14Y173 SLICEM internal 50)
		(primitive_site SLICE_X15Y173 SLICEX internal 43)
	)
	(tile 19 27 INT_X11Y175 INT 1
		(primitive_site TIEOFF_X18Y350 TIEOFF internal 3)
	)
	(tile 19 28 CLEXL_X11Y175 CLEXL 2
		(primitive_site SLICE_X16Y173 SLICEL internal 45)
		(primitive_site SLICE_X17Y173 SLICEX internal 43)
	)
	(tile 19 29 INT_X12Y175 INT 1
		(primitive_site TIEOFF_X19Y350 TIEOFF internal 3)
	)
	(tile 19 30 INT_INTERFACE_RTERM_X30Y189 INT_INTERFACE_RTERM 0
	)
	(tile 19 31 NULL_X31Y189 NULL 0
	)
	(tile 19 32 NULL_X32Y189 NULL 0
	)
	(tile 19 33 NULL_X33Y189 NULL 0
	)
	(tile 19 34 NULL_X34Y189 NULL 0
	)
	(tile 19 35 NULL_X35Y189 NULL 0
	)
	(tile 19 36 NULL_X36Y189 NULL 0
	)
	(tile 19 37 INT_INTERFACE_LTERM_X37Y189 INT_INTERFACE_LTERM 0
	)
	(tile 19 38 INT_X16Y175 INT_TERM 1
		(primitive_site TIEOFF_X23Y350 TIEOFF internal 3)
	)
	(tile 19 39 NULL_X39Y189 NULL 0
	)
	(tile 19 40 INT_X17Y175 INT 1
		(primitive_site TIEOFF_X24Y350 TIEOFF internal 3)
	)
	(tile 19 41 CLEXM_X17Y175 CLEXM 2
		(primitive_site SLICE_X26Y173 SLICEM internal 50)
		(primitive_site SLICE_X27Y173 SLICEX internal 43)
	)
	(tile 19 42 INT_X18Y175 INT 1
		(primitive_site TIEOFF_X25Y350 TIEOFF internal 3)
	)
	(tile 19 43 CLEXL_X18Y175 CLEXL 2
		(primitive_site SLICE_X28Y173 SLICEL internal 45)
		(primitive_site SLICE_X29Y173 SLICEX internal 43)
	)
	(tile 19 44 INT_X19Y175 INT 1
		(primitive_site TIEOFF_X26Y350 TIEOFF internal 3)
	)
	(tile 19 45 CLEXM_X19Y175 CLEXM 2
		(primitive_site SLICE_X30Y173 SLICEM internal 50)
		(primitive_site SLICE_X31Y173 SLICEX internal 43)
	)
	(tile 19 46 INT_X20Y175 INT 1
		(primitive_site TIEOFF_X28Y350 TIEOFF internal 3)
	)
	(tile 19 47 CLEXL_X20Y175 CLEXL 2
		(primitive_site SLICE_X32Y173 SLICEL internal 45)
		(primitive_site SLICE_X33Y173 SLICEX internal 43)
	)
	(tile 19 48 NULL_X48Y189 NULL 0
	)
	(tile 19 49 REG_V_X20Y175 REG_V 0
	)
	(tile 19 50 INT_X21Y175 INT 1
		(primitive_site TIEOFF_X31Y350 TIEOFF internal 3)
	)
	(tile 19 51 CLEXM_X21Y175 CLEXM 2
		(primitive_site SLICE_X34Y173 SLICEM internal 50)
		(primitive_site SLICE_X35Y173 SLICEX internal 43)
	)
	(tile 19 52 INT_X22Y175 INT 1
		(primitive_site TIEOFF_X33Y350 TIEOFF internal 3)
	)
	(tile 19 53 CLEXL_X22Y175 CLEXL 2
		(primitive_site SLICE_X36Y173 SLICEL internal 45)
		(primitive_site SLICE_X37Y173 SLICEX internal 43)
	)
	(tile 19 54 INT_X23Y175 INT 1
		(primitive_site TIEOFF_X35Y350 TIEOFF internal 3)
	)
	(tile 19 55 CLEXM_X23Y175 CLEXM 2
		(primitive_site SLICE_X38Y173 SLICEM internal 50)
		(primitive_site SLICE_X39Y173 SLICEX internal 43)
	)
	(tile 19 56 INT_X24Y175 INT 1
		(primitive_site TIEOFF_X36Y350 TIEOFF internal 3)
	)
	(tile 19 57 CLEXL_X24Y175 CLEXL 2
		(primitive_site SLICE_X40Y173 SLICEL internal 45)
		(primitive_site SLICE_X41Y173 SLICEX internal 43)
	)
	(tile 19 58 INT_X25Y175 INT 1
		(primitive_site TIEOFF_X37Y350 TIEOFF internal 3)
	)
	(tile 19 59 CLEXM_X25Y175 CLEXM 2
		(primitive_site SLICE_X42Y173 SLICEM internal 50)
		(primitive_site SLICE_X43Y173 SLICEX internal 43)
	)
	(tile 19 60 INT_X26Y175 INT 1
		(primitive_site TIEOFF_X38Y350 TIEOFF internal 3)
	)
	(tile 19 61 CLEXL_X26Y175 CLEXL 2
		(primitive_site SLICE_X44Y173 SLICEL internal 45)
		(primitive_site SLICE_X45Y173 SLICEX internal 43)
	)
	(tile 19 62 INT_BRAM_X27Y175 INT_BRAM 1
		(primitive_site TIEOFF_X39Y350 TIEOFF internal 3)
	)
	(tile 19 63 INT_INTERFACE_X27Y175 INT_INTERFACE 0
	)
	(tile 19 64 NULL_X64Y189 NULL 0
	)
	(tile 19 65 INT_X28Y175 INT 1
		(primitive_site TIEOFF_X40Y350 TIEOFF internal 3)
	)
	(tile 19 66 CLEXL_X28Y175 CLEXL 2
		(primitive_site SLICE_X46Y173 SLICEL internal 45)
		(primitive_site SLICE_X47Y173 SLICEX internal 43)
	)
	(tile 19 67 INT_X29Y175 INT 1
		(primitive_site TIEOFF_X41Y350 TIEOFF internal 3)
	)
	(tile 19 68 CLEXM_X29Y175 CLEXM 2
		(primitive_site SLICE_X48Y173 SLICEM internal 50)
		(primitive_site SLICE_X49Y173 SLICEX internal 43)
	)
	(tile 19 69 INT_X30Y175 INT 1
		(primitive_site TIEOFF_X42Y350 TIEOFF internal 3)
	)
	(tile 19 70 CLEXL_X30Y175 CLEXL 2
		(primitive_site SLICE_X50Y173 SLICEL internal 45)
		(primitive_site SLICE_X51Y173 SLICEX internal 43)
	)
	(tile 19 71 INT_X31Y175 INT 1
		(primitive_site TIEOFF_X43Y350 TIEOFF internal 3)
	)
	(tile 19 72 CLEXM_X31Y175 CLEXM 2
		(primitive_site SLICE_X52Y173 SLICEM internal 50)
		(primitive_site SLICE_X53Y173 SLICEX internal 43)
	)
	(tile 19 73 INT_X32Y175 INT 1
		(primitive_site TIEOFF_X44Y350 TIEOFF internal 3)
	)
	(tile 19 74 CLEXL_X32Y175 CLEXL 2
		(primitive_site SLICE_X54Y173 SLICEL internal 45)
		(primitive_site SLICE_X55Y173 SLICEX internal 43)
	)
	(tile 19 75 INT_X33Y175 INT 1
		(primitive_site TIEOFF_X45Y350 TIEOFF internal 3)
	)
	(tile 19 76 INT_INTERFACE_X33Y175 INT_INTERFACE 0
	)
	(tile 19 77 NULL_X77Y189 NULL 0
	)
	(tile 19 78 INT_X34Y175 INT 1
		(primitive_site TIEOFF_X46Y350 TIEOFF internal 3)
	)
	(tile 19 79 CLEXM_X34Y175 CLEXM 2
		(primitive_site SLICE_X56Y173 SLICEM internal 50)
		(primitive_site SLICE_X57Y173 SLICEX internal 43)
	)
	(tile 19 80 INT_X35Y175 INT 1
		(primitive_site TIEOFF_X48Y350 TIEOFF internal 3)
	)
	(tile 19 81 CLEXL_X35Y175 CLEXL 2
		(primitive_site SLICE_X58Y173 SLICEL internal 45)
		(primitive_site SLICE_X59Y173 SLICEX internal 43)
	)
	(tile 19 82 INT_X36Y175 INT 1
		(primitive_site TIEOFF_X50Y350 TIEOFF internal 3)
	)
	(tile 19 83 INT_INTERFACE_X36Y175 INT_INTERFACE 0
	)
	(tile 19 84 NULL_X84Y189 NULL 0
	)
	(tile 19 85 INT_X37Y175 INT 1
		(primitive_site TIEOFF_X51Y350 TIEOFF internal 3)
	)
	(tile 19 86 CLEXM_X37Y175 CLEXM 2
		(primitive_site SLICE_X60Y173 SLICEM internal 50)
		(primitive_site SLICE_X61Y173 SLICEX internal 43)
	)
	(tile 19 87 INT_X38Y175 INT 1
		(primitive_site TIEOFF_X53Y350 TIEOFF internal 3)
	)
	(tile 19 88 CLEXL_X38Y175 CLEXL 2
		(primitive_site SLICE_X62Y173 SLICEL internal 45)
		(primitive_site SLICE_X63Y173 SLICEX internal 43)
	)
	(tile 19 89 INT_BRAM_X39Y175 INT_BRAM 1
		(primitive_site TIEOFF_X55Y350 TIEOFF internal 3)
	)
	(tile 19 90 INT_INTERFACE_X39Y175 INT_INTERFACE 0
	)
	(tile 19 91 NULL_X91Y189 NULL 0
	)
	(tile 19 92 INT_X40Y175 INT 1
		(primitive_site TIEOFF_X56Y350 TIEOFF internal 3)
	)
	(tile 19 93 CLEXM_X40Y175 CLEXM 2
		(primitive_site SLICE_X64Y173 SLICEM internal 50)
		(primitive_site SLICE_X65Y173 SLICEX internal 43)
	)
	(tile 19 94 INT_X41Y175 INT 1
		(primitive_site TIEOFF_X58Y350 TIEOFF internal 3)
	)
	(tile 19 95 CLEXL_X41Y175 CLEXL 2
		(primitive_site SLICE_X66Y173 SLICEL internal 45)
		(primitive_site SLICE_X67Y173 SLICEX internal 43)
	)
	(tile 19 96 INT_X42Y175 INT 1
		(primitive_site TIEOFF_X60Y350 TIEOFF internal 3)
	)
	(tile 19 97 INT_INTERFACE_X42Y175 INT_INTERFACE 0
	)
	(tile 19 98 NULL_X98Y189 NULL 0
	)
	(tile 19 99 IOI_RTERM_X99Y189 IOI_RTERM 0
	)
	(tile 19 100 EMP_RIOB_X42Y175 EMP_RIOB 0
	)
	(tile 20 0 EMP_LIOB_X0Y188 EMP_LIOB 0
	)
	(tile 20 1 IOI_LTERM_X1Y188 IOI_LTERM 0
	)
	(tile 20 2 INT_X0Y174 INT 1
		(primitive_site TIEOFF_X0Y348 TIEOFF internal 3)
	)
	(tile 20 3 INT_INTERFACE_X0Y174 INT_INTERFACE 0
	)
	(tile 20 4 MCB_L_X0Y174 MCB_L 1
		(primitive_site MCB_X0Y3 MCB internal 1226)
	)
	(tile 20 5 INT_X1Y174 INT 1
		(primitive_site TIEOFF_X2Y348 TIEOFF internal 3)
	)
	(tile 20 6 CLEXL_X1Y174 CLEXL 2
		(primitive_site SLICE_X0Y172 SLICEL internal 45)
		(primitive_site SLICE_X1Y172 SLICEX internal 43)
	)
	(tile 20 7 INT_X2Y174 INT 1
		(primitive_site TIEOFF_X4Y348 TIEOFF internal 3)
	)
	(tile 20 8 CLEXM_X2Y174 CLEXM 2
		(primitive_site SLICE_X2Y172 SLICEM internal 50)
		(primitive_site SLICE_X3Y172 SLICEX internal 43)
	)
	(tile 20 9 INT_BRAM_X3Y174 INT_BRAM 1
		(primitive_site TIEOFF_X6Y348 TIEOFF internal 3)
	)
	(tile 20 10 INT_INTERFACE_X3Y174 INT_INTERFACE 0
	)
	(tile 20 11 NULL_X11Y188 NULL 0
	)
	(tile 20 12 INT_X4Y174 INT 1
		(primitive_site TIEOFF_X7Y348 TIEOFF internal 3)
	)
	(tile 20 13 CLEXL_X4Y174 CLEXL 2
		(primitive_site SLICE_X4Y172 SLICEL internal 45)
		(primitive_site SLICE_X5Y172 SLICEX internal 43)
	)
	(tile 20 14 INT_X5Y174 INT 1
		(primitive_site TIEOFF_X9Y348 TIEOFF internal 3)
	)
	(tile 20 15 CLEXM_X5Y174 CLEXM 2
		(primitive_site SLICE_X6Y172 SLICEM internal 50)
		(primitive_site SLICE_X7Y172 SLICEX internal 43)
	)
	(tile 20 16 INT_X6Y174 INT 1
		(primitive_site TIEOFF_X11Y348 TIEOFF internal 3)
	)
	(tile 20 17 CLEXL_X6Y174 CLEXL 2
		(primitive_site SLICE_X8Y172 SLICEL internal 45)
		(primitive_site SLICE_X9Y172 SLICEX internal 43)
	)
	(tile 20 18 INT_X7Y174 INT 1
		(primitive_site TIEOFF_X13Y348 TIEOFF internal 3)
	)
	(tile 20 19 CLEXM_X7Y174 CLEXM 2
		(primitive_site SLICE_X10Y172 SLICEM internal 50)
		(primitive_site SLICE_X11Y172 SLICEX internal 43)
	)
	(tile 20 20 INT_X8Y174 INT 1
		(primitive_site TIEOFF_X15Y348 TIEOFF internal 3)
	)
	(tile 20 21 INT_INTERFACE_X8Y174 INT_INTERFACE 0
	)
	(tile 20 22 NULL_X22Y188 NULL 0
	)
	(tile 20 23 INT_X9Y174 INT 1
		(primitive_site TIEOFF_X16Y348 TIEOFF internal 3)
	)
	(tile 20 24 CLEXL_X9Y174 CLEXL 2
		(primitive_site SLICE_X12Y172 SLICEL internal 45)
		(primitive_site SLICE_X13Y172 SLICEX internal 43)
	)
	(tile 20 25 INT_X10Y174 INT 1
		(primitive_site TIEOFF_X17Y348 TIEOFF internal 3)
	)
	(tile 20 26 CLEXM_X10Y174 CLEXM 2
		(primitive_site SLICE_X14Y172 SLICEM internal 50)
		(primitive_site SLICE_X15Y172 SLICEX internal 43)
	)
	(tile 20 27 INT_X11Y174 INT 1
		(primitive_site TIEOFF_X18Y348 TIEOFF internal 3)
	)
	(tile 20 28 CLEXL_X11Y174 CLEXL 2
		(primitive_site SLICE_X16Y172 SLICEL internal 45)
		(primitive_site SLICE_X17Y172 SLICEX internal 43)
	)
	(tile 20 29 INT_X12Y174 INT 1
		(primitive_site TIEOFF_X19Y348 TIEOFF internal 3)
	)
	(tile 20 30 INT_INTERFACE_RTERM_X30Y188 INT_INTERFACE_RTERM 0
	)
	(tile 20 31 NULL_X31Y188 NULL 0
	)
	(tile 20 32 NULL_X32Y188 NULL 0
	)
	(tile 20 33 NULL_X33Y188 NULL 0
	)
	(tile 20 34 NULL_X34Y188 NULL 0
	)
	(tile 20 35 NULL_X35Y188 NULL 0
	)
	(tile 20 36 NULL_X36Y188 NULL 0
	)
	(tile 20 37 INT_INTERFACE_LTERM_X37Y188 INT_INTERFACE_LTERM 0
	)
	(tile 20 38 INT_X16Y174 INT_TERM 1
		(primitive_site TIEOFF_X23Y348 TIEOFF internal 3)
	)
	(tile 20 39 NULL_X39Y188 NULL 0
	)
	(tile 20 40 INT_X17Y174 INT 1
		(primitive_site TIEOFF_X24Y348 TIEOFF internal 3)
	)
	(tile 20 41 CLEXM_X17Y174 CLEXM 2
		(primitive_site SLICE_X26Y172 SLICEM internal 50)
		(primitive_site SLICE_X27Y172 SLICEX internal 43)
	)
	(tile 20 42 INT_X18Y174 INT 1
		(primitive_site TIEOFF_X25Y348 TIEOFF internal 3)
	)
	(tile 20 43 CLEXL_X18Y174 CLEXL 2
		(primitive_site SLICE_X28Y172 SLICEL internal 45)
		(primitive_site SLICE_X29Y172 SLICEX internal 43)
	)
	(tile 20 44 INT_X19Y174 INT 1
		(primitive_site TIEOFF_X26Y348 TIEOFF internal 3)
	)
	(tile 20 45 CLEXM_X19Y174 CLEXM 2
		(primitive_site SLICE_X30Y172 SLICEM internal 50)
		(primitive_site SLICE_X31Y172 SLICEX internal 43)
	)
	(tile 20 46 INT_X20Y174 INT 1
		(primitive_site TIEOFF_X28Y348 TIEOFF internal 3)
	)
	(tile 20 47 CLEXL_X20Y174 CLEXL 2
		(primitive_site SLICE_X32Y172 SLICEL internal 45)
		(primitive_site SLICE_X33Y172 SLICEX internal 43)
	)
	(tile 20 48 NULL_X48Y188 NULL 0
	)
	(tile 20 49 REG_V_X20Y174 REG_V 0
	)
	(tile 20 50 INT_X21Y174 INT 1
		(primitive_site TIEOFF_X31Y348 TIEOFF internal 3)
	)
	(tile 20 51 CLEXM_X21Y174 CLEXM 2
		(primitive_site SLICE_X34Y172 SLICEM internal 50)
		(primitive_site SLICE_X35Y172 SLICEX internal 43)
	)
	(tile 20 52 INT_X22Y174 INT 1
		(primitive_site TIEOFF_X33Y348 TIEOFF internal 3)
	)
	(tile 20 53 CLEXL_X22Y174 CLEXL 2
		(primitive_site SLICE_X36Y172 SLICEL internal 45)
		(primitive_site SLICE_X37Y172 SLICEX internal 43)
	)
	(tile 20 54 INT_X23Y174 INT 1
		(primitive_site TIEOFF_X35Y348 TIEOFF internal 3)
	)
	(tile 20 55 CLEXM_X23Y174 CLEXM 2
		(primitive_site SLICE_X38Y172 SLICEM internal 50)
		(primitive_site SLICE_X39Y172 SLICEX internal 43)
	)
	(tile 20 56 INT_X24Y174 INT 1
		(primitive_site TIEOFF_X36Y348 TIEOFF internal 3)
	)
	(tile 20 57 CLEXL_X24Y174 CLEXL 2
		(primitive_site SLICE_X40Y172 SLICEL internal 45)
		(primitive_site SLICE_X41Y172 SLICEX internal 43)
	)
	(tile 20 58 INT_X25Y174 INT 1
		(primitive_site TIEOFF_X37Y348 TIEOFF internal 3)
	)
	(tile 20 59 CLEXM_X25Y174 CLEXM 2
		(primitive_site SLICE_X42Y172 SLICEM internal 50)
		(primitive_site SLICE_X43Y172 SLICEX internal 43)
	)
	(tile 20 60 INT_X26Y174 INT 1
		(primitive_site TIEOFF_X38Y348 TIEOFF internal 3)
	)
	(tile 20 61 CLEXL_X26Y174 CLEXL 2
		(primitive_site SLICE_X44Y172 SLICEL internal 45)
		(primitive_site SLICE_X45Y172 SLICEX internal 43)
	)
	(tile 20 62 INT_BRAM_X27Y174 INT_BRAM 1
		(primitive_site TIEOFF_X39Y348 TIEOFF internal 3)
	)
	(tile 20 63 INT_INTERFACE_X27Y174 INT_INTERFACE 0
	)
	(tile 20 64 NULL_X64Y188 NULL 0
	)
	(tile 20 65 INT_X28Y174 INT 1
		(primitive_site TIEOFF_X40Y348 TIEOFF internal 3)
	)
	(tile 20 66 CLEXL_X28Y174 CLEXL 2
		(primitive_site SLICE_X46Y172 SLICEL internal 45)
		(primitive_site SLICE_X47Y172 SLICEX internal 43)
	)
	(tile 20 67 INT_X29Y174 INT 1
		(primitive_site TIEOFF_X41Y348 TIEOFF internal 3)
	)
	(tile 20 68 CLEXM_X29Y174 CLEXM 2
		(primitive_site SLICE_X48Y172 SLICEM internal 50)
		(primitive_site SLICE_X49Y172 SLICEX internal 43)
	)
	(tile 20 69 INT_X30Y174 INT 1
		(primitive_site TIEOFF_X42Y348 TIEOFF internal 3)
	)
	(tile 20 70 CLEXL_X30Y174 CLEXL 2
		(primitive_site SLICE_X50Y172 SLICEL internal 45)
		(primitive_site SLICE_X51Y172 SLICEX internal 43)
	)
	(tile 20 71 INT_X31Y174 INT 1
		(primitive_site TIEOFF_X43Y348 TIEOFF internal 3)
	)
	(tile 20 72 CLEXM_X31Y174 CLEXM 2
		(primitive_site SLICE_X52Y172 SLICEM internal 50)
		(primitive_site SLICE_X53Y172 SLICEX internal 43)
	)
	(tile 20 73 INT_X32Y174 INT 1
		(primitive_site TIEOFF_X44Y348 TIEOFF internal 3)
	)
	(tile 20 74 CLEXL_X32Y174 CLEXL 2
		(primitive_site SLICE_X54Y172 SLICEL internal 45)
		(primitive_site SLICE_X55Y172 SLICEX internal 43)
	)
	(tile 20 75 INT_X33Y174 INT 1
		(primitive_site TIEOFF_X45Y348 TIEOFF internal 3)
	)
	(tile 20 76 INT_INTERFACE_X33Y174 INT_INTERFACE 0
	)
	(tile 20 77 NULL_X77Y188 NULL 0
	)
	(tile 20 78 INT_X34Y174 INT 1
		(primitive_site TIEOFF_X46Y348 TIEOFF internal 3)
	)
	(tile 20 79 CLEXM_X34Y174 CLEXM 2
		(primitive_site SLICE_X56Y172 SLICEM internal 50)
		(primitive_site SLICE_X57Y172 SLICEX internal 43)
	)
	(tile 20 80 INT_X35Y174 INT 1
		(primitive_site TIEOFF_X48Y348 TIEOFF internal 3)
	)
	(tile 20 81 CLEXL_X35Y174 CLEXL 2
		(primitive_site SLICE_X58Y172 SLICEL internal 45)
		(primitive_site SLICE_X59Y172 SLICEX internal 43)
	)
	(tile 20 82 INT_X36Y174 INT 1
		(primitive_site TIEOFF_X50Y348 TIEOFF internal 3)
	)
	(tile 20 83 INT_INTERFACE_X36Y174 INT_INTERFACE 0
	)
	(tile 20 84 NULL_X84Y188 NULL 0
	)
	(tile 20 85 INT_X37Y174 INT 1
		(primitive_site TIEOFF_X51Y348 TIEOFF internal 3)
	)
	(tile 20 86 CLEXM_X37Y174 CLEXM 2
		(primitive_site SLICE_X60Y172 SLICEM internal 50)
		(primitive_site SLICE_X61Y172 SLICEX internal 43)
	)
	(tile 20 87 INT_X38Y174 INT 1
		(primitive_site TIEOFF_X53Y348 TIEOFF internal 3)
	)
	(tile 20 88 CLEXL_X38Y174 CLEXL 2
		(primitive_site SLICE_X62Y172 SLICEL internal 45)
		(primitive_site SLICE_X63Y172 SLICEX internal 43)
	)
	(tile 20 89 INT_BRAM_X39Y174 INT_BRAM 1
		(primitive_site TIEOFF_X55Y348 TIEOFF internal 3)
	)
	(tile 20 90 INT_INTERFACE_X39Y174 INT_INTERFACE 0
	)
	(tile 20 91 NULL_X91Y188 NULL 0
	)
	(tile 20 92 INT_X40Y174 INT 1
		(primitive_site TIEOFF_X56Y348 TIEOFF internal 3)
	)
	(tile 20 93 CLEXM_X40Y174 CLEXM 2
		(primitive_site SLICE_X64Y172 SLICEM internal 50)
		(primitive_site SLICE_X65Y172 SLICEX internal 43)
	)
	(tile 20 94 INT_X41Y174 INT 1
		(primitive_site TIEOFF_X58Y348 TIEOFF internal 3)
	)
	(tile 20 95 CLEXL_X41Y174 CLEXL 2
		(primitive_site SLICE_X66Y172 SLICEL internal 45)
		(primitive_site SLICE_X67Y172 SLICEX internal 43)
	)
	(tile 20 96 INT_X42Y174 INT 1
		(primitive_site TIEOFF_X60Y348 TIEOFF internal 3)
	)
	(tile 20 97 INT_INTERFACE_X42Y174 INT_INTERFACE 0
	)
	(tile 20 98 MCB_L_X42Y174 MCB_L 1
		(primitive_site MCB_X1Y3 MCB internal 1226)
	)
	(tile 20 99 IOI_RTERM_X99Y188 IOI_RTERM 0
	)
	(tile 20 100 EMP_RIOB_X42Y174 EMP_RIOB 0
	)
	(tile 21 0 EMP_LIOB_X0Y187 EMP_LIOB 0
	)
	(tile 21 1 IOI_LTERM_X1Y187 IOI_LTERM 0
	)
	(tile 21 2 INT_X0Y173 INT 1
		(primitive_site TIEOFF_X0Y346 TIEOFF internal 3)
	)
	(tile 21 3 INT_INTERFACE_X0Y173 INT_INTERFACE 0
	)
	(tile 21 4 NULL_X4Y187 NULL 0
	)
	(tile 21 5 INT_X1Y173 INT 1
		(primitive_site TIEOFF_X2Y346 TIEOFF internal 3)
	)
	(tile 21 6 CLEXL_X1Y173 CLEXL 2
		(primitive_site SLICE_X0Y171 SLICEL internal 45)
		(primitive_site SLICE_X1Y171 SLICEX internal 43)
	)
	(tile 21 7 INT_X2Y173 INT 1
		(primitive_site TIEOFF_X4Y346 TIEOFF internal 3)
	)
	(tile 21 8 CLEXM_X2Y173 CLEXM 2
		(primitive_site SLICE_X2Y171 SLICEM internal 50)
		(primitive_site SLICE_X3Y171 SLICEX internal 43)
	)
	(tile 21 9 INT_BRAM_X3Y173 INT_BRAM 1
		(primitive_site TIEOFF_X6Y346 TIEOFF internal 3)
	)
	(tile 21 10 INT_INTERFACE_X3Y173 INT_INTERFACE 0
	)
	(tile 21 11 NULL_X11Y187 NULL 0
	)
	(tile 21 12 INT_X4Y173 INT 1
		(primitive_site TIEOFF_X7Y346 TIEOFF internal 3)
	)
	(tile 21 13 CLEXL_X4Y173 CLEXL 2
		(primitive_site SLICE_X4Y171 SLICEL internal 45)
		(primitive_site SLICE_X5Y171 SLICEX internal 43)
	)
	(tile 21 14 INT_X5Y173 INT 1
		(primitive_site TIEOFF_X9Y346 TIEOFF internal 3)
	)
	(tile 21 15 CLEXM_X5Y173 CLEXM 2
		(primitive_site SLICE_X6Y171 SLICEM internal 50)
		(primitive_site SLICE_X7Y171 SLICEX internal 43)
	)
	(tile 21 16 INT_X6Y173 INT 1
		(primitive_site TIEOFF_X11Y346 TIEOFF internal 3)
	)
	(tile 21 17 CLEXL_X6Y173 CLEXL 2
		(primitive_site SLICE_X8Y171 SLICEL internal 45)
		(primitive_site SLICE_X9Y171 SLICEX internal 43)
	)
	(tile 21 18 INT_X7Y173 INT 1
		(primitive_site TIEOFF_X13Y346 TIEOFF internal 3)
	)
	(tile 21 19 CLEXM_X7Y173 CLEXM 2
		(primitive_site SLICE_X10Y171 SLICEM internal 50)
		(primitive_site SLICE_X11Y171 SLICEX internal 43)
	)
	(tile 21 20 INT_X8Y173 INT 1
		(primitive_site TIEOFF_X15Y346 TIEOFF internal 3)
	)
	(tile 21 21 INT_INTERFACE_X8Y173 INT_INTERFACE 0
	)
	(tile 21 22 NULL_X22Y187 NULL 0
	)
	(tile 21 23 INT_X9Y173 INT 1
		(primitive_site TIEOFF_X16Y346 TIEOFF internal 3)
	)
	(tile 21 24 CLEXL_X9Y173 CLEXL 2
		(primitive_site SLICE_X12Y171 SLICEL internal 45)
		(primitive_site SLICE_X13Y171 SLICEX internal 43)
	)
	(tile 21 25 INT_X10Y173 INT 1
		(primitive_site TIEOFF_X17Y346 TIEOFF internal 3)
	)
	(tile 21 26 CLEXM_X10Y173 CLEXM 2
		(primitive_site SLICE_X14Y171 SLICEM internal 50)
		(primitive_site SLICE_X15Y171 SLICEX internal 43)
	)
	(tile 21 27 INT_X11Y173 INT 1
		(primitive_site TIEOFF_X18Y346 TIEOFF internal 3)
	)
	(tile 21 28 CLEXL_X11Y173 CLEXL 2
		(primitive_site SLICE_X16Y171 SLICEL internal 45)
		(primitive_site SLICE_X17Y171 SLICEX internal 43)
	)
	(tile 21 29 INT_X12Y173 INT 1
		(primitive_site TIEOFF_X19Y346 TIEOFF internal 3)
	)
	(tile 21 30 INT_INTERFACE_RTERM_X30Y187 INT_INTERFACE_RTERM 0
	)
	(tile 21 31 NULL_X31Y187 NULL 0
	)
	(tile 21 32 NULL_X32Y187 NULL 0
	)
	(tile 21 33 NULL_X33Y187 NULL 0
	)
	(tile 21 34 NULL_X34Y187 NULL 0
	)
	(tile 21 35 NULL_X35Y187 NULL 0
	)
	(tile 21 36 NULL_X36Y187 NULL 0
	)
	(tile 21 37 INT_INTERFACE_LTERM_X37Y187 INT_INTERFACE_LTERM 0
	)
	(tile 21 38 INT_X16Y173 INT_TERM 1
		(primitive_site TIEOFF_X23Y346 TIEOFF internal 3)
	)
	(tile 21 39 NULL_X39Y187 NULL 0
	)
	(tile 21 40 INT_X17Y173 INT 1
		(primitive_site TIEOFF_X24Y346 TIEOFF internal 3)
	)
	(tile 21 41 CLEXM_X17Y173 CLEXM 2
		(primitive_site SLICE_X26Y171 SLICEM internal 50)
		(primitive_site SLICE_X27Y171 SLICEX internal 43)
	)
	(tile 21 42 INT_X18Y173 INT 1
		(primitive_site TIEOFF_X25Y346 TIEOFF internal 3)
	)
	(tile 21 43 CLEXL_X18Y173 CLEXL 2
		(primitive_site SLICE_X28Y171 SLICEL internal 45)
		(primitive_site SLICE_X29Y171 SLICEX internal 43)
	)
	(tile 21 44 INT_X19Y173 INT 1
		(primitive_site TIEOFF_X26Y346 TIEOFF internal 3)
	)
	(tile 21 45 CLEXM_X19Y173 CLEXM 2
		(primitive_site SLICE_X30Y171 SLICEM internal 50)
		(primitive_site SLICE_X31Y171 SLICEX internal 43)
	)
	(tile 21 46 INT_X20Y173 INT 1
		(primitive_site TIEOFF_X28Y346 TIEOFF internal 3)
	)
	(tile 21 47 CLEXL_X20Y173 CLEXL 2
		(primitive_site SLICE_X32Y171 SLICEL internal 45)
		(primitive_site SLICE_X33Y171 SLICEX internal 43)
	)
	(tile 21 48 NULL_X48Y187 NULL 0
	)
	(tile 21 49 REG_V_X20Y173 REG_V 0
	)
	(tile 21 50 INT_X21Y173 INT 1
		(primitive_site TIEOFF_X31Y346 TIEOFF internal 3)
	)
	(tile 21 51 CLEXM_X21Y173 CLEXM 2
		(primitive_site SLICE_X34Y171 SLICEM internal 50)
		(primitive_site SLICE_X35Y171 SLICEX internal 43)
	)
	(tile 21 52 INT_X22Y173 INT 1
		(primitive_site TIEOFF_X33Y346 TIEOFF internal 3)
	)
	(tile 21 53 CLEXL_X22Y173 CLEXL 2
		(primitive_site SLICE_X36Y171 SLICEL internal 45)
		(primitive_site SLICE_X37Y171 SLICEX internal 43)
	)
	(tile 21 54 INT_X23Y173 INT 1
		(primitive_site TIEOFF_X35Y346 TIEOFF internal 3)
	)
	(tile 21 55 CLEXM_X23Y173 CLEXM 2
		(primitive_site SLICE_X38Y171 SLICEM internal 50)
		(primitive_site SLICE_X39Y171 SLICEX internal 43)
	)
	(tile 21 56 INT_X24Y173 INT 1
		(primitive_site TIEOFF_X36Y346 TIEOFF internal 3)
	)
	(tile 21 57 CLEXL_X24Y173 CLEXL 2
		(primitive_site SLICE_X40Y171 SLICEL internal 45)
		(primitive_site SLICE_X41Y171 SLICEX internal 43)
	)
	(tile 21 58 INT_X25Y173 INT 1
		(primitive_site TIEOFF_X37Y346 TIEOFF internal 3)
	)
	(tile 21 59 CLEXM_X25Y173 CLEXM 2
		(primitive_site SLICE_X42Y171 SLICEM internal 50)
		(primitive_site SLICE_X43Y171 SLICEX internal 43)
	)
	(tile 21 60 INT_X26Y173 INT 1
		(primitive_site TIEOFF_X38Y346 TIEOFF internal 3)
	)
	(tile 21 61 CLEXL_X26Y173 CLEXL 2
		(primitive_site SLICE_X44Y171 SLICEL internal 45)
		(primitive_site SLICE_X45Y171 SLICEX internal 43)
	)
	(tile 21 62 INT_BRAM_X27Y173 INT_BRAM 1
		(primitive_site TIEOFF_X39Y346 TIEOFF internal 3)
	)
	(tile 21 63 INT_INTERFACE_X27Y173 INT_INTERFACE 0
	)
	(tile 21 64 NULL_X64Y187 NULL 0
	)
	(tile 21 65 INT_X28Y173 INT 1
		(primitive_site TIEOFF_X40Y346 TIEOFF internal 3)
	)
	(tile 21 66 CLEXL_X28Y173 CLEXL 2
		(primitive_site SLICE_X46Y171 SLICEL internal 45)
		(primitive_site SLICE_X47Y171 SLICEX internal 43)
	)
	(tile 21 67 INT_X29Y173 INT 1
		(primitive_site TIEOFF_X41Y346 TIEOFF internal 3)
	)
	(tile 21 68 CLEXM_X29Y173 CLEXM 2
		(primitive_site SLICE_X48Y171 SLICEM internal 50)
		(primitive_site SLICE_X49Y171 SLICEX internal 43)
	)
	(tile 21 69 INT_X30Y173 INT 1
		(primitive_site TIEOFF_X42Y346 TIEOFF internal 3)
	)
	(tile 21 70 CLEXL_X30Y173 CLEXL 2
		(primitive_site SLICE_X50Y171 SLICEL internal 45)
		(primitive_site SLICE_X51Y171 SLICEX internal 43)
	)
	(tile 21 71 INT_X31Y173 INT 1
		(primitive_site TIEOFF_X43Y346 TIEOFF internal 3)
	)
	(tile 21 72 CLEXM_X31Y173 CLEXM 2
		(primitive_site SLICE_X52Y171 SLICEM internal 50)
		(primitive_site SLICE_X53Y171 SLICEX internal 43)
	)
	(tile 21 73 INT_X32Y173 INT 1
		(primitive_site TIEOFF_X44Y346 TIEOFF internal 3)
	)
	(tile 21 74 CLEXL_X32Y173 CLEXL 2
		(primitive_site SLICE_X54Y171 SLICEL internal 45)
		(primitive_site SLICE_X55Y171 SLICEX internal 43)
	)
	(tile 21 75 INT_X33Y173 INT 1
		(primitive_site TIEOFF_X45Y346 TIEOFF internal 3)
	)
	(tile 21 76 INT_INTERFACE_X33Y173 INT_INTERFACE 0
	)
	(tile 21 77 NULL_X77Y187 NULL 0
	)
	(tile 21 78 INT_X34Y173 INT 1
		(primitive_site TIEOFF_X46Y346 TIEOFF internal 3)
	)
	(tile 21 79 CLEXM_X34Y173 CLEXM 2
		(primitive_site SLICE_X56Y171 SLICEM internal 50)
		(primitive_site SLICE_X57Y171 SLICEX internal 43)
	)
	(tile 21 80 INT_X35Y173 INT 1
		(primitive_site TIEOFF_X48Y346 TIEOFF internal 3)
	)
	(tile 21 81 CLEXL_X35Y173 CLEXL 2
		(primitive_site SLICE_X58Y171 SLICEL internal 45)
		(primitive_site SLICE_X59Y171 SLICEX internal 43)
	)
	(tile 21 82 INT_X36Y173 INT 1
		(primitive_site TIEOFF_X50Y346 TIEOFF internal 3)
	)
	(tile 21 83 INT_INTERFACE_X36Y173 INT_INTERFACE 0
	)
	(tile 21 84 NULL_X84Y187 NULL 0
	)
	(tile 21 85 INT_X37Y173 INT 1
		(primitive_site TIEOFF_X51Y346 TIEOFF internal 3)
	)
	(tile 21 86 CLEXM_X37Y173 CLEXM 2
		(primitive_site SLICE_X60Y171 SLICEM internal 50)
		(primitive_site SLICE_X61Y171 SLICEX internal 43)
	)
	(tile 21 87 INT_X38Y173 INT 1
		(primitive_site TIEOFF_X53Y346 TIEOFF internal 3)
	)
	(tile 21 88 CLEXL_X38Y173 CLEXL 2
		(primitive_site SLICE_X62Y171 SLICEL internal 45)
		(primitive_site SLICE_X63Y171 SLICEX internal 43)
	)
	(tile 21 89 INT_BRAM_X39Y173 INT_BRAM 1
		(primitive_site TIEOFF_X55Y346 TIEOFF internal 3)
	)
	(tile 21 90 INT_INTERFACE_X39Y173 INT_INTERFACE 0
	)
	(tile 21 91 NULL_X91Y187 NULL 0
	)
	(tile 21 92 INT_X40Y173 INT 1
		(primitive_site TIEOFF_X56Y346 TIEOFF internal 3)
	)
	(tile 21 93 CLEXM_X40Y173 CLEXM 2
		(primitive_site SLICE_X64Y171 SLICEM internal 50)
		(primitive_site SLICE_X65Y171 SLICEX internal 43)
	)
	(tile 21 94 INT_X41Y173 INT 1
		(primitive_site TIEOFF_X58Y346 TIEOFF internal 3)
	)
	(tile 21 95 CLEXL_X41Y173 CLEXL 2
		(primitive_site SLICE_X66Y171 SLICEL internal 45)
		(primitive_site SLICE_X67Y171 SLICEX internal 43)
	)
	(tile 21 96 INT_X42Y173 INT 1
		(primitive_site TIEOFF_X60Y346 TIEOFF internal 3)
	)
	(tile 21 97 INT_INTERFACE_X42Y173 INT_INTERFACE 0
	)
	(tile 21 98 NULL_X98Y187 NULL 0
	)
	(tile 21 99 IOI_RTERM_X99Y187 IOI_RTERM 0
	)
	(tile 21 100 EMP_RIOB_X42Y173 EMP_RIOB 0
	)
	(tile 22 0 EMP_LIOB_X0Y186 EMP_LIOB 0
	)
	(tile 22 1 IOI_LTERM_X1Y186 IOI_LTERM 0
	)
	(tile 22 2 INT_X0Y172 INT 1
		(primitive_site TIEOFF_X0Y344 TIEOFF internal 3)
	)
	(tile 22 3 INT_INTERFACE_X0Y172 INT_INTERFACE 0
	)
	(tile 22 4 NULL_X4Y186 NULL 0
	)
	(tile 22 5 INT_X1Y172 INT 1
		(primitive_site TIEOFF_X2Y344 TIEOFF internal 3)
	)
	(tile 22 6 CLEXL_X1Y172 CLEXL 2
		(primitive_site SLICE_X0Y170 SLICEL internal 45)
		(primitive_site SLICE_X1Y170 SLICEX internal 43)
	)
	(tile 22 7 INT_X2Y172 INT 1
		(primitive_site TIEOFF_X4Y344 TIEOFF internal 3)
	)
	(tile 22 8 CLEXM_X2Y172 CLEXM 2
		(primitive_site SLICE_X2Y170 SLICEM internal 50)
		(primitive_site SLICE_X3Y170 SLICEX internal 43)
	)
	(tile 22 9 INT_BRAM_X3Y172 INT_BRAM 1
		(primitive_site TIEOFF_X6Y344 TIEOFF internal 3)
	)
	(tile 22 10 INT_INTERFACE_X3Y172 INT_INTERFACE 0
	)
	(tile 22 11 BRAMSITE2_X3Y172 BRAMSITE2 3
		(primitive_site RAMB16_X0Y86 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y86 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y87 RAMB8BWER internal 110)
	)
	(tile 22 12 INT_X4Y172 INT 1
		(primitive_site TIEOFF_X7Y344 TIEOFF internal 3)
	)
	(tile 22 13 CLEXL_X4Y172 CLEXL 2
		(primitive_site SLICE_X4Y170 SLICEL internal 45)
		(primitive_site SLICE_X5Y170 SLICEX internal 43)
	)
	(tile 22 14 INT_X5Y172 INT 1
		(primitive_site TIEOFF_X9Y344 TIEOFF internal 3)
	)
	(tile 22 15 CLEXM_X5Y172 CLEXM 2
		(primitive_site SLICE_X6Y170 SLICEM internal 50)
		(primitive_site SLICE_X7Y170 SLICEX internal 43)
	)
	(tile 22 16 INT_X6Y172 INT 1
		(primitive_site TIEOFF_X11Y344 TIEOFF internal 3)
	)
	(tile 22 17 CLEXL_X6Y172 CLEXL 2
		(primitive_site SLICE_X8Y170 SLICEL internal 45)
		(primitive_site SLICE_X9Y170 SLICEX internal 43)
	)
	(tile 22 18 INT_X7Y172 INT 1
		(primitive_site TIEOFF_X13Y344 TIEOFF internal 3)
	)
	(tile 22 19 CLEXM_X7Y172 CLEXM 2
		(primitive_site SLICE_X10Y170 SLICEM internal 50)
		(primitive_site SLICE_X11Y170 SLICEX internal 43)
	)
	(tile 22 20 INT_X8Y172 INT 1
		(primitive_site TIEOFF_X15Y344 TIEOFF internal 3)
	)
	(tile 22 21 INT_INTERFACE_X8Y172 INT_INTERFACE 0
	)
	(tile 22 22 MACCSITE2_X8Y172 MACCSITE2 1
		(primitive_site DSP48_X0Y43 DSP48A1 internal 346)
	)
	(tile 22 23 INT_X9Y172 INT 1
		(primitive_site TIEOFF_X16Y344 TIEOFF internal 3)
	)
	(tile 22 24 CLEXL_X9Y172 CLEXL 2
		(primitive_site SLICE_X12Y170 SLICEL internal 45)
		(primitive_site SLICE_X13Y170 SLICEX internal 43)
	)
	(tile 22 25 INT_X10Y172 INT 1
		(primitive_site TIEOFF_X17Y344 TIEOFF internal 3)
	)
	(tile 22 26 CLEXM_X10Y172 CLEXM 2
		(primitive_site SLICE_X14Y170 SLICEM internal 50)
		(primitive_site SLICE_X15Y170 SLICEX internal 43)
	)
	(tile 22 27 INT_X11Y172 INT 1
		(primitive_site TIEOFF_X18Y344 TIEOFF internal 3)
	)
	(tile 22 28 CLEXL_X11Y172 CLEXL 2
		(primitive_site SLICE_X16Y170 SLICEL internal 45)
		(primitive_site SLICE_X17Y170 SLICEX internal 43)
	)
	(tile 22 29 INT_X12Y172 INT 1
		(primitive_site TIEOFF_X19Y344 TIEOFF internal 3)
	)
	(tile 22 30 INT_INTERFACE_RTERM_X30Y186 INT_INTERFACE_RTERM 0
	)
	(tile 22 31 NULL_X31Y186 NULL 0
	)
	(tile 22 32 NULL_X32Y186 NULL 0
	)
	(tile 22 33 NULL_X33Y186 NULL 0
	)
	(tile 22 34 NULL_X34Y186 NULL 0
	)
	(tile 22 35 NULL_X35Y186 NULL 0
	)
	(tile 22 36 NULL_X36Y186 NULL 0
	)
	(tile 22 37 INT_INTERFACE_LTERM_X37Y186 INT_INTERFACE_LTERM 0
	)
	(tile 22 38 INT_X16Y172 INT_TERM 1
		(primitive_site TIEOFF_X23Y344 TIEOFF internal 3)
	)
	(tile 22 39 NULL_X39Y186 NULL 0
	)
	(tile 22 40 INT_X17Y172 INT 1
		(primitive_site TIEOFF_X24Y344 TIEOFF internal 3)
	)
	(tile 22 41 CLEXM_X17Y172 CLEXM 2
		(primitive_site SLICE_X26Y170 SLICEM internal 50)
		(primitive_site SLICE_X27Y170 SLICEX internal 43)
	)
	(tile 22 42 INT_X18Y172 INT 1
		(primitive_site TIEOFF_X25Y344 TIEOFF internal 3)
	)
	(tile 22 43 CLEXL_X18Y172 CLEXL 2
		(primitive_site SLICE_X28Y170 SLICEL internal 45)
		(primitive_site SLICE_X29Y170 SLICEX internal 43)
	)
	(tile 22 44 INT_X19Y172 INT 1
		(primitive_site TIEOFF_X26Y344 TIEOFF internal 3)
	)
	(tile 22 45 CLEXM_X19Y172 CLEXM 2
		(primitive_site SLICE_X30Y170 SLICEM internal 50)
		(primitive_site SLICE_X31Y170 SLICEX internal 43)
	)
	(tile 22 46 INT_X20Y172 INT 1
		(primitive_site TIEOFF_X28Y344 TIEOFF internal 3)
	)
	(tile 22 47 CLEXL_X20Y172 CLEXL 2
		(primitive_site SLICE_X32Y170 SLICEL internal 45)
		(primitive_site SLICE_X33Y170 SLICEX internal 43)
	)
	(tile 22 48 NULL_X48Y186 NULL 0
	)
	(tile 22 49 REG_V_X20Y172 REG_V 0
	)
	(tile 22 50 INT_X21Y172 INT 1
		(primitive_site TIEOFF_X31Y344 TIEOFF internal 3)
	)
	(tile 22 51 CLEXM_X21Y172 CLEXM 2
		(primitive_site SLICE_X34Y170 SLICEM internal 50)
		(primitive_site SLICE_X35Y170 SLICEX internal 43)
	)
	(tile 22 52 INT_X22Y172 INT 1
		(primitive_site TIEOFF_X33Y344 TIEOFF internal 3)
	)
	(tile 22 53 CLEXL_X22Y172 CLEXL 2
		(primitive_site SLICE_X36Y170 SLICEL internal 45)
		(primitive_site SLICE_X37Y170 SLICEX internal 43)
	)
	(tile 22 54 INT_X23Y172 INT 1
		(primitive_site TIEOFF_X35Y344 TIEOFF internal 3)
	)
	(tile 22 55 CLEXM_X23Y172 CLEXM 2
		(primitive_site SLICE_X38Y170 SLICEM internal 50)
		(primitive_site SLICE_X39Y170 SLICEX internal 43)
	)
	(tile 22 56 INT_X24Y172 INT 1
		(primitive_site TIEOFF_X36Y344 TIEOFF internal 3)
	)
	(tile 22 57 CLEXL_X24Y172 CLEXL 2
		(primitive_site SLICE_X40Y170 SLICEL internal 45)
		(primitive_site SLICE_X41Y170 SLICEX internal 43)
	)
	(tile 22 58 INT_X25Y172 INT 1
		(primitive_site TIEOFF_X37Y344 TIEOFF internal 3)
	)
	(tile 22 59 CLEXM_X25Y172 CLEXM 2
		(primitive_site SLICE_X42Y170 SLICEM internal 50)
		(primitive_site SLICE_X43Y170 SLICEX internal 43)
	)
	(tile 22 60 INT_X26Y172 INT 1
		(primitive_site TIEOFF_X38Y344 TIEOFF internal 3)
	)
	(tile 22 61 CLEXL_X26Y172 CLEXL 2
		(primitive_site SLICE_X44Y170 SLICEL internal 45)
		(primitive_site SLICE_X45Y170 SLICEX internal 43)
	)
	(tile 22 62 INT_BRAM_X27Y172 INT_BRAM 1
		(primitive_site TIEOFF_X39Y344 TIEOFF internal 3)
	)
	(tile 22 63 INT_INTERFACE_X27Y172 INT_INTERFACE 0
	)
	(tile 22 64 BRAMSITE2_X27Y172 BRAMSITE2 3
		(primitive_site RAMB16_X2Y86 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y86 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y87 RAMB8BWER internal 110)
	)
	(tile 22 65 INT_X28Y172 INT 1
		(primitive_site TIEOFF_X40Y344 TIEOFF internal 3)
	)
	(tile 22 66 CLEXL_X28Y172 CLEXL 2
		(primitive_site SLICE_X46Y170 SLICEL internal 45)
		(primitive_site SLICE_X47Y170 SLICEX internal 43)
	)
	(tile 22 67 INT_X29Y172 INT 1
		(primitive_site TIEOFF_X41Y344 TIEOFF internal 3)
	)
	(tile 22 68 CLEXM_X29Y172 CLEXM 2
		(primitive_site SLICE_X48Y170 SLICEM internal 50)
		(primitive_site SLICE_X49Y170 SLICEX internal 43)
	)
	(tile 22 69 INT_X30Y172 INT 1
		(primitive_site TIEOFF_X42Y344 TIEOFF internal 3)
	)
	(tile 22 70 CLEXL_X30Y172 CLEXL 2
		(primitive_site SLICE_X50Y170 SLICEL internal 45)
		(primitive_site SLICE_X51Y170 SLICEX internal 43)
	)
	(tile 22 71 INT_X31Y172 INT 1
		(primitive_site TIEOFF_X43Y344 TIEOFF internal 3)
	)
	(tile 22 72 CLEXM_X31Y172 CLEXM 2
		(primitive_site SLICE_X52Y170 SLICEM internal 50)
		(primitive_site SLICE_X53Y170 SLICEX internal 43)
	)
	(tile 22 73 INT_X32Y172 INT 1
		(primitive_site TIEOFF_X44Y344 TIEOFF internal 3)
	)
	(tile 22 74 CLEXL_X32Y172 CLEXL 2
		(primitive_site SLICE_X54Y170 SLICEL internal 45)
		(primitive_site SLICE_X55Y170 SLICEX internal 43)
	)
	(tile 22 75 INT_X33Y172 INT 1
		(primitive_site TIEOFF_X45Y344 TIEOFF internal 3)
	)
	(tile 22 76 INT_INTERFACE_X33Y172 INT_INTERFACE 0
	)
	(tile 22 77 MACCSITE2_X33Y172 MACCSITE2 1
		(primitive_site DSP48_X1Y43 DSP48A1 internal 346)
	)
	(tile 22 78 INT_X34Y172 INT 1
		(primitive_site TIEOFF_X46Y344 TIEOFF internal 3)
	)
	(tile 22 79 CLEXM_X34Y172 CLEXM 2
		(primitive_site SLICE_X56Y170 SLICEM internal 50)
		(primitive_site SLICE_X57Y170 SLICEX internal 43)
	)
	(tile 22 80 INT_X35Y172 INT 1
		(primitive_site TIEOFF_X48Y344 TIEOFF internal 3)
	)
	(tile 22 81 CLEXL_X35Y172 CLEXL 2
		(primitive_site SLICE_X58Y170 SLICEL internal 45)
		(primitive_site SLICE_X59Y170 SLICEX internal 43)
	)
	(tile 22 82 INT_X36Y172 INT 1
		(primitive_site TIEOFF_X50Y344 TIEOFF internal 3)
	)
	(tile 22 83 INT_INTERFACE_X36Y172 INT_INTERFACE 0
	)
	(tile 22 84 MACCSITE2_X36Y172 MACCSITE2 1
		(primitive_site DSP48_X2Y43 DSP48A1 internal 346)
	)
	(tile 22 85 INT_X37Y172 INT 1
		(primitive_site TIEOFF_X51Y344 TIEOFF internal 3)
	)
	(tile 22 86 CLEXM_X37Y172 CLEXM 2
		(primitive_site SLICE_X60Y170 SLICEM internal 50)
		(primitive_site SLICE_X61Y170 SLICEX internal 43)
	)
	(tile 22 87 INT_X38Y172 INT 1
		(primitive_site TIEOFF_X53Y344 TIEOFF internal 3)
	)
	(tile 22 88 CLEXL_X38Y172 CLEXL 2
		(primitive_site SLICE_X62Y170 SLICEL internal 45)
		(primitive_site SLICE_X63Y170 SLICEX internal 43)
	)
	(tile 22 89 INT_BRAM_X39Y172 INT_BRAM 1
		(primitive_site TIEOFF_X55Y344 TIEOFF internal 3)
	)
	(tile 22 90 INT_INTERFACE_X39Y172 INT_INTERFACE 0
	)
	(tile 22 91 BRAMSITE2_X39Y172 BRAMSITE2 3
		(primitive_site RAMB16_X3Y86 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y86 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y87 RAMB8BWER internal 110)
	)
	(tile 22 92 INT_X40Y172 INT 1
		(primitive_site TIEOFF_X56Y344 TIEOFF internal 3)
	)
	(tile 22 93 CLEXM_X40Y172 CLEXM 2
		(primitive_site SLICE_X64Y170 SLICEM internal 50)
		(primitive_site SLICE_X65Y170 SLICEX internal 43)
	)
	(tile 22 94 INT_X41Y172 INT 1
		(primitive_site TIEOFF_X58Y344 TIEOFF internal 3)
	)
	(tile 22 95 CLEXL_X41Y172 CLEXL 2
		(primitive_site SLICE_X66Y170 SLICEL internal 45)
		(primitive_site SLICE_X67Y170 SLICEX internal 43)
	)
	(tile 22 96 INT_X42Y172 INT 1
		(primitive_site TIEOFF_X60Y344 TIEOFF internal 3)
	)
	(tile 22 97 INT_INTERFACE_X42Y172 INT_INTERFACE 0
	)
	(tile 22 98 NULL_X98Y186 NULL 0
	)
	(tile 22 99 IOI_RTERM_X99Y186 IOI_RTERM 0
	)
	(tile 22 100 EMP_RIOB_X42Y172 EMP_RIOB 0
	)
	(tile 23 0 EMP_LIOB_X0Y185 EMP_LIOB 0
	)
	(tile 23 1 IOI_LTERM_X1Y185 IOI_LTERM 0
	)
	(tile 23 2 INT_X0Y171 INT 1
		(primitive_site TIEOFF_X0Y342 TIEOFF internal 3)
	)
	(tile 23 3 INT_INTERFACE_X0Y171 INT_INTERFACE 0
	)
	(tile 23 4 NULL_X4Y185 NULL 0
	)
	(tile 23 5 INT_X1Y171 INT 1
		(primitive_site TIEOFF_X2Y342 TIEOFF internal 3)
	)
	(tile 23 6 CLEXL_X1Y171 CLEXL 2
		(primitive_site SLICE_X0Y169 SLICEL internal 45)
		(primitive_site SLICE_X1Y169 SLICEX internal 43)
	)
	(tile 23 7 INT_X2Y171 INT 1
		(primitive_site TIEOFF_X4Y342 TIEOFF internal 3)
	)
	(tile 23 8 CLEXM_X2Y171 CLEXM 2
		(primitive_site SLICE_X2Y169 SLICEM internal 50)
		(primitive_site SLICE_X3Y169 SLICEX internal 43)
	)
	(tile 23 9 INT_BRAM_X3Y171 INT_BRAM 1
		(primitive_site TIEOFF_X6Y342 TIEOFF internal 3)
	)
	(tile 23 10 INT_INTERFACE_X3Y171 INT_INTERFACE 0
	)
	(tile 23 11 NULL_X11Y185 NULL 0
	)
	(tile 23 12 INT_X4Y171 INT 1
		(primitive_site TIEOFF_X7Y342 TIEOFF internal 3)
	)
	(tile 23 13 CLEXL_X4Y171 CLEXL 2
		(primitive_site SLICE_X4Y169 SLICEL internal 45)
		(primitive_site SLICE_X5Y169 SLICEX internal 43)
	)
	(tile 23 14 INT_X5Y171 INT 1
		(primitive_site TIEOFF_X9Y342 TIEOFF internal 3)
	)
	(tile 23 15 CLEXM_X5Y171 CLEXM 2
		(primitive_site SLICE_X6Y169 SLICEM internal 50)
		(primitive_site SLICE_X7Y169 SLICEX internal 43)
	)
	(tile 23 16 INT_X6Y171 INT 1
		(primitive_site TIEOFF_X11Y342 TIEOFF internal 3)
	)
	(tile 23 17 CLEXL_X6Y171 CLEXL 2
		(primitive_site SLICE_X8Y169 SLICEL internal 45)
		(primitive_site SLICE_X9Y169 SLICEX internal 43)
	)
	(tile 23 18 INT_X7Y171 INT 1
		(primitive_site TIEOFF_X13Y342 TIEOFF internal 3)
	)
	(tile 23 19 CLEXM_X7Y171 CLEXM 2
		(primitive_site SLICE_X10Y169 SLICEM internal 50)
		(primitive_site SLICE_X11Y169 SLICEX internal 43)
	)
	(tile 23 20 INT_X8Y171 INT 1
		(primitive_site TIEOFF_X15Y342 TIEOFF internal 3)
	)
	(tile 23 21 INT_INTERFACE_X8Y171 INT_INTERFACE 0
	)
	(tile 23 22 NULL_X22Y185 NULL 0
	)
	(tile 23 23 INT_X9Y171 INT 1
		(primitive_site TIEOFF_X16Y342 TIEOFF internal 3)
	)
	(tile 23 24 CLEXL_X9Y171 CLEXL 2
		(primitive_site SLICE_X12Y169 SLICEL internal 45)
		(primitive_site SLICE_X13Y169 SLICEX internal 43)
	)
	(tile 23 25 INT_X10Y171 INT 1
		(primitive_site TIEOFF_X17Y342 TIEOFF internal 3)
	)
	(tile 23 26 CLEXM_X10Y171 CLEXM 2
		(primitive_site SLICE_X14Y169 SLICEM internal 50)
		(primitive_site SLICE_X15Y169 SLICEX internal 43)
	)
	(tile 23 27 INT_X11Y171 INT 1
		(primitive_site TIEOFF_X18Y342 TIEOFF internal 3)
	)
	(tile 23 28 CLEXL_X11Y171 CLEXL 2
		(primitive_site SLICE_X16Y169 SLICEL internal 45)
		(primitive_site SLICE_X17Y169 SLICEX internal 43)
	)
	(tile 23 29 INT_X12Y171 INT 1
		(primitive_site TIEOFF_X19Y342 TIEOFF internal 3)
	)
	(tile 23 30 INT_INTERFACE_RTERM_X30Y185 INT_INTERFACE_RTERM 0
	)
	(tile 23 31 NULL_X31Y185 NULL 0
	)
	(tile 23 32 NULL_X32Y185 NULL 0
	)
	(tile 23 33 NULL_X33Y185 NULL 0
	)
	(tile 23 34 NULL_X34Y185 NULL 0
	)
	(tile 23 35 NULL_X35Y185 NULL 0
	)
	(tile 23 36 NULL_X36Y185 NULL 0
	)
	(tile 23 37 INT_INTERFACE_LTERM_X37Y185 INT_INTERFACE_LTERM 0
	)
	(tile 23 38 INT_X16Y171 INT_TERM 1
		(primitive_site TIEOFF_X23Y342 TIEOFF internal 3)
	)
	(tile 23 39 NULL_X39Y185 NULL 0
	)
	(tile 23 40 INT_X17Y171 INT 1
		(primitive_site TIEOFF_X24Y342 TIEOFF internal 3)
	)
	(tile 23 41 CLEXM_X17Y171 CLEXM 2
		(primitive_site SLICE_X26Y169 SLICEM internal 50)
		(primitive_site SLICE_X27Y169 SLICEX internal 43)
	)
	(tile 23 42 INT_X18Y171 INT 1
		(primitive_site TIEOFF_X25Y342 TIEOFF internal 3)
	)
	(tile 23 43 CLEXL_X18Y171 CLEXL 2
		(primitive_site SLICE_X28Y169 SLICEL internal 45)
		(primitive_site SLICE_X29Y169 SLICEX internal 43)
	)
	(tile 23 44 INT_X19Y171 INT 1
		(primitive_site TIEOFF_X26Y342 TIEOFF internal 3)
	)
	(tile 23 45 CLEXM_X19Y171 CLEXM 2
		(primitive_site SLICE_X30Y169 SLICEM internal 50)
		(primitive_site SLICE_X31Y169 SLICEX internal 43)
	)
	(tile 23 46 INT_X20Y171 INT 1
		(primitive_site TIEOFF_X28Y342 TIEOFF internal 3)
	)
	(tile 23 47 CLEXL_X20Y171 CLEXL 2
		(primitive_site SLICE_X32Y169 SLICEL internal 45)
		(primitive_site SLICE_X33Y169 SLICEX internal 43)
	)
	(tile 23 48 NULL_X48Y185 NULL 0
	)
	(tile 23 49 REG_V_X20Y171 REG_V 0
	)
	(tile 23 50 INT_X21Y171 INT 1
		(primitive_site TIEOFF_X31Y342 TIEOFF internal 3)
	)
	(tile 23 51 CLEXM_X21Y171 CLEXM 2
		(primitive_site SLICE_X34Y169 SLICEM internal 50)
		(primitive_site SLICE_X35Y169 SLICEX internal 43)
	)
	(tile 23 52 INT_X22Y171 INT 1
		(primitive_site TIEOFF_X33Y342 TIEOFF internal 3)
	)
	(tile 23 53 CLEXL_X22Y171 CLEXL 2
		(primitive_site SLICE_X36Y169 SLICEL internal 45)
		(primitive_site SLICE_X37Y169 SLICEX internal 43)
	)
	(tile 23 54 INT_X23Y171 INT 1
		(primitive_site TIEOFF_X35Y342 TIEOFF internal 3)
	)
	(tile 23 55 CLEXM_X23Y171 CLEXM 2
		(primitive_site SLICE_X38Y169 SLICEM internal 50)
		(primitive_site SLICE_X39Y169 SLICEX internal 43)
	)
	(tile 23 56 INT_X24Y171 INT 1
		(primitive_site TIEOFF_X36Y342 TIEOFF internal 3)
	)
	(tile 23 57 CLEXL_X24Y171 CLEXL 2
		(primitive_site SLICE_X40Y169 SLICEL internal 45)
		(primitive_site SLICE_X41Y169 SLICEX internal 43)
	)
	(tile 23 58 INT_X25Y171 INT 1
		(primitive_site TIEOFF_X37Y342 TIEOFF internal 3)
	)
	(tile 23 59 CLEXM_X25Y171 CLEXM 2
		(primitive_site SLICE_X42Y169 SLICEM internal 50)
		(primitive_site SLICE_X43Y169 SLICEX internal 43)
	)
	(tile 23 60 INT_X26Y171 INT 1
		(primitive_site TIEOFF_X38Y342 TIEOFF internal 3)
	)
	(tile 23 61 CLEXL_X26Y171 CLEXL 2
		(primitive_site SLICE_X44Y169 SLICEL internal 45)
		(primitive_site SLICE_X45Y169 SLICEX internal 43)
	)
	(tile 23 62 INT_BRAM_X27Y171 INT_BRAM 1
		(primitive_site TIEOFF_X39Y342 TIEOFF internal 3)
	)
	(tile 23 63 INT_INTERFACE_X27Y171 INT_INTERFACE 0
	)
	(tile 23 64 NULL_X64Y185 NULL 0
	)
	(tile 23 65 INT_X28Y171 INT 1
		(primitive_site TIEOFF_X40Y342 TIEOFF internal 3)
	)
	(tile 23 66 CLEXL_X28Y171 CLEXL 2
		(primitive_site SLICE_X46Y169 SLICEL internal 45)
		(primitive_site SLICE_X47Y169 SLICEX internal 43)
	)
	(tile 23 67 INT_X29Y171 INT 1
		(primitive_site TIEOFF_X41Y342 TIEOFF internal 3)
	)
	(tile 23 68 CLEXM_X29Y171 CLEXM 2
		(primitive_site SLICE_X48Y169 SLICEM internal 50)
		(primitive_site SLICE_X49Y169 SLICEX internal 43)
	)
	(tile 23 69 INT_X30Y171 INT 1
		(primitive_site TIEOFF_X42Y342 TIEOFF internal 3)
	)
	(tile 23 70 CLEXL_X30Y171 CLEXL 2
		(primitive_site SLICE_X50Y169 SLICEL internal 45)
		(primitive_site SLICE_X51Y169 SLICEX internal 43)
	)
	(tile 23 71 INT_X31Y171 INT 1
		(primitive_site TIEOFF_X43Y342 TIEOFF internal 3)
	)
	(tile 23 72 CLEXM_X31Y171 CLEXM 2
		(primitive_site SLICE_X52Y169 SLICEM internal 50)
		(primitive_site SLICE_X53Y169 SLICEX internal 43)
	)
	(tile 23 73 INT_X32Y171 INT 1
		(primitive_site TIEOFF_X44Y342 TIEOFF internal 3)
	)
	(tile 23 74 CLEXL_X32Y171 CLEXL 2
		(primitive_site SLICE_X54Y169 SLICEL internal 45)
		(primitive_site SLICE_X55Y169 SLICEX internal 43)
	)
	(tile 23 75 INT_X33Y171 INT 1
		(primitive_site TIEOFF_X45Y342 TIEOFF internal 3)
	)
	(tile 23 76 INT_INTERFACE_X33Y171 INT_INTERFACE 0
	)
	(tile 23 77 NULL_X77Y185 NULL 0
	)
	(tile 23 78 INT_X34Y171 INT 1
		(primitive_site TIEOFF_X46Y342 TIEOFF internal 3)
	)
	(tile 23 79 CLEXM_X34Y171 CLEXM 2
		(primitive_site SLICE_X56Y169 SLICEM internal 50)
		(primitive_site SLICE_X57Y169 SLICEX internal 43)
	)
	(tile 23 80 INT_X35Y171 INT 1
		(primitive_site TIEOFF_X48Y342 TIEOFF internal 3)
	)
	(tile 23 81 CLEXL_X35Y171 CLEXL 2
		(primitive_site SLICE_X58Y169 SLICEL internal 45)
		(primitive_site SLICE_X59Y169 SLICEX internal 43)
	)
	(tile 23 82 INT_X36Y171 INT 1
		(primitive_site TIEOFF_X50Y342 TIEOFF internal 3)
	)
	(tile 23 83 INT_INTERFACE_X36Y171 INT_INTERFACE 0
	)
	(tile 23 84 NULL_X84Y185 NULL 0
	)
	(tile 23 85 INT_X37Y171 INT 1
		(primitive_site TIEOFF_X51Y342 TIEOFF internal 3)
	)
	(tile 23 86 CLEXM_X37Y171 CLEXM 2
		(primitive_site SLICE_X60Y169 SLICEM internal 50)
		(primitive_site SLICE_X61Y169 SLICEX internal 43)
	)
	(tile 23 87 INT_X38Y171 INT 1
		(primitive_site TIEOFF_X53Y342 TIEOFF internal 3)
	)
	(tile 23 88 CLEXL_X38Y171 CLEXL 2
		(primitive_site SLICE_X62Y169 SLICEL internal 45)
		(primitive_site SLICE_X63Y169 SLICEX internal 43)
	)
	(tile 23 89 INT_BRAM_X39Y171 INT_BRAM 1
		(primitive_site TIEOFF_X55Y342 TIEOFF internal 3)
	)
	(tile 23 90 INT_INTERFACE_X39Y171 INT_INTERFACE 0
	)
	(tile 23 91 NULL_X91Y185 NULL 0
	)
	(tile 23 92 INT_X40Y171 INT 1
		(primitive_site TIEOFF_X56Y342 TIEOFF internal 3)
	)
	(tile 23 93 CLEXM_X40Y171 CLEXM 2
		(primitive_site SLICE_X64Y169 SLICEM internal 50)
		(primitive_site SLICE_X65Y169 SLICEX internal 43)
	)
	(tile 23 94 INT_X41Y171 INT 1
		(primitive_site TIEOFF_X58Y342 TIEOFF internal 3)
	)
	(tile 23 95 CLEXL_X41Y171 CLEXL 2
		(primitive_site SLICE_X66Y169 SLICEL internal 45)
		(primitive_site SLICE_X67Y169 SLICEX internal 43)
	)
	(tile 23 96 INT_X42Y171 INT 1
		(primitive_site TIEOFF_X60Y342 TIEOFF internal 3)
	)
	(tile 23 97 INT_INTERFACE_X42Y171 INT_INTERFACE 0
	)
	(tile 23 98 NULL_X98Y185 NULL 0
	)
	(tile 23 99 IOI_RTERM_X99Y185 IOI_RTERM 0
	)
	(tile 23 100 EMP_RIOB_X42Y171 EMP_RIOB 0
	)
	(tile 24 0 EMP_LIOB_X0Y184 EMP_LIOB 0
	)
	(tile 24 1 IOI_LTERM_X1Y184 IOI_LTERM 0
	)
	(tile 24 2 INT_X0Y170 INT 1
		(primitive_site TIEOFF_X0Y340 TIEOFF internal 3)
	)
	(tile 24 3 INT_INTERFACE_X0Y170 INT_INTERFACE 0
	)
	(tile 24 4 NULL_X4Y184 NULL 0
	)
	(tile 24 5 INT_X1Y170 INT 1
		(primitive_site TIEOFF_X2Y340 TIEOFF internal 3)
	)
	(tile 24 6 CLEXL_X1Y170 CLEXL 2
		(primitive_site SLICE_X0Y168 SLICEL internal 45)
		(primitive_site SLICE_X1Y168 SLICEX internal 43)
	)
	(tile 24 7 INT_X2Y170 INT 1
		(primitive_site TIEOFF_X4Y340 TIEOFF internal 3)
	)
	(tile 24 8 CLEXM_X2Y170 CLEXM 2
		(primitive_site SLICE_X2Y168 SLICEM internal 50)
		(primitive_site SLICE_X3Y168 SLICEX internal 43)
	)
	(tile 24 9 INT_BRAM_X3Y170 INT_BRAM 1
		(primitive_site TIEOFF_X6Y340 TIEOFF internal 3)
	)
	(tile 24 10 INT_INTERFACE_X3Y170 INT_INTERFACE 0
	)
	(tile 24 11 NULL_X11Y184 NULL 0
	)
	(tile 24 12 INT_X4Y170 INT 1
		(primitive_site TIEOFF_X7Y340 TIEOFF internal 3)
	)
	(tile 24 13 CLEXL_X4Y170 CLEXL 2
		(primitive_site SLICE_X4Y168 SLICEL internal 45)
		(primitive_site SLICE_X5Y168 SLICEX internal 43)
	)
	(tile 24 14 INT_X5Y170 INT 1
		(primitive_site TIEOFF_X9Y340 TIEOFF internal 3)
	)
	(tile 24 15 CLEXM_X5Y170 CLEXM 2
		(primitive_site SLICE_X6Y168 SLICEM internal 50)
		(primitive_site SLICE_X7Y168 SLICEX internal 43)
	)
	(tile 24 16 INT_X6Y170 INT 1
		(primitive_site TIEOFF_X11Y340 TIEOFF internal 3)
	)
	(tile 24 17 CLEXL_X6Y170 CLEXL 2
		(primitive_site SLICE_X8Y168 SLICEL internal 45)
		(primitive_site SLICE_X9Y168 SLICEX internal 43)
	)
	(tile 24 18 INT_X7Y170 INT 1
		(primitive_site TIEOFF_X13Y340 TIEOFF internal 3)
	)
	(tile 24 19 CLEXM_X7Y170 CLEXM 2
		(primitive_site SLICE_X10Y168 SLICEM internal 50)
		(primitive_site SLICE_X11Y168 SLICEX internal 43)
	)
	(tile 24 20 INT_X8Y170 INT 1
		(primitive_site TIEOFF_X15Y340 TIEOFF internal 3)
	)
	(tile 24 21 INT_INTERFACE_X8Y170 INT_INTERFACE 0
	)
	(tile 24 22 NULL_X22Y184 NULL 0
	)
	(tile 24 23 INT_X9Y170 INT 1
		(primitive_site TIEOFF_X16Y340 TIEOFF internal 3)
	)
	(tile 24 24 CLEXL_X9Y170 CLEXL 2
		(primitive_site SLICE_X12Y168 SLICEL internal 45)
		(primitive_site SLICE_X13Y168 SLICEX internal 43)
	)
	(tile 24 25 INT_X10Y170 INT 1
		(primitive_site TIEOFF_X17Y340 TIEOFF internal 3)
	)
	(tile 24 26 CLEXM_X10Y170 CLEXM 2
		(primitive_site SLICE_X14Y168 SLICEM internal 50)
		(primitive_site SLICE_X15Y168 SLICEX internal 43)
	)
	(tile 24 27 INT_X11Y170 INT 1
		(primitive_site TIEOFF_X18Y340 TIEOFF internal 3)
	)
	(tile 24 28 CLEXL_X11Y170 CLEXL 2
		(primitive_site SLICE_X16Y168 SLICEL internal 45)
		(primitive_site SLICE_X17Y168 SLICEX internal 43)
	)
	(tile 24 29 INT_X12Y170 INT 1
		(primitive_site TIEOFF_X19Y340 TIEOFF internal 3)
	)
	(tile 24 30 INT_INTERFACE_RTERM_X30Y184 INT_INTERFACE_RTERM 0
	)
	(tile 24 31 NULL_X31Y184 NULL 0
	)
	(tile 24 32 NULL_X32Y184 NULL 0
	)
	(tile 24 33 NULL_X33Y184 NULL 0
	)
	(tile 24 34 NULL_X34Y184 NULL 0
	)
	(tile 24 35 NULL_X35Y184 NULL 0
	)
	(tile 24 36 NULL_X36Y184 NULL 0
	)
	(tile 24 37 INT_INTERFACE_LTERM_X37Y184 INT_INTERFACE_LTERM 0
	)
	(tile 24 38 INT_X16Y170 INT_TERM 1
		(primitive_site TIEOFF_X23Y340 TIEOFF internal 3)
	)
	(tile 24 39 NULL_X39Y184 NULL 0
	)
	(tile 24 40 INT_X17Y170 INT 1
		(primitive_site TIEOFF_X24Y340 TIEOFF internal 3)
	)
	(tile 24 41 CLEXM_X17Y170 CLEXM 2
		(primitive_site SLICE_X26Y168 SLICEM internal 50)
		(primitive_site SLICE_X27Y168 SLICEX internal 43)
	)
	(tile 24 42 INT_X18Y170 INT 1
		(primitive_site TIEOFF_X25Y340 TIEOFF internal 3)
	)
	(tile 24 43 CLEXL_X18Y170 CLEXL 2
		(primitive_site SLICE_X28Y168 SLICEL internal 45)
		(primitive_site SLICE_X29Y168 SLICEX internal 43)
	)
	(tile 24 44 INT_X19Y170 INT 1
		(primitive_site TIEOFF_X26Y340 TIEOFF internal 3)
	)
	(tile 24 45 CLEXM_X19Y170 CLEXM 2
		(primitive_site SLICE_X30Y168 SLICEM internal 50)
		(primitive_site SLICE_X31Y168 SLICEX internal 43)
	)
	(tile 24 46 INT_X20Y170 INT 1
		(primitive_site TIEOFF_X28Y340 TIEOFF internal 3)
	)
	(tile 24 47 CLEXL_X20Y170 CLEXL 2
		(primitive_site SLICE_X32Y168 SLICEL internal 45)
		(primitive_site SLICE_X33Y168 SLICEX internal 43)
	)
	(tile 24 48 NULL_X48Y184 NULL 0
	)
	(tile 24 49 REG_V_X20Y170 REG_V 0
	)
	(tile 24 50 INT_X21Y170 INT 1
		(primitive_site TIEOFF_X31Y340 TIEOFF internal 3)
	)
	(tile 24 51 CLEXM_X21Y170 CLEXM 2
		(primitive_site SLICE_X34Y168 SLICEM internal 50)
		(primitive_site SLICE_X35Y168 SLICEX internal 43)
	)
	(tile 24 52 INT_X22Y170 INT 1
		(primitive_site TIEOFF_X33Y340 TIEOFF internal 3)
	)
	(tile 24 53 CLEXL_X22Y170 CLEXL 2
		(primitive_site SLICE_X36Y168 SLICEL internal 45)
		(primitive_site SLICE_X37Y168 SLICEX internal 43)
	)
	(tile 24 54 INT_X23Y170 INT 1
		(primitive_site TIEOFF_X35Y340 TIEOFF internal 3)
	)
	(tile 24 55 CLEXM_X23Y170 CLEXM 2
		(primitive_site SLICE_X38Y168 SLICEM internal 50)
		(primitive_site SLICE_X39Y168 SLICEX internal 43)
	)
	(tile 24 56 INT_X24Y170 INT 1
		(primitive_site TIEOFF_X36Y340 TIEOFF internal 3)
	)
	(tile 24 57 CLEXL_X24Y170 CLEXL 2
		(primitive_site SLICE_X40Y168 SLICEL internal 45)
		(primitive_site SLICE_X41Y168 SLICEX internal 43)
	)
	(tile 24 58 INT_X25Y170 INT 1
		(primitive_site TIEOFF_X37Y340 TIEOFF internal 3)
	)
	(tile 24 59 CLEXM_X25Y170 CLEXM 2
		(primitive_site SLICE_X42Y168 SLICEM internal 50)
		(primitive_site SLICE_X43Y168 SLICEX internal 43)
	)
	(tile 24 60 INT_X26Y170 INT 1
		(primitive_site TIEOFF_X38Y340 TIEOFF internal 3)
	)
	(tile 24 61 CLEXL_X26Y170 CLEXL 2
		(primitive_site SLICE_X44Y168 SLICEL internal 45)
		(primitive_site SLICE_X45Y168 SLICEX internal 43)
	)
	(tile 24 62 INT_BRAM_X27Y170 INT_BRAM 1
		(primitive_site TIEOFF_X39Y340 TIEOFF internal 3)
	)
	(tile 24 63 INT_INTERFACE_X27Y170 INT_INTERFACE 0
	)
	(tile 24 64 NULL_X64Y184 NULL 0
	)
	(tile 24 65 INT_X28Y170 INT 1
		(primitive_site TIEOFF_X40Y340 TIEOFF internal 3)
	)
	(tile 24 66 CLEXL_X28Y170 CLEXL 2
		(primitive_site SLICE_X46Y168 SLICEL internal 45)
		(primitive_site SLICE_X47Y168 SLICEX internal 43)
	)
	(tile 24 67 INT_X29Y170 INT 1
		(primitive_site TIEOFF_X41Y340 TIEOFF internal 3)
	)
	(tile 24 68 CLEXM_X29Y170 CLEXM 2
		(primitive_site SLICE_X48Y168 SLICEM internal 50)
		(primitive_site SLICE_X49Y168 SLICEX internal 43)
	)
	(tile 24 69 INT_X30Y170 INT 1
		(primitive_site TIEOFF_X42Y340 TIEOFF internal 3)
	)
	(tile 24 70 CLEXL_X30Y170 CLEXL 2
		(primitive_site SLICE_X50Y168 SLICEL internal 45)
		(primitive_site SLICE_X51Y168 SLICEX internal 43)
	)
	(tile 24 71 INT_X31Y170 INT 1
		(primitive_site TIEOFF_X43Y340 TIEOFF internal 3)
	)
	(tile 24 72 CLEXM_X31Y170 CLEXM 2
		(primitive_site SLICE_X52Y168 SLICEM internal 50)
		(primitive_site SLICE_X53Y168 SLICEX internal 43)
	)
	(tile 24 73 INT_X32Y170 INT 1
		(primitive_site TIEOFF_X44Y340 TIEOFF internal 3)
	)
	(tile 24 74 CLEXL_X32Y170 CLEXL 2
		(primitive_site SLICE_X54Y168 SLICEL internal 45)
		(primitive_site SLICE_X55Y168 SLICEX internal 43)
	)
	(tile 24 75 INT_X33Y170 INT 1
		(primitive_site TIEOFF_X45Y340 TIEOFF internal 3)
	)
	(tile 24 76 INT_INTERFACE_X33Y170 INT_INTERFACE 0
	)
	(tile 24 77 NULL_X77Y184 NULL 0
	)
	(tile 24 78 INT_X34Y170 INT 1
		(primitive_site TIEOFF_X46Y340 TIEOFF internal 3)
	)
	(tile 24 79 CLEXM_X34Y170 CLEXM 2
		(primitive_site SLICE_X56Y168 SLICEM internal 50)
		(primitive_site SLICE_X57Y168 SLICEX internal 43)
	)
	(tile 24 80 INT_X35Y170 INT 1
		(primitive_site TIEOFF_X48Y340 TIEOFF internal 3)
	)
	(tile 24 81 CLEXL_X35Y170 CLEXL 2
		(primitive_site SLICE_X58Y168 SLICEL internal 45)
		(primitive_site SLICE_X59Y168 SLICEX internal 43)
	)
	(tile 24 82 INT_X36Y170 INT 1
		(primitive_site TIEOFF_X50Y340 TIEOFF internal 3)
	)
	(tile 24 83 INT_INTERFACE_X36Y170 INT_INTERFACE 0
	)
	(tile 24 84 NULL_X84Y184 NULL 0
	)
	(tile 24 85 INT_X37Y170 INT 1
		(primitive_site TIEOFF_X51Y340 TIEOFF internal 3)
	)
	(tile 24 86 CLEXM_X37Y170 CLEXM 2
		(primitive_site SLICE_X60Y168 SLICEM internal 50)
		(primitive_site SLICE_X61Y168 SLICEX internal 43)
	)
	(tile 24 87 INT_X38Y170 INT 1
		(primitive_site TIEOFF_X53Y340 TIEOFF internal 3)
	)
	(tile 24 88 CLEXL_X38Y170 CLEXL 2
		(primitive_site SLICE_X62Y168 SLICEL internal 45)
		(primitive_site SLICE_X63Y168 SLICEX internal 43)
	)
	(tile 24 89 INT_BRAM_X39Y170 INT_BRAM 1
		(primitive_site TIEOFF_X55Y340 TIEOFF internal 3)
	)
	(tile 24 90 INT_INTERFACE_X39Y170 INT_INTERFACE 0
	)
	(tile 24 91 NULL_X91Y184 NULL 0
	)
	(tile 24 92 INT_X40Y170 INT 1
		(primitive_site TIEOFF_X56Y340 TIEOFF internal 3)
	)
	(tile 24 93 CLEXM_X40Y170 CLEXM 2
		(primitive_site SLICE_X64Y168 SLICEM internal 50)
		(primitive_site SLICE_X65Y168 SLICEX internal 43)
	)
	(tile 24 94 INT_X41Y170 INT 1
		(primitive_site TIEOFF_X58Y340 TIEOFF internal 3)
	)
	(tile 24 95 CLEXL_X41Y170 CLEXL 2
		(primitive_site SLICE_X66Y168 SLICEL internal 45)
		(primitive_site SLICE_X67Y168 SLICEX internal 43)
	)
	(tile 24 96 INT_X42Y170 INT 1
		(primitive_site TIEOFF_X60Y340 TIEOFF internal 3)
	)
	(tile 24 97 INT_INTERFACE_X42Y170 INT_INTERFACE 0
	)
	(tile 24 98 NULL_X98Y184 NULL 0
	)
	(tile 24 99 IOI_RTERM_X99Y184 IOI_RTERM 0
	)
	(tile 24 100 EMP_RIOB_X42Y170 EMP_RIOB 0
	)
	(tile 25 0 EMP_LIOB_X0Y183 EMP_LIOB 0
	)
	(tile 25 1 IOI_LTERM_X1Y183 IOI_LTERM 0
	)
	(tile 25 2 INT_X0Y169 INT 1
		(primitive_site TIEOFF_X0Y338 TIEOFF internal 3)
	)
	(tile 25 3 INT_INTERFACE_X0Y169 INT_INTERFACE 0
	)
	(tile 25 4 NULL_X4Y183 NULL 0
	)
	(tile 25 5 INT_X1Y169 INT 1
		(primitive_site TIEOFF_X2Y338 TIEOFF internal 3)
	)
	(tile 25 6 CLEXL_X1Y169 CLEXL 2
		(primitive_site SLICE_X0Y167 SLICEL internal 45)
		(primitive_site SLICE_X1Y167 SLICEX internal 43)
	)
	(tile 25 7 INT_X2Y169 INT 1
		(primitive_site TIEOFF_X4Y338 TIEOFF internal 3)
	)
	(tile 25 8 CLEXM_X2Y169 CLEXM 2
		(primitive_site SLICE_X2Y167 SLICEM internal 50)
		(primitive_site SLICE_X3Y167 SLICEX internal 43)
	)
	(tile 25 9 INT_BRAM_X3Y169 INT_BRAM 1
		(primitive_site TIEOFF_X6Y338 TIEOFF internal 3)
	)
	(tile 25 10 INT_INTERFACE_X3Y169 INT_INTERFACE 0
	)
	(tile 25 11 NULL_X11Y183 NULL 0
	)
	(tile 25 12 INT_X4Y169 INT 1
		(primitive_site TIEOFF_X7Y338 TIEOFF internal 3)
	)
	(tile 25 13 CLEXL_X4Y169 CLEXL 2
		(primitive_site SLICE_X4Y167 SLICEL internal 45)
		(primitive_site SLICE_X5Y167 SLICEX internal 43)
	)
	(tile 25 14 INT_X5Y169 INT 1
		(primitive_site TIEOFF_X9Y338 TIEOFF internal 3)
	)
	(tile 25 15 CLEXM_X5Y169 CLEXM 2
		(primitive_site SLICE_X6Y167 SLICEM internal 50)
		(primitive_site SLICE_X7Y167 SLICEX internal 43)
	)
	(tile 25 16 INT_X6Y169 INT 1
		(primitive_site TIEOFF_X11Y338 TIEOFF internal 3)
	)
	(tile 25 17 CLEXL_X6Y169 CLEXL 2
		(primitive_site SLICE_X8Y167 SLICEL internal 45)
		(primitive_site SLICE_X9Y167 SLICEX internal 43)
	)
	(tile 25 18 INT_X7Y169 INT 1
		(primitive_site TIEOFF_X13Y338 TIEOFF internal 3)
	)
	(tile 25 19 CLEXM_X7Y169 CLEXM 2
		(primitive_site SLICE_X10Y167 SLICEM internal 50)
		(primitive_site SLICE_X11Y167 SLICEX internal 43)
	)
	(tile 25 20 INT_X8Y169 INT 1
		(primitive_site TIEOFF_X15Y338 TIEOFF internal 3)
	)
	(tile 25 21 INT_INTERFACE_X8Y169 INT_INTERFACE 0
	)
	(tile 25 22 NULL_X22Y183 NULL 0
	)
	(tile 25 23 INT_X9Y169 INT 1
		(primitive_site TIEOFF_X16Y338 TIEOFF internal 3)
	)
	(tile 25 24 CLEXL_X9Y169 CLEXL 2
		(primitive_site SLICE_X12Y167 SLICEL internal 45)
		(primitive_site SLICE_X13Y167 SLICEX internal 43)
	)
	(tile 25 25 INT_X10Y169 INT 1
		(primitive_site TIEOFF_X17Y338 TIEOFF internal 3)
	)
	(tile 25 26 CLEXM_X10Y169 CLEXM 2
		(primitive_site SLICE_X14Y167 SLICEM internal 50)
		(primitive_site SLICE_X15Y167 SLICEX internal 43)
	)
	(tile 25 27 INT_X11Y169 INT 1
		(primitive_site TIEOFF_X18Y338 TIEOFF internal 3)
	)
	(tile 25 28 CLEXL_X11Y169 CLEXL 2
		(primitive_site SLICE_X16Y167 SLICEL internal 45)
		(primitive_site SLICE_X17Y167 SLICEX internal 43)
	)
	(tile 25 29 INT_X12Y169 INT 1
		(primitive_site TIEOFF_X19Y338 TIEOFF internal 3)
	)
	(tile 25 30 INT_INTERFACE_RTERM_X30Y183 INT_INTERFACE_RTERM 0
	)
	(tile 25 31 NULL_X31Y183 NULL 0
	)
	(tile 25 32 NULL_X32Y183 NULL 0
	)
	(tile 25 33 NULL_X33Y183 NULL 0
	)
	(tile 25 34 NULL_X34Y183 NULL 0
	)
	(tile 25 35 NULL_X35Y183 NULL 0
	)
	(tile 25 36 NULL_X36Y183 NULL 0
	)
	(tile 25 37 INT_INTERFACE_LTERM_X37Y183 INT_INTERFACE_LTERM 0
	)
	(tile 25 38 INT_X16Y169 INT_TERM 1
		(primitive_site TIEOFF_X23Y338 TIEOFF internal 3)
	)
	(tile 25 39 NULL_X39Y183 NULL 0
	)
	(tile 25 40 INT_X17Y169 INT 1
		(primitive_site TIEOFF_X24Y338 TIEOFF internal 3)
	)
	(tile 25 41 CLEXM_X17Y169 CLEXM 2
		(primitive_site SLICE_X26Y167 SLICEM internal 50)
		(primitive_site SLICE_X27Y167 SLICEX internal 43)
	)
	(tile 25 42 INT_X18Y169 INT 1
		(primitive_site TIEOFF_X25Y338 TIEOFF internal 3)
	)
	(tile 25 43 CLEXL_X18Y169 CLEXL 2
		(primitive_site SLICE_X28Y167 SLICEL internal 45)
		(primitive_site SLICE_X29Y167 SLICEX internal 43)
	)
	(tile 25 44 INT_X19Y169 INT 1
		(primitive_site TIEOFF_X26Y338 TIEOFF internal 3)
	)
	(tile 25 45 CLEXM_X19Y169 CLEXM 2
		(primitive_site SLICE_X30Y167 SLICEM internal 50)
		(primitive_site SLICE_X31Y167 SLICEX internal 43)
	)
	(tile 25 46 INT_X20Y169 INT 1
		(primitive_site TIEOFF_X28Y338 TIEOFF internal 3)
	)
	(tile 25 47 CLEXL_X20Y169 CLEXL 2
		(primitive_site SLICE_X32Y167 SLICEL internal 45)
		(primitive_site SLICE_X33Y167 SLICEX internal 43)
	)
	(tile 25 48 NULL_X48Y183 NULL 0
	)
	(tile 25 49 REG_V_X20Y169 REG_V 0
	)
	(tile 25 50 INT_X21Y169 INT 1
		(primitive_site TIEOFF_X31Y338 TIEOFF internal 3)
	)
	(tile 25 51 CLEXM_X21Y169 CLEXM 2
		(primitive_site SLICE_X34Y167 SLICEM internal 50)
		(primitive_site SLICE_X35Y167 SLICEX internal 43)
	)
	(tile 25 52 INT_X22Y169 INT 1
		(primitive_site TIEOFF_X33Y338 TIEOFF internal 3)
	)
	(tile 25 53 CLEXL_X22Y169 CLEXL 2
		(primitive_site SLICE_X36Y167 SLICEL internal 45)
		(primitive_site SLICE_X37Y167 SLICEX internal 43)
	)
	(tile 25 54 INT_X23Y169 INT 1
		(primitive_site TIEOFF_X35Y338 TIEOFF internal 3)
	)
	(tile 25 55 CLEXM_X23Y169 CLEXM 2
		(primitive_site SLICE_X38Y167 SLICEM internal 50)
		(primitive_site SLICE_X39Y167 SLICEX internal 43)
	)
	(tile 25 56 INT_X24Y169 INT 1
		(primitive_site TIEOFF_X36Y338 TIEOFF internal 3)
	)
	(tile 25 57 CLEXL_X24Y169 CLEXL 2
		(primitive_site SLICE_X40Y167 SLICEL internal 45)
		(primitive_site SLICE_X41Y167 SLICEX internal 43)
	)
	(tile 25 58 INT_X25Y169 INT 1
		(primitive_site TIEOFF_X37Y338 TIEOFF internal 3)
	)
	(tile 25 59 CLEXM_X25Y169 CLEXM 2
		(primitive_site SLICE_X42Y167 SLICEM internal 50)
		(primitive_site SLICE_X43Y167 SLICEX internal 43)
	)
	(tile 25 60 INT_X26Y169 INT 1
		(primitive_site TIEOFF_X38Y338 TIEOFF internal 3)
	)
	(tile 25 61 CLEXL_X26Y169 CLEXL 2
		(primitive_site SLICE_X44Y167 SLICEL internal 45)
		(primitive_site SLICE_X45Y167 SLICEX internal 43)
	)
	(tile 25 62 INT_BRAM_X27Y169 INT_BRAM 1
		(primitive_site TIEOFF_X39Y338 TIEOFF internal 3)
	)
	(tile 25 63 INT_INTERFACE_X27Y169 INT_INTERFACE 0
	)
	(tile 25 64 NULL_X64Y183 NULL 0
	)
	(tile 25 65 INT_X28Y169 INT 1
		(primitive_site TIEOFF_X40Y338 TIEOFF internal 3)
	)
	(tile 25 66 CLEXL_X28Y169 CLEXL 2
		(primitive_site SLICE_X46Y167 SLICEL internal 45)
		(primitive_site SLICE_X47Y167 SLICEX internal 43)
	)
	(tile 25 67 INT_X29Y169 INT 1
		(primitive_site TIEOFF_X41Y338 TIEOFF internal 3)
	)
	(tile 25 68 CLEXM_X29Y169 CLEXM 2
		(primitive_site SLICE_X48Y167 SLICEM internal 50)
		(primitive_site SLICE_X49Y167 SLICEX internal 43)
	)
	(tile 25 69 INT_X30Y169 INT 1
		(primitive_site TIEOFF_X42Y338 TIEOFF internal 3)
	)
	(tile 25 70 CLEXL_X30Y169 CLEXL 2
		(primitive_site SLICE_X50Y167 SLICEL internal 45)
		(primitive_site SLICE_X51Y167 SLICEX internal 43)
	)
	(tile 25 71 INT_X31Y169 INT 1
		(primitive_site TIEOFF_X43Y338 TIEOFF internal 3)
	)
	(tile 25 72 CLEXM_X31Y169 CLEXM 2
		(primitive_site SLICE_X52Y167 SLICEM internal 50)
		(primitive_site SLICE_X53Y167 SLICEX internal 43)
	)
	(tile 25 73 INT_X32Y169 INT 1
		(primitive_site TIEOFF_X44Y338 TIEOFF internal 3)
	)
	(tile 25 74 CLEXL_X32Y169 CLEXL 2
		(primitive_site SLICE_X54Y167 SLICEL internal 45)
		(primitive_site SLICE_X55Y167 SLICEX internal 43)
	)
	(tile 25 75 INT_X33Y169 INT 1
		(primitive_site TIEOFF_X45Y338 TIEOFF internal 3)
	)
	(tile 25 76 INT_INTERFACE_X33Y169 INT_INTERFACE 0
	)
	(tile 25 77 NULL_X77Y183 NULL 0
	)
	(tile 25 78 INT_X34Y169 INT 1
		(primitive_site TIEOFF_X46Y338 TIEOFF internal 3)
	)
	(tile 25 79 CLEXM_X34Y169 CLEXM 2
		(primitive_site SLICE_X56Y167 SLICEM internal 50)
		(primitive_site SLICE_X57Y167 SLICEX internal 43)
	)
	(tile 25 80 INT_X35Y169 INT 1
		(primitive_site TIEOFF_X48Y338 TIEOFF internal 3)
	)
	(tile 25 81 CLEXL_X35Y169 CLEXL 2
		(primitive_site SLICE_X58Y167 SLICEL internal 45)
		(primitive_site SLICE_X59Y167 SLICEX internal 43)
	)
	(tile 25 82 INT_X36Y169 INT 1
		(primitive_site TIEOFF_X50Y338 TIEOFF internal 3)
	)
	(tile 25 83 INT_INTERFACE_X36Y169 INT_INTERFACE 0
	)
	(tile 25 84 NULL_X84Y183 NULL 0
	)
	(tile 25 85 INT_X37Y169 INT 1
		(primitive_site TIEOFF_X51Y338 TIEOFF internal 3)
	)
	(tile 25 86 CLEXM_X37Y169 CLEXM 2
		(primitive_site SLICE_X60Y167 SLICEM internal 50)
		(primitive_site SLICE_X61Y167 SLICEX internal 43)
	)
	(tile 25 87 INT_X38Y169 INT 1
		(primitive_site TIEOFF_X53Y338 TIEOFF internal 3)
	)
	(tile 25 88 CLEXL_X38Y169 CLEXL 2
		(primitive_site SLICE_X62Y167 SLICEL internal 45)
		(primitive_site SLICE_X63Y167 SLICEX internal 43)
	)
	(tile 25 89 INT_BRAM_X39Y169 INT_BRAM 1
		(primitive_site TIEOFF_X55Y338 TIEOFF internal 3)
	)
	(tile 25 90 INT_INTERFACE_X39Y169 INT_INTERFACE 0
	)
	(tile 25 91 NULL_X91Y183 NULL 0
	)
	(tile 25 92 INT_X40Y169 INT 1
		(primitive_site TIEOFF_X56Y338 TIEOFF internal 3)
	)
	(tile 25 93 CLEXM_X40Y169 CLEXM 2
		(primitive_site SLICE_X64Y167 SLICEM internal 50)
		(primitive_site SLICE_X65Y167 SLICEX internal 43)
	)
	(tile 25 94 INT_X41Y169 INT 1
		(primitive_site TIEOFF_X58Y338 TIEOFF internal 3)
	)
	(tile 25 95 CLEXL_X41Y169 CLEXL 2
		(primitive_site SLICE_X66Y167 SLICEL internal 45)
		(primitive_site SLICE_X67Y167 SLICEX internal 43)
	)
	(tile 25 96 INT_X42Y169 INT 1
		(primitive_site TIEOFF_X60Y338 TIEOFF internal 3)
	)
	(tile 25 97 INT_INTERFACE_X42Y169 INT_INTERFACE 0
	)
	(tile 25 98 NULL_X98Y183 NULL 0
	)
	(tile 25 99 IOI_RTERM_X99Y183 IOI_RTERM 0
	)
	(tile 25 100 EMP_RIOB_X42Y169 EMP_RIOB 0
	)
	(tile 26 0 EMP_LIOB_X0Y182 EMP_LIOB 0
	)
	(tile 26 1 IOI_LTERM_X1Y182 IOI_LTERM 0
	)
	(tile 26 2 INT_X0Y168 INT 1
		(primitive_site TIEOFF_X0Y336 TIEOFF internal 3)
	)
	(tile 26 3 INT_INTERFACE_X0Y168 INT_INTERFACE 0
	)
	(tile 26 4 NULL_X4Y182 NULL 0
	)
	(tile 26 5 INT_X1Y168 INT 1
		(primitive_site TIEOFF_X2Y336 TIEOFF internal 3)
	)
	(tile 26 6 CLEXL_X1Y168 CLEXL 2
		(primitive_site SLICE_X0Y166 SLICEL internal 45)
		(primitive_site SLICE_X1Y166 SLICEX internal 43)
	)
	(tile 26 7 INT_X2Y168 INT 1
		(primitive_site TIEOFF_X4Y336 TIEOFF internal 3)
	)
	(tile 26 8 CLEXM_X2Y168 CLEXM 2
		(primitive_site SLICE_X2Y166 SLICEM internal 50)
		(primitive_site SLICE_X3Y166 SLICEX internal 43)
	)
	(tile 26 9 INT_BRAM_X3Y168 INT_BRAM 1
		(primitive_site TIEOFF_X6Y336 TIEOFF internal 3)
	)
	(tile 26 10 INT_INTERFACE_X3Y168 INT_INTERFACE 0
	)
	(tile 26 11 BRAMSITE2_X3Y168 BRAMSITE2 3
		(primitive_site RAMB16_X0Y84 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y84 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y85 RAMB8BWER internal 110)
	)
	(tile 26 12 INT_X4Y168 INT 1
		(primitive_site TIEOFF_X7Y336 TIEOFF internal 3)
	)
	(tile 26 13 CLEXL_X4Y168 CLEXL 2
		(primitive_site SLICE_X4Y166 SLICEL internal 45)
		(primitive_site SLICE_X5Y166 SLICEX internal 43)
	)
	(tile 26 14 INT_X5Y168 INT 1
		(primitive_site TIEOFF_X9Y336 TIEOFF internal 3)
	)
	(tile 26 15 CLEXM_X5Y168 CLEXM 2
		(primitive_site SLICE_X6Y166 SLICEM internal 50)
		(primitive_site SLICE_X7Y166 SLICEX internal 43)
	)
	(tile 26 16 INT_X6Y168 INT 1
		(primitive_site TIEOFF_X11Y336 TIEOFF internal 3)
	)
	(tile 26 17 CLEXL_X6Y168 CLEXL 2
		(primitive_site SLICE_X8Y166 SLICEL internal 45)
		(primitive_site SLICE_X9Y166 SLICEX internal 43)
	)
	(tile 26 18 INT_X7Y168 INT 1
		(primitive_site TIEOFF_X13Y336 TIEOFF internal 3)
	)
	(tile 26 19 CLEXM_X7Y168 CLEXM 2
		(primitive_site SLICE_X10Y166 SLICEM internal 50)
		(primitive_site SLICE_X11Y166 SLICEX internal 43)
	)
	(tile 26 20 INT_X8Y168 INT 1
		(primitive_site TIEOFF_X15Y336 TIEOFF internal 3)
	)
	(tile 26 21 INT_INTERFACE_X8Y168 INT_INTERFACE 0
	)
	(tile 26 22 MACCSITE2_X8Y168 MACCSITE2 1
		(primitive_site DSP48_X0Y42 DSP48A1 internal 346)
	)
	(tile 26 23 INT_X9Y168 INT 1
		(primitive_site TIEOFF_X16Y336 TIEOFF internal 3)
	)
	(tile 26 24 CLEXL_X9Y168 CLEXL 2
		(primitive_site SLICE_X12Y166 SLICEL internal 45)
		(primitive_site SLICE_X13Y166 SLICEX internal 43)
	)
	(tile 26 25 INT_X10Y168 INT 1
		(primitive_site TIEOFF_X17Y336 TIEOFF internal 3)
	)
	(tile 26 26 CLEXM_X10Y168 CLEXM 2
		(primitive_site SLICE_X14Y166 SLICEM internal 50)
		(primitive_site SLICE_X15Y166 SLICEX internal 43)
	)
	(tile 26 27 INT_X11Y168 INT 1
		(primitive_site TIEOFF_X18Y336 TIEOFF internal 3)
	)
	(tile 26 28 CLEXL_X11Y168 CLEXL 2
		(primitive_site SLICE_X16Y166 SLICEL internal 45)
		(primitive_site SLICE_X17Y166 SLICEX internal 43)
	)
	(tile 26 29 INT_X12Y168 INT 1
		(primitive_site TIEOFF_X19Y336 TIEOFF internal 3)
	)
	(tile 26 30 INT_INTERFACE_RTERM_X30Y182 INT_INTERFACE_RTERM 0
	)
	(tile 26 31 PCIE_TOP_INT_FEEDTHRU_X12Y168 PCIE_TOP_INT_FEEDTHRU 0
	)
	(tile 26 32 PCIE_TOP_CLB_FEEDTHRU_X12Y168 PCIE_TOP_CLB_FEEDTHRU 0
	)
	(tile 26 33 PCIE_TOP_INT_FEEDTHRU_X14Y159 PCIE_TOP_INT_FEEDTHRU 0
	)
	(tile 26 34 PCIE_TOP_CLB_FEEDTHRU_X14Y159 PCIE_TOP_CLB_FEEDTHRU 0
	)
	(tile 26 35 PCIE_TOP_UNUSED_X14Y159 PCIE_TOP_UNUSED 0
	)
	(tile 26 36 PCIE_TOP_INT_FEEDTHRU_X15Y159 PCIE_TOP_INT_FEEDTHRU 0
	)
	(tile 26 37 INT_INTERFACE_LTERM_X37Y182 INT_INTERFACE_LTERM 0
	)
	(tile 26 38 INT_X16Y168 INT_TERM 1
		(primitive_site TIEOFF_X23Y336 TIEOFF internal 3)
	)
	(tile 26 39 PCIE_TOP_CLB_FEEDTHRU_X16Y168 PCIE_TOP_CLB_FEEDTHRU 0
	)
	(tile 26 40 INT_X17Y168 INT 1
		(primitive_site TIEOFF_X24Y336 TIEOFF internal 3)
	)
	(tile 26 41 CLEXM_X17Y168 CLEXM 2
		(primitive_site SLICE_X26Y166 SLICEM internal 50)
		(primitive_site SLICE_X27Y166 SLICEX internal 43)
	)
	(tile 26 42 INT_X18Y168 INT 1
		(primitive_site TIEOFF_X25Y336 TIEOFF internal 3)
	)
	(tile 26 43 CLEXL_X18Y168 CLEXL 2
		(primitive_site SLICE_X28Y166 SLICEL internal 45)
		(primitive_site SLICE_X29Y166 SLICEX internal 43)
	)
	(tile 26 44 INT_X19Y168 INT 1
		(primitive_site TIEOFF_X26Y336 TIEOFF internal 3)
	)
	(tile 26 45 CLEXM_X19Y168 CLEXM 2
		(primitive_site SLICE_X30Y166 SLICEM internal 50)
		(primitive_site SLICE_X31Y166 SLICEX internal 43)
	)
	(tile 26 46 IOI_INT_X20Y168 IOI_INT 1
		(primitive_site TIEOFF_X28Y336 TIEOFF internal 3)
	)
	(tile 26 47 INT_INTERFACE_IOI_X20Y168 INT_INTERFACE_IOI 0
	)
	(tile 26 48 CMT_DCM2_TOP_X20Y168 CMT_DCM2_TOP 2
		(primitive_site DCM_X0Y11 DCM internal 46)
		(primitive_site DCM_X0Y10 DCM internal 46)
	)
	(tile 26 49 REG_V_X20Y168 REG_V 0
	)
	(tile 26 50 INT_X21Y168 INT 1
		(primitive_site TIEOFF_X31Y336 TIEOFF internal 3)
	)
	(tile 26 51 CLEXM_X21Y168 CLEXM 2
		(primitive_site SLICE_X34Y166 SLICEM internal 50)
		(primitive_site SLICE_X35Y166 SLICEX internal 43)
	)
	(tile 26 52 INT_X22Y168 INT 1
		(primitive_site TIEOFF_X33Y336 TIEOFF internal 3)
	)
	(tile 26 53 CLEXL_X22Y168 CLEXL 2
		(primitive_site SLICE_X36Y166 SLICEL internal 45)
		(primitive_site SLICE_X37Y166 SLICEX internal 43)
	)
	(tile 26 54 INT_X23Y168 INT 1
		(primitive_site TIEOFF_X35Y336 TIEOFF internal 3)
	)
	(tile 26 55 CLEXM_X23Y168 CLEXM 2
		(primitive_site SLICE_X38Y166 SLICEM internal 50)
		(primitive_site SLICE_X39Y166 SLICEX internal 43)
	)
	(tile 26 56 INT_X24Y168 INT 1
		(primitive_site TIEOFF_X36Y336 TIEOFF internal 3)
	)
	(tile 26 57 CLEXL_X24Y168 CLEXL 2
		(primitive_site SLICE_X40Y166 SLICEL internal 45)
		(primitive_site SLICE_X41Y166 SLICEX internal 43)
	)
	(tile 26 58 INT_X25Y168 INT 1
		(primitive_site TIEOFF_X37Y336 TIEOFF internal 3)
	)
	(tile 26 59 CLEXM_X25Y168 CLEXM 2
		(primitive_site SLICE_X42Y166 SLICEM internal 50)
		(primitive_site SLICE_X43Y166 SLICEX internal 43)
	)
	(tile 26 60 INT_X26Y168 INT 1
		(primitive_site TIEOFF_X38Y336 TIEOFF internal 3)
	)
	(tile 26 61 CLEXL_X26Y168 CLEXL 2
		(primitive_site SLICE_X44Y166 SLICEL internal 45)
		(primitive_site SLICE_X45Y166 SLICEX internal 43)
	)
	(tile 26 62 INT_BRAM_X27Y168 INT_BRAM 1
		(primitive_site TIEOFF_X39Y336 TIEOFF internal 3)
	)
	(tile 26 63 INT_INTERFACE_X27Y168 INT_INTERFACE 0
	)
	(tile 26 64 BRAMSITE2_X27Y168 BRAMSITE2 3
		(primitive_site RAMB16_X2Y84 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y84 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y85 RAMB8BWER internal 110)
	)
	(tile 26 65 INT_X28Y168 INT 1
		(primitive_site TIEOFF_X40Y336 TIEOFF internal 3)
	)
	(tile 26 66 CLEXL_X28Y168 CLEXL 2
		(primitive_site SLICE_X46Y166 SLICEL internal 45)
		(primitive_site SLICE_X47Y166 SLICEX internal 43)
	)
	(tile 26 67 INT_X29Y168 INT 1
		(primitive_site TIEOFF_X41Y336 TIEOFF internal 3)
	)
	(tile 26 68 CLEXM_X29Y168 CLEXM 2
		(primitive_site SLICE_X48Y166 SLICEM internal 50)
		(primitive_site SLICE_X49Y166 SLICEX internal 43)
	)
	(tile 26 69 INT_X30Y168 INT 1
		(primitive_site TIEOFF_X42Y336 TIEOFF internal 3)
	)
	(tile 26 70 CLEXL_X30Y168 CLEXL 2
		(primitive_site SLICE_X50Y166 SLICEL internal 45)
		(primitive_site SLICE_X51Y166 SLICEX internal 43)
	)
	(tile 26 71 INT_X31Y168 INT 1
		(primitive_site TIEOFF_X43Y336 TIEOFF internal 3)
	)
	(tile 26 72 CLEXM_X31Y168 CLEXM 2
		(primitive_site SLICE_X52Y166 SLICEM internal 50)
		(primitive_site SLICE_X53Y166 SLICEX internal 43)
	)
	(tile 26 73 INT_X32Y168 INT 1
		(primitive_site TIEOFF_X44Y336 TIEOFF internal 3)
	)
	(tile 26 74 CLEXL_X32Y168 CLEXL 2
		(primitive_site SLICE_X54Y166 SLICEL internal 45)
		(primitive_site SLICE_X55Y166 SLICEX internal 43)
	)
	(tile 26 75 INT_X33Y168 INT 1
		(primitive_site TIEOFF_X45Y336 TIEOFF internal 3)
	)
	(tile 26 76 INT_INTERFACE_X33Y168 INT_INTERFACE 0
	)
	(tile 26 77 MACCSITE2_X33Y168 MACCSITE2 1
		(primitive_site DSP48_X1Y42 DSP48A1 internal 346)
	)
	(tile 26 78 INT_X34Y168 INT 1
		(primitive_site TIEOFF_X46Y336 TIEOFF internal 3)
	)
	(tile 26 79 CLEXM_X34Y168 CLEXM 2
		(primitive_site SLICE_X56Y166 SLICEM internal 50)
		(primitive_site SLICE_X57Y166 SLICEX internal 43)
	)
	(tile 26 80 INT_X35Y168 INT 1
		(primitive_site TIEOFF_X48Y336 TIEOFF internal 3)
	)
	(tile 26 81 CLEXL_X35Y168 CLEXL 2
		(primitive_site SLICE_X58Y166 SLICEL internal 45)
		(primitive_site SLICE_X59Y166 SLICEX internal 43)
	)
	(tile 26 82 INT_X36Y168 INT 1
		(primitive_site TIEOFF_X50Y336 TIEOFF internal 3)
	)
	(tile 26 83 INT_INTERFACE_X36Y168 INT_INTERFACE 0
	)
	(tile 26 84 MACCSITE2_X36Y168 MACCSITE2 1
		(primitive_site DSP48_X2Y42 DSP48A1 internal 346)
	)
	(tile 26 85 INT_X37Y168 INT 1
		(primitive_site TIEOFF_X51Y336 TIEOFF internal 3)
	)
	(tile 26 86 CLEXM_X37Y168 CLEXM 2
		(primitive_site SLICE_X60Y166 SLICEM internal 50)
		(primitive_site SLICE_X61Y166 SLICEX internal 43)
	)
	(tile 26 87 INT_X38Y168 INT 1
		(primitive_site TIEOFF_X53Y336 TIEOFF internal 3)
	)
	(tile 26 88 CLEXL_X38Y168 CLEXL 2
		(primitive_site SLICE_X62Y166 SLICEL internal 45)
		(primitive_site SLICE_X63Y166 SLICEX internal 43)
	)
	(tile 26 89 INT_BRAM_X39Y168 INT_BRAM 1
		(primitive_site TIEOFF_X55Y336 TIEOFF internal 3)
	)
	(tile 26 90 INT_INTERFACE_X39Y168 INT_INTERFACE 0
	)
	(tile 26 91 BRAMSITE2_X39Y168 BRAMSITE2 3
		(primitive_site RAMB16_X3Y84 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y84 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y85 RAMB8BWER internal 110)
	)
	(tile 26 92 INT_X40Y168 INT 1
		(primitive_site TIEOFF_X56Y336 TIEOFF internal 3)
	)
	(tile 26 93 CLEXM_X40Y168 CLEXM 2
		(primitive_site SLICE_X64Y166 SLICEM internal 50)
		(primitive_site SLICE_X65Y166 SLICEX internal 43)
	)
	(tile 26 94 INT_X41Y168 INT 1
		(primitive_site TIEOFF_X58Y336 TIEOFF internal 3)
	)
	(tile 26 95 CLEXL_X41Y168 CLEXL 2
		(primitive_site SLICE_X66Y166 SLICEL internal 45)
		(primitive_site SLICE_X67Y166 SLICEX internal 43)
	)
	(tile 26 96 INT_X42Y168 INT 1
		(primitive_site TIEOFF_X60Y336 TIEOFF internal 3)
	)
	(tile 26 97 INT_INTERFACE_X42Y168 INT_INTERFACE 0
	)
	(tile 26 98 NULL_X98Y182 NULL 0
	)
	(tile 26 99 IOI_RTERM_X99Y182 IOI_RTERM 0
	)
	(tile 26 100 EMP_RIOB_X42Y168 EMP_RIOB 0
	)
	(tile 27 0 HCLK_IOIL_EMP_X0Y181 HCLK_IOIL_EMP 0
	)
	(tile 27 1 HCLK_IOI_LTERM_X1Y181 HCLK_IOI_LTERM 0
	)
	(tile 27 2 HCLK_IOIL_INT_FOLD_X0Y167 HCLK_IOIL_INT_FOLD 0
	)
	(tile 27 3 HCLK_IOIL_TOP_UP_X0Y167 HCLK_IOIL_TOP_UP 0
	)
	(tile 27 4 MCB_HCLK_X0Y167 MCB_HCLK 0
	)
	(tile 27 5 HCLK_CLB_XL_INT_FOLD_X1Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 6 HCLK_CLB_XL_CLE_FOLD_X1Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 7 HCLK_CLB_XM_INT_FOLD_X2Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 8 HCLK_CLB_XM_CLE_FOLD_X2Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y167 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y167 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 27 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y167 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 27 12 HCLK_CLB_XL_INT_FOLD_X4Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 13 HCLK_CLB_XL_CLE_FOLD_X4Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 14 HCLK_CLB_XM_INT_FOLD_X5Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 15 HCLK_CLB_XM_CLE_FOLD_X5Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 16 HCLK_CLB_XL_INT_FOLD_X6Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 17 HCLK_CLB_XL_CLE_FOLD_X6Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 18 HCLK_CLB_XM_INT_FOLD_X7Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 19 HCLK_CLB_XM_CLE_FOLD_X7Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y167 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y167 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 22 DSP_HCLK_GCLK_FOLD_X8Y167 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 27 23 HCLK_CLB_XL_INT_FOLD_X9Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 24 HCLK_CLB_XL_CLE_FOLD_X9Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 25 HCLK_CLB_XM_INT_FOLD_X10Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 26 HCLK_CLB_XM_CLE_FOLD_X10Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 27 HCLK_CLB_XL_INT_FOLD_X11Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 28 HCLK_CLB_XL_CLE_FOLD_X11Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 29 HCLK_CLB_XM_INT_FOLD_X12Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 30 HCLK_CLB_XM_CLE_FOLD_X12Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 31 NULL_X31Y181 NULL 0
	)
	(tile 27 32 NULL_X32Y181 NULL 0
	)
	(tile 27 33 NULL_X33Y181 NULL 0
	)
	(tile 27 34 NULL_X34Y181 NULL 0
	)
	(tile 27 35 NULL_X35Y181 NULL 0
	)
	(tile 27 36 NULL_X36Y181 NULL 0
	)
	(tile 27 37 HCLK_CLB_XM_CLE_FOLD_X36Y181 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 38 HCLK_CLB_XM_INT_FOLD_X16Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 39 NULL_X39Y181 NULL 0
	)
	(tile 27 40 HCLK_CLB_XM_INT_FOLD_X17Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 41 HCLK_CLB_XM_CLE_FOLD_X17Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 42 HCLK_CLB_XL_INT_FOLD_X18Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 43 HCLK_CLB_XL_CLE_FOLD_X18Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 44 HCLK_CLB_XM_INT_FOLD_X19Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 45 HCLK_CLB_XM_CLE_FOLD_X19Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 46 HCLK_CLB_XL_INT_FOLD_X20Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 47 HCLK_CLB_XL_CLE_FOLD_X20Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 48 NULL_X48Y181 NULL 0
	)
	(tile 27 49 REG_V_HCLK_X48Y181 REG_V_HCLK 32
		(primitive_site BUFH_X0Y351 BUFH internal 2)
		(primitive_site BUFH_X0Y350 BUFH internal 2)
		(primitive_site BUFH_X0Y349 BUFH internal 2)
		(primitive_site BUFH_X0Y348 BUFH internal 2)
		(primitive_site BUFH_X0Y347 BUFH internal 2)
		(primitive_site BUFH_X0Y346 BUFH internal 2)
		(primitive_site BUFH_X0Y345 BUFH internal 2)
		(primitive_site BUFH_X0Y344 BUFH internal 2)
		(primitive_site BUFH_X0Y343 BUFH internal 2)
		(primitive_site BUFH_X0Y342 BUFH internal 2)
		(primitive_site BUFH_X0Y341 BUFH internal 2)
		(primitive_site BUFH_X0Y340 BUFH internal 2)
		(primitive_site BUFH_X0Y339 BUFH internal 2)
		(primitive_site BUFH_X0Y338 BUFH internal 2)
		(primitive_site BUFH_X0Y337 BUFH internal 2)
		(primitive_site BUFH_X0Y336 BUFH internal 2)
		(primitive_site BUFH_X3Y335 BUFH internal 2)
		(primitive_site BUFH_X3Y334 BUFH internal 2)
		(primitive_site BUFH_X3Y333 BUFH internal 2)
		(primitive_site BUFH_X3Y332 BUFH internal 2)
		(primitive_site BUFH_X3Y331 BUFH internal 2)
		(primitive_site BUFH_X3Y330 BUFH internal 2)
		(primitive_site BUFH_X3Y329 BUFH internal 2)
		(primitive_site BUFH_X3Y328 BUFH internal 2)
		(primitive_site BUFH_X3Y327 BUFH internal 2)
		(primitive_site BUFH_X3Y326 BUFH internal 2)
		(primitive_site BUFH_X3Y325 BUFH internal 2)
		(primitive_site BUFH_X3Y324 BUFH internal 2)
		(primitive_site BUFH_X3Y323 BUFH internal 2)
		(primitive_site BUFH_X3Y322 BUFH internal 2)
		(primitive_site BUFH_X3Y321 BUFH internal 2)
		(primitive_site BUFH_X3Y320 BUFH internal 2)
	)
	(tile 27 50 HCLK_CLB_XM_INT_FOLD_X21Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 51 HCLK_CLB_XM_CLE_FOLD_X21Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 52 HCLK_CLB_XL_INT_FOLD_X22Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 53 HCLK_CLB_XL_CLE_FOLD_X22Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 54 HCLK_CLB_XM_INT_FOLD_X23Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 55 HCLK_CLB_XM_CLE_FOLD_X23Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 56 HCLK_CLB_XL_INT_FOLD_X24Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 57 HCLK_CLB_XL_CLE_FOLD_X24Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 58 HCLK_CLB_XM_INT_FOLD_X25Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 59 HCLK_CLB_XM_CLE_FOLD_X25Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 60 HCLK_CLB_XL_INT_FOLD_X26Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 61 HCLK_CLB_XL_CLE_FOLD_X26Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y167 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y167 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 27 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y167 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 27 65 HCLK_CLB_XL_INT_FOLD_X28Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 66 HCLK_CLB_XL_CLE_FOLD_X28Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 67 HCLK_CLB_XM_INT_FOLD_X29Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 68 HCLK_CLB_XM_CLE_FOLD_X29Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 69 HCLK_CLB_XL_INT_FOLD_X30Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 70 HCLK_CLB_XL_CLE_FOLD_X30Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 71 HCLK_CLB_XM_INT_FOLD_X31Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 72 HCLK_CLB_XM_CLE_FOLD_X31Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 73 HCLK_CLB_XL_INT_FOLD_X32Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 74 HCLK_CLB_XL_CLE_FOLD_X32Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y167 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y167 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 77 DSP_HCLK_GCLK_FOLD_X33Y167 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 27 78 HCLK_CLB_XM_INT_FOLD_X34Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 79 HCLK_CLB_XM_CLE_FOLD_X34Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 80 HCLK_CLB_XL_INT_FOLD_X35Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 81 HCLK_CLB_XL_CLE_FOLD_X35Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y167 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y167 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 84 DSP_HCLK_GCLK_NOFOLD_X36Y167 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 27 85 HCLK_CLB_XM_INT_FOLD_X37Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 86 HCLK_CLB_XM_CLE_FOLD_X37Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 87 HCLK_CLB_XL_INT_FOLD_X38Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 88 HCLK_CLB_XL_CLE_FOLD_X38Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y167 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 27 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y167 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 27 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y167 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 27 92 HCLK_CLB_XM_INT_FOLD_X40Y167 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 27 93 HCLK_CLB_XM_CLE_FOLD_X40Y167 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 27 94 HCLK_CLB_XL_INT_FOLD_X41Y167 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 27 95 HCLK_CLB_XL_CLE_FOLD_X41Y167 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 27 96 HCLK_IOIR_INT_FOLD_X42Y167 HCLK_IOIR_INT_FOLD 0
	)
	(tile 27 97 HCLK_IOIR_TOP_UP_X42Y167 HCLK_IOIR_TOP_UP 0
	)
	(tile 27 98 MCB_HCLK_X42Y167 MCB_HCLK 0
	)
	(tile 27 99 HCLK_IOI_RTERM_X99Y181 HCLK_IOI_RTERM 0
	)
	(tile 27 100 HCLK_IOIR_EMP_X99Y181 HCLK_IOIR_EMP 0
	)
	(tile 28 0 LIOB_X0Y167 LIOB 2
		(primitive_site F5 IOBM bonded 8)
		(primitive_site E5 IOBS bonded 8)
	)
	(tile 28 1 IOI_LTERM_X1Y180 IOI_LTERM 0
	)
	(tile 28 2 LIOI_INT_X0Y167 LIOI_INT 1
		(primitive_site TIEOFF_X0Y334 TIEOFF internal 3)
	)
	(tile 28 3 LIOI_X0Y167 LIOI 7
		(primitive_site OLOGIC_X0Y154 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y154 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y154 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y155 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y155 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y155 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y334 TIEOFF internal 3)
	)
	(tile 28 4 MCB_INT_X0Y167 MCB_INT 0
	)
	(tile 28 5 INT_X1Y167 INT 1
		(primitive_site TIEOFF_X2Y334 TIEOFF internal 3)
	)
	(tile 28 6 CLEXL_X1Y167 CLEXL 2
		(primitive_site SLICE_X0Y165 SLICEL internal 45)
		(primitive_site SLICE_X1Y165 SLICEX internal 43)
	)
	(tile 28 7 INT_X2Y167 INT 1
		(primitive_site TIEOFF_X4Y334 TIEOFF internal 3)
	)
	(tile 28 8 CLEXM_X2Y167 CLEXM 2
		(primitive_site SLICE_X2Y165 SLICEM internal 50)
		(primitive_site SLICE_X3Y165 SLICEX internal 43)
	)
	(tile 28 9 INT_BRAM_X3Y167 INT_BRAM 1
		(primitive_site TIEOFF_X6Y334 TIEOFF internal 3)
	)
	(tile 28 10 INT_INTERFACE_X3Y167 INT_INTERFACE 0
	)
	(tile 28 11 NULL_X11Y180 NULL 0
	)
	(tile 28 12 INT_X4Y167 INT 1
		(primitive_site TIEOFF_X7Y334 TIEOFF internal 3)
	)
	(tile 28 13 CLEXL_X4Y167 CLEXL 2
		(primitive_site SLICE_X4Y165 SLICEL internal 45)
		(primitive_site SLICE_X5Y165 SLICEX internal 43)
	)
	(tile 28 14 INT_X5Y167 INT 1
		(primitive_site TIEOFF_X9Y334 TIEOFF internal 3)
	)
	(tile 28 15 CLEXM_X5Y167 CLEXM 2
		(primitive_site SLICE_X6Y165 SLICEM internal 50)
		(primitive_site SLICE_X7Y165 SLICEX internal 43)
	)
	(tile 28 16 INT_X6Y167 INT 1
		(primitive_site TIEOFF_X11Y334 TIEOFF internal 3)
	)
	(tile 28 17 CLEXL_X6Y167 CLEXL 2
		(primitive_site SLICE_X8Y165 SLICEL internal 45)
		(primitive_site SLICE_X9Y165 SLICEX internal 43)
	)
	(tile 28 18 INT_X7Y167 INT 1
		(primitive_site TIEOFF_X13Y334 TIEOFF internal 3)
	)
	(tile 28 19 CLEXM_X7Y167 CLEXM 2
		(primitive_site SLICE_X10Y165 SLICEM internal 50)
		(primitive_site SLICE_X11Y165 SLICEX internal 43)
	)
	(tile 28 20 INT_X8Y167 INT 1
		(primitive_site TIEOFF_X15Y334 TIEOFF internal 3)
	)
	(tile 28 21 INT_INTERFACE_X8Y167 INT_INTERFACE 0
	)
	(tile 28 22 NULL_X22Y180 NULL 0
	)
	(tile 28 23 INT_X9Y167 INT 1
		(primitive_site TIEOFF_X16Y334 TIEOFF internal 3)
	)
	(tile 28 24 CLEXL_X9Y167 CLEXL 2
		(primitive_site SLICE_X12Y165 SLICEL internal 45)
		(primitive_site SLICE_X13Y165 SLICEX internal 43)
	)
	(tile 28 25 INT_X10Y167 INT 1
		(primitive_site TIEOFF_X17Y334 TIEOFF internal 3)
	)
	(tile 28 26 CLEXM_X10Y167 CLEXM 2
		(primitive_site SLICE_X14Y165 SLICEM internal 50)
		(primitive_site SLICE_X15Y165 SLICEX internal 43)
	)
	(tile 28 27 INT_X11Y167 INT 1
		(primitive_site TIEOFF_X18Y334 TIEOFF internal 3)
	)
	(tile 28 28 CLEXL_X11Y167 CLEXL 2
		(primitive_site SLICE_X16Y165 SLICEL internal 45)
		(primitive_site SLICE_X17Y165 SLICEX internal 43)
	)
	(tile 28 29 INT_X12Y167 INT 1
		(primitive_site TIEOFF_X19Y334 TIEOFF internal 3)
	)
	(tile 28 30 INT_INTERFACE_RTERM_X30Y180 INT_INTERFACE_RTERM 0
	)
	(tile 28 31 NULL_X31Y180 NULL 0
	)
	(tile 28 32 NULL_X32Y180 NULL 0
	)
	(tile 28 33 NULL_X33Y180 NULL 0
	)
	(tile 28 34 NULL_X34Y180 NULL 0
	)
	(tile 28 35 NULL_X35Y180 NULL 0
	)
	(tile 28 36 NULL_X36Y180 NULL 0
	)
	(tile 28 37 INT_INTERFACE_LTERM_X37Y180 INT_INTERFACE_LTERM 0
	)
	(tile 28 38 INT_X16Y167 INT_TERM 1
		(primitive_site TIEOFF_X23Y334 TIEOFF internal 3)
	)
	(tile 28 39 NULL_X39Y180 NULL 0
	)
	(tile 28 40 INT_X17Y167 INT 1
		(primitive_site TIEOFF_X24Y334 TIEOFF internal 3)
	)
	(tile 28 41 CLEXM_X17Y167 CLEXM 2
		(primitive_site SLICE_X26Y165 SLICEM internal 50)
		(primitive_site SLICE_X27Y165 SLICEX internal 43)
	)
	(tile 28 42 INT_X18Y167 INT 1
		(primitive_site TIEOFF_X25Y334 TIEOFF internal 3)
	)
	(tile 28 43 CLEXL_X18Y167 CLEXL 2
		(primitive_site SLICE_X28Y165 SLICEL internal 45)
		(primitive_site SLICE_X29Y165 SLICEX internal 43)
	)
	(tile 28 44 INT_X19Y167 INT 1
		(primitive_site TIEOFF_X26Y334 TIEOFF internal 3)
	)
	(tile 28 45 CLEXM_X19Y167 CLEXM 2
		(primitive_site SLICE_X30Y165 SLICEM internal 50)
		(primitive_site SLICE_X31Y165 SLICEX internal 43)
	)
	(tile 28 46 IOI_INT_X20Y167 IOI_INT 1
		(primitive_site TIEOFF_X28Y334 TIEOFF internal 3)
	)
	(tile 28 47 INT_INTERFACE_IOI_X20Y167 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 28 48 NULL_X48Y180 NULL 0
	)
	(tile 28 49 REG_V_MEMB_TOP_X20Y167 REG_V_MEMB_TOP 0
	)
	(tile 28 50 INT_X21Y167 INT 1
		(primitive_site TIEOFF_X31Y334 TIEOFF internal 3)
	)
	(tile 28 51 CLEXM_X21Y167 CLEXM 2
		(primitive_site SLICE_X34Y165 SLICEM internal 50)
		(primitive_site SLICE_X35Y165 SLICEX internal 43)
	)
	(tile 28 52 INT_X22Y167 INT 1
		(primitive_site TIEOFF_X33Y334 TIEOFF internal 3)
	)
	(tile 28 53 CLEXL_X22Y167 CLEXL 2
		(primitive_site SLICE_X36Y165 SLICEL internal 45)
		(primitive_site SLICE_X37Y165 SLICEX internal 43)
	)
	(tile 28 54 INT_X23Y167 INT 1
		(primitive_site TIEOFF_X35Y334 TIEOFF internal 3)
	)
	(tile 28 55 CLEXM_X23Y167 CLEXM 2
		(primitive_site SLICE_X38Y165 SLICEM internal 50)
		(primitive_site SLICE_X39Y165 SLICEX internal 43)
	)
	(tile 28 56 INT_X24Y167 INT 1
		(primitive_site TIEOFF_X36Y334 TIEOFF internal 3)
	)
	(tile 28 57 CLEXL_X24Y167 CLEXL 2
		(primitive_site SLICE_X40Y165 SLICEL internal 45)
		(primitive_site SLICE_X41Y165 SLICEX internal 43)
	)
	(tile 28 58 INT_X25Y167 INT 1
		(primitive_site TIEOFF_X37Y334 TIEOFF internal 3)
	)
	(tile 28 59 CLEXM_X25Y167 CLEXM 2
		(primitive_site SLICE_X42Y165 SLICEM internal 50)
		(primitive_site SLICE_X43Y165 SLICEX internal 43)
	)
	(tile 28 60 INT_X26Y167 INT 1
		(primitive_site TIEOFF_X38Y334 TIEOFF internal 3)
	)
	(tile 28 61 CLEXL_X26Y167 CLEXL 2
		(primitive_site SLICE_X44Y165 SLICEL internal 45)
		(primitive_site SLICE_X45Y165 SLICEX internal 43)
	)
	(tile 28 62 INT_BRAM_X27Y167 INT_BRAM 1
		(primitive_site TIEOFF_X39Y334 TIEOFF internal 3)
	)
	(tile 28 63 INT_INTERFACE_X27Y167 INT_INTERFACE 0
	)
	(tile 28 64 NULL_X64Y180 NULL 0
	)
	(tile 28 65 INT_X28Y167 INT 1
		(primitive_site TIEOFF_X40Y334 TIEOFF internal 3)
	)
	(tile 28 66 CLEXL_X28Y167 CLEXL 2
		(primitive_site SLICE_X46Y165 SLICEL internal 45)
		(primitive_site SLICE_X47Y165 SLICEX internal 43)
	)
	(tile 28 67 INT_X29Y167 INT 1
		(primitive_site TIEOFF_X41Y334 TIEOFF internal 3)
	)
	(tile 28 68 CLEXM_X29Y167 CLEXM 2
		(primitive_site SLICE_X48Y165 SLICEM internal 50)
		(primitive_site SLICE_X49Y165 SLICEX internal 43)
	)
	(tile 28 69 INT_X30Y167 INT 1
		(primitive_site TIEOFF_X42Y334 TIEOFF internal 3)
	)
	(tile 28 70 CLEXL_X30Y167 CLEXL 2
		(primitive_site SLICE_X50Y165 SLICEL internal 45)
		(primitive_site SLICE_X51Y165 SLICEX internal 43)
	)
	(tile 28 71 INT_X31Y167 INT 1
		(primitive_site TIEOFF_X43Y334 TIEOFF internal 3)
	)
	(tile 28 72 CLEXM_X31Y167 CLEXM 2
		(primitive_site SLICE_X52Y165 SLICEM internal 50)
		(primitive_site SLICE_X53Y165 SLICEX internal 43)
	)
	(tile 28 73 INT_X32Y167 INT 1
		(primitive_site TIEOFF_X44Y334 TIEOFF internal 3)
	)
	(tile 28 74 CLEXL_X32Y167 CLEXL 2
		(primitive_site SLICE_X54Y165 SLICEL internal 45)
		(primitive_site SLICE_X55Y165 SLICEX internal 43)
	)
	(tile 28 75 INT_X33Y167 INT 1
		(primitive_site TIEOFF_X45Y334 TIEOFF internal 3)
	)
	(tile 28 76 INT_INTERFACE_X33Y167 INT_INTERFACE 0
	)
	(tile 28 77 NULL_X77Y180 NULL 0
	)
	(tile 28 78 INT_X34Y167 INT 1
		(primitive_site TIEOFF_X46Y334 TIEOFF internal 3)
	)
	(tile 28 79 CLEXM_X34Y167 CLEXM 2
		(primitive_site SLICE_X56Y165 SLICEM internal 50)
		(primitive_site SLICE_X57Y165 SLICEX internal 43)
	)
	(tile 28 80 INT_X35Y167 INT 1
		(primitive_site TIEOFF_X48Y334 TIEOFF internal 3)
	)
	(tile 28 81 CLEXL_X35Y167 CLEXL 2
		(primitive_site SLICE_X58Y165 SLICEL internal 45)
		(primitive_site SLICE_X59Y165 SLICEX internal 43)
	)
	(tile 28 82 INT_X36Y167 INT 1
		(primitive_site TIEOFF_X50Y334 TIEOFF internal 3)
	)
	(tile 28 83 INT_INTERFACE_X36Y167 INT_INTERFACE 0
	)
	(tile 28 84 NULL_X84Y180 NULL 0
	)
	(tile 28 85 INT_X37Y167 INT 1
		(primitive_site TIEOFF_X51Y334 TIEOFF internal 3)
	)
	(tile 28 86 CLEXM_X37Y167 CLEXM 2
		(primitive_site SLICE_X60Y165 SLICEM internal 50)
		(primitive_site SLICE_X61Y165 SLICEX internal 43)
	)
	(tile 28 87 INT_X38Y167 INT 1
		(primitive_site TIEOFF_X53Y334 TIEOFF internal 3)
	)
	(tile 28 88 CLEXL_X38Y167 CLEXL 2
		(primitive_site SLICE_X62Y165 SLICEL internal 45)
		(primitive_site SLICE_X63Y165 SLICEX internal 43)
	)
	(tile 28 89 INT_BRAM_X39Y167 INT_BRAM 1
		(primitive_site TIEOFF_X55Y334 TIEOFF internal 3)
	)
	(tile 28 90 INT_INTERFACE_X39Y167 INT_INTERFACE 0
	)
	(tile 28 91 NULL_X91Y180 NULL 0
	)
	(tile 28 92 INT_X40Y167 INT 1
		(primitive_site TIEOFF_X56Y334 TIEOFF internal 3)
	)
	(tile 28 93 CLEXM_X40Y167 CLEXM 2
		(primitive_site SLICE_X64Y165 SLICEM internal 50)
		(primitive_site SLICE_X65Y165 SLICEX internal 43)
	)
	(tile 28 94 INT_X41Y167 INT 1
		(primitive_site TIEOFF_X58Y334 TIEOFF internal 3)
	)
	(tile 28 95 CLEXL_X41Y167 CLEXL 2
		(primitive_site SLICE_X66Y165 SLICEL internal 45)
		(primitive_site SLICE_X67Y165 SLICEX internal 43)
	)
	(tile 28 96 IOI_INT_X42Y167 IOI_INT 1
		(primitive_site TIEOFF_X60Y334 TIEOFF internal 3)
	)
	(tile 28 97 RIOI_X42Y167 RIOI 7
		(primitive_site OLOGIC_X17Y154 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y154 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y154 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y155 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y155 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y155 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y334 TIEOFF internal 3)
	)
	(tile 28 98 MCB_INT_X42Y167 MCB_INT 0
	)
	(tile 28 99 IOI_RTERM_X99Y180 IOI_RTERM 0
	)
	(tile 28 100 RIOB_X42Y167 RIOB 2
		(primitive_site F14 IOBS bonded 8)
		(primitive_site F13 IOBM bonded 8)
	)
	(tile 29 0 LIOB_X0Y166 LIOB 2
		(primitive_site G6 IOBM bonded 8)
		(primitive_site G4 IOBS bonded 8)
	)
	(tile 29 1 IOI_LTERM_X1Y179 IOI_LTERM 0
	)
	(tile 29 2 LIOI_INT_X0Y166 LIOI_INT 1
		(primitive_site TIEOFF_X0Y332 TIEOFF internal 3)
	)
	(tile 29 3 LIOI_X0Y166 LIOI 7
		(primitive_site OLOGIC_X0Y152 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y152 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y152 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y153 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y153 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y153 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y332 TIEOFF internal 3)
	)
	(tile 29 4 MCB_INT_X0Y166 MCB_INT 0
	)
	(tile 29 5 INT_X1Y166 INT 1
		(primitive_site TIEOFF_X2Y332 TIEOFF internal 3)
	)
	(tile 29 6 CLEXL_X1Y166 CLEXL 2
		(primitive_site SLICE_X0Y164 SLICEL internal 45)
		(primitive_site SLICE_X1Y164 SLICEX internal 43)
	)
	(tile 29 7 INT_X2Y166 INT 1
		(primitive_site TIEOFF_X4Y332 TIEOFF internal 3)
	)
	(tile 29 8 CLEXM_X2Y166 CLEXM 2
		(primitive_site SLICE_X2Y164 SLICEM internal 50)
		(primitive_site SLICE_X3Y164 SLICEX internal 43)
	)
	(tile 29 9 INT_BRAM_X3Y166 INT_BRAM 1
		(primitive_site TIEOFF_X6Y332 TIEOFF internal 3)
	)
	(tile 29 10 INT_INTERFACE_X3Y166 INT_INTERFACE 0
	)
	(tile 29 11 NULL_X11Y179 NULL 0
	)
	(tile 29 12 INT_X4Y166 INT 1
		(primitive_site TIEOFF_X7Y332 TIEOFF internal 3)
	)
	(tile 29 13 CLEXL_X4Y166 CLEXL 2
		(primitive_site SLICE_X4Y164 SLICEL internal 45)
		(primitive_site SLICE_X5Y164 SLICEX internal 43)
	)
	(tile 29 14 INT_X5Y166 INT 1
		(primitive_site TIEOFF_X9Y332 TIEOFF internal 3)
	)
	(tile 29 15 CLEXM_X5Y166 CLEXM 2
		(primitive_site SLICE_X6Y164 SLICEM internal 50)
		(primitive_site SLICE_X7Y164 SLICEX internal 43)
	)
	(tile 29 16 INT_X6Y166 INT 1
		(primitive_site TIEOFF_X11Y332 TIEOFF internal 3)
	)
	(tile 29 17 CLEXL_X6Y166 CLEXL 2
		(primitive_site SLICE_X8Y164 SLICEL internal 45)
		(primitive_site SLICE_X9Y164 SLICEX internal 43)
	)
	(tile 29 18 INT_X7Y166 INT 1
		(primitive_site TIEOFF_X13Y332 TIEOFF internal 3)
	)
	(tile 29 19 CLEXM_X7Y166 CLEXM 2
		(primitive_site SLICE_X10Y164 SLICEM internal 50)
		(primitive_site SLICE_X11Y164 SLICEX internal 43)
	)
	(tile 29 20 INT_X8Y166 INT 1
		(primitive_site TIEOFF_X15Y332 TIEOFF internal 3)
	)
	(tile 29 21 INT_INTERFACE_X8Y166 INT_INTERFACE 0
	)
	(tile 29 22 NULL_X22Y179 NULL 0
	)
	(tile 29 23 INT_X9Y166 INT 1
		(primitive_site TIEOFF_X16Y332 TIEOFF internal 3)
	)
	(tile 29 24 CLEXL_X9Y166 CLEXL 2
		(primitive_site SLICE_X12Y164 SLICEL internal 45)
		(primitive_site SLICE_X13Y164 SLICEX internal 43)
	)
	(tile 29 25 INT_X10Y166 INT 1
		(primitive_site TIEOFF_X17Y332 TIEOFF internal 3)
	)
	(tile 29 26 CLEXM_X10Y166 CLEXM 2
		(primitive_site SLICE_X14Y164 SLICEM internal 50)
		(primitive_site SLICE_X15Y164 SLICEX internal 43)
	)
	(tile 29 27 INT_X11Y166 INT 1
		(primitive_site TIEOFF_X18Y332 TIEOFF internal 3)
	)
	(tile 29 28 CLEXL_X11Y166 CLEXL 2
		(primitive_site SLICE_X16Y164 SLICEL internal 45)
		(primitive_site SLICE_X17Y164 SLICEX internal 43)
	)
	(tile 29 29 INT_X12Y166 INT 1
		(primitive_site TIEOFF_X19Y332 TIEOFF internal 3)
	)
	(tile 29 30 INT_INTERFACE_RTERM_X30Y179 INT_INTERFACE_RTERM 0
	)
	(tile 29 31 NULL_X31Y179 NULL 0
	)
	(tile 29 32 NULL_X32Y179 NULL 0
	)
	(tile 29 33 NULL_X33Y179 NULL 0
	)
	(tile 29 34 NULL_X34Y179 NULL 0
	)
	(tile 29 35 NULL_X35Y179 NULL 0
	)
	(tile 29 36 NULL_X36Y179 NULL 0
	)
	(tile 29 37 INT_INTERFACE_LTERM_X37Y179 INT_INTERFACE_LTERM 0
	)
	(tile 29 38 INT_X16Y166 INT_TERM 1
		(primitive_site TIEOFF_X23Y332 TIEOFF internal 3)
	)
	(tile 29 39 NULL_X39Y179 NULL 0
	)
	(tile 29 40 INT_X17Y166 INT 1
		(primitive_site TIEOFF_X24Y332 TIEOFF internal 3)
	)
	(tile 29 41 CLEXM_X17Y166 CLEXM 2
		(primitive_site SLICE_X26Y164 SLICEM internal 50)
		(primitive_site SLICE_X27Y164 SLICEX internal 43)
	)
	(tile 29 42 INT_X18Y166 INT 1
		(primitive_site TIEOFF_X25Y332 TIEOFF internal 3)
	)
	(tile 29 43 CLEXL_X18Y166 CLEXL 2
		(primitive_site SLICE_X28Y164 SLICEL internal 45)
		(primitive_site SLICE_X29Y164 SLICEX internal 43)
	)
	(tile 29 44 INT_X19Y166 INT 1
		(primitive_site TIEOFF_X26Y332 TIEOFF internal 3)
	)
	(tile 29 45 CLEXM_X19Y166 CLEXM 2
		(primitive_site SLICE_X30Y164 SLICEM internal 50)
		(primitive_site SLICE_X31Y164 SLICEX internal 43)
	)
	(tile 29 46 INT_X20Y166 INT 1
		(primitive_site TIEOFF_X28Y332 TIEOFF internal 3)
	)
	(tile 29 47 CLEXL_X20Y166 CLEXL 2
		(primitive_site SLICE_X32Y164 SLICEL internal 45)
		(primitive_site SLICE_X33Y164 SLICEX internal 43)
	)
	(tile 29 48 NULL_X48Y179 NULL 0
	)
	(tile 29 49 REG_V_X20Y166 REG_V 0
	)
	(tile 29 50 INT_X21Y166 INT 1
		(primitive_site TIEOFF_X31Y332 TIEOFF internal 3)
	)
	(tile 29 51 CLEXM_X21Y166 CLEXM 2
		(primitive_site SLICE_X34Y164 SLICEM internal 50)
		(primitive_site SLICE_X35Y164 SLICEX internal 43)
	)
	(tile 29 52 INT_X22Y166 INT 1
		(primitive_site TIEOFF_X33Y332 TIEOFF internal 3)
	)
	(tile 29 53 CLEXL_X22Y166 CLEXL 2
		(primitive_site SLICE_X36Y164 SLICEL internal 45)
		(primitive_site SLICE_X37Y164 SLICEX internal 43)
	)
	(tile 29 54 INT_X23Y166 INT 1
		(primitive_site TIEOFF_X35Y332 TIEOFF internal 3)
	)
	(tile 29 55 CLEXM_X23Y166 CLEXM 2
		(primitive_site SLICE_X38Y164 SLICEM internal 50)
		(primitive_site SLICE_X39Y164 SLICEX internal 43)
	)
	(tile 29 56 INT_X24Y166 INT 1
		(primitive_site TIEOFF_X36Y332 TIEOFF internal 3)
	)
	(tile 29 57 CLEXL_X24Y166 CLEXL 2
		(primitive_site SLICE_X40Y164 SLICEL internal 45)
		(primitive_site SLICE_X41Y164 SLICEX internal 43)
	)
	(tile 29 58 INT_X25Y166 INT 1
		(primitive_site TIEOFF_X37Y332 TIEOFF internal 3)
	)
	(tile 29 59 CLEXM_X25Y166 CLEXM 2
		(primitive_site SLICE_X42Y164 SLICEM internal 50)
		(primitive_site SLICE_X43Y164 SLICEX internal 43)
	)
	(tile 29 60 INT_X26Y166 INT 1
		(primitive_site TIEOFF_X38Y332 TIEOFF internal 3)
	)
	(tile 29 61 CLEXL_X26Y166 CLEXL 2
		(primitive_site SLICE_X44Y164 SLICEL internal 45)
		(primitive_site SLICE_X45Y164 SLICEX internal 43)
	)
	(tile 29 62 INT_BRAM_X27Y166 INT_BRAM 1
		(primitive_site TIEOFF_X39Y332 TIEOFF internal 3)
	)
	(tile 29 63 INT_INTERFACE_X27Y166 INT_INTERFACE 0
	)
	(tile 29 64 NULL_X64Y179 NULL 0
	)
	(tile 29 65 INT_X28Y166 INT 1
		(primitive_site TIEOFF_X40Y332 TIEOFF internal 3)
	)
	(tile 29 66 CLEXL_X28Y166 CLEXL 2
		(primitive_site SLICE_X46Y164 SLICEL internal 45)
		(primitive_site SLICE_X47Y164 SLICEX internal 43)
	)
	(tile 29 67 INT_X29Y166 INT 1
		(primitive_site TIEOFF_X41Y332 TIEOFF internal 3)
	)
	(tile 29 68 CLEXM_X29Y166 CLEXM 2
		(primitive_site SLICE_X48Y164 SLICEM internal 50)
		(primitive_site SLICE_X49Y164 SLICEX internal 43)
	)
	(tile 29 69 INT_X30Y166 INT 1
		(primitive_site TIEOFF_X42Y332 TIEOFF internal 3)
	)
	(tile 29 70 CLEXL_X30Y166 CLEXL 2
		(primitive_site SLICE_X50Y164 SLICEL internal 45)
		(primitive_site SLICE_X51Y164 SLICEX internal 43)
	)
	(tile 29 71 INT_X31Y166 INT 1
		(primitive_site TIEOFF_X43Y332 TIEOFF internal 3)
	)
	(tile 29 72 CLEXM_X31Y166 CLEXM 2
		(primitive_site SLICE_X52Y164 SLICEM internal 50)
		(primitive_site SLICE_X53Y164 SLICEX internal 43)
	)
	(tile 29 73 INT_X32Y166 INT 1
		(primitive_site TIEOFF_X44Y332 TIEOFF internal 3)
	)
	(tile 29 74 CLEXL_X32Y166 CLEXL 2
		(primitive_site SLICE_X54Y164 SLICEL internal 45)
		(primitive_site SLICE_X55Y164 SLICEX internal 43)
	)
	(tile 29 75 INT_X33Y166 INT 1
		(primitive_site TIEOFF_X45Y332 TIEOFF internal 3)
	)
	(tile 29 76 INT_INTERFACE_X33Y166 INT_INTERFACE 0
	)
	(tile 29 77 NULL_X77Y179 NULL 0
	)
	(tile 29 78 INT_X34Y166 INT 1
		(primitive_site TIEOFF_X46Y332 TIEOFF internal 3)
	)
	(tile 29 79 CLEXM_X34Y166 CLEXM 2
		(primitive_site SLICE_X56Y164 SLICEM internal 50)
		(primitive_site SLICE_X57Y164 SLICEX internal 43)
	)
	(tile 29 80 INT_X35Y166 INT 1
		(primitive_site TIEOFF_X48Y332 TIEOFF internal 3)
	)
	(tile 29 81 CLEXL_X35Y166 CLEXL 2
		(primitive_site SLICE_X58Y164 SLICEL internal 45)
		(primitive_site SLICE_X59Y164 SLICEX internal 43)
	)
	(tile 29 82 INT_X36Y166 INT 1
		(primitive_site TIEOFF_X50Y332 TIEOFF internal 3)
	)
	(tile 29 83 INT_INTERFACE_X36Y166 INT_INTERFACE 0
	)
	(tile 29 84 NULL_X84Y179 NULL 0
	)
	(tile 29 85 INT_X37Y166 INT 1
		(primitive_site TIEOFF_X51Y332 TIEOFF internal 3)
	)
	(tile 29 86 CLEXM_X37Y166 CLEXM 2
		(primitive_site SLICE_X60Y164 SLICEM internal 50)
		(primitive_site SLICE_X61Y164 SLICEX internal 43)
	)
	(tile 29 87 INT_X38Y166 INT 1
		(primitive_site TIEOFF_X53Y332 TIEOFF internal 3)
	)
	(tile 29 88 CLEXL_X38Y166 CLEXL 2
		(primitive_site SLICE_X62Y164 SLICEL internal 45)
		(primitive_site SLICE_X63Y164 SLICEX internal 43)
	)
	(tile 29 89 INT_BRAM_X39Y166 INT_BRAM 1
		(primitive_site TIEOFF_X55Y332 TIEOFF internal 3)
	)
	(tile 29 90 INT_INTERFACE_X39Y166 INT_INTERFACE 0
	)
	(tile 29 91 NULL_X91Y179 NULL 0
	)
	(tile 29 92 INT_X40Y166 INT 1
		(primitive_site TIEOFF_X56Y332 TIEOFF internal 3)
	)
	(tile 29 93 CLEXM_X40Y166 CLEXM 2
		(primitive_site SLICE_X64Y164 SLICEM internal 50)
		(primitive_site SLICE_X65Y164 SLICEX internal 43)
	)
	(tile 29 94 INT_X41Y166 INT 1
		(primitive_site TIEOFF_X58Y332 TIEOFF internal 3)
	)
	(tile 29 95 CLEXL_X41Y166 CLEXL 2
		(primitive_site SLICE_X66Y164 SLICEL internal 45)
		(primitive_site SLICE_X67Y164 SLICEX internal 43)
	)
	(tile 29 96 IOI_INT_X42Y166 IOI_INT 1
		(primitive_site TIEOFF_X60Y332 TIEOFF internal 3)
	)
	(tile 29 97 RIOI_X42Y166 RIOI 7
		(primitive_site OLOGIC_X17Y152 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y152 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y152 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y153 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y153 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y153 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y332 TIEOFF internal 3)
	)
	(tile 29 98 MCB_INT_X42Y166 MCB_INT 0
	)
	(tile 29 99 IOI_RTERM_X99Y179 IOI_RTERM 0
	)
	(tile 29 100 RIOB_X42Y166 RIOB 2
		(primitive_site G16 IOBS bonded 8)
		(primitive_site G15 IOBM bonded 8)
	)
	(tile 30 0 LIOB_X0Y165 LIOB 2
		(primitive_site G8 IOBM bonded 8)
		(primitive_site G7 IOBS bonded 8)
	)
	(tile 30 1 IOI_LTERM_X1Y178 IOI_LTERM 0
	)
	(tile 30 2 LIOI_INT_X0Y165 LIOI_INT 1
		(primitive_site TIEOFF_X0Y330 TIEOFF internal 3)
	)
	(tile 30 3 LIOI_X0Y165 LIOI 7
		(primitive_site OLOGIC_X0Y150 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y150 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y150 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y151 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y151 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y151 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y330 TIEOFF internal 3)
	)
	(tile 30 4 MCB_CAP_CLKPN_X0Y165 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X1Y331 TIEOFF internal 3)
	)
	(tile 30 5 INT_X1Y165 INT 1
		(primitive_site TIEOFF_X2Y330 TIEOFF internal 3)
	)
	(tile 30 6 CLEXL_X1Y165 CLEXL 2
		(primitive_site SLICE_X0Y163 SLICEL internal 45)
		(primitive_site SLICE_X1Y163 SLICEX internal 43)
	)
	(tile 30 7 INT_X2Y165 INT 1
		(primitive_site TIEOFF_X4Y330 TIEOFF internal 3)
	)
	(tile 30 8 CLEXM_X2Y165 CLEXM 2
		(primitive_site SLICE_X2Y163 SLICEM internal 50)
		(primitive_site SLICE_X3Y163 SLICEX internal 43)
	)
	(tile 30 9 INT_BRAM_X3Y165 INT_BRAM 1
		(primitive_site TIEOFF_X6Y330 TIEOFF internal 3)
	)
	(tile 30 10 INT_INTERFACE_X3Y165 INT_INTERFACE 0
	)
	(tile 30 11 NULL_X11Y178 NULL 0
	)
	(tile 30 12 INT_X4Y165 INT 1
		(primitive_site TIEOFF_X7Y330 TIEOFF internal 3)
	)
	(tile 30 13 CLEXL_X4Y165 CLEXL 2
		(primitive_site SLICE_X4Y163 SLICEL internal 45)
		(primitive_site SLICE_X5Y163 SLICEX internal 43)
	)
	(tile 30 14 INT_X5Y165 INT 1
		(primitive_site TIEOFF_X9Y330 TIEOFF internal 3)
	)
	(tile 30 15 CLEXM_X5Y165 CLEXM 2
		(primitive_site SLICE_X6Y163 SLICEM internal 50)
		(primitive_site SLICE_X7Y163 SLICEX internal 43)
	)
	(tile 30 16 INT_X6Y165 INT 1
		(primitive_site TIEOFF_X11Y330 TIEOFF internal 3)
	)
	(tile 30 17 CLEXL_X6Y165 CLEXL 2
		(primitive_site SLICE_X8Y163 SLICEL internal 45)
		(primitive_site SLICE_X9Y163 SLICEX internal 43)
	)
	(tile 30 18 INT_X7Y165 INT 1
		(primitive_site TIEOFF_X13Y330 TIEOFF internal 3)
	)
	(tile 30 19 CLEXM_X7Y165 CLEXM 2
		(primitive_site SLICE_X10Y163 SLICEM internal 50)
		(primitive_site SLICE_X11Y163 SLICEX internal 43)
	)
	(tile 30 20 INT_X8Y165 INT 1
		(primitive_site TIEOFF_X15Y330 TIEOFF internal 3)
	)
	(tile 30 21 INT_INTERFACE_X8Y165 INT_INTERFACE 0
	)
	(tile 30 22 NULL_X22Y178 NULL 0
	)
	(tile 30 23 INT_X9Y165 INT 1
		(primitive_site TIEOFF_X16Y330 TIEOFF internal 3)
	)
	(tile 30 24 CLEXL_X9Y165 CLEXL 2
		(primitive_site SLICE_X12Y163 SLICEL internal 45)
		(primitive_site SLICE_X13Y163 SLICEX internal 43)
	)
	(tile 30 25 INT_X10Y165 INT 1
		(primitive_site TIEOFF_X17Y330 TIEOFF internal 3)
	)
	(tile 30 26 CLEXM_X10Y165 CLEXM 2
		(primitive_site SLICE_X14Y163 SLICEM internal 50)
		(primitive_site SLICE_X15Y163 SLICEX internal 43)
	)
	(tile 30 27 INT_X11Y165 INT 1
		(primitive_site TIEOFF_X18Y330 TIEOFF internal 3)
	)
	(tile 30 28 CLEXL_X11Y165 CLEXL 2
		(primitive_site SLICE_X16Y163 SLICEL internal 45)
		(primitive_site SLICE_X17Y163 SLICEX internal 43)
	)
	(tile 30 29 INT_X12Y165 INT 1
		(primitive_site TIEOFF_X19Y330 TIEOFF internal 3)
	)
	(tile 30 30 INT_INTERFACE_RTERM_X30Y178 INT_INTERFACE_RTERM 0
	)
	(tile 30 31 NULL_X31Y178 NULL 0
	)
	(tile 30 32 NULL_X32Y178 NULL 0
	)
	(tile 30 33 NULL_X33Y178 NULL 0
	)
	(tile 30 34 NULL_X34Y178 NULL 0
	)
	(tile 30 35 NULL_X35Y178 NULL 0
	)
	(tile 30 36 NULL_X36Y178 NULL 0
	)
	(tile 30 37 INT_INTERFACE_LTERM_X37Y178 INT_INTERFACE_LTERM 0
	)
	(tile 30 38 INT_X16Y165 INT_TERM 1
		(primitive_site TIEOFF_X23Y330 TIEOFF internal 3)
	)
	(tile 30 39 NULL_X39Y178 NULL 0
	)
	(tile 30 40 INT_X17Y165 INT 1
		(primitive_site TIEOFF_X24Y330 TIEOFF internal 3)
	)
	(tile 30 41 CLEXM_X17Y165 CLEXM 2
		(primitive_site SLICE_X26Y163 SLICEM internal 50)
		(primitive_site SLICE_X27Y163 SLICEX internal 43)
	)
	(tile 30 42 INT_X18Y165 INT 1
		(primitive_site TIEOFF_X25Y330 TIEOFF internal 3)
	)
	(tile 30 43 CLEXL_X18Y165 CLEXL 2
		(primitive_site SLICE_X28Y163 SLICEL internal 45)
		(primitive_site SLICE_X29Y163 SLICEX internal 43)
	)
	(tile 30 44 INT_X19Y165 INT 1
		(primitive_site TIEOFF_X26Y330 TIEOFF internal 3)
	)
	(tile 30 45 CLEXM_X19Y165 CLEXM 2
		(primitive_site SLICE_X30Y163 SLICEM internal 50)
		(primitive_site SLICE_X31Y163 SLICEX internal 43)
	)
	(tile 30 46 INT_X20Y165 INT 1
		(primitive_site TIEOFF_X28Y330 TIEOFF internal 3)
	)
	(tile 30 47 CLEXL_X20Y165 CLEXL 2
		(primitive_site SLICE_X32Y163 SLICEL internal 45)
		(primitive_site SLICE_X33Y163 SLICEX internal 43)
	)
	(tile 30 48 NULL_X48Y178 NULL 0
	)
	(tile 30 49 REG_V_X20Y165 REG_V 0
	)
	(tile 30 50 INT_X21Y165 INT 1
		(primitive_site TIEOFF_X31Y330 TIEOFF internal 3)
	)
	(tile 30 51 CLEXM_X21Y165 CLEXM 2
		(primitive_site SLICE_X34Y163 SLICEM internal 50)
		(primitive_site SLICE_X35Y163 SLICEX internal 43)
	)
	(tile 30 52 INT_X22Y165 INT 1
		(primitive_site TIEOFF_X33Y330 TIEOFF internal 3)
	)
	(tile 30 53 CLEXL_X22Y165 CLEXL 2
		(primitive_site SLICE_X36Y163 SLICEL internal 45)
		(primitive_site SLICE_X37Y163 SLICEX internal 43)
	)
	(tile 30 54 INT_X23Y165 INT 1
		(primitive_site TIEOFF_X35Y330 TIEOFF internal 3)
	)
	(tile 30 55 CLEXM_X23Y165 CLEXM 2
		(primitive_site SLICE_X38Y163 SLICEM internal 50)
		(primitive_site SLICE_X39Y163 SLICEX internal 43)
	)
	(tile 30 56 INT_X24Y165 INT 1
		(primitive_site TIEOFF_X36Y330 TIEOFF internal 3)
	)
	(tile 30 57 CLEXL_X24Y165 CLEXL 2
		(primitive_site SLICE_X40Y163 SLICEL internal 45)
		(primitive_site SLICE_X41Y163 SLICEX internal 43)
	)
	(tile 30 58 INT_X25Y165 INT 1
		(primitive_site TIEOFF_X37Y330 TIEOFF internal 3)
	)
	(tile 30 59 CLEXM_X25Y165 CLEXM 2
		(primitive_site SLICE_X42Y163 SLICEM internal 50)
		(primitive_site SLICE_X43Y163 SLICEX internal 43)
	)
	(tile 30 60 INT_X26Y165 INT 1
		(primitive_site TIEOFF_X38Y330 TIEOFF internal 3)
	)
	(tile 30 61 CLEXL_X26Y165 CLEXL 2
		(primitive_site SLICE_X44Y163 SLICEL internal 45)
		(primitive_site SLICE_X45Y163 SLICEX internal 43)
	)
	(tile 30 62 INT_BRAM_X27Y165 INT_BRAM 1
		(primitive_site TIEOFF_X39Y330 TIEOFF internal 3)
	)
	(tile 30 63 INT_INTERFACE_X27Y165 INT_INTERFACE 0
	)
	(tile 30 64 NULL_X64Y178 NULL 0
	)
	(tile 30 65 INT_X28Y165 INT 1
		(primitive_site TIEOFF_X40Y330 TIEOFF internal 3)
	)
	(tile 30 66 CLEXL_X28Y165 CLEXL 2
		(primitive_site SLICE_X46Y163 SLICEL internal 45)
		(primitive_site SLICE_X47Y163 SLICEX internal 43)
	)
	(tile 30 67 INT_X29Y165 INT 1
		(primitive_site TIEOFF_X41Y330 TIEOFF internal 3)
	)
	(tile 30 68 CLEXM_X29Y165 CLEXM 2
		(primitive_site SLICE_X48Y163 SLICEM internal 50)
		(primitive_site SLICE_X49Y163 SLICEX internal 43)
	)
	(tile 30 69 INT_X30Y165 INT 1
		(primitive_site TIEOFF_X42Y330 TIEOFF internal 3)
	)
	(tile 30 70 CLEXL_X30Y165 CLEXL 2
		(primitive_site SLICE_X50Y163 SLICEL internal 45)
		(primitive_site SLICE_X51Y163 SLICEX internal 43)
	)
	(tile 30 71 INT_X31Y165 INT 1
		(primitive_site TIEOFF_X43Y330 TIEOFF internal 3)
	)
	(tile 30 72 CLEXM_X31Y165 CLEXM 2
		(primitive_site SLICE_X52Y163 SLICEM internal 50)
		(primitive_site SLICE_X53Y163 SLICEX internal 43)
	)
	(tile 30 73 INT_X32Y165 INT 1
		(primitive_site TIEOFF_X44Y330 TIEOFF internal 3)
	)
	(tile 30 74 CLEXL_X32Y165 CLEXL 2
		(primitive_site SLICE_X54Y163 SLICEL internal 45)
		(primitive_site SLICE_X55Y163 SLICEX internal 43)
	)
	(tile 30 75 INT_X33Y165 INT 1
		(primitive_site TIEOFF_X45Y330 TIEOFF internal 3)
	)
	(tile 30 76 INT_INTERFACE_X33Y165 INT_INTERFACE 0
	)
	(tile 30 77 NULL_X77Y178 NULL 0
	)
	(tile 30 78 INT_X34Y165 INT 1
		(primitive_site TIEOFF_X46Y330 TIEOFF internal 3)
	)
	(tile 30 79 CLEXM_X34Y165 CLEXM 2
		(primitive_site SLICE_X56Y163 SLICEM internal 50)
		(primitive_site SLICE_X57Y163 SLICEX internal 43)
	)
	(tile 30 80 INT_X35Y165 INT 1
		(primitive_site TIEOFF_X48Y330 TIEOFF internal 3)
	)
	(tile 30 81 CLEXL_X35Y165 CLEXL 2
		(primitive_site SLICE_X58Y163 SLICEL internal 45)
		(primitive_site SLICE_X59Y163 SLICEX internal 43)
	)
	(tile 30 82 INT_X36Y165 INT 1
		(primitive_site TIEOFF_X50Y330 TIEOFF internal 3)
	)
	(tile 30 83 INT_INTERFACE_X36Y165 INT_INTERFACE 0
	)
	(tile 30 84 NULL_X84Y178 NULL 0
	)
	(tile 30 85 INT_X37Y165 INT 1
		(primitive_site TIEOFF_X51Y330 TIEOFF internal 3)
	)
	(tile 30 86 CLEXM_X37Y165 CLEXM 2
		(primitive_site SLICE_X60Y163 SLICEM internal 50)
		(primitive_site SLICE_X61Y163 SLICEX internal 43)
	)
	(tile 30 87 INT_X38Y165 INT 1
		(primitive_site TIEOFF_X53Y330 TIEOFF internal 3)
	)
	(tile 30 88 CLEXL_X38Y165 CLEXL 2
		(primitive_site SLICE_X62Y163 SLICEL internal 45)
		(primitive_site SLICE_X63Y163 SLICEX internal 43)
	)
	(tile 30 89 INT_BRAM_X39Y165 INT_BRAM 1
		(primitive_site TIEOFF_X55Y330 TIEOFF internal 3)
	)
	(tile 30 90 INT_INTERFACE_X39Y165 INT_INTERFACE 0
	)
	(tile 30 91 NULL_X91Y178 NULL 0
	)
	(tile 30 92 INT_X40Y165 INT 1
		(primitive_site TIEOFF_X56Y330 TIEOFF internal 3)
	)
	(tile 30 93 CLEXM_X40Y165 CLEXM 2
		(primitive_site SLICE_X64Y163 SLICEM internal 50)
		(primitive_site SLICE_X65Y163 SLICEX internal 43)
	)
	(tile 30 94 INT_X41Y165 INT 1
		(primitive_site TIEOFF_X58Y330 TIEOFF internal 3)
	)
	(tile 30 95 CLEXL_X41Y165 CLEXL 2
		(primitive_site SLICE_X66Y163 SLICEL internal 45)
		(primitive_site SLICE_X67Y163 SLICEX internal 43)
	)
	(tile 30 96 IOI_INT_X42Y165 IOI_INT 1
		(primitive_site TIEOFF_X60Y330 TIEOFF internal 3)
	)
	(tile 30 97 RIOI_X42Y165 RIOI 7
		(primitive_site OLOGIC_X17Y150 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y150 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y150 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y151 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y151 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y151 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y330 TIEOFF internal 3)
	)
	(tile 30 98 MCB_CAP_CLKPN_X42Y165 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X61Y331 TIEOFF internal 3)
	)
	(tile 30 99 IOI_RTERM_X99Y178 IOI_RTERM 0
	)
	(tile 30 100 RIOB_X42Y165 RIOB 2
		(primitive_site D20 IOBS bonded 8)
		(primitive_site D19 IOBM bonded 8)
	)
	(tile 31 0 LIOB_X0Y164 LIOB 2
		(primitive_site PAD403 IOBM unbonded 8)
		(primitive_site PAD404 IOBS unbonded 8)
	)
	(tile 31 1 IOI_LTERM_X1Y177 IOI_LTERM 0
	)
	(tile 31 2 LIOI_INT_X0Y164 LIOI_INT 1
		(primitive_site TIEOFF_X0Y328 TIEOFF internal 3)
	)
	(tile 31 3 LIOI_X0Y164 LIOI 7
		(primitive_site OLOGIC_X0Y148 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y148 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y148 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y149 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y149 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y149 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y328 TIEOFF internal 3)
	)
	(tile 31 4 MCB_INT_X0Y164 MCB_INT 0
	)
	(tile 31 5 INT_X1Y164 INT 1
		(primitive_site TIEOFF_X2Y328 TIEOFF internal 3)
	)
	(tile 31 6 CLEXL_X1Y164 CLEXL 2
		(primitive_site SLICE_X0Y162 SLICEL internal 45)
		(primitive_site SLICE_X1Y162 SLICEX internal 43)
	)
	(tile 31 7 INT_X2Y164 INT 1
		(primitive_site TIEOFF_X4Y328 TIEOFF internal 3)
	)
	(tile 31 8 CLEXM_X2Y164 CLEXM 2
		(primitive_site SLICE_X2Y162 SLICEM internal 50)
		(primitive_site SLICE_X3Y162 SLICEX internal 43)
	)
	(tile 31 9 INT_BRAM_X3Y164 INT_BRAM 1
		(primitive_site TIEOFF_X6Y328 TIEOFF internal 3)
	)
	(tile 31 10 INT_INTERFACE_X3Y164 INT_INTERFACE 0
	)
	(tile 31 11 BRAMSITE2_X3Y164 BRAMSITE2 3
		(primitive_site RAMB16_X0Y82 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y82 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y83 RAMB8BWER internal 110)
	)
	(tile 31 12 INT_X4Y164 INT 1
		(primitive_site TIEOFF_X7Y328 TIEOFF internal 3)
	)
	(tile 31 13 CLEXL_X4Y164 CLEXL 2
		(primitive_site SLICE_X4Y162 SLICEL internal 45)
		(primitive_site SLICE_X5Y162 SLICEX internal 43)
	)
	(tile 31 14 INT_X5Y164 INT 1
		(primitive_site TIEOFF_X9Y328 TIEOFF internal 3)
	)
	(tile 31 15 CLEXM_X5Y164 CLEXM 2
		(primitive_site SLICE_X6Y162 SLICEM internal 50)
		(primitive_site SLICE_X7Y162 SLICEX internal 43)
	)
	(tile 31 16 INT_X6Y164 INT 1
		(primitive_site TIEOFF_X11Y328 TIEOFF internal 3)
	)
	(tile 31 17 CLEXL_X6Y164 CLEXL 2
		(primitive_site SLICE_X8Y162 SLICEL internal 45)
		(primitive_site SLICE_X9Y162 SLICEX internal 43)
	)
	(tile 31 18 INT_X7Y164 INT 1
		(primitive_site TIEOFF_X13Y328 TIEOFF internal 3)
	)
	(tile 31 19 CLEXM_X7Y164 CLEXM 2
		(primitive_site SLICE_X10Y162 SLICEM internal 50)
		(primitive_site SLICE_X11Y162 SLICEX internal 43)
	)
	(tile 31 20 INT_X8Y164 INT 1
		(primitive_site TIEOFF_X15Y328 TIEOFF internal 3)
	)
	(tile 31 21 INT_INTERFACE_X8Y164 INT_INTERFACE 0
	)
	(tile 31 22 MACCSITE2_X8Y164 MACCSITE2 1
		(primitive_site DSP48_X0Y41 DSP48A1 internal 346)
	)
	(tile 31 23 INT_X9Y164 INT 1
		(primitive_site TIEOFF_X16Y328 TIEOFF internal 3)
	)
	(tile 31 24 CLEXL_X9Y164 CLEXL 2
		(primitive_site SLICE_X12Y162 SLICEL internal 45)
		(primitive_site SLICE_X13Y162 SLICEX internal 43)
	)
	(tile 31 25 INT_X10Y164 INT 1
		(primitive_site TIEOFF_X17Y328 TIEOFF internal 3)
	)
	(tile 31 26 CLEXM_X10Y164 CLEXM 2
		(primitive_site SLICE_X14Y162 SLICEM internal 50)
		(primitive_site SLICE_X15Y162 SLICEX internal 43)
	)
	(tile 31 27 INT_X11Y164 INT 1
		(primitive_site TIEOFF_X18Y328 TIEOFF internal 3)
	)
	(tile 31 28 CLEXL_X11Y164 CLEXL 2
		(primitive_site SLICE_X16Y162 SLICEL internal 45)
		(primitive_site SLICE_X17Y162 SLICEX internal 43)
	)
	(tile 31 29 INT_X12Y164 INT 1
		(primitive_site TIEOFF_X19Y328 TIEOFF internal 3)
	)
	(tile 31 30 INT_INTERFACE_RTERM_X30Y177 INT_INTERFACE_RTERM 0
	)
	(tile 31 31 NULL_X31Y177 NULL 0
	)
	(tile 31 32 NULL_X32Y177 NULL 0
	)
	(tile 31 33 NULL_X33Y177 NULL 0
	)
	(tile 31 34 NULL_X34Y177 NULL 0
	)
	(tile 31 35 NULL_X35Y177 NULL 0
	)
	(tile 31 36 NULL_X36Y177 NULL 0
	)
	(tile 31 37 INT_INTERFACE_LTERM_X37Y177 INT_INTERFACE_LTERM 0
	)
	(tile 31 38 INT_X16Y164 INT_TERM 1
		(primitive_site TIEOFF_X23Y328 TIEOFF internal 3)
	)
	(tile 31 39 NULL_X39Y177 NULL 0
	)
	(tile 31 40 INT_X17Y164 INT 1
		(primitive_site TIEOFF_X24Y328 TIEOFF internal 3)
	)
	(tile 31 41 CLEXM_X17Y164 CLEXM 2
		(primitive_site SLICE_X26Y162 SLICEM internal 50)
		(primitive_site SLICE_X27Y162 SLICEX internal 43)
	)
	(tile 31 42 INT_X18Y164 INT 1
		(primitive_site TIEOFF_X25Y328 TIEOFF internal 3)
	)
	(tile 31 43 CLEXL_X18Y164 CLEXL 2
		(primitive_site SLICE_X28Y162 SLICEL internal 45)
		(primitive_site SLICE_X29Y162 SLICEX internal 43)
	)
	(tile 31 44 INT_X19Y164 INT 1
		(primitive_site TIEOFF_X26Y328 TIEOFF internal 3)
	)
	(tile 31 45 CLEXM_X19Y164 CLEXM 2
		(primitive_site SLICE_X30Y162 SLICEM internal 50)
		(primitive_site SLICE_X31Y162 SLICEX internal 43)
	)
	(tile 31 46 INT_X20Y164 INT 1
		(primitive_site TIEOFF_X28Y328 TIEOFF internal 3)
	)
	(tile 31 47 CLEXL_X20Y164 CLEXL 2
		(primitive_site SLICE_X32Y162 SLICEL internal 45)
		(primitive_site SLICE_X33Y162 SLICEX internal 43)
	)
	(tile 31 48 NULL_X48Y177 NULL 0
	)
	(tile 31 49 REG_V_X20Y164 REG_V 0
	)
	(tile 31 50 INT_X21Y164 INT 1
		(primitive_site TIEOFF_X31Y328 TIEOFF internal 3)
	)
	(tile 31 51 CLEXM_X21Y164 CLEXM 2
		(primitive_site SLICE_X34Y162 SLICEM internal 50)
		(primitive_site SLICE_X35Y162 SLICEX internal 43)
	)
	(tile 31 52 INT_X22Y164 INT 1
		(primitive_site TIEOFF_X33Y328 TIEOFF internal 3)
	)
	(tile 31 53 CLEXL_X22Y164 CLEXL 2
		(primitive_site SLICE_X36Y162 SLICEL internal 45)
		(primitive_site SLICE_X37Y162 SLICEX internal 43)
	)
	(tile 31 54 INT_X23Y164 INT 1
		(primitive_site TIEOFF_X35Y328 TIEOFF internal 3)
	)
	(tile 31 55 CLEXM_X23Y164 CLEXM 2
		(primitive_site SLICE_X38Y162 SLICEM internal 50)
		(primitive_site SLICE_X39Y162 SLICEX internal 43)
	)
	(tile 31 56 INT_X24Y164 INT 1
		(primitive_site TIEOFF_X36Y328 TIEOFF internal 3)
	)
	(tile 31 57 CLEXL_X24Y164 CLEXL 2
		(primitive_site SLICE_X40Y162 SLICEL internal 45)
		(primitive_site SLICE_X41Y162 SLICEX internal 43)
	)
	(tile 31 58 INT_X25Y164 INT 1
		(primitive_site TIEOFF_X37Y328 TIEOFF internal 3)
	)
	(tile 31 59 CLEXM_X25Y164 CLEXM 2
		(primitive_site SLICE_X42Y162 SLICEM internal 50)
		(primitive_site SLICE_X43Y162 SLICEX internal 43)
	)
	(tile 31 60 INT_X26Y164 INT 1
		(primitive_site TIEOFF_X38Y328 TIEOFF internal 3)
	)
	(tile 31 61 CLEXL_X26Y164 CLEXL 2
		(primitive_site SLICE_X44Y162 SLICEL internal 45)
		(primitive_site SLICE_X45Y162 SLICEX internal 43)
	)
	(tile 31 62 INT_BRAM_X27Y164 INT_BRAM 1
		(primitive_site TIEOFF_X39Y328 TIEOFF internal 3)
	)
	(tile 31 63 INT_INTERFACE_X27Y164 INT_INTERFACE 0
	)
	(tile 31 64 BRAMSITE2_X27Y164 BRAMSITE2 3
		(primitive_site RAMB16_X2Y82 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y82 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y83 RAMB8BWER internal 110)
	)
	(tile 31 65 INT_X28Y164 INT 1
		(primitive_site TIEOFF_X40Y328 TIEOFF internal 3)
	)
	(tile 31 66 CLEXL_X28Y164 CLEXL 2
		(primitive_site SLICE_X46Y162 SLICEL internal 45)
		(primitive_site SLICE_X47Y162 SLICEX internal 43)
	)
	(tile 31 67 INT_X29Y164 INT 1
		(primitive_site TIEOFF_X41Y328 TIEOFF internal 3)
	)
	(tile 31 68 CLEXM_X29Y164 CLEXM 2
		(primitive_site SLICE_X48Y162 SLICEM internal 50)
		(primitive_site SLICE_X49Y162 SLICEX internal 43)
	)
	(tile 31 69 INT_X30Y164 INT 1
		(primitive_site TIEOFF_X42Y328 TIEOFF internal 3)
	)
	(tile 31 70 CLEXL_X30Y164 CLEXL 2
		(primitive_site SLICE_X50Y162 SLICEL internal 45)
		(primitive_site SLICE_X51Y162 SLICEX internal 43)
	)
	(tile 31 71 INT_X31Y164 INT 1
		(primitive_site TIEOFF_X43Y328 TIEOFF internal 3)
	)
	(tile 31 72 CLEXM_X31Y164 CLEXM 2
		(primitive_site SLICE_X52Y162 SLICEM internal 50)
		(primitive_site SLICE_X53Y162 SLICEX internal 43)
	)
	(tile 31 73 INT_X32Y164 INT 1
		(primitive_site TIEOFF_X44Y328 TIEOFF internal 3)
	)
	(tile 31 74 CLEXL_X32Y164 CLEXL 2
		(primitive_site SLICE_X54Y162 SLICEL internal 45)
		(primitive_site SLICE_X55Y162 SLICEX internal 43)
	)
	(tile 31 75 INT_X33Y164 INT 1
		(primitive_site TIEOFF_X45Y328 TIEOFF internal 3)
	)
	(tile 31 76 INT_INTERFACE_X33Y164 INT_INTERFACE 0
	)
	(tile 31 77 MACCSITE2_X33Y164 MACCSITE2 1
		(primitive_site DSP48_X1Y41 DSP48A1 internal 346)
	)
	(tile 31 78 INT_X34Y164 INT 1
		(primitive_site TIEOFF_X46Y328 TIEOFF internal 3)
	)
	(tile 31 79 CLEXM_X34Y164 CLEXM 2
		(primitive_site SLICE_X56Y162 SLICEM internal 50)
		(primitive_site SLICE_X57Y162 SLICEX internal 43)
	)
	(tile 31 80 INT_X35Y164 INT 1
		(primitive_site TIEOFF_X48Y328 TIEOFF internal 3)
	)
	(tile 31 81 CLEXL_X35Y164 CLEXL 2
		(primitive_site SLICE_X58Y162 SLICEL internal 45)
		(primitive_site SLICE_X59Y162 SLICEX internal 43)
	)
	(tile 31 82 INT_X36Y164 INT 1
		(primitive_site TIEOFF_X50Y328 TIEOFF internal 3)
	)
	(tile 31 83 INT_INTERFACE_X36Y164 INT_INTERFACE 0
	)
	(tile 31 84 MACCSITE2_X36Y164 MACCSITE2 1
		(primitive_site DSP48_X2Y41 DSP48A1 internal 346)
	)
	(tile 31 85 INT_X37Y164 INT 1
		(primitive_site TIEOFF_X51Y328 TIEOFF internal 3)
	)
	(tile 31 86 CLEXM_X37Y164 CLEXM 2
		(primitive_site SLICE_X60Y162 SLICEM internal 50)
		(primitive_site SLICE_X61Y162 SLICEX internal 43)
	)
	(tile 31 87 INT_X38Y164 INT 1
		(primitive_site TIEOFF_X53Y328 TIEOFF internal 3)
	)
	(tile 31 88 CLEXL_X38Y164 CLEXL 2
		(primitive_site SLICE_X62Y162 SLICEL internal 45)
		(primitive_site SLICE_X63Y162 SLICEX internal 43)
	)
	(tile 31 89 INT_BRAM_X39Y164 INT_BRAM 1
		(primitive_site TIEOFF_X55Y328 TIEOFF internal 3)
	)
	(tile 31 90 INT_INTERFACE_X39Y164 INT_INTERFACE 0
	)
	(tile 31 91 BRAMSITE2_X39Y164 BRAMSITE2 3
		(primitive_site RAMB16_X3Y82 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y82 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y83 RAMB8BWER internal 110)
	)
	(tile 31 92 INT_X40Y164 INT 1
		(primitive_site TIEOFF_X56Y328 TIEOFF internal 3)
	)
	(tile 31 93 CLEXM_X40Y164 CLEXM 2
		(primitive_site SLICE_X64Y162 SLICEM internal 50)
		(primitive_site SLICE_X65Y162 SLICEX internal 43)
	)
	(tile 31 94 INT_X41Y164 INT 1
		(primitive_site TIEOFF_X58Y328 TIEOFF internal 3)
	)
	(tile 31 95 CLEXL_X41Y164 CLEXL 2
		(primitive_site SLICE_X66Y162 SLICEL internal 45)
		(primitive_site SLICE_X67Y162 SLICEX internal 43)
	)
	(tile 31 96 IOI_INT_X42Y164 IOI_INT 1
		(primitive_site TIEOFF_X60Y328 TIEOFF internal 3)
	)
	(tile 31 97 RIOI_X42Y164 RIOI 7
		(primitive_site OLOGIC_X17Y148 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y148 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y148 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y149 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y149 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y149 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y328 TIEOFF internal 3)
	)
	(tile 31 98 MCB_INT_X42Y164 MCB_INT 0
	)
	(tile 31 99 IOI_RTERM_X99Y177 IOI_RTERM 0
	)
	(tile 31 100 RIOB_X42Y164 RIOB 2
		(primitive_site C19 IOBS bonded 8)
		(primitive_site C18 IOBM bonded 8)
	)
	(tile 32 0 LIOB_X0Y163 LIOB 2
		(primitive_site PAD401 IOBM unbonded 8)
		(primitive_site PAD402 IOBS unbonded 8)
	)
	(tile 32 1 IOI_LTERM_X1Y176 IOI_LTERM 0
	)
	(tile 32 2 LIOI_INT_X0Y163 LIOI_INT 1
		(primitive_site TIEOFF_X0Y326 TIEOFF internal 3)
	)
	(tile 32 3 LIOI_X0Y163 LIOI 7
		(primitive_site OLOGIC_X0Y146 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y146 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y146 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y147 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y147 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y147 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y326 TIEOFF internal 3)
	)
	(tile 32 4 MCB_INT_X0Y163 MCB_INT 0
	)
	(tile 32 5 INT_X1Y163 INT 1
		(primitive_site TIEOFF_X2Y326 TIEOFF internal 3)
	)
	(tile 32 6 CLEXL_X1Y163 CLEXL 2
		(primitive_site SLICE_X0Y161 SLICEL internal 45)
		(primitive_site SLICE_X1Y161 SLICEX internal 43)
	)
	(tile 32 7 INT_X2Y163 INT 1
		(primitive_site TIEOFF_X4Y326 TIEOFF internal 3)
	)
	(tile 32 8 CLEXM_X2Y163 CLEXM 2
		(primitive_site SLICE_X2Y161 SLICEM internal 50)
		(primitive_site SLICE_X3Y161 SLICEX internal 43)
	)
	(tile 32 9 INT_BRAM_X3Y163 INT_BRAM 1
		(primitive_site TIEOFF_X6Y326 TIEOFF internal 3)
	)
	(tile 32 10 INT_INTERFACE_X3Y163 INT_INTERFACE 0
	)
	(tile 32 11 NULL_X11Y176 NULL 0
	)
	(tile 32 12 INT_X4Y163 INT 1
		(primitive_site TIEOFF_X7Y326 TIEOFF internal 3)
	)
	(tile 32 13 CLEXL_X4Y163 CLEXL 2
		(primitive_site SLICE_X4Y161 SLICEL internal 45)
		(primitive_site SLICE_X5Y161 SLICEX internal 43)
	)
	(tile 32 14 INT_X5Y163 INT 1
		(primitive_site TIEOFF_X9Y326 TIEOFF internal 3)
	)
	(tile 32 15 CLEXM_X5Y163 CLEXM 2
		(primitive_site SLICE_X6Y161 SLICEM internal 50)
		(primitive_site SLICE_X7Y161 SLICEX internal 43)
	)
	(tile 32 16 INT_X6Y163 INT 1
		(primitive_site TIEOFF_X11Y326 TIEOFF internal 3)
	)
	(tile 32 17 CLEXL_X6Y163 CLEXL 2
		(primitive_site SLICE_X8Y161 SLICEL internal 45)
		(primitive_site SLICE_X9Y161 SLICEX internal 43)
	)
	(tile 32 18 INT_X7Y163 INT 1
		(primitive_site TIEOFF_X13Y326 TIEOFF internal 3)
	)
	(tile 32 19 CLEXM_X7Y163 CLEXM 2
		(primitive_site SLICE_X10Y161 SLICEM internal 50)
		(primitive_site SLICE_X11Y161 SLICEX internal 43)
	)
	(tile 32 20 INT_X8Y163 INT 1
		(primitive_site TIEOFF_X15Y326 TIEOFF internal 3)
	)
	(tile 32 21 INT_INTERFACE_X8Y163 INT_INTERFACE 0
	)
	(tile 32 22 NULL_X22Y176 NULL 0
	)
	(tile 32 23 INT_X9Y163 INT 1
		(primitive_site TIEOFF_X16Y326 TIEOFF internal 3)
	)
	(tile 32 24 CLEXL_X9Y163 CLEXL 2
		(primitive_site SLICE_X12Y161 SLICEL internal 45)
		(primitive_site SLICE_X13Y161 SLICEX internal 43)
	)
	(tile 32 25 INT_X10Y163 INT 1
		(primitive_site TIEOFF_X17Y326 TIEOFF internal 3)
	)
	(tile 32 26 CLEXM_X10Y163 CLEXM 2
		(primitive_site SLICE_X14Y161 SLICEM internal 50)
		(primitive_site SLICE_X15Y161 SLICEX internal 43)
	)
	(tile 32 27 INT_X11Y163 INT 1
		(primitive_site TIEOFF_X18Y326 TIEOFF internal 3)
	)
	(tile 32 28 CLEXL_X11Y163 CLEXL 2
		(primitive_site SLICE_X16Y161 SLICEL internal 45)
		(primitive_site SLICE_X17Y161 SLICEX internal 43)
	)
	(tile 32 29 INT_X12Y163 INT 1
		(primitive_site TIEOFF_X19Y326 TIEOFF internal 3)
	)
	(tile 32 30 INT_INTERFACE_RTERM_X30Y176 INT_INTERFACE_RTERM 0
	)
	(tile 32 31 NULL_X31Y176 NULL 0
	)
	(tile 32 32 NULL_X32Y176 NULL 0
	)
	(tile 32 33 NULL_X33Y176 NULL 0
	)
	(tile 32 34 NULL_X34Y176 NULL 0
	)
	(tile 32 35 NULL_X35Y176 NULL 0
	)
	(tile 32 36 NULL_X36Y176 NULL 0
	)
	(tile 32 37 INT_INTERFACE_LTERM_X37Y176 INT_INTERFACE_LTERM 0
	)
	(tile 32 38 INT_X16Y163 INT_TERM 1
		(primitive_site TIEOFF_X23Y326 TIEOFF internal 3)
	)
	(tile 32 39 NULL_X39Y176 NULL 0
	)
	(tile 32 40 INT_X17Y163 INT 1
		(primitive_site TIEOFF_X24Y326 TIEOFF internal 3)
	)
	(tile 32 41 CLEXM_X17Y163 CLEXM 2
		(primitive_site SLICE_X26Y161 SLICEM internal 50)
		(primitive_site SLICE_X27Y161 SLICEX internal 43)
	)
	(tile 32 42 INT_X18Y163 INT 1
		(primitive_site TIEOFF_X25Y326 TIEOFF internal 3)
	)
	(tile 32 43 CLEXL_X18Y163 CLEXL 2
		(primitive_site SLICE_X28Y161 SLICEL internal 45)
		(primitive_site SLICE_X29Y161 SLICEX internal 43)
	)
	(tile 32 44 INT_X19Y163 INT 1
		(primitive_site TIEOFF_X26Y326 TIEOFF internal 3)
	)
	(tile 32 45 CLEXM_X19Y163 CLEXM 2
		(primitive_site SLICE_X30Y161 SLICEM internal 50)
		(primitive_site SLICE_X31Y161 SLICEX internal 43)
	)
	(tile 32 46 INT_X20Y163 INT 1
		(primitive_site TIEOFF_X28Y326 TIEOFF internal 3)
	)
	(tile 32 47 CLEXL_X20Y163 CLEXL 2
		(primitive_site SLICE_X32Y161 SLICEL internal 45)
		(primitive_site SLICE_X33Y161 SLICEX internal 43)
	)
	(tile 32 48 NULL_X48Y176 NULL 0
	)
	(tile 32 49 REG_V_X20Y163 REG_V 0
	)
	(tile 32 50 INT_X21Y163 INT 1
		(primitive_site TIEOFF_X31Y326 TIEOFF internal 3)
	)
	(tile 32 51 CLEXM_X21Y163 CLEXM 2
		(primitive_site SLICE_X34Y161 SLICEM internal 50)
		(primitive_site SLICE_X35Y161 SLICEX internal 43)
	)
	(tile 32 52 INT_X22Y163 INT 1
		(primitive_site TIEOFF_X33Y326 TIEOFF internal 3)
	)
	(tile 32 53 CLEXL_X22Y163 CLEXL 2
		(primitive_site SLICE_X36Y161 SLICEL internal 45)
		(primitive_site SLICE_X37Y161 SLICEX internal 43)
	)
	(tile 32 54 INT_X23Y163 INT 1
		(primitive_site TIEOFF_X35Y326 TIEOFF internal 3)
	)
	(tile 32 55 CLEXM_X23Y163 CLEXM 2
		(primitive_site SLICE_X38Y161 SLICEM internal 50)
		(primitive_site SLICE_X39Y161 SLICEX internal 43)
	)
	(tile 32 56 INT_X24Y163 INT 1
		(primitive_site TIEOFF_X36Y326 TIEOFF internal 3)
	)
	(tile 32 57 CLEXL_X24Y163 CLEXL 2
		(primitive_site SLICE_X40Y161 SLICEL internal 45)
		(primitive_site SLICE_X41Y161 SLICEX internal 43)
	)
	(tile 32 58 INT_X25Y163 INT 1
		(primitive_site TIEOFF_X37Y326 TIEOFF internal 3)
	)
	(tile 32 59 CLEXM_X25Y163 CLEXM 2
		(primitive_site SLICE_X42Y161 SLICEM internal 50)
		(primitive_site SLICE_X43Y161 SLICEX internal 43)
	)
	(tile 32 60 INT_X26Y163 INT 1
		(primitive_site TIEOFF_X38Y326 TIEOFF internal 3)
	)
	(tile 32 61 CLEXL_X26Y163 CLEXL 2
		(primitive_site SLICE_X44Y161 SLICEL internal 45)
		(primitive_site SLICE_X45Y161 SLICEX internal 43)
	)
	(tile 32 62 INT_BRAM_X27Y163 INT_BRAM 1
		(primitive_site TIEOFF_X39Y326 TIEOFF internal 3)
	)
	(tile 32 63 INT_INTERFACE_X27Y163 INT_INTERFACE 0
	)
	(tile 32 64 NULL_X64Y176 NULL 0
	)
	(tile 32 65 INT_X28Y163 INT 1
		(primitive_site TIEOFF_X40Y326 TIEOFF internal 3)
	)
	(tile 32 66 CLEXL_X28Y163 CLEXL 2
		(primitive_site SLICE_X46Y161 SLICEL internal 45)
		(primitive_site SLICE_X47Y161 SLICEX internal 43)
	)
	(tile 32 67 INT_X29Y163 INT 1
		(primitive_site TIEOFF_X41Y326 TIEOFF internal 3)
	)
	(tile 32 68 CLEXM_X29Y163 CLEXM 2
		(primitive_site SLICE_X48Y161 SLICEM internal 50)
		(primitive_site SLICE_X49Y161 SLICEX internal 43)
	)
	(tile 32 69 INT_X30Y163 INT 1
		(primitive_site TIEOFF_X42Y326 TIEOFF internal 3)
	)
	(tile 32 70 CLEXL_X30Y163 CLEXL 2
		(primitive_site SLICE_X50Y161 SLICEL internal 45)
		(primitive_site SLICE_X51Y161 SLICEX internal 43)
	)
	(tile 32 71 INT_X31Y163 INT 1
		(primitive_site TIEOFF_X43Y326 TIEOFF internal 3)
	)
	(tile 32 72 CLEXM_X31Y163 CLEXM 2
		(primitive_site SLICE_X52Y161 SLICEM internal 50)
		(primitive_site SLICE_X53Y161 SLICEX internal 43)
	)
	(tile 32 73 INT_X32Y163 INT 1
		(primitive_site TIEOFF_X44Y326 TIEOFF internal 3)
	)
	(tile 32 74 CLEXL_X32Y163 CLEXL 2
		(primitive_site SLICE_X54Y161 SLICEL internal 45)
		(primitive_site SLICE_X55Y161 SLICEX internal 43)
	)
	(tile 32 75 INT_X33Y163 INT 1
		(primitive_site TIEOFF_X45Y326 TIEOFF internal 3)
	)
	(tile 32 76 INT_INTERFACE_X33Y163 INT_INTERFACE 0
	)
	(tile 32 77 NULL_X77Y176 NULL 0
	)
	(tile 32 78 INT_X34Y163 INT 1
		(primitive_site TIEOFF_X46Y326 TIEOFF internal 3)
	)
	(tile 32 79 CLEXM_X34Y163 CLEXM 2
		(primitive_site SLICE_X56Y161 SLICEM internal 50)
		(primitive_site SLICE_X57Y161 SLICEX internal 43)
	)
	(tile 32 80 INT_X35Y163 INT 1
		(primitive_site TIEOFF_X48Y326 TIEOFF internal 3)
	)
	(tile 32 81 CLEXL_X35Y163 CLEXL 2
		(primitive_site SLICE_X58Y161 SLICEL internal 45)
		(primitive_site SLICE_X59Y161 SLICEX internal 43)
	)
	(tile 32 82 INT_X36Y163 INT 1
		(primitive_site TIEOFF_X50Y326 TIEOFF internal 3)
	)
	(tile 32 83 INT_INTERFACE_X36Y163 INT_INTERFACE 0
	)
	(tile 32 84 NULL_X84Y176 NULL 0
	)
	(tile 32 85 INT_X37Y163 INT 1
		(primitive_site TIEOFF_X51Y326 TIEOFF internal 3)
	)
	(tile 32 86 CLEXM_X37Y163 CLEXM 2
		(primitive_site SLICE_X60Y161 SLICEM internal 50)
		(primitive_site SLICE_X61Y161 SLICEX internal 43)
	)
	(tile 32 87 INT_X38Y163 INT 1
		(primitive_site TIEOFF_X53Y326 TIEOFF internal 3)
	)
	(tile 32 88 CLEXL_X38Y163 CLEXL 2
		(primitive_site SLICE_X62Y161 SLICEL internal 45)
		(primitive_site SLICE_X63Y161 SLICEX internal 43)
	)
	(tile 32 89 INT_BRAM_X39Y163 INT_BRAM 1
		(primitive_site TIEOFF_X55Y326 TIEOFF internal 3)
	)
	(tile 32 90 INT_INTERFACE_X39Y163 INT_INTERFACE 0
	)
	(tile 32 91 NULL_X91Y176 NULL 0
	)
	(tile 32 92 INT_X40Y163 INT 1
		(primitive_site TIEOFF_X56Y326 TIEOFF internal 3)
	)
	(tile 32 93 CLEXM_X40Y163 CLEXM 2
		(primitive_site SLICE_X64Y161 SLICEM internal 50)
		(primitive_site SLICE_X65Y161 SLICEX internal 43)
	)
	(tile 32 94 INT_X41Y163 INT 1
		(primitive_site TIEOFF_X58Y326 TIEOFF internal 3)
	)
	(tile 32 95 CLEXL_X41Y163 CLEXL 2
		(primitive_site SLICE_X66Y161 SLICEL internal 45)
		(primitive_site SLICE_X67Y161 SLICEX internal 43)
	)
	(tile 32 96 IOI_INT_X42Y163 IOI_INT 1
		(primitive_site TIEOFF_X60Y326 TIEOFF internal 3)
	)
	(tile 32 97 RIOI_X42Y163 RIOI 7
		(primitive_site OLOGIC_X17Y146 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y146 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y146 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y147 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y147 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y147 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y326 TIEOFF internal 3)
	)
	(tile 32 98 MCB_INT_X42Y163 MCB_INT 0
	)
	(tile 32 99 IOI_RTERM_X99Y176 IOI_RTERM 0
	)
	(tile 32 100 RIOB_X42Y163 RIOB 2
		(primitive_site G19 IOBS bonded 8)
		(primitive_site G17 IOBM bonded 8)
	)
	(tile 33 0 LIOB_X0Y162 LIOB 2
		(primitive_site PAD399 IOBM unbonded 8)
		(primitive_site PAD400 IOBS unbonded 8)
	)
	(tile 33 1 IOI_LTERM_X1Y175 IOI_LTERM 0
	)
	(tile 33 2 LIOI_INT_X0Y162 LIOI_INT 1
		(primitive_site TIEOFF_X0Y324 TIEOFF internal 3)
	)
	(tile 33 3 LIOI_X0Y162 LIOI 7
		(primitive_site OLOGIC_X0Y144 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y144 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y144 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y145 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y145 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y145 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y324 TIEOFF internal 3)
	)
	(tile 33 4 MCB_INT_X0Y162 MCB_INT 0
	)
	(tile 33 5 INT_X1Y162 INT 1
		(primitive_site TIEOFF_X2Y324 TIEOFF internal 3)
	)
	(tile 33 6 CLEXL_X1Y162 CLEXL 2
		(primitive_site SLICE_X0Y160 SLICEL internal 45)
		(primitive_site SLICE_X1Y160 SLICEX internal 43)
	)
	(tile 33 7 INT_X2Y162 INT 1
		(primitive_site TIEOFF_X4Y324 TIEOFF internal 3)
	)
	(tile 33 8 CLEXM_X2Y162 CLEXM 2
		(primitive_site SLICE_X2Y160 SLICEM internal 50)
		(primitive_site SLICE_X3Y160 SLICEX internal 43)
	)
	(tile 33 9 INT_BRAM_X3Y162 INT_BRAM 1
		(primitive_site TIEOFF_X6Y324 TIEOFF internal 3)
	)
	(tile 33 10 INT_INTERFACE_X3Y162 INT_INTERFACE 0
	)
	(tile 33 11 NULL_X11Y175 NULL 0
	)
	(tile 33 12 INT_X4Y162 INT 1
		(primitive_site TIEOFF_X7Y324 TIEOFF internal 3)
	)
	(tile 33 13 CLEXL_X4Y162 CLEXL 2
		(primitive_site SLICE_X4Y160 SLICEL internal 45)
		(primitive_site SLICE_X5Y160 SLICEX internal 43)
	)
	(tile 33 14 INT_X5Y162 INT 1
		(primitive_site TIEOFF_X9Y324 TIEOFF internal 3)
	)
	(tile 33 15 CLEXM_X5Y162 CLEXM 2
		(primitive_site SLICE_X6Y160 SLICEM internal 50)
		(primitive_site SLICE_X7Y160 SLICEX internal 43)
	)
	(tile 33 16 INT_X6Y162 INT 1
		(primitive_site TIEOFF_X11Y324 TIEOFF internal 3)
	)
	(tile 33 17 CLEXL_X6Y162 CLEXL 2
		(primitive_site SLICE_X8Y160 SLICEL internal 45)
		(primitive_site SLICE_X9Y160 SLICEX internal 43)
	)
	(tile 33 18 INT_X7Y162 INT 1
		(primitive_site TIEOFF_X13Y324 TIEOFF internal 3)
	)
	(tile 33 19 CLEXM_X7Y162 CLEXM 2
		(primitive_site SLICE_X10Y160 SLICEM internal 50)
		(primitive_site SLICE_X11Y160 SLICEX internal 43)
	)
	(tile 33 20 INT_X8Y162 INT 1
		(primitive_site TIEOFF_X15Y324 TIEOFF internal 3)
	)
	(tile 33 21 INT_INTERFACE_X8Y162 INT_INTERFACE 0
	)
	(tile 33 22 NULL_X22Y175 NULL 0
	)
	(tile 33 23 INT_X9Y162 INT 1
		(primitive_site TIEOFF_X16Y324 TIEOFF internal 3)
	)
	(tile 33 24 CLEXL_X9Y162 CLEXL 2
		(primitive_site SLICE_X12Y160 SLICEL internal 45)
		(primitive_site SLICE_X13Y160 SLICEX internal 43)
	)
	(tile 33 25 INT_X10Y162 INT 1
		(primitive_site TIEOFF_X17Y324 TIEOFF internal 3)
	)
	(tile 33 26 CLEXM_X10Y162 CLEXM 2
		(primitive_site SLICE_X14Y160 SLICEM internal 50)
		(primitive_site SLICE_X15Y160 SLICEX internal 43)
	)
	(tile 33 27 INT_X11Y162 INT 1
		(primitive_site TIEOFF_X18Y324 TIEOFF internal 3)
	)
	(tile 33 28 CLEXL_X11Y162 CLEXL 2
		(primitive_site SLICE_X16Y160 SLICEL internal 45)
		(primitive_site SLICE_X17Y160 SLICEX internal 43)
	)
	(tile 33 29 INT_X12Y162 INT 1
		(primitive_site TIEOFF_X19Y324 TIEOFF internal 3)
	)
	(tile 33 30 INT_INTERFACE_RTERM_X30Y175 INT_INTERFACE_RTERM 0
	)
	(tile 33 31 NULL_X31Y175 NULL 0
	)
	(tile 33 32 NULL_X32Y175 NULL 0
	)
	(tile 33 33 NULL_X33Y175 NULL 0
	)
	(tile 33 34 NULL_X34Y175 NULL 0
	)
	(tile 33 35 NULL_X35Y175 NULL 0
	)
	(tile 33 36 NULL_X36Y175 NULL 0
	)
	(tile 33 37 INT_INTERFACE_LTERM_X37Y175 INT_INTERFACE_LTERM 0
	)
	(tile 33 38 INT_X16Y162 INT_TERM 1
		(primitive_site TIEOFF_X23Y324 TIEOFF internal 3)
	)
	(tile 33 39 NULL_X39Y175 NULL 0
	)
	(tile 33 40 INT_X17Y162 INT 1
		(primitive_site TIEOFF_X24Y324 TIEOFF internal 3)
	)
	(tile 33 41 CLEXM_X17Y162 CLEXM 2
		(primitive_site SLICE_X26Y160 SLICEM internal 50)
		(primitive_site SLICE_X27Y160 SLICEX internal 43)
	)
	(tile 33 42 INT_X18Y162 INT 1
		(primitive_site TIEOFF_X25Y324 TIEOFF internal 3)
	)
	(tile 33 43 CLEXL_X18Y162 CLEXL 2
		(primitive_site SLICE_X28Y160 SLICEL internal 45)
		(primitive_site SLICE_X29Y160 SLICEX internal 43)
	)
	(tile 33 44 INT_X19Y162 INT 1
		(primitive_site TIEOFF_X26Y324 TIEOFF internal 3)
	)
	(tile 33 45 CLEXM_X19Y162 CLEXM 2
		(primitive_site SLICE_X30Y160 SLICEM internal 50)
		(primitive_site SLICE_X31Y160 SLICEX internal 43)
	)
	(tile 33 46 INT_X20Y162 INT 1
		(primitive_site TIEOFF_X28Y324 TIEOFF internal 3)
	)
	(tile 33 47 CLEXL_X20Y162 CLEXL 2
		(primitive_site SLICE_X32Y160 SLICEL internal 45)
		(primitive_site SLICE_X33Y160 SLICEX internal 43)
	)
	(tile 33 48 NULL_X48Y175 NULL 0
	)
	(tile 33 49 REG_V_X20Y162 REG_V 0
	)
	(tile 33 50 INT_X21Y162 INT 1
		(primitive_site TIEOFF_X31Y324 TIEOFF internal 3)
	)
	(tile 33 51 CLEXM_X21Y162 CLEXM 2
		(primitive_site SLICE_X34Y160 SLICEM internal 50)
		(primitive_site SLICE_X35Y160 SLICEX internal 43)
	)
	(tile 33 52 INT_X22Y162 INT 1
		(primitive_site TIEOFF_X33Y324 TIEOFF internal 3)
	)
	(tile 33 53 CLEXL_X22Y162 CLEXL 2
		(primitive_site SLICE_X36Y160 SLICEL internal 45)
		(primitive_site SLICE_X37Y160 SLICEX internal 43)
	)
	(tile 33 54 INT_X23Y162 INT 1
		(primitive_site TIEOFF_X35Y324 TIEOFF internal 3)
	)
	(tile 33 55 CLEXM_X23Y162 CLEXM 2
		(primitive_site SLICE_X38Y160 SLICEM internal 50)
		(primitive_site SLICE_X39Y160 SLICEX internal 43)
	)
	(tile 33 56 INT_X24Y162 INT 1
		(primitive_site TIEOFF_X36Y324 TIEOFF internal 3)
	)
	(tile 33 57 CLEXL_X24Y162 CLEXL 2
		(primitive_site SLICE_X40Y160 SLICEL internal 45)
		(primitive_site SLICE_X41Y160 SLICEX internal 43)
	)
	(tile 33 58 INT_X25Y162 INT 1
		(primitive_site TIEOFF_X37Y324 TIEOFF internal 3)
	)
	(tile 33 59 CLEXM_X25Y162 CLEXM 2
		(primitive_site SLICE_X42Y160 SLICEM internal 50)
		(primitive_site SLICE_X43Y160 SLICEX internal 43)
	)
	(tile 33 60 INT_X26Y162 INT 1
		(primitive_site TIEOFF_X38Y324 TIEOFF internal 3)
	)
	(tile 33 61 CLEXL_X26Y162 CLEXL 2
		(primitive_site SLICE_X44Y160 SLICEL internal 45)
		(primitive_site SLICE_X45Y160 SLICEX internal 43)
	)
	(tile 33 62 INT_BRAM_X27Y162 INT_BRAM 1
		(primitive_site TIEOFF_X39Y324 TIEOFF internal 3)
	)
	(tile 33 63 INT_INTERFACE_X27Y162 INT_INTERFACE 0
	)
	(tile 33 64 NULL_X64Y175 NULL 0
	)
	(tile 33 65 INT_X28Y162 INT 1
		(primitive_site TIEOFF_X40Y324 TIEOFF internal 3)
	)
	(tile 33 66 CLEXL_X28Y162 CLEXL 2
		(primitive_site SLICE_X46Y160 SLICEL internal 45)
		(primitive_site SLICE_X47Y160 SLICEX internal 43)
	)
	(tile 33 67 INT_X29Y162 INT 1
		(primitive_site TIEOFF_X41Y324 TIEOFF internal 3)
	)
	(tile 33 68 CLEXM_X29Y162 CLEXM 2
		(primitive_site SLICE_X48Y160 SLICEM internal 50)
		(primitive_site SLICE_X49Y160 SLICEX internal 43)
	)
	(tile 33 69 INT_X30Y162 INT 1
		(primitive_site TIEOFF_X42Y324 TIEOFF internal 3)
	)
	(tile 33 70 CLEXL_X30Y162 CLEXL 2
		(primitive_site SLICE_X50Y160 SLICEL internal 45)
		(primitive_site SLICE_X51Y160 SLICEX internal 43)
	)
	(tile 33 71 INT_X31Y162 INT 1
		(primitive_site TIEOFF_X43Y324 TIEOFF internal 3)
	)
	(tile 33 72 CLEXM_X31Y162 CLEXM 2
		(primitive_site SLICE_X52Y160 SLICEM internal 50)
		(primitive_site SLICE_X53Y160 SLICEX internal 43)
	)
	(tile 33 73 INT_X32Y162 INT 1
		(primitive_site TIEOFF_X44Y324 TIEOFF internal 3)
	)
	(tile 33 74 CLEXL_X32Y162 CLEXL 2
		(primitive_site SLICE_X54Y160 SLICEL internal 45)
		(primitive_site SLICE_X55Y160 SLICEX internal 43)
	)
	(tile 33 75 INT_X33Y162 INT 1
		(primitive_site TIEOFF_X45Y324 TIEOFF internal 3)
	)
	(tile 33 76 INT_INTERFACE_X33Y162 INT_INTERFACE 0
	)
	(tile 33 77 NULL_X77Y175 NULL 0
	)
	(tile 33 78 INT_X34Y162 INT 1
		(primitive_site TIEOFF_X46Y324 TIEOFF internal 3)
	)
	(tile 33 79 CLEXM_X34Y162 CLEXM 2
		(primitive_site SLICE_X56Y160 SLICEM internal 50)
		(primitive_site SLICE_X57Y160 SLICEX internal 43)
	)
	(tile 33 80 INT_X35Y162 INT 1
		(primitive_site TIEOFF_X48Y324 TIEOFF internal 3)
	)
	(tile 33 81 CLEXL_X35Y162 CLEXL 2
		(primitive_site SLICE_X58Y160 SLICEL internal 45)
		(primitive_site SLICE_X59Y160 SLICEX internal 43)
	)
	(tile 33 82 INT_X36Y162 INT 1
		(primitive_site TIEOFF_X50Y324 TIEOFF internal 3)
	)
	(tile 33 83 INT_INTERFACE_X36Y162 INT_INTERFACE 0
	)
	(tile 33 84 NULL_X84Y175 NULL 0
	)
	(tile 33 85 INT_X37Y162 INT 1
		(primitive_site TIEOFF_X51Y324 TIEOFF internal 3)
	)
	(tile 33 86 CLEXM_X37Y162 CLEXM 2
		(primitive_site SLICE_X60Y160 SLICEM internal 50)
		(primitive_site SLICE_X61Y160 SLICEX internal 43)
	)
	(tile 33 87 INT_X38Y162 INT 1
		(primitive_site TIEOFF_X53Y324 TIEOFF internal 3)
	)
	(tile 33 88 CLEXL_X38Y162 CLEXL 2
		(primitive_site SLICE_X62Y160 SLICEL internal 45)
		(primitive_site SLICE_X63Y160 SLICEX internal 43)
	)
	(tile 33 89 INT_BRAM_X39Y162 INT_BRAM 1
		(primitive_site TIEOFF_X55Y324 TIEOFF internal 3)
	)
	(tile 33 90 INT_INTERFACE_X39Y162 INT_INTERFACE 0
	)
	(tile 33 91 NULL_X91Y175 NULL 0
	)
	(tile 33 92 INT_X40Y162 INT 1
		(primitive_site TIEOFF_X56Y324 TIEOFF internal 3)
	)
	(tile 33 93 CLEXM_X40Y162 CLEXM 2
		(primitive_site SLICE_X64Y160 SLICEM internal 50)
		(primitive_site SLICE_X65Y160 SLICEX internal 43)
	)
	(tile 33 94 INT_X41Y162 INT 1
		(primitive_site TIEOFF_X58Y324 TIEOFF internal 3)
	)
	(tile 33 95 CLEXL_X41Y162 CLEXL 2
		(primitive_site SLICE_X66Y160 SLICEL internal 45)
		(primitive_site SLICE_X67Y160 SLICEX internal 43)
	)
	(tile 33 96 IOI_INT_X42Y162 IOI_INT 1
		(primitive_site TIEOFF_X60Y324 TIEOFF internal 3)
	)
	(tile 33 97 RIOI_X42Y162 RIOI 7
		(primitive_site OLOGIC_X17Y144 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y144 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y144 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y145 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y145 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y145 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y324 TIEOFF internal 3)
	)
	(tile 33 98 MCB_INT_X42Y162 MCB_INT 0
	)
	(tile 33 99 IOI_RTERM_X99Y175 IOI_RTERM 0
	)
	(tile 33 100 RIOB_X42Y162 RIOB 2
		(primitive_site A21 IOBS bonded 8)
		(primitive_site B20 IOBM bonded 8)
	)
	(tile 34 0 EMP_LIOB_X0Y174 EMP_LIOB 0
	)
	(tile 34 1 IOI_LTERM_X1Y174 IOI_LTERM 0
	)
	(tile 34 2 INT_X0Y161 INT 1
		(primitive_site TIEOFF_X0Y322 TIEOFF internal 3)
	)
	(tile 34 3 INT_INTERFACE_X0Y161 INT_INTERFACE 0
	)
	(tile 34 4 MCB_INT_X0Y161 MCB_INT 0
	)
	(tile 34 5 INT_X1Y161 INT 1
		(primitive_site TIEOFF_X2Y322 TIEOFF internal 3)
	)
	(tile 34 6 CLEXL_X1Y161 CLEXL 2
		(primitive_site SLICE_X0Y159 SLICEL internal 45)
		(primitive_site SLICE_X1Y159 SLICEX internal 43)
	)
	(tile 34 7 INT_X2Y161 INT 1
		(primitive_site TIEOFF_X4Y322 TIEOFF internal 3)
	)
	(tile 34 8 CLEXM_X2Y161 CLEXM 2
		(primitive_site SLICE_X2Y159 SLICEM internal 50)
		(primitive_site SLICE_X3Y159 SLICEX internal 43)
	)
	(tile 34 9 INT_BRAM_X3Y161 INT_BRAM 1
		(primitive_site TIEOFF_X6Y322 TIEOFF internal 3)
	)
	(tile 34 10 INT_INTERFACE_X3Y161 INT_INTERFACE 0
	)
	(tile 34 11 NULL_X11Y174 NULL 0
	)
	(tile 34 12 INT_X4Y161 INT 1
		(primitive_site TIEOFF_X7Y322 TIEOFF internal 3)
	)
	(tile 34 13 CLEXL_X4Y161 CLEXL 2
		(primitive_site SLICE_X4Y159 SLICEL internal 45)
		(primitive_site SLICE_X5Y159 SLICEX internal 43)
	)
	(tile 34 14 INT_X5Y161 INT 1
		(primitive_site TIEOFF_X9Y322 TIEOFF internal 3)
	)
	(tile 34 15 CLEXM_X5Y161 CLEXM 2
		(primitive_site SLICE_X6Y159 SLICEM internal 50)
		(primitive_site SLICE_X7Y159 SLICEX internal 43)
	)
	(tile 34 16 INT_X6Y161 INT 1
		(primitive_site TIEOFF_X11Y322 TIEOFF internal 3)
	)
	(tile 34 17 CLEXL_X6Y161 CLEXL 2
		(primitive_site SLICE_X8Y159 SLICEL internal 45)
		(primitive_site SLICE_X9Y159 SLICEX internal 43)
	)
	(tile 34 18 INT_X7Y161 INT 1
		(primitive_site TIEOFF_X13Y322 TIEOFF internal 3)
	)
	(tile 34 19 CLEXM_X7Y161 CLEXM 2
		(primitive_site SLICE_X10Y159 SLICEM internal 50)
		(primitive_site SLICE_X11Y159 SLICEX internal 43)
	)
	(tile 34 20 INT_X8Y161 INT 1
		(primitive_site TIEOFF_X15Y322 TIEOFF internal 3)
	)
	(tile 34 21 INT_INTERFACE_X8Y161 INT_INTERFACE 0
	)
	(tile 34 22 NULL_X22Y174 NULL 0
	)
	(tile 34 23 INT_X9Y161 INT 1
		(primitive_site TIEOFF_X16Y322 TIEOFF internal 3)
	)
	(tile 34 24 CLEXL_X9Y161 CLEXL 2
		(primitive_site SLICE_X12Y159 SLICEL internal 45)
		(primitive_site SLICE_X13Y159 SLICEX internal 43)
	)
	(tile 34 25 INT_X10Y161 INT 1
		(primitive_site TIEOFF_X17Y322 TIEOFF internal 3)
	)
	(tile 34 26 CLEXM_X10Y161 CLEXM 2
		(primitive_site SLICE_X14Y159 SLICEM internal 50)
		(primitive_site SLICE_X15Y159 SLICEX internal 43)
	)
	(tile 34 27 INT_X11Y161 INT 1
		(primitive_site TIEOFF_X18Y322 TIEOFF internal 3)
	)
	(tile 34 28 CLEXL_X11Y161 CLEXL 2
		(primitive_site SLICE_X16Y159 SLICEL internal 45)
		(primitive_site SLICE_X17Y159 SLICEX internal 43)
	)
	(tile 34 29 INT_X12Y161 INT 1
		(primitive_site TIEOFF_X19Y322 TIEOFF internal 3)
	)
	(tile 34 30 INT_INTERFACE_RTERM_X30Y174 INT_INTERFACE_RTERM 0
	)
	(tile 34 31 NULL_X31Y174 NULL 0
	)
	(tile 34 32 NULL_X32Y174 NULL 0
	)
	(tile 34 33 NULL_X33Y174 NULL 0
	)
	(tile 34 34 NULL_X34Y174 NULL 0
	)
	(tile 34 35 NULL_X35Y174 NULL 0
	)
	(tile 34 36 NULL_X36Y174 NULL 0
	)
	(tile 34 37 INT_INTERFACE_LTERM_X37Y174 INT_INTERFACE_LTERM 0
	)
	(tile 34 38 INT_X16Y161 INT_TERM 1
		(primitive_site TIEOFF_X23Y322 TIEOFF internal 3)
	)
	(tile 34 39 NULL_X39Y174 NULL 0
	)
	(tile 34 40 INT_X17Y161 INT 1
		(primitive_site TIEOFF_X24Y322 TIEOFF internal 3)
	)
	(tile 34 41 CLEXM_X17Y161 CLEXM 2
		(primitive_site SLICE_X26Y159 SLICEM internal 50)
		(primitive_site SLICE_X27Y159 SLICEX internal 43)
	)
	(tile 34 42 INT_X18Y161 INT 1
		(primitive_site TIEOFF_X25Y322 TIEOFF internal 3)
	)
	(tile 34 43 CLEXL_X18Y161 CLEXL 2
		(primitive_site SLICE_X28Y159 SLICEL internal 45)
		(primitive_site SLICE_X29Y159 SLICEX internal 43)
	)
	(tile 34 44 INT_X19Y161 INT 1
		(primitive_site TIEOFF_X26Y322 TIEOFF internal 3)
	)
	(tile 34 45 CLEXM_X19Y161 CLEXM 2
		(primitive_site SLICE_X30Y159 SLICEM internal 50)
		(primitive_site SLICE_X31Y159 SLICEX internal 43)
	)
	(tile 34 46 INT_X20Y161 INT 1
		(primitive_site TIEOFF_X28Y322 TIEOFF internal 3)
	)
	(tile 34 47 CLEXL_X20Y161 CLEXL 2
		(primitive_site SLICE_X32Y159 SLICEL internal 45)
		(primitive_site SLICE_X33Y159 SLICEX internal 43)
	)
	(tile 34 48 NULL_X48Y174 NULL 0
	)
	(tile 34 49 REG_V_X20Y161 REG_V 0
	)
	(tile 34 50 INT_X21Y161 INT 1
		(primitive_site TIEOFF_X31Y322 TIEOFF internal 3)
	)
	(tile 34 51 CLEXM_X21Y161 CLEXM 2
		(primitive_site SLICE_X34Y159 SLICEM internal 50)
		(primitive_site SLICE_X35Y159 SLICEX internal 43)
	)
	(tile 34 52 INT_X22Y161 INT 1
		(primitive_site TIEOFF_X33Y322 TIEOFF internal 3)
	)
	(tile 34 53 CLEXL_X22Y161 CLEXL 2
		(primitive_site SLICE_X36Y159 SLICEL internal 45)
		(primitive_site SLICE_X37Y159 SLICEX internal 43)
	)
	(tile 34 54 INT_X23Y161 INT 1
		(primitive_site TIEOFF_X35Y322 TIEOFF internal 3)
	)
	(tile 34 55 CLEXM_X23Y161 CLEXM 2
		(primitive_site SLICE_X38Y159 SLICEM internal 50)
		(primitive_site SLICE_X39Y159 SLICEX internal 43)
	)
	(tile 34 56 INT_X24Y161 INT 1
		(primitive_site TIEOFF_X36Y322 TIEOFF internal 3)
	)
	(tile 34 57 CLEXL_X24Y161 CLEXL 2
		(primitive_site SLICE_X40Y159 SLICEL internal 45)
		(primitive_site SLICE_X41Y159 SLICEX internal 43)
	)
	(tile 34 58 INT_X25Y161 INT 1
		(primitive_site TIEOFF_X37Y322 TIEOFF internal 3)
	)
	(tile 34 59 CLEXM_X25Y161 CLEXM 2
		(primitive_site SLICE_X42Y159 SLICEM internal 50)
		(primitive_site SLICE_X43Y159 SLICEX internal 43)
	)
	(tile 34 60 INT_X26Y161 INT 1
		(primitive_site TIEOFF_X38Y322 TIEOFF internal 3)
	)
	(tile 34 61 CLEXL_X26Y161 CLEXL 2
		(primitive_site SLICE_X44Y159 SLICEL internal 45)
		(primitive_site SLICE_X45Y159 SLICEX internal 43)
	)
	(tile 34 62 INT_BRAM_X27Y161 INT_BRAM 1
		(primitive_site TIEOFF_X39Y322 TIEOFF internal 3)
	)
	(tile 34 63 INT_INTERFACE_X27Y161 INT_INTERFACE 0
	)
	(tile 34 64 NULL_X64Y174 NULL 0
	)
	(tile 34 65 INT_X28Y161 INT 1
		(primitive_site TIEOFF_X40Y322 TIEOFF internal 3)
	)
	(tile 34 66 CLEXL_X28Y161 CLEXL 2
		(primitive_site SLICE_X46Y159 SLICEL internal 45)
		(primitive_site SLICE_X47Y159 SLICEX internal 43)
	)
	(tile 34 67 INT_X29Y161 INT 1
		(primitive_site TIEOFF_X41Y322 TIEOFF internal 3)
	)
	(tile 34 68 CLEXM_X29Y161 CLEXM 2
		(primitive_site SLICE_X48Y159 SLICEM internal 50)
		(primitive_site SLICE_X49Y159 SLICEX internal 43)
	)
	(tile 34 69 INT_X30Y161 INT 1
		(primitive_site TIEOFF_X42Y322 TIEOFF internal 3)
	)
	(tile 34 70 CLEXL_X30Y161 CLEXL 2
		(primitive_site SLICE_X50Y159 SLICEL internal 45)
		(primitive_site SLICE_X51Y159 SLICEX internal 43)
	)
	(tile 34 71 INT_X31Y161 INT 1
		(primitive_site TIEOFF_X43Y322 TIEOFF internal 3)
	)
	(tile 34 72 CLEXM_X31Y161 CLEXM 2
		(primitive_site SLICE_X52Y159 SLICEM internal 50)
		(primitive_site SLICE_X53Y159 SLICEX internal 43)
	)
	(tile 34 73 INT_X32Y161 INT 1
		(primitive_site TIEOFF_X44Y322 TIEOFF internal 3)
	)
	(tile 34 74 CLEXL_X32Y161 CLEXL 2
		(primitive_site SLICE_X54Y159 SLICEL internal 45)
		(primitive_site SLICE_X55Y159 SLICEX internal 43)
	)
	(tile 34 75 INT_X33Y161 INT 1
		(primitive_site TIEOFF_X45Y322 TIEOFF internal 3)
	)
	(tile 34 76 INT_INTERFACE_X33Y161 INT_INTERFACE 0
	)
	(tile 34 77 NULL_X77Y174 NULL 0
	)
	(tile 34 78 INT_X34Y161 INT 1
		(primitive_site TIEOFF_X46Y322 TIEOFF internal 3)
	)
	(tile 34 79 CLEXM_X34Y161 CLEXM 2
		(primitive_site SLICE_X56Y159 SLICEM internal 50)
		(primitive_site SLICE_X57Y159 SLICEX internal 43)
	)
	(tile 34 80 INT_X35Y161 INT 1
		(primitive_site TIEOFF_X48Y322 TIEOFF internal 3)
	)
	(tile 34 81 CLEXL_X35Y161 CLEXL 2
		(primitive_site SLICE_X58Y159 SLICEL internal 45)
		(primitive_site SLICE_X59Y159 SLICEX internal 43)
	)
	(tile 34 82 INT_X36Y161 INT 1
		(primitive_site TIEOFF_X50Y322 TIEOFF internal 3)
	)
	(tile 34 83 INT_INTERFACE_X36Y161 INT_INTERFACE 0
	)
	(tile 34 84 NULL_X84Y174 NULL 0
	)
	(tile 34 85 INT_X37Y161 INT 1
		(primitive_site TIEOFF_X51Y322 TIEOFF internal 3)
	)
	(tile 34 86 CLEXM_X37Y161 CLEXM 2
		(primitive_site SLICE_X60Y159 SLICEM internal 50)
		(primitive_site SLICE_X61Y159 SLICEX internal 43)
	)
	(tile 34 87 INT_X38Y161 INT 1
		(primitive_site TIEOFF_X53Y322 TIEOFF internal 3)
	)
	(tile 34 88 CLEXL_X38Y161 CLEXL 2
		(primitive_site SLICE_X62Y159 SLICEL internal 45)
		(primitive_site SLICE_X63Y159 SLICEX internal 43)
	)
	(tile 34 89 INT_BRAM_X39Y161 INT_BRAM 1
		(primitive_site TIEOFF_X55Y322 TIEOFF internal 3)
	)
	(tile 34 90 INT_INTERFACE_X39Y161 INT_INTERFACE 0
	)
	(tile 34 91 NULL_X91Y174 NULL 0
	)
	(tile 34 92 INT_X40Y161 INT 1
		(primitive_site TIEOFF_X56Y322 TIEOFF internal 3)
	)
	(tile 34 93 CLEXM_X40Y161 CLEXM 2
		(primitive_site SLICE_X64Y159 SLICEM internal 50)
		(primitive_site SLICE_X65Y159 SLICEX internal 43)
	)
	(tile 34 94 INT_X41Y161 INT 1
		(primitive_site TIEOFF_X58Y322 TIEOFF internal 3)
	)
	(tile 34 95 CLEXL_X41Y161 CLEXL 2
		(primitive_site SLICE_X66Y159 SLICEL internal 45)
		(primitive_site SLICE_X67Y159 SLICEX internal 43)
	)
	(tile 34 96 INT_X42Y161 INT 1
		(primitive_site TIEOFF_X60Y322 TIEOFF internal 3)
	)
	(tile 34 97 INT_INTERFACE_X42Y161 INT_INTERFACE 0
	)
	(tile 34 98 MCB_INT_X42Y161 MCB_INT 0
	)
	(tile 34 99 IOI_RTERM_X99Y174 IOI_RTERM 0
	)
	(tile 34 100 EMP_RIOB_X42Y161 EMP_RIOB 0
	)
	(tile 35 0 EMP_LIOB_X0Y173 EMP_LIOB 0
	)
	(tile 35 1 IOI_LTERM_X1Y173 IOI_LTERM 0
	)
	(tile 35 2 INT_X0Y160 INT_BRK 1
		(primitive_site TIEOFF_X0Y320 TIEOFF internal 3)
	)
	(tile 35 3 INT_INTERFACE_CARRY_X0Y160 INT_INTERFACE_CARRY 0
	)
	(tile 35 4 MCB_INT_X0Y160 MCB_INT 0
	)
	(tile 35 5 INT_X1Y160 INT_BRK 1
		(primitive_site TIEOFF_X2Y320 TIEOFF internal 3)
	)
	(tile 35 6 CLEXL_X1Y160 CLEXL 2
		(primitive_site SLICE_X0Y158 SLICEL internal 45)
		(primitive_site SLICE_X1Y158 SLICEX internal 43)
	)
	(tile 35 7 INT_X2Y160 INT_BRK 1
		(primitive_site TIEOFF_X4Y320 TIEOFF internal 3)
	)
	(tile 35 8 CLEXM_X2Y160 CLEXM 2
		(primitive_site SLICE_X2Y158 SLICEM internal 50)
		(primitive_site SLICE_X3Y158 SLICEX internal 43)
	)
	(tile 35 9 INT_BRAM_BRK_X3Y160 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y320 TIEOFF internal 3)
	)
	(tile 35 10 INT_INTERFACE_X3Y160 INT_INTERFACE 0
	)
	(tile 35 11 BRAMSITE2_X3Y160 BRAMSITE2 3
		(primitive_site RAMB16_X0Y80 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y80 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y81 RAMB8BWER internal 110)
	)
	(tile 35 12 INT_X4Y160 INT_BRK 1
		(primitive_site TIEOFF_X7Y320 TIEOFF internal 3)
	)
	(tile 35 13 CLEXL_X4Y160 CLEXL 2
		(primitive_site SLICE_X4Y158 SLICEL internal 45)
		(primitive_site SLICE_X5Y158 SLICEX internal 43)
	)
	(tile 35 14 INT_X5Y160 INT_BRK 1
		(primitive_site TIEOFF_X9Y320 TIEOFF internal 3)
	)
	(tile 35 15 CLEXM_X5Y160 CLEXM 2
		(primitive_site SLICE_X6Y158 SLICEM internal 50)
		(primitive_site SLICE_X7Y158 SLICEX internal 43)
	)
	(tile 35 16 INT_X6Y160 INT_BRK 1
		(primitive_site TIEOFF_X11Y320 TIEOFF internal 3)
	)
	(tile 35 17 CLEXL_X6Y160 CLEXL 2
		(primitive_site SLICE_X8Y158 SLICEL internal 45)
		(primitive_site SLICE_X9Y158 SLICEX internal 43)
	)
	(tile 35 18 INT_X7Y160 INT_BRK 1
		(primitive_site TIEOFF_X13Y320 TIEOFF internal 3)
	)
	(tile 35 19 CLEXM_X7Y160 CLEXM 2
		(primitive_site SLICE_X10Y158 SLICEM internal 50)
		(primitive_site SLICE_X11Y158 SLICEX internal 43)
	)
	(tile 35 20 INT_X8Y160 INT_BRK 1
		(primitive_site TIEOFF_X15Y320 TIEOFF internal 3)
	)
	(tile 35 21 INT_INTERFACE_X8Y160 INT_INTERFACE 0
	)
	(tile 35 22 MACCSITE2_X8Y160 MACCSITE2 1
		(primitive_site DSP48_X0Y40 DSP48A1 internal 346)
	)
	(tile 35 23 INT_X9Y160 INT_BRK 1
		(primitive_site TIEOFF_X16Y320 TIEOFF internal 3)
	)
	(tile 35 24 CLEXL_X9Y160 CLEXL 2
		(primitive_site SLICE_X12Y158 SLICEL internal 45)
		(primitive_site SLICE_X13Y158 SLICEX internal 43)
	)
	(tile 35 25 INT_X10Y160 INT_BRK 1
		(primitive_site TIEOFF_X17Y320 TIEOFF internal 3)
	)
	(tile 35 26 CLEXM_X10Y160 CLEXM 2
		(primitive_site SLICE_X14Y158 SLICEM internal 50)
		(primitive_site SLICE_X15Y158 SLICEX internal 43)
	)
	(tile 35 27 INT_X11Y160 INT_BRK 1
		(primitive_site TIEOFF_X18Y320 TIEOFF internal 3)
	)
	(tile 35 28 CLEXL_X11Y160 CLEXL 2
		(primitive_site SLICE_X16Y158 SLICEL internal 45)
		(primitive_site SLICE_X17Y158 SLICEX internal 43)
	)
	(tile 35 29 INT_X12Y160 INT_BRK 1
		(primitive_site TIEOFF_X19Y320 TIEOFF internal 3)
	)
	(tile 35 30 INT_INTERFACE_RTERM_X30Y173 INT_INTERFACE_RTERM 0
	)
	(tile 35 31 NULL_X31Y173 NULL 0
	)
	(tile 35 32 NULL_X32Y173 NULL 0
	)
	(tile 35 33 NULL_X33Y173 NULL 0
	)
	(tile 35 34 NULL_X34Y173 NULL 0
	)
	(tile 35 35 NULL_X35Y173 NULL 0
	)
	(tile 35 36 NULL_X36Y173 NULL 0
	)
	(tile 35 37 INT_INTERFACE_LTERM_X37Y173 INT_INTERFACE_LTERM 0
	)
	(tile 35 38 INT_X16Y160 INT_TERM_BRK 1
		(primitive_site TIEOFF_X23Y320 TIEOFF internal 3)
	)
	(tile 35 39 NULL_X39Y173 NULL 0
	)
	(tile 35 40 INT_X17Y160 INT_BRK 1
		(primitive_site TIEOFF_X24Y320 TIEOFF internal 3)
	)
	(tile 35 41 CLEXM_X17Y160 CLEXM 2
		(primitive_site SLICE_X26Y158 SLICEM internal 50)
		(primitive_site SLICE_X27Y158 SLICEX internal 43)
	)
	(tile 35 42 INT_X18Y160 INT_BRK 1
		(primitive_site TIEOFF_X25Y320 TIEOFF internal 3)
	)
	(tile 35 43 CLEXL_X18Y160 CLEXL 2
		(primitive_site SLICE_X28Y158 SLICEL internal 45)
		(primitive_site SLICE_X29Y158 SLICEX internal 43)
	)
	(tile 35 44 INT_X19Y160 INT_BRK 1
		(primitive_site TIEOFF_X26Y320 TIEOFF internal 3)
	)
	(tile 35 45 CLEXM_X19Y160 CLEXM 2
		(primitive_site SLICE_X30Y158 SLICEM internal 50)
		(primitive_site SLICE_X31Y158 SLICEX internal 43)
	)
	(tile 35 46 INT_X20Y160 INT_BRK 1
		(primitive_site TIEOFF_X28Y320 TIEOFF internal 3)
	)
	(tile 35 47 CLEXL_X20Y160 CLEXL 2
		(primitive_site SLICE_X32Y158 SLICEL internal 45)
		(primitive_site SLICE_X33Y158 SLICEX internal 43)
	)
	(tile 35 48 NULL_X48Y173 NULL 0
	)
	(tile 35 49 REG_V_BRK_X20Y160 REG_V_BRK 0
	)
	(tile 35 50 INT_X21Y160 INT_BRK 1
		(primitive_site TIEOFF_X31Y320 TIEOFF internal 3)
	)
	(tile 35 51 CLEXM_X21Y160 CLEXM 2
		(primitive_site SLICE_X34Y158 SLICEM internal 50)
		(primitive_site SLICE_X35Y158 SLICEX internal 43)
	)
	(tile 35 52 INT_X22Y160 INT_BRK 1
		(primitive_site TIEOFF_X33Y320 TIEOFF internal 3)
	)
	(tile 35 53 CLEXL_X22Y160 CLEXL 2
		(primitive_site SLICE_X36Y158 SLICEL internal 45)
		(primitive_site SLICE_X37Y158 SLICEX internal 43)
	)
	(tile 35 54 INT_X23Y160 INT_BRK 1
		(primitive_site TIEOFF_X35Y320 TIEOFF internal 3)
	)
	(tile 35 55 CLEXM_X23Y160 CLEXM 2
		(primitive_site SLICE_X38Y158 SLICEM internal 50)
		(primitive_site SLICE_X39Y158 SLICEX internal 43)
	)
	(tile 35 56 INT_X24Y160 INT_BRK 1
		(primitive_site TIEOFF_X36Y320 TIEOFF internal 3)
	)
	(tile 35 57 CLEXL_X24Y160 CLEXL 2
		(primitive_site SLICE_X40Y158 SLICEL internal 45)
		(primitive_site SLICE_X41Y158 SLICEX internal 43)
	)
	(tile 35 58 INT_X25Y160 INT_BRK 1
		(primitive_site TIEOFF_X37Y320 TIEOFF internal 3)
	)
	(tile 35 59 CLEXM_X25Y160 CLEXM 2
		(primitive_site SLICE_X42Y158 SLICEM internal 50)
		(primitive_site SLICE_X43Y158 SLICEX internal 43)
	)
	(tile 35 60 INT_X26Y160 INT_BRK 1
		(primitive_site TIEOFF_X38Y320 TIEOFF internal 3)
	)
	(tile 35 61 CLEXL_X26Y160 CLEXL 2
		(primitive_site SLICE_X44Y158 SLICEL internal 45)
		(primitive_site SLICE_X45Y158 SLICEX internal 43)
	)
	(tile 35 62 INT_BRAM_BRK_X27Y160 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y320 TIEOFF internal 3)
	)
	(tile 35 63 INT_INTERFACE_X27Y160 INT_INTERFACE 0
	)
	(tile 35 64 BRAMSITE2_X27Y160 BRAMSITE2 3
		(primitive_site RAMB16_X2Y80 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y80 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y81 RAMB8BWER internal 110)
	)
	(tile 35 65 INT_X28Y160 INT_BRK 1
		(primitive_site TIEOFF_X40Y320 TIEOFF internal 3)
	)
	(tile 35 66 CLEXL_X28Y160 CLEXL 2
		(primitive_site SLICE_X46Y158 SLICEL internal 45)
		(primitive_site SLICE_X47Y158 SLICEX internal 43)
	)
	(tile 35 67 INT_X29Y160 INT_BRK 1
		(primitive_site TIEOFF_X41Y320 TIEOFF internal 3)
	)
	(tile 35 68 CLEXM_X29Y160 CLEXM 2
		(primitive_site SLICE_X48Y158 SLICEM internal 50)
		(primitive_site SLICE_X49Y158 SLICEX internal 43)
	)
	(tile 35 69 INT_X30Y160 INT_BRK 1
		(primitive_site TIEOFF_X42Y320 TIEOFF internal 3)
	)
	(tile 35 70 CLEXL_X30Y160 CLEXL 2
		(primitive_site SLICE_X50Y158 SLICEL internal 45)
		(primitive_site SLICE_X51Y158 SLICEX internal 43)
	)
	(tile 35 71 INT_X31Y160 INT_BRK 1
		(primitive_site TIEOFF_X43Y320 TIEOFF internal 3)
	)
	(tile 35 72 CLEXM_X31Y160 CLEXM 2
		(primitive_site SLICE_X52Y158 SLICEM internal 50)
		(primitive_site SLICE_X53Y158 SLICEX internal 43)
	)
	(tile 35 73 INT_X32Y160 INT_BRK 1
		(primitive_site TIEOFF_X44Y320 TIEOFF internal 3)
	)
	(tile 35 74 CLEXL_X32Y160 CLEXL 2
		(primitive_site SLICE_X54Y158 SLICEL internal 45)
		(primitive_site SLICE_X55Y158 SLICEX internal 43)
	)
	(tile 35 75 INT_X33Y160 INT_BRK 1
		(primitive_site TIEOFF_X45Y320 TIEOFF internal 3)
	)
	(tile 35 76 INT_INTERFACE_X33Y160 INT_INTERFACE 0
	)
	(tile 35 77 MACCSITE2_X33Y160 MACCSITE2 1
		(primitive_site DSP48_X1Y40 DSP48A1 internal 346)
	)
	(tile 35 78 INT_X34Y160 INT_BRK 1
		(primitive_site TIEOFF_X46Y320 TIEOFF internal 3)
	)
	(tile 35 79 CLEXM_X34Y160 CLEXM 2
		(primitive_site SLICE_X56Y158 SLICEM internal 50)
		(primitive_site SLICE_X57Y158 SLICEX internal 43)
	)
	(tile 35 80 INT_X35Y160 INT_BRK 1
		(primitive_site TIEOFF_X48Y320 TIEOFF internal 3)
	)
	(tile 35 81 CLEXL_X35Y160 CLEXL 2
		(primitive_site SLICE_X58Y158 SLICEL internal 45)
		(primitive_site SLICE_X59Y158 SLICEX internal 43)
	)
	(tile 35 82 INT_X36Y160 INT_BRK 1
		(primitive_site TIEOFF_X50Y320 TIEOFF internal 3)
	)
	(tile 35 83 INT_INTERFACE_X36Y160 INT_INTERFACE 0
	)
	(tile 35 84 MACCSITE2_X36Y160 MACCSITE2 1
		(primitive_site DSP48_X2Y40 DSP48A1 internal 346)
	)
	(tile 35 85 INT_X37Y160 INT_BRK 1
		(primitive_site TIEOFF_X51Y320 TIEOFF internal 3)
	)
	(tile 35 86 CLEXM_X37Y160 CLEXM 2
		(primitive_site SLICE_X60Y158 SLICEM internal 50)
		(primitive_site SLICE_X61Y158 SLICEX internal 43)
	)
	(tile 35 87 INT_X38Y160 INT_BRK 1
		(primitive_site TIEOFF_X53Y320 TIEOFF internal 3)
	)
	(tile 35 88 CLEXL_X38Y160 CLEXL 2
		(primitive_site SLICE_X62Y158 SLICEL internal 45)
		(primitive_site SLICE_X63Y158 SLICEX internal 43)
	)
	(tile 35 89 INT_BRAM_BRK_X39Y160 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y320 TIEOFF internal 3)
	)
	(tile 35 90 INT_INTERFACE_X39Y160 INT_INTERFACE 0
	)
	(tile 35 91 BRAMSITE2_X39Y160 BRAMSITE2 3
		(primitive_site RAMB16_X3Y80 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y80 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y81 RAMB8BWER internal 110)
	)
	(tile 35 92 INT_X40Y160 INT_BRK 1
		(primitive_site TIEOFF_X56Y320 TIEOFF internal 3)
	)
	(tile 35 93 CLEXM_X40Y160 CLEXM 2
		(primitive_site SLICE_X64Y158 SLICEM internal 50)
		(primitive_site SLICE_X65Y158 SLICEX internal 43)
	)
	(tile 35 94 INT_X41Y160 INT_BRK 1
		(primitive_site TIEOFF_X58Y320 TIEOFF internal 3)
	)
	(tile 35 95 CLEXL_X41Y160 CLEXL 2
		(primitive_site SLICE_X66Y158 SLICEL internal 45)
		(primitive_site SLICE_X67Y158 SLICEX internal 43)
	)
	(tile 35 96 INT_X42Y160 INT_BRK 1
		(primitive_site TIEOFF_X60Y320 TIEOFF internal 3)
	)
	(tile 35 97 INT_INTERFACE_CARRY_X42Y160 INT_INTERFACE_CARRY 0
	)
	(tile 35 98 MCB_INT_X42Y160 MCB_INT 0
	)
	(tile 35 99 IOI_RTERM_X99Y173 IOI_RTERM 0
	)
	(tile 35 100 EMP_RIOB_X42Y160 EMP_RIOB 0
	)
	(tile 36 0 LIOB_X0Y159 LIOB 2
		(primitive_site PAD397 IOBM unbonded 8)
		(primitive_site PAD398 IOBS unbonded 8)
	)
	(tile 36 1 IOI_LTERM_X1Y172 IOI_LTERM 0
	)
	(tile 36 2 LIOI_INT_X0Y159 LIOI_INT 1
		(primitive_site TIEOFF_X0Y318 TIEOFF internal 3)
	)
	(tile 36 3 LIOI_X0Y159 LIOI 7
		(primitive_site OLOGIC_X0Y142 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y142 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y142 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y143 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y143 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y143 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y318 TIEOFF internal 3)
	)
	(tile 36 4 MCB_INT_ULDM_X0Y159 MCB_INT_ULDM 0
	)
	(tile 36 5 INT_X1Y159 INT 1
		(primitive_site TIEOFF_X2Y318 TIEOFF internal 3)
	)
	(tile 36 6 CLEXL_X1Y159 CLEXL 2
		(primitive_site SLICE_X0Y157 SLICEL internal 45)
		(primitive_site SLICE_X1Y157 SLICEX internal 43)
	)
	(tile 36 7 INT_X2Y159 INT 1
		(primitive_site TIEOFF_X4Y318 TIEOFF internal 3)
	)
	(tile 36 8 CLEXM_X2Y159 CLEXM 2
		(primitive_site SLICE_X2Y157 SLICEM internal 50)
		(primitive_site SLICE_X3Y157 SLICEX internal 43)
	)
	(tile 36 9 INT_BRAM_X3Y159 INT_BRAM 1
		(primitive_site TIEOFF_X6Y318 TIEOFF internal 3)
	)
	(tile 36 10 INT_INTERFACE_X3Y159 INT_INTERFACE 0
	)
	(tile 36 11 NULL_X11Y172 NULL 0
	)
	(tile 36 12 INT_X4Y159 INT 1
		(primitive_site TIEOFF_X7Y318 TIEOFF internal 3)
	)
	(tile 36 13 CLEXL_X4Y159 CLEXL 2
		(primitive_site SLICE_X4Y157 SLICEL internal 45)
		(primitive_site SLICE_X5Y157 SLICEX internal 43)
	)
	(tile 36 14 INT_X5Y159 INT 1
		(primitive_site TIEOFF_X9Y318 TIEOFF internal 3)
	)
	(tile 36 15 CLEXM_X5Y159 CLEXM 2
		(primitive_site SLICE_X6Y157 SLICEM internal 50)
		(primitive_site SLICE_X7Y157 SLICEX internal 43)
	)
	(tile 36 16 INT_X6Y159 INT 1
		(primitive_site TIEOFF_X11Y318 TIEOFF internal 3)
	)
	(tile 36 17 CLEXL_X6Y159 CLEXL 2
		(primitive_site SLICE_X8Y157 SLICEL internal 45)
		(primitive_site SLICE_X9Y157 SLICEX internal 43)
	)
	(tile 36 18 INT_X7Y159 INT 1
		(primitive_site TIEOFF_X13Y318 TIEOFF internal 3)
	)
	(tile 36 19 CLEXM_X7Y159 CLEXM 2
		(primitive_site SLICE_X10Y157 SLICEM internal 50)
		(primitive_site SLICE_X11Y157 SLICEX internal 43)
	)
	(tile 36 20 INT_X8Y159 INT 1
		(primitive_site TIEOFF_X15Y318 TIEOFF internal 3)
	)
	(tile 36 21 INT_INTERFACE_X8Y159 INT_INTERFACE 0
	)
	(tile 36 22 NULL_X22Y172 NULL 0
	)
	(tile 36 23 INT_X9Y159 INT 1
		(primitive_site TIEOFF_X16Y318 TIEOFF internal 3)
	)
	(tile 36 24 CLEXL_X9Y159 CLEXL 2
		(primitive_site SLICE_X12Y157 SLICEL internal 45)
		(primitive_site SLICE_X13Y157 SLICEX internal 43)
	)
	(tile 36 25 INT_X10Y159 INT 1
		(primitive_site TIEOFF_X17Y318 TIEOFF internal 3)
	)
	(tile 36 26 CLEXM_X10Y159 CLEXM 2
		(primitive_site SLICE_X14Y157 SLICEM internal 50)
		(primitive_site SLICE_X15Y157 SLICEX internal 43)
	)
	(tile 36 27 INT_X11Y159 INT 1
		(primitive_site TIEOFF_X18Y318 TIEOFF internal 3)
	)
	(tile 36 28 CLEXL_X11Y159 CLEXL 2
		(primitive_site SLICE_X16Y157 SLICEL internal 45)
		(primitive_site SLICE_X17Y157 SLICEX internal 43)
	)
	(tile 36 29 INT_X12Y159 INT 1
		(primitive_site TIEOFF_X19Y318 TIEOFF internal 3)
	)
	(tile 36 30 CLEXM_X12Y159 CLEXM 2
		(primitive_site SLICE_X18Y157 SLICEM internal 50)
		(primitive_site SLICE_X19Y157 SLICEX internal 43)
	)
	(tile 36 31 INT_X13Y159 INT 1
		(primitive_site TIEOFF_X20Y318 TIEOFF internal 3)
	)
	(tile 36 32 CLEXL_X13Y159 CLEXL 2
		(primitive_site SLICE_X20Y157 SLICEL internal 45)
		(primitive_site SLICE_X21Y157 SLICEX internal 43)
	)
	(tile 36 33 INT_BRAM_X14Y159 INT_BRAM 1
		(primitive_site TIEOFF_X21Y318 TIEOFF internal 3)
	)
	(tile 36 34 INT_INTERFACE_X14Y159 INT_INTERFACE 0
	)
	(tile 36 35 NULL_X35Y172 NULL 0
	)
	(tile 36 36 INT_X15Y159 INT 1
		(primitive_site TIEOFF_X22Y318 TIEOFF internal 3)
	)
	(tile 36 37 CLEXM_X15Y159 CLEXM 2
		(primitive_site SLICE_X22Y157 SLICEM internal 50)
		(primitive_site SLICE_X23Y157 SLICEX internal 43)
	)
	(tile 36 38 INT_X16Y159 INT 1
		(primitive_site TIEOFF_X23Y318 TIEOFF internal 3)
	)
	(tile 36 39 CLEXL_X16Y159 CLEXL 2
		(primitive_site SLICE_X24Y157 SLICEL internal 45)
		(primitive_site SLICE_X25Y157 SLICEX internal 43)
	)
	(tile 36 40 INT_X17Y159 INT 1
		(primitive_site TIEOFF_X24Y318 TIEOFF internal 3)
	)
	(tile 36 41 CLEXM_X17Y159 CLEXM 2
		(primitive_site SLICE_X26Y157 SLICEM internal 50)
		(primitive_site SLICE_X27Y157 SLICEX internal 43)
	)
	(tile 36 42 INT_X18Y159 INT 1
		(primitive_site TIEOFF_X25Y318 TIEOFF internal 3)
	)
	(tile 36 43 CLEXL_X18Y159 CLEXL 2
		(primitive_site SLICE_X28Y157 SLICEL internal 45)
		(primitive_site SLICE_X29Y157 SLICEX internal 43)
	)
	(tile 36 44 INT_X19Y159 INT 1
		(primitive_site TIEOFF_X26Y318 TIEOFF internal 3)
	)
	(tile 36 45 CLEXM_X19Y159 CLEXM 2
		(primitive_site SLICE_X30Y157 SLICEM internal 50)
		(primitive_site SLICE_X31Y157 SLICEX internal 43)
	)
	(tile 36 46 INT_X20Y159 INT 1
		(primitive_site TIEOFF_X28Y318 TIEOFF internal 3)
	)
	(tile 36 47 CLEXL_X20Y159 CLEXL 2
		(primitive_site SLICE_X32Y157 SLICEL internal 45)
		(primitive_site SLICE_X33Y157 SLICEX internal 43)
	)
	(tile 36 48 NULL_X48Y172 NULL 0
	)
	(tile 36 49 REG_V_X20Y159 REG_V 0
	)
	(tile 36 50 INT_X21Y159 INT 1
		(primitive_site TIEOFF_X31Y318 TIEOFF internal 3)
	)
	(tile 36 51 CLEXM_X21Y159 CLEXM 2
		(primitive_site SLICE_X34Y157 SLICEM internal 50)
		(primitive_site SLICE_X35Y157 SLICEX internal 43)
	)
	(tile 36 52 INT_X22Y159 INT 1
		(primitive_site TIEOFF_X33Y318 TIEOFF internal 3)
	)
	(tile 36 53 CLEXL_X22Y159 CLEXL 2
		(primitive_site SLICE_X36Y157 SLICEL internal 45)
		(primitive_site SLICE_X37Y157 SLICEX internal 43)
	)
	(tile 36 54 INT_X23Y159 INT 1
		(primitive_site TIEOFF_X35Y318 TIEOFF internal 3)
	)
	(tile 36 55 CLEXM_X23Y159 CLEXM 2
		(primitive_site SLICE_X38Y157 SLICEM internal 50)
		(primitive_site SLICE_X39Y157 SLICEX internal 43)
	)
	(tile 36 56 INT_X24Y159 INT 1
		(primitive_site TIEOFF_X36Y318 TIEOFF internal 3)
	)
	(tile 36 57 CLEXL_X24Y159 CLEXL 2
		(primitive_site SLICE_X40Y157 SLICEL internal 45)
		(primitive_site SLICE_X41Y157 SLICEX internal 43)
	)
	(tile 36 58 INT_X25Y159 INT 1
		(primitive_site TIEOFF_X37Y318 TIEOFF internal 3)
	)
	(tile 36 59 CLEXM_X25Y159 CLEXM 2
		(primitive_site SLICE_X42Y157 SLICEM internal 50)
		(primitive_site SLICE_X43Y157 SLICEX internal 43)
	)
	(tile 36 60 INT_X26Y159 INT 1
		(primitive_site TIEOFF_X38Y318 TIEOFF internal 3)
	)
	(tile 36 61 CLEXL_X26Y159 CLEXL 2
		(primitive_site SLICE_X44Y157 SLICEL internal 45)
		(primitive_site SLICE_X45Y157 SLICEX internal 43)
	)
	(tile 36 62 INT_BRAM_X27Y159 INT_BRAM 1
		(primitive_site TIEOFF_X39Y318 TIEOFF internal 3)
	)
	(tile 36 63 INT_INTERFACE_X27Y159 INT_INTERFACE 0
	)
	(tile 36 64 NULL_X64Y172 NULL 0
	)
	(tile 36 65 INT_X28Y159 INT 1
		(primitive_site TIEOFF_X40Y318 TIEOFF internal 3)
	)
	(tile 36 66 CLEXL_X28Y159 CLEXL 2
		(primitive_site SLICE_X46Y157 SLICEL internal 45)
		(primitive_site SLICE_X47Y157 SLICEX internal 43)
	)
	(tile 36 67 INT_X29Y159 INT 1
		(primitive_site TIEOFF_X41Y318 TIEOFF internal 3)
	)
	(tile 36 68 CLEXM_X29Y159 CLEXM 2
		(primitive_site SLICE_X48Y157 SLICEM internal 50)
		(primitive_site SLICE_X49Y157 SLICEX internal 43)
	)
	(tile 36 69 INT_X30Y159 INT 1
		(primitive_site TIEOFF_X42Y318 TIEOFF internal 3)
	)
	(tile 36 70 CLEXL_X30Y159 CLEXL 2
		(primitive_site SLICE_X50Y157 SLICEL internal 45)
		(primitive_site SLICE_X51Y157 SLICEX internal 43)
	)
	(tile 36 71 INT_X31Y159 INT 1
		(primitive_site TIEOFF_X43Y318 TIEOFF internal 3)
	)
	(tile 36 72 CLEXM_X31Y159 CLEXM 2
		(primitive_site SLICE_X52Y157 SLICEM internal 50)
		(primitive_site SLICE_X53Y157 SLICEX internal 43)
	)
	(tile 36 73 INT_X32Y159 INT 1
		(primitive_site TIEOFF_X44Y318 TIEOFF internal 3)
	)
	(tile 36 74 CLEXL_X32Y159 CLEXL 2
		(primitive_site SLICE_X54Y157 SLICEL internal 45)
		(primitive_site SLICE_X55Y157 SLICEX internal 43)
	)
	(tile 36 75 INT_X33Y159 INT 1
		(primitive_site TIEOFF_X45Y318 TIEOFF internal 3)
	)
	(tile 36 76 INT_INTERFACE_X33Y159 INT_INTERFACE 0
	)
	(tile 36 77 NULL_X77Y172 NULL 0
	)
	(tile 36 78 INT_X34Y159 INT 1
		(primitive_site TIEOFF_X46Y318 TIEOFF internal 3)
	)
	(tile 36 79 CLEXM_X34Y159 CLEXM 2
		(primitive_site SLICE_X56Y157 SLICEM internal 50)
		(primitive_site SLICE_X57Y157 SLICEX internal 43)
	)
	(tile 36 80 INT_X35Y159 INT 1
		(primitive_site TIEOFF_X48Y318 TIEOFF internal 3)
	)
	(tile 36 81 CLEXL_X35Y159 CLEXL 2
		(primitive_site SLICE_X58Y157 SLICEL internal 45)
		(primitive_site SLICE_X59Y157 SLICEX internal 43)
	)
	(tile 36 82 INT_X36Y159 INT 1
		(primitive_site TIEOFF_X50Y318 TIEOFF internal 3)
	)
	(tile 36 83 INT_INTERFACE_X36Y159 INT_INTERFACE 0
	)
	(tile 36 84 NULL_X84Y172 NULL 0
	)
	(tile 36 85 INT_X37Y159 INT 1
		(primitive_site TIEOFF_X51Y318 TIEOFF internal 3)
	)
	(tile 36 86 CLEXM_X37Y159 CLEXM 2
		(primitive_site SLICE_X60Y157 SLICEM internal 50)
		(primitive_site SLICE_X61Y157 SLICEX internal 43)
	)
	(tile 36 87 INT_X38Y159 INT 1
		(primitive_site TIEOFF_X53Y318 TIEOFF internal 3)
	)
	(tile 36 88 CLEXL_X38Y159 CLEXL 2
		(primitive_site SLICE_X62Y157 SLICEL internal 45)
		(primitive_site SLICE_X63Y157 SLICEX internal 43)
	)
	(tile 36 89 INT_BRAM_X39Y159 INT_BRAM 1
		(primitive_site TIEOFF_X55Y318 TIEOFF internal 3)
	)
	(tile 36 90 INT_INTERFACE_X39Y159 INT_INTERFACE 0
	)
	(tile 36 91 NULL_X91Y172 NULL 0
	)
	(tile 36 92 INT_X40Y159 INT 1
		(primitive_site TIEOFF_X56Y318 TIEOFF internal 3)
	)
	(tile 36 93 CLEXM_X40Y159 CLEXM 2
		(primitive_site SLICE_X64Y157 SLICEM internal 50)
		(primitive_site SLICE_X65Y157 SLICEX internal 43)
	)
	(tile 36 94 INT_X41Y159 INT 1
		(primitive_site TIEOFF_X58Y318 TIEOFF internal 3)
	)
	(tile 36 95 CLEXL_X41Y159 CLEXL 2
		(primitive_site SLICE_X66Y157 SLICEL internal 45)
		(primitive_site SLICE_X67Y157 SLICEX internal 43)
	)
	(tile 36 96 IOI_INT_X42Y159 IOI_INT 1
		(primitive_site TIEOFF_X60Y318 TIEOFF internal 3)
	)
	(tile 36 97 RIOI_X42Y159 RIOI 7
		(primitive_site OLOGIC_X17Y142 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y142 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y142 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y143 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y143 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y143 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y318 TIEOFF internal 3)
	)
	(tile 36 98 MCB_INT_ULDM_X42Y159 MCB_INT_ULDM 0
	)
	(tile 36 99 IOI_RTERM_X99Y172 IOI_RTERM 0
	)
	(tile 36 100 RIOB_X42Y159 RIOB 2
		(primitive_site F18 IOBS bonded 8)
		(primitive_site F17 IOBM bonded 8)
	)
	(tile 37 0 LIOB_X0Y158 LIOB 2
		(primitive_site PAD395 IOBM unbonded 8)
		(primitive_site PAD396 IOBS unbonded 8)
	)
	(tile 37 1 IOI_LTERM_X1Y171 IOI_LTERM 0
	)
	(tile 37 2 LIOI_INT_X0Y158 LIOI_INT 1
		(primitive_site TIEOFF_X0Y316 TIEOFF internal 3)
	)
	(tile 37 3 LIOI_X0Y158 LIOI 7
		(primitive_site OLOGIC_X0Y140 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y140 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y140 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y141 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y141 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y141 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y316 TIEOFF internal 3)
	)
	(tile 37 4 MCB_INT_BOT_X0Y158 MCB_INT_BOT 0
	)
	(tile 37 5 INT_X1Y158 INT 1
		(primitive_site TIEOFF_X2Y316 TIEOFF internal 3)
	)
	(tile 37 6 CLEXL_X1Y158 CLEXL 2
		(primitive_site SLICE_X0Y156 SLICEL internal 45)
		(primitive_site SLICE_X1Y156 SLICEX internal 43)
	)
	(tile 37 7 INT_X2Y158 INT 1
		(primitive_site TIEOFF_X4Y316 TIEOFF internal 3)
	)
	(tile 37 8 CLEXM_X2Y158 CLEXM 2
		(primitive_site SLICE_X2Y156 SLICEM internal 50)
		(primitive_site SLICE_X3Y156 SLICEX internal 43)
	)
	(tile 37 9 INT_BRAM_X3Y158 INT_BRAM 1
		(primitive_site TIEOFF_X6Y316 TIEOFF internal 3)
	)
	(tile 37 10 INT_INTERFACE_X3Y158 INT_INTERFACE 0
	)
	(tile 37 11 NULL_X11Y171 NULL 0
	)
	(tile 37 12 INT_X4Y158 INT 1
		(primitive_site TIEOFF_X7Y316 TIEOFF internal 3)
	)
	(tile 37 13 CLEXL_X4Y158 CLEXL 2
		(primitive_site SLICE_X4Y156 SLICEL internal 45)
		(primitive_site SLICE_X5Y156 SLICEX internal 43)
	)
	(tile 37 14 INT_X5Y158 INT 1
		(primitive_site TIEOFF_X9Y316 TIEOFF internal 3)
	)
	(tile 37 15 CLEXM_X5Y158 CLEXM 2
		(primitive_site SLICE_X6Y156 SLICEM internal 50)
		(primitive_site SLICE_X7Y156 SLICEX internal 43)
	)
	(tile 37 16 INT_X6Y158 INT 1
		(primitive_site TIEOFF_X11Y316 TIEOFF internal 3)
	)
	(tile 37 17 CLEXL_X6Y158 CLEXL 2
		(primitive_site SLICE_X8Y156 SLICEL internal 45)
		(primitive_site SLICE_X9Y156 SLICEX internal 43)
	)
	(tile 37 18 INT_X7Y158 INT 1
		(primitive_site TIEOFF_X13Y316 TIEOFF internal 3)
	)
	(tile 37 19 CLEXM_X7Y158 CLEXM 2
		(primitive_site SLICE_X10Y156 SLICEM internal 50)
		(primitive_site SLICE_X11Y156 SLICEX internal 43)
	)
	(tile 37 20 INT_X8Y158 INT 1
		(primitive_site TIEOFF_X15Y316 TIEOFF internal 3)
	)
	(tile 37 21 INT_INTERFACE_X8Y158 INT_INTERFACE 0
	)
	(tile 37 22 NULL_X22Y171 NULL 0
	)
	(tile 37 23 INT_X9Y158 INT 1
		(primitive_site TIEOFF_X16Y316 TIEOFF internal 3)
	)
	(tile 37 24 CLEXL_X9Y158 CLEXL 2
		(primitive_site SLICE_X12Y156 SLICEL internal 45)
		(primitive_site SLICE_X13Y156 SLICEX internal 43)
	)
	(tile 37 25 INT_X10Y158 INT 1
		(primitive_site TIEOFF_X17Y316 TIEOFF internal 3)
	)
	(tile 37 26 CLEXM_X10Y158 CLEXM 2
		(primitive_site SLICE_X14Y156 SLICEM internal 50)
		(primitive_site SLICE_X15Y156 SLICEX internal 43)
	)
	(tile 37 27 INT_X11Y158 INT 1
		(primitive_site TIEOFF_X18Y316 TIEOFF internal 3)
	)
	(tile 37 28 CLEXL_X11Y158 CLEXL 2
		(primitive_site SLICE_X16Y156 SLICEL internal 45)
		(primitive_site SLICE_X17Y156 SLICEX internal 43)
	)
	(tile 37 29 INT_X12Y158 INT 1
		(primitive_site TIEOFF_X19Y316 TIEOFF internal 3)
	)
	(tile 37 30 CLEXM_X12Y158 CLEXM 2
		(primitive_site SLICE_X18Y156 SLICEM internal 50)
		(primitive_site SLICE_X19Y156 SLICEX internal 43)
	)
	(tile 37 31 INT_X13Y158 INT 1
		(primitive_site TIEOFF_X20Y316 TIEOFF internal 3)
	)
	(tile 37 32 CLEXL_X13Y158 CLEXL 2
		(primitive_site SLICE_X20Y156 SLICEL internal 45)
		(primitive_site SLICE_X21Y156 SLICEX internal 43)
	)
	(tile 37 33 INT_BRAM_X14Y158 INT_BRAM 1
		(primitive_site TIEOFF_X21Y316 TIEOFF internal 3)
	)
	(tile 37 34 INT_INTERFACE_X14Y158 INT_INTERFACE 0
	)
	(tile 37 35 NULL_X35Y171 NULL 0
	)
	(tile 37 36 INT_X15Y158 INT 1
		(primitive_site TIEOFF_X22Y316 TIEOFF internal 3)
	)
	(tile 37 37 CLEXM_X15Y158 CLEXM 2
		(primitive_site SLICE_X22Y156 SLICEM internal 50)
		(primitive_site SLICE_X23Y156 SLICEX internal 43)
	)
	(tile 37 38 INT_X16Y158 INT 1
		(primitive_site TIEOFF_X23Y316 TIEOFF internal 3)
	)
	(tile 37 39 CLEXL_X16Y158 CLEXL 2
		(primitive_site SLICE_X24Y156 SLICEL internal 45)
		(primitive_site SLICE_X25Y156 SLICEX internal 43)
	)
	(tile 37 40 INT_X17Y158 INT 1
		(primitive_site TIEOFF_X24Y316 TIEOFF internal 3)
	)
	(tile 37 41 CLEXM_X17Y158 CLEXM 2
		(primitive_site SLICE_X26Y156 SLICEM internal 50)
		(primitive_site SLICE_X27Y156 SLICEX internal 43)
	)
	(tile 37 42 INT_X18Y158 INT 1
		(primitive_site TIEOFF_X25Y316 TIEOFF internal 3)
	)
	(tile 37 43 CLEXL_X18Y158 CLEXL 2
		(primitive_site SLICE_X28Y156 SLICEL internal 45)
		(primitive_site SLICE_X29Y156 SLICEX internal 43)
	)
	(tile 37 44 INT_X19Y158 INT 1
		(primitive_site TIEOFF_X26Y316 TIEOFF internal 3)
	)
	(tile 37 45 CLEXM_X19Y158 CLEXM 2
		(primitive_site SLICE_X30Y156 SLICEM internal 50)
		(primitive_site SLICE_X31Y156 SLICEX internal 43)
	)
	(tile 37 46 INT_X20Y158 INT 1
		(primitive_site TIEOFF_X28Y316 TIEOFF internal 3)
	)
	(tile 37 47 CLEXL_X20Y158 CLEXL 2
		(primitive_site SLICE_X32Y156 SLICEL internal 45)
		(primitive_site SLICE_X33Y156 SLICEX internal 43)
	)
	(tile 37 48 NULL_X48Y171 NULL 0
	)
	(tile 37 49 REG_V_X20Y158 REG_V 0
	)
	(tile 37 50 INT_X21Y158 INT 1
		(primitive_site TIEOFF_X31Y316 TIEOFF internal 3)
	)
	(tile 37 51 CLEXM_X21Y158 CLEXM 2
		(primitive_site SLICE_X34Y156 SLICEM internal 50)
		(primitive_site SLICE_X35Y156 SLICEX internal 43)
	)
	(tile 37 52 INT_X22Y158 INT 1
		(primitive_site TIEOFF_X33Y316 TIEOFF internal 3)
	)
	(tile 37 53 CLEXL_X22Y158 CLEXL 2
		(primitive_site SLICE_X36Y156 SLICEL internal 45)
		(primitive_site SLICE_X37Y156 SLICEX internal 43)
	)
	(tile 37 54 INT_X23Y158 INT 1
		(primitive_site TIEOFF_X35Y316 TIEOFF internal 3)
	)
	(tile 37 55 CLEXM_X23Y158 CLEXM 2
		(primitive_site SLICE_X38Y156 SLICEM internal 50)
		(primitive_site SLICE_X39Y156 SLICEX internal 43)
	)
	(tile 37 56 INT_X24Y158 INT 1
		(primitive_site TIEOFF_X36Y316 TIEOFF internal 3)
	)
	(tile 37 57 CLEXL_X24Y158 CLEXL 2
		(primitive_site SLICE_X40Y156 SLICEL internal 45)
		(primitive_site SLICE_X41Y156 SLICEX internal 43)
	)
	(tile 37 58 INT_X25Y158 INT 1
		(primitive_site TIEOFF_X37Y316 TIEOFF internal 3)
	)
	(tile 37 59 CLEXM_X25Y158 CLEXM 2
		(primitive_site SLICE_X42Y156 SLICEM internal 50)
		(primitive_site SLICE_X43Y156 SLICEX internal 43)
	)
	(tile 37 60 INT_X26Y158 INT 1
		(primitive_site TIEOFF_X38Y316 TIEOFF internal 3)
	)
	(tile 37 61 CLEXL_X26Y158 CLEXL 2
		(primitive_site SLICE_X44Y156 SLICEL internal 45)
		(primitive_site SLICE_X45Y156 SLICEX internal 43)
	)
	(tile 37 62 INT_BRAM_X27Y158 INT_BRAM 1
		(primitive_site TIEOFF_X39Y316 TIEOFF internal 3)
	)
	(tile 37 63 INT_INTERFACE_X27Y158 INT_INTERFACE 0
	)
	(tile 37 64 NULL_X64Y171 NULL 0
	)
	(tile 37 65 INT_X28Y158 INT 1
		(primitive_site TIEOFF_X40Y316 TIEOFF internal 3)
	)
	(tile 37 66 CLEXL_X28Y158 CLEXL 2
		(primitive_site SLICE_X46Y156 SLICEL internal 45)
		(primitive_site SLICE_X47Y156 SLICEX internal 43)
	)
	(tile 37 67 INT_X29Y158 INT 1
		(primitive_site TIEOFF_X41Y316 TIEOFF internal 3)
	)
	(tile 37 68 CLEXM_X29Y158 CLEXM 2
		(primitive_site SLICE_X48Y156 SLICEM internal 50)
		(primitive_site SLICE_X49Y156 SLICEX internal 43)
	)
	(tile 37 69 INT_X30Y158 INT 1
		(primitive_site TIEOFF_X42Y316 TIEOFF internal 3)
	)
	(tile 37 70 CLEXL_X30Y158 CLEXL 2
		(primitive_site SLICE_X50Y156 SLICEL internal 45)
		(primitive_site SLICE_X51Y156 SLICEX internal 43)
	)
	(tile 37 71 INT_X31Y158 INT 1
		(primitive_site TIEOFF_X43Y316 TIEOFF internal 3)
	)
	(tile 37 72 CLEXM_X31Y158 CLEXM 2
		(primitive_site SLICE_X52Y156 SLICEM internal 50)
		(primitive_site SLICE_X53Y156 SLICEX internal 43)
	)
	(tile 37 73 INT_X32Y158 INT 1
		(primitive_site TIEOFF_X44Y316 TIEOFF internal 3)
	)
	(tile 37 74 CLEXL_X32Y158 CLEXL 2
		(primitive_site SLICE_X54Y156 SLICEL internal 45)
		(primitive_site SLICE_X55Y156 SLICEX internal 43)
	)
	(tile 37 75 INT_X33Y158 INT 1
		(primitive_site TIEOFF_X45Y316 TIEOFF internal 3)
	)
	(tile 37 76 INT_INTERFACE_X33Y158 INT_INTERFACE 0
	)
	(tile 37 77 NULL_X77Y171 NULL 0
	)
	(tile 37 78 INT_X34Y158 INT 1
		(primitive_site TIEOFF_X46Y316 TIEOFF internal 3)
	)
	(tile 37 79 CLEXM_X34Y158 CLEXM 2
		(primitive_site SLICE_X56Y156 SLICEM internal 50)
		(primitive_site SLICE_X57Y156 SLICEX internal 43)
	)
	(tile 37 80 INT_X35Y158 INT 1
		(primitive_site TIEOFF_X48Y316 TIEOFF internal 3)
	)
	(tile 37 81 CLEXL_X35Y158 CLEXL 2
		(primitive_site SLICE_X58Y156 SLICEL internal 45)
		(primitive_site SLICE_X59Y156 SLICEX internal 43)
	)
	(tile 37 82 INT_X36Y158 INT 1
		(primitive_site TIEOFF_X50Y316 TIEOFF internal 3)
	)
	(tile 37 83 INT_INTERFACE_X36Y158 INT_INTERFACE 0
	)
	(tile 37 84 NULL_X84Y171 NULL 0
	)
	(tile 37 85 INT_X37Y158 INT 1
		(primitive_site TIEOFF_X51Y316 TIEOFF internal 3)
	)
	(tile 37 86 CLEXM_X37Y158 CLEXM 2
		(primitive_site SLICE_X60Y156 SLICEM internal 50)
		(primitive_site SLICE_X61Y156 SLICEX internal 43)
	)
	(tile 37 87 INT_X38Y158 INT 1
		(primitive_site TIEOFF_X53Y316 TIEOFF internal 3)
	)
	(tile 37 88 CLEXL_X38Y158 CLEXL 2
		(primitive_site SLICE_X62Y156 SLICEL internal 45)
		(primitive_site SLICE_X63Y156 SLICEX internal 43)
	)
	(tile 37 89 INT_BRAM_X39Y158 INT_BRAM 1
		(primitive_site TIEOFF_X55Y316 TIEOFF internal 3)
	)
	(tile 37 90 INT_INTERFACE_X39Y158 INT_INTERFACE 0
	)
	(tile 37 91 NULL_X91Y171 NULL 0
	)
	(tile 37 92 INT_X40Y158 INT 1
		(primitive_site TIEOFF_X56Y316 TIEOFF internal 3)
	)
	(tile 37 93 CLEXM_X40Y158 CLEXM 2
		(primitive_site SLICE_X64Y156 SLICEM internal 50)
		(primitive_site SLICE_X65Y156 SLICEX internal 43)
	)
	(tile 37 94 INT_X41Y158 INT 1
		(primitive_site TIEOFF_X58Y316 TIEOFF internal 3)
	)
	(tile 37 95 CLEXL_X41Y158 CLEXL 2
		(primitive_site SLICE_X66Y156 SLICEL internal 45)
		(primitive_site SLICE_X67Y156 SLICEX internal 43)
	)
	(tile 37 96 IOI_INT_X42Y158 IOI_INT 1
		(primitive_site TIEOFF_X60Y316 TIEOFF internal 3)
	)
	(tile 37 97 RIOI_X42Y158 RIOI 7
		(primitive_site OLOGIC_X17Y140 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y140 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y140 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y141 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y141 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y141 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y316 TIEOFF internal 3)
	)
	(tile 37 98 MCB_INT_BOT_X42Y158 MCB_INT_BOT 0
	)
	(tile 37 99 IOI_RTERM_X99Y171 IOI_RTERM 0
	)
	(tile 37 100 RIOB_X42Y158 RIOB 2
		(primitive_site A20 IOBS bonded 8)
		(primitive_site A19 IOBM bonded 8)
	)
	(tile 38 0 LIOB_X0Y157 LIOB 2
		(primitive_site PAD393 IOBM unbonded 8)
		(primitive_site PAD394 IOBS unbonded 8)
	)
	(tile 38 1 IOI_LTERM_X1Y170 IOI_LTERM 0
	)
	(tile 38 2 LIOI_INT_X0Y157 LIOI_INT 1
		(primitive_site TIEOFF_X0Y314 TIEOFF internal 3)
	)
	(tile 38 3 LIOI_X0Y157 LIOI 7
		(primitive_site OLOGIC_X0Y138 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y138 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y138 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y139 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y139 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y139 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y314 TIEOFF internal 3)
	)
	(tile 38 4 MCB_INT_BOT_X0Y157 MCB_INT_BOT 0
	)
	(tile 38 5 INT_X1Y157 INT 1
		(primitive_site TIEOFF_X2Y314 TIEOFF internal 3)
	)
	(tile 38 6 CLEXL_X1Y157 CLEXL 2
		(primitive_site SLICE_X0Y155 SLICEL internal 45)
		(primitive_site SLICE_X1Y155 SLICEX internal 43)
	)
	(tile 38 7 INT_X2Y157 INT 1
		(primitive_site TIEOFF_X4Y314 TIEOFF internal 3)
	)
	(tile 38 8 CLEXM_X2Y157 CLEXM 2
		(primitive_site SLICE_X2Y155 SLICEM internal 50)
		(primitive_site SLICE_X3Y155 SLICEX internal 43)
	)
	(tile 38 9 INT_BRAM_X3Y157 INT_BRAM 1
		(primitive_site TIEOFF_X6Y314 TIEOFF internal 3)
	)
	(tile 38 10 INT_INTERFACE_X3Y157 INT_INTERFACE 0
	)
	(tile 38 11 NULL_X11Y170 NULL 0
	)
	(tile 38 12 INT_X4Y157 INT 1
		(primitive_site TIEOFF_X7Y314 TIEOFF internal 3)
	)
	(tile 38 13 CLEXL_X4Y157 CLEXL 2
		(primitive_site SLICE_X4Y155 SLICEL internal 45)
		(primitive_site SLICE_X5Y155 SLICEX internal 43)
	)
	(tile 38 14 INT_X5Y157 INT 1
		(primitive_site TIEOFF_X9Y314 TIEOFF internal 3)
	)
	(tile 38 15 CLEXM_X5Y157 CLEXM 2
		(primitive_site SLICE_X6Y155 SLICEM internal 50)
		(primitive_site SLICE_X7Y155 SLICEX internal 43)
	)
	(tile 38 16 INT_X6Y157 INT 1
		(primitive_site TIEOFF_X11Y314 TIEOFF internal 3)
	)
	(tile 38 17 CLEXL_X6Y157 CLEXL 2
		(primitive_site SLICE_X8Y155 SLICEL internal 45)
		(primitive_site SLICE_X9Y155 SLICEX internal 43)
	)
	(tile 38 18 INT_X7Y157 INT 1
		(primitive_site TIEOFF_X13Y314 TIEOFF internal 3)
	)
	(tile 38 19 CLEXM_X7Y157 CLEXM 2
		(primitive_site SLICE_X10Y155 SLICEM internal 50)
		(primitive_site SLICE_X11Y155 SLICEX internal 43)
	)
	(tile 38 20 INT_X8Y157 INT 1
		(primitive_site TIEOFF_X15Y314 TIEOFF internal 3)
	)
	(tile 38 21 INT_INTERFACE_X8Y157 INT_INTERFACE 0
	)
	(tile 38 22 NULL_X22Y170 NULL 0
	)
	(tile 38 23 INT_X9Y157 INT 1
		(primitive_site TIEOFF_X16Y314 TIEOFF internal 3)
	)
	(tile 38 24 CLEXL_X9Y157 CLEXL 2
		(primitive_site SLICE_X12Y155 SLICEL internal 45)
		(primitive_site SLICE_X13Y155 SLICEX internal 43)
	)
	(tile 38 25 INT_X10Y157 INT 1
		(primitive_site TIEOFF_X17Y314 TIEOFF internal 3)
	)
	(tile 38 26 CLEXM_X10Y157 CLEXM 2
		(primitive_site SLICE_X14Y155 SLICEM internal 50)
		(primitive_site SLICE_X15Y155 SLICEX internal 43)
	)
	(tile 38 27 INT_X11Y157 INT 1
		(primitive_site TIEOFF_X18Y314 TIEOFF internal 3)
	)
	(tile 38 28 CLEXL_X11Y157 CLEXL 2
		(primitive_site SLICE_X16Y155 SLICEL internal 45)
		(primitive_site SLICE_X17Y155 SLICEX internal 43)
	)
	(tile 38 29 INT_X12Y157 INT 1
		(primitive_site TIEOFF_X19Y314 TIEOFF internal 3)
	)
	(tile 38 30 CLEXM_X12Y157 CLEXM 2
		(primitive_site SLICE_X18Y155 SLICEM internal 50)
		(primitive_site SLICE_X19Y155 SLICEX internal 43)
	)
	(tile 38 31 INT_X13Y157 INT 1
		(primitive_site TIEOFF_X20Y314 TIEOFF internal 3)
	)
	(tile 38 32 CLEXL_X13Y157 CLEXL 2
		(primitive_site SLICE_X20Y155 SLICEL internal 45)
		(primitive_site SLICE_X21Y155 SLICEX internal 43)
	)
	(tile 38 33 INT_BRAM_X14Y157 INT_BRAM 1
		(primitive_site TIEOFF_X21Y314 TIEOFF internal 3)
	)
	(tile 38 34 INT_INTERFACE_X14Y157 INT_INTERFACE 0
	)
	(tile 38 35 NULL_X35Y170 NULL 0
	)
	(tile 38 36 INT_X15Y157 INT 1
		(primitive_site TIEOFF_X22Y314 TIEOFF internal 3)
	)
	(tile 38 37 CLEXM_X15Y157 CLEXM 2
		(primitive_site SLICE_X22Y155 SLICEM internal 50)
		(primitive_site SLICE_X23Y155 SLICEX internal 43)
	)
	(tile 38 38 INT_X16Y157 INT 1
		(primitive_site TIEOFF_X23Y314 TIEOFF internal 3)
	)
	(tile 38 39 CLEXL_X16Y157 CLEXL 2
		(primitive_site SLICE_X24Y155 SLICEL internal 45)
		(primitive_site SLICE_X25Y155 SLICEX internal 43)
	)
	(tile 38 40 INT_X17Y157 INT 1
		(primitive_site TIEOFF_X24Y314 TIEOFF internal 3)
	)
	(tile 38 41 CLEXM_X17Y157 CLEXM 2
		(primitive_site SLICE_X26Y155 SLICEM internal 50)
		(primitive_site SLICE_X27Y155 SLICEX internal 43)
	)
	(tile 38 42 INT_X18Y157 INT 1
		(primitive_site TIEOFF_X25Y314 TIEOFF internal 3)
	)
	(tile 38 43 CLEXL_X18Y157 CLEXL 2
		(primitive_site SLICE_X28Y155 SLICEL internal 45)
		(primitive_site SLICE_X29Y155 SLICEX internal 43)
	)
	(tile 38 44 INT_X19Y157 INT 1
		(primitive_site TIEOFF_X26Y314 TIEOFF internal 3)
	)
	(tile 38 45 CLEXM_X19Y157 CLEXM 2
		(primitive_site SLICE_X30Y155 SLICEM internal 50)
		(primitive_site SLICE_X31Y155 SLICEX internal 43)
	)
	(tile 38 46 INT_X20Y157 INT 1
		(primitive_site TIEOFF_X28Y314 TIEOFF internal 3)
	)
	(tile 38 47 CLEXL_X20Y157 CLEXL 2
		(primitive_site SLICE_X32Y155 SLICEL internal 45)
		(primitive_site SLICE_X33Y155 SLICEX internal 43)
	)
	(tile 38 48 NULL_X48Y170 NULL 0
	)
	(tile 38 49 REG_V_X20Y157 REG_V 0
	)
	(tile 38 50 INT_X21Y157 INT 1
		(primitive_site TIEOFF_X31Y314 TIEOFF internal 3)
	)
	(tile 38 51 CLEXM_X21Y157 CLEXM 2
		(primitive_site SLICE_X34Y155 SLICEM internal 50)
		(primitive_site SLICE_X35Y155 SLICEX internal 43)
	)
	(tile 38 52 INT_X22Y157 INT 1
		(primitive_site TIEOFF_X33Y314 TIEOFF internal 3)
	)
	(tile 38 53 CLEXL_X22Y157 CLEXL 2
		(primitive_site SLICE_X36Y155 SLICEL internal 45)
		(primitive_site SLICE_X37Y155 SLICEX internal 43)
	)
	(tile 38 54 INT_X23Y157 INT 1
		(primitive_site TIEOFF_X35Y314 TIEOFF internal 3)
	)
	(tile 38 55 CLEXM_X23Y157 CLEXM 2
		(primitive_site SLICE_X38Y155 SLICEM internal 50)
		(primitive_site SLICE_X39Y155 SLICEX internal 43)
	)
	(tile 38 56 INT_X24Y157 INT 1
		(primitive_site TIEOFF_X36Y314 TIEOFF internal 3)
	)
	(tile 38 57 CLEXL_X24Y157 CLEXL 2
		(primitive_site SLICE_X40Y155 SLICEL internal 45)
		(primitive_site SLICE_X41Y155 SLICEX internal 43)
	)
	(tile 38 58 INT_X25Y157 INT 1
		(primitive_site TIEOFF_X37Y314 TIEOFF internal 3)
	)
	(tile 38 59 CLEXM_X25Y157 CLEXM 2
		(primitive_site SLICE_X42Y155 SLICEM internal 50)
		(primitive_site SLICE_X43Y155 SLICEX internal 43)
	)
	(tile 38 60 INT_X26Y157 INT 1
		(primitive_site TIEOFF_X38Y314 TIEOFF internal 3)
	)
	(tile 38 61 CLEXL_X26Y157 CLEXL 2
		(primitive_site SLICE_X44Y155 SLICEL internal 45)
		(primitive_site SLICE_X45Y155 SLICEX internal 43)
	)
	(tile 38 62 INT_BRAM_X27Y157 INT_BRAM 1
		(primitive_site TIEOFF_X39Y314 TIEOFF internal 3)
	)
	(tile 38 63 INT_INTERFACE_X27Y157 INT_INTERFACE 0
	)
	(tile 38 64 NULL_X64Y170 NULL 0
	)
	(tile 38 65 INT_X28Y157 INT 1
		(primitive_site TIEOFF_X40Y314 TIEOFF internal 3)
	)
	(tile 38 66 CLEXL_X28Y157 CLEXL 2
		(primitive_site SLICE_X46Y155 SLICEL internal 45)
		(primitive_site SLICE_X47Y155 SLICEX internal 43)
	)
	(tile 38 67 INT_X29Y157 INT 1
		(primitive_site TIEOFF_X41Y314 TIEOFF internal 3)
	)
	(tile 38 68 CLEXM_X29Y157 CLEXM 2
		(primitive_site SLICE_X48Y155 SLICEM internal 50)
		(primitive_site SLICE_X49Y155 SLICEX internal 43)
	)
	(tile 38 69 INT_X30Y157 INT 1
		(primitive_site TIEOFF_X42Y314 TIEOFF internal 3)
	)
	(tile 38 70 CLEXL_X30Y157 CLEXL 2
		(primitive_site SLICE_X50Y155 SLICEL internal 45)
		(primitive_site SLICE_X51Y155 SLICEX internal 43)
	)
	(tile 38 71 INT_X31Y157 INT 1
		(primitive_site TIEOFF_X43Y314 TIEOFF internal 3)
	)
	(tile 38 72 CLEXM_X31Y157 CLEXM 2
		(primitive_site SLICE_X52Y155 SLICEM internal 50)
		(primitive_site SLICE_X53Y155 SLICEX internal 43)
	)
	(tile 38 73 INT_X32Y157 INT 1
		(primitive_site TIEOFF_X44Y314 TIEOFF internal 3)
	)
	(tile 38 74 CLEXL_X32Y157 CLEXL 2
		(primitive_site SLICE_X54Y155 SLICEL internal 45)
		(primitive_site SLICE_X55Y155 SLICEX internal 43)
	)
	(tile 38 75 INT_X33Y157 INT 1
		(primitive_site TIEOFF_X45Y314 TIEOFF internal 3)
	)
	(tile 38 76 INT_INTERFACE_X33Y157 INT_INTERFACE 0
	)
	(tile 38 77 NULL_X77Y170 NULL 0
	)
	(tile 38 78 INT_X34Y157 INT 1
		(primitive_site TIEOFF_X46Y314 TIEOFF internal 3)
	)
	(tile 38 79 CLEXM_X34Y157 CLEXM 2
		(primitive_site SLICE_X56Y155 SLICEM internal 50)
		(primitive_site SLICE_X57Y155 SLICEX internal 43)
	)
	(tile 38 80 INT_X35Y157 INT 1
		(primitive_site TIEOFF_X48Y314 TIEOFF internal 3)
	)
	(tile 38 81 CLEXL_X35Y157 CLEXL 2
		(primitive_site SLICE_X58Y155 SLICEL internal 45)
		(primitive_site SLICE_X59Y155 SLICEX internal 43)
	)
	(tile 38 82 INT_X36Y157 INT 1
		(primitive_site TIEOFF_X50Y314 TIEOFF internal 3)
	)
	(tile 38 83 INT_INTERFACE_X36Y157 INT_INTERFACE 0
	)
	(tile 38 84 NULL_X84Y170 NULL 0
	)
	(tile 38 85 INT_X37Y157 INT 1
		(primitive_site TIEOFF_X51Y314 TIEOFF internal 3)
	)
	(tile 38 86 CLEXM_X37Y157 CLEXM 2
		(primitive_site SLICE_X60Y155 SLICEM internal 50)
		(primitive_site SLICE_X61Y155 SLICEX internal 43)
	)
	(tile 38 87 INT_X38Y157 INT 1
		(primitive_site TIEOFF_X53Y314 TIEOFF internal 3)
	)
	(tile 38 88 CLEXL_X38Y157 CLEXL 2
		(primitive_site SLICE_X62Y155 SLICEL internal 45)
		(primitive_site SLICE_X63Y155 SLICEX internal 43)
	)
	(tile 38 89 INT_BRAM_X39Y157 INT_BRAM 1
		(primitive_site TIEOFF_X55Y314 TIEOFF internal 3)
	)
	(tile 38 90 INT_INTERFACE_X39Y157 INT_INTERFACE 0
	)
	(tile 38 91 NULL_X91Y170 NULL 0
	)
	(tile 38 92 INT_X40Y157 INT 1
		(primitive_site TIEOFF_X56Y314 TIEOFF internal 3)
	)
	(tile 38 93 CLEXM_X40Y157 CLEXM 2
		(primitive_site SLICE_X64Y155 SLICEM internal 50)
		(primitive_site SLICE_X65Y155 SLICEX internal 43)
	)
	(tile 38 94 INT_X41Y157 INT 1
		(primitive_site TIEOFF_X58Y314 TIEOFF internal 3)
	)
	(tile 38 95 CLEXL_X41Y157 CLEXL 2
		(primitive_site SLICE_X66Y155 SLICEL internal 45)
		(primitive_site SLICE_X67Y155 SLICEX internal 43)
	)
	(tile 38 96 IOI_INT_X42Y157 IOI_INT 1
		(primitive_site TIEOFF_X60Y314 TIEOFF internal 3)
	)
	(tile 38 97 RIOI_X42Y157 RIOI 7
		(primitive_site OLOGIC_X17Y138 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y138 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y138 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y139 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y139 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y139 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y314 TIEOFF internal 3)
	)
	(tile 38 98 MCB_INT_BOT_X42Y157 MCB_INT_BOT 0
	)
	(tile 38 99 IOI_RTERM_X99Y170 IOI_RTERM 0
	)
	(tile 38 100 RIOB_X42Y157 RIOB 2
		(primitive_site H18 IOBS bonded 8)
		(primitive_site H17 IOBM bonded 8)
	)
	(tile 39 0 EMP_LIOB_X0Y169 EMP_LIOB 0
	)
	(tile 39 1 IOI_LTERM_X1Y169 IOI_LTERM 0
	)
	(tile 39 2 INT_X0Y156 INT 1
		(primitive_site TIEOFF_X0Y312 TIEOFF internal 3)
	)
	(tile 39 3 INT_INTERFACE_X0Y156 INT_INTERFACE 0
	)
	(tile 39 4 NULL_X4Y169 NULL 0
	)
	(tile 39 5 INT_X1Y156 INT 1
		(primitive_site TIEOFF_X2Y312 TIEOFF internal 3)
	)
	(tile 39 6 CLEXL_X1Y156 CLEXL 2
		(primitive_site SLICE_X0Y154 SLICEL internal 45)
		(primitive_site SLICE_X1Y154 SLICEX internal 43)
	)
	(tile 39 7 INT_X2Y156 INT 1
		(primitive_site TIEOFF_X4Y312 TIEOFF internal 3)
	)
	(tile 39 8 CLEXM_X2Y156 CLEXM 2
		(primitive_site SLICE_X2Y154 SLICEM internal 50)
		(primitive_site SLICE_X3Y154 SLICEX internal 43)
	)
	(tile 39 9 INT_BRAM_X3Y156 INT_BRAM 1
		(primitive_site TIEOFF_X6Y312 TIEOFF internal 3)
	)
	(tile 39 10 INT_INTERFACE_X3Y156 INT_INTERFACE 0
	)
	(tile 39 11 BRAMSITE2_X3Y156 BRAMSITE2 3
		(primitive_site RAMB16_X0Y78 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y78 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y79 RAMB8BWER internal 110)
	)
	(tile 39 12 INT_X4Y156 INT 1
		(primitive_site TIEOFF_X7Y312 TIEOFF internal 3)
	)
	(tile 39 13 CLEXL_X4Y156 CLEXL 2
		(primitive_site SLICE_X4Y154 SLICEL internal 45)
		(primitive_site SLICE_X5Y154 SLICEX internal 43)
	)
	(tile 39 14 INT_X5Y156 INT 1
		(primitive_site TIEOFF_X9Y312 TIEOFF internal 3)
	)
	(tile 39 15 CLEXM_X5Y156 CLEXM 2
		(primitive_site SLICE_X6Y154 SLICEM internal 50)
		(primitive_site SLICE_X7Y154 SLICEX internal 43)
	)
	(tile 39 16 INT_X6Y156 INT 1
		(primitive_site TIEOFF_X11Y312 TIEOFF internal 3)
	)
	(tile 39 17 CLEXL_X6Y156 CLEXL 2
		(primitive_site SLICE_X8Y154 SLICEL internal 45)
		(primitive_site SLICE_X9Y154 SLICEX internal 43)
	)
	(tile 39 18 INT_X7Y156 INT 1
		(primitive_site TIEOFF_X13Y312 TIEOFF internal 3)
	)
	(tile 39 19 CLEXM_X7Y156 CLEXM 2
		(primitive_site SLICE_X10Y154 SLICEM internal 50)
		(primitive_site SLICE_X11Y154 SLICEX internal 43)
	)
	(tile 39 20 INT_X8Y156 INT 1
		(primitive_site TIEOFF_X15Y312 TIEOFF internal 3)
	)
	(tile 39 21 INT_INTERFACE_X8Y156 INT_INTERFACE 0
	)
	(tile 39 22 MACCSITE2_X8Y156 MACCSITE2 1
		(primitive_site DSP48_X0Y39 DSP48A1 internal 346)
	)
	(tile 39 23 INT_X9Y156 INT 1
		(primitive_site TIEOFF_X16Y312 TIEOFF internal 3)
	)
	(tile 39 24 CLEXL_X9Y156 CLEXL 2
		(primitive_site SLICE_X12Y154 SLICEL internal 45)
		(primitive_site SLICE_X13Y154 SLICEX internal 43)
	)
	(tile 39 25 INT_X10Y156 INT 1
		(primitive_site TIEOFF_X17Y312 TIEOFF internal 3)
	)
	(tile 39 26 CLEXM_X10Y156 CLEXM 2
		(primitive_site SLICE_X14Y154 SLICEM internal 50)
		(primitive_site SLICE_X15Y154 SLICEX internal 43)
	)
	(tile 39 27 INT_X11Y156 INT 1
		(primitive_site TIEOFF_X18Y312 TIEOFF internal 3)
	)
	(tile 39 28 CLEXL_X11Y156 CLEXL 2
		(primitive_site SLICE_X16Y154 SLICEL internal 45)
		(primitive_site SLICE_X17Y154 SLICEX internal 43)
	)
	(tile 39 29 INT_X12Y156 INT 1
		(primitive_site TIEOFF_X19Y312 TIEOFF internal 3)
	)
	(tile 39 30 CLEXM_X12Y156 CLEXM 2
		(primitive_site SLICE_X18Y154 SLICEM internal 50)
		(primitive_site SLICE_X19Y154 SLICEX internal 43)
	)
	(tile 39 31 INT_X13Y156 INT 1
		(primitive_site TIEOFF_X20Y312 TIEOFF internal 3)
	)
	(tile 39 32 CLEXL_X13Y156 CLEXL 2
		(primitive_site SLICE_X20Y154 SLICEL internal 45)
		(primitive_site SLICE_X21Y154 SLICEX internal 43)
	)
	(tile 39 33 INT_BRAM_X14Y156 INT_BRAM 1
		(primitive_site TIEOFF_X21Y312 TIEOFF internal 3)
	)
	(tile 39 34 INT_INTERFACE_X14Y156 INT_INTERFACE 0
	)
	(tile 39 35 BRAMSITE2_X14Y156 BRAMSITE2 3
		(primitive_site RAMB16_X1Y78 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y78 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y79 RAMB8BWER internal 110)
	)
	(tile 39 36 INT_X15Y156 INT 1
		(primitive_site TIEOFF_X22Y312 TIEOFF internal 3)
	)
	(tile 39 37 CLEXM_X15Y156 CLEXM 2
		(primitive_site SLICE_X22Y154 SLICEM internal 50)
		(primitive_site SLICE_X23Y154 SLICEX internal 43)
	)
	(tile 39 38 INT_X16Y156 INT 1
		(primitive_site TIEOFF_X23Y312 TIEOFF internal 3)
	)
	(tile 39 39 CLEXL_X16Y156 CLEXL 2
		(primitive_site SLICE_X24Y154 SLICEL internal 45)
		(primitive_site SLICE_X25Y154 SLICEX internal 43)
	)
	(tile 39 40 INT_X17Y156 INT 1
		(primitive_site TIEOFF_X24Y312 TIEOFF internal 3)
	)
	(tile 39 41 CLEXM_X17Y156 CLEXM 2
		(primitive_site SLICE_X26Y154 SLICEM internal 50)
		(primitive_site SLICE_X27Y154 SLICEX internal 43)
	)
	(tile 39 42 INT_X18Y156 INT 1
		(primitive_site TIEOFF_X25Y312 TIEOFF internal 3)
	)
	(tile 39 43 CLEXL_X18Y156 CLEXL 2
		(primitive_site SLICE_X28Y154 SLICEL internal 45)
		(primitive_site SLICE_X29Y154 SLICEX internal 43)
	)
	(tile 39 44 INT_X19Y156 INT 1
		(primitive_site TIEOFF_X26Y312 TIEOFF internal 3)
	)
	(tile 39 45 CLEXM_X19Y156 CLEXM 2
		(primitive_site SLICE_X30Y154 SLICEM internal 50)
		(primitive_site SLICE_X31Y154 SLICEX internal 43)
	)
	(tile 39 46 INT_X20Y156 INT 1
		(primitive_site TIEOFF_X28Y312 TIEOFF internal 3)
	)
	(tile 39 47 CLEXL_X20Y156 CLEXL 2
		(primitive_site SLICE_X32Y154 SLICEL internal 45)
		(primitive_site SLICE_X33Y154 SLICEX internal 43)
	)
	(tile 39 48 NULL_X48Y169 NULL 0
	)
	(tile 39 49 REG_V_X20Y156 REG_V 0
	)
	(tile 39 50 INT_X21Y156 INT 1
		(primitive_site TIEOFF_X31Y312 TIEOFF internal 3)
	)
	(tile 39 51 CLEXM_X21Y156 CLEXM 2
		(primitive_site SLICE_X34Y154 SLICEM internal 50)
		(primitive_site SLICE_X35Y154 SLICEX internal 43)
	)
	(tile 39 52 INT_X22Y156 INT 1
		(primitive_site TIEOFF_X33Y312 TIEOFF internal 3)
	)
	(tile 39 53 CLEXL_X22Y156 CLEXL 2
		(primitive_site SLICE_X36Y154 SLICEL internal 45)
		(primitive_site SLICE_X37Y154 SLICEX internal 43)
	)
	(tile 39 54 INT_X23Y156 INT 1
		(primitive_site TIEOFF_X35Y312 TIEOFF internal 3)
	)
	(tile 39 55 CLEXM_X23Y156 CLEXM 2
		(primitive_site SLICE_X38Y154 SLICEM internal 50)
		(primitive_site SLICE_X39Y154 SLICEX internal 43)
	)
	(tile 39 56 INT_X24Y156 INT 1
		(primitive_site TIEOFF_X36Y312 TIEOFF internal 3)
	)
	(tile 39 57 CLEXL_X24Y156 CLEXL 2
		(primitive_site SLICE_X40Y154 SLICEL internal 45)
		(primitive_site SLICE_X41Y154 SLICEX internal 43)
	)
	(tile 39 58 INT_X25Y156 INT 1
		(primitive_site TIEOFF_X37Y312 TIEOFF internal 3)
	)
	(tile 39 59 CLEXM_X25Y156 CLEXM 2
		(primitive_site SLICE_X42Y154 SLICEM internal 50)
		(primitive_site SLICE_X43Y154 SLICEX internal 43)
	)
	(tile 39 60 INT_X26Y156 INT 1
		(primitive_site TIEOFF_X38Y312 TIEOFF internal 3)
	)
	(tile 39 61 CLEXL_X26Y156 CLEXL 2
		(primitive_site SLICE_X44Y154 SLICEL internal 45)
		(primitive_site SLICE_X45Y154 SLICEX internal 43)
	)
	(tile 39 62 INT_BRAM_X27Y156 INT_BRAM 1
		(primitive_site TIEOFF_X39Y312 TIEOFF internal 3)
	)
	(tile 39 63 INT_INTERFACE_X27Y156 INT_INTERFACE 0
	)
	(tile 39 64 BRAMSITE2_X27Y156 BRAMSITE2 3
		(primitive_site RAMB16_X2Y78 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y78 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y79 RAMB8BWER internal 110)
	)
	(tile 39 65 INT_X28Y156 INT 1
		(primitive_site TIEOFF_X40Y312 TIEOFF internal 3)
	)
	(tile 39 66 CLEXL_X28Y156 CLEXL 2
		(primitive_site SLICE_X46Y154 SLICEL internal 45)
		(primitive_site SLICE_X47Y154 SLICEX internal 43)
	)
	(tile 39 67 INT_X29Y156 INT 1
		(primitive_site TIEOFF_X41Y312 TIEOFF internal 3)
	)
	(tile 39 68 CLEXM_X29Y156 CLEXM 2
		(primitive_site SLICE_X48Y154 SLICEM internal 50)
		(primitive_site SLICE_X49Y154 SLICEX internal 43)
	)
	(tile 39 69 INT_X30Y156 INT 1
		(primitive_site TIEOFF_X42Y312 TIEOFF internal 3)
	)
	(tile 39 70 CLEXL_X30Y156 CLEXL 2
		(primitive_site SLICE_X50Y154 SLICEL internal 45)
		(primitive_site SLICE_X51Y154 SLICEX internal 43)
	)
	(tile 39 71 INT_X31Y156 INT 1
		(primitive_site TIEOFF_X43Y312 TIEOFF internal 3)
	)
	(tile 39 72 CLEXM_X31Y156 CLEXM 2
		(primitive_site SLICE_X52Y154 SLICEM internal 50)
		(primitive_site SLICE_X53Y154 SLICEX internal 43)
	)
	(tile 39 73 INT_X32Y156 INT 1
		(primitive_site TIEOFF_X44Y312 TIEOFF internal 3)
	)
	(tile 39 74 CLEXL_X32Y156 CLEXL 2
		(primitive_site SLICE_X54Y154 SLICEL internal 45)
		(primitive_site SLICE_X55Y154 SLICEX internal 43)
	)
	(tile 39 75 INT_X33Y156 INT 1
		(primitive_site TIEOFF_X45Y312 TIEOFF internal 3)
	)
	(tile 39 76 INT_INTERFACE_X33Y156 INT_INTERFACE 0
	)
	(tile 39 77 MACCSITE2_X33Y156 MACCSITE2 1
		(primitive_site DSP48_X1Y39 DSP48A1 internal 346)
	)
	(tile 39 78 INT_X34Y156 INT 1
		(primitive_site TIEOFF_X46Y312 TIEOFF internal 3)
	)
	(tile 39 79 CLEXM_X34Y156 CLEXM 2
		(primitive_site SLICE_X56Y154 SLICEM internal 50)
		(primitive_site SLICE_X57Y154 SLICEX internal 43)
	)
	(tile 39 80 INT_X35Y156 INT 1
		(primitive_site TIEOFF_X48Y312 TIEOFF internal 3)
	)
	(tile 39 81 CLEXL_X35Y156 CLEXL 2
		(primitive_site SLICE_X58Y154 SLICEL internal 45)
		(primitive_site SLICE_X59Y154 SLICEX internal 43)
	)
	(tile 39 82 INT_X36Y156 INT 1
		(primitive_site TIEOFF_X50Y312 TIEOFF internal 3)
	)
	(tile 39 83 INT_INTERFACE_X36Y156 INT_INTERFACE 0
	)
	(tile 39 84 MACCSITE2_X36Y156 MACCSITE2 1
		(primitive_site DSP48_X2Y39 DSP48A1 internal 346)
	)
	(tile 39 85 INT_X37Y156 INT 1
		(primitive_site TIEOFF_X51Y312 TIEOFF internal 3)
	)
	(tile 39 86 CLEXM_X37Y156 CLEXM 2
		(primitive_site SLICE_X60Y154 SLICEM internal 50)
		(primitive_site SLICE_X61Y154 SLICEX internal 43)
	)
	(tile 39 87 INT_X38Y156 INT 1
		(primitive_site TIEOFF_X53Y312 TIEOFF internal 3)
	)
	(tile 39 88 CLEXL_X38Y156 CLEXL 2
		(primitive_site SLICE_X62Y154 SLICEL internal 45)
		(primitive_site SLICE_X63Y154 SLICEX internal 43)
	)
	(tile 39 89 INT_BRAM_X39Y156 INT_BRAM 1
		(primitive_site TIEOFF_X55Y312 TIEOFF internal 3)
	)
	(tile 39 90 INT_INTERFACE_X39Y156 INT_INTERFACE 0
	)
	(tile 39 91 BRAMSITE2_X39Y156 BRAMSITE2 3
		(primitive_site RAMB16_X3Y78 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y78 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y79 RAMB8BWER internal 110)
	)
	(tile 39 92 INT_X40Y156 INT 1
		(primitive_site TIEOFF_X56Y312 TIEOFF internal 3)
	)
	(tile 39 93 CLEXM_X40Y156 CLEXM 2
		(primitive_site SLICE_X64Y154 SLICEM internal 50)
		(primitive_site SLICE_X65Y154 SLICEX internal 43)
	)
	(tile 39 94 INT_X41Y156 INT 1
		(primitive_site TIEOFF_X58Y312 TIEOFF internal 3)
	)
	(tile 39 95 CLEXL_X41Y156 CLEXL 2
		(primitive_site SLICE_X66Y154 SLICEL internal 45)
		(primitive_site SLICE_X67Y154 SLICEX internal 43)
	)
	(tile 39 96 INT_X42Y156 INT 1
		(primitive_site TIEOFF_X60Y312 TIEOFF internal 3)
	)
	(tile 39 97 INT_INTERFACE_X42Y156 INT_INTERFACE 0
	)
	(tile 39 98 NULL_X98Y169 NULL 0
	)
	(tile 39 99 IOI_RTERM_X99Y169 IOI_RTERM 0
	)
	(tile 39 100 EMP_RIOB_X42Y156 EMP_RIOB 0
	)
	(tile 40 0 EMP_LIOB_X0Y168 EMP_LIOB 0
	)
	(tile 40 1 IOI_LTERM_X1Y168 IOI_LTERM 0
	)
	(tile 40 2 INT_X0Y155 INT 1
		(primitive_site TIEOFF_X0Y310 TIEOFF internal 3)
	)
	(tile 40 3 INT_INTERFACE_X0Y155 INT_INTERFACE 0
	)
	(tile 40 4 MCB_MUI0R_X0Y155 MCB_MUI0R 0
	)
	(tile 40 5 INT_X1Y155 INT 1
		(primitive_site TIEOFF_X2Y310 TIEOFF internal 3)
	)
	(tile 40 6 CLEXL_X1Y155 CLEXL 2
		(primitive_site SLICE_X0Y153 SLICEL internal 45)
		(primitive_site SLICE_X1Y153 SLICEX internal 43)
	)
	(tile 40 7 INT_X2Y155 INT 1
		(primitive_site TIEOFF_X4Y310 TIEOFF internal 3)
	)
	(tile 40 8 CLEXM_X2Y155 CLEXM 2
		(primitive_site SLICE_X2Y153 SLICEM internal 50)
		(primitive_site SLICE_X3Y153 SLICEX internal 43)
	)
	(tile 40 9 INT_BRAM_X3Y155 INT_BRAM 1
		(primitive_site TIEOFF_X6Y310 TIEOFF internal 3)
	)
	(tile 40 10 INT_INTERFACE_X3Y155 INT_INTERFACE 0
	)
	(tile 40 11 NULL_X11Y168 NULL 0
	)
	(tile 40 12 INT_X4Y155 INT 1
		(primitive_site TIEOFF_X7Y310 TIEOFF internal 3)
	)
	(tile 40 13 CLEXL_X4Y155 CLEXL 2
		(primitive_site SLICE_X4Y153 SLICEL internal 45)
		(primitive_site SLICE_X5Y153 SLICEX internal 43)
	)
	(tile 40 14 INT_X5Y155 INT 1
		(primitive_site TIEOFF_X9Y310 TIEOFF internal 3)
	)
	(tile 40 15 CLEXM_X5Y155 CLEXM 2
		(primitive_site SLICE_X6Y153 SLICEM internal 50)
		(primitive_site SLICE_X7Y153 SLICEX internal 43)
	)
	(tile 40 16 INT_X6Y155 INT 1
		(primitive_site TIEOFF_X11Y310 TIEOFF internal 3)
	)
	(tile 40 17 CLEXL_X6Y155 CLEXL 2
		(primitive_site SLICE_X8Y153 SLICEL internal 45)
		(primitive_site SLICE_X9Y153 SLICEX internal 43)
	)
	(tile 40 18 INT_X7Y155 INT 1
		(primitive_site TIEOFF_X13Y310 TIEOFF internal 3)
	)
	(tile 40 19 CLEXM_X7Y155 CLEXM 2
		(primitive_site SLICE_X10Y153 SLICEM internal 50)
		(primitive_site SLICE_X11Y153 SLICEX internal 43)
	)
	(tile 40 20 INT_X8Y155 INT 1
		(primitive_site TIEOFF_X15Y310 TIEOFF internal 3)
	)
	(tile 40 21 INT_INTERFACE_X8Y155 INT_INTERFACE 0
	)
	(tile 40 22 NULL_X22Y168 NULL 0
	)
	(tile 40 23 INT_X9Y155 INT 1
		(primitive_site TIEOFF_X16Y310 TIEOFF internal 3)
	)
	(tile 40 24 CLEXL_X9Y155 CLEXL 2
		(primitive_site SLICE_X12Y153 SLICEL internal 45)
		(primitive_site SLICE_X13Y153 SLICEX internal 43)
	)
	(tile 40 25 INT_X10Y155 INT 1
		(primitive_site TIEOFF_X17Y310 TIEOFF internal 3)
	)
	(tile 40 26 CLEXM_X10Y155 CLEXM 2
		(primitive_site SLICE_X14Y153 SLICEM internal 50)
		(primitive_site SLICE_X15Y153 SLICEX internal 43)
	)
	(tile 40 27 INT_X11Y155 INT 1
		(primitive_site TIEOFF_X18Y310 TIEOFF internal 3)
	)
	(tile 40 28 CLEXL_X11Y155 CLEXL 2
		(primitive_site SLICE_X16Y153 SLICEL internal 45)
		(primitive_site SLICE_X17Y153 SLICEX internal 43)
	)
	(tile 40 29 INT_X12Y155 INT 1
		(primitive_site TIEOFF_X19Y310 TIEOFF internal 3)
	)
	(tile 40 30 CLEXM_X12Y155 CLEXM 2
		(primitive_site SLICE_X18Y153 SLICEM internal 50)
		(primitive_site SLICE_X19Y153 SLICEX internal 43)
	)
	(tile 40 31 INT_X13Y155 INT 1
		(primitive_site TIEOFF_X20Y310 TIEOFF internal 3)
	)
	(tile 40 32 CLEXL_X13Y155 CLEXL 2
		(primitive_site SLICE_X20Y153 SLICEL internal 45)
		(primitive_site SLICE_X21Y153 SLICEX internal 43)
	)
	(tile 40 33 INT_BRAM_X14Y155 INT_BRAM 1
		(primitive_site TIEOFF_X21Y310 TIEOFF internal 3)
	)
	(tile 40 34 INT_INTERFACE_X14Y155 INT_INTERFACE 0
	)
	(tile 40 35 NULL_X35Y168 NULL 0
	)
	(tile 40 36 INT_X15Y155 INT 1
		(primitive_site TIEOFF_X22Y310 TIEOFF internal 3)
	)
	(tile 40 37 CLEXM_X15Y155 CLEXM 2
		(primitive_site SLICE_X22Y153 SLICEM internal 50)
		(primitive_site SLICE_X23Y153 SLICEX internal 43)
	)
	(tile 40 38 INT_X16Y155 INT 1
		(primitive_site TIEOFF_X23Y310 TIEOFF internal 3)
	)
	(tile 40 39 CLEXL_X16Y155 CLEXL 2
		(primitive_site SLICE_X24Y153 SLICEL internal 45)
		(primitive_site SLICE_X25Y153 SLICEX internal 43)
	)
	(tile 40 40 INT_X17Y155 INT 1
		(primitive_site TIEOFF_X24Y310 TIEOFF internal 3)
	)
	(tile 40 41 CLEXM_X17Y155 CLEXM 2
		(primitive_site SLICE_X26Y153 SLICEM internal 50)
		(primitive_site SLICE_X27Y153 SLICEX internal 43)
	)
	(tile 40 42 INT_X18Y155 INT 1
		(primitive_site TIEOFF_X25Y310 TIEOFF internal 3)
	)
	(tile 40 43 CLEXL_X18Y155 CLEXL 2
		(primitive_site SLICE_X28Y153 SLICEL internal 45)
		(primitive_site SLICE_X29Y153 SLICEX internal 43)
	)
	(tile 40 44 INT_X19Y155 INT 1
		(primitive_site TIEOFF_X26Y310 TIEOFF internal 3)
	)
	(tile 40 45 CLEXM_X19Y155 CLEXM 2
		(primitive_site SLICE_X30Y153 SLICEM internal 50)
		(primitive_site SLICE_X31Y153 SLICEX internal 43)
	)
	(tile 40 46 INT_X20Y155 INT 1
		(primitive_site TIEOFF_X28Y310 TIEOFF internal 3)
	)
	(tile 40 47 CLEXL_X20Y155 CLEXL 2
		(primitive_site SLICE_X32Y153 SLICEL internal 45)
		(primitive_site SLICE_X33Y153 SLICEX internal 43)
	)
	(tile 40 48 NULL_X48Y168 NULL 0
	)
	(tile 40 49 REG_V_X20Y155 REG_V 0
	)
	(tile 40 50 INT_X21Y155 INT 1
		(primitive_site TIEOFF_X31Y310 TIEOFF internal 3)
	)
	(tile 40 51 CLEXM_X21Y155 CLEXM 2
		(primitive_site SLICE_X34Y153 SLICEM internal 50)
		(primitive_site SLICE_X35Y153 SLICEX internal 43)
	)
	(tile 40 52 INT_X22Y155 INT 1
		(primitive_site TIEOFF_X33Y310 TIEOFF internal 3)
	)
	(tile 40 53 CLEXL_X22Y155 CLEXL 2
		(primitive_site SLICE_X36Y153 SLICEL internal 45)
		(primitive_site SLICE_X37Y153 SLICEX internal 43)
	)
	(tile 40 54 INT_X23Y155 INT 1
		(primitive_site TIEOFF_X35Y310 TIEOFF internal 3)
	)
	(tile 40 55 CLEXM_X23Y155 CLEXM 2
		(primitive_site SLICE_X38Y153 SLICEM internal 50)
		(primitive_site SLICE_X39Y153 SLICEX internal 43)
	)
	(tile 40 56 INT_X24Y155 INT 1
		(primitive_site TIEOFF_X36Y310 TIEOFF internal 3)
	)
	(tile 40 57 CLEXL_X24Y155 CLEXL 2
		(primitive_site SLICE_X40Y153 SLICEL internal 45)
		(primitive_site SLICE_X41Y153 SLICEX internal 43)
	)
	(tile 40 58 INT_X25Y155 INT 1
		(primitive_site TIEOFF_X37Y310 TIEOFF internal 3)
	)
	(tile 40 59 CLEXM_X25Y155 CLEXM 2
		(primitive_site SLICE_X42Y153 SLICEM internal 50)
		(primitive_site SLICE_X43Y153 SLICEX internal 43)
	)
	(tile 40 60 INT_X26Y155 INT 1
		(primitive_site TIEOFF_X38Y310 TIEOFF internal 3)
	)
	(tile 40 61 CLEXL_X26Y155 CLEXL 2
		(primitive_site SLICE_X44Y153 SLICEL internal 45)
		(primitive_site SLICE_X45Y153 SLICEX internal 43)
	)
	(tile 40 62 INT_BRAM_X27Y155 INT_BRAM 1
		(primitive_site TIEOFF_X39Y310 TIEOFF internal 3)
	)
	(tile 40 63 INT_INTERFACE_X27Y155 INT_INTERFACE 0
	)
	(tile 40 64 NULL_X64Y168 NULL 0
	)
	(tile 40 65 INT_X28Y155 INT 1
		(primitive_site TIEOFF_X40Y310 TIEOFF internal 3)
	)
	(tile 40 66 CLEXL_X28Y155 CLEXL 2
		(primitive_site SLICE_X46Y153 SLICEL internal 45)
		(primitive_site SLICE_X47Y153 SLICEX internal 43)
	)
	(tile 40 67 INT_X29Y155 INT 1
		(primitive_site TIEOFF_X41Y310 TIEOFF internal 3)
	)
	(tile 40 68 CLEXM_X29Y155 CLEXM 2
		(primitive_site SLICE_X48Y153 SLICEM internal 50)
		(primitive_site SLICE_X49Y153 SLICEX internal 43)
	)
	(tile 40 69 INT_X30Y155 INT 1
		(primitive_site TIEOFF_X42Y310 TIEOFF internal 3)
	)
	(tile 40 70 CLEXL_X30Y155 CLEXL 2
		(primitive_site SLICE_X50Y153 SLICEL internal 45)
		(primitive_site SLICE_X51Y153 SLICEX internal 43)
	)
	(tile 40 71 INT_X31Y155 INT 1
		(primitive_site TIEOFF_X43Y310 TIEOFF internal 3)
	)
	(tile 40 72 CLEXM_X31Y155 CLEXM 2
		(primitive_site SLICE_X52Y153 SLICEM internal 50)
		(primitive_site SLICE_X53Y153 SLICEX internal 43)
	)
	(tile 40 73 INT_X32Y155 INT 1
		(primitive_site TIEOFF_X44Y310 TIEOFF internal 3)
	)
	(tile 40 74 CLEXL_X32Y155 CLEXL 2
		(primitive_site SLICE_X54Y153 SLICEL internal 45)
		(primitive_site SLICE_X55Y153 SLICEX internal 43)
	)
	(tile 40 75 INT_X33Y155 INT 1
		(primitive_site TIEOFF_X45Y310 TIEOFF internal 3)
	)
	(tile 40 76 INT_INTERFACE_X33Y155 INT_INTERFACE 0
	)
	(tile 40 77 NULL_X77Y168 NULL 0
	)
	(tile 40 78 INT_X34Y155 INT 1
		(primitive_site TIEOFF_X46Y310 TIEOFF internal 3)
	)
	(tile 40 79 CLEXM_X34Y155 CLEXM 2
		(primitive_site SLICE_X56Y153 SLICEM internal 50)
		(primitive_site SLICE_X57Y153 SLICEX internal 43)
	)
	(tile 40 80 INT_X35Y155 INT 1
		(primitive_site TIEOFF_X48Y310 TIEOFF internal 3)
	)
	(tile 40 81 CLEXL_X35Y155 CLEXL 2
		(primitive_site SLICE_X58Y153 SLICEL internal 45)
		(primitive_site SLICE_X59Y153 SLICEX internal 43)
	)
	(tile 40 82 INT_X36Y155 INT 1
		(primitive_site TIEOFF_X50Y310 TIEOFF internal 3)
	)
	(tile 40 83 INT_INTERFACE_X36Y155 INT_INTERFACE 0
	)
	(tile 40 84 NULL_X84Y168 NULL 0
	)
	(tile 40 85 INT_X37Y155 INT 1
		(primitive_site TIEOFF_X51Y310 TIEOFF internal 3)
	)
	(tile 40 86 CLEXM_X37Y155 CLEXM 2
		(primitive_site SLICE_X60Y153 SLICEM internal 50)
		(primitive_site SLICE_X61Y153 SLICEX internal 43)
	)
	(tile 40 87 INT_X38Y155 INT 1
		(primitive_site TIEOFF_X53Y310 TIEOFF internal 3)
	)
	(tile 40 88 CLEXL_X38Y155 CLEXL 2
		(primitive_site SLICE_X62Y153 SLICEL internal 45)
		(primitive_site SLICE_X63Y153 SLICEX internal 43)
	)
	(tile 40 89 INT_BRAM_X39Y155 INT_BRAM 1
		(primitive_site TIEOFF_X55Y310 TIEOFF internal 3)
	)
	(tile 40 90 INT_INTERFACE_X39Y155 INT_INTERFACE 0
	)
	(tile 40 91 NULL_X91Y168 NULL 0
	)
	(tile 40 92 INT_X40Y155 INT 1
		(primitive_site TIEOFF_X56Y310 TIEOFF internal 3)
	)
	(tile 40 93 CLEXM_X40Y155 CLEXM 2
		(primitive_site SLICE_X64Y153 SLICEM internal 50)
		(primitive_site SLICE_X65Y153 SLICEX internal 43)
	)
	(tile 40 94 INT_X41Y155 INT 1
		(primitive_site TIEOFF_X58Y310 TIEOFF internal 3)
	)
	(tile 40 95 CLEXL_X41Y155 CLEXL 2
		(primitive_site SLICE_X66Y153 SLICEL internal 45)
		(primitive_site SLICE_X67Y153 SLICEX internal 43)
	)
	(tile 40 96 INT_X42Y155 INT 1
		(primitive_site TIEOFF_X60Y310 TIEOFF internal 3)
	)
	(tile 40 97 INT_INTERFACE_X42Y155 INT_INTERFACE 0
	)
	(tile 40 98 MCB_MUI0R_X42Y155 MCB_MUI0R 0
	)
	(tile 40 99 IOI_RTERM_X99Y168 IOI_RTERM 0
	)
	(tile 40 100 EMP_RIOB_X42Y155 EMP_RIOB 0
	)
	(tile 41 0 LIOB_X0Y154 LIOB 2
		(primitive_site PAD391 IOBM unbonded 8)
		(primitive_site PAD392 IOBS unbonded 8)
	)
	(tile 41 1 IOI_LTERM_X1Y167 IOI_LTERM 0
	)
	(tile 41 2 LIOI_INT_X0Y154 LIOI_INT 1
		(primitive_site TIEOFF_X0Y308 TIEOFF internal 3)
	)
	(tile 41 3 LIOI_X0Y154 LIOI 7
		(primitive_site OLOGIC_X0Y136 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y136 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y136 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y137 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y137 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y137 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y308 TIEOFF internal 3)
	)
	(tile 41 4 MCB_INT_DQI_X0Y154 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y309 TIEOFF internal 3)
	)
	(tile 41 5 INT_X1Y154 INT 1
		(primitive_site TIEOFF_X2Y308 TIEOFF internal 3)
	)
	(tile 41 6 CLEXL_X1Y154 CLEXL 2
		(primitive_site SLICE_X0Y152 SLICEL internal 45)
		(primitive_site SLICE_X1Y152 SLICEX internal 43)
	)
	(tile 41 7 INT_X2Y154 INT 1
		(primitive_site TIEOFF_X4Y308 TIEOFF internal 3)
	)
	(tile 41 8 CLEXM_X2Y154 CLEXM 2
		(primitive_site SLICE_X2Y152 SLICEM internal 50)
		(primitive_site SLICE_X3Y152 SLICEX internal 43)
	)
	(tile 41 9 INT_BRAM_X3Y154 INT_BRAM 1
		(primitive_site TIEOFF_X6Y308 TIEOFF internal 3)
	)
	(tile 41 10 INT_INTERFACE_X3Y154 INT_INTERFACE 0
	)
	(tile 41 11 NULL_X11Y167 NULL 0
	)
	(tile 41 12 INT_X4Y154 INT 1
		(primitive_site TIEOFF_X7Y308 TIEOFF internal 3)
	)
	(tile 41 13 CLEXL_X4Y154 CLEXL 2
		(primitive_site SLICE_X4Y152 SLICEL internal 45)
		(primitive_site SLICE_X5Y152 SLICEX internal 43)
	)
	(tile 41 14 INT_X5Y154 INT 1
		(primitive_site TIEOFF_X9Y308 TIEOFF internal 3)
	)
	(tile 41 15 CLEXM_X5Y154 CLEXM 2
		(primitive_site SLICE_X6Y152 SLICEM internal 50)
		(primitive_site SLICE_X7Y152 SLICEX internal 43)
	)
	(tile 41 16 INT_X6Y154 INT 1
		(primitive_site TIEOFF_X11Y308 TIEOFF internal 3)
	)
	(tile 41 17 CLEXL_X6Y154 CLEXL 2
		(primitive_site SLICE_X8Y152 SLICEL internal 45)
		(primitive_site SLICE_X9Y152 SLICEX internal 43)
	)
	(tile 41 18 INT_X7Y154 INT 1
		(primitive_site TIEOFF_X13Y308 TIEOFF internal 3)
	)
	(tile 41 19 CLEXM_X7Y154 CLEXM 2
		(primitive_site SLICE_X10Y152 SLICEM internal 50)
		(primitive_site SLICE_X11Y152 SLICEX internal 43)
	)
	(tile 41 20 INT_X8Y154 INT 1
		(primitive_site TIEOFF_X15Y308 TIEOFF internal 3)
	)
	(tile 41 21 INT_INTERFACE_X8Y154 INT_INTERFACE 0
	)
	(tile 41 22 NULL_X22Y167 NULL 0
	)
	(tile 41 23 INT_X9Y154 INT 1
		(primitive_site TIEOFF_X16Y308 TIEOFF internal 3)
	)
	(tile 41 24 CLEXL_X9Y154 CLEXL 2
		(primitive_site SLICE_X12Y152 SLICEL internal 45)
		(primitive_site SLICE_X13Y152 SLICEX internal 43)
	)
	(tile 41 25 INT_X10Y154 INT 1
		(primitive_site TIEOFF_X17Y308 TIEOFF internal 3)
	)
	(tile 41 26 CLEXM_X10Y154 CLEXM 2
		(primitive_site SLICE_X14Y152 SLICEM internal 50)
		(primitive_site SLICE_X15Y152 SLICEX internal 43)
	)
	(tile 41 27 INT_X11Y154 INT 1
		(primitive_site TIEOFF_X18Y308 TIEOFF internal 3)
	)
	(tile 41 28 CLEXL_X11Y154 CLEXL 2
		(primitive_site SLICE_X16Y152 SLICEL internal 45)
		(primitive_site SLICE_X17Y152 SLICEX internal 43)
	)
	(tile 41 29 INT_X12Y154 INT 1
		(primitive_site TIEOFF_X19Y308 TIEOFF internal 3)
	)
	(tile 41 30 CLEXM_X12Y154 CLEXM 2
		(primitive_site SLICE_X18Y152 SLICEM internal 50)
		(primitive_site SLICE_X19Y152 SLICEX internal 43)
	)
	(tile 41 31 INT_X13Y154 INT 1
		(primitive_site TIEOFF_X20Y308 TIEOFF internal 3)
	)
	(tile 41 32 CLEXL_X13Y154 CLEXL 2
		(primitive_site SLICE_X20Y152 SLICEL internal 45)
		(primitive_site SLICE_X21Y152 SLICEX internal 43)
	)
	(tile 41 33 INT_BRAM_X14Y154 INT_BRAM 1
		(primitive_site TIEOFF_X21Y308 TIEOFF internal 3)
	)
	(tile 41 34 INT_INTERFACE_X14Y154 INT_INTERFACE 0
	)
	(tile 41 35 NULL_X35Y167 NULL 0
	)
	(tile 41 36 INT_X15Y154 INT 1
		(primitive_site TIEOFF_X22Y308 TIEOFF internal 3)
	)
	(tile 41 37 CLEXM_X15Y154 CLEXM 2
		(primitive_site SLICE_X22Y152 SLICEM internal 50)
		(primitive_site SLICE_X23Y152 SLICEX internal 43)
	)
	(tile 41 38 INT_X16Y154 INT 1
		(primitive_site TIEOFF_X23Y308 TIEOFF internal 3)
	)
	(tile 41 39 CLEXL_X16Y154 CLEXL 2
		(primitive_site SLICE_X24Y152 SLICEL internal 45)
		(primitive_site SLICE_X25Y152 SLICEX internal 43)
	)
	(tile 41 40 INT_X17Y154 INT 1
		(primitive_site TIEOFF_X24Y308 TIEOFF internal 3)
	)
	(tile 41 41 CLEXM_X17Y154 CLEXM 2
		(primitive_site SLICE_X26Y152 SLICEM internal 50)
		(primitive_site SLICE_X27Y152 SLICEX internal 43)
	)
	(tile 41 42 INT_X18Y154 INT 1
		(primitive_site TIEOFF_X25Y308 TIEOFF internal 3)
	)
	(tile 41 43 CLEXL_X18Y154 CLEXL 2
		(primitive_site SLICE_X28Y152 SLICEL internal 45)
		(primitive_site SLICE_X29Y152 SLICEX internal 43)
	)
	(tile 41 44 INT_X19Y154 INT 1
		(primitive_site TIEOFF_X26Y308 TIEOFF internal 3)
	)
	(tile 41 45 CLEXM_X19Y154 CLEXM 2
		(primitive_site SLICE_X30Y152 SLICEM internal 50)
		(primitive_site SLICE_X31Y152 SLICEX internal 43)
	)
	(tile 41 46 INT_X20Y154 INT 1
		(primitive_site TIEOFF_X28Y308 TIEOFF internal 3)
	)
	(tile 41 47 CLEXL_X20Y154 CLEXL 2
		(primitive_site SLICE_X32Y152 SLICEL internal 45)
		(primitive_site SLICE_X33Y152 SLICEX internal 43)
	)
	(tile 41 48 NULL_X48Y167 NULL 0
	)
	(tile 41 49 REG_V_X20Y154 REG_V 0
	)
	(tile 41 50 INT_X21Y154 INT 1
		(primitive_site TIEOFF_X31Y308 TIEOFF internal 3)
	)
	(tile 41 51 CLEXM_X21Y154 CLEXM 2
		(primitive_site SLICE_X34Y152 SLICEM internal 50)
		(primitive_site SLICE_X35Y152 SLICEX internal 43)
	)
	(tile 41 52 INT_X22Y154 INT 1
		(primitive_site TIEOFF_X33Y308 TIEOFF internal 3)
	)
	(tile 41 53 CLEXL_X22Y154 CLEXL 2
		(primitive_site SLICE_X36Y152 SLICEL internal 45)
		(primitive_site SLICE_X37Y152 SLICEX internal 43)
	)
	(tile 41 54 INT_X23Y154 INT 1
		(primitive_site TIEOFF_X35Y308 TIEOFF internal 3)
	)
	(tile 41 55 CLEXM_X23Y154 CLEXM 2
		(primitive_site SLICE_X38Y152 SLICEM internal 50)
		(primitive_site SLICE_X39Y152 SLICEX internal 43)
	)
	(tile 41 56 INT_X24Y154 INT 1
		(primitive_site TIEOFF_X36Y308 TIEOFF internal 3)
	)
	(tile 41 57 CLEXL_X24Y154 CLEXL 2
		(primitive_site SLICE_X40Y152 SLICEL internal 45)
		(primitive_site SLICE_X41Y152 SLICEX internal 43)
	)
	(tile 41 58 INT_X25Y154 INT 1
		(primitive_site TIEOFF_X37Y308 TIEOFF internal 3)
	)
	(tile 41 59 CLEXM_X25Y154 CLEXM 2
		(primitive_site SLICE_X42Y152 SLICEM internal 50)
		(primitive_site SLICE_X43Y152 SLICEX internal 43)
	)
	(tile 41 60 INT_X26Y154 INT 1
		(primitive_site TIEOFF_X38Y308 TIEOFF internal 3)
	)
	(tile 41 61 CLEXL_X26Y154 CLEXL 2
		(primitive_site SLICE_X44Y152 SLICEL internal 45)
		(primitive_site SLICE_X45Y152 SLICEX internal 43)
	)
	(tile 41 62 INT_BRAM_X27Y154 INT_BRAM 1
		(primitive_site TIEOFF_X39Y308 TIEOFF internal 3)
	)
	(tile 41 63 INT_INTERFACE_X27Y154 INT_INTERFACE 0
	)
	(tile 41 64 NULL_X64Y167 NULL 0
	)
	(tile 41 65 INT_X28Y154 INT 1
		(primitive_site TIEOFF_X40Y308 TIEOFF internal 3)
	)
	(tile 41 66 CLEXL_X28Y154 CLEXL 2
		(primitive_site SLICE_X46Y152 SLICEL internal 45)
		(primitive_site SLICE_X47Y152 SLICEX internal 43)
	)
	(tile 41 67 INT_X29Y154 INT 1
		(primitive_site TIEOFF_X41Y308 TIEOFF internal 3)
	)
	(tile 41 68 CLEXM_X29Y154 CLEXM 2
		(primitive_site SLICE_X48Y152 SLICEM internal 50)
		(primitive_site SLICE_X49Y152 SLICEX internal 43)
	)
	(tile 41 69 INT_X30Y154 INT 1
		(primitive_site TIEOFF_X42Y308 TIEOFF internal 3)
	)
	(tile 41 70 CLEXL_X30Y154 CLEXL 2
		(primitive_site SLICE_X50Y152 SLICEL internal 45)
		(primitive_site SLICE_X51Y152 SLICEX internal 43)
	)
	(tile 41 71 INT_X31Y154 INT 1
		(primitive_site TIEOFF_X43Y308 TIEOFF internal 3)
	)
	(tile 41 72 CLEXM_X31Y154 CLEXM 2
		(primitive_site SLICE_X52Y152 SLICEM internal 50)
		(primitive_site SLICE_X53Y152 SLICEX internal 43)
	)
	(tile 41 73 INT_X32Y154 INT 1
		(primitive_site TIEOFF_X44Y308 TIEOFF internal 3)
	)
	(tile 41 74 CLEXL_X32Y154 CLEXL 2
		(primitive_site SLICE_X54Y152 SLICEL internal 45)
		(primitive_site SLICE_X55Y152 SLICEX internal 43)
	)
	(tile 41 75 INT_X33Y154 INT 1
		(primitive_site TIEOFF_X45Y308 TIEOFF internal 3)
	)
	(tile 41 76 INT_INTERFACE_X33Y154 INT_INTERFACE 0
	)
	(tile 41 77 NULL_X77Y167 NULL 0
	)
	(tile 41 78 INT_X34Y154 INT 1
		(primitive_site TIEOFF_X46Y308 TIEOFF internal 3)
	)
	(tile 41 79 CLEXM_X34Y154 CLEXM 2
		(primitive_site SLICE_X56Y152 SLICEM internal 50)
		(primitive_site SLICE_X57Y152 SLICEX internal 43)
	)
	(tile 41 80 INT_X35Y154 INT 1
		(primitive_site TIEOFF_X48Y308 TIEOFF internal 3)
	)
	(tile 41 81 CLEXL_X35Y154 CLEXL 2
		(primitive_site SLICE_X58Y152 SLICEL internal 45)
		(primitive_site SLICE_X59Y152 SLICEX internal 43)
	)
	(tile 41 82 INT_X36Y154 INT 1
		(primitive_site TIEOFF_X50Y308 TIEOFF internal 3)
	)
	(tile 41 83 INT_INTERFACE_X36Y154 INT_INTERFACE 0
	)
	(tile 41 84 NULL_X84Y167 NULL 0
	)
	(tile 41 85 INT_X37Y154 INT 1
		(primitive_site TIEOFF_X51Y308 TIEOFF internal 3)
	)
	(tile 41 86 CLEXM_X37Y154 CLEXM 2
		(primitive_site SLICE_X60Y152 SLICEM internal 50)
		(primitive_site SLICE_X61Y152 SLICEX internal 43)
	)
	(tile 41 87 INT_X38Y154 INT 1
		(primitive_site TIEOFF_X53Y308 TIEOFF internal 3)
	)
	(tile 41 88 CLEXL_X38Y154 CLEXL 2
		(primitive_site SLICE_X62Y152 SLICEL internal 45)
		(primitive_site SLICE_X63Y152 SLICEX internal 43)
	)
	(tile 41 89 INT_BRAM_X39Y154 INT_BRAM 1
		(primitive_site TIEOFF_X55Y308 TIEOFF internal 3)
	)
	(tile 41 90 INT_INTERFACE_X39Y154 INT_INTERFACE 0
	)
	(tile 41 91 NULL_X91Y167 NULL 0
	)
	(tile 41 92 INT_X40Y154 INT 1
		(primitive_site TIEOFF_X56Y308 TIEOFF internal 3)
	)
	(tile 41 93 CLEXM_X40Y154 CLEXM 2
		(primitive_site SLICE_X64Y152 SLICEM internal 50)
		(primitive_site SLICE_X65Y152 SLICEX internal 43)
	)
	(tile 41 94 INT_X41Y154 INT 1
		(primitive_site TIEOFF_X58Y308 TIEOFF internal 3)
	)
	(tile 41 95 CLEXL_X41Y154 CLEXL 2
		(primitive_site SLICE_X66Y152 SLICEL internal 45)
		(primitive_site SLICE_X67Y152 SLICEX internal 43)
	)
	(tile 41 96 IOI_INT_X42Y154 IOI_INT 1
		(primitive_site TIEOFF_X60Y308 TIEOFF internal 3)
	)
	(tile 41 97 RIOI_X42Y154 RIOI 7
		(primitive_site OLOGIC_X17Y136 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y136 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y136 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y137 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y137 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y137 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y308 TIEOFF internal 3)
	)
	(tile 41 98 MCB_INT_DQI_X42Y154 MCB_INT_DQI 1
		(primitive_site TIEOFF_X61Y309 TIEOFF internal 3)
	)
	(tile 41 99 IOI_RTERM_X99Y167 IOI_RTERM 0
	)
	(tile 41 100 RIOB_X42Y154 RIOB 2
		(primitive_site F20 IOBS bonded 8)
		(primitive_site F19 IOBM bonded 8)
	)
	(tile 42 0 EMP_LIOB_X0Y166 EMP_LIOB 0
	)
	(tile 42 1 IOI_LTERM_X1Y166 IOI_LTERM 0
	)
	(tile 42 2 INT_X0Y153 INT 1
		(primitive_site TIEOFF_X0Y306 TIEOFF internal 3)
	)
	(tile 42 3 INT_INTERFACE_X0Y153 INT_INTERFACE 0
	)
	(tile 42 4 NULL_X4Y166 NULL 0
	)
	(tile 42 5 INT_X1Y153 INT 1
		(primitive_site TIEOFF_X2Y306 TIEOFF internal 3)
	)
	(tile 42 6 CLEXL_X1Y153 CLEXL 2
		(primitive_site SLICE_X0Y151 SLICEL internal 45)
		(primitive_site SLICE_X1Y151 SLICEX internal 43)
	)
	(tile 42 7 INT_X2Y153 INT 1
		(primitive_site TIEOFF_X4Y306 TIEOFF internal 3)
	)
	(tile 42 8 CLEXM_X2Y153 CLEXM 2
		(primitive_site SLICE_X2Y151 SLICEM internal 50)
		(primitive_site SLICE_X3Y151 SLICEX internal 43)
	)
	(tile 42 9 INT_BRAM_X3Y153 INT_BRAM 1
		(primitive_site TIEOFF_X6Y306 TIEOFF internal 3)
	)
	(tile 42 10 INT_INTERFACE_X3Y153 INT_INTERFACE 0
	)
	(tile 42 11 NULL_X11Y166 NULL 0
	)
	(tile 42 12 INT_X4Y153 INT 1
		(primitive_site TIEOFF_X7Y306 TIEOFF internal 3)
	)
	(tile 42 13 CLEXL_X4Y153 CLEXL 2
		(primitive_site SLICE_X4Y151 SLICEL internal 45)
		(primitive_site SLICE_X5Y151 SLICEX internal 43)
	)
	(tile 42 14 INT_X5Y153 INT 1
		(primitive_site TIEOFF_X9Y306 TIEOFF internal 3)
	)
	(tile 42 15 CLEXM_X5Y153 CLEXM 2
		(primitive_site SLICE_X6Y151 SLICEM internal 50)
		(primitive_site SLICE_X7Y151 SLICEX internal 43)
	)
	(tile 42 16 INT_X6Y153 INT 1
		(primitive_site TIEOFF_X11Y306 TIEOFF internal 3)
	)
	(tile 42 17 CLEXL_X6Y153 CLEXL 2
		(primitive_site SLICE_X8Y151 SLICEL internal 45)
		(primitive_site SLICE_X9Y151 SLICEX internal 43)
	)
	(tile 42 18 INT_X7Y153 INT 1
		(primitive_site TIEOFF_X13Y306 TIEOFF internal 3)
	)
	(tile 42 19 CLEXM_X7Y153 CLEXM 2
		(primitive_site SLICE_X10Y151 SLICEM internal 50)
		(primitive_site SLICE_X11Y151 SLICEX internal 43)
	)
	(tile 42 20 INT_X8Y153 INT 1
		(primitive_site TIEOFF_X15Y306 TIEOFF internal 3)
	)
	(tile 42 21 INT_INTERFACE_X8Y153 INT_INTERFACE 0
	)
	(tile 42 22 NULL_X22Y166 NULL 0
	)
	(tile 42 23 INT_X9Y153 INT 1
		(primitive_site TIEOFF_X16Y306 TIEOFF internal 3)
	)
	(tile 42 24 CLEXL_X9Y153 CLEXL 2
		(primitive_site SLICE_X12Y151 SLICEL internal 45)
		(primitive_site SLICE_X13Y151 SLICEX internal 43)
	)
	(tile 42 25 INT_X10Y153 INT 1
		(primitive_site TIEOFF_X17Y306 TIEOFF internal 3)
	)
	(tile 42 26 CLEXM_X10Y153 CLEXM 2
		(primitive_site SLICE_X14Y151 SLICEM internal 50)
		(primitive_site SLICE_X15Y151 SLICEX internal 43)
	)
	(tile 42 27 INT_X11Y153 INT 1
		(primitive_site TIEOFF_X18Y306 TIEOFF internal 3)
	)
	(tile 42 28 CLEXL_X11Y153 CLEXL 2
		(primitive_site SLICE_X16Y151 SLICEL internal 45)
		(primitive_site SLICE_X17Y151 SLICEX internal 43)
	)
	(tile 42 29 INT_X12Y153 INT 1
		(primitive_site TIEOFF_X19Y306 TIEOFF internal 3)
	)
	(tile 42 30 CLEXM_X12Y153 CLEXM 2
		(primitive_site SLICE_X18Y151 SLICEM internal 50)
		(primitive_site SLICE_X19Y151 SLICEX internal 43)
	)
	(tile 42 31 INT_X13Y153 INT 1
		(primitive_site TIEOFF_X20Y306 TIEOFF internal 3)
	)
	(tile 42 32 CLEXL_X13Y153 CLEXL 2
		(primitive_site SLICE_X20Y151 SLICEL internal 45)
		(primitive_site SLICE_X21Y151 SLICEX internal 43)
	)
	(tile 42 33 INT_BRAM_X14Y153 INT_BRAM 1
		(primitive_site TIEOFF_X21Y306 TIEOFF internal 3)
	)
	(tile 42 34 INT_INTERFACE_X14Y153 INT_INTERFACE 0
	)
	(tile 42 35 NULL_X35Y166 NULL 0
	)
	(tile 42 36 INT_X15Y153 INT 1
		(primitive_site TIEOFF_X22Y306 TIEOFF internal 3)
	)
	(tile 42 37 CLEXM_X15Y153 CLEXM 2
		(primitive_site SLICE_X22Y151 SLICEM internal 50)
		(primitive_site SLICE_X23Y151 SLICEX internal 43)
	)
	(tile 42 38 INT_X16Y153 INT 1
		(primitive_site TIEOFF_X23Y306 TIEOFF internal 3)
	)
	(tile 42 39 CLEXL_X16Y153 CLEXL 2
		(primitive_site SLICE_X24Y151 SLICEL internal 45)
		(primitive_site SLICE_X25Y151 SLICEX internal 43)
	)
	(tile 42 40 INT_X17Y153 INT 1
		(primitive_site TIEOFF_X24Y306 TIEOFF internal 3)
	)
	(tile 42 41 CLEXM_X17Y153 CLEXM 2
		(primitive_site SLICE_X26Y151 SLICEM internal 50)
		(primitive_site SLICE_X27Y151 SLICEX internal 43)
	)
	(tile 42 42 INT_X18Y153 INT 1
		(primitive_site TIEOFF_X25Y306 TIEOFF internal 3)
	)
	(tile 42 43 CLEXL_X18Y153 CLEXL 2
		(primitive_site SLICE_X28Y151 SLICEL internal 45)
		(primitive_site SLICE_X29Y151 SLICEX internal 43)
	)
	(tile 42 44 INT_X19Y153 INT 1
		(primitive_site TIEOFF_X26Y306 TIEOFF internal 3)
	)
	(tile 42 45 CLEXM_X19Y153 CLEXM 2
		(primitive_site SLICE_X30Y151 SLICEM internal 50)
		(primitive_site SLICE_X31Y151 SLICEX internal 43)
	)
	(tile 42 46 INT_X20Y153 INT 1
		(primitive_site TIEOFF_X28Y306 TIEOFF internal 3)
	)
	(tile 42 47 CLEXL_X20Y153 CLEXL 2
		(primitive_site SLICE_X32Y151 SLICEL internal 45)
		(primitive_site SLICE_X33Y151 SLICEX internal 43)
	)
	(tile 42 48 NULL_X48Y166 NULL 0
	)
	(tile 42 49 REG_V_X20Y153 REG_V 0
	)
	(tile 42 50 INT_X21Y153 INT 1
		(primitive_site TIEOFF_X31Y306 TIEOFF internal 3)
	)
	(tile 42 51 CLEXM_X21Y153 CLEXM 2
		(primitive_site SLICE_X34Y151 SLICEM internal 50)
		(primitive_site SLICE_X35Y151 SLICEX internal 43)
	)
	(tile 42 52 INT_X22Y153 INT 1
		(primitive_site TIEOFF_X33Y306 TIEOFF internal 3)
	)
	(tile 42 53 CLEXL_X22Y153 CLEXL 2
		(primitive_site SLICE_X36Y151 SLICEL internal 45)
		(primitive_site SLICE_X37Y151 SLICEX internal 43)
	)
	(tile 42 54 INT_X23Y153 INT 1
		(primitive_site TIEOFF_X35Y306 TIEOFF internal 3)
	)
	(tile 42 55 CLEXM_X23Y153 CLEXM 2
		(primitive_site SLICE_X38Y151 SLICEM internal 50)
		(primitive_site SLICE_X39Y151 SLICEX internal 43)
	)
	(tile 42 56 INT_X24Y153 INT 1
		(primitive_site TIEOFF_X36Y306 TIEOFF internal 3)
	)
	(tile 42 57 CLEXL_X24Y153 CLEXL 2
		(primitive_site SLICE_X40Y151 SLICEL internal 45)
		(primitive_site SLICE_X41Y151 SLICEX internal 43)
	)
	(tile 42 58 INT_X25Y153 INT 1
		(primitive_site TIEOFF_X37Y306 TIEOFF internal 3)
	)
	(tile 42 59 CLEXM_X25Y153 CLEXM 2
		(primitive_site SLICE_X42Y151 SLICEM internal 50)
		(primitive_site SLICE_X43Y151 SLICEX internal 43)
	)
	(tile 42 60 INT_X26Y153 INT 1
		(primitive_site TIEOFF_X38Y306 TIEOFF internal 3)
	)
	(tile 42 61 CLEXL_X26Y153 CLEXL 2
		(primitive_site SLICE_X44Y151 SLICEL internal 45)
		(primitive_site SLICE_X45Y151 SLICEX internal 43)
	)
	(tile 42 62 INT_BRAM_X27Y153 INT_BRAM 1
		(primitive_site TIEOFF_X39Y306 TIEOFF internal 3)
	)
	(tile 42 63 INT_INTERFACE_X27Y153 INT_INTERFACE 0
	)
	(tile 42 64 NULL_X64Y166 NULL 0
	)
	(tile 42 65 INT_X28Y153 INT 1
		(primitive_site TIEOFF_X40Y306 TIEOFF internal 3)
	)
	(tile 42 66 CLEXL_X28Y153 CLEXL 2
		(primitive_site SLICE_X46Y151 SLICEL internal 45)
		(primitive_site SLICE_X47Y151 SLICEX internal 43)
	)
	(tile 42 67 INT_X29Y153 INT 1
		(primitive_site TIEOFF_X41Y306 TIEOFF internal 3)
	)
	(tile 42 68 CLEXM_X29Y153 CLEXM 2
		(primitive_site SLICE_X48Y151 SLICEM internal 50)
		(primitive_site SLICE_X49Y151 SLICEX internal 43)
	)
	(tile 42 69 INT_X30Y153 INT 1
		(primitive_site TIEOFF_X42Y306 TIEOFF internal 3)
	)
	(tile 42 70 CLEXL_X30Y153 CLEXL 2
		(primitive_site SLICE_X50Y151 SLICEL internal 45)
		(primitive_site SLICE_X51Y151 SLICEX internal 43)
	)
	(tile 42 71 INT_X31Y153 INT 1
		(primitive_site TIEOFF_X43Y306 TIEOFF internal 3)
	)
	(tile 42 72 CLEXM_X31Y153 CLEXM 2
		(primitive_site SLICE_X52Y151 SLICEM internal 50)
		(primitive_site SLICE_X53Y151 SLICEX internal 43)
	)
	(tile 42 73 INT_X32Y153 INT 1
		(primitive_site TIEOFF_X44Y306 TIEOFF internal 3)
	)
	(tile 42 74 CLEXL_X32Y153 CLEXL 2
		(primitive_site SLICE_X54Y151 SLICEL internal 45)
		(primitive_site SLICE_X55Y151 SLICEX internal 43)
	)
	(tile 42 75 INT_X33Y153 INT 1
		(primitive_site TIEOFF_X45Y306 TIEOFF internal 3)
	)
	(tile 42 76 INT_INTERFACE_X33Y153 INT_INTERFACE 0
	)
	(tile 42 77 NULL_X77Y166 NULL 0
	)
	(tile 42 78 INT_X34Y153 INT 1
		(primitive_site TIEOFF_X46Y306 TIEOFF internal 3)
	)
	(tile 42 79 CLEXM_X34Y153 CLEXM 2
		(primitive_site SLICE_X56Y151 SLICEM internal 50)
		(primitive_site SLICE_X57Y151 SLICEX internal 43)
	)
	(tile 42 80 INT_X35Y153 INT 1
		(primitive_site TIEOFF_X48Y306 TIEOFF internal 3)
	)
	(tile 42 81 CLEXL_X35Y153 CLEXL 2
		(primitive_site SLICE_X58Y151 SLICEL internal 45)
		(primitive_site SLICE_X59Y151 SLICEX internal 43)
	)
	(tile 42 82 INT_X36Y153 INT 1
		(primitive_site TIEOFF_X50Y306 TIEOFF internal 3)
	)
	(tile 42 83 INT_INTERFACE_X36Y153 INT_INTERFACE 0
	)
	(tile 42 84 NULL_X84Y166 NULL 0
	)
	(tile 42 85 INT_X37Y153 INT 1
		(primitive_site TIEOFF_X51Y306 TIEOFF internal 3)
	)
	(tile 42 86 CLEXM_X37Y153 CLEXM 2
		(primitive_site SLICE_X60Y151 SLICEM internal 50)
		(primitive_site SLICE_X61Y151 SLICEX internal 43)
	)
	(tile 42 87 INT_X38Y153 INT 1
		(primitive_site TIEOFF_X53Y306 TIEOFF internal 3)
	)
	(tile 42 88 CLEXL_X38Y153 CLEXL 2
		(primitive_site SLICE_X62Y151 SLICEL internal 45)
		(primitive_site SLICE_X63Y151 SLICEX internal 43)
	)
	(tile 42 89 INT_BRAM_X39Y153 INT_BRAM 1
		(primitive_site TIEOFF_X55Y306 TIEOFF internal 3)
	)
	(tile 42 90 INT_INTERFACE_X39Y153 INT_INTERFACE 0
	)
	(tile 42 91 NULL_X91Y166 NULL 0
	)
	(tile 42 92 INT_X40Y153 INT 1
		(primitive_site TIEOFF_X56Y306 TIEOFF internal 3)
	)
	(tile 42 93 CLEXM_X40Y153 CLEXM 2
		(primitive_site SLICE_X64Y151 SLICEM internal 50)
		(primitive_site SLICE_X65Y151 SLICEX internal 43)
	)
	(tile 42 94 INT_X41Y153 INT 1
		(primitive_site TIEOFF_X58Y306 TIEOFF internal 3)
	)
	(tile 42 95 CLEXL_X41Y153 CLEXL 2
		(primitive_site SLICE_X66Y151 SLICEL internal 45)
		(primitive_site SLICE_X67Y151 SLICEX internal 43)
	)
	(tile 42 96 INT_X42Y153 INT 1
		(primitive_site TIEOFF_X60Y306 TIEOFF internal 3)
	)
	(tile 42 97 INT_INTERFACE_X42Y153 INT_INTERFACE 0
	)
	(tile 42 98 NULL_X98Y166 NULL 0
	)
	(tile 42 99 IOI_RTERM_X99Y166 IOI_RTERM 0
	)
	(tile 42 100 EMP_RIOB_X42Y153 EMP_RIOB 0
	)
	(tile 43 0 EMP_LIOB_X0Y165 EMP_LIOB 0
	)
	(tile 43 1 IOI_LTERM_X1Y165 IOI_LTERM 0
	)
	(tile 43 2 INT_X0Y152 INT 1
		(primitive_site TIEOFF_X0Y304 TIEOFF internal 3)
	)
	(tile 43 3 INT_INTERFACE_X0Y152 INT_INTERFACE 0
	)
	(tile 43 4 MCB_MUI0W_X0Y152 MCB_MUI0W 0
	)
	(tile 43 5 INT_X1Y152 INT 1
		(primitive_site TIEOFF_X2Y304 TIEOFF internal 3)
	)
	(tile 43 6 CLEXL_X1Y152 CLEXL 2
		(primitive_site SLICE_X0Y150 SLICEL internal 45)
		(primitive_site SLICE_X1Y150 SLICEX internal 43)
	)
	(tile 43 7 INT_X2Y152 INT 1
		(primitive_site TIEOFF_X4Y304 TIEOFF internal 3)
	)
	(tile 43 8 CLEXM_X2Y152 CLEXM 2
		(primitive_site SLICE_X2Y150 SLICEM internal 50)
		(primitive_site SLICE_X3Y150 SLICEX internal 43)
	)
	(tile 43 9 INT_BRAM_X3Y152 INT_BRAM 1
		(primitive_site TIEOFF_X6Y304 TIEOFF internal 3)
	)
	(tile 43 10 INT_INTERFACE_X3Y152 INT_INTERFACE 0
	)
	(tile 43 11 BRAMSITE2_X3Y152 BRAMSITE2 3
		(primitive_site RAMB16_X0Y76 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y76 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y77 RAMB8BWER internal 110)
	)
	(tile 43 12 INT_X4Y152 INT 1
		(primitive_site TIEOFF_X7Y304 TIEOFF internal 3)
	)
	(tile 43 13 CLEXL_X4Y152 CLEXL 2
		(primitive_site SLICE_X4Y150 SLICEL internal 45)
		(primitive_site SLICE_X5Y150 SLICEX internal 43)
	)
	(tile 43 14 INT_X5Y152 INT 1
		(primitive_site TIEOFF_X9Y304 TIEOFF internal 3)
	)
	(tile 43 15 CLEXM_X5Y152 CLEXM 2
		(primitive_site SLICE_X6Y150 SLICEM internal 50)
		(primitive_site SLICE_X7Y150 SLICEX internal 43)
	)
	(tile 43 16 INT_X6Y152 INT 1
		(primitive_site TIEOFF_X11Y304 TIEOFF internal 3)
	)
	(tile 43 17 CLEXL_X6Y152 CLEXL 2
		(primitive_site SLICE_X8Y150 SLICEL internal 45)
		(primitive_site SLICE_X9Y150 SLICEX internal 43)
	)
	(tile 43 18 INT_X7Y152 INT 1
		(primitive_site TIEOFF_X13Y304 TIEOFF internal 3)
	)
	(tile 43 19 CLEXM_X7Y152 CLEXM 2
		(primitive_site SLICE_X10Y150 SLICEM internal 50)
		(primitive_site SLICE_X11Y150 SLICEX internal 43)
	)
	(tile 43 20 INT_X8Y152 INT 1
		(primitive_site TIEOFF_X15Y304 TIEOFF internal 3)
	)
	(tile 43 21 INT_INTERFACE_X8Y152 INT_INTERFACE 0
	)
	(tile 43 22 MACCSITE2_X8Y152 MACCSITE2 1
		(primitive_site DSP48_X0Y38 DSP48A1 internal 346)
	)
	(tile 43 23 INT_X9Y152 INT 1
		(primitive_site TIEOFF_X16Y304 TIEOFF internal 3)
	)
	(tile 43 24 CLEXL_X9Y152 CLEXL 2
		(primitive_site SLICE_X12Y150 SLICEL internal 45)
		(primitive_site SLICE_X13Y150 SLICEX internal 43)
	)
	(tile 43 25 INT_X10Y152 INT 1
		(primitive_site TIEOFF_X17Y304 TIEOFF internal 3)
	)
	(tile 43 26 CLEXM_X10Y152 CLEXM 2
		(primitive_site SLICE_X14Y150 SLICEM internal 50)
		(primitive_site SLICE_X15Y150 SLICEX internal 43)
	)
	(tile 43 27 INT_X11Y152 INT 1
		(primitive_site TIEOFF_X18Y304 TIEOFF internal 3)
	)
	(tile 43 28 CLEXL_X11Y152 CLEXL 2
		(primitive_site SLICE_X16Y150 SLICEL internal 45)
		(primitive_site SLICE_X17Y150 SLICEX internal 43)
	)
	(tile 43 29 INT_X12Y152 INT 1
		(primitive_site TIEOFF_X19Y304 TIEOFF internal 3)
	)
	(tile 43 30 CLEXM_X12Y152 CLEXM 2
		(primitive_site SLICE_X18Y150 SLICEM internal 50)
		(primitive_site SLICE_X19Y150 SLICEX internal 43)
	)
	(tile 43 31 INT_X13Y152 INT 1
		(primitive_site TIEOFF_X20Y304 TIEOFF internal 3)
	)
	(tile 43 32 CLEXL_X13Y152 CLEXL 2
		(primitive_site SLICE_X20Y150 SLICEL internal 45)
		(primitive_site SLICE_X21Y150 SLICEX internal 43)
	)
	(tile 43 33 INT_BRAM_X14Y152 INT_BRAM 1
		(primitive_site TIEOFF_X21Y304 TIEOFF internal 3)
	)
	(tile 43 34 INT_INTERFACE_X14Y152 INT_INTERFACE 0
	)
	(tile 43 35 BRAMSITE2_X14Y152 BRAMSITE2 3
		(primitive_site RAMB16_X1Y76 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y76 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y77 RAMB8BWER internal 110)
	)
	(tile 43 36 INT_X15Y152 INT 1
		(primitive_site TIEOFF_X22Y304 TIEOFF internal 3)
	)
	(tile 43 37 CLEXM_X15Y152 CLEXM 2
		(primitive_site SLICE_X22Y150 SLICEM internal 50)
		(primitive_site SLICE_X23Y150 SLICEX internal 43)
	)
	(tile 43 38 INT_X16Y152 INT 1
		(primitive_site TIEOFF_X23Y304 TIEOFF internal 3)
	)
	(tile 43 39 CLEXL_X16Y152 CLEXL 2
		(primitive_site SLICE_X24Y150 SLICEL internal 45)
		(primitive_site SLICE_X25Y150 SLICEX internal 43)
	)
	(tile 43 40 INT_X17Y152 INT 1
		(primitive_site TIEOFF_X24Y304 TIEOFF internal 3)
	)
	(tile 43 41 CLEXM_X17Y152 CLEXM 2
		(primitive_site SLICE_X26Y150 SLICEM internal 50)
		(primitive_site SLICE_X27Y150 SLICEX internal 43)
	)
	(tile 43 42 INT_X18Y152 INT 1
		(primitive_site TIEOFF_X25Y304 TIEOFF internal 3)
	)
	(tile 43 43 CLEXL_X18Y152 CLEXL 2
		(primitive_site SLICE_X28Y150 SLICEL internal 45)
		(primitive_site SLICE_X29Y150 SLICEX internal 43)
	)
	(tile 43 44 INT_X19Y152 INT 1
		(primitive_site TIEOFF_X26Y304 TIEOFF internal 3)
	)
	(tile 43 45 CLEXM_X19Y152 CLEXM 2
		(primitive_site SLICE_X30Y150 SLICEM internal 50)
		(primitive_site SLICE_X31Y150 SLICEX internal 43)
	)
	(tile 43 46 IOI_INT_X20Y152 IOI_INT 1
		(primitive_site TIEOFF_X28Y304 TIEOFF internal 3)
	)
	(tile 43 47 INT_INTERFACE_IOI_X20Y152 INT_INTERFACE_IOI 0
	)
	(tile 43 48 CMT_PLL3_TOP_X20Y152 CMT_PLL3_TOP 2
		(primitive_site TIEOFF_X30Y305 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y4 PLL_ADV internal 99)
	)
	(tile 43 49 REG_V_X20Y152 REG_V 0
	)
	(tile 43 50 INT_X21Y152 INT 1
		(primitive_site TIEOFF_X31Y304 TIEOFF internal 3)
	)
	(tile 43 51 CLEXM_X21Y152 CLEXM 2
		(primitive_site SLICE_X34Y150 SLICEM internal 50)
		(primitive_site SLICE_X35Y150 SLICEX internal 43)
	)
	(tile 43 52 INT_X22Y152 INT 1
		(primitive_site TIEOFF_X33Y304 TIEOFF internal 3)
	)
	(tile 43 53 CLEXL_X22Y152 CLEXL 2
		(primitive_site SLICE_X36Y150 SLICEL internal 45)
		(primitive_site SLICE_X37Y150 SLICEX internal 43)
	)
	(tile 43 54 INT_X23Y152 INT 1
		(primitive_site TIEOFF_X35Y304 TIEOFF internal 3)
	)
	(tile 43 55 CLEXM_X23Y152 CLEXM 2
		(primitive_site SLICE_X38Y150 SLICEM internal 50)
		(primitive_site SLICE_X39Y150 SLICEX internal 43)
	)
	(tile 43 56 INT_X24Y152 INT 1
		(primitive_site TIEOFF_X36Y304 TIEOFF internal 3)
	)
	(tile 43 57 CLEXL_X24Y152 CLEXL 2
		(primitive_site SLICE_X40Y150 SLICEL internal 45)
		(primitive_site SLICE_X41Y150 SLICEX internal 43)
	)
	(tile 43 58 INT_X25Y152 INT 1
		(primitive_site TIEOFF_X37Y304 TIEOFF internal 3)
	)
	(tile 43 59 CLEXM_X25Y152 CLEXM 2
		(primitive_site SLICE_X42Y150 SLICEM internal 50)
		(primitive_site SLICE_X43Y150 SLICEX internal 43)
	)
	(tile 43 60 INT_X26Y152 INT 1
		(primitive_site TIEOFF_X38Y304 TIEOFF internal 3)
	)
	(tile 43 61 CLEXL_X26Y152 CLEXL 2
		(primitive_site SLICE_X44Y150 SLICEL internal 45)
		(primitive_site SLICE_X45Y150 SLICEX internal 43)
	)
	(tile 43 62 INT_BRAM_X27Y152 INT_BRAM 1
		(primitive_site TIEOFF_X39Y304 TIEOFF internal 3)
	)
	(tile 43 63 INT_INTERFACE_X27Y152 INT_INTERFACE 0
	)
	(tile 43 64 BRAMSITE2_X27Y152 BRAMSITE2 3
		(primitive_site RAMB16_X2Y76 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y76 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y77 RAMB8BWER internal 110)
	)
	(tile 43 65 INT_X28Y152 INT 1
		(primitive_site TIEOFF_X40Y304 TIEOFF internal 3)
	)
	(tile 43 66 CLEXL_X28Y152 CLEXL 2
		(primitive_site SLICE_X46Y150 SLICEL internal 45)
		(primitive_site SLICE_X47Y150 SLICEX internal 43)
	)
	(tile 43 67 INT_X29Y152 INT 1
		(primitive_site TIEOFF_X41Y304 TIEOFF internal 3)
	)
	(tile 43 68 CLEXM_X29Y152 CLEXM 2
		(primitive_site SLICE_X48Y150 SLICEM internal 50)
		(primitive_site SLICE_X49Y150 SLICEX internal 43)
	)
	(tile 43 69 INT_X30Y152 INT 1
		(primitive_site TIEOFF_X42Y304 TIEOFF internal 3)
	)
	(tile 43 70 CLEXL_X30Y152 CLEXL 2
		(primitive_site SLICE_X50Y150 SLICEL internal 45)
		(primitive_site SLICE_X51Y150 SLICEX internal 43)
	)
	(tile 43 71 INT_X31Y152 INT 1
		(primitive_site TIEOFF_X43Y304 TIEOFF internal 3)
	)
	(tile 43 72 CLEXM_X31Y152 CLEXM 2
		(primitive_site SLICE_X52Y150 SLICEM internal 50)
		(primitive_site SLICE_X53Y150 SLICEX internal 43)
	)
	(tile 43 73 INT_X32Y152 INT 1
		(primitive_site TIEOFF_X44Y304 TIEOFF internal 3)
	)
	(tile 43 74 CLEXL_X32Y152 CLEXL 2
		(primitive_site SLICE_X54Y150 SLICEL internal 45)
		(primitive_site SLICE_X55Y150 SLICEX internal 43)
	)
	(tile 43 75 INT_X33Y152 INT 1
		(primitive_site TIEOFF_X45Y304 TIEOFF internal 3)
	)
	(tile 43 76 INT_INTERFACE_X33Y152 INT_INTERFACE 0
	)
	(tile 43 77 MACCSITE2_X33Y152 MACCSITE2 1
		(primitive_site DSP48_X1Y38 DSP48A1 internal 346)
	)
	(tile 43 78 INT_X34Y152 INT 1
		(primitive_site TIEOFF_X46Y304 TIEOFF internal 3)
	)
	(tile 43 79 CLEXM_X34Y152 CLEXM 2
		(primitive_site SLICE_X56Y150 SLICEM internal 50)
		(primitive_site SLICE_X57Y150 SLICEX internal 43)
	)
	(tile 43 80 INT_X35Y152 INT 1
		(primitive_site TIEOFF_X48Y304 TIEOFF internal 3)
	)
	(tile 43 81 CLEXL_X35Y152 CLEXL 2
		(primitive_site SLICE_X58Y150 SLICEL internal 45)
		(primitive_site SLICE_X59Y150 SLICEX internal 43)
	)
	(tile 43 82 INT_X36Y152 INT 1
		(primitive_site TIEOFF_X50Y304 TIEOFF internal 3)
	)
	(tile 43 83 INT_INTERFACE_X36Y152 INT_INTERFACE 0
	)
	(tile 43 84 MACCSITE2_X36Y152 MACCSITE2 1
		(primitive_site DSP48_X2Y38 DSP48A1 internal 346)
	)
	(tile 43 85 INT_X37Y152 INT 1
		(primitive_site TIEOFF_X51Y304 TIEOFF internal 3)
	)
	(tile 43 86 CLEXM_X37Y152 CLEXM 2
		(primitive_site SLICE_X60Y150 SLICEM internal 50)
		(primitive_site SLICE_X61Y150 SLICEX internal 43)
	)
	(tile 43 87 INT_X38Y152 INT 1
		(primitive_site TIEOFF_X53Y304 TIEOFF internal 3)
	)
	(tile 43 88 CLEXL_X38Y152 CLEXL 2
		(primitive_site SLICE_X62Y150 SLICEL internal 45)
		(primitive_site SLICE_X63Y150 SLICEX internal 43)
	)
	(tile 43 89 INT_BRAM_X39Y152 INT_BRAM 1
		(primitive_site TIEOFF_X55Y304 TIEOFF internal 3)
	)
	(tile 43 90 INT_INTERFACE_X39Y152 INT_INTERFACE 0
	)
	(tile 43 91 BRAMSITE2_X39Y152 BRAMSITE2 3
		(primitive_site RAMB16_X3Y76 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y76 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y77 RAMB8BWER internal 110)
	)
	(tile 43 92 INT_X40Y152 INT 1
		(primitive_site TIEOFF_X56Y304 TIEOFF internal 3)
	)
	(tile 43 93 CLEXM_X40Y152 CLEXM 2
		(primitive_site SLICE_X64Y150 SLICEM internal 50)
		(primitive_site SLICE_X65Y150 SLICEX internal 43)
	)
	(tile 43 94 INT_X41Y152 INT 1
		(primitive_site TIEOFF_X58Y304 TIEOFF internal 3)
	)
	(tile 43 95 CLEXL_X41Y152 CLEXL 2
		(primitive_site SLICE_X66Y150 SLICEL internal 45)
		(primitive_site SLICE_X67Y150 SLICEX internal 43)
	)
	(tile 43 96 INT_X42Y152 INT 1
		(primitive_site TIEOFF_X60Y304 TIEOFF internal 3)
	)
	(tile 43 97 INT_INTERFACE_X42Y152 INT_INTERFACE 0
	)
	(tile 43 98 MCB_MUI0W_X42Y152 MCB_MUI0W 0
	)
	(tile 43 99 IOI_RTERM_X99Y165 IOI_RTERM 0
	)
	(tile 43 100 EMP_RIOB_X42Y152 EMP_RIOB 0
	)
	(tile 44 0 HCLK_IOIL_EMP_X0Y164 HCLK_IOIL_EMP 0
	)
	(tile 44 1 HCLK_IOI_LTERM_X1Y164 HCLK_IOI_LTERM 0
	)
	(tile 44 2 HCLK_IOIL_INT_FOLD_X0Y151 HCLK_IOIL_INT_FOLD 0
	)
	(tile 44 3 HCLK_IOIL_TOP_SPLIT_X0Y151 HCLK_IOIL_TOP_SPLIT 0
	)
	(tile 44 4 MCB_HCLK_X0Y151 MCB_HCLK 0
	)
	(tile 44 5 HCLK_CLB_XL_INT_FOLD_X1Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 6 HCLK_CLB_XL_CLE_FOLD_X1Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 7 HCLK_CLB_XM_INT_FOLD_X2Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 8 HCLK_CLB_XM_CLE_FOLD_X2Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y151 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y151 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 44 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y151 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 44 12 HCLK_CLB_XL_INT_FOLD_X4Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 13 HCLK_CLB_XL_CLE_FOLD_X4Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 14 HCLK_CLB_XM_INT_FOLD_X5Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 15 HCLK_CLB_XM_CLE_FOLD_X5Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 16 HCLK_CLB_XL_INT_FOLD_X6Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 17 HCLK_CLB_XL_CLE_FOLD_X6Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 18 HCLK_CLB_XM_INT_FOLD_X7Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 19 HCLK_CLB_XM_CLE_FOLD_X7Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y151 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y151 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 22 DSP_HCLK_GCLK_FOLD_X8Y151 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 44 23 HCLK_CLB_XL_INT_FOLD_X9Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 24 HCLK_CLB_XL_CLE_FOLD_X9Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 25 HCLK_CLB_XM_INT_FOLD_X10Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 26 HCLK_CLB_XM_CLE_FOLD_X10Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 27 HCLK_CLB_XL_INT_FOLD_X11Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 28 HCLK_CLB_XL_CLE_FOLD_X11Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 29 HCLK_CLB_XM_INT_FOLD_X12Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 30 HCLK_CLB_XM_CLE_FOLD_X12Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 31 HCLK_CLB_XL_INT_FOLD_X13Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 32 HCLK_CLB_XL_CLE_FOLD_X13Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y151 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y151 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 44 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y151 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 44 36 HCLK_CLB_XM_INT_FOLD_X15Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 37 HCLK_CLB_XM_CLE_FOLD_X15Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 38 HCLK_CLB_XL_INT_FOLD_X16Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 39 HCLK_CLB_XL_CLE_FOLD_X16Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 40 HCLK_CLB_XM_INT_FOLD_X17Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 41 HCLK_CLB_XM_CLE_FOLD_X17Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 42 HCLK_CLB_XL_INT_FOLD_X18Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 43 HCLK_CLB_XL_CLE_FOLD_X18Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 44 HCLK_CLB_XM_INT_FOLD_X19Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 45 HCLK_CLB_XM_CLE_FOLD_X19Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 46 HCLK_CLB_XL_INT_FOLD_X20Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 47 HCLK_CLB_XL_CLE_FOLD_X20Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 48 NULL_X48Y164 NULL 0
	)
	(tile 44 49 REG_V_HCLK_X48Y164 REG_V_HCLK 32
		(primitive_site BUFH_X0Y319 BUFH internal 2)
		(primitive_site BUFH_X0Y318 BUFH internal 2)
		(primitive_site BUFH_X0Y317 BUFH internal 2)
		(primitive_site BUFH_X0Y316 BUFH internal 2)
		(primitive_site BUFH_X0Y315 BUFH internal 2)
		(primitive_site BUFH_X0Y314 BUFH internal 2)
		(primitive_site BUFH_X0Y313 BUFH internal 2)
		(primitive_site BUFH_X0Y312 BUFH internal 2)
		(primitive_site BUFH_X0Y311 BUFH internal 2)
		(primitive_site BUFH_X0Y310 BUFH internal 2)
		(primitive_site BUFH_X0Y309 BUFH internal 2)
		(primitive_site BUFH_X0Y308 BUFH internal 2)
		(primitive_site BUFH_X0Y307 BUFH internal 2)
		(primitive_site BUFH_X0Y306 BUFH internal 2)
		(primitive_site BUFH_X0Y305 BUFH internal 2)
		(primitive_site BUFH_X0Y304 BUFH internal 2)
		(primitive_site BUFH_X3Y303 BUFH internal 2)
		(primitive_site BUFH_X3Y302 BUFH internal 2)
		(primitive_site BUFH_X3Y301 BUFH internal 2)
		(primitive_site BUFH_X3Y300 BUFH internal 2)
		(primitive_site BUFH_X3Y299 BUFH internal 2)
		(primitive_site BUFH_X3Y298 BUFH internal 2)
		(primitive_site BUFH_X3Y297 BUFH internal 2)
		(primitive_site BUFH_X3Y296 BUFH internal 2)
		(primitive_site BUFH_X3Y295 BUFH internal 2)
		(primitive_site BUFH_X3Y294 BUFH internal 2)
		(primitive_site BUFH_X3Y293 BUFH internal 2)
		(primitive_site BUFH_X3Y292 BUFH internal 2)
		(primitive_site BUFH_X3Y291 BUFH internal 2)
		(primitive_site BUFH_X3Y290 BUFH internal 2)
		(primitive_site BUFH_X3Y289 BUFH internal 2)
		(primitive_site BUFH_X3Y288 BUFH internal 2)
	)
	(tile 44 50 HCLK_CLB_XM_INT_FOLD_X21Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 51 HCLK_CLB_XM_CLE_FOLD_X21Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 52 HCLK_CLB_XL_INT_FOLD_X22Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 53 HCLK_CLB_XL_CLE_FOLD_X22Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 54 HCLK_CLB_XM_INT_FOLD_X23Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 55 HCLK_CLB_XM_CLE_FOLD_X23Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 56 HCLK_CLB_XL_INT_FOLD_X24Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 57 HCLK_CLB_XL_CLE_FOLD_X24Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 58 HCLK_CLB_XM_INT_FOLD_X25Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 59 HCLK_CLB_XM_CLE_FOLD_X25Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 60 HCLK_CLB_XL_INT_FOLD_X26Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 61 HCLK_CLB_XL_CLE_FOLD_X26Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y151 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y151 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 44 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y151 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 44 65 HCLK_CLB_XL_INT_FOLD_X28Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 66 HCLK_CLB_XL_CLE_FOLD_X28Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 67 HCLK_CLB_XM_INT_FOLD_X29Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 68 HCLK_CLB_XM_CLE_FOLD_X29Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 69 HCLK_CLB_XL_INT_FOLD_X30Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 70 HCLK_CLB_XL_CLE_FOLD_X30Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 71 HCLK_CLB_XM_INT_FOLD_X31Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 72 HCLK_CLB_XM_CLE_FOLD_X31Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 73 HCLK_CLB_XL_INT_FOLD_X32Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 74 HCLK_CLB_XL_CLE_FOLD_X32Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y151 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y151 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 77 DSP_HCLK_GCLK_FOLD_X33Y151 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 44 78 HCLK_CLB_XM_INT_FOLD_X34Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 79 HCLK_CLB_XM_CLE_FOLD_X34Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 80 HCLK_CLB_XL_INT_FOLD_X35Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 81 HCLK_CLB_XL_CLE_FOLD_X35Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y151 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y151 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 84 DSP_HCLK_GCLK_NOFOLD_X36Y151 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 44 85 HCLK_CLB_XM_INT_FOLD_X37Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 86 HCLK_CLB_XM_CLE_FOLD_X37Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 87 HCLK_CLB_XL_INT_FOLD_X38Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 88 HCLK_CLB_XL_CLE_FOLD_X38Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y151 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 44 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y151 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 44 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y151 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 44 92 HCLK_CLB_XM_INT_FOLD_X40Y151 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 44 93 HCLK_CLB_XM_CLE_FOLD_X40Y151 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 44 94 HCLK_CLB_XL_INT_FOLD_X41Y151 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 44 95 HCLK_CLB_XL_CLE_FOLD_X41Y151 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 44 96 HCLK_IOIR_INT_FOLD_X42Y151 HCLK_IOIR_INT_FOLD 0
	)
	(tile 44 97 HCLK_IOIR_TOP_SPLIT_X42Y151 HCLK_IOIR_TOP_SPLIT 0
	)
	(tile 44 98 MCB_HCLK_X42Y151 MCB_HCLK 0
	)
	(tile 44 99 HCLK_IOI_RTERM_X99Y164 HCLK_IOI_RTERM 0
	)
	(tile 44 100 HCLK_IOIR_EMP_X99Y164 HCLK_IOIR_EMP 0
	)
	(tile 45 0 LIOB_X0Y151 LIOB 2
		(primitive_site PAD389 IOBM unbonded 8)
		(primitive_site PAD390 IOBS unbonded 8)
	)
	(tile 45 1 IOI_LTERM_X1Y163 IOI_LTERM 0
	)
	(tile 45 2 LIOI_INT_X0Y151 LIOI_INT 1
		(primitive_site TIEOFF_X0Y302 TIEOFF internal 3)
	)
	(tile 45 3 LIOI_X0Y151 LIOI 7
		(primitive_site OLOGIC_X0Y134 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y134 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y134 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y135 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y135 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y135 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y302 TIEOFF internal 3)
	)
	(tile 45 4 MCB_INT_BOT_X0Y151 MCB_INT_BOT 0
	)
	(tile 45 5 INT_X1Y151 INT 1
		(primitive_site TIEOFF_X2Y302 TIEOFF internal 3)
	)
	(tile 45 6 CLEXL_X1Y151 CLEXL 2
		(primitive_site SLICE_X0Y149 SLICEL internal 45)
		(primitive_site SLICE_X1Y149 SLICEX internal 43)
	)
	(tile 45 7 INT_X2Y151 INT 1
		(primitive_site TIEOFF_X4Y302 TIEOFF internal 3)
	)
	(tile 45 8 CLEXM_X2Y151 CLEXM 2
		(primitive_site SLICE_X2Y149 SLICEM internal 50)
		(primitive_site SLICE_X3Y149 SLICEX internal 43)
	)
	(tile 45 9 INT_BRAM_X3Y151 INT_BRAM 1
		(primitive_site TIEOFF_X6Y302 TIEOFF internal 3)
	)
	(tile 45 10 INT_INTERFACE_X3Y151 INT_INTERFACE 0
	)
	(tile 45 11 NULL_X11Y163 NULL 0
	)
	(tile 45 12 INT_X4Y151 INT 1
		(primitive_site TIEOFF_X7Y302 TIEOFF internal 3)
	)
	(tile 45 13 CLEXL_X4Y151 CLEXL 2
		(primitive_site SLICE_X4Y149 SLICEL internal 45)
		(primitive_site SLICE_X5Y149 SLICEX internal 43)
	)
	(tile 45 14 INT_X5Y151 INT 1
		(primitive_site TIEOFF_X9Y302 TIEOFF internal 3)
	)
	(tile 45 15 CLEXM_X5Y151 CLEXM 2
		(primitive_site SLICE_X6Y149 SLICEM internal 50)
		(primitive_site SLICE_X7Y149 SLICEX internal 43)
	)
	(tile 45 16 INT_X6Y151 INT 1
		(primitive_site TIEOFF_X11Y302 TIEOFF internal 3)
	)
	(tile 45 17 CLEXL_X6Y151 CLEXL 2
		(primitive_site SLICE_X8Y149 SLICEL internal 45)
		(primitive_site SLICE_X9Y149 SLICEX internal 43)
	)
	(tile 45 18 INT_X7Y151 INT 1
		(primitive_site TIEOFF_X13Y302 TIEOFF internal 3)
	)
	(tile 45 19 CLEXM_X7Y151 CLEXM 2
		(primitive_site SLICE_X10Y149 SLICEM internal 50)
		(primitive_site SLICE_X11Y149 SLICEX internal 43)
	)
	(tile 45 20 INT_X8Y151 INT 1
		(primitive_site TIEOFF_X15Y302 TIEOFF internal 3)
	)
	(tile 45 21 INT_INTERFACE_X8Y151 INT_INTERFACE 0
	)
	(tile 45 22 NULL_X22Y163 NULL 0
	)
	(tile 45 23 INT_X9Y151 INT 1
		(primitive_site TIEOFF_X16Y302 TIEOFF internal 3)
	)
	(tile 45 24 CLEXL_X9Y151 CLEXL 2
		(primitive_site SLICE_X12Y149 SLICEL internal 45)
		(primitive_site SLICE_X13Y149 SLICEX internal 43)
	)
	(tile 45 25 INT_X10Y151 INT 1
		(primitive_site TIEOFF_X17Y302 TIEOFF internal 3)
	)
	(tile 45 26 CLEXM_X10Y151 CLEXM 2
		(primitive_site SLICE_X14Y149 SLICEM internal 50)
		(primitive_site SLICE_X15Y149 SLICEX internal 43)
	)
	(tile 45 27 INT_X11Y151 INT 1
		(primitive_site TIEOFF_X18Y302 TIEOFF internal 3)
	)
	(tile 45 28 CLEXL_X11Y151 CLEXL 2
		(primitive_site SLICE_X16Y149 SLICEL internal 45)
		(primitive_site SLICE_X17Y149 SLICEX internal 43)
	)
	(tile 45 29 INT_X12Y151 INT 1
		(primitive_site TIEOFF_X19Y302 TIEOFF internal 3)
	)
	(tile 45 30 CLEXM_X12Y151 CLEXM 2
		(primitive_site SLICE_X18Y149 SLICEM internal 50)
		(primitive_site SLICE_X19Y149 SLICEX internal 43)
	)
	(tile 45 31 INT_X13Y151 INT 1
		(primitive_site TIEOFF_X20Y302 TIEOFF internal 3)
	)
	(tile 45 32 CLEXL_X13Y151 CLEXL 2
		(primitive_site SLICE_X20Y149 SLICEL internal 45)
		(primitive_site SLICE_X21Y149 SLICEX internal 43)
	)
	(tile 45 33 INT_BRAM_X14Y151 INT_BRAM 1
		(primitive_site TIEOFF_X21Y302 TIEOFF internal 3)
	)
	(tile 45 34 INT_INTERFACE_X14Y151 INT_INTERFACE 0
	)
	(tile 45 35 NULL_X35Y163 NULL 0
	)
	(tile 45 36 INT_X15Y151 INT 1
		(primitive_site TIEOFF_X22Y302 TIEOFF internal 3)
	)
	(tile 45 37 CLEXM_X15Y151 CLEXM 2
		(primitive_site SLICE_X22Y149 SLICEM internal 50)
		(primitive_site SLICE_X23Y149 SLICEX internal 43)
	)
	(tile 45 38 INT_X16Y151 INT 1
		(primitive_site TIEOFF_X23Y302 TIEOFF internal 3)
	)
	(tile 45 39 CLEXL_X16Y151 CLEXL 2
		(primitive_site SLICE_X24Y149 SLICEL internal 45)
		(primitive_site SLICE_X25Y149 SLICEX internal 43)
	)
	(tile 45 40 INT_X17Y151 INT 1
		(primitive_site TIEOFF_X24Y302 TIEOFF internal 3)
	)
	(tile 45 41 CLEXM_X17Y151 CLEXM 2
		(primitive_site SLICE_X26Y149 SLICEM internal 50)
		(primitive_site SLICE_X27Y149 SLICEX internal 43)
	)
	(tile 45 42 INT_X18Y151 INT 1
		(primitive_site TIEOFF_X25Y302 TIEOFF internal 3)
	)
	(tile 45 43 CLEXL_X18Y151 CLEXL 2
		(primitive_site SLICE_X28Y149 SLICEL internal 45)
		(primitive_site SLICE_X29Y149 SLICEX internal 43)
	)
	(tile 45 44 INT_X19Y151 INT 1
		(primitive_site TIEOFF_X26Y302 TIEOFF internal 3)
	)
	(tile 45 45 CLEXM_X19Y151 CLEXM 2
		(primitive_site SLICE_X30Y149 SLICEM internal 50)
		(primitive_site SLICE_X31Y149 SLICEX internal 43)
	)
	(tile 45 46 INT_X20Y151 INT 1
		(primitive_site TIEOFF_X28Y302 TIEOFF internal 3)
	)
	(tile 45 47 INT_INTERFACE_CARRY_X20Y151 INT_INTERFACE_CARRY 0
	)
	(tile 45 48 NULL_X48Y163 NULL 0
	)
	(tile 45 49 REG_V_MEMB_TOP_X20Y151 REG_V_MEMB_TOP 0
	)
	(tile 45 50 INT_X21Y151 INT 1
		(primitive_site TIEOFF_X31Y302 TIEOFF internal 3)
	)
	(tile 45 51 CLEXM_X21Y151 CLEXM 2
		(primitive_site SLICE_X34Y149 SLICEM internal 50)
		(primitive_site SLICE_X35Y149 SLICEX internal 43)
	)
	(tile 45 52 INT_X22Y151 INT 1
		(primitive_site TIEOFF_X33Y302 TIEOFF internal 3)
	)
	(tile 45 53 CLEXL_X22Y151 CLEXL 2
		(primitive_site SLICE_X36Y149 SLICEL internal 45)
		(primitive_site SLICE_X37Y149 SLICEX internal 43)
	)
	(tile 45 54 INT_X23Y151 INT 1
		(primitive_site TIEOFF_X35Y302 TIEOFF internal 3)
	)
	(tile 45 55 CLEXM_X23Y151 CLEXM 2
		(primitive_site SLICE_X38Y149 SLICEM internal 50)
		(primitive_site SLICE_X39Y149 SLICEX internal 43)
	)
	(tile 45 56 INT_X24Y151 INT 1
		(primitive_site TIEOFF_X36Y302 TIEOFF internal 3)
	)
	(tile 45 57 CLEXL_X24Y151 CLEXL 2
		(primitive_site SLICE_X40Y149 SLICEL internal 45)
		(primitive_site SLICE_X41Y149 SLICEX internal 43)
	)
	(tile 45 58 INT_X25Y151 INT 1
		(primitive_site TIEOFF_X37Y302 TIEOFF internal 3)
	)
	(tile 45 59 CLEXM_X25Y151 CLEXM 2
		(primitive_site SLICE_X42Y149 SLICEM internal 50)
		(primitive_site SLICE_X43Y149 SLICEX internal 43)
	)
	(tile 45 60 INT_X26Y151 INT 1
		(primitive_site TIEOFF_X38Y302 TIEOFF internal 3)
	)
	(tile 45 61 CLEXL_X26Y151 CLEXL 2
		(primitive_site SLICE_X44Y149 SLICEL internal 45)
		(primitive_site SLICE_X45Y149 SLICEX internal 43)
	)
	(tile 45 62 INT_BRAM_X27Y151 INT_BRAM 1
		(primitive_site TIEOFF_X39Y302 TIEOFF internal 3)
	)
	(tile 45 63 INT_INTERFACE_X27Y151 INT_INTERFACE 0
	)
	(tile 45 64 NULL_X64Y163 NULL 0
	)
	(tile 45 65 INT_X28Y151 INT 1
		(primitive_site TIEOFF_X40Y302 TIEOFF internal 3)
	)
	(tile 45 66 CLEXL_X28Y151 CLEXL 2
		(primitive_site SLICE_X46Y149 SLICEL internal 45)
		(primitive_site SLICE_X47Y149 SLICEX internal 43)
	)
	(tile 45 67 INT_X29Y151 INT 1
		(primitive_site TIEOFF_X41Y302 TIEOFF internal 3)
	)
	(tile 45 68 CLEXM_X29Y151 CLEXM 2
		(primitive_site SLICE_X48Y149 SLICEM internal 50)
		(primitive_site SLICE_X49Y149 SLICEX internal 43)
	)
	(tile 45 69 INT_X30Y151 INT 1
		(primitive_site TIEOFF_X42Y302 TIEOFF internal 3)
	)
	(tile 45 70 CLEXL_X30Y151 CLEXL 2
		(primitive_site SLICE_X50Y149 SLICEL internal 45)
		(primitive_site SLICE_X51Y149 SLICEX internal 43)
	)
	(tile 45 71 INT_X31Y151 INT 1
		(primitive_site TIEOFF_X43Y302 TIEOFF internal 3)
	)
	(tile 45 72 CLEXM_X31Y151 CLEXM 2
		(primitive_site SLICE_X52Y149 SLICEM internal 50)
		(primitive_site SLICE_X53Y149 SLICEX internal 43)
	)
	(tile 45 73 INT_X32Y151 INT 1
		(primitive_site TIEOFF_X44Y302 TIEOFF internal 3)
	)
	(tile 45 74 CLEXL_X32Y151 CLEXL 2
		(primitive_site SLICE_X54Y149 SLICEL internal 45)
		(primitive_site SLICE_X55Y149 SLICEX internal 43)
	)
	(tile 45 75 INT_X33Y151 INT 1
		(primitive_site TIEOFF_X45Y302 TIEOFF internal 3)
	)
	(tile 45 76 INT_INTERFACE_X33Y151 INT_INTERFACE 0
	)
	(tile 45 77 NULL_X77Y163 NULL 0
	)
	(tile 45 78 INT_X34Y151 INT 1
		(primitive_site TIEOFF_X46Y302 TIEOFF internal 3)
	)
	(tile 45 79 CLEXM_X34Y151 CLEXM 2
		(primitive_site SLICE_X56Y149 SLICEM internal 50)
		(primitive_site SLICE_X57Y149 SLICEX internal 43)
	)
	(tile 45 80 INT_X35Y151 INT 1
		(primitive_site TIEOFF_X48Y302 TIEOFF internal 3)
	)
	(tile 45 81 CLEXL_X35Y151 CLEXL 2
		(primitive_site SLICE_X58Y149 SLICEL internal 45)
		(primitive_site SLICE_X59Y149 SLICEX internal 43)
	)
	(tile 45 82 INT_X36Y151 INT 1
		(primitive_site TIEOFF_X50Y302 TIEOFF internal 3)
	)
	(tile 45 83 INT_INTERFACE_X36Y151 INT_INTERFACE 0
	)
	(tile 45 84 NULL_X84Y163 NULL 0
	)
	(tile 45 85 INT_X37Y151 INT 1
		(primitive_site TIEOFF_X51Y302 TIEOFF internal 3)
	)
	(tile 45 86 CLEXM_X37Y151 CLEXM 2
		(primitive_site SLICE_X60Y149 SLICEM internal 50)
		(primitive_site SLICE_X61Y149 SLICEX internal 43)
	)
	(tile 45 87 INT_X38Y151 INT 1
		(primitive_site TIEOFF_X53Y302 TIEOFF internal 3)
	)
	(tile 45 88 CLEXL_X38Y151 CLEXL 2
		(primitive_site SLICE_X62Y149 SLICEL internal 45)
		(primitive_site SLICE_X63Y149 SLICEX internal 43)
	)
	(tile 45 89 INT_BRAM_X39Y151 INT_BRAM 1
		(primitive_site TIEOFF_X55Y302 TIEOFF internal 3)
	)
	(tile 45 90 INT_INTERFACE_X39Y151 INT_INTERFACE 0
	)
	(tile 45 91 NULL_X91Y163 NULL 0
	)
	(tile 45 92 INT_X40Y151 INT 1
		(primitive_site TIEOFF_X56Y302 TIEOFF internal 3)
	)
	(tile 45 93 CLEXM_X40Y151 CLEXM 2
		(primitive_site SLICE_X64Y149 SLICEM internal 50)
		(primitive_site SLICE_X65Y149 SLICEX internal 43)
	)
	(tile 45 94 INT_X41Y151 INT 1
		(primitive_site TIEOFF_X58Y302 TIEOFF internal 3)
	)
	(tile 45 95 CLEXL_X41Y151 CLEXL 2
		(primitive_site SLICE_X66Y149 SLICEL internal 45)
		(primitive_site SLICE_X67Y149 SLICEX internal 43)
	)
	(tile 45 96 IOI_INT_X42Y151 IOI_INT 1
		(primitive_site TIEOFF_X60Y302 TIEOFF internal 3)
	)
	(tile 45 97 RIOI_X42Y151 RIOI 7
		(primitive_site OLOGIC_X17Y134 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y134 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y134 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y135 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y135 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y135 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y302 TIEOFF internal 3)
	)
	(tile 45 98 MCB_INT_BOT_X42Y151 MCB_INT_BOT 0
	)
	(tile 45 99 IOI_RTERM_X99Y163 IOI_RTERM 0
	)
	(tile 45 100 RIOB_X42Y151 RIOB 2
		(primitive_site G13 IOBS bonded 8)
		(primitive_site H12 IOBM bonded 8)
	)
	(tile 46 0 EMP_LIOB_X0Y162 EMP_LIOB 0
	)
	(tile 46 1 IOI_LTERM_X1Y162 IOI_LTERM 0
	)
	(tile 46 2 INT_X0Y150 INT 1
		(primitive_site TIEOFF_X0Y300 TIEOFF internal 3)
	)
	(tile 46 3 INT_INTERFACE_X0Y150 INT_INTERFACE 0
	)
	(tile 46 4 NULL_X4Y162 NULL 0
	)
	(tile 46 5 INT_X1Y150 INT 1
		(primitive_site TIEOFF_X2Y300 TIEOFF internal 3)
	)
	(tile 46 6 CLEXL_X1Y150 CLEXL 2
		(primitive_site SLICE_X0Y148 SLICEL internal 45)
		(primitive_site SLICE_X1Y148 SLICEX internal 43)
	)
	(tile 46 7 INT_X2Y150 INT 1
		(primitive_site TIEOFF_X4Y300 TIEOFF internal 3)
	)
	(tile 46 8 CLEXM_X2Y150 CLEXM 2
		(primitive_site SLICE_X2Y148 SLICEM internal 50)
		(primitive_site SLICE_X3Y148 SLICEX internal 43)
	)
	(tile 46 9 INT_BRAM_X3Y150 INT_BRAM 1
		(primitive_site TIEOFF_X6Y300 TIEOFF internal 3)
	)
	(tile 46 10 INT_INTERFACE_X3Y150 INT_INTERFACE 0
	)
	(tile 46 11 NULL_X11Y162 NULL 0
	)
	(tile 46 12 INT_X4Y150 INT 1
		(primitive_site TIEOFF_X7Y300 TIEOFF internal 3)
	)
	(tile 46 13 CLEXL_X4Y150 CLEXL 2
		(primitive_site SLICE_X4Y148 SLICEL internal 45)
		(primitive_site SLICE_X5Y148 SLICEX internal 43)
	)
	(tile 46 14 INT_X5Y150 INT 1
		(primitive_site TIEOFF_X9Y300 TIEOFF internal 3)
	)
	(tile 46 15 CLEXM_X5Y150 CLEXM 2
		(primitive_site SLICE_X6Y148 SLICEM internal 50)
		(primitive_site SLICE_X7Y148 SLICEX internal 43)
	)
	(tile 46 16 INT_X6Y150 INT 1
		(primitive_site TIEOFF_X11Y300 TIEOFF internal 3)
	)
	(tile 46 17 CLEXL_X6Y150 CLEXL 2
		(primitive_site SLICE_X8Y148 SLICEL internal 45)
		(primitive_site SLICE_X9Y148 SLICEX internal 43)
	)
	(tile 46 18 INT_X7Y150 INT 1
		(primitive_site TIEOFF_X13Y300 TIEOFF internal 3)
	)
	(tile 46 19 CLEXM_X7Y150 CLEXM 2
		(primitive_site SLICE_X10Y148 SLICEM internal 50)
		(primitive_site SLICE_X11Y148 SLICEX internal 43)
	)
	(tile 46 20 INT_X8Y150 INT 1
		(primitive_site TIEOFF_X15Y300 TIEOFF internal 3)
	)
	(tile 46 21 INT_INTERFACE_X8Y150 INT_INTERFACE 0
	)
	(tile 46 22 NULL_X22Y162 NULL 0
	)
	(tile 46 23 INT_X9Y150 INT 1
		(primitive_site TIEOFF_X16Y300 TIEOFF internal 3)
	)
	(tile 46 24 CLEXL_X9Y150 CLEXL 2
		(primitive_site SLICE_X12Y148 SLICEL internal 45)
		(primitive_site SLICE_X13Y148 SLICEX internal 43)
	)
	(tile 46 25 INT_X10Y150 INT 1
		(primitive_site TIEOFF_X17Y300 TIEOFF internal 3)
	)
	(tile 46 26 CLEXM_X10Y150 CLEXM 2
		(primitive_site SLICE_X14Y148 SLICEM internal 50)
		(primitive_site SLICE_X15Y148 SLICEX internal 43)
	)
	(tile 46 27 INT_X11Y150 INT 1
		(primitive_site TIEOFF_X18Y300 TIEOFF internal 3)
	)
	(tile 46 28 CLEXL_X11Y150 CLEXL 2
		(primitive_site SLICE_X16Y148 SLICEL internal 45)
		(primitive_site SLICE_X17Y148 SLICEX internal 43)
	)
	(tile 46 29 INT_X12Y150 INT 1
		(primitive_site TIEOFF_X19Y300 TIEOFF internal 3)
	)
	(tile 46 30 CLEXM_X12Y150 CLEXM 2
		(primitive_site SLICE_X18Y148 SLICEM internal 50)
		(primitive_site SLICE_X19Y148 SLICEX internal 43)
	)
	(tile 46 31 INT_X13Y150 INT 1
		(primitive_site TIEOFF_X20Y300 TIEOFF internal 3)
	)
	(tile 46 32 CLEXL_X13Y150 CLEXL 2
		(primitive_site SLICE_X20Y148 SLICEL internal 45)
		(primitive_site SLICE_X21Y148 SLICEX internal 43)
	)
	(tile 46 33 INT_BRAM_X14Y150 INT_BRAM 1
		(primitive_site TIEOFF_X21Y300 TIEOFF internal 3)
	)
	(tile 46 34 INT_INTERFACE_X14Y150 INT_INTERFACE 0
	)
	(tile 46 35 NULL_X35Y162 NULL 0
	)
	(tile 46 36 INT_X15Y150 INT 1
		(primitive_site TIEOFF_X22Y300 TIEOFF internal 3)
	)
	(tile 46 37 CLEXM_X15Y150 CLEXM 2
		(primitive_site SLICE_X22Y148 SLICEM internal 50)
		(primitive_site SLICE_X23Y148 SLICEX internal 43)
	)
	(tile 46 38 INT_X16Y150 INT 1
		(primitive_site TIEOFF_X23Y300 TIEOFF internal 3)
	)
	(tile 46 39 CLEXL_X16Y150 CLEXL 2
		(primitive_site SLICE_X24Y148 SLICEL internal 45)
		(primitive_site SLICE_X25Y148 SLICEX internal 43)
	)
	(tile 46 40 INT_X17Y150 INT 1
		(primitive_site TIEOFF_X24Y300 TIEOFF internal 3)
	)
	(tile 46 41 CLEXM_X17Y150 CLEXM 2
		(primitive_site SLICE_X26Y148 SLICEM internal 50)
		(primitive_site SLICE_X27Y148 SLICEX internal 43)
	)
	(tile 46 42 INT_X18Y150 INT 1
		(primitive_site TIEOFF_X25Y300 TIEOFF internal 3)
	)
	(tile 46 43 CLEXL_X18Y150 CLEXL 2
		(primitive_site SLICE_X28Y148 SLICEL internal 45)
		(primitive_site SLICE_X29Y148 SLICEX internal 43)
	)
	(tile 46 44 INT_X19Y150 INT 1
		(primitive_site TIEOFF_X26Y300 TIEOFF internal 3)
	)
	(tile 46 45 CLEXM_X19Y150 CLEXM 2
		(primitive_site SLICE_X30Y148 SLICEM internal 50)
		(primitive_site SLICE_X31Y148 SLICEX internal 43)
	)
	(tile 46 46 INT_X20Y150 INT 1
		(primitive_site TIEOFF_X28Y300 TIEOFF internal 3)
	)
	(tile 46 47 CLEXL_X20Y150 CLEXL 2
		(primitive_site SLICE_X32Y148 SLICEL internal 45)
		(primitive_site SLICE_X33Y148 SLICEX internal 43)
	)
	(tile 46 48 NULL_X48Y162 NULL 0
	)
	(tile 46 49 REG_V_X20Y150 REG_V 0
	)
	(tile 46 50 INT_X21Y150 INT 1
		(primitive_site TIEOFF_X31Y300 TIEOFF internal 3)
	)
	(tile 46 51 CLEXM_X21Y150 CLEXM 2
		(primitive_site SLICE_X34Y148 SLICEM internal 50)
		(primitive_site SLICE_X35Y148 SLICEX internal 43)
	)
	(tile 46 52 INT_X22Y150 INT 1
		(primitive_site TIEOFF_X33Y300 TIEOFF internal 3)
	)
	(tile 46 53 CLEXL_X22Y150 CLEXL 2
		(primitive_site SLICE_X36Y148 SLICEL internal 45)
		(primitive_site SLICE_X37Y148 SLICEX internal 43)
	)
	(tile 46 54 INT_X23Y150 INT 1
		(primitive_site TIEOFF_X35Y300 TIEOFF internal 3)
	)
	(tile 46 55 CLEXM_X23Y150 CLEXM 2
		(primitive_site SLICE_X38Y148 SLICEM internal 50)
		(primitive_site SLICE_X39Y148 SLICEX internal 43)
	)
	(tile 46 56 INT_X24Y150 INT 1
		(primitive_site TIEOFF_X36Y300 TIEOFF internal 3)
	)
	(tile 46 57 CLEXL_X24Y150 CLEXL 2
		(primitive_site SLICE_X40Y148 SLICEL internal 45)
		(primitive_site SLICE_X41Y148 SLICEX internal 43)
	)
	(tile 46 58 INT_X25Y150 INT 1
		(primitive_site TIEOFF_X37Y300 TIEOFF internal 3)
	)
	(tile 46 59 CLEXM_X25Y150 CLEXM 2
		(primitive_site SLICE_X42Y148 SLICEM internal 50)
		(primitive_site SLICE_X43Y148 SLICEX internal 43)
	)
	(tile 46 60 INT_X26Y150 INT 1
		(primitive_site TIEOFF_X38Y300 TIEOFF internal 3)
	)
	(tile 46 61 CLEXL_X26Y150 CLEXL 2
		(primitive_site SLICE_X44Y148 SLICEL internal 45)
		(primitive_site SLICE_X45Y148 SLICEX internal 43)
	)
	(tile 46 62 INT_BRAM_X27Y150 INT_BRAM 1
		(primitive_site TIEOFF_X39Y300 TIEOFF internal 3)
	)
	(tile 46 63 INT_INTERFACE_X27Y150 INT_INTERFACE 0
	)
	(tile 46 64 NULL_X64Y162 NULL 0
	)
	(tile 46 65 INT_X28Y150 INT 1
		(primitive_site TIEOFF_X40Y300 TIEOFF internal 3)
	)
	(tile 46 66 CLEXL_X28Y150 CLEXL 2
		(primitive_site SLICE_X46Y148 SLICEL internal 45)
		(primitive_site SLICE_X47Y148 SLICEX internal 43)
	)
	(tile 46 67 INT_X29Y150 INT 1
		(primitive_site TIEOFF_X41Y300 TIEOFF internal 3)
	)
	(tile 46 68 CLEXM_X29Y150 CLEXM 2
		(primitive_site SLICE_X48Y148 SLICEM internal 50)
		(primitive_site SLICE_X49Y148 SLICEX internal 43)
	)
	(tile 46 69 INT_X30Y150 INT 1
		(primitive_site TIEOFF_X42Y300 TIEOFF internal 3)
	)
	(tile 46 70 CLEXL_X30Y150 CLEXL 2
		(primitive_site SLICE_X50Y148 SLICEL internal 45)
		(primitive_site SLICE_X51Y148 SLICEX internal 43)
	)
	(tile 46 71 INT_X31Y150 INT 1
		(primitive_site TIEOFF_X43Y300 TIEOFF internal 3)
	)
	(tile 46 72 CLEXM_X31Y150 CLEXM 2
		(primitive_site SLICE_X52Y148 SLICEM internal 50)
		(primitive_site SLICE_X53Y148 SLICEX internal 43)
	)
	(tile 46 73 INT_X32Y150 INT 1
		(primitive_site TIEOFF_X44Y300 TIEOFF internal 3)
	)
	(tile 46 74 CLEXL_X32Y150 CLEXL 2
		(primitive_site SLICE_X54Y148 SLICEL internal 45)
		(primitive_site SLICE_X55Y148 SLICEX internal 43)
	)
	(tile 46 75 INT_X33Y150 INT 1
		(primitive_site TIEOFF_X45Y300 TIEOFF internal 3)
	)
	(tile 46 76 INT_INTERFACE_X33Y150 INT_INTERFACE 0
	)
	(tile 46 77 NULL_X77Y162 NULL 0
	)
	(tile 46 78 INT_X34Y150 INT 1
		(primitive_site TIEOFF_X46Y300 TIEOFF internal 3)
	)
	(tile 46 79 CLEXM_X34Y150 CLEXM 2
		(primitive_site SLICE_X56Y148 SLICEM internal 50)
		(primitive_site SLICE_X57Y148 SLICEX internal 43)
	)
	(tile 46 80 INT_X35Y150 INT 1
		(primitive_site TIEOFF_X48Y300 TIEOFF internal 3)
	)
	(tile 46 81 CLEXL_X35Y150 CLEXL 2
		(primitive_site SLICE_X58Y148 SLICEL internal 45)
		(primitive_site SLICE_X59Y148 SLICEX internal 43)
	)
	(tile 46 82 INT_X36Y150 INT 1
		(primitive_site TIEOFF_X50Y300 TIEOFF internal 3)
	)
	(tile 46 83 INT_INTERFACE_X36Y150 INT_INTERFACE 0
	)
	(tile 46 84 NULL_X84Y162 NULL 0
	)
	(tile 46 85 INT_X37Y150 INT 1
		(primitive_site TIEOFF_X51Y300 TIEOFF internal 3)
	)
	(tile 46 86 CLEXM_X37Y150 CLEXM 2
		(primitive_site SLICE_X60Y148 SLICEM internal 50)
		(primitive_site SLICE_X61Y148 SLICEX internal 43)
	)
	(tile 46 87 INT_X38Y150 INT 1
		(primitive_site TIEOFF_X53Y300 TIEOFF internal 3)
	)
	(tile 46 88 CLEXL_X38Y150 CLEXL 2
		(primitive_site SLICE_X62Y148 SLICEL internal 45)
		(primitive_site SLICE_X63Y148 SLICEX internal 43)
	)
	(tile 46 89 INT_BRAM_X39Y150 INT_BRAM 1
		(primitive_site TIEOFF_X55Y300 TIEOFF internal 3)
	)
	(tile 46 90 INT_INTERFACE_X39Y150 INT_INTERFACE 0
	)
	(tile 46 91 NULL_X91Y162 NULL 0
	)
	(tile 46 92 INT_X40Y150 INT 1
		(primitive_site TIEOFF_X56Y300 TIEOFF internal 3)
	)
	(tile 46 93 CLEXM_X40Y150 CLEXM 2
		(primitive_site SLICE_X64Y148 SLICEM internal 50)
		(primitive_site SLICE_X65Y148 SLICEX internal 43)
	)
	(tile 46 94 INT_X41Y150 INT 1
		(primitive_site TIEOFF_X58Y300 TIEOFF internal 3)
	)
	(tile 46 95 CLEXL_X41Y150 CLEXL 2
		(primitive_site SLICE_X66Y148 SLICEL internal 45)
		(primitive_site SLICE_X67Y148 SLICEX internal 43)
	)
	(tile 46 96 INT_X42Y150 INT 1
		(primitive_site TIEOFF_X60Y300 TIEOFF internal 3)
	)
	(tile 46 97 INT_INTERFACE_X42Y150 INT_INTERFACE 0
	)
	(tile 46 98 NULL_X98Y162 NULL 0
	)
	(tile 46 99 IOI_RTERM_X99Y162 IOI_RTERM 0
	)
	(tile 46 100 EMP_RIOB_X42Y150 EMP_RIOB 0
	)
	(tile 47 0 EMP_LIOB_X0Y161 EMP_LIOB 0
	)
	(tile 47 1 IOI_LTERM_X1Y161 IOI_LTERM 0
	)
	(tile 47 2 INT_X0Y149 INT 1
		(primitive_site TIEOFF_X0Y298 TIEOFF internal 3)
	)
	(tile 47 3 INT_INTERFACE_X0Y149 INT_INTERFACE 0
	)
	(tile 47 4 MCB_MUI1R_X0Y149 MCB_MUI1R 0
	)
	(tile 47 5 INT_X1Y149 INT 1
		(primitive_site TIEOFF_X2Y298 TIEOFF internal 3)
	)
	(tile 47 6 CLEXL_X1Y149 CLEXL 2
		(primitive_site SLICE_X0Y147 SLICEL internal 45)
		(primitive_site SLICE_X1Y147 SLICEX internal 43)
	)
	(tile 47 7 INT_X2Y149 INT 1
		(primitive_site TIEOFF_X4Y298 TIEOFF internal 3)
	)
	(tile 47 8 CLEXM_X2Y149 CLEXM 2
		(primitive_site SLICE_X2Y147 SLICEM internal 50)
		(primitive_site SLICE_X3Y147 SLICEX internal 43)
	)
	(tile 47 9 INT_BRAM_X3Y149 INT_BRAM 1
		(primitive_site TIEOFF_X6Y298 TIEOFF internal 3)
	)
	(tile 47 10 INT_INTERFACE_X3Y149 INT_INTERFACE 0
	)
	(tile 47 11 NULL_X11Y161 NULL 0
	)
	(tile 47 12 INT_X4Y149 INT 1
		(primitive_site TIEOFF_X7Y298 TIEOFF internal 3)
	)
	(tile 47 13 CLEXL_X4Y149 CLEXL 2
		(primitive_site SLICE_X4Y147 SLICEL internal 45)
		(primitive_site SLICE_X5Y147 SLICEX internal 43)
	)
	(tile 47 14 INT_X5Y149 INT 1
		(primitive_site TIEOFF_X9Y298 TIEOFF internal 3)
	)
	(tile 47 15 CLEXM_X5Y149 CLEXM 2
		(primitive_site SLICE_X6Y147 SLICEM internal 50)
		(primitive_site SLICE_X7Y147 SLICEX internal 43)
	)
	(tile 47 16 INT_X6Y149 INT 1
		(primitive_site TIEOFF_X11Y298 TIEOFF internal 3)
	)
	(tile 47 17 CLEXL_X6Y149 CLEXL 2
		(primitive_site SLICE_X8Y147 SLICEL internal 45)
		(primitive_site SLICE_X9Y147 SLICEX internal 43)
	)
	(tile 47 18 INT_X7Y149 INT 1
		(primitive_site TIEOFF_X13Y298 TIEOFF internal 3)
	)
	(tile 47 19 CLEXM_X7Y149 CLEXM 2
		(primitive_site SLICE_X10Y147 SLICEM internal 50)
		(primitive_site SLICE_X11Y147 SLICEX internal 43)
	)
	(tile 47 20 INT_X8Y149 INT 1
		(primitive_site TIEOFF_X15Y298 TIEOFF internal 3)
	)
	(tile 47 21 INT_INTERFACE_X8Y149 INT_INTERFACE 0
	)
	(tile 47 22 NULL_X22Y161 NULL 0
	)
	(tile 47 23 INT_X9Y149 INT 1
		(primitive_site TIEOFF_X16Y298 TIEOFF internal 3)
	)
	(tile 47 24 CLEXL_X9Y149 CLEXL 2
		(primitive_site SLICE_X12Y147 SLICEL internal 45)
		(primitive_site SLICE_X13Y147 SLICEX internal 43)
	)
	(tile 47 25 INT_X10Y149 INT 1
		(primitive_site TIEOFF_X17Y298 TIEOFF internal 3)
	)
	(tile 47 26 CLEXM_X10Y149 CLEXM 2
		(primitive_site SLICE_X14Y147 SLICEM internal 50)
		(primitive_site SLICE_X15Y147 SLICEX internal 43)
	)
	(tile 47 27 INT_X11Y149 INT 1
		(primitive_site TIEOFF_X18Y298 TIEOFF internal 3)
	)
	(tile 47 28 CLEXL_X11Y149 CLEXL 2
		(primitive_site SLICE_X16Y147 SLICEL internal 45)
		(primitive_site SLICE_X17Y147 SLICEX internal 43)
	)
	(tile 47 29 INT_X12Y149 INT 1
		(primitive_site TIEOFF_X19Y298 TIEOFF internal 3)
	)
	(tile 47 30 CLEXM_X12Y149 CLEXM 2
		(primitive_site SLICE_X18Y147 SLICEM internal 50)
		(primitive_site SLICE_X19Y147 SLICEX internal 43)
	)
	(tile 47 31 INT_X13Y149 INT 1
		(primitive_site TIEOFF_X20Y298 TIEOFF internal 3)
	)
	(tile 47 32 CLEXL_X13Y149 CLEXL 2
		(primitive_site SLICE_X20Y147 SLICEL internal 45)
		(primitive_site SLICE_X21Y147 SLICEX internal 43)
	)
	(tile 47 33 INT_BRAM_X14Y149 INT_BRAM 1
		(primitive_site TIEOFF_X21Y298 TIEOFF internal 3)
	)
	(tile 47 34 INT_INTERFACE_X14Y149 INT_INTERFACE 0
	)
	(tile 47 35 NULL_X35Y161 NULL 0
	)
	(tile 47 36 INT_X15Y149 INT 1
		(primitive_site TIEOFF_X22Y298 TIEOFF internal 3)
	)
	(tile 47 37 CLEXM_X15Y149 CLEXM 2
		(primitive_site SLICE_X22Y147 SLICEM internal 50)
		(primitive_site SLICE_X23Y147 SLICEX internal 43)
	)
	(tile 47 38 INT_X16Y149 INT 1
		(primitive_site TIEOFF_X23Y298 TIEOFF internal 3)
	)
	(tile 47 39 CLEXL_X16Y149 CLEXL 2
		(primitive_site SLICE_X24Y147 SLICEL internal 45)
		(primitive_site SLICE_X25Y147 SLICEX internal 43)
	)
	(tile 47 40 INT_X17Y149 INT 1
		(primitive_site TIEOFF_X24Y298 TIEOFF internal 3)
	)
	(tile 47 41 CLEXM_X17Y149 CLEXM 2
		(primitive_site SLICE_X26Y147 SLICEM internal 50)
		(primitive_site SLICE_X27Y147 SLICEX internal 43)
	)
	(tile 47 42 INT_X18Y149 INT 1
		(primitive_site TIEOFF_X25Y298 TIEOFF internal 3)
	)
	(tile 47 43 CLEXL_X18Y149 CLEXL 2
		(primitive_site SLICE_X28Y147 SLICEL internal 45)
		(primitive_site SLICE_X29Y147 SLICEX internal 43)
	)
	(tile 47 44 INT_X19Y149 INT 1
		(primitive_site TIEOFF_X26Y298 TIEOFF internal 3)
	)
	(tile 47 45 CLEXM_X19Y149 CLEXM 2
		(primitive_site SLICE_X30Y147 SLICEM internal 50)
		(primitive_site SLICE_X31Y147 SLICEX internal 43)
	)
	(tile 47 46 INT_X20Y149 INT 1
		(primitive_site TIEOFF_X28Y298 TIEOFF internal 3)
	)
	(tile 47 47 CLEXL_X20Y149 CLEXL 2
		(primitive_site SLICE_X32Y147 SLICEL internal 45)
		(primitive_site SLICE_X33Y147 SLICEX internal 43)
	)
	(tile 47 48 NULL_X48Y161 NULL 0
	)
	(tile 47 49 REG_V_X20Y149 REG_V 0
	)
	(tile 47 50 INT_X21Y149 INT 1
		(primitive_site TIEOFF_X31Y298 TIEOFF internal 3)
	)
	(tile 47 51 CLEXM_X21Y149 CLEXM 2
		(primitive_site SLICE_X34Y147 SLICEM internal 50)
		(primitive_site SLICE_X35Y147 SLICEX internal 43)
	)
	(tile 47 52 INT_X22Y149 INT 1
		(primitive_site TIEOFF_X33Y298 TIEOFF internal 3)
	)
	(tile 47 53 CLEXL_X22Y149 CLEXL 2
		(primitive_site SLICE_X36Y147 SLICEL internal 45)
		(primitive_site SLICE_X37Y147 SLICEX internal 43)
	)
	(tile 47 54 INT_X23Y149 INT 1
		(primitive_site TIEOFF_X35Y298 TIEOFF internal 3)
	)
	(tile 47 55 CLEXM_X23Y149 CLEXM 2
		(primitive_site SLICE_X38Y147 SLICEM internal 50)
		(primitive_site SLICE_X39Y147 SLICEX internal 43)
	)
	(tile 47 56 INT_X24Y149 INT 1
		(primitive_site TIEOFF_X36Y298 TIEOFF internal 3)
	)
	(tile 47 57 CLEXL_X24Y149 CLEXL 2
		(primitive_site SLICE_X40Y147 SLICEL internal 45)
		(primitive_site SLICE_X41Y147 SLICEX internal 43)
	)
	(tile 47 58 INT_X25Y149 INT 1
		(primitive_site TIEOFF_X37Y298 TIEOFF internal 3)
	)
	(tile 47 59 CLEXM_X25Y149 CLEXM 2
		(primitive_site SLICE_X42Y147 SLICEM internal 50)
		(primitive_site SLICE_X43Y147 SLICEX internal 43)
	)
	(tile 47 60 INT_X26Y149 INT 1
		(primitive_site TIEOFF_X38Y298 TIEOFF internal 3)
	)
	(tile 47 61 CLEXL_X26Y149 CLEXL 2
		(primitive_site SLICE_X44Y147 SLICEL internal 45)
		(primitive_site SLICE_X45Y147 SLICEX internal 43)
	)
	(tile 47 62 INT_BRAM_X27Y149 INT_BRAM 1
		(primitive_site TIEOFF_X39Y298 TIEOFF internal 3)
	)
	(tile 47 63 INT_INTERFACE_X27Y149 INT_INTERFACE 0
	)
	(tile 47 64 NULL_X64Y161 NULL 0
	)
	(tile 47 65 INT_X28Y149 INT 1
		(primitive_site TIEOFF_X40Y298 TIEOFF internal 3)
	)
	(tile 47 66 CLEXL_X28Y149 CLEXL 2
		(primitive_site SLICE_X46Y147 SLICEL internal 45)
		(primitive_site SLICE_X47Y147 SLICEX internal 43)
	)
	(tile 47 67 INT_X29Y149 INT 1
		(primitive_site TIEOFF_X41Y298 TIEOFF internal 3)
	)
	(tile 47 68 CLEXM_X29Y149 CLEXM 2
		(primitive_site SLICE_X48Y147 SLICEM internal 50)
		(primitive_site SLICE_X49Y147 SLICEX internal 43)
	)
	(tile 47 69 INT_X30Y149 INT 1
		(primitive_site TIEOFF_X42Y298 TIEOFF internal 3)
	)
	(tile 47 70 CLEXL_X30Y149 CLEXL 2
		(primitive_site SLICE_X50Y147 SLICEL internal 45)
		(primitive_site SLICE_X51Y147 SLICEX internal 43)
	)
	(tile 47 71 INT_X31Y149 INT 1
		(primitive_site TIEOFF_X43Y298 TIEOFF internal 3)
	)
	(tile 47 72 CLEXM_X31Y149 CLEXM 2
		(primitive_site SLICE_X52Y147 SLICEM internal 50)
		(primitive_site SLICE_X53Y147 SLICEX internal 43)
	)
	(tile 47 73 INT_X32Y149 INT 1
		(primitive_site TIEOFF_X44Y298 TIEOFF internal 3)
	)
	(tile 47 74 CLEXL_X32Y149 CLEXL 2
		(primitive_site SLICE_X54Y147 SLICEL internal 45)
		(primitive_site SLICE_X55Y147 SLICEX internal 43)
	)
	(tile 47 75 INT_X33Y149 INT 1
		(primitive_site TIEOFF_X45Y298 TIEOFF internal 3)
	)
	(tile 47 76 INT_INTERFACE_X33Y149 INT_INTERFACE 0
	)
	(tile 47 77 NULL_X77Y161 NULL 0
	)
	(tile 47 78 INT_X34Y149 INT 1
		(primitive_site TIEOFF_X46Y298 TIEOFF internal 3)
	)
	(tile 47 79 CLEXM_X34Y149 CLEXM 2
		(primitive_site SLICE_X56Y147 SLICEM internal 50)
		(primitive_site SLICE_X57Y147 SLICEX internal 43)
	)
	(tile 47 80 INT_X35Y149 INT 1
		(primitive_site TIEOFF_X48Y298 TIEOFF internal 3)
	)
	(tile 47 81 CLEXL_X35Y149 CLEXL 2
		(primitive_site SLICE_X58Y147 SLICEL internal 45)
		(primitive_site SLICE_X59Y147 SLICEX internal 43)
	)
	(tile 47 82 INT_X36Y149 INT 1
		(primitive_site TIEOFF_X50Y298 TIEOFF internal 3)
	)
	(tile 47 83 INT_INTERFACE_X36Y149 INT_INTERFACE 0
	)
	(tile 47 84 NULL_X84Y161 NULL 0
	)
	(tile 47 85 INT_X37Y149 INT 1
		(primitive_site TIEOFF_X51Y298 TIEOFF internal 3)
	)
	(tile 47 86 CLEXM_X37Y149 CLEXM 2
		(primitive_site SLICE_X60Y147 SLICEM internal 50)
		(primitive_site SLICE_X61Y147 SLICEX internal 43)
	)
	(tile 47 87 INT_X38Y149 INT 1
		(primitive_site TIEOFF_X53Y298 TIEOFF internal 3)
	)
	(tile 47 88 CLEXL_X38Y149 CLEXL 2
		(primitive_site SLICE_X62Y147 SLICEL internal 45)
		(primitive_site SLICE_X63Y147 SLICEX internal 43)
	)
	(tile 47 89 INT_BRAM_X39Y149 INT_BRAM 1
		(primitive_site TIEOFF_X55Y298 TIEOFF internal 3)
	)
	(tile 47 90 INT_INTERFACE_X39Y149 INT_INTERFACE 0
	)
	(tile 47 91 NULL_X91Y161 NULL 0
	)
	(tile 47 92 INT_X40Y149 INT 1
		(primitive_site TIEOFF_X56Y298 TIEOFF internal 3)
	)
	(tile 47 93 CLEXM_X40Y149 CLEXM 2
		(primitive_site SLICE_X64Y147 SLICEM internal 50)
		(primitive_site SLICE_X65Y147 SLICEX internal 43)
	)
	(tile 47 94 INT_X41Y149 INT 1
		(primitive_site TIEOFF_X58Y298 TIEOFF internal 3)
	)
	(tile 47 95 CLEXL_X41Y149 CLEXL 2
		(primitive_site SLICE_X66Y147 SLICEL internal 45)
		(primitive_site SLICE_X67Y147 SLICEX internal 43)
	)
	(tile 47 96 INT_X42Y149 INT 1
		(primitive_site TIEOFF_X60Y298 TIEOFF internal 3)
	)
	(tile 47 97 INT_INTERFACE_X42Y149 INT_INTERFACE 0
	)
	(tile 47 98 MCB_MUI1R_X42Y149 MCB_MUI1R 0
	)
	(tile 47 99 IOI_RTERM_X99Y161 IOI_RTERM 0
	)
	(tile 47 100 EMP_RIOB_X42Y149 EMP_RIOB 0
	)
	(tile 48 0 LIOB_X0Y148 LIOB 2
		(primitive_site PAD387 IOBM unbonded 8)
		(primitive_site PAD388 IOBS unbonded 8)
	)
	(tile 48 1 IOI_LTERM_X1Y160 IOI_LTERM 0
	)
	(tile 48 2 LIOI_INT_X0Y148 LIOI_INT 1
		(primitive_site TIEOFF_X0Y296 TIEOFF internal 3)
	)
	(tile 48 3 LIOI_X0Y148 LIOI 7
		(primitive_site OLOGIC_X0Y132 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y132 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y132 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y133 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y133 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y133 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y296 TIEOFF internal 3)
	)
	(tile 48 4 MCB_INT_BOT_X0Y148 MCB_INT_BOT 0
	)
	(tile 48 5 INT_X1Y148 INT 1
		(primitive_site TIEOFF_X2Y296 TIEOFF internal 3)
	)
	(tile 48 6 CLEXL_X1Y148 CLEXL 2
		(primitive_site SLICE_X0Y146 SLICEL internal 45)
		(primitive_site SLICE_X1Y146 SLICEX internal 43)
	)
	(tile 48 7 INT_X2Y148 INT 1
		(primitive_site TIEOFF_X4Y296 TIEOFF internal 3)
	)
	(tile 48 8 CLEXM_X2Y148 CLEXM 2
		(primitive_site SLICE_X2Y146 SLICEM internal 50)
		(primitive_site SLICE_X3Y146 SLICEX internal 43)
	)
	(tile 48 9 INT_BRAM_X3Y148 INT_BRAM 1
		(primitive_site TIEOFF_X6Y296 TIEOFF internal 3)
	)
	(tile 48 10 INT_INTERFACE_X3Y148 INT_INTERFACE 0
	)
	(tile 48 11 BRAMSITE2_X3Y148 BRAMSITE2 3
		(primitive_site RAMB16_X0Y74 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y74 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y75 RAMB8BWER internal 110)
	)
	(tile 48 12 INT_X4Y148 INT 1
		(primitive_site TIEOFF_X7Y296 TIEOFF internal 3)
	)
	(tile 48 13 CLEXL_X4Y148 CLEXL 2
		(primitive_site SLICE_X4Y146 SLICEL internal 45)
		(primitive_site SLICE_X5Y146 SLICEX internal 43)
	)
	(tile 48 14 INT_X5Y148 INT 1
		(primitive_site TIEOFF_X9Y296 TIEOFF internal 3)
	)
	(tile 48 15 CLEXM_X5Y148 CLEXM 2
		(primitive_site SLICE_X6Y146 SLICEM internal 50)
		(primitive_site SLICE_X7Y146 SLICEX internal 43)
	)
	(tile 48 16 INT_X6Y148 INT 1
		(primitive_site TIEOFF_X11Y296 TIEOFF internal 3)
	)
	(tile 48 17 CLEXL_X6Y148 CLEXL 2
		(primitive_site SLICE_X8Y146 SLICEL internal 45)
		(primitive_site SLICE_X9Y146 SLICEX internal 43)
	)
	(tile 48 18 INT_X7Y148 INT 1
		(primitive_site TIEOFF_X13Y296 TIEOFF internal 3)
	)
	(tile 48 19 CLEXM_X7Y148 CLEXM 2
		(primitive_site SLICE_X10Y146 SLICEM internal 50)
		(primitive_site SLICE_X11Y146 SLICEX internal 43)
	)
	(tile 48 20 INT_X8Y148 INT 1
		(primitive_site TIEOFF_X15Y296 TIEOFF internal 3)
	)
	(tile 48 21 INT_INTERFACE_X8Y148 INT_INTERFACE 0
	)
	(tile 48 22 MACCSITE2_X8Y148 MACCSITE2 1
		(primitive_site DSP48_X0Y37 DSP48A1 internal 346)
	)
	(tile 48 23 INT_X9Y148 INT 1
		(primitive_site TIEOFF_X16Y296 TIEOFF internal 3)
	)
	(tile 48 24 CLEXL_X9Y148 CLEXL 2
		(primitive_site SLICE_X12Y146 SLICEL internal 45)
		(primitive_site SLICE_X13Y146 SLICEX internal 43)
	)
	(tile 48 25 INT_X10Y148 INT 1
		(primitive_site TIEOFF_X17Y296 TIEOFF internal 3)
	)
	(tile 48 26 CLEXM_X10Y148 CLEXM 2
		(primitive_site SLICE_X14Y146 SLICEM internal 50)
		(primitive_site SLICE_X15Y146 SLICEX internal 43)
	)
	(tile 48 27 INT_X11Y148 INT 1
		(primitive_site TIEOFF_X18Y296 TIEOFF internal 3)
	)
	(tile 48 28 CLEXL_X11Y148 CLEXL 2
		(primitive_site SLICE_X16Y146 SLICEL internal 45)
		(primitive_site SLICE_X17Y146 SLICEX internal 43)
	)
	(tile 48 29 INT_X12Y148 INT 1
		(primitive_site TIEOFF_X19Y296 TIEOFF internal 3)
	)
	(tile 48 30 CLEXM_X12Y148 CLEXM 2
		(primitive_site SLICE_X18Y146 SLICEM internal 50)
		(primitive_site SLICE_X19Y146 SLICEX internal 43)
	)
	(tile 48 31 INT_X13Y148 INT 1
		(primitive_site TIEOFF_X20Y296 TIEOFF internal 3)
	)
	(tile 48 32 CLEXL_X13Y148 CLEXL 2
		(primitive_site SLICE_X20Y146 SLICEL internal 45)
		(primitive_site SLICE_X21Y146 SLICEX internal 43)
	)
	(tile 48 33 INT_BRAM_X14Y148 INT_BRAM 1
		(primitive_site TIEOFF_X21Y296 TIEOFF internal 3)
	)
	(tile 48 34 INT_INTERFACE_X14Y148 INT_INTERFACE 0
	)
	(tile 48 35 BRAMSITE2_X14Y148 BRAMSITE2 3
		(primitive_site RAMB16_X1Y74 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y74 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y75 RAMB8BWER internal 110)
	)
	(tile 48 36 INT_X15Y148 INT 1
		(primitive_site TIEOFF_X22Y296 TIEOFF internal 3)
	)
	(tile 48 37 CLEXM_X15Y148 CLEXM 2
		(primitive_site SLICE_X22Y146 SLICEM internal 50)
		(primitive_site SLICE_X23Y146 SLICEX internal 43)
	)
	(tile 48 38 INT_X16Y148 INT 1
		(primitive_site TIEOFF_X23Y296 TIEOFF internal 3)
	)
	(tile 48 39 CLEXL_X16Y148 CLEXL 2
		(primitive_site SLICE_X24Y146 SLICEL internal 45)
		(primitive_site SLICE_X25Y146 SLICEX internal 43)
	)
	(tile 48 40 INT_X17Y148 INT 1
		(primitive_site TIEOFF_X24Y296 TIEOFF internal 3)
	)
	(tile 48 41 CLEXM_X17Y148 CLEXM 2
		(primitive_site SLICE_X26Y146 SLICEM internal 50)
		(primitive_site SLICE_X27Y146 SLICEX internal 43)
	)
	(tile 48 42 INT_X18Y148 INT 1
		(primitive_site TIEOFF_X25Y296 TIEOFF internal 3)
	)
	(tile 48 43 CLEXL_X18Y148 CLEXL 2
		(primitive_site SLICE_X28Y146 SLICEL internal 45)
		(primitive_site SLICE_X29Y146 SLICEX internal 43)
	)
	(tile 48 44 INT_X19Y148 INT 1
		(primitive_site TIEOFF_X26Y296 TIEOFF internal 3)
	)
	(tile 48 45 CLEXM_X19Y148 CLEXM 2
		(primitive_site SLICE_X30Y146 SLICEM internal 50)
		(primitive_site SLICE_X31Y146 SLICEX internal 43)
	)
	(tile 48 46 INT_X20Y148 INT 1
		(primitive_site TIEOFF_X28Y296 TIEOFF internal 3)
	)
	(tile 48 47 CLEXL_X20Y148 CLEXL 2
		(primitive_site SLICE_X32Y146 SLICEL internal 45)
		(primitive_site SLICE_X33Y146 SLICEX internal 43)
	)
	(tile 48 48 NULL_X48Y160 NULL 0
	)
	(tile 48 49 REG_V_X20Y148 REG_V 0
	)
	(tile 48 50 INT_X21Y148 INT 1
		(primitive_site TIEOFF_X31Y296 TIEOFF internal 3)
	)
	(tile 48 51 CLEXM_X21Y148 CLEXM 2
		(primitive_site SLICE_X34Y146 SLICEM internal 50)
		(primitive_site SLICE_X35Y146 SLICEX internal 43)
	)
	(tile 48 52 INT_X22Y148 INT 1
		(primitive_site TIEOFF_X33Y296 TIEOFF internal 3)
	)
	(tile 48 53 CLEXL_X22Y148 CLEXL 2
		(primitive_site SLICE_X36Y146 SLICEL internal 45)
		(primitive_site SLICE_X37Y146 SLICEX internal 43)
	)
	(tile 48 54 INT_X23Y148 INT 1
		(primitive_site TIEOFF_X35Y296 TIEOFF internal 3)
	)
	(tile 48 55 CLEXM_X23Y148 CLEXM 2
		(primitive_site SLICE_X38Y146 SLICEM internal 50)
		(primitive_site SLICE_X39Y146 SLICEX internal 43)
	)
	(tile 48 56 INT_X24Y148 INT 1
		(primitive_site TIEOFF_X36Y296 TIEOFF internal 3)
	)
	(tile 48 57 CLEXL_X24Y148 CLEXL 2
		(primitive_site SLICE_X40Y146 SLICEL internal 45)
		(primitive_site SLICE_X41Y146 SLICEX internal 43)
	)
	(tile 48 58 INT_X25Y148 INT 1
		(primitive_site TIEOFF_X37Y296 TIEOFF internal 3)
	)
	(tile 48 59 CLEXM_X25Y148 CLEXM 2
		(primitive_site SLICE_X42Y146 SLICEM internal 50)
		(primitive_site SLICE_X43Y146 SLICEX internal 43)
	)
	(tile 48 60 INT_X26Y148 INT 1
		(primitive_site TIEOFF_X38Y296 TIEOFF internal 3)
	)
	(tile 48 61 CLEXL_X26Y148 CLEXL 2
		(primitive_site SLICE_X44Y146 SLICEL internal 45)
		(primitive_site SLICE_X45Y146 SLICEX internal 43)
	)
	(tile 48 62 INT_BRAM_X27Y148 INT_BRAM 1
		(primitive_site TIEOFF_X39Y296 TIEOFF internal 3)
	)
	(tile 48 63 INT_INTERFACE_X27Y148 INT_INTERFACE 0
	)
	(tile 48 64 BRAMSITE2_X27Y148 BRAMSITE2 3
		(primitive_site RAMB16_X2Y74 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y74 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y75 RAMB8BWER internal 110)
	)
	(tile 48 65 INT_X28Y148 INT 1
		(primitive_site TIEOFF_X40Y296 TIEOFF internal 3)
	)
	(tile 48 66 CLEXL_X28Y148 CLEXL 2
		(primitive_site SLICE_X46Y146 SLICEL internal 45)
		(primitive_site SLICE_X47Y146 SLICEX internal 43)
	)
	(tile 48 67 INT_X29Y148 INT 1
		(primitive_site TIEOFF_X41Y296 TIEOFF internal 3)
	)
	(tile 48 68 CLEXM_X29Y148 CLEXM 2
		(primitive_site SLICE_X48Y146 SLICEM internal 50)
		(primitive_site SLICE_X49Y146 SLICEX internal 43)
	)
	(tile 48 69 INT_X30Y148 INT 1
		(primitive_site TIEOFF_X42Y296 TIEOFF internal 3)
	)
	(tile 48 70 CLEXL_X30Y148 CLEXL 2
		(primitive_site SLICE_X50Y146 SLICEL internal 45)
		(primitive_site SLICE_X51Y146 SLICEX internal 43)
	)
	(tile 48 71 INT_X31Y148 INT 1
		(primitive_site TIEOFF_X43Y296 TIEOFF internal 3)
	)
	(tile 48 72 CLEXM_X31Y148 CLEXM 2
		(primitive_site SLICE_X52Y146 SLICEM internal 50)
		(primitive_site SLICE_X53Y146 SLICEX internal 43)
	)
	(tile 48 73 INT_X32Y148 INT 1
		(primitive_site TIEOFF_X44Y296 TIEOFF internal 3)
	)
	(tile 48 74 CLEXL_X32Y148 CLEXL 2
		(primitive_site SLICE_X54Y146 SLICEL internal 45)
		(primitive_site SLICE_X55Y146 SLICEX internal 43)
	)
	(tile 48 75 INT_X33Y148 INT 1
		(primitive_site TIEOFF_X45Y296 TIEOFF internal 3)
	)
	(tile 48 76 INT_INTERFACE_X33Y148 INT_INTERFACE 0
	)
	(tile 48 77 MACCSITE2_X33Y148 MACCSITE2 1
		(primitive_site DSP48_X1Y37 DSP48A1 internal 346)
	)
	(tile 48 78 INT_X34Y148 INT 1
		(primitive_site TIEOFF_X46Y296 TIEOFF internal 3)
	)
	(tile 48 79 CLEXM_X34Y148 CLEXM 2
		(primitive_site SLICE_X56Y146 SLICEM internal 50)
		(primitive_site SLICE_X57Y146 SLICEX internal 43)
	)
	(tile 48 80 INT_X35Y148 INT 1
		(primitive_site TIEOFF_X48Y296 TIEOFF internal 3)
	)
	(tile 48 81 CLEXL_X35Y148 CLEXL 2
		(primitive_site SLICE_X58Y146 SLICEL internal 45)
		(primitive_site SLICE_X59Y146 SLICEX internal 43)
	)
	(tile 48 82 INT_X36Y148 INT 1
		(primitive_site TIEOFF_X50Y296 TIEOFF internal 3)
	)
	(tile 48 83 INT_INTERFACE_X36Y148 INT_INTERFACE 0
	)
	(tile 48 84 MACCSITE2_X36Y148 MACCSITE2 1
		(primitive_site DSP48_X2Y37 DSP48A1 internal 346)
	)
	(tile 48 85 INT_X37Y148 INT 1
		(primitive_site TIEOFF_X51Y296 TIEOFF internal 3)
	)
	(tile 48 86 CLEXM_X37Y148 CLEXM 2
		(primitive_site SLICE_X60Y146 SLICEM internal 50)
		(primitive_site SLICE_X61Y146 SLICEX internal 43)
	)
	(tile 48 87 INT_X38Y148 INT 1
		(primitive_site TIEOFF_X53Y296 TIEOFF internal 3)
	)
	(tile 48 88 CLEXL_X38Y148 CLEXL 2
		(primitive_site SLICE_X62Y146 SLICEL internal 45)
		(primitive_site SLICE_X63Y146 SLICEX internal 43)
	)
	(tile 48 89 INT_BRAM_X39Y148 INT_BRAM 1
		(primitive_site TIEOFF_X55Y296 TIEOFF internal 3)
	)
	(tile 48 90 INT_INTERFACE_X39Y148 INT_INTERFACE 0
	)
	(tile 48 91 BRAMSITE2_X39Y148 BRAMSITE2 3
		(primitive_site RAMB16_X3Y74 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y74 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y75 RAMB8BWER internal 110)
	)
	(tile 48 92 INT_X40Y148 INT 1
		(primitive_site TIEOFF_X56Y296 TIEOFF internal 3)
	)
	(tile 48 93 CLEXM_X40Y148 CLEXM 2
		(primitive_site SLICE_X64Y146 SLICEM internal 50)
		(primitive_site SLICE_X65Y146 SLICEX internal 43)
	)
	(tile 48 94 INT_X41Y148 INT 1
		(primitive_site TIEOFF_X58Y296 TIEOFF internal 3)
	)
	(tile 48 95 CLEXL_X41Y148 CLEXL 2
		(primitive_site SLICE_X66Y146 SLICEL internal 45)
		(primitive_site SLICE_X67Y146 SLICEX internal 43)
	)
	(tile 48 96 IOI_INT_X42Y148 IOI_INT 1
		(primitive_site TIEOFF_X60Y296 TIEOFF internal 3)
	)
	(tile 48 97 RIOI_X42Y148 RIOI 7
		(primitive_site OLOGIC_X17Y132 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y132 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y132 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y133 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y133 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y133 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y296 TIEOFF internal 3)
	)
	(tile 48 98 MCB_INT_BOT_X42Y148 MCB_INT_BOT 0
	)
	(tile 48 99 IOI_RTERM_X99Y160 IOI_RTERM 0
	)
	(tile 48 100 RIOB_X42Y148 RIOB 2
		(primitive_site H16 IOBS bonded 8)
		(primitive_site J16 IOBM bonded 8)
	)
	(tile 49 0 EMP_LIOB_X0Y159 EMP_LIOB 0
	)
	(tile 49 1 IOI_LTERM_X1Y159 IOI_LTERM 0
	)
	(tile 49 2 INT_X0Y147 INT 1
		(primitive_site TIEOFF_X0Y294 TIEOFF internal 3)
	)
	(tile 49 3 INT_INTERFACE_X0Y147 INT_INTERFACE 0
	)
	(tile 49 4 NULL_X4Y159 NULL 0
	)
	(tile 49 5 INT_X1Y147 INT 1
		(primitive_site TIEOFF_X2Y294 TIEOFF internal 3)
	)
	(tile 49 6 CLEXL_X1Y147 CLEXL 2
		(primitive_site SLICE_X0Y145 SLICEL internal 45)
		(primitive_site SLICE_X1Y145 SLICEX internal 43)
	)
	(tile 49 7 INT_X2Y147 INT 1
		(primitive_site TIEOFF_X4Y294 TIEOFF internal 3)
	)
	(tile 49 8 CLEXM_X2Y147 CLEXM 2
		(primitive_site SLICE_X2Y145 SLICEM internal 50)
		(primitive_site SLICE_X3Y145 SLICEX internal 43)
	)
	(tile 49 9 INT_BRAM_X3Y147 INT_BRAM 1
		(primitive_site TIEOFF_X6Y294 TIEOFF internal 3)
	)
	(tile 49 10 INT_INTERFACE_X3Y147 INT_INTERFACE 0
	)
	(tile 49 11 NULL_X11Y159 NULL 0
	)
	(tile 49 12 INT_X4Y147 INT 1
		(primitive_site TIEOFF_X7Y294 TIEOFF internal 3)
	)
	(tile 49 13 CLEXL_X4Y147 CLEXL 2
		(primitive_site SLICE_X4Y145 SLICEL internal 45)
		(primitive_site SLICE_X5Y145 SLICEX internal 43)
	)
	(tile 49 14 INT_X5Y147 INT 1
		(primitive_site TIEOFF_X9Y294 TIEOFF internal 3)
	)
	(tile 49 15 CLEXM_X5Y147 CLEXM 2
		(primitive_site SLICE_X6Y145 SLICEM internal 50)
		(primitive_site SLICE_X7Y145 SLICEX internal 43)
	)
	(tile 49 16 INT_X6Y147 INT 1
		(primitive_site TIEOFF_X11Y294 TIEOFF internal 3)
	)
	(tile 49 17 CLEXL_X6Y147 CLEXL 2
		(primitive_site SLICE_X8Y145 SLICEL internal 45)
		(primitive_site SLICE_X9Y145 SLICEX internal 43)
	)
	(tile 49 18 INT_X7Y147 INT 1
		(primitive_site TIEOFF_X13Y294 TIEOFF internal 3)
	)
	(tile 49 19 CLEXM_X7Y147 CLEXM 2
		(primitive_site SLICE_X10Y145 SLICEM internal 50)
		(primitive_site SLICE_X11Y145 SLICEX internal 43)
	)
	(tile 49 20 INT_X8Y147 INT 1
		(primitive_site TIEOFF_X15Y294 TIEOFF internal 3)
	)
	(tile 49 21 INT_INTERFACE_X8Y147 INT_INTERFACE 0
	)
	(tile 49 22 NULL_X22Y159 NULL 0
	)
	(tile 49 23 INT_X9Y147 INT 1
		(primitive_site TIEOFF_X16Y294 TIEOFF internal 3)
	)
	(tile 49 24 CLEXL_X9Y147 CLEXL 2
		(primitive_site SLICE_X12Y145 SLICEL internal 45)
		(primitive_site SLICE_X13Y145 SLICEX internal 43)
	)
	(tile 49 25 INT_X10Y147 INT 1
		(primitive_site TIEOFF_X17Y294 TIEOFF internal 3)
	)
	(tile 49 26 CLEXM_X10Y147 CLEXM 2
		(primitive_site SLICE_X14Y145 SLICEM internal 50)
		(primitive_site SLICE_X15Y145 SLICEX internal 43)
	)
	(tile 49 27 INT_X11Y147 INT 1
		(primitive_site TIEOFF_X18Y294 TIEOFF internal 3)
	)
	(tile 49 28 CLEXL_X11Y147 CLEXL 2
		(primitive_site SLICE_X16Y145 SLICEL internal 45)
		(primitive_site SLICE_X17Y145 SLICEX internal 43)
	)
	(tile 49 29 INT_X12Y147 INT 1
		(primitive_site TIEOFF_X19Y294 TIEOFF internal 3)
	)
	(tile 49 30 CLEXM_X12Y147 CLEXM 2
		(primitive_site SLICE_X18Y145 SLICEM internal 50)
		(primitive_site SLICE_X19Y145 SLICEX internal 43)
	)
	(tile 49 31 INT_X13Y147 INT 1
		(primitive_site TIEOFF_X20Y294 TIEOFF internal 3)
	)
	(tile 49 32 CLEXL_X13Y147 CLEXL 2
		(primitive_site SLICE_X20Y145 SLICEL internal 45)
		(primitive_site SLICE_X21Y145 SLICEX internal 43)
	)
	(tile 49 33 INT_BRAM_X14Y147 INT_BRAM 1
		(primitive_site TIEOFF_X21Y294 TIEOFF internal 3)
	)
	(tile 49 34 INT_INTERFACE_X14Y147 INT_INTERFACE 0
	)
	(tile 49 35 NULL_X35Y159 NULL 0
	)
	(tile 49 36 INT_X15Y147 INT 1
		(primitive_site TIEOFF_X22Y294 TIEOFF internal 3)
	)
	(tile 49 37 CLEXM_X15Y147 CLEXM 2
		(primitive_site SLICE_X22Y145 SLICEM internal 50)
		(primitive_site SLICE_X23Y145 SLICEX internal 43)
	)
	(tile 49 38 INT_X16Y147 INT 1
		(primitive_site TIEOFF_X23Y294 TIEOFF internal 3)
	)
	(tile 49 39 CLEXL_X16Y147 CLEXL 2
		(primitive_site SLICE_X24Y145 SLICEL internal 45)
		(primitive_site SLICE_X25Y145 SLICEX internal 43)
	)
	(tile 49 40 INT_X17Y147 INT 1
		(primitive_site TIEOFF_X24Y294 TIEOFF internal 3)
	)
	(tile 49 41 CLEXM_X17Y147 CLEXM 2
		(primitive_site SLICE_X26Y145 SLICEM internal 50)
		(primitive_site SLICE_X27Y145 SLICEX internal 43)
	)
	(tile 49 42 INT_X18Y147 INT 1
		(primitive_site TIEOFF_X25Y294 TIEOFF internal 3)
	)
	(tile 49 43 CLEXL_X18Y147 CLEXL 2
		(primitive_site SLICE_X28Y145 SLICEL internal 45)
		(primitive_site SLICE_X29Y145 SLICEX internal 43)
	)
	(tile 49 44 INT_X19Y147 INT 1
		(primitive_site TIEOFF_X26Y294 TIEOFF internal 3)
	)
	(tile 49 45 CLEXM_X19Y147 CLEXM 2
		(primitive_site SLICE_X30Y145 SLICEM internal 50)
		(primitive_site SLICE_X31Y145 SLICEX internal 43)
	)
	(tile 49 46 INT_X20Y147 INT 1
		(primitive_site TIEOFF_X28Y294 TIEOFF internal 3)
	)
	(tile 49 47 CLEXL_X20Y147 CLEXL 2
		(primitive_site SLICE_X32Y145 SLICEL internal 45)
		(primitive_site SLICE_X33Y145 SLICEX internal 43)
	)
	(tile 49 48 NULL_X48Y159 NULL 0
	)
	(tile 49 49 REG_V_X20Y147 REG_V 0
	)
	(tile 49 50 INT_X21Y147 INT 1
		(primitive_site TIEOFF_X31Y294 TIEOFF internal 3)
	)
	(tile 49 51 CLEXM_X21Y147 CLEXM 2
		(primitive_site SLICE_X34Y145 SLICEM internal 50)
		(primitive_site SLICE_X35Y145 SLICEX internal 43)
	)
	(tile 49 52 INT_X22Y147 INT 1
		(primitive_site TIEOFF_X33Y294 TIEOFF internal 3)
	)
	(tile 49 53 CLEXL_X22Y147 CLEXL 2
		(primitive_site SLICE_X36Y145 SLICEL internal 45)
		(primitive_site SLICE_X37Y145 SLICEX internal 43)
	)
	(tile 49 54 INT_X23Y147 INT 1
		(primitive_site TIEOFF_X35Y294 TIEOFF internal 3)
	)
	(tile 49 55 CLEXM_X23Y147 CLEXM 2
		(primitive_site SLICE_X38Y145 SLICEM internal 50)
		(primitive_site SLICE_X39Y145 SLICEX internal 43)
	)
	(tile 49 56 INT_X24Y147 INT 1
		(primitive_site TIEOFF_X36Y294 TIEOFF internal 3)
	)
	(tile 49 57 CLEXL_X24Y147 CLEXL 2
		(primitive_site SLICE_X40Y145 SLICEL internal 45)
		(primitive_site SLICE_X41Y145 SLICEX internal 43)
	)
	(tile 49 58 INT_X25Y147 INT 1
		(primitive_site TIEOFF_X37Y294 TIEOFF internal 3)
	)
	(tile 49 59 CLEXM_X25Y147 CLEXM 2
		(primitive_site SLICE_X42Y145 SLICEM internal 50)
		(primitive_site SLICE_X43Y145 SLICEX internal 43)
	)
	(tile 49 60 INT_X26Y147 INT 1
		(primitive_site TIEOFF_X38Y294 TIEOFF internal 3)
	)
	(tile 49 61 CLEXL_X26Y147 CLEXL 2
		(primitive_site SLICE_X44Y145 SLICEL internal 45)
		(primitive_site SLICE_X45Y145 SLICEX internal 43)
	)
	(tile 49 62 INT_BRAM_X27Y147 INT_BRAM 1
		(primitive_site TIEOFF_X39Y294 TIEOFF internal 3)
	)
	(tile 49 63 INT_INTERFACE_X27Y147 INT_INTERFACE 0
	)
	(tile 49 64 NULL_X64Y159 NULL 0
	)
	(tile 49 65 INT_X28Y147 INT 1
		(primitive_site TIEOFF_X40Y294 TIEOFF internal 3)
	)
	(tile 49 66 CLEXL_X28Y147 CLEXL 2
		(primitive_site SLICE_X46Y145 SLICEL internal 45)
		(primitive_site SLICE_X47Y145 SLICEX internal 43)
	)
	(tile 49 67 INT_X29Y147 INT 1
		(primitive_site TIEOFF_X41Y294 TIEOFF internal 3)
	)
	(tile 49 68 CLEXM_X29Y147 CLEXM 2
		(primitive_site SLICE_X48Y145 SLICEM internal 50)
		(primitive_site SLICE_X49Y145 SLICEX internal 43)
	)
	(tile 49 69 INT_X30Y147 INT 1
		(primitive_site TIEOFF_X42Y294 TIEOFF internal 3)
	)
	(tile 49 70 CLEXL_X30Y147 CLEXL 2
		(primitive_site SLICE_X50Y145 SLICEL internal 45)
		(primitive_site SLICE_X51Y145 SLICEX internal 43)
	)
	(tile 49 71 INT_X31Y147 INT 1
		(primitive_site TIEOFF_X43Y294 TIEOFF internal 3)
	)
	(tile 49 72 CLEXM_X31Y147 CLEXM 2
		(primitive_site SLICE_X52Y145 SLICEM internal 50)
		(primitive_site SLICE_X53Y145 SLICEX internal 43)
	)
	(tile 49 73 INT_X32Y147 INT 1
		(primitive_site TIEOFF_X44Y294 TIEOFF internal 3)
	)
	(tile 49 74 CLEXL_X32Y147 CLEXL 2
		(primitive_site SLICE_X54Y145 SLICEL internal 45)
		(primitive_site SLICE_X55Y145 SLICEX internal 43)
	)
	(tile 49 75 INT_X33Y147 INT 1
		(primitive_site TIEOFF_X45Y294 TIEOFF internal 3)
	)
	(tile 49 76 INT_INTERFACE_X33Y147 INT_INTERFACE 0
	)
	(tile 49 77 NULL_X77Y159 NULL 0
	)
	(tile 49 78 INT_X34Y147 INT 1
		(primitive_site TIEOFF_X46Y294 TIEOFF internal 3)
	)
	(tile 49 79 CLEXM_X34Y147 CLEXM 2
		(primitive_site SLICE_X56Y145 SLICEM internal 50)
		(primitive_site SLICE_X57Y145 SLICEX internal 43)
	)
	(tile 49 80 INT_X35Y147 INT 1
		(primitive_site TIEOFF_X48Y294 TIEOFF internal 3)
	)
	(tile 49 81 CLEXL_X35Y147 CLEXL 2
		(primitive_site SLICE_X58Y145 SLICEL internal 45)
		(primitive_site SLICE_X59Y145 SLICEX internal 43)
	)
	(tile 49 82 INT_X36Y147 INT 1
		(primitive_site TIEOFF_X50Y294 TIEOFF internal 3)
	)
	(tile 49 83 INT_INTERFACE_X36Y147 INT_INTERFACE 0
	)
	(tile 49 84 NULL_X84Y159 NULL 0
	)
	(tile 49 85 INT_X37Y147 INT 1
		(primitive_site TIEOFF_X51Y294 TIEOFF internal 3)
	)
	(tile 49 86 CLEXM_X37Y147 CLEXM 2
		(primitive_site SLICE_X60Y145 SLICEM internal 50)
		(primitive_site SLICE_X61Y145 SLICEX internal 43)
	)
	(tile 49 87 INT_X38Y147 INT 1
		(primitive_site TIEOFF_X53Y294 TIEOFF internal 3)
	)
	(tile 49 88 CLEXL_X38Y147 CLEXL 2
		(primitive_site SLICE_X62Y145 SLICEL internal 45)
		(primitive_site SLICE_X63Y145 SLICEX internal 43)
	)
	(tile 49 89 INT_BRAM_X39Y147 INT_BRAM 1
		(primitive_site TIEOFF_X55Y294 TIEOFF internal 3)
	)
	(tile 49 90 INT_INTERFACE_X39Y147 INT_INTERFACE 0
	)
	(tile 49 91 NULL_X91Y159 NULL 0
	)
	(tile 49 92 INT_X40Y147 INT 1
		(primitive_site TIEOFF_X56Y294 TIEOFF internal 3)
	)
	(tile 49 93 CLEXM_X40Y147 CLEXM 2
		(primitive_site SLICE_X64Y145 SLICEM internal 50)
		(primitive_site SLICE_X65Y145 SLICEX internal 43)
	)
	(tile 49 94 INT_X41Y147 INT 1
		(primitive_site TIEOFF_X58Y294 TIEOFF internal 3)
	)
	(tile 49 95 CLEXL_X41Y147 CLEXL 2
		(primitive_site SLICE_X66Y145 SLICEL internal 45)
		(primitive_site SLICE_X67Y145 SLICEX internal 43)
	)
	(tile 49 96 INT_X42Y147 INT 1
		(primitive_site TIEOFF_X60Y294 TIEOFF internal 3)
	)
	(tile 49 97 INT_INTERFACE_X42Y147 INT_INTERFACE 0
	)
	(tile 49 98 NULL_X98Y159 NULL 0
	)
	(tile 49 99 IOI_RTERM_X99Y159 IOI_RTERM 0
	)
	(tile 49 100 EMP_RIOB_X42Y147 EMP_RIOB 0
	)
	(tile 50 0 EMP_LIOB_X0Y158 EMP_LIOB 0
	)
	(tile 50 1 IOI_LTERM_X1Y158 IOI_LTERM 0
	)
	(tile 50 2 INT_X0Y146 INT 1
		(primitive_site TIEOFF_X0Y292 TIEOFF internal 3)
	)
	(tile 50 3 INT_INTERFACE_X0Y146 INT_INTERFACE 0
	)
	(tile 50 4 MCB_MUI1W_X0Y146 MCB_MUI1W 0
	)
	(tile 50 5 INT_X1Y146 INT 1
		(primitive_site TIEOFF_X2Y292 TIEOFF internal 3)
	)
	(tile 50 6 CLEXL_X1Y146 CLEXL 2
		(primitive_site SLICE_X0Y144 SLICEL internal 45)
		(primitive_site SLICE_X1Y144 SLICEX internal 43)
	)
	(tile 50 7 INT_X2Y146 INT 1
		(primitive_site TIEOFF_X4Y292 TIEOFF internal 3)
	)
	(tile 50 8 CLEXM_X2Y146 CLEXM 2
		(primitive_site SLICE_X2Y144 SLICEM internal 50)
		(primitive_site SLICE_X3Y144 SLICEX internal 43)
	)
	(tile 50 9 INT_BRAM_X3Y146 INT_BRAM 1
		(primitive_site TIEOFF_X6Y292 TIEOFF internal 3)
	)
	(tile 50 10 INT_INTERFACE_X3Y146 INT_INTERFACE 0
	)
	(tile 50 11 NULL_X11Y158 NULL 0
	)
	(tile 50 12 INT_X4Y146 INT 1
		(primitive_site TIEOFF_X7Y292 TIEOFF internal 3)
	)
	(tile 50 13 CLEXL_X4Y146 CLEXL 2
		(primitive_site SLICE_X4Y144 SLICEL internal 45)
		(primitive_site SLICE_X5Y144 SLICEX internal 43)
	)
	(tile 50 14 INT_X5Y146 INT 1
		(primitive_site TIEOFF_X9Y292 TIEOFF internal 3)
	)
	(tile 50 15 CLEXM_X5Y146 CLEXM 2
		(primitive_site SLICE_X6Y144 SLICEM internal 50)
		(primitive_site SLICE_X7Y144 SLICEX internal 43)
	)
	(tile 50 16 INT_X6Y146 INT 1
		(primitive_site TIEOFF_X11Y292 TIEOFF internal 3)
	)
	(tile 50 17 CLEXL_X6Y146 CLEXL 2
		(primitive_site SLICE_X8Y144 SLICEL internal 45)
		(primitive_site SLICE_X9Y144 SLICEX internal 43)
	)
	(tile 50 18 INT_X7Y146 INT 1
		(primitive_site TIEOFF_X13Y292 TIEOFF internal 3)
	)
	(tile 50 19 CLEXM_X7Y146 CLEXM 2
		(primitive_site SLICE_X10Y144 SLICEM internal 50)
		(primitive_site SLICE_X11Y144 SLICEX internal 43)
	)
	(tile 50 20 INT_X8Y146 INT 1
		(primitive_site TIEOFF_X15Y292 TIEOFF internal 3)
	)
	(tile 50 21 INT_INTERFACE_X8Y146 INT_INTERFACE 0
	)
	(tile 50 22 NULL_X22Y158 NULL 0
	)
	(tile 50 23 INT_X9Y146 INT 1
		(primitive_site TIEOFF_X16Y292 TIEOFF internal 3)
	)
	(tile 50 24 CLEXL_X9Y146 CLEXL 2
		(primitive_site SLICE_X12Y144 SLICEL internal 45)
		(primitive_site SLICE_X13Y144 SLICEX internal 43)
	)
	(tile 50 25 INT_X10Y146 INT 1
		(primitive_site TIEOFF_X17Y292 TIEOFF internal 3)
	)
	(tile 50 26 CLEXM_X10Y146 CLEXM 2
		(primitive_site SLICE_X14Y144 SLICEM internal 50)
		(primitive_site SLICE_X15Y144 SLICEX internal 43)
	)
	(tile 50 27 INT_X11Y146 INT 1
		(primitive_site TIEOFF_X18Y292 TIEOFF internal 3)
	)
	(tile 50 28 CLEXL_X11Y146 CLEXL 2
		(primitive_site SLICE_X16Y144 SLICEL internal 45)
		(primitive_site SLICE_X17Y144 SLICEX internal 43)
	)
	(tile 50 29 INT_X12Y146 INT 1
		(primitive_site TIEOFF_X19Y292 TIEOFF internal 3)
	)
	(tile 50 30 CLEXM_X12Y146 CLEXM 2
		(primitive_site SLICE_X18Y144 SLICEM internal 50)
		(primitive_site SLICE_X19Y144 SLICEX internal 43)
	)
	(tile 50 31 INT_X13Y146 INT 1
		(primitive_site TIEOFF_X20Y292 TIEOFF internal 3)
	)
	(tile 50 32 CLEXL_X13Y146 CLEXL 2
		(primitive_site SLICE_X20Y144 SLICEL internal 45)
		(primitive_site SLICE_X21Y144 SLICEX internal 43)
	)
	(tile 50 33 INT_BRAM_X14Y146 INT_BRAM 1
		(primitive_site TIEOFF_X21Y292 TIEOFF internal 3)
	)
	(tile 50 34 INT_INTERFACE_X14Y146 INT_INTERFACE 0
	)
	(tile 50 35 NULL_X35Y158 NULL 0
	)
	(tile 50 36 INT_X15Y146 INT 1
		(primitive_site TIEOFF_X22Y292 TIEOFF internal 3)
	)
	(tile 50 37 CLEXM_X15Y146 CLEXM 2
		(primitive_site SLICE_X22Y144 SLICEM internal 50)
		(primitive_site SLICE_X23Y144 SLICEX internal 43)
	)
	(tile 50 38 INT_X16Y146 INT 1
		(primitive_site TIEOFF_X23Y292 TIEOFF internal 3)
	)
	(tile 50 39 CLEXL_X16Y146 CLEXL 2
		(primitive_site SLICE_X24Y144 SLICEL internal 45)
		(primitive_site SLICE_X25Y144 SLICEX internal 43)
	)
	(tile 50 40 INT_X17Y146 INT 1
		(primitive_site TIEOFF_X24Y292 TIEOFF internal 3)
	)
	(tile 50 41 CLEXM_X17Y146 CLEXM 2
		(primitive_site SLICE_X26Y144 SLICEM internal 50)
		(primitive_site SLICE_X27Y144 SLICEX internal 43)
	)
	(tile 50 42 INT_X18Y146 INT 1
		(primitive_site TIEOFF_X25Y292 TIEOFF internal 3)
	)
	(tile 50 43 CLEXL_X18Y146 CLEXL 2
		(primitive_site SLICE_X28Y144 SLICEL internal 45)
		(primitive_site SLICE_X29Y144 SLICEX internal 43)
	)
	(tile 50 44 INT_X19Y146 INT 1
		(primitive_site TIEOFF_X26Y292 TIEOFF internal 3)
	)
	(tile 50 45 CLEXM_X19Y146 CLEXM 2
		(primitive_site SLICE_X30Y144 SLICEM internal 50)
		(primitive_site SLICE_X31Y144 SLICEX internal 43)
	)
	(tile 50 46 INT_X20Y146 INT 1
		(primitive_site TIEOFF_X28Y292 TIEOFF internal 3)
	)
	(tile 50 47 CLEXL_X20Y146 CLEXL 2
		(primitive_site SLICE_X32Y144 SLICEL internal 45)
		(primitive_site SLICE_X33Y144 SLICEX internal 43)
	)
	(tile 50 48 NULL_X48Y158 NULL 0
	)
	(tile 50 49 REG_V_X20Y146 REG_V 0
	)
	(tile 50 50 INT_X21Y146 INT 1
		(primitive_site TIEOFF_X31Y292 TIEOFF internal 3)
	)
	(tile 50 51 CLEXM_X21Y146 CLEXM 2
		(primitive_site SLICE_X34Y144 SLICEM internal 50)
		(primitive_site SLICE_X35Y144 SLICEX internal 43)
	)
	(tile 50 52 INT_X22Y146 INT 1
		(primitive_site TIEOFF_X33Y292 TIEOFF internal 3)
	)
	(tile 50 53 CLEXL_X22Y146 CLEXL 2
		(primitive_site SLICE_X36Y144 SLICEL internal 45)
		(primitive_site SLICE_X37Y144 SLICEX internal 43)
	)
	(tile 50 54 INT_X23Y146 INT 1
		(primitive_site TIEOFF_X35Y292 TIEOFF internal 3)
	)
	(tile 50 55 CLEXM_X23Y146 CLEXM 2
		(primitive_site SLICE_X38Y144 SLICEM internal 50)
		(primitive_site SLICE_X39Y144 SLICEX internal 43)
	)
	(tile 50 56 INT_X24Y146 INT 1
		(primitive_site TIEOFF_X36Y292 TIEOFF internal 3)
	)
	(tile 50 57 CLEXL_X24Y146 CLEXL 2
		(primitive_site SLICE_X40Y144 SLICEL internal 45)
		(primitive_site SLICE_X41Y144 SLICEX internal 43)
	)
	(tile 50 58 INT_X25Y146 INT 1
		(primitive_site TIEOFF_X37Y292 TIEOFF internal 3)
	)
	(tile 50 59 CLEXM_X25Y146 CLEXM 2
		(primitive_site SLICE_X42Y144 SLICEM internal 50)
		(primitive_site SLICE_X43Y144 SLICEX internal 43)
	)
	(tile 50 60 INT_X26Y146 INT 1
		(primitive_site TIEOFF_X38Y292 TIEOFF internal 3)
	)
	(tile 50 61 CLEXL_X26Y146 CLEXL 2
		(primitive_site SLICE_X44Y144 SLICEL internal 45)
		(primitive_site SLICE_X45Y144 SLICEX internal 43)
	)
	(tile 50 62 INT_BRAM_X27Y146 INT_BRAM 1
		(primitive_site TIEOFF_X39Y292 TIEOFF internal 3)
	)
	(tile 50 63 INT_INTERFACE_X27Y146 INT_INTERFACE 0
	)
	(tile 50 64 NULL_X64Y158 NULL 0
	)
	(tile 50 65 INT_X28Y146 INT 1
		(primitive_site TIEOFF_X40Y292 TIEOFF internal 3)
	)
	(tile 50 66 CLEXL_X28Y146 CLEXL 2
		(primitive_site SLICE_X46Y144 SLICEL internal 45)
		(primitive_site SLICE_X47Y144 SLICEX internal 43)
	)
	(tile 50 67 INT_X29Y146 INT 1
		(primitive_site TIEOFF_X41Y292 TIEOFF internal 3)
	)
	(tile 50 68 CLEXM_X29Y146 CLEXM 2
		(primitive_site SLICE_X48Y144 SLICEM internal 50)
		(primitive_site SLICE_X49Y144 SLICEX internal 43)
	)
	(tile 50 69 INT_X30Y146 INT 1
		(primitive_site TIEOFF_X42Y292 TIEOFF internal 3)
	)
	(tile 50 70 CLEXL_X30Y146 CLEXL 2
		(primitive_site SLICE_X50Y144 SLICEL internal 45)
		(primitive_site SLICE_X51Y144 SLICEX internal 43)
	)
	(tile 50 71 INT_X31Y146 INT 1
		(primitive_site TIEOFF_X43Y292 TIEOFF internal 3)
	)
	(tile 50 72 CLEXM_X31Y146 CLEXM 2
		(primitive_site SLICE_X52Y144 SLICEM internal 50)
		(primitive_site SLICE_X53Y144 SLICEX internal 43)
	)
	(tile 50 73 INT_X32Y146 INT 1
		(primitive_site TIEOFF_X44Y292 TIEOFF internal 3)
	)
	(tile 50 74 CLEXL_X32Y146 CLEXL 2
		(primitive_site SLICE_X54Y144 SLICEL internal 45)
		(primitive_site SLICE_X55Y144 SLICEX internal 43)
	)
	(tile 50 75 INT_X33Y146 INT 1
		(primitive_site TIEOFF_X45Y292 TIEOFF internal 3)
	)
	(tile 50 76 INT_INTERFACE_X33Y146 INT_INTERFACE 0
	)
	(tile 50 77 NULL_X77Y158 NULL 0
	)
	(tile 50 78 INT_X34Y146 INT 1
		(primitive_site TIEOFF_X46Y292 TIEOFF internal 3)
	)
	(tile 50 79 CLEXM_X34Y146 CLEXM 2
		(primitive_site SLICE_X56Y144 SLICEM internal 50)
		(primitive_site SLICE_X57Y144 SLICEX internal 43)
	)
	(tile 50 80 INT_X35Y146 INT 1
		(primitive_site TIEOFF_X48Y292 TIEOFF internal 3)
	)
	(tile 50 81 CLEXL_X35Y146 CLEXL 2
		(primitive_site SLICE_X58Y144 SLICEL internal 45)
		(primitive_site SLICE_X59Y144 SLICEX internal 43)
	)
	(tile 50 82 INT_X36Y146 INT 1
		(primitive_site TIEOFF_X50Y292 TIEOFF internal 3)
	)
	(tile 50 83 INT_INTERFACE_X36Y146 INT_INTERFACE 0
	)
	(tile 50 84 NULL_X84Y158 NULL 0
	)
	(tile 50 85 INT_X37Y146 INT 1
		(primitive_site TIEOFF_X51Y292 TIEOFF internal 3)
	)
	(tile 50 86 CLEXM_X37Y146 CLEXM 2
		(primitive_site SLICE_X60Y144 SLICEM internal 50)
		(primitive_site SLICE_X61Y144 SLICEX internal 43)
	)
	(tile 50 87 INT_X38Y146 INT 1
		(primitive_site TIEOFF_X53Y292 TIEOFF internal 3)
	)
	(tile 50 88 CLEXL_X38Y146 CLEXL 2
		(primitive_site SLICE_X62Y144 SLICEL internal 45)
		(primitive_site SLICE_X63Y144 SLICEX internal 43)
	)
	(tile 50 89 INT_BRAM_X39Y146 INT_BRAM 1
		(primitive_site TIEOFF_X55Y292 TIEOFF internal 3)
	)
	(tile 50 90 INT_INTERFACE_X39Y146 INT_INTERFACE 0
	)
	(tile 50 91 NULL_X91Y158 NULL 0
	)
	(tile 50 92 INT_X40Y146 INT 1
		(primitive_site TIEOFF_X56Y292 TIEOFF internal 3)
	)
	(tile 50 93 CLEXM_X40Y146 CLEXM 2
		(primitive_site SLICE_X64Y144 SLICEM internal 50)
		(primitive_site SLICE_X65Y144 SLICEX internal 43)
	)
	(tile 50 94 INT_X41Y146 INT 1
		(primitive_site TIEOFF_X58Y292 TIEOFF internal 3)
	)
	(tile 50 95 CLEXL_X41Y146 CLEXL 2
		(primitive_site SLICE_X66Y144 SLICEL internal 45)
		(primitive_site SLICE_X67Y144 SLICEX internal 43)
	)
	(tile 50 96 INT_X42Y146 INT 1
		(primitive_site TIEOFF_X60Y292 TIEOFF internal 3)
	)
	(tile 50 97 INT_INTERFACE_X42Y146 INT_INTERFACE 0
	)
	(tile 50 98 MCB_MUI1W_X42Y146 MCB_MUI1W 0
	)
	(tile 50 99 IOI_RTERM_X99Y158 IOI_RTERM 0
	)
	(tile 50 100 EMP_RIOB_X42Y146 EMP_RIOB 0
	)
	(tile 51 0 LIOB_X0Y145 LIOB 2
		(primitive_site PAD385 IOBM unbonded 8)
		(primitive_site PAD386 IOBS unbonded 8)
	)
	(tile 51 1 IOI_LTERM_X1Y157 IOI_LTERM 0
	)
	(tile 51 2 LIOI_INT_X0Y145 LIOI_INT 1
		(primitive_site TIEOFF_X0Y290 TIEOFF internal 3)
	)
	(tile 51 3 LIOI_X0Y145 LIOI 7
		(primitive_site OLOGIC_X0Y130 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y130 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y130 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y131 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y131 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y131 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y290 TIEOFF internal 3)
	)
	(tile 51 4 MCB_INT_BOT_X0Y145 MCB_INT_BOT 0
	)
	(tile 51 5 INT_X1Y145 INT 1
		(primitive_site TIEOFF_X2Y290 TIEOFF internal 3)
	)
	(tile 51 6 CLEXL_X1Y145 CLEXL 2
		(primitive_site SLICE_X0Y143 SLICEL internal 45)
		(primitive_site SLICE_X1Y143 SLICEX internal 43)
	)
	(tile 51 7 INT_X2Y145 INT 1
		(primitive_site TIEOFF_X4Y290 TIEOFF internal 3)
	)
	(tile 51 8 CLEXM_X2Y145 CLEXM 2
		(primitive_site SLICE_X2Y143 SLICEM internal 50)
		(primitive_site SLICE_X3Y143 SLICEX internal 43)
	)
	(tile 51 9 INT_BRAM_X3Y145 INT_BRAM 1
		(primitive_site TIEOFF_X6Y290 TIEOFF internal 3)
	)
	(tile 51 10 INT_INTERFACE_X3Y145 INT_INTERFACE 0
	)
	(tile 51 11 NULL_X11Y157 NULL 0
	)
	(tile 51 12 INT_X4Y145 INT 1
		(primitive_site TIEOFF_X7Y290 TIEOFF internal 3)
	)
	(tile 51 13 CLEXL_X4Y145 CLEXL 2
		(primitive_site SLICE_X4Y143 SLICEL internal 45)
		(primitive_site SLICE_X5Y143 SLICEX internal 43)
	)
	(tile 51 14 INT_X5Y145 INT 1
		(primitive_site TIEOFF_X9Y290 TIEOFF internal 3)
	)
	(tile 51 15 CLEXM_X5Y145 CLEXM 2
		(primitive_site SLICE_X6Y143 SLICEM internal 50)
		(primitive_site SLICE_X7Y143 SLICEX internal 43)
	)
	(tile 51 16 INT_X6Y145 INT 1
		(primitive_site TIEOFF_X11Y290 TIEOFF internal 3)
	)
	(tile 51 17 CLEXL_X6Y145 CLEXL 2
		(primitive_site SLICE_X8Y143 SLICEL internal 45)
		(primitive_site SLICE_X9Y143 SLICEX internal 43)
	)
	(tile 51 18 INT_X7Y145 INT 1
		(primitive_site TIEOFF_X13Y290 TIEOFF internal 3)
	)
	(tile 51 19 CLEXM_X7Y145 CLEXM 2
		(primitive_site SLICE_X10Y143 SLICEM internal 50)
		(primitive_site SLICE_X11Y143 SLICEX internal 43)
	)
	(tile 51 20 INT_X8Y145 INT 1
		(primitive_site TIEOFF_X15Y290 TIEOFF internal 3)
	)
	(tile 51 21 INT_INTERFACE_X8Y145 INT_INTERFACE 0
	)
	(tile 51 22 NULL_X22Y157 NULL 0
	)
	(tile 51 23 INT_X9Y145 INT 1
		(primitive_site TIEOFF_X16Y290 TIEOFF internal 3)
	)
	(tile 51 24 CLEXL_X9Y145 CLEXL 2
		(primitive_site SLICE_X12Y143 SLICEL internal 45)
		(primitive_site SLICE_X13Y143 SLICEX internal 43)
	)
	(tile 51 25 INT_X10Y145 INT 1
		(primitive_site TIEOFF_X17Y290 TIEOFF internal 3)
	)
	(tile 51 26 CLEXM_X10Y145 CLEXM 2
		(primitive_site SLICE_X14Y143 SLICEM internal 50)
		(primitive_site SLICE_X15Y143 SLICEX internal 43)
	)
	(tile 51 27 INT_X11Y145 INT 1
		(primitive_site TIEOFF_X18Y290 TIEOFF internal 3)
	)
	(tile 51 28 CLEXL_X11Y145 CLEXL 2
		(primitive_site SLICE_X16Y143 SLICEL internal 45)
		(primitive_site SLICE_X17Y143 SLICEX internal 43)
	)
	(tile 51 29 INT_X12Y145 INT 1
		(primitive_site TIEOFF_X19Y290 TIEOFF internal 3)
	)
	(tile 51 30 CLEXM_X12Y145 CLEXM 2
		(primitive_site SLICE_X18Y143 SLICEM internal 50)
		(primitive_site SLICE_X19Y143 SLICEX internal 43)
	)
	(tile 51 31 INT_X13Y145 INT 1
		(primitive_site TIEOFF_X20Y290 TIEOFF internal 3)
	)
	(tile 51 32 CLEXL_X13Y145 CLEXL 2
		(primitive_site SLICE_X20Y143 SLICEL internal 45)
		(primitive_site SLICE_X21Y143 SLICEX internal 43)
	)
	(tile 51 33 INT_BRAM_X14Y145 INT_BRAM 1
		(primitive_site TIEOFF_X21Y290 TIEOFF internal 3)
	)
	(tile 51 34 INT_INTERFACE_X14Y145 INT_INTERFACE 0
	)
	(tile 51 35 NULL_X35Y157 NULL 0
	)
	(tile 51 36 INT_X15Y145 INT 1
		(primitive_site TIEOFF_X22Y290 TIEOFF internal 3)
	)
	(tile 51 37 CLEXM_X15Y145 CLEXM 2
		(primitive_site SLICE_X22Y143 SLICEM internal 50)
		(primitive_site SLICE_X23Y143 SLICEX internal 43)
	)
	(tile 51 38 INT_X16Y145 INT 1
		(primitive_site TIEOFF_X23Y290 TIEOFF internal 3)
	)
	(tile 51 39 CLEXL_X16Y145 CLEXL 2
		(primitive_site SLICE_X24Y143 SLICEL internal 45)
		(primitive_site SLICE_X25Y143 SLICEX internal 43)
	)
	(tile 51 40 INT_X17Y145 INT 1
		(primitive_site TIEOFF_X24Y290 TIEOFF internal 3)
	)
	(tile 51 41 CLEXM_X17Y145 CLEXM 2
		(primitive_site SLICE_X26Y143 SLICEM internal 50)
		(primitive_site SLICE_X27Y143 SLICEX internal 43)
	)
	(tile 51 42 INT_X18Y145 INT 1
		(primitive_site TIEOFF_X25Y290 TIEOFF internal 3)
	)
	(tile 51 43 CLEXL_X18Y145 CLEXL 2
		(primitive_site SLICE_X28Y143 SLICEL internal 45)
		(primitive_site SLICE_X29Y143 SLICEX internal 43)
	)
	(tile 51 44 INT_X19Y145 INT 1
		(primitive_site TIEOFF_X26Y290 TIEOFF internal 3)
	)
	(tile 51 45 CLEXM_X19Y145 CLEXM 2
		(primitive_site SLICE_X30Y143 SLICEM internal 50)
		(primitive_site SLICE_X31Y143 SLICEX internal 43)
	)
	(tile 51 46 INT_X20Y145 INT 1
		(primitive_site TIEOFF_X28Y290 TIEOFF internal 3)
	)
	(tile 51 47 CLEXL_X20Y145 CLEXL 2
		(primitive_site SLICE_X32Y143 SLICEL internal 45)
		(primitive_site SLICE_X33Y143 SLICEX internal 43)
	)
	(tile 51 48 NULL_X48Y157 NULL 0
	)
	(tile 51 49 REG_V_X20Y145 REG_V 0
	)
	(tile 51 50 INT_X21Y145 INT 1
		(primitive_site TIEOFF_X31Y290 TIEOFF internal 3)
	)
	(tile 51 51 CLEXM_X21Y145 CLEXM 2
		(primitive_site SLICE_X34Y143 SLICEM internal 50)
		(primitive_site SLICE_X35Y143 SLICEX internal 43)
	)
	(tile 51 52 INT_X22Y145 INT 1
		(primitive_site TIEOFF_X33Y290 TIEOFF internal 3)
	)
	(tile 51 53 CLEXL_X22Y145 CLEXL 2
		(primitive_site SLICE_X36Y143 SLICEL internal 45)
		(primitive_site SLICE_X37Y143 SLICEX internal 43)
	)
	(tile 51 54 INT_X23Y145 INT 1
		(primitive_site TIEOFF_X35Y290 TIEOFF internal 3)
	)
	(tile 51 55 CLEXM_X23Y145 CLEXM 2
		(primitive_site SLICE_X38Y143 SLICEM internal 50)
		(primitive_site SLICE_X39Y143 SLICEX internal 43)
	)
	(tile 51 56 INT_X24Y145 INT 1
		(primitive_site TIEOFF_X36Y290 TIEOFF internal 3)
	)
	(tile 51 57 CLEXL_X24Y145 CLEXL 2
		(primitive_site SLICE_X40Y143 SLICEL internal 45)
		(primitive_site SLICE_X41Y143 SLICEX internal 43)
	)
	(tile 51 58 INT_X25Y145 INT 1
		(primitive_site TIEOFF_X37Y290 TIEOFF internal 3)
	)
	(tile 51 59 CLEXM_X25Y145 CLEXM 2
		(primitive_site SLICE_X42Y143 SLICEM internal 50)
		(primitive_site SLICE_X43Y143 SLICEX internal 43)
	)
	(tile 51 60 INT_X26Y145 INT 1
		(primitive_site TIEOFF_X38Y290 TIEOFF internal 3)
	)
	(tile 51 61 CLEXL_X26Y145 CLEXL 2
		(primitive_site SLICE_X44Y143 SLICEL internal 45)
		(primitive_site SLICE_X45Y143 SLICEX internal 43)
	)
	(tile 51 62 INT_BRAM_X27Y145 INT_BRAM 1
		(primitive_site TIEOFF_X39Y290 TIEOFF internal 3)
	)
	(tile 51 63 INT_INTERFACE_X27Y145 INT_INTERFACE 0
	)
	(tile 51 64 NULL_X64Y157 NULL 0
	)
	(tile 51 65 INT_X28Y145 INT 1
		(primitive_site TIEOFF_X40Y290 TIEOFF internal 3)
	)
	(tile 51 66 CLEXL_X28Y145 CLEXL 2
		(primitive_site SLICE_X46Y143 SLICEL internal 45)
		(primitive_site SLICE_X47Y143 SLICEX internal 43)
	)
	(tile 51 67 INT_X29Y145 INT 1
		(primitive_site TIEOFF_X41Y290 TIEOFF internal 3)
	)
	(tile 51 68 CLEXM_X29Y145 CLEXM 2
		(primitive_site SLICE_X48Y143 SLICEM internal 50)
		(primitive_site SLICE_X49Y143 SLICEX internal 43)
	)
	(tile 51 69 INT_X30Y145 INT 1
		(primitive_site TIEOFF_X42Y290 TIEOFF internal 3)
	)
	(tile 51 70 CLEXL_X30Y145 CLEXL 2
		(primitive_site SLICE_X50Y143 SLICEL internal 45)
		(primitive_site SLICE_X51Y143 SLICEX internal 43)
	)
	(tile 51 71 INT_X31Y145 INT 1
		(primitive_site TIEOFF_X43Y290 TIEOFF internal 3)
	)
	(tile 51 72 CLEXM_X31Y145 CLEXM 2
		(primitive_site SLICE_X52Y143 SLICEM internal 50)
		(primitive_site SLICE_X53Y143 SLICEX internal 43)
	)
	(tile 51 73 INT_X32Y145 INT 1
		(primitive_site TIEOFF_X44Y290 TIEOFF internal 3)
	)
	(tile 51 74 CLEXL_X32Y145 CLEXL 2
		(primitive_site SLICE_X54Y143 SLICEL internal 45)
		(primitive_site SLICE_X55Y143 SLICEX internal 43)
	)
	(tile 51 75 INT_X33Y145 INT 1
		(primitive_site TIEOFF_X45Y290 TIEOFF internal 3)
	)
	(tile 51 76 INT_INTERFACE_X33Y145 INT_INTERFACE 0
	)
	(tile 51 77 NULL_X77Y157 NULL 0
	)
	(tile 51 78 INT_X34Y145 INT 1
		(primitive_site TIEOFF_X46Y290 TIEOFF internal 3)
	)
	(tile 51 79 CLEXM_X34Y145 CLEXM 2
		(primitive_site SLICE_X56Y143 SLICEM internal 50)
		(primitive_site SLICE_X57Y143 SLICEX internal 43)
	)
	(tile 51 80 INT_X35Y145 INT 1
		(primitive_site TIEOFF_X48Y290 TIEOFF internal 3)
	)
	(tile 51 81 CLEXL_X35Y145 CLEXL 2
		(primitive_site SLICE_X58Y143 SLICEL internal 45)
		(primitive_site SLICE_X59Y143 SLICEX internal 43)
	)
	(tile 51 82 INT_X36Y145 INT 1
		(primitive_site TIEOFF_X50Y290 TIEOFF internal 3)
	)
	(tile 51 83 INT_INTERFACE_X36Y145 INT_INTERFACE 0
	)
	(tile 51 84 NULL_X84Y157 NULL 0
	)
	(tile 51 85 INT_X37Y145 INT 1
		(primitive_site TIEOFF_X51Y290 TIEOFF internal 3)
	)
	(tile 51 86 CLEXM_X37Y145 CLEXM 2
		(primitive_site SLICE_X60Y143 SLICEM internal 50)
		(primitive_site SLICE_X61Y143 SLICEX internal 43)
	)
	(tile 51 87 INT_X38Y145 INT 1
		(primitive_site TIEOFF_X53Y290 TIEOFF internal 3)
	)
	(tile 51 88 CLEXL_X38Y145 CLEXL 2
		(primitive_site SLICE_X62Y143 SLICEL internal 45)
		(primitive_site SLICE_X63Y143 SLICEX internal 43)
	)
	(tile 51 89 INT_BRAM_X39Y145 INT_BRAM 1
		(primitive_site TIEOFF_X55Y290 TIEOFF internal 3)
	)
	(tile 51 90 INT_INTERFACE_X39Y145 INT_INTERFACE 0
	)
	(tile 51 91 NULL_X91Y157 NULL 0
	)
	(tile 51 92 INT_X40Y145 INT 1
		(primitive_site TIEOFF_X56Y290 TIEOFF internal 3)
	)
	(tile 51 93 CLEXM_X40Y145 CLEXM 2
		(primitive_site SLICE_X64Y143 SLICEM internal 50)
		(primitive_site SLICE_X65Y143 SLICEX internal 43)
	)
	(tile 51 94 INT_X41Y145 INT 1
		(primitive_site TIEOFF_X58Y290 TIEOFF internal 3)
	)
	(tile 51 95 CLEXL_X41Y145 CLEXL 2
		(primitive_site SLICE_X66Y143 SLICEL internal 45)
		(primitive_site SLICE_X67Y143 SLICEX internal 43)
	)
	(tile 51 96 IOI_INT_X42Y145 IOI_INT 1
		(primitive_site TIEOFF_X60Y290 TIEOFF internal 3)
	)
	(tile 51 97 RIOI_X42Y145 RIOI 7
		(primitive_site OLOGIC_X17Y130 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y130 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y130 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y131 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y131 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y131 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y290 TIEOFF internal 3)
	)
	(tile 51 98 MCB_INT_BOT_X42Y145 MCB_INT_BOT 0
	)
	(tile 51 99 IOI_RTERM_X99Y157 IOI_RTERM 0
	)
	(tile 51 100 RIOB_X42Y145 RIOB 2
		(primitive_site H14 IOBS bonded 8)
		(primitive_site H13 IOBM bonded 8)
	)
	(tile 52 0 EMP_LIOB_X0Y156 EMP_LIOB 0
	)
	(tile 52 1 IOI_LTERM_X1Y156 IOI_LTERM 0
	)
	(tile 52 2 INT_X0Y144 INT_BRK 1
		(primitive_site TIEOFF_X0Y288 TIEOFF internal 3)
	)
	(tile 52 3 INT_INTERFACE_CARRY_X0Y144 INT_INTERFACE_CARRY 0
	)
	(tile 52 4 NULL_X4Y156 NULL 0
	)
	(tile 52 5 INT_X1Y144 INT_BRK 1
		(primitive_site TIEOFF_X2Y288 TIEOFF internal 3)
	)
	(tile 52 6 CLEXL_X1Y144 CLEXL 2
		(primitive_site SLICE_X0Y142 SLICEL internal 45)
		(primitive_site SLICE_X1Y142 SLICEX internal 43)
	)
	(tile 52 7 INT_X2Y144 INT_BRK 1
		(primitive_site TIEOFF_X4Y288 TIEOFF internal 3)
	)
	(tile 52 8 CLEXM_X2Y144 CLEXM 2
		(primitive_site SLICE_X2Y142 SLICEM internal 50)
		(primitive_site SLICE_X3Y142 SLICEX internal 43)
	)
	(tile 52 9 INT_BRAM_BRK_X3Y144 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y288 TIEOFF internal 3)
	)
	(tile 52 10 INT_INTERFACE_X3Y144 INT_INTERFACE 0
	)
	(tile 52 11 BRAMSITE2_X3Y144 BRAMSITE2 3
		(primitive_site RAMB16_X0Y72 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y72 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y73 RAMB8BWER internal 110)
	)
	(tile 52 12 INT_X4Y144 INT_BRK 1
		(primitive_site TIEOFF_X7Y288 TIEOFF internal 3)
	)
	(tile 52 13 CLEXL_X4Y144 CLEXL 2
		(primitive_site SLICE_X4Y142 SLICEL internal 45)
		(primitive_site SLICE_X5Y142 SLICEX internal 43)
	)
	(tile 52 14 INT_X5Y144 INT_BRK 1
		(primitive_site TIEOFF_X9Y288 TIEOFF internal 3)
	)
	(tile 52 15 CLEXM_X5Y144 CLEXM 2
		(primitive_site SLICE_X6Y142 SLICEM internal 50)
		(primitive_site SLICE_X7Y142 SLICEX internal 43)
	)
	(tile 52 16 INT_X6Y144 INT_BRK 1
		(primitive_site TIEOFF_X11Y288 TIEOFF internal 3)
	)
	(tile 52 17 CLEXL_X6Y144 CLEXL 2
		(primitive_site SLICE_X8Y142 SLICEL internal 45)
		(primitive_site SLICE_X9Y142 SLICEX internal 43)
	)
	(tile 52 18 INT_X7Y144 INT_BRK 1
		(primitive_site TIEOFF_X13Y288 TIEOFF internal 3)
	)
	(tile 52 19 CLEXM_X7Y144 CLEXM 2
		(primitive_site SLICE_X10Y142 SLICEM internal 50)
		(primitive_site SLICE_X11Y142 SLICEX internal 43)
	)
	(tile 52 20 INT_X8Y144 INT_BRK 1
		(primitive_site TIEOFF_X15Y288 TIEOFF internal 3)
	)
	(tile 52 21 INT_INTERFACE_X8Y144 INT_INTERFACE 0
	)
	(tile 52 22 MACCSITE2_X8Y144 MACCSITE2 1
		(primitive_site DSP48_X0Y36 DSP48A1 internal 346)
	)
	(tile 52 23 INT_X9Y144 INT_BRK 1
		(primitive_site TIEOFF_X16Y288 TIEOFF internal 3)
	)
	(tile 52 24 CLEXL_X9Y144 CLEXL 2
		(primitive_site SLICE_X12Y142 SLICEL internal 45)
		(primitive_site SLICE_X13Y142 SLICEX internal 43)
	)
	(tile 52 25 INT_X10Y144 INT_BRK 1
		(primitive_site TIEOFF_X17Y288 TIEOFF internal 3)
	)
	(tile 52 26 CLEXM_X10Y144 CLEXM 2
		(primitive_site SLICE_X14Y142 SLICEM internal 50)
		(primitive_site SLICE_X15Y142 SLICEX internal 43)
	)
	(tile 52 27 INT_X11Y144 INT_BRK 1
		(primitive_site TIEOFF_X18Y288 TIEOFF internal 3)
	)
	(tile 52 28 CLEXL_X11Y144 CLEXL 2
		(primitive_site SLICE_X16Y142 SLICEL internal 45)
		(primitive_site SLICE_X17Y142 SLICEX internal 43)
	)
	(tile 52 29 INT_X12Y144 INT_BRK 1
		(primitive_site TIEOFF_X19Y288 TIEOFF internal 3)
	)
	(tile 52 30 CLEXM_X12Y144 CLEXM 2
		(primitive_site SLICE_X18Y142 SLICEM internal 50)
		(primitive_site SLICE_X19Y142 SLICEX internal 43)
	)
	(tile 52 31 INT_X13Y144 INT_BRK 1
		(primitive_site TIEOFF_X20Y288 TIEOFF internal 3)
	)
	(tile 52 32 CLEXL_X13Y144 CLEXL 2
		(primitive_site SLICE_X20Y142 SLICEL internal 45)
		(primitive_site SLICE_X21Y142 SLICEX internal 43)
	)
	(tile 52 33 INT_BRAM_BRK_X14Y144 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y288 TIEOFF internal 3)
	)
	(tile 52 34 INT_INTERFACE_X14Y144 INT_INTERFACE 0
	)
	(tile 52 35 BRAMSITE2_X14Y144 BRAMSITE2 3
		(primitive_site RAMB16_X1Y72 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y72 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y73 RAMB8BWER internal 110)
	)
	(tile 52 36 INT_X15Y144 INT_BRK 1
		(primitive_site TIEOFF_X22Y288 TIEOFF internal 3)
	)
	(tile 52 37 CLEXM_X15Y144 CLEXM 2
		(primitive_site SLICE_X22Y142 SLICEM internal 50)
		(primitive_site SLICE_X23Y142 SLICEX internal 43)
	)
	(tile 52 38 INT_X16Y144 INT_BRK 1
		(primitive_site TIEOFF_X23Y288 TIEOFF internal 3)
	)
	(tile 52 39 CLEXL_X16Y144 CLEXL 2
		(primitive_site SLICE_X24Y142 SLICEL internal 45)
		(primitive_site SLICE_X25Y142 SLICEX internal 43)
	)
	(tile 52 40 INT_X17Y144 INT_BRK 1
		(primitive_site TIEOFF_X24Y288 TIEOFF internal 3)
	)
	(tile 52 41 CLEXM_X17Y144 CLEXM 2
		(primitive_site SLICE_X26Y142 SLICEM internal 50)
		(primitive_site SLICE_X27Y142 SLICEX internal 43)
	)
	(tile 52 42 INT_X18Y144 INT_BRK 1
		(primitive_site TIEOFF_X25Y288 TIEOFF internal 3)
	)
	(tile 52 43 CLEXL_X18Y144 CLEXL 2
		(primitive_site SLICE_X28Y142 SLICEL internal 45)
		(primitive_site SLICE_X29Y142 SLICEX internal 43)
	)
	(tile 52 44 INT_X19Y144 INT_BRK 1
		(primitive_site TIEOFF_X26Y288 TIEOFF internal 3)
	)
	(tile 52 45 CLEXM_X19Y144 CLEXM 2
		(primitive_site SLICE_X30Y142 SLICEM internal 50)
		(primitive_site SLICE_X31Y142 SLICEX internal 43)
	)
	(tile 52 46 INT_X20Y144 INT_BRK 1
		(primitive_site TIEOFF_X28Y288 TIEOFF internal 3)
	)
	(tile 52 47 CLEXL_X20Y144 CLEXL 2
		(primitive_site SLICE_X32Y142 SLICEL internal 45)
		(primitive_site SLICE_X33Y142 SLICEX internal 43)
	)
	(tile 52 48 NULL_X48Y156 NULL 0
	)
	(tile 52 49 REG_V_MIDBUF_TOP_X20Y144 REG_V_MIDBUF_TOP 0
	)
	(tile 52 50 INT_X21Y144 INT_BRK 1
		(primitive_site TIEOFF_X31Y288 TIEOFF internal 3)
	)
	(tile 52 51 CLEXM_X21Y144 CLEXM 2
		(primitive_site SLICE_X34Y142 SLICEM internal 50)
		(primitive_site SLICE_X35Y142 SLICEX internal 43)
	)
	(tile 52 52 INT_X22Y144 INT_BRK 1
		(primitive_site TIEOFF_X33Y288 TIEOFF internal 3)
	)
	(tile 52 53 CLEXL_X22Y144 CLEXL 2
		(primitive_site SLICE_X36Y142 SLICEL internal 45)
		(primitive_site SLICE_X37Y142 SLICEX internal 43)
	)
	(tile 52 54 INT_X23Y144 INT_BRK 1
		(primitive_site TIEOFF_X35Y288 TIEOFF internal 3)
	)
	(tile 52 55 CLEXM_X23Y144 CLEXM 2
		(primitive_site SLICE_X38Y142 SLICEM internal 50)
		(primitive_site SLICE_X39Y142 SLICEX internal 43)
	)
	(tile 52 56 INT_X24Y144 INT_BRK 1
		(primitive_site TIEOFF_X36Y288 TIEOFF internal 3)
	)
	(tile 52 57 CLEXL_X24Y144 CLEXL 2
		(primitive_site SLICE_X40Y142 SLICEL internal 45)
		(primitive_site SLICE_X41Y142 SLICEX internal 43)
	)
	(tile 52 58 INT_X25Y144 INT_BRK 1
		(primitive_site TIEOFF_X37Y288 TIEOFF internal 3)
	)
	(tile 52 59 CLEXM_X25Y144 CLEXM 2
		(primitive_site SLICE_X42Y142 SLICEM internal 50)
		(primitive_site SLICE_X43Y142 SLICEX internal 43)
	)
	(tile 52 60 INT_X26Y144 INT_BRK 1
		(primitive_site TIEOFF_X38Y288 TIEOFF internal 3)
	)
	(tile 52 61 CLEXL_X26Y144 CLEXL 2
		(primitive_site SLICE_X44Y142 SLICEL internal 45)
		(primitive_site SLICE_X45Y142 SLICEX internal 43)
	)
	(tile 52 62 INT_BRAM_BRK_X27Y144 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y288 TIEOFF internal 3)
	)
	(tile 52 63 INT_INTERFACE_X27Y144 INT_INTERFACE 0
	)
	(tile 52 64 BRAMSITE2_X27Y144 BRAMSITE2 3
		(primitive_site RAMB16_X2Y72 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y72 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y73 RAMB8BWER internal 110)
	)
	(tile 52 65 INT_X28Y144 INT_BRK 1
		(primitive_site TIEOFF_X40Y288 TIEOFF internal 3)
	)
	(tile 52 66 CLEXL_X28Y144 CLEXL 2
		(primitive_site SLICE_X46Y142 SLICEL internal 45)
		(primitive_site SLICE_X47Y142 SLICEX internal 43)
	)
	(tile 52 67 INT_X29Y144 INT_BRK 1
		(primitive_site TIEOFF_X41Y288 TIEOFF internal 3)
	)
	(tile 52 68 CLEXM_X29Y144 CLEXM 2
		(primitive_site SLICE_X48Y142 SLICEM internal 50)
		(primitive_site SLICE_X49Y142 SLICEX internal 43)
	)
	(tile 52 69 INT_X30Y144 INT_BRK 1
		(primitive_site TIEOFF_X42Y288 TIEOFF internal 3)
	)
	(tile 52 70 CLEXL_X30Y144 CLEXL 2
		(primitive_site SLICE_X50Y142 SLICEL internal 45)
		(primitive_site SLICE_X51Y142 SLICEX internal 43)
	)
	(tile 52 71 INT_X31Y144 INT_BRK 1
		(primitive_site TIEOFF_X43Y288 TIEOFF internal 3)
	)
	(tile 52 72 CLEXM_X31Y144 CLEXM 2
		(primitive_site SLICE_X52Y142 SLICEM internal 50)
		(primitive_site SLICE_X53Y142 SLICEX internal 43)
	)
	(tile 52 73 INT_X32Y144 INT_BRK 1
		(primitive_site TIEOFF_X44Y288 TIEOFF internal 3)
	)
	(tile 52 74 CLEXL_X32Y144 CLEXL 2
		(primitive_site SLICE_X54Y142 SLICEL internal 45)
		(primitive_site SLICE_X55Y142 SLICEX internal 43)
	)
	(tile 52 75 INT_X33Y144 INT_BRK 1
		(primitive_site TIEOFF_X45Y288 TIEOFF internal 3)
	)
	(tile 52 76 INT_INTERFACE_X33Y144 INT_INTERFACE 0
	)
	(tile 52 77 MACCSITE2_X33Y144 MACCSITE2 1
		(primitive_site DSP48_X1Y36 DSP48A1 internal 346)
	)
	(tile 52 78 INT_X34Y144 INT_BRK 1
		(primitive_site TIEOFF_X46Y288 TIEOFF internal 3)
	)
	(tile 52 79 CLEXM_X34Y144 CLEXM 2
		(primitive_site SLICE_X56Y142 SLICEM internal 50)
		(primitive_site SLICE_X57Y142 SLICEX internal 43)
	)
	(tile 52 80 INT_X35Y144 INT_BRK 1
		(primitive_site TIEOFF_X48Y288 TIEOFF internal 3)
	)
	(tile 52 81 CLEXL_X35Y144 CLEXL 2
		(primitive_site SLICE_X58Y142 SLICEL internal 45)
		(primitive_site SLICE_X59Y142 SLICEX internal 43)
	)
	(tile 52 82 INT_X36Y144 INT_BRK 1
		(primitive_site TIEOFF_X50Y288 TIEOFF internal 3)
	)
	(tile 52 83 INT_INTERFACE_X36Y144 INT_INTERFACE 0
	)
	(tile 52 84 MACCSITE2_X36Y144 MACCSITE2 1
		(primitive_site DSP48_X2Y36 DSP48A1 internal 346)
	)
	(tile 52 85 INT_X37Y144 INT_BRK 1
		(primitive_site TIEOFF_X51Y288 TIEOFF internal 3)
	)
	(tile 52 86 CLEXM_X37Y144 CLEXM 2
		(primitive_site SLICE_X60Y142 SLICEM internal 50)
		(primitive_site SLICE_X61Y142 SLICEX internal 43)
	)
	(tile 52 87 INT_X38Y144 INT_BRK 1
		(primitive_site TIEOFF_X53Y288 TIEOFF internal 3)
	)
	(tile 52 88 CLEXL_X38Y144 CLEXL 2
		(primitive_site SLICE_X62Y142 SLICEL internal 45)
		(primitive_site SLICE_X63Y142 SLICEX internal 43)
	)
	(tile 52 89 INT_BRAM_BRK_X39Y144 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y288 TIEOFF internal 3)
	)
	(tile 52 90 INT_INTERFACE_X39Y144 INT_INTERFACE 0
	)
	(tile 52 91 BRAMSITE2_X39Y144 BRAMSITE2 3
		(primitive_site RAMB16_X3Y72 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y72 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y73 RAMB8BWER internal 110)
	)
	(tile 52 92 INT_X40Y144 INT_BRK 1
		(primitive_site TIEOFF_X56Y288 TIEOFF internal 3)
	)
	(tile 52 93 CLEXM_X40Y144 CLEXM 2
		(primitive_site SLICE_X64Y142 SLICEM internal 50)
		(primitive_site SLICE_X65Y142 SLICEX internal 43)
	)
	(tile 52 94 INT_X41Y144 INT_BRK 1
		(primitive_site TIEOFF_X58Y288 TIEOFF internal 3)
	)
	(tile 52 95 CLEXL_X41Y144 CLEXL 2
		(primitive_site SLICE_X66Y142 SLICEL internal 45)
		(primitive_site SLICE_X67Y142 SLICEX internal 43)
	)
	(tile 52 96 INT_X42Y144 INT_BRK 1
		(primitive_site TIEOFF_X60Y288 TIEOFF internal 3)
	)
	(tile 52 97 INT_INTERFACE_CARRY_X42Y144 INT_INTERFACE_CARRY 0
	)
	(tile 52 98 NULL_X98Y156 NULL 0
	)
	(tile 52 99 IOI_RTERM_X99Y156 IOI_RTERM 0
	)
	(tile 52 100 EMP_RIOB_X42Y144 EMP_RIOB 0
	)
	(tile 53 0 EMP_LIOB_X0Y155 EMP_LIOB 0
	)
	(tile 53 1 IOI_LTERM_X1Y155 IOI_LTERM 0
	)
	(tile 53 2 INT_X0Y143 INT 1
		(primitive_site TIEOFF_X0Y286 TIEOFF internal 3)
	)
	(tile 53 3 INT_INTERFACE_X0Y143 INT_INTERFACE 0
	)
	(tile 53 4 MCB_MUI2_X0Y143 MCB_MUI2 0
	)
	(tile 53 5 INT_X1Y143 INT 1
		(primitive_site TIEOFF_X2Y286 TIEOFF internal 3)
	)
	(tile 53 6 CLEXL_X1Y143 CLEXL 2
		(primitive_site SLICE_X0Y141 SLICEL internal 45)
		(primitive_site SLICE_X1Y141 SLICEX internal 43)
	)
	(tile 53 7 INT_X2Y143 INT 1
		(primitive_site TIEOFF_X4Y286 TIEOFF internal 3)
	)
	(tile 53 8 CLEXM_X2Y143 CLEXM 2
		(primitive_site SLICE_X2Y141 SLICEM internal 50)
		(primitive_site SLICE_X3Y141 SLICEX internal 43)
	)
	(tile 53 9 INT_BRAM_X3Y143 INT_BRAM 1
		(primitive_site TIEOFF_X6Y286 TIEOFF internal 3)
	)
	(tile 53 10 INT_INTERFACE_X3Y143 INT_INTERFACE 0
	)
	(tile 53 11 NULL_X11Y155 NULL 0
	)
	(tile 53 12 INT_X4Y143 INT 1
		(primitive_site TIEOFF_X7Y286 TIEOFF internal 3)
	)
	(tile 53 13 CLEXL_X4Y143 CLEXL 2
		(primitive_site SLICE_X4Y141 SLICEL internal 45)
		(primitive_site SLICE_X5Y141 SLICEX internal 43)
	)
	(tile 53 14 INT_X5Y143 INT 1
		(primitive_site TIEOFF_X9Y286 TIEOFF internal 3)
	)
	(tile 53 15 CLEXM_X5Y143 CLEXM 2
		(primitive_site SLICE_X6Y141 SLICEM internal 50)
		(primitive_site SLICE_X7Y141 SLICEX internal 43)
	)
	(tile 53 16 INT_X6Y143 INT 1
		(primitive_site TIEOFF_X11Y286 TIEOFF internal 3)
	)
	(tile 53 17 CLEXL_X6Y143 CLEXL 2
		(primitive_site SLICE_X8Y141 SLICEL internal 45)
		(primitive_site SLICE_X9Y141 SLICEX internal 43)
	)
	(tile 53 18 INT_X7Y143 INT 1
		(primitive_site TIEOFF_X13Y286 TIEOFF internal 3)
	)
	(tile 53 19 CLEXM_X7Y143 CLEXM 2
		(primitive_site SLICE_X10Y141 SLICEM internal 50)
		(primitive_site SLICE_X11Y141 SLICEX internal 43)
	)
	(tile 53 20 INT_X8Y143 INT 1
		(primitive_site TIEOFF_X15Y286 TIEOFF internal 3)
	)
	(tile 53 21 INT_INTERFACE_X8Y143 INT_INTERFACE 0
	)
	(tile 53 22 NULL_X22Y155 NULL 0
	)
	(tile 53 23 INT_X9Y143 INT 1
		(primitive_site TIEOFF_X16Y286 TIEOFF internal 3)
	)
	(tile 53 24 CLEXL_X9Y143 CLEXL 2
		(primitive_site SLICE_X12Y141 SLICEL internal 45)
		(primitive_site SLICE_X13Y141 SLICEX internal 43)
	)
	(tile 53 25 INT_X10Y143 INT 1
		(primitive_site TIEOFF_X17Y286 TIEOFF internal 3)
	)
	(tile 53 26 CLEXM_X10Y143 CLEXM 2
		(primitive_site SLICE_X14Y141 SLICEM internal 50)
		(primitive_site SLICE_X15Y141 SLICEX internal 43)
	)
	(tile 53 27 INT_X11Y143 INT 1
		(primitive_site TIEOFF_X18Y286 TIEOFF internal 3)
	)
	(tile 53 28 CLEXL_X11Y143 CLEXL 2
		(primitive_site SLICE_X16Y141 SLICEL internal 45)
		(primitive_site SLICE_X17Y141 SLICEX internal 43)
	)
	(tile 53 29 INT_X12Y143 INT 1
		(primitive_site TIEOFF_X19Y286 TIEOFF internal 3)
	)
	(tile 53 30 CLEXM_X12Y143 CLEXM 2
		(primitive_site SLICE_X18Y141 SLICEM internal 50)
		(primitive_site SLICE_X19Y141 SLICEX internal 43)
	)
	(tile 53 31 INT_X13Y143 INT 1
		(primitive_site TIEOFF_X20Y286 TIEOFF internal 3)
	)
	(tile 53 32 CLEXL_X13Y143 CLEXL 2
		(primitive_site SLICE_X20Y141 SLICEL internal 45)
		(primitive_site SLICE_X21Y141 SLICEX internal 43)
	)
	(tile 53 33 INT_BRAM_X14Y143 INT_BRAM 1
		(primitive_site TIEOFF_X21Y286 TIEOFF internal 3)
	)
	(tile 53 34 INT_INTERFACE_X14Y143 INT_INTERFACE 0
	)
	(tile 53 35 NULL_X35Y155 NULL 0
	)
	(tile 53 36 INT_X15Y143 INT 1
		(primitive_site TIEOFF_X22Y286 TIEOFF internal 3)
	)
	(tile 53 37 CLEXM_X15Y143 CLEXM 2
		(primitive_site SLICE_X22Y141 SLICEM internal 50)
		(primitive_site SLICE_X23Y141 SLICEX internal 43)
	)
	(tile 53 38 INT_X16Y143 INT 1
		(primitive_site TIEOFF_X23Y286 TIEOFF internal 3)
	)
	(tile 53 39 CLEXL_X16Y143 CLEXL 2
		(primitive_site SLICE_X24Y141 SLICEL internal 45)
		(primitive_site SLICE_X25Y141 SLICEX internal 43)
	)
	(tile 53 40 INT_X17Y143 INT 1
		(primitive_site TIEOFF_X24Y286 TIEOFF internal 3)
	)
	(tile 53 41 CLEXM_X17Y143 CLEXM 2
		(primitive_site SLICE_X26Y141 SLICEM internal 50)
		(primitive_site SLICE_X27Y141 SLICEX internal 43)
	)
	(tile 53 42 INT_X18Y143 INT 1
		(primitive_site TIEOFF_X25Y286 TIEOFF internal 3)
	)
	(tile 53 43 CLEXL_X18Y143 CLEXL 2
		(primitive_site SLICE_X28Y141 SLICEL internal 45)
		(primitive_site SLICE_X29Y141 SLICEX internal 43)
	)
	(tile 53 44 INT_X19Y143 INT 1
		(primitive_site TIEOFF_X26Y286 TIEOFF internal 3)
	)
	(tile 53 45 CLEXM_X19Y143 CLEXM 2
		(primitive_site SLICE_X30Y141 SLICEM internal 50)
		(primitive_site SLICE_X31Y141 SLICEX internal 43)
	)
	(tile 53 46 INT_X20Y143 INT 1
		(primitive_site TIEOFF_X28Y286 TIEOFF internal 3)
	)
	(tile 53 47 CLEXL_X20Y143 CLEXL 2
		(primitive_site SLICE_X32Y141 SLICEL internal 45)
		(primitive_site SLICE_X33Y141 SLICEX internal 43)
	)
	(tile 53 48 NULL_X48Y155 NULL 0
	)
	(tile 53 49 REG_V_HCLKBUF_TOP_X20Y143 REG_V_HCLKBUF_TOP 0
	)
	(tile 53 50 INT_X21Y143 INT 1
		(primitive_site TIEOFF_X31Y286 TIEOFF internal 3)
	)
	(tile 53 51 CLEXM_X21Y143 CLEXM 2
		(primitive_site SLICE_X34Y141 SLICEM internal 50)
		(primitive_site SLICE_X35Y141 SLICEX internal 43)
	)
	(tile 53 52 INT_X22Y143 INT 1
		(primitive_site TIEOFF_X33Y286 TIEOFF internal 3)
	)
	(tile 53 53 CLEXL_X22Y143 CLEXL 2
		(primitive_site SLICE_X36Y141 SLICEL internal 45)
		(primitive_site SLICE_X37Y141 SLICEX internal 43)
	)
	(tile 53 54 INT_X23Y143 INT 1
		(primitive_site TIEOFF_X35Y286 TIEOFF internal 3)
	)
	(tile 53 55 CLEXM_X23Y143 CLEXM 2
		(primitive_site SLICE_X38Y141 SLICEM internal 50)
		(primitive_site SLICE_X39Y141 SLICEX internal 43)
	)
	(tile 53 56 INT_X24Y143 INT 1
		(primitive_site TIEOFF_X36Y286 TIEOFF internal 3)
	)
	(tile 53 57 CLEXL_X24Y143 CLEXL 2
		(primitive_site SLICE_X40Y141 SLICEL internal 45)
		(primitive_site SLICE_X41Y141 SLICEX internal 43)
	)
	(tile 53 58 INT_X25Y143 INT 1
		(primitive_site TIEOFF_X37Y286 TIEOFF internal 3)
	)
	(tile 53 59 CLEXM_X25Y143 CLEXM 2
		(primitive_site SLICE_X42Y141 SLICEM internal 50)
		(primitive_site SLICE_X43Y141 SLICEX internal 43)
	)
	(tile 53 60 INT_X26Y143 INT 1
		(primitive_site TIEOFF_X38Y286 TIEOFF internal 3)
	)
	(tile 53 61 CLEXL_X26Y143 CLEXL 2
		(primitive_site SLICE_X44Y141 SLICEL internal 45)
		(primitive_site SLICE_X45Y141 SLICEX internal 43)
	)
	(tile 53 62 INT_BRAM_X27Y143 INT_BRAM 1
		(primitive_site TIEOFF_X39Y286 TIEOFF internal 3)
	)
	(tile 53 63 INT_INTERFACE_X27Y143 INT_INTERFACE 0
	)
	(tile 53 64 NULL_X64Y155 NULL 0
	)
	(tile 53 65 INT_X28Y143 INT 1
		(primitive_site TIEOFF_X40Y286 TIEOFF internal 3)
	)
	(tile 53 66 CLEXL_X28Y143 CLEXL 2
		(primitive_site SLICE_X46Y141 SLICEL internal 45)
		(primitive_site SLICE_X47Y141 SLICEX internal 43)
	)
	(tile 53 67 INT_X29Y143 INT 1
		(primitive_site TIEOFF_X41Y286 TIEOFF internal 3)
	)
	(tile 53 68 CLEXM_X29Y143 CLEXM 2
		(primitive_site SLICE_X48Y141 SLICEM internal 50)
		(primitive_site SLICE_X49Y141 SLICEX internal 43)
	)
	(tile 53 69 INT_X30Y143 INT 1
		(primitive_site TIEOFF_X42Y286 TIEOFF internal 3)
	)
	(tile 53 70 CLEXL_X30Y143 CLEXL 2
		(primitive_site SLICE_X50Y141 SLICEL internal 45)
		(primitive_site SLICE_X51Y141 SLICEX internal 43)
	)
	(tile 53 71 INT_X31Y143 INT 1
		(primitive_site TIEOFF_X43Y286 TIEOFF internal 3)
	)
	(tile 53 72 CLEXM_X31Y143 CLEXM 2
		(primitive_site SLICE_X52Y141 SLICEM internal 50)
		(primitive_site SLICE_X53Y141 SLICEX internal 43)
	)
	(tile 53 73 INT_X32Y143 INT 1
		(primitive_site TIEOFF_X44Y286 TIEOFF internal 3)
	)
	(tile 53 74 CLEXL_X32Y143 CLEXL 2
		(primitive_site SLICE_X54Y141 SLICEL internal 45)
		(primitive_site SLICE_X55Y141 SLICEX internal 43)
	)
	(tile 53 75 INT_X33Y143 INT 1
		(primitive_site TIEOFF_X45Y286 TIEOFF internal 3)
	)
	(tile 53 76 INT_INTERFACE_X33Y143 INT_INTERFACE 0
	)
	(tile 53 77 NULL_X77Y155 NULL 0
	)
	(tile 53 78 INT_X34Y143 INT 1
		(primitive_site TIEOFF_X46Y286 TIEOFF internal 3)
	)
	(tile 53 79 CLEXM_X34Y143 CLEXM 2
		(primitive_site SLICE_X56Y141 SLICEM internal 50)
		(primitive_site SLICE_X57Y141 SLICEX internal 43)
	)
	(tile 53 80 INT_X35Y143 INT 1
		(primitive_site TIEOFF_X48Y286 TIEOFF internal 3)
	)
	(tile 53 81 CLEXL_X35Y143 CLEXL 2
		(primitive_site SLICE_X58Y141 SLICEL internal 45)
		(primitive_site SLICE_X59Y141 SLICEX internal 43)
	)
	(tile 53 82 INT_X36Y143 INT 1
		(primitive_site TIEOFF_X50Y286 TIEOFF internal 3)
	)
	(tile 53 83 INT_INTERFACE_X36Y143 INT_INTERFACE 0
	)
	(tile 53 84 NULL_X84Y155 NULL 0
	)
	(tile 53 85 INT_X37Y143 INT 1
		(primitive_site TIEOFF_X51Y286 TIEOFF internal 3)
	)
	(tile 53 86 CLEXM_X37Y143 CLEXM 2
		(primitive_site SLICE_X60Y141 SLICEM internal 50)
		(primitive_site SLICE_X61Y141 SLICEX internal 43)
	)
	(tile 53 87 INT_X38Y143 INT 1
		(primitive_site TIEOFF_X53Y286 TIEOFF internal 3)
	)
	(tile 53 88 CLEXL_X38Y143 CLEXL 2
		(primitive_site SLICE_X62Y141 SLICEL internal 45)
		(primitive_site SLICE_X63Y141 SLICEX internal 43)
	)
	(tile 53 89 INT_BRAM_X39Y143 INT_BRAM 1
		(primitive_site TIEOFF_X55Y286 TIEOFF internal 3)
	)
	(tile 53 90 INT_INTERFACE_X39Y143 INT_INTERFACE 0
	)
	(tile 53 91 NULL_X91Y155 NULL 0
	)
	(tile 53 92 INT_X40Y143 INT 1
		(primitive_site TIEOFF_X56Y286 TIEOFF internal 3)
	)
	(tile 53 93 CLEXM_X40Y143 CLEXM 2
		(primitive_site SLICE_X64Y141 SLICEM internal 50)
		(primitive_site SLICE_X65Y141 SLICEX internal 43)
	)
	(tile 53 94 INT_X41Y143 INT 1
		(primitive_site TIEOFF_X58Y286 TIEOFF internal 3)
	)
	(tile 53 95 CLEXL_X41Y143 CLEXL 2
		(primitive_site SLICE_X66Y141 SLICEL internal 45)
		(primitive_site SLICE_X67Y141 SLICEX internal 43)
	)
	(tile 53 96 INT_X42Y143 INT 1
		(primitive_site TIEOFF_X60Y286 TIEOFF internal 3)
	)
	(tile 53 97 INT_INTERFACE_X42Y143 INT_INTERFACE 0
	)
	(tile 53 98 MCB_MUI2_X42Y143 MCB_MUI2 0
	)
	(tile 53 99 IOI_RTERM_X99Y155 IOI_RTERM 0
	)
	(tile 53 100 EMP_RIOB_X42Y143 EMP_RIOB 0
	)
	(tile 54 0 LIOB_X0Y142 LIOB 2
		(primitive_site PAD383 IOBM unbonded 8)
		(primitive_site PAD384 IOBS unbonded 8)
	)
	(tile 54 1 IOI_LTERM_X1Y154 IOI_LTERM 0
	)
	(tile 54 2 LIOI_INT_X0Y142 LIOI_INT 1
		(primitive_site TIEOFF_X0Y284 TIEOFF internal 3)
	)
	(tile 54 3 LIOI_X0Y142 LIOI 7
		(primitive_site OLOGIC_X0Y128 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y128 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y128 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y129 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y129 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y129 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y284 TIEOFF internal 3)
	)
	(tile 54 4 MCB_INT_BOT_X0Y142 MCB_INT_BOT 0
	)
	(tile 54 5 INT_X1Y142 INT 1
		(primitive_site TIEOFF_X2Y284 TIEOFF internal 3)
	)
	(tile 54 6 CLEXL_X1Y142 CLEXL 2
		(primitive_site SLICE_X0Y140 SLICEL internal 45)
		(primitive_site SLICE_X1Y140 SLICEX internal 43)
	)
	(tile 54 7 INT_X2Y142 INT 1
		(primitive_site TIEOFF_X4Y284 TIEOFF internal 3)
	)
	(tile 54 8 CLEXM_X2Y142 CLEXM 2
		(primitive_site SLICE_X2Y140 SLICEM internal 50)
		(primitive_site SLICE_X3Y140 SLICEX internal 43)
	)
	(tile 54 9 INT_BRAM_X3Y142 INT_BRAM 1
		(primitive_site TIEOFF_X6Y284 TIEOFF internal 3)
	)
	(tile 54 10 INT_INTERFACE_X3Y142 INT_INTERFACE 0
	)
	(tile 54 11 NULL_X11Y154 NULL 0
	)
	(tile 54 12 INT_X4Y142 INT 1
		(primitive_site TIEOFF_X7Y284 TIEOFF internal 3)
	)
	(tile 54 13 CLEXL_X4Y142 CLEXL 2
		(primitive_site SLICE_X4Y140 SLICEL internal 45)
		(primitive_site SLICE_X5Y140 SLICEX internal 43)
	)
	(tile 54 14 INT_X5Y142 INT 1
		(primitive_site TIEOFF_X9Y284 TIEOFF internal 3)
	)
	(tile 54 15 CLEXM_X5Y142 CLEXM 2
		(primitive_site SLICE_X6Y140 SLICEM internal 50)
		(primitive_site SLICE_X7Y140 SLICEX internal 43)
	)
	(tile 54 16 INT_X6Y142 INT 1
		(primitive_site TIEOFF_X11Y284 TIEOFF internal 3)
	)
	(tile 54 17 CLEXL_X6Y142 CLEXL 2
		(primitive_site SLICE_X8Y140 SLICEL internal 45)
		(primitive_site SLICE_X9Y140 SLICEX internal 43)
	)
	(tile 54 18 INT_X7Y142 INT 1
		(primitive_site TIEOFF_X13Y284 TIEOFF internal 3)
	)
	(tile 54 19 CLEXM_X7Y142 CLEXM 2
		(primitive_site SLICE_X10Y140 SLICEM internal 50)
		(primitive_site SLICE_X11Y140 SLICEX internal 43)
	)
	(tile 54 20 INT_X8Y142 INT 1
		(primitive_site TIEOFF_X15Y284 TIEOFF internal 3)
	)
	(tile 54 21 INT_INTERFACE_X8Y142 INT_INTERFACE 0
	)
	(tile 54 22 NULL_X22Y154 NULL 0
	)
	(tile 54 23 INT_X9Y142 INT 1
		(primitive_site TIEOFF_X16Y284 TIEOFF internal 3)
	)
	(tile 54 24 CLEXL_X9Y142 CLEXL 2
		(primitive_site SLICE_X12Y140 SLICEL internal 45)
		(primitive_site SLICE_X13Y140 SLICEX internal 43)
	)
	(tile 54 25 INT_X10Y142 INT 1
		(primitive_site TIEOFF_X17Y284 TIEOFF internal 3)
	)
	(tile 54 26 CLEXM_X10Y142 CLEXM 2
		(primitive_site SLICE_X14Y140 SLICEM internal 50)
		(primitive_site SLICE_X15Y140 SLICEX internal 43)
	)
	(tile 54 27 INT_X11Y142 INT 1
		(primitive_site TIEOFF_X18Y284 TIEOFF internal 3)
	)
	(tile 54 28 CLEXL_X11Y142 CLEXL 2
		(primitive_site SLICE_X16Y140 SLICEL internal 45)
		(primitive_site SLICE_X17Y140 SLICEX internal 43)
	)
	(tile 54 29 INT_X12Y142 INT 1
		(primitive_site TIEOFF_X19Y284 TIEOFF internal 3)
	)
	(tile 54 30 CLEXM_X12Y142 CLEXM 2
		(primitive_site SLICE_X18Y140 SLICEM internal 50)
		(primitive_site SLICE_X19Y140 SLICEX internal 43)
	)
	(tile 54 31 INT_X13Y142 INT 1
		(primitive_site TIEOFF_X20Y284 TIEOFF internal 3)
	)
	(tile 54 32 CLEXL_X13Y142 CLEXL 2
		(primitive_site SLICE_X20Y140 SLICEL internal 45)
		(primitive_site SLICE_X21Y140 SLICEX internal 43)
	)
	(tile 54 33 INT_BRAM_X14Y142 INT_BRAM 1
		(primitive_site TIEOFF_X21Y284 TIEOFF internal 3)
	)
	(tile 54 34 INT_INTERFACE_X14Y142 INT_INTERFACE 0
	)
	(tile 54 35 NULL_X35Y154 NULL 0
	)
	(tile 54 36 INT_X15Y142 INT 1
		(primitive_site TIEOFF_X22Y284 TIEOFF internal 3)
	)
	(tile 54 37 CLEXM_X15Y142 CLEXM 2
		(primitive_site SLICE_X22Y140 SLICEM internal 50)
		(primitive_site SLICE_X23Y140 SLICEX internal 43)
	)
	(tile 54 38 INT_X16Y142 INT 1
		(primitive_site TIEOFF_X23Y284 TIEOFF internal 3)
	)
	(tile 54 39 CLEXL_X16Y142 CLEXL 2
		(primitive_site SLICE_X24Y140 SLICEL internal 45)
		(primitive_site SLICE_X25Y140 SLICEX internal 43)
	)
	(tile 54 40 INT_X17Y142 INT 1
		(primitive_site TIEOFF_X24Y284 TIEOFF internal 3)
	)
	(tile 54 41 CLEXM_X17Y142 CLEXM 2
		(primitive_site SLICE_X26Y140 SLICEM internal 50)
		(primitive_site SLICE_X27Y140 SLICEX internal 43)
	)
	(tile 54 42 INT_X18Y142 INT 1
		(primitive_site TIEOFF_X25Y284 TIEOFF internal 3)
	)
	(tile 54 43 CLEXL_X18Y142 CLEXL 2
		(primitive_site SLICE_X28Y140 SLICEL internal 45)
		(primitive_site SLICE_X29Y140 SLICEX internal 43)
	)
	(tile 54 44 INT_X19Y142 INT 1
		(primitive_site TIEOFF_X26Y284 TIEOFF internal 3)
	)
	(tile 54 45 CLEXM_X19Y142 CLEXM 2
		(primitive_site SLICE_X30Y140 SLICEM internal 50)
		(primitive_site SLICE_X31Y140 SLICEX internal 43)
	)
	(tile 54 46 INT_X20Y142 INT 1
		(primitive_site TIEOFF_X28Y284 TIEOFF internal 3)
	)
	(tile 54 47 CLEXL_X20Y142 CLEXL 2
		(primitive_site SLICE_X32Y140 SLICEL internal 45)
		(primitive_site SLICE_X33Y140 SLICEX internal 43)
	)
	(tile 54 48 NULL_X48Y154 NULL 0
	)
	(tile 54 49 REG_V_X20Y142 REG_V 0
	)
	(tile 54 50 INT_X21Y142 INT 1
		(primitive_site TIEOFF_X31Y284 TIEOFF internal 3)
	)
	(tile 54 51 CLEXM_X21Y142 CLEXM 2
		(primitive_site SLICE_X34Y140 SLICEM internal 50)
		(primitive_site SLICE_X35Y140 SLICEX internal 43)
	)
	(tile 54 52 INT_X22Y142 INT 1
		(primitive_site TIEOFF_X33Y284 TIEOFF internal 3)
	)
	(tile 54 53 CLEXL_X22Y142 CLEXL 2
		(primitive_site SLICE_X36Y140 SLICEL internal 45)
		(primitive_site SLICE_X37Y140 SLICEX internal 43)
	)
	(tile 54 54 INT_X23Y142 INT 1
		(primitive_site TIEOFF_X35Y284 TIEOFF internal 3)
	)
	(tile 54 55 CLEXM_X23Y142 CLEXM 2
		(primitive_site SLICE_X38Y140 SLICEM internal 50)
		(primitive_site SLICE_X39Y140 SLICEX internal 43)
	)
	(tile 54 56 INT_X24Y142 INT 1
		(primitive_site TIEOFF_X36Y284 TIEOFF internal 3)
	)
	(tile 54 57 CLEXL_X24Y142 CLEXL 2
		(primitive_site SLICE_X40Y140 SLICEL internal 45)
		(primitive_site SLICE_X41Y140 SLICEX internal 43)
	)
	(tile 54 58 INT_X25Y142 INT 1
		(primitive_site TIEOFF_X37Y284 TIEOFF internal 3)
	)
	(tile 54 59 CLEXM_X25Y142 CLEXM 2
		(primitive_site SLICE_X42Y140 SLICEM internal 50)
		(primitive_site SLICE_X43Y140 SLICEX internal 43)
	)
	(tile 54 60 INT_X26Y142 INT 1
		(primitive_site TIEOFF_X38Y284 TIEOFF internal 3)
	)
	(tile 54 61 CLEXL_X26Y142 CLEXL 2
		(primitive_site SLICE_X44Y140 SLICEL internal 45)
		(primitive_site SLICE_X45Y140 SLICEX internal 43)
	)
	(tile 54 62 INT_BRAM_X27Y142 INT_BRAM 1
		(primitive_site TIEOFF_X39Y284 TIEOFF internal 3)
	)
	(tile 54 63 INT_INTERFACE_X27Y142 INT_INTERFACE 0
	)
	(tile 54 64 NULL_X64Y154 NULL 0
	)
	(tile 54 65 INT_X28Y142 INT 1
		(primitive_site TIEOFF_X40Y284 TIEOFF internal 3)
	)
	(tile 54 66 CLEXL_X28Y142 CLEXL 2
		(primitive_site SLICE_X46Y140 SLICEL internal 45)
		(primitive_site SLICE_X47Y140 SLICEX internal 43)
	)
	(tile 54 67 INT_X29Y142 INT 1
		(primitive_site TIEOFF_X41Y284 TIEOFF internal 3)
	)
	(tile 54 68 CLEXM_X29Y142 CLEXM 2
		(primitive_site SLICE_X48Y140 SLICEM internal 50)
		(primitive_site SLICE_X49Y140 SLICEX internal 43)
	)
	(tile 54 69 INT_X30Y142 INT 1
		(primitive_site TIEOFF_X42Y284 TIEOFF internal 3)
	)
	(tile 54 70 CLEXL_X30Y142 CLEXL 2
		(primitive_site SLICE_X50Y140 SLICEL internal 45)
		(primitive_site SLICE_X51Y140 SLICEX internal 43)
	)
	(tile 54 71 INT_X31Y142 INT 1
		(primitive_site TIEOFF_X43Y284 TIEOFF internal 3)
	)
	(tile 54 72 CLEXM_X31Y142 CLEXM 2
		(primitive_site SLICE_X52Y140 SLICEM internal 50)
		(primitive_site SLICE_X53Y140 SLICEX internal 43)
	)
	(tile 54 73 INT_X32Y142 INT 1
		(primitive_site TIEOFF_X44Y284 TIEOFF internal 3)
	)
	(tile 54 74 CLEXL_X32Y142 CLEXL 2
		(primitive_site SLICE_X54Y140 SLICEL internal 45)
		(primitive_site SLICE_X55Y140 SLICEX internal 43)
	)
	(tile 54 75 INT_X33Y142 INT 1
		(primitive_site TIEOFF_X45Y284 TIEOFF internal 3)
	)
	(tile 54 76 INT_INTERFACE_X33Y142 INT_INTERFACE 0
	)
	(tile 54 77 NULL_X77Y154 NULL 0
	)
	(tile 54 78 INT_X34Y142 INT 1
		(primitive_site TIEOFF_X46Y284 TIEOFF internal 3)
	)
	(tile 54 79 CLEXM_X34Y142 CLEXM 2
		(primitive_site SLICE_X56Y140 SLICEM internal 50)
		(primitive_site SLICE_X57Y140 SLICEX internal 43)
	)
	(tile 54 80 INT_X35Y142 INT 1
		(primitive_site TIEOFF_X48Y284 TIEOFF internal 3)
	)
	(tile 54 81 CLEXL_X35Y142 CLEXL 2
		(primitive_site SLICE_X58Y140 SLICEL internal 45)
		(primitive_site SLICE_X59Y140 SLICEX internal 43)
	)
	(tile 54 82 INT_X36Y142 INT 1
		(primitive_site TIEOFF_X50Y284 TIEOFF internal 3)
	)
	(tile 54 83 INT_INTERFACE_X36Y142 INT_INTERFACE 0
	)
	(tile 54 84 NULL_X84Y154 NULL 0
	)
	(tile 54 85 INT_X37Y142 INT 1
		(primitive_site TIEOFF_X51Y284 TIEOFF internal 3)
	)
	(tile 54 86 CLEXM_X37Y142 CLEXM 2
		(primitive_site SLICE_X60Y140 SLICEM internal 50)
		(primitive_site SLICE_X61Y140 SLICEX internal 43)
	)
	(tile 54 87 INT_X38Y142 INT 1
		(primitive_site TIEOFF_X53Y284 TIEOFF internal 3)
	)
	(tile 54 88 CLEXL_X38Y142 CLEXL 2
		(primitive_site SLICE_X62Y140 SLICEL internal 45)
		(primitive_site SLICE_X63Y140 SLICEX internal 43)
	)
	(tile 54 89 INT_BRAM_X39Y142 INT_BRAM 1
		(primitive_site TIEOFF_X55Y284 TIEOFF internal 3)
	)
	(tile 54 90 INT_INTERFACE_X39Y142 INT_INTERFACE 0
	)
	(tile 54 91 NULL_X91Y154 NULL 0
	)
	(tile 54 92 INT_X40Y142 INT 1
		(primitive_site TIEOFF_X56Y284 TIEOFF internal 3)
	)
	(tile 54 93 CLEXM_X40Y142 CLEXM 2
		(primitive_site SLICE_X64Y140 SLICEM internal 50)
		(primitive_site SLICE_X65Y140 SLICEX internal 43)
	)
	(tile 54 94 INT_X41Y142 INT 1
		(primitive_site TIEOFF_X58Y284 TIEOFF internal 3)
	)
	(tile 54 95 CLEXL_X41Y142 CLEXL 2
		(primitive_site SLICE_X66Y140 SLICEL internal 45)
		(primitive_site SLICE_X67Y140 SLICEX internal 43)
	)
	(tile 54 96 IOI_INT_X42Y142 IOI_INT 1
		(primitive_site TIEOFF_X60Y284 TIEOFF internal 3)
	)
	(tile 54 97 RIOI_X42Y142 RIOI 7
		(primitive_site OLOGIC_X17Y128 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y128 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y128 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y129 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y129 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y129 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y284 TIEOFF internal 3)
	)
	(tile 54 98 MCB_INT_BOT_X42Y142 MCB_INT_BOT 0
	)
	(tile 54 99 IOI_RTERM_X99Y154 IOI_RTERM 0
	)
	(tile 54 100 RIOB_X42Y142 RIOB 2
		(primitive_site PAD100 IOBS unbonded 8)
		(primitive_site PAD99 IOBM unbonded 8)
	)
	(tile 55 0 EMP_LIOB_X0Y153 EMP_LIOB 0
	)
	(tile 55 1 IOI_LTERM_X1Y153 IOI_LTERM 0
	)
	(tile 55 2 INT_X0Y141 INT 1
		(primitive_site TIEOFF_X0Y282 TIEOFF internal 3)
	)
	(tile 55 3 INT_INTERFACE_X0Y141 INT_INTERFACE 0
	)
	(tile 55 4 NULL_X4Y153 NULL 0
	)
	(tile 55 5 INT_X1Y141 INT 1
		(primitive_site TIEOFF_X2Y282 TIEOFF internal 3)
	)
	(tile 55 6 CLEXL_X1Y141 CLEXL 2
		(primitive_site SLICE_X0Y139 SLICEL internal 45)
		(primitive_site SLICE_X1Y139 SLICEX internal 43)
	)
	(tile 55 7 INT_X2Y141 INT 1
		(primitive_site TIEOFF_X4Y282 TIEOFF internal 3)
	)
	(tile 55 8 CLEXM_X2Y141 CLEXM 2
		(primitive_site SLICE_X2Y139 SLICEM internal 50)
		(primitive_site SLICE_X3Y139 SLICEX internal 43)
	)
	(tile 55 9 INT_BRAM_X3Y141 INT_BRAM 1
		(primitive_site TIEOFF_X6Y282 TIEOFF internal 3)
	)
	(tile 55 10 INT_INTERFACE_X3Y141 INT_INTERFACE 0
	)
	(tile 55 11 NULL_X11Y153 NULL 0
	)
	(tile 55 12 INT_X4Y141 INT 1
		(primitive_site TIEOFF_X7Y282 TIEOFF internal 3)
	)
	(tile 55 13 CLEXL_X4Y141 CLEXL 2
		(primitive_site SLICE_X4Y139 SLICEL internal 45)
		(primitive_site SLICE_X5Y139 SLICEX internal 43)
	)
	(tile 55 14 INT_X5Y141 INT 1
		(primitive_site TIEOFF_X9Y282 TIEOFF internal 3)
	)
	(tile 55 15 CLEXM_X5Y141 CLEXM 2
		(primitive_site SLICE_X6Y139 SLICEM internal 50)
		(primitive_site SLICE_X7Y139 SLICEX internal 43)
	)
	(tile 55 16 INT_X6Y141 INT 1
		(primitive_site TIEOFF_X11Y282 TIEOFF internal 3)
	)
	(tile 55 17 CLEXL_X6Y141 CLEXL 2
		(primitive_site SLICE_X8Y139 SLICEL internal 45)
		(primitive_site SLICE_X9Y139 SLICEX internal 43)
	)
	(tile 55 18 INT_X7Y141 INT 1
		(primitive_site TIEOFF_X13Y282 TIEOFF internal 3)
	)
	(tile 55 19 CLEXM_X7Y141 CLEXM 2
		(primitive_site SLICE_X10Y139 SLICEM internal 50)
		(primitive_site SLICE_X11Y139 SLICEX internal 43)
	)
	(tile 55 20 INT_X8Y141 INT 1
		(primitive_site TIEOFF_X15Y282 TIEOFF internal 3)
	)
	(tile 55 21 INT_INTERFACE_X8Y141 INT_INTERFACE 0
	)
	(tile 55 22 NULL_X22Y153 NULL 0
	)
	(tile 55 23 INT_X9Y141 INT 1
		(primitive_site TIEOFF_X16Y282 TIEOFF internal 3)
	)
	(tile 55 24 CLEXL_X9Y141 CLEXL 2
		(primitive_site SLICE_X12Y139 SLICEL internal 45)
		(primitive_site SLICE_X13Y139 SLICEX internal 43)
	)
	(tile 55 25 INT_X10Y141 INT 1
		(primitive_site TIEOFF_X17Y282 TIEOFF internal 3)
	)
	(tile 55 26 CLEXM_X10Y141 CLEXM 2
		(primitive_site SLICE_X14Y139 SLICEM internal 50)
		(primitive_site SLICE_X15Y139 SLICEX internal 43)
	)
	(tile 55 27 INT_X11Y141 INT 1
		(primitive_site TIEOFF_X18Y282 TIEOFF internal 3)
	)
	(tile 55 28 CLEXL_X11Y141 CLEXL 2
		(primitive_site SLICE_X16Y139 SLICEL internal 45)
		(primitive_site SLICE_X17Y139 SLICEX internal 43)
	)
	(tile 55 29 INT_X12Y141 INT 1
		(primitive_site TIEOFF_X19Y282 TIEOFF internal 3)
	)
	(tile 55 30 CLEXM_X12Y141 CLEXM 2
		(primitive_site SLICE_X18Y139 SLICEM internal 50)
		(primitive_site SLICE_X19Y139 SLICEX internal 43)
	)
	(tile 55 31 INT_X13Y141 INT 1
		(primitive_site TIEOFF_X20Y282 TIEOFF internal 3)
	)
	(tile 55 32 CLEXL_X13Y141 CLEXL 2
		(primitive_site SLICE_X20Y139 SLICEL internal 45)
		(primitive_site SLICE_X21Y139 SLICEX internal 43)
	)
	(tile 55 33 INT_BRAM_X14Y141 INT_BRAM 1
		(primitive_site TIEOFF_X21Y282 TIEOFF internal 3)
	)
	(tile 55 34 INT_INTERFACE_X14Y141 INT_INTERFACE 0
	)
	(tile 55 35 NULL_X35Y153 NULL 0
	)
	(tile 55 36 INT_X15Y141 INT 1
		(primitive_site TIEOFF_X22Y282 TIEOFF internal 3)
	)
	(tile 55 37 CLEXM_X15Y141 CLEXM 2
		(primitive_site SLICE_X22Y139 SLICEM internal 50)
		(primitive_site SLICE_X23Y139 SLICEX internal 43)
	)
	(tile 55 38 INT_X16Y141 INT 1
		(primitive_site TIEOFF_X23Y282 TIEOFF internal 3)
	)
	(tile 55 39 CLEXL_X16Y141 CLEXL 2
		(primitive_site SLICE_X24Y139 SLICEL internal 45)
		(primitive_site SLICE_X25Y139 SLICEX internal 43)
	)
	(tile 55 40 INT_X17Y141 INT 1
		(primitive_site TIEOFF_X24Y282 TIEOFF internal 3)
	)
	(tile 55 41 CLEXM_X17Y141 CLEXM 2
		(primitive_site SLICE_X26Y139 SLICEM internal 50)
		(primitive_site SLICE_X27Y139 SLICEX internal 43)
	)
	(tile 55 42 INT_X18Y141 INT 1
		(primitive_site TIEOFF_X25Y282 TIEOFF internal 3)
	)
	(tile 55 43 CLEXL_X18Y141 CLEXL 2
		(primitive_site SLICE_X28Y139 SLICEL internal 45)
		(primitive_site SLICE_X29Y139 SLICEX internal 43)
	)
	(tile 55 44 INT_X19Y141 INT 1
		(primitive_site TIEOFF_X26Y282 TIEOFF internal 3)
	)
	(tile 55 45 CLEXM_X19Y141 CLEXM 2
		(primitive_site SLICE_X30Y139 SLICEM internal 50)
		(primitive_site SLICE_X31Y139 SLICEX internal 43)
	)
	(tile 55 46 INT_X20Y141 INT 1
		(primitive_site TIEOFF_X28Y282 TIEOFF internal 3)
	)
	(tile 55 47 CLEXL_X20Y141 CLEXL 2
		(primitive_site SLICE_X32Y139 SLICEL internal 45)
		(primitive_site SLICE_X33Y139 SLICEX internal 43)
	)
	(tile 55 48 NULL_X48Y153 NULL 0
	)
	(tile 55 49 REG_V_X20Y141 REG_V 0
	)
	(tile 55 50 INT_X21Y141 INT 1
		(primitive_site TIEOFF_X31Y282 TIEOFF internal 3)
	)
	(tile 55 51 CLEXM_X21Y141 CLEXM 2
		(primitive_site SLICE_X34Y139 SLICEM internal 50)
		(primitive_site SLICE_X35Y139 SLICEX internal 43)
	)
	(tile 55 52 INT_X22Y141 INT 1
		(primitive_site TIEOFF_X33Y282 TIEOFF internal 3)
	)
	(tile 55 53 CLEXL_X22Y141 CLEXL 2
		(primitive_site SLICE_X36Y139 SLICEL internal 45)
		(primitive_site SLICE_X37Y139 SLICEX internal 43)
	)
	(tile 55 54 INT_X23Y141 INT 1
		(primitive_site TIEOFF_X35Y282 TIEOFF internal 3)
	)
	(tile 55 55 CLEXM_X23Y141 CLEXM 2
		(primitive_site SLICE_X38Y139 SLICEM internal 50)
		(primitive_site SLICE_X39Y139 SLICEX internal 43)
	)
	(tile 55 56 INT_X24Y141 INT 1
		(primitive_site TIEOFF_X36Y282 TIEOFF internal 3)
	)
	(tile 55 57 CLEXL_X24Y141 CLEXL 2
		(primitive_site SLICE_X40Y139 SLICEL internal 45)
		(primitive_site SLICE_X41Y139 SLICEX internal 43)
	)
	(tile 55 58 INT_X25Y141 INT 1
		(primitive_site TIEOFF_X37Y282 TIEOFF internal 3)
	)
	(tile 55 59 CLEXM_X25Y141 CLEXM 2
		(primitive_site SLICE_X42Y139 SLICEM internal 50)
		(primitive_site SLICE_X43Y139 SLICEX internal 43)
	)
	(tile 55 60 INT_X26Y141 INT 1
		(primitive_site TIEOFF_X38Y282 TIEOFF internal 3)
	)
	(tile 55 61 CLEXL_X26Y141 CLEXL 2
		(primitive_site SLICE_X44Y139 SLICEL internal 45)
		(primitive_site SLICE_X45Y139 SLICEX internal 43)
	)
	(tile 55 62 INT_BRAM_X27Y141 INT_BRAM 1
		(primitive_site TIEOFF_X39Y282 TIEOFF internal 3)
	)
	(tile 55 63 INT_INTERFACE_X27Y141 INT_INTERFACE 0
	)
	(tile 55 64 NULL_X64Y153 NULL 0
	)
	(tile 55 65 INT_X28Y141 INT 1
		(primitive_site TIEOFF_X40Y282 TIEOFF internal 3)
	)
	(tile 55 66 CLEXL_X28Y141 CLEXL 2
		(primitive_site SLICE_X46Y139 SLICEL internal 45)
		(primitive_site SLICE_X47Y139 SLICEX internal 43)
	)
	(tile 55 67 INT_X29Y141 INT 1
		(primitive_site TIEOFF_X41Y282 TIEOFF internal 3)
	)
	(tile 55 68 CLEXM_X29Y141 CLEXM 2
		(primitive_site SLICE_X48Y139 SLICEM internal 50)
		(primitive_site SLICE_X49Y139 SLICEX internal 43)
	)
	(tile 55 69 INT_X30Y141 INT 1
		(primitive_site TIEOFF_X42Y282 TIEOFF internal 3)
	)
	(tile 55 70 CLEXL_X30Y141 CLEXL 2
		(primitive_site SLICE_X50Y139 SLICEL internal 45)
		(primitive_site SLICE_X51Y139 SLICEX internal 43)
	)
	(tile 55 71 INT_X31Y141 INT 1
		(primitive_site TIEOFF_X43Y282 TIEOFF internal 3)
	)
	(tile 55 72 CLEXM_X31Y141 CLEXM 2
		(primitive_site SLICE_X52Y139 SLICEM internal 50)
		(primitive_site SLICE_X53Y139 SLICEX internal 43)
	)
	(tile 55 73 INT_X32Y141 INT 1
		(primitive_site TIEOFF_X44Y282 TIEOFF internal 3)
	)
	(tile 55 74 CLEXL_X32Y141 CLEXL 2
		(primitive_site SLICE_X54Y139 SLICEL internal 45)
		(primitive_site SLICE_X55Y139 SLICEX internal 43)
	)
	(tile 55 75 INT_X33Y141 INT 1
		(primitive_site TIEOFF_X45Y282 TIEOFF internal 3)
	)
	(tile 55 76 INT_INTERFACE_X33Y141 INT_INTERFACE 0
	)
	(tile 55 77 NULL_X77Y153 NULL 0
	)
	(tile 55 78 INT_X34Y141 INT 1
		(primitive_site TIEOFF_X46Y282 TIEOFF internal 3)
	)
	(tile 55 79 CLEXM_X34Y141 CLEXM 2
		(primitive_site SLICE_X56Y139 SLICEM internal 50)
		(primitive_site SLICE_X57Y139 SLICEX internal 43)
	)
	(tile 55 80 INT_X35Y141 INT 1
		(primitive_site TIEOFF_X48Y282 TIEOFF internal 3)
	)
	(tile 55 81 CLEXL_X35Y141 CLEXL 2
		(primitive_site SLICE_X58Y139 SLICEL internal 45)
		(primitive_site SLICE_X59Y139 SLICEX internal 43)
	)
	(tile 55 82 INT_X36Y141 INT 1
		(primitive_site TIEOFF_X50Y282 TIEOFF internal 3)
	)
	(tile 55 83 INT_INTERFACE_X36Y141 INT_INTERFACE 0
	)
	(tile 55 84 NULL_X84Y153 NULL 0
	)
	(tile 55 85 INT_X37Y141 INT 1
		(primitive_site TIEOFF_X51Y282 TIEOFF internal 3)
	)
	(tile 55 86 CLEXM_X37Y141 CLEXM 2
		(primitive_site SLICE_X60Y139 SLICEM internal 50)
		(primitive_site SLICE_X61Y139 SLICEX internal 43)
	)
	(tile 55 87 INT_X38Y141 INT 1
		(primitive_site TIEOFF_X53Y282 TIEOFF internal 3)
	)
	(tile 55 88 CLEXL_X38Y141 CLEXL 2
		(primitive_site SLICE_X62Y139 SLICEL internal 45)
		(primitive_site SLICE_X63Y139 SLICEX internal 43)
	)
	(tile 55 89 INT_BRAM_X39Y141 INT_BRAM 1
		(primitive_site TIEOFF_X55Y282 TIEOFF internal 3)
	)
	(tile 55 90 INT_INTERFACE_X39Y141 INT_INTERFACE 0
	)
	(tile 55 91 NULL_X91Y153 NULL 0
	)
	(tile 55 92 INT_X40Y141 INT 1
		(primitive_site TIEOFF_X56Y282 TIEOFF internal 3)
	)
	(tile 55 93 CLEXM_X40Y141 CLEXM 2
		(primitive_site SLICE_X64Y139 SLICEM internal 50)
		(primitive_site SLICE_X65Y139 SLICEX internal 43)
	)
	(tile 55 94 INT_X41Y141 INT 1
		(primitive_site TIEOFF_X58Y282 TIEOFF internal 3)
	)
	(tile 55 95 CLEXL_X41Y141 CLEXL 2
		(primitive_site SLICE_X66Y139 SLICEL internal 45)
		(primitive_site SLICE_X67Y139 SLICEX internal 43)
	)
	(tile 55 96 INT_X42Y141 INT 1
		(primitive_site TIEOFF_X60Y282 TIEOFF internal 3)
	)
	(tile 55 97 INT_INTERFACE_X42Y141 INT_INTERFACE 0
	)
	(tile 55 98 NULL_X98Y153 NULL 0
	)
	(tile 55 99 IOI_RTERM_X99Y153 IOI_RTERM 0
	)
	(tile 55 100 EMP_RIOB_X42Y141 EMP_RIOB 0
	)
	(tile 56 0 EMP_LIOB_X0Y152 EMP_LIOB 0
	)
	(tile 56 1 IOI_LTERM_X1Y152 IOI_LTERM 0
	)
	(tile 56 2 INT_X0Y140 INT 1
		(primitive_site TIEOFF_X0Y280 TIEOFF internal 3)
	)
	(tile 56 3 INT_INTERFACE_X0Y140 INT_INTERFACE 0
	)
	(tile 56 4 MCB_MUI3_X0Y140 MCB_MUI3 0
	)
	(tile 56 5 INT_X1Y140 INT 1
		(primitive_site TIEOFF_X2Y280 TIEOFF internal 3)
	)
	(tile 56 6 CLEXL_X1Y140 CLEXL 2
		(primitive_site SLICE_X0Y138 SLICEL internal 45)
		(primitive_site SLICE_X1Y138 SLICEX internal 43)
	)
	(tile 56 7 INT_X2Y140 INT 1
		(primitive_site TIEOFF_X4Y280 TIEOFF internal 3)
	)
	(tile 56 8 CLEXM_X2Y140 CLEXM 2
		(primitive_site SLICE_X2Y138 SLICEM internal 50)
		(primitive_site SLICE_X3Y138 SLICEX internal 43)
	)
	(tile 56 9 INT_BRAM_X3Y140 INT_BRAM 1
		(primitive_site TIEOFF_X6Y280 TIEOFF internal 3)
	)
	(tile 56 10 INT_INTERFACE_X3Y140 INT_INTERFACE 0
	)
	(tile 56 11 BRAMSITE2_X3Y140 BRAMSITE2 3
		(primitive_site RAMB16_X0Y70 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y70 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y71 RAMB8BWER internal 110)
	)
	(tile 56 12 INT_X4Y140 INT 1
		(primitive_site TIEOFF_X7Y280 TIEOFF internal 3)
	)
	(tile 56 13 CLEXL_X4Y140 CLEXL 2
		(primitive_site SLICE_X4Y138 SLICEL internal 45)
		(primitive_site SLICE_X5Y138 SLICEX internal 43)
	)
	(tile 56 14 INT_X5Y140 INT 1
		(primitive_site TIEOFF_X9Y280 TIEOFF internal 3)
	)
	(tile 56 15 CLEXM_X5Y140 CLEXM 2
		(primitive_site SLICE_X6Y138 SLICEM internal 50)
		(primitive_site SLICE_X7Y138 SLICEX internal 43)
	)
	(tile 56 16 INT_X6Y140 INT 1
		(primitive_site TIEOFF_X11Y280 TIEOFF internal 3)
	)
	(tile 56 17 CLEXL_X6Y140 CLEXL 2
		(primitive_site SLICE_X8Y138 SLICEL internal 45)
		(primitive_site SLICE_X9Y138 SLICEX internal 43)
	)
	(tile 56 18 INT_X7Y140 INT 1
		(primitive_site TIEOFF_X13Y280 TIEOFF internal 3)
	)
	(tile 56 19 CLEXM_X7Y140 CLEXM 2
		(primitive_site SLICE_X10Y138 SLICEM internal 50)
		(primitive_site SLICE_X11Y138 SLICEX internal 43)
	)
	(tile 56 20 INT_X8Y140 INT 1
		(primitive_site TIEOFF_X15Y280 TIEOFF internal 3)
	)
	(tile 56 21 INT_INTERFACE_X8Y140 INT_INTERFACE 0
	)
	(tile 56 22 MACCSITE2_X8Y140 MACCSITE2 1
		(primitive_site DSP48_X0Y35 DSP48A1 internal 346)
	)
	(tile 56 23 INT_X9Y140 INT 1
		(primitive_site TIEOFF_X16Y280 TIEOFF internal 3)
	)
	(tile 56 24 CLEXL_X9Y140 CLEXL 2
		(primitive_site SLICE_X12Y138 SLICEL internal 45)
		(primitive_site SLICE_X13Y138 SLICEX internal 43)
	)
	(tile 56 25 INT_X10Y140 INT 1
		(primitive_site TIEOFF_X17Y280 TIEOFF internal 3)
	)
	(tile 56 26 CLEXM_X10Y140 CLEXM 2
		(primitive_site SLICE_X14Y138 SLICEM internal 50)
		(primitive_site SLICE_X15Y138 SLICEX internal 43)
	)
	(tile 56 27 INT_X11Y140 INT 1
		(primitive_site TIEOFF_X18Y280 TIEOFF internal 3)
	)
	(tile 56 28 CLEXL_X11Y140 CLEXL 2
		(primitive_site SLICE_X16Y138 SLICEL internal 45)
		(primitive_site SLICE_X17Y138 SLICEX internal 43)
	)
	(tile 56 29 INT_X12Y140 INT 1
		(primitive_site TIEOFF_X19Y280 TIEOFF internal 3)
	)
	(tile 56 30 CLEXM_X12Y140 CLEXM 2
		(primitive_site SLICE_X18Y138 SLICEM internal 50)
		(primitive_site SLICE_X19Y138 SLICEX internal 43)
	)
	(tile 56 31 INT_X13Y140 INT 1
		(primitive_site TIEOFF_X20Y280 TIEOFF internal 3)
	)
	(tile 56 32 CLEXL_X13Y140 CLEXL 2
		(primitive_site SLICE_X20Y138 SLICEL internal 45)
		(primitive_site SLICE_X21Y138 SLICEX internal 43)
	)
	(tile 56 33 INT_BRAM_X14Y140 INT_BRAM 1
		(primitive_site TIEOFF_X21Y280 TIEOFF internal 3)
	)
	(tile 56 34 INT_INTERFACE_X14Y140 INT_INTERFACE 0
	)
	(tile 56 35 BRAMSITE2_X14Y140 BRAMSITE2 3
		(primitive_site RAMB16_X1Y70 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y70 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y71 RAMB8BWER internal 110)
	)
	(tile 56 36 INT_X15Y140 INT 1
		(primitive_site TIEOFF_X22Y280 TIEOFF internal 3)
	)
	(tile 56 37 CLEXM_X15Y140 CLEXM 2
		(primitive_site SLICE_X22Y138 SLICEM internal 50)
		(primitive_site SLICE_X23Y138 SLICEX internal 43)
	)
	(tile 56 38 INT_X16Y140 INT 1
		(primitive_site TIEOFF_X23Y280 TIEOFF internal 3)
	)
	(tile 56 39 CLEXL_X16Y140 CLEXL 2
		(primitive_site SLICE_X24Y138 SLICEL internal 45)
		(primitive_site SLICE_X25Y138 SLICEX internal 43)
	)
	(tile 56 40 INT_X17Y140 INT 1
		(primitive_site TIEOFF_X24Y280 TIEOFF internal 3)
	)
	(tile 56 41 CLEXM_X17Y140 CLEXM 2
		(primitive_site SLICE_X26Y138 SLICEM internal 50)
		(primitive_site SLICE_X27Y138 SLICEX internal 43)
	)
	(tile 56 42 INT_X18Y140 INT 1
		(primitive_site TIEOFF_X25Y280 TIEOFF internal 3)
	)
	(tile 56 43 CLEXL_X18Y140 CLEXL 2
		(primitive_site SLICE_X28Y138 SLICEL internal 45)
		(primitive_site SLICE_X29Y138 SLICEX internal 43)
	)
	(tile 56 44 INT_X19Y140 INT 1
		(primitive_site TIEOFF_X26Y280 TIEOFF internal 3)
	)
	(tile 56 45 CLEXM_X19Y140 CLEXM 2
		(primitive_site SLICE_X30Y138 SLICEM internal 50)
		(primitive_site SLICE_X31Y138 SLICEX internal 43)
	)
	(tile 56 46 INT_X20Y140 INT 1
		(primitive_site TIEOFF_X28Y280 TIEOFF internal 3)
	)
	(tile 56 47 CLEXL_X20Y140 CLEXL 2
		(primitive_site SLICE_X32Y138 SLICEL internal 45)
		(primitive_site SLICE_X33Y138 SLICEX internal 43)
	)
	(tile 56 48 NULL_X48Y152 NULL 0
	)
	(tile 56 49 REG_V_X20Y140 REG_V 0
	)
	(tile 56 50 INT_X21Y140 INT 1
		(primitive_site TIEOFF_X31Y280 TIEOFF internal 3)
	)
	(tile 56 51 CLEXM_X21Y140 CLEXM 2
		(primitive_site SLICE_X34Y138 SLICEM internal 50)
		(primitive_site SLICE_X35Y138 SLICEX internal 43)
	)
	(tile 56 52 INT_X22Y140 INT 1
		(primitive_site TIEOFF_X33Y280 TIEOFF internal 3)
	)
	(tile 56 53 CLEXL_X22Y140 CLEXL 2
		(primitive_site SLICE_X36Y138 SLICEL internal 45)
		(primitive_site SLICE_X37Y138 SLICEX internal 43)
	)
	(tile 56 54 INT_X23Y140 INT 1
		(primitive_site TIEOFF_X35Y280 TIEOFF internal 3)
	)
	(tile 56 55 CLEXM_X23Y140 CLEXM 2
		(primitive_site SLICE_X38Y138 SLICEM internal 50)
		(primitive_site SLICE_X39Y138 SLICEX internal 43)
	)
	(tile 56 56 INT_X24Y140 INT 1
		(primitive_site TIEOFF_X36Y280 TIEOFF internal 3)
	)
	(tile 56 57 CLEXL_X24Y140 CLEXL 2
		(primitive_site SLICE_X40Y138 SLICEL internal 45)
		(primitive_site SLICE_X41Y138 SLICEX internal 43)
	)
	(tile 56 58 INT_X25Y140 INT 1
		(primitive_site TIEOFF_X37Y280 TIEOFF internal 3)
	)
	(tile 56 59 CLEXM_X25Y140 CLEXM 2
		(primitive_site SLICE_X42Y138 SLICEM internal 50)
		(primitive_site SLICE_X43Y138 SLICEX internal 43)
	)
	(tile 56 60 INT_X26Y140 INT 1
		(primitive_site TIEOFF_X38Y280 TIEOFF internal 3)
	)
	(tile 56 61 CLEXL_X26Y140 CLEXL 2
		(primitive_site SLICE_X44Y138 SLICEL internal 45)
		(primitive_site SLICE_X45Y138 SLICEX internal 43)
	)
	(tile 56 62 INT_BRAM_X27Y140 INT_BRAM 1
		(primitive_site TIEOFF_X39Y280 TIEOFF internal 3)
	)
	(tile 56 63 INT_INTERFACE_X27Y140 INT_INTERFACE 0
	)
	(tile 56 64 BRAMSITE2_X27Y140 BRAMSITE2 3
		(primitive_site RAMB16_X2Y70 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y70 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y71 RAMB8BWER internal 110)
	)
	(tile 56 65 INT_X28Y140 INT 1
		(primitive_site TIEOFF_X40Y280 TIEOFF internal 3)
	)
	(tile 56 66 CLEXL_X28Y140 CLEXL 2
		(primitive_site SLICE_X46Y138 SLICEL internal 45)
		(primitive_site SLICE_X47Y138 SLICEX internal 43)
	)
	(tile 56 67 INT_X29Y140 INT 1
		(primitive_site TIEOFF_X41Y280 TIEOFF internal 3)
	)
	(tile 56 68 CLEXM_X29Y140 CLEXM 2
		(primitive_site SLICE_X48Y138 SLICEM internal 50)
		(primitive_site SLICE_X49Y138 SLICEX internal 43)
	)
	(tile 56 69 INT_X30Y140 INT 1
		(primitive_site TIEOFF_X42Y280 TIEOFF internal 3)
	)
	(tile 56 70 CLEXL_X30Y140 CLEXL 2
		(primitive_site SLICE_X50Y138 SLICEL internal 45)
		(primitive_site SLICE_X51Y138 SLICEX internal 43)
	)
	(tile 56 71 INT_X31Y140 INT 1
		(primitive_site TIEOFF_X43Y280 TIEOFF internal 3)
	)
	(tile 56 72 CLEXM_X31Y140 CLEXM 2
		(primitive_site SLICE_X52Y138 SLICEM internal 50)
		(primitive_site SLICE_X53Y138 SLICEX internal 43)
	)
	(tile 56 73 INT_X32Y140 INT 1
		(primitive_site TIEOFF_X44Y280 TIEOFF internal 3)
	)
	(tile 56 74 CLEXL_X32Y140 CLEXL 2
		(primitive_site SLICE_X54Y138 SLICEL internal 45)
		(primitive_site SLICE_X55Y138 SLICEX internal 43)
	)
	(tile 56 75 INT_X33Y140 INT 1
		(primitive_site TIEOFF_X45Y280 TIEOFF internal 3)
	)
	(tile 56 76 INT_INTERFACE_X33Y140 INT_INTERFACE 0
	)
	(tile 56 77 MACCSITE2_X33Y140 MACCSITE2 1
		(primitive_site DSP48_X1Y35 DSP48A1 internal 346)
	)
	(tile 56 78 INT_X34Y140 INT 1
		(primitive_site TIEOFF_X46Y280 TIEOFF internal 3)
	)
	(tile 56 79 CLEXM_X34Y140 CLEXM 2
		(primitive_site SLICE_X56Y138 SLICEM internal 50)
		(primitive_site SLICE_X57Y138 SLICEX internal 43)
	)
	(tile 56 80 INT_X35Y140 INT 1
		(primitive_site TIEOFF_X48Y280 TIEOFF internal 3)
	)
	(tile 56 81 CLEXL_X35Y140 CLEXL 2
		(primitive_site SLICE_X58Y138 SLICEL internal 45)
		(primitive_site SLICE_X59Y138 SLICEX internal 43)
	)
	(tile 56 82 INT_X36Y140 INT 1
		(primitive_site TIEOFF_X50Y280 TIEOFF internal 3)
	)
	(tile 56 83 INT_INTERFACE_X36Y140 INT_INTERFACE 0
	)
	(tile 56 84 MACCSITE2_X36Y140 MACCSITE2 1
		(primitive_site DSP48_X2Y35 DSP48A1 internal 346)
	)
	(tile 56 85 INT_X37Y140 INT 1
		(primitive_site TIEOFF_X51Y280 TIEOFF internal 3)
	)
	(tile 56 86 CLEXM_X37Y140 CLEXM 2
		(primitive_site SLICE_X60Y138 SLICEM internal 50)
		(primitive_site SLICE_X61Y138 SLICEX internal 43)
	)
	(tile 56 87 INT_X38Y140 INT 1
		(primitive_site TIEOFF_X53Y280 TIEOFF internal 3)
	)
	(tile 56 88 CLEXL_X38Y140 CLEXL 2
		(primitive_site SLICE_X62Y138 SLICEL internal 45)
		(primitive_site SLICE_X63Y138 SLICEX internal 43)
	)
	(tile 56 89 INT_BRAM_X39Y140 INT_BRAM 1
		(primitive_site TIEOFF_X55Y280 TIEOFF internal 3)
	)
	(tile 56 90 INT_INTERFACE_X39Y140 INT_INTERFACE 0
	)
	(tile 56 91 BRAMSITE2_X39Y140 BRAMSITE2 3
		(primitive_site RAMB16_X3Y70 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y70 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y71 RAMB8BWER internal 110)
	)
	(tile 56 92 INT_X40Y140 INT 1
		(primitive_site TIEOFF_X56Y280 TIEOFF internal 3)
	)
	(tile 56 93 CLEXM_X40Y140 CLEXM 2
		(primitive_site SLICE_X64Y138 SLICEM internal 50)
		(primitive_site SLICE_X65Y138 SLICEX internal 43)
	)
	(tile 56 94 INT_X41Y140 INT 1
		(primitive_site TIEOFF_X58Y280 TIEOFF internal 3)
	)
	(tile 56 95 CLEXL_X41Y140 CLEXL 2
		(primitive_site SLICE_X66Y138 SLICEL internal 45)
		(primitive_site SLICE_X67Y138 SLICEX internal 43)
	)
	(tile 56 96 INT_X42Y140 INT 1
		(primitive_site TIEOFF_X60Y280 TIEOFF internal 3)
	)
	(tile 56 97 INT_INTERFACE_X42Y140 INT_INTERFACE 0
	)
	(tile 56 98 MCB_MUI3_X42Y140 MCB_MUI3 0
	)
	(tile 56 99 IOI_RTERM_X99Y152 IOI_RTERM 0
	)
	(tile 56 100 EMP_RIOB_X42Y140 EMP_RIOB 0
	)
	(tile 57 0 LIOB_X0Y139 LIOB 2
		(primitive_site E4 IOBM bonded 8)
		(primitive_site F3 IOBS bonded 8)
	)
	(tile 57 1 IOI_LTERM_X1Y151 IOI_LTERM 0
	)
	(tile 57 2 LIOI_INT_X0Y139 LIOI_INT 1
		(primitive_site TIEOFF_X0Y278 TIEOFF internal 3)
	)
	(tile 57 3 LIOI_X0Y139 LIOI 7
		(primitive_site OLOGIC_X0Y126 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y126 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y126 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y127 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y127 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y127 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y278 TIEOFF internal 3)
	)
	(tile 57 4 MCB_INT_DQI_X0Y139 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y279 TIEOFF internal 3)
	)
	(tile 57 5 INT_X1Y139 INT 1
		(primitive_site TIEOFF_X2Y278 TIEOFF internal 3)
	)
	(tile 57 6 CLEXL_X1Y139 CLEXL 2
		(primitive_site SLICE_X0Y137 SLICEL internal 45)
		(primitive_site SLICE_X1Y137 SLICEX internal 43)
	)
	(tile 57 7 INT_X2Y139 INT 1
		(primitive_site TIEOFF_X4Y278 TIEOFF internal 3)
	)
	(tile 57 8 CLEXM_X2Y139 CLEXM 2
		(primitive_site SLICE_X2Y137 SLICEM internal 50)
		(primitive_site SLICE_X3Y137 SLICEX internal 43)
	)
	(tile 57 9 INT_BRAM_X3Y139 INT_BRAM 1
		(primitive_site TIEOFF_X6Y278 TIEOFF internal 3)
	)
	(tile 57 10 INT_INTERFACE_X3Y139 INT_INTERFACE 0
	)
	(tile 57 11 NULL_X11Y151 NULL 0
	)
	(tile 57 12 INT_X4Y139 INT 1
		(primitive_site TIEOFF_X7Y278 TIEOFF internal 3)
	)
	(tile 57 13 CLEXL_X4Y139 CLEXL 2
		(primitive_site SLICE_X4Y137 SLICEL internal 45)
		(primitive_site SLICE_X5Y137 SLICEX internal 43)
	)
	(tile 57 14 INT_X5Y139 INT 1
		(primitive_site TIEOFF_X9Y278 TIEOFF internal 3)
	)
	(tile 57 15 CLEXM_X5Y139 CLEXM 2
		(primitive_site SLICE_X6Y137 SLICEM internal 50)
		(primitive_site SLICE_X7Y137 SLICEX internal 43)
	)
	(tile 57 16 INT_X6Y139 INT 1
		(primitive_site TIEOFF_X11Y278 TIEOFF internal 3)
	)
	(tile 57 17 CLEXL_X6Y139 CLEXL 2
		(primitive_site SLICE_X8Y137 SLICEL internal 45)
		(primitive_site SLICE_X9Y137 SLICEX internal 43)
	)
	(tile 57 18 INT_X7Y139 INT 1
		(primitive_site TIEOFF_X13Y278 TIEOFF internal 3)
	)
	(tile 57 19 CLEXM_X7Y139 CLEXM 2
		(primitive_site SLICE_X10Y137 SLICEM internal 50)
		(primitive_site SLICE_X11Y137 SLICEX internal 43)
	)
	(tile 57 20 INT_X8Y139 INT 1
		(primitive_site TIEOFF_X15Y278 TIEOFF internal 3)
	)
	(tile 57 21 INT_INTERFACE_X8Y139 INT_INTERFACE 0
	)
	(tile 57 22 NULL_X22Y151 NULL 0
	)
	(tile 57 23 INT_X9Y139 INT 1
		(primitive_site TIEOFF_X16Y278 TIEOFF internal 3)
	)
	(tile 57 24 CLEXL_X9Y139 CLEXL 2
		(primitive_site SLICE_X12Y137 SLICEL internal 45)
		(primitive_site SLICE_X13Y137 SLICEX internal 43)
	)
	(tile 57 25 INT_X10Y139 INT 1
		(primitive_site TIEOFF_X17Y278 TIEOFF internal 3)
	)
	(tile 57 26 CLEXM_X10Y139 CLEXM 2
		(primitive_site SLICE_X14Y137 SLICEM internal 50)
		(primitive_site SLICE_X15Y137 SLICEX internal 43)
	)
	(tile 57 27 INT_X11Y139 INT 1
		(primitive_site TIEOFF_X18Y278 TIEOFF internal 3)
	)
	(tile 57 28 CLEXL_X11Y139 CLEXL 2
		(primitive_site SLICE_X16Y137 SLICEL internal 45)
		(primitive_site SLICE_X17Y137 SLICEX internal 43)
	)
	(tile 57 29 INT_X12Y139 INT 1
		(primitive_site TIEOFF_X19Y278 TIEOFF internal 3)
	)
	(tile 57 30 CLEXM_X12Y139 CLEXM 2
		(primitive_site SLICE_X18Y137 SLICEM internal 50)
		(primitive_site SLICE_X19Y137 SLICEX internal 43)
	)
	(tile 57 31 INT_X13Y139 INT 1
		(primitive_site TIEOFF_X20Y278 TIEOFF internal 3)
	)
	(tile 57 32 CLEXL_X13Y139 CLEXL 2
		(primitive_site SLICE_X20Y137 SLICEL internal 45)
		(primitive_site SLICE_X21Y137 SLICEX internal 43)
	)
	(tile 57 33 INT_BRAM_X14Y139 INT_BRAM 1
		(primitive_site TIEOFF_X21Y278 TIEOFF internal 3)
	)
	(tile 57 34 INT_INTERFACE_X14Y139 INT_INTERFACE 0
	)
	(tile 57 35 NULL_X35Y151 NULL 0
	)
	(tile 57 36 INT_X15Y139 INT 1
		(primitive_site TIEOFF_X22Y278 TIEOFF internal 3)
	)
	(tile 57 37 CLEXM_X15Y139 CLEXM 2
		(primitive_site SLICE_X22Y137 SLICEM internal 50)
		(primitive_site SLICE_X23Y137 SLICEX internal 43)
	)
	(tile 57 38 INT_X16Y139 INT 1
		(primitive_site TIEOFF_X23Y278 TIEOFF internal 3)
	)
	(tile 57 39 CLEXL_X16Y139 CLEXL 2
		(primitive_site SLICE_X24Y137 SLICEL internal 45)
		(primitive_site SLICE_X25Y137 SLICEX internal 43)
	)
	(tile 57 40 INT_X17Y139 INT 1
		(primitive_site TIEOFF_X24Y278 TIEOFF internal 3)
	)
	(tile 57 41 CLEXM_X17Y139 CLEXM 2
		(primitive_site SLICE_X26Y137 SLICEM internal 50)
		(primitive_site SLICE_X27Y137 SLICEX internal 43)
	)
	(tile 57 42 INT_X18Y139 INT 1
		(primitive_site TIEOFF_X25Y278 TIEOFF internal 3)
	)
	(tile 57 43 CLEXL_X18Y139 CLEXL 2
		(primitive_site SLICE_X28Y137 SLICEL internal 45)
		(primitive_site SLICE_X29Y137 SLICEX internal 43)
	)
	(tile 57 44 INT_X19Y139 INT 1
		(primitive_site TIEOFF_X26Y278 TIEOFF internal 3)
	)
	(tile 57 45 CLEXM_X19Y139 CLEXM 2
		(primitive_site SLICE_X30Y137 SLICEM internal 50)
		(primitive_site SLICE_X31Y137 SLICEX internal 43)
	)
	(tile 57 46 INT_X20Y139 INT 1
		(primitive_site TIEOFF_X28Y278 TIEOFF internal 3)
	)
	(tile 57 47 CLEXL_X20Y139 CLEXL 2
		(primitive_site SLICE_X32Y137 SLICEL internal 45)
		(primitive_site SLICE_X33Y137 SLICEX internal 43)
	)
	(tile 57 48 NULL_X48Y151 NULL 0
	)
	(tile 57 49 REG_V_X20Y139 REG_V 0
	)
	(tile 57 50 INT_X21Y139 INT 1
		(primitive_site TIEOFF_X31Y278 TIEOFF internal 3)
	)
	(tile 57 51 CLEXM_X21Y139 CLEXM 2
		(primitive_site SLICE_X34Y137 SLICEM internal 50)
		(primitive_site SLICE_X35Y137 SLICEX internal 43)
	)
	(tile 57 52 INT_X22Y139 INT 1
		(primitive_site TIEOFF_X33Y278 TIEOFF internal 3)
	)
	(tile 57 53 CLEXL_X22Y139 CLEXL 2
		(primitive_site SLICE_X36Y137 SLICEL internal 45)
		(primitive_site SLICE_X37Y137 SLICEX internal 43)
	)
	(tile 57 54 INT_X23Y139 INT 1
		(primitive_site TIEOFF_X35Y278 TIEOFF internal 3)
	)
	(tile 57 55 CLEXM_X23Y139 CLEXM 2
		(primitive_site SLICE_X38Y137 SLICEM internal 50)
		(primitive_site SLICE_X39Y137 SLICEX internal 43)
	)
	(tile 57 56 INT_X24Y139 INT 1
		(primitive_site TIEOFF_X36Y278 TIEOFF internal 3)
	)
	(tile 57 57 CLEXL_X24Y139 CLEXL 2
		(primitive_site SLICE_X40Y137 SLICEL internal 45)
		(primitive_site SLICE_X41Y137 SLICEX internal 43)
	)
	(tile 57 58 INT_X25Y139 INT 1
		(primitive_site TIEOFF_X37Y278 TIEOFF internal 3)
	)
	(tile 57 59 CLEXM_X25Y139 CLEXM 2
		(primitive_site SLICE_X42Y137 SLICEM internal 50)
		(primitive_site SLICE_X43Y137 SLICEX internal 43)
	)
	(tile 57 60 INT_X26Y139 INT 1
		(primitive_site TIEOFF_X38Y278 TIEOFF internal 3)
	)
	(tile 57 61 CLEXL_X26Y139 CLEXL 2
		(primitive_site SLICE_X44Y137 SLICEL internal 45)
		(primitive_site SLICE_X45Y137 SLICEX internal 43)
	)
	(tile 57 62 INT_BRAM_X27Y139 INT_BRAM 1
		(primitive_site TIEOFF_X39Y278 TIEOFF internal 3)
	)
	(tile 57 63 INT_INTERFACE_X27Y139 INT_INTERFACE 0
	)
	(tile 57 64 NULL_X64Y151 NULL 0
	)
	(tile 57 65 INT_X28Y139 INT 1
		(primitive_site TIEOFF_X40Y278 TIEOFF internal 3)
	)
	(tile 57 66 CLEXL_X28Y139 CLEXL 2
		(primitive_site SLICE_X46Y137 SLICEL internal 45)
		(primitive_site SLICE_X47Y137 SLICEX internal 43)
	)
	(tile 57 67 INT_X29Y139 INT 1
		(primitive_site TIEOFF_X41Y278 TIEOFF internal 3)
	)
	(tile 57 68 CLEXM_X29Y139 CLEXM 2
		(primitive_site SLICE_X48Y137 SLICEM internal 50)
		(primitive_site SLICE_X49Y137 SLICEX internal 43)
	)
	(tile 57 69 INT_X30Y139 INT 1
		(primitive_site TIEOFF_X42Y278 TIEOFF internal 3)
	)
	(tile 57 70 CLEXL_X30Y139 CLEXL 2
		(primitive_site SLICE_X50Y137 SLICEL internal 45)
		(primitive_site SLICE_X51Y137 SLICEX internal 43)
	)
	(tile 57 71 INT_X31Y139 INT 1
		(primitive_site TIEOFF_X43Y278 TIEOFF internal 3)
	)
	(tile 57 72 CLEXM_X31Y139 CLEXM 2
		(primitive_site SLICE_X52Y137 SLICEM internal 50)
		(primitive_site SLICE_X53Y137 SLICEX internal 43)
	)
	(tile 57 73 INT_X32Y139 INT 1
		(primitive_site TIEOFF_X44Y278 TIEOFF internal 3)
	)
	(tile 57 74 CLEXL_X32Y139 CLEXL 2
		(primitive_site SLICE_X54Y137 SLICEL internal 45)
		(primitive_site SLICE_X55Y137 SLICEX internal 43)
	)
	(tile 57 75 INT_X33Y139 INT 1
		(primitive_site TIEOFF_X45Y278 TIEOFF internal 3)
	)
	(tile 57 76 INT_INTERFACE_X33Y139 INT_INTERFACE 0
	)
	(tile 57 77 NULL_X77Y151 NULL 0
	)
	(tile 57 78 INT_X34Y139 INT 1
		(primitive_site TIEOFF_X46Y278 TIEOFF internal 3)
	)
	(tile 57 79 CLEXM_X34Y139 CLEXM 2
		(primitive_site SLICE_X56Y137 SLICEM internal 50)
		(primitive_site SLICE_X57Y137 SLICEX internal 43)
	)
	(tile 57 80 INT_X35Y139 INT 1
		(primitive_site TIEOFF_X48Y278 TIEOFF internal 3)
	)
	(tile 57 81 CLEXL_X35Y139 CLEXL 2
		(primitive_site SLICE_X58Y137 SLICEL internal 45)
		(primitive_site SLICE_X59Y137 SLICEX internal 43)
	)
	(tile 57 82 INT_X36Y139 INT 1
		(primitive_site TIEOFF_X50Y278 TIEOFF internal 3)
	)
	(tile 57 83 INT_INTERFACE_X36Y139 INT_INTERFACE 0
	)
	(tile 57 84 NULL_X84Y151 NULL 0
	)
	(tile 57 85 INT_X37Y139 INT 1
		(primitive_site TIEOFF_X51Y278 TIEOFF internal 3)
	)
	(tile 57 86 CLEXM_X37Y139 CLEXM 2
		(primitive_site SLICE_X60Y137 SLICEM internal 50)
		(primitive_site SLICE_X61Y137 SLICEX internal 43)
	)
	(tile 57 87 INT_X38Y139 INT 1
		(primitive_site TIEOFF_X53Y278 TIEOFF internal 3)
	)
	(tile 57 88 CLEXL_X38Y139 CLEXL 2
		(primitive_site SLICE_X62Y137 SLICEL internal 45)
		(primitive_site SLICE_X63Y137 SLICEX internal 43)
	)
	(tile 57 89 INT_BRAM_X39Y139 INT_BRAM 1
		(primitive_site TIEOFF_X55Y278 TIEOFF internal 3)
	)
	(tile 57 90 INT_INTERFACE_X39Y139 INT_INTERFACE 0
	)
	(tile 57 91 NULL_X91Y151 NULL 0
	)
	(tile 57 92 INT_X40Y139 INT 1
		(primitive_site TIEOFF_X56Y278 TIEOFF internal 3)
	)
	(tile 57 93 CLEXM_X40Y139 CLEXM 2
		(primitive_site SLICE_X64Y137 SLICEM internal 50)
		(primitive_site SLICE_X65Y137 SLICEX internal 43)
	)
	(tile 57 94 INT_X41Y139 INT 1
		(primitive_site TIEOFF_X58Y278 TIEOFF internal 3)
	)
	(tile 57 95 CLEXL_X41Y139 CLEXL 2
		(primitive_site SLICE_X66Y137 SLICEL internal 45)
		(primitive_site SLICE_X67Y137 SLICEX internal 43)
	)
	(tile 57 96 IOI_INT_X42Y139 IOI_INT 1
		(primitive_site TIEOFF_X60Y278 TIEOFF internal 3)
	)
	(tile 57 97 RIOI_X42Y139 RIOI 7
		(primitive_site OLOGIC_X17Y126 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y126 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y126 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y127 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y127 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y127 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y278 TIEOFF internal 3)
	)
	(tile 57 98 MCB_INT_DQI_X42Y139 MCB_INT_DQI 1
		(primitive_site TIEOFF_X61Y279 TIEOFF internal 3)
	)
	(tile 57 99 IOI_RTERM_X99Y151 IOI_RTERM 0
	)
	(tile 57 100 RIOB_X42Y139 RIOB 2
		(primitive_site PAD102 IOBS unbonded 8)
		(primitive_site PAD101 IOBM unbonded 8)
	)
	(tile 58 0 EMP_LIOB_X0Y150 EMP_LIOB 0
	)
	(tile 58 1 IOI_LTERM_X1Y150 IOI_LTERM 0
	)
	(tile 58 2 INT_X0Y138 INT 1
		(primitive_site TIEOFF_X0Y276 TIEOFF internal 3)
	)
	(tile 58 3 INT_INTERFACE_X0Y138 INT_INTERFACE 0
	)
	(tile 58 4 NULL_X4Y150 NULL 0
	)
	(tile 58 5 INT_X1Y138 INT 1
		(primitive_site TIEOFF_X2Y276 TIEOFF internal 3)
	)
	(tile 58 6 CLEXL_X1Y138 CLEXL 2
		(primitive_site SLICE_X0Y136 SLICEL internal 45)
		(primitive_site SLICE_X1Y136 SLICEX internal 43)
	)
	(tile 58 7 INT_X2Y138 INT 1
		(primitive_site TIEOFF_X4Y276 TIEOFF internal 3)
	)
	(tile 58 8 CLEXM_X2Y138 CLEXM 2
		(primitive_site SLICE_X2Y136 SLICEM internal 50)
		(primitive_site SLICE_X3Y136 SLICEX internal 43)
	)
	(tile 58 9 INT_BRAM_X3Y138 INT_BRAM 1
		(primitive_site TIEOFF_X6Y276 TIEOFF internal 3)
	)
	(tile 58 10 INT_INTERFACE_X3Y138 INT_INTERFACE 0
	)
	(tile 58 11 NULL_X11Y150 NULL 0
	)
	(tile 58 12 INT_X4Y138 INT 1
		(primitive_site TIEOFF_X7Y276 TIEOFF internal 3)
	)
	(tile 58 13 CLEXL_X4Y138 CLEXL 2
		(primitive_site SLICE_X4Y136 SLICEL internal 45)
		(primitive_site SLICE_X5Y136 SLICEX internal 43)
	)
	(tile 58 14 INT_X5Y138 INT 1
		(primitive_site TIEOFF_X9Y276 TIEOFF internal 3)
	)
	(tile 58 15 CLEXM_X5Y138 CLEXM 2
		(primitive_site SLICE_X6Y136 SLICEM internal 50)
		(primitive_site SLICE_X7Y136 SLICEX internal 43)
	)
	(tile 58 16 INT_X6Y138 INT 1
		(primitive_site TIEOFF_X11Y276 TIEOFF internal 3)
	)
	(tile 58 17 CLEXL_X6Y138 CLEXL 2
		(primitive_site SLICE_X8Y136 SLICEL internal 45)
		(primitive_site SLICE_X9Y136 SLICEX internal 43)
	)
	(tile 58 18 INT_X7Y138 INT 1
		(primitive_site TIEOFF_X13Y276 TIEOFF internal 3)
	)
	(tile 58 19 CLEXM_X7Y138 CLEXM 2
		(primitive_site SLICE_X10Y136 SLICEM internal 50)
		(primitive_site SLICE_X11Y136 SLICEX internal 43)
	)
	(tile 58 20 INT_X8Y138 INT 1
		(primitive_site TIEOFF_X15Y276 TIEOFF internal 3)
	)
	(tile 58 21 INT_INTERFACE_X8Y138 INT_INTERFACE 0
	)
	(tile 58 22 NULL_X22Y150 NULL 0
	)
	(tile 58 23 INT_X9Y138 INT 1
		(primitive_site TIEOFF_X16Y276 TIEOFF internal 3)
	)
	(tile 58 24 CLEXL_X9Y138 CLEXL 2
		(primitive_site SLICE_X12Y136 SLICEL internal 45)
		(primitive_site SLICE_X13Y136 SLICEX internal 43)
	)
	(tile 58 25 INT_X10Y138 INT 1
		(primitive_site TIEOFF_X17Y276 TIEOFF internal 3)
	)
	(tile 58 26 CLEXM_X10Y138 CLEXM 2
		(primitive_site SLICE_X14Y136 SLICEM internal 50)
		(primitive_site SLICE_X15Y136 SLICEX internal 43)
	)
	(tile 58 27 INT_X11Y138 INT 1
		(primitive_site TIEOFF_X18Y276 TIEOFF internal 3)
	)
	(tile 58 28 CLEXL_X11Y138 CLEXL 2
		(primitive_site SLICE_X16Y136 SLICEL internal 45)
		(primitive_site SLICE_X17Y136 SLICEX internal 43)
	)
	(tile 58 29 INT_X12Y138 INT 1
		(primitive_site TIEOFF_X19Y276 TIEOFF internal 3)
	)
	(tile 58 30 CLEXM_X12Y138 CLEXM 2
		(primitive_site SLICE_X18Y136 SLICEM internal 50)
		(primitive_site SLICE_X19Y136 SLICEX internal 43)
	)
	(tile 58 31 INT_X13Y138 INT 1
		(primitive_site TIEOFF_X20Y276 TIEOFF internal 3)
	)
	(tile 58 32 CLEXL_X13Y138 CLEXL 2
		(primitive_site SLICE_X20Y136 SLICEL internal 45)
		(primitive_site SLICE_X21Y136 SLICEX internal 43)
	)
	(tile 58 33 INT_BRAM_X14Y138 INT_BRAM 1
		(primitive_site TIEOFF_X21Y276 TIEOFF internal 3)
	)
	(tile 58 34 INT_INTERFACE_X14Y138 INT_INTERFACE 0
	)
	(tile 58 35 NULL_X35Y150 NULL 0
	)
	(tile 58 36 INT_X15Y138 INT 1
		(primitive_site TIEOFF_X22Y276 TIEOFF internal 3)
	)
	(tile 58 37 CLEXM_X15Y138 CLEXM 2
		(primitive_site SLICE_X22Y136 SLICEM internal 50)
		(primitive_site SLICE_X23Y136 SLICEX internal 43)
	)
	(tile 58 38 INT_X16Y138 INT 1
		(primitive_site TIEOFF_X23Y276 TIEOFF internal 3)
	)
	(tile 58 39 CLEXL_X16Y138 CLEXL 2
		(primitive_site SLICE_X24Y136 SLICEL internal 45)
		(primitive_site SLICE_X25Y136 SLICEX internal 43)
	)
	(tile 58 40 INT_X17Y138 INT 1
		(primitive_site TIEOFF_X24Y276 TIEOFF internal 3)
	)
	(tile 58 41 CLEXM_X17Y138 CLEXM 2
		(primitive_site SLICE_X26Y136 SLICEM internal 50)
		(primitive_site SLICE_X27Y136 SLICEX internal 43)
	)
	(tile 58 42 INT_X18Y138 INT 1
		(primitive_site TIEOFF_X25Y276 TIEOFF internal 3)
	)
	(tile 58 43 CLEXL_X18Y138 CLEXL 2
		(primitive_site SLICE_X28Y136 SLICEL internal 45)
		(primitive_site SLICE_X29Y136 SLICEX internal 43)
	)
	(tile 58 44 INT_X19Y138 INT 1
		(primitive_site TIEOFF_X26Y276 TIEOFF internal 3)
	)
	(tile 58 45 CLEXM_X19Y138 CLEXM 2
		(primitive_site SLICE_X30Y136 SLICEM internal 50)
		(primitive_site SLICE_X31Y136 SLICEX internal 43)
	)
	(tile 58 46 INT_X20Y138 INT 1
		(primitive_site TIEOFF_X28Y276 TIEOFF internal 3)
	)
	(tile 58 47 CLEXL_X20Y138 CLEXL 2
		(primitive_site SLICE_X32Y136 SLICEL internal 45)
		(primitive_site SLICE_X33Y136 SLICEX internal 43)
	)
	(tile 58 48 NULL_X48Y150 NULL 0
	)
	(tile 58 49 REG_V_X20Y138 REG_V 0
	)
	(tile 58 50 INT_X21Y138 INT 1
		(primitive_site TIEOFF_X31Y276 TIEOFF internal 3)
	)
	(tile 58 51 CLEXM_X21Y138 CLEXM 2
		(primitive_site SLICE_X34Y136 SLICEM internal 50)
		(primitive_site SLICE_X35Y136 SLICEX internal 43)
	)
	(tile 58 52 INT_X22Y138 INT 1
		(primitive_site TIEOFF_X33Y276 TIEOFF internal 3)
	)
	(tile 58 53 CLEXL_X22Y138 CLEXL 2
		(primitive_site SLICE_X36Y136 SLICEL internal 45)
		(primitive_site SLICE_X37Y136 SLICEX internal 43)
	)
	(tile 58 54 INT_X23Y138 INT 1
		(primitive_site TIEOFF_X35Y276 TIEOFF internal 3)
	)
	(tile 58 55 CLEXM_X23Y138 CLEXM 2
		(primitive_site SLICE_X38Y136 SLICEM internal 50)
		(primitive_site SLICE_X39Y136 SLICEX internal 43)
	)
	(tile 58 56 INT_X24Y138 INT 1
		(primitive_site TIEOFF_X36Y276 TIEOFF internal 3)
	)
	(tile 58 57 CLEXL_X24Y138 CLEXL 2
		(primitive_site SLICE_X40Y136 SLICEL internal 45)
		(primitive_site SLICE_X41Y136 SLICEX internal 43)
	)
	(tile 58 58 INT_X25Y138 INT 1
		(primitive_site TIEOFF_X37Y276 TIEOFF internal 3)
	)
	(tile 58 59 CLEXM_X25Y138 CLEXM 2
		(primitive_site SLICE_X42Y136 SLICEM internal 50)
		(primitive_site SLICE_X43Y136 SLICEX internal 43)
	)
	(tile 58 60 INT_X26Y138 INT 1
		(primitive_site TIEOFF_X38Y276 TIEOFF internal 3)
	)
	(tile 58 61 CLEXL_X26Y138 CLEXL 2
		(primitive_site SLICE_X44Y136 SLICEL internal 45)
		(primitive_site SLICE_X45Y136 SLICEX internal 43)
	)
	(tile 58 62 INT_BRAM_X27Y138 INT_BRAM 1
		(primitive_site TIEOFF_X39Y276 TIEOFF internal 3)
	)
	(tile 58 63 INT_INTERFACE_X27Y138 INT_INTERFACE 0
	)
	(tile 58 64 NULL_X64Y150 NULL 0
	)
	(tile 58 65 INT_X28Y138 INT 1
		(primitive_site TIEOFF_X40Y276 TIEOFF internal 3)
	)
	(tile 58 66 CLEXL_X28Y138 CLEXL 2
		(primitive_site SLICE_X46Y136 SLICEL internal 45)
		(primitive_site SLICE_X47Y136 SLICEX internal 43)
	)
	(tile 58 67 INT_X29Y138 INT 1
		(primitive_site TIEOFF_X41Y276 TIEOFF internal 3)
	)
	(tile 58 68 CLEXM_X29Y138 CLEXM 2
		(primitive_site SLICE_X48Y136 SLICEM internal 50)
		(primitive_site SLICE_X49Y136 SLICEX internal 43)
	)
	(tile 58 69 INT_X30Y138 INT 1
		(primitive_site TIEOFF_X42Y276 TIEOFF internal 3)
	)
	(tile 58 70 CLEXL_X30Y138 CLEXL 2
		(primitive_site SLICE_X50Y136 SLICEL internal 45)
		(primitive_site SLICE_X51Y136 SLICEX internal 43)
	)
	(tile 58 71 INT_X31Y138 INT 1
		(primitive_site TIEOFF_X43Y276 TIEOFF internal 3)
	)
	(tile 58 72 CLEXM_X31Y138 CLEXM 2
		(primitive_site SLICE_X52Y136 SLICEM internal 50)
		(primitive_site SLICE_X53Y136 SLICEX internal 43)
	)
	(tile 58 73 INT_X32Y138 INT 1
		(primitive_site TIEOFF_X44Y276 TIEOFF internal 3)
	)
	(tile 58 74 CLEXL_X32Y138 CLEXL 2
		(primitive_site SLICE_X54Y136 SLICEL internal 45)
		(primitive_site SLICE_X55Y136 SLICEX internal 43)
	)
	(tile 58 75 INT_X33Y138 INT 1
		(primitive_site TIEOFF_X45Y276 TIEOFF internal 3)
	)
	(tile 58 76 INT_INTERFACE_X33Y138 INT_INTERFACE 0
	)
	(tile 58 77 NULL_X77Y150 NULL 0
	)
	(tile 58 78 INT_X34Y138 INT 1
		(primitive_site TIEOFF_X46Y276 TIEOFF internal 3)
	)
	(tile 58 79 CLEXM_X34Y138 CLEXM 2
		(primitive_site SLICE_X56Y136 SLICEM internal 50)
		(primitive_site SLICE_X57Y136 SLICEX internal 43)
	)
	(tile 58 80 INT_X35Y138 INT 1
		(primitive_site TIEOFF_X48Y276 TIEOFF internal 3)
	)
	(tile 58 81 CLEXL_X35Y138 CLEXL 2
		(primitive_site SLICE_X58Y136 SLICEL internal 45)
		(primitive_site SLICE_X59Y136 SLICEX internal 43)
	)
	(tile 58 82 INT_X36Y138 INT 1
		(primitive_site TIEOFF_X50Y276 TIEOFF internal 3)
	)
	(tile 58 83 INT_INTERFACE_X36Y138 INT_INTERFACE 0
	)
	(tile 58 84 NULL_X84Y150 NULL 0
	)
	(tile 58 85 INT_X37Y138 INT 1
		(primitive_site TIEOFF_X51Y276 TIEOFF internal 3)
	)
	(tile 58 86 CLEXM_X37Y138 CLEXM 2
		(primitive_site SLICE_X60Y136 SLICEM internal 50)
		(primitive_site SLICE_X61Y136 SLICEX internal 43)
	)
	(tile 58 87 INT_X38Y138 INT 1
		(primitive_site TIEOFF_X53Y276 TIEOFF internal 3)
	)
	(tile 58 88 CLEXL_X38Y138 CLEXL 2
		(primitive_site SLICE_X62Y136 SLICEL internal 45)
		(primitive_site SLICE_X63Y136 SLICEX internal 43)
	)
	(tile 58 89 INT_BRAM_X39Y138 INT_BRAM 1
		(primitive_site TIEOFF_X55Y276 TIEOFF internal 3)
	)
	(tile 58 90 INT_INTERFACE_X39Y138 INT_INTERFACE 0
	)
	(tile 58 91 NULL_X91Y150 NULL 0
	)
	(tile 58 92 INT_X40Y138 INT 1
		(primitive_site TIEOFF_X56Y276 TIEOFF internal 3)
	)
	(tile 58 93 CLEXM_X40Y138 CLEXM 2
		(primitive_site SLICE_X64Y136 SLICEM internal 50)
		(primitive_site SLICE_X65Y136 SLICEX internal 43)
	)
	(tile 58 94 INT_X41Y138 INT 1
		(primitive_site TIEOFF_X58Y276 TIEOFF internal 3)
	)
	(tile 58 95 CLEXL_X41Y138 CLEXL 2
		(primitive_site SLICE_X66Y136 SLICEL internal 45)
		(primitive_site SLICE_X67Y136 SLICEX internal 43)
	)
	(tile 58 96 INT_X42Y138 INT 1
		(primitive_site TIEOFF_X60Y276 TIEOFF internal 3)
	)
	(tile 58 97 INT_INTERFACE_X42Y138 INT_INTERFACE 0
	)
	(tile 58 98 NULL_X98Y150 NULL 0
	)
	(tile 58 99 IOI_RTERM_X99Y150 IOI_RTERM 0
	)
	(tile 58 100 EMP_RIOB_X42Y138 EMP_RIOB 0
	)
	(tile 59 0 EMP_LIOB_X0Y149 EMP_LIOB 0
	)
	(tile 59 1 IOI_LTERM_X1Y149 IOI_LTERM 0
	)
	(tile 59 2 INT_X0Y137 INT 1
		(primitive_site TIEOFF_X0Y274 TIEOFF internal 3)
	)
	(tile 59 3 INT_INTERFACE_X0Y137 INT_INTERFACE 0
	)
	(tile 59 4 MCB_MUI4_X0Y137 MCB_MUI4 0
	)
	(tile 59 5 INT_X1Y137 INT 1
		(primitive_site TIEOFF_X2Y274 TIEOFF internal 3)
	)
	(tile 59 6 CLEXL_X1Y137 CLEXL 2
		(primitive_site SLICE_X0Y135 SLICEL internal 45)
		(primitive_site SLICE_X1Y135 SLICEX internal 43)
	)
	(tile 59 7 INT_X2Y137 INT 1
		(primitive_site TIEOFF_X4Y274 TIEOFF internal 3)
	)
	(tile 59 8 CLEXM_X2Y137 CLEXM 2
		(primitive_site SLICE_X2Y135 SLICEM internal 50)
		(primitive_site SLICE_X3Y135 SLICEX internal 43)
	)
	(tile 59 9 INT_BRAM_X3Y137 INT_BRAM 1
		(primitive_site TIEOFF_X6Y274 TIEOFF internal 3)
	)
	(tile 59 10 INT_INTERFACE_X3Y137 INT_INTERFACE 0
	)
	(tile 59 11 NULL_X11Y149 NULL 0
	)
	(tile 59 12 INT_X4Y137 INT 1
		(primitive_site TIEOFF_X7Y274 TIEOFF internal 3)
	)
	(tile 59 13 CLEXL_X4Y137 CLEXL 2
		(primitive_site SLICE_X4Y135 SLICEL internal 45)
		(primitive_site SLICE_X5Y135 SLICEX internal 43)
	)
	(tile 59 14 INT_X5Y137 INT 1
		(primitive_site TIEOFF_X9Y274 TIEOFF internal 3)
	)
	(tile 59 15 CLEXM_X5Y137 CLEXM 2
		(primitive_site SLICE_X6Y135 SLICEM internal 50)
		(primitive_site SLICE_X7Y135 SLICEX internal 43)
	)
	(tile 59 16 INT_X6Y137 INT 1
		(primitive_site TIEOFF_X11Y274 TIEOFF internal 3)
	)
	(tile 59 17 CLEXL_X6Y137 CLEXL 2
		(primitive_site SLICE_X8Y135 SLICEL internal 45)
		(primitive_site SLICE_X9Y135 SLICEX internal 43)
	)
	(tile 59 18 INT_X7Y137 INT 1
		(primitive_site TIEOFF_X13Y274 TIEOFF internal 3)
	)
	(tile 59 19 CLEXM_X7Y137 CLEXM 2
		(primitive_site SLICE_X10Y135 SLICEM internal 50)
		(primitive_site SLICE_X11Y135 SLICEX internal 43)
	)
	(tile 59 20 INT_X8Y137 INT 1
		(primitive_site TIEOFF_X15Y274 TIEOFF internal 3)
	)
	(tile 59 21 INT_INTERFACE_X8Y137 INT_INTERFACE 0
	)
	(tile 59 22 NULL_X22Y149 NULL 0
	)
	(tile 59 23 INT_X9Y137 INT 1
		(primitive_site TIEOFF_X16Y274 TIEOFF internal 3)
	)
	(tile 59 24 CLEXL_X9Y137 CLEXL 2
		(primitive_site SLICE_X12Y135 SLICEL internal 45)
		(primitive_site SLICE_X13Y135 SLICEX internal 43)
	)
	(tile 59 25 INT_X10Y137 INT 1
		(primitive_site TIEOFF_X17Y274 TIEOFF internal 3)
	)
	(tile 59 26 CLEXM_X10Y137 CLEXM 2
		(primitive_site SLICE_X14Y135 SLICEM internal 50)
		(primitive_site SLICE_X15Y135 SLICEX internal 43)
	)
	(tile 59 27 INT_X11Y137 INT 1
		(primitive_site TIEOFF_X18Y274 TIEOFF internal 3)
	)
	(tile 59 28 CLEXL_X11Y137 CLEXL 2
		(primitive_site SLICE_X16Y135 SLICEL internal 45)
		(primitive_site SLICE_X17Y135 SLICEX internal 43)
	)
	(tile 59 29 INT_X12Y137 INT 1
		(primitive_site TIEOFF_X19Y274 TIEOFF internal 3)
	)
	(tile 59 30 CLEXM_X12Y137 CLEXM 2
		(primitive_site SLICE_X18Y135 SLICEM internal 50)
		(primitive_site SLICE_X19Y135 SLICEX internal 43)
	)
	(tile 59 31 INT_X13Y137 INT 1
		(primitive_site TIEOFF_X20Y274 TIEOFF internal 3)
	)
	(tile 59 32 CLEXL_X13Y137 CLEXL 2
		(primitive_site SLICE_X20Y135 SLICEL internal 45)
		(primitive_site SLICE_X21Y135 SLICEX internal 43)
	)
	(tile 59 33 INT_BRAM_X14Y137 INT_BRAM 1
		(primitive_site TIEOFF_X21Y274 TIEOFF internal 3)
	)
	(tile 59 34 INT_INTERFACE_X14Y137 INT_INTERFACE 0
	)
	(tile 59 35 NULL_X35Y149 NULL 0
	)
	(tile 59 36 INT_X15Y137 INT 1
		(primitive_site TIEOFF_X22Y274 TIEOFF internal 3)
	)
	(tile 59 37 CLEXM_X15Y137 CLEXM 2
		(primitive_site SLICE_X22Y135 SLICEM internal 50)
		(primitive_site SLICE_X23Y135 SLICEX internal 43)
	)
	(tile 59 38 INT_X16Y137 INT 1
		(primitive_site TIEOFF_X23Y274 TIEOFF internal 3)
	)
	(tile 59 39 CLEXL_X16Y137 CLEXL 2
		(primitive_site SLICE_X24Y135 SLICEL internal 45)
		(primitive_site SLICE_X25Y135 SLICEX internal 43)
	)
	(tile 59 40 INT_X17Y137 INT 1
		(primitive_site TIEOFF_X24Y274 TIEOFF internal 3)
	)
	(tile 59 41 CLEXM_X17Y137 CLEXM 2
		(primitive_site SLICE_X26Y135 SLICEM internal 50)
		(primitive_site SLICE_X27Y135 SLICEX internal 43)
	)
	(tile 59 42 INT_X18Y137 INT 1
		(primitive_site TIEOFF_X25Y274 TIEOFF internal 3)
	)
	(tile 59 43 CLEXL_X18Y137 CLEXL 2
		(primitive_site SLICE_X28Y135 SLICEL internal 45)
		(primitive_site SLICE_X29Y135 SLICEX internal 43)
	)
	(tile 59 44 INT_X19Y137 INT 1
		(primitive_site TIEOFF_X26Y274 TIEOFF internal 3)
	)
	(tile 59 45 CLEXM_X19Y137 CLEXM 2
		(primitive_site SLICE_X30Y135 SLICEM internal 50)
		(primitive_site SLICE_X31Y135 SLICEX internal 43)
	)
	(tile 59 46 INT_X20Y137 INT 1
		(primitive_site TIEOFF_X28Y274 TIEOFF internal 3)
	)
	(tile 59 47 CLEXL_X20Y137 CLEXL 2
		(primitive_site SLICE_X32Y135 SLICEL internal 45)
		(primitive_site SLICE_X33Y135 SLICEX internal 43)
	)
	(tile 59 48 NULL_X48Y149 NULL 0
	)
	(tile 59 49 REG_V_X20Y137 REG_V 0
	)
	(tile 59 50 INT_X21Y137 INT 1
		(primitive_site TIEOFF_X31Y274 TIEOFF internal 3)
	)
	(tile 59 51 CLEXM_X21Y137 CLEXM 2
		(primitive_site SLICE_X34Y135 SLICEM internal 50)
		(primitive_site SLICE_X35Y135 SLICEX internal 43)
	)
	(tile 59 52 INT_X22Y137 INT 1
		(primitive_site TIEOFF_X33Y274 TIEOFF internal 3)
	)
	(tile 59 53 CLEXL_X22Y137 CLEXL 2
		(primitive_site SLICE_X36Y135 SLICEL internal 45)
		(primitive_site SLICE_X37Y135 SLICEX internal 43)
	)
	(tile 59 54 INT_X23Y137 INT 1
		(primitive_site TIEOFF_X35Y274 TIEOFF internal 3)
	)
	(tile 59 55 CLEXM_X23Y137 CLEXM 2
		(primitive_site SLICE_X38Y135 SLICEM internal 50)
		(primitive_site SLICE_X39Y135 SLICEX internal 43)
	)
	(tile 59 56 INT_X24Y137 INT 1
		(primitive_site TIEOFF_X36Y274 TIEOFF internal 3)
	)
	(tile 59 57 CLEXL_X24Y137 CLEXL 2
		(primitive_site SLICE_X40Y135 SLICEL internal 45)
		(primitive_site SLICE_X41Y135 SLICEX internal 43)
	)
	(tile 59 58 INT_X25Y137 INT 1
		(primitive_site TIEOFF_X37Y274 TIEOFF internal 3)
	)
	(tile 59 59 CLEXM_X25Y137 CLEXM 2
		(primitive_site SLICE_X42Y135 SLICEM internal 50)
		(primitive_site SLICE_X43Y135 SLICEX internal 43)
	)
	(tile 59 60 INT_X26Y137 INT 1
		(primitive_site TIEOFF_X38Y274 TIEOFF internal 3)
	)
	(tile 59 61 CLEXL_X26Y137 CLEXL 2
		(primitive_site SLICE_X44Y135 SLICEL internal 45)
		(primitive_site SLICE_X45Y135 SLICEX internal 43)
	)
	(tile 59 62 INT_BRAM_X27Y137 INT_BRAM 1
		(primitive_site TIEOFF_X39Y274 TIEOFF internal 3)
	)
	(tile 59 63 INT_INTERFACE_X27Y137 INT_INTERFACE 0
	)
	(tile 59 64 NULL_X64Y149 NULL 0
	)
	(tile 59 65 INT_X28Y137 INT 1
		(primitive_site TIEOFF_X40Y274 TIEOFF internal 3)
	)
	(tile 59 66 CLEXL_X28Y137 CLEXL 2
		(primitive_site SLICE_X46Y135 SLICEL internal 45)
		(primitive_site SLICE_X47Y135 SLICEX internal 43)
	)
	(tile 59 67 INT_X29Y137 INT 1
		(primitive_site TIEOFF_X41Y274 TIEOFF internal 3)
	)
	(tile 59 68 CLEXM_X29Y137 CLEXM 2
		(primitive_site SLICE_X48Y135 SLICEM internal 50)
		(primitive_site SLICE_X49Y135 SLICEX internal 43)
	)
	(tile 59 69 INT_X30Y137 INT 1
		(primitive_site TIEOFF_X42Y274 TIEOFF internal 3)
	)
	(tile 59 70 CLEXL_X30Y137 CLEXL 2
		(primitive_site SLICE_X50Y135 SLICEL internal 45)
		(primitive_site SLICE_X51Y135 SLICEX internal 43)
	)
	(tile 59 71 INT_X31Y137 INT 1
		(primitive_site TIEOFF_X43Y274 TIEOFF internal 3)
	)
	(tile 59 72 CLEXM_X31Y137 CLEXM 2
		(primitive_site SLICE_X52Y135 SLICEM internal 50)
		(primitive_site SLICE_X53Y135 SLICEX internal 43)
	)
	(tile 59 73 INT_X32Y137 INT 1
		(primitive_site TIEOFF_X44Y274 TIEOFF internal 3)
	)
	(tile 59 74 CLEXL_X32Y137 CLEXL 2
		(primitive_site SLICE_X54Y135 SLICEL internal 45)
		(primitive_site SLICE_X55Y135 SLICEX internal 43)
	)
	(tile 59 75 INT_X33Y137 INT 1
		(primitive_site TIEOFF_X45Y274 TIEOFF internal 3)
	)
	(tile 59 76 INT_INTERFACE_X33Y137 INT_INTERFACE 0
	)
	(tile 59 77 NULL_X77Y149 NULL 0
	)
	(tile 59 78 INT_X34Y137 INT 1
		(primitive_site TIEOFF_X46Y274 TIEOFF internal 3)
	)
	(tile 59 79 CLEXM_X34Y137 CLEXM 2
		(primitive_site SLICE_X56Y135 SLICEM internal 50)
		(primitive_site SLICE_X57Y135 SLICEX internal 43)
	)
	(tile 59 80 INT_X35Y137 INT 1
		(primitive_site TIEOFF_X48Y274 TIEOFF internal 3)
	)
	(tile 59 81 CLEXL_X35Y137 CLEXL 2
		(primitive_site SLICE_X58Y135 SLICEL internal 45)
		(primitive_site SLICE_X59Y135 SLICEX internal 43)
	)
	(tile 59 82 INT_X36Y137 INT 1
		(primitive_site TIEOFF_X50Y274 TIEOFF internal 3)
	)
	(tile 59 83 INT_INTERFACE_X36Y137 INT_INTERFACE 0
	)
	(tile 59 84 NULL_X84Y149 NULL 0
	)
	(tile 59 85 INT_X37Y137 INT 1
		(primitive_site TIEOFF_X51Y274 TIEOFF internal 3)
	)
	(tile 59 86 CLEXM_X37Y137 CLEXM 2
		(primitive_site SLICE_X60Y135 SLICEM internal 50)
		(primitive_site SLICE_X61Y135 SLICEX internal 43)
	)
	(tile 59 87 INT_X38Y137 INT 1
		(primitive_site TIEOFF_X53Y274 TIEOFF internal 3)
	)
	(tile 59 88 CLEXL_X38Y137 CLEXL 2
		(primitive_site SLICE_X62Y135 SLICEL internal 45)
		(primitive_site SLICE_X63Y135 SLICEX internal 43)
	)
	(tile 59 89 INT_BRAM_X39Y137 INT_BRAM 1
		(primitive_site TIEOFF_X55Y274 TIEOFF internal 3)
	)
	(tile 59 90 INT_INTERFACE_X39Y137 INT_INTERFACE 0
	)
	(tile 59 91 NULL_X91Y149 NULL 0
	)
	(tile 59 92 INT_X40Y137 INT 1
		(primitive_site TIEOFF_X56Y274 TIEOFF internal 3)
	)
	(tile 59 93 CLEXM_X40Y137 CLEXM 2
		(primitive_site SLICE_X64Y135 SLICEM internal 50)
		(primitive_site SLICE_X65Y135 SLICEX internal 43)
	)
	(tile 59 94 INT_X41Y137 INT 1
		(primitive_site TIEOFF_X58Y274 TIEOFF internal 3)
	)
	(tile 59 95 CLEXL_X41Y137 CLEXL 2
		(primitive_site SLICE_X66Y135 SLICEL internal 45)
		(primitive_site SLICE_X67Y135 SLICEX internal 43)
	)
	(tile 59 96 INT_X42Y137 INT 1
		(primitive_site TIEOFF_X60Y274 TIEOFF internal 3)
	)
	(tile 59 97 INT_INTERFACE_X42Y137 INT_INTERFACE 0
	)
	(tile 59 98 MCB_MUI4_X42Y137 MCB_MUI4 0
	)
	(tile 59 99 IOI_RTERM_X99Y149 IOI_RTERM 0
	)
	(tile 59 100 EMP_RIOB_X42Y137 EMP_RIOB 0
	)
	(tile 60 0 LIOB_X0Y136 LIOB 2
		(primitive_site K8 IOBM bonded 8)
		(primitive_site K7 IOBS bonded 8)
	)
	(tile 60 1 IOI_LTERM_X1Y148 IOI_LTERM 0
	)
	(tile 60 2 LIOI_INT_X0Y136 LIOI_INT 1
		(primitive_site TIEOFF_X0Y272 TIEOFF internal 3)
	)
	(tile 60 3 LIOI_X0Y136 LIOI 7
		(primitive_site OLOGIC_X0Y124 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y124 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y124 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y125 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y125 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y125 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y272 TIEOFF internal 3)
	)
	(tile 60 4 MCB_INT_BOT_X0Y136 MCB_INT_BOT 0
	)
	(tile 60 5 INT_X1Y136 INT 1
		(primitive_site TIEOFF_X2Y272 TIEOFF internal 3)
	)
	(tile 60 6 CLEXL_X1Y136 CLEXL 2
		(primitive_site SLICE_X0Y134 SLICEL internal 45)
		(primitive_site SLICE_X1Y134 SLICEX internal 43)
	)
	(tile 60 7 INT_X2Y136 INT 1
		(primitive_site TIEOFF_X4Y272 TIEOFF internal 3)
	)
	(tile 60 8 CLEXM_X2Y136 CLEXM 2
		(primitive_site SLICE_X2Y134 SLICEM internal 50)
		(primitive_site SLICE_X3Y134 SLICEX internal 43)
	)
	(tile 60 9 INT_BRAM_X3Y136 INT_BRAM 1
		(primitive_site TIEOFF_X6Y272 TIEOFF internal 3)
	)
	(tile 60 10 INT_INTERFACE_X3Y136 INT_INTERFACE 0
	)
	(tile 60 11 BRAMSITE2_X3Y136 BRAMSITE2 3
		(primitive_site RAMB16_X0Y68 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y68 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y69 RAMB8BWER internal 110)
	)
	(tile 60 12 INT_X4Y136 INT 1
		(primitive_site TIEOFF_X7Y272 TIEOFF internal 3)
	)
	(tile 60 13 CLEXL_X4Y136 CLEXL 2
		(primitive_site SLICE_X4Y134 SLICEL internal 45)
		(primitive_site SLICE_X5Y134 SLICEX internal 43)
	)
	(tile 60 14 INT_X5Y136 INT 1
		(primitive_site TIEOFF_X9Y272 TIEOFF internal 3)
	)
	(tile 60 15 CLEXM_X5Y136 CLEXM 2
		(primitive_site SLICE_X6Y134 SLICEM internal 50)
		(primitive_site SLICE_X7Y134 SLICEX internal 43)
	)
	(tile 60 16 INT_X6Y136 INT 1
		(primitive_site TIEOFF_X11Y272 TIEOFF internal 3)
	)
	(tile 60 17 CLEXL_X6Y136 CLEXL 2
		(primitive_site SLICE_X8Y134 SLICEL internal 45)
		(primitive_site SLICE_X9Y134 SLICEX internal 43)
	)
	(tile 60 18 INT_X7Y136 INT 1
		(primitive_site TIEOFF_X13Y272 TIEOFF internal 3)
	)
	(tile 60 19 CLEXM_X7Y136 CLEXM 2
		(primitive_site SLICE_X10Y134 SLICEM internal 50)
		(primitive_site SLICE_X11Y134 SLICEX internal 43)
	)
	(tile 60 20 INT_X8Y136 INT 1
		(primitive_site TIEOFF_X15Y272 TIEOFF internal 3)
	)
	(tile 60 21 INT_INTERFACE_X8Y136 INT_INTERFACE 0
	)
	(tile 60 22 MACCSITE2_X8Y136 MACCSITE2 1
		(primitive_site DSP48_X0Y34 DSP48A1 internal 346)
	)
	(tile 60 23 INT_X9Y136 INT 1
		(primitive_site TIEOFF_X16Y272 TIEOFF internal 3)
	)
	(tile 60 24 CLEXL_X9Y136 CLEXL 2
		(primitive_site SLICE_X12Y134 SLICEL internal 45)
		(primitive_site SLICE_X13Y134 SLICEX internal 43)
	)
	(tile 60 25 INT_X10Y136 INT 1
		(primitive_site TIEOFF_X17Y272 TIEOFF internal 3)
	)
	(tile 60 26 CLEXM_X10Y136 CLEXM 2
		(primitive_site SLICE_X14Y134 SLICEM internal 50)
		(primitive_site SLICE_X15Y134 SLICEX internal 43)
	)
	(tile 60 27 INT_X11Y136 INT 1
		(primitive_site TIEOFF_X18Y272 TIEOFF internal 3)
	)
	(tile 60 28 CLEXL_X11Y136 CLEXL 2
		(primitive_site SLICE_X16Y134 SLICEL internal 45)
		(primitive_site SLICE_X17Y134 SLICEX internal 43)
	)
	(tile 60 29 INT_X12Y136 INT 1
		(primitive_site TIEOFF_X19Y272 TIEOFF internal 3)
	)
	(tile 60 30 CLEXM_X12Y136 CLEXM 2
		(primitive_site SLICE_X18Y134 SLICEM internal 50)
		(primitive_site SLICE_X19Y134 SLICEX internal 43)
	)
	(tile 60 31 INT_X13Y136 INT 1
		(primitive_site TIEOFF_X20Y272 TIEOFF internal 3)
	)
	(tile 60 32 CLEXL_X13Y136 CLEXL 2
		(primitive_site SLICE_X20Y134 SLICEL internal 45)
		(primitive_site SLICE_X21Y134 SLICEX internal 43)
	)
	(tile 60 33 INT_BRAM_X14Y136 INT_BRAM 1
		(primitive_site TIEOFF_X21Y272 TIEOFF internal 3)
	)
	(tile 60 34 INT_INTERFACE_X14Y136 INT_INTERFACE 0
	)
	(tile 60 35 BRAMSITE2_X14Y136 BRAMSITE2 3
		(primitive_site RAMB16_X1Y68 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y68 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y69 RAMB8BWER internal 110)
	)
	(tile 60 36 INT_X15Y136 INT 1
		(primitive_site TIEOFF_X22Y272 TIEOFF internal 3)
	)
	(tile 60 37 CLEXM_X15Y136 CLEXM 2
		(primitive_site SLICE_X22Y134 SLICEM internal 50)
		(primitive_site SLICE_X23Y134 SLICEX internal 43)
	)
	(tile 60 38 INT_X16Y136 INT 1
		(primitive_site TIEOFF_X23Y272 TIEOFF internal 3)
	)
	(tile 60 39 CLEXL_X16Y136 CLEXL 2
		(primitive_site SLICE_X24Y134 SLICEL internal 45)
		(primitive_site SLICE_X25Y134 SLICEX internal 43)
	)
	(tile 60 40 INT_X17Y136 INT 1
		(primitive_site TIEOFF_X24Y272 TIEOFF internal 3)
	)
	(tile 60 41 CLEXM_X17Y136 CLEXM 2
		(primitive_site SLICE_X26Y134 SLICEM internal 50)
		(primitive_site SLICE_X27Y134 SLICEX internal 43)
	)
	(tile 60 42 INT_X18Y136 INT 1
		(primitive_site TIEOFF_X25Y272 TIEOFF internal 3)
	)
	(tile 60 43 CLEXL_X18Y136 CLEXL 2
		(primitive_site SLICE_X28Y134 SLICEL internal 45)
		(primitive_site SLICE_X29Y134 SLICEX internal 43)
	)
	(tile 60 44 INT_X19Y136 INT 1
		(primitive_site TIEOFF_X26Y272 TIEOFF internal 3)
	)
	(tile 60 45 CLEXM_X19Y136 CLEXM 2
		(primitive_site SLICE_X30Y134 SLICEM internal 50)
		(primitive_site SLICE_X31Y134 SLICEX internal 43)
	)
	(tile 60 46 IOI_INT_X20Y136 IOI_INT 1
		(primitive_site TIEOFF_X28Y272 TIEOFF internal 3)
	)
	(tile 60 47 INT_INTERFACE_IOI_X20Y136 INT_INTERFACE_IOI 0
	)
	(tile 60 48 CMT_DCM2_TOP_X20Y136 CMT_DCM2_TOP 2
		(primitive_site DCM_X0Y9 DCM internal 46)
		(primitive_site DCM_X0Y8 DCM internal 46)
	)
	(tile 60 49 REG_V_X20Y136 REG_V 0
	)
	(tile 60 50 INT_X21Y136 INT 1
		(primitive_site TIEOFF_X31Y272 TIEOFF internal 3)
	)
	(tile 60 51 CLEXM_X21Y136 CLEXM 2
		(primitive_site SLICE_X34Y134 SLICEM internal 50)
		(primitive_site SLICE_X35Y134 SLICEX internal 43)
	)
	(tile 60 52 INT_X22Y136 INT 1
		(primitive_site TIEOFF_X33Y272 TIEOFF internal 3)
	)
	(tile 60 53 CLEXL_X22Y136 CLEXL 2
		(primitive_site SLICE_X36Y134 SLICEL internal 45)
		(primitive_site SLICE_X37Y134 SLICEX internal 43)
	)
	(tile 60 54 INT_X23Y136 INT 1
		(primitive_site TIEOFF_X35Y272 TIEOFF internal 3)
	)
	(tile 60 55 CLEXM_X23Y136 CLEXM 2
		(primitive_site SLICE_X38Y134 SLICEM internal 50)
		(primitive_site SLICE_X39Y134 SLICEX internal 43)
	)
	(tile 60 56 INT_X24Y136 INT 1
		(primitive_site TIEOFF_X36Y272 TIEOFF internal 3)
	)
	(tile 60 57 CLEXL_X24Y136 CLEXL 2
		(primitive_site SLICE_X40Y134 SLICEL internal 45)
		(primitive_site SLICE_X41Y134 SLICEX internal 43)
	)
	(tile 60 58 INT_X25Y136 INT 1
		(primitive_site TIEOFF_X37Y272 TIEOFF internal 3)
	)
	(tile 60 59 CLEXM_X25Y136 CLEXM 2
		(primitive_site SLICE_X42Y134 SLICEM internal 50)
		(primitive_site SLICE_X43Y134 SLICEX internal 43)
	)
	(tile 60 60 INT_X26Y136 INT 1
		(primitive_site TIEOFF_X38Y272 TIEOFF internal 3)
	)
	(tile 60 61 CLEXL_X26Y136 CLEXL 2
		(primitive_site SLICE_X44Y134 SLICEL internal 45)
		(primitive_site SLICE_X45Y134 SLICEX internal 43)
	)
	(tile 60 62 INT_BRAM_X27Y136 INT_BRAM 1
		(primitive_site TIEOFF_X39Y272 TIEOFF internal 3)
	)
	(tile 60 63 INT_INTERFACE_X27Y136 INT_INTERFACE 0
	)
	(tile 60 64 BRAMSITE2_X27Y136 BRAMSITE2 3
		(primitive_site RAMB16_X2Y68 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y68 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y69 RAMB8BWER internal 110)
	)
	(tile 60 65 INT_X28Y136 INT 1
		(primitive_site TIEOFF_X40Y272 TIEOFF internal 3)
	)
	(tile 60 66 CLEXL_X28Y136 CLEXL 2
		(primitive_site SLICE_X46Y134 SLICEL internal 45)
		(primitive_site SLICE_X47Y134 SLICEX internal 43)
	)
	(tile 60 67 INT_X29Y136 INT 1
		(primitive_site TIEOFF_X41Y272 TIEOFF internal 3)
	)
	(tile 60 68 CLEXM_X29Y136 CLEXM 2
		(primitive_site SLICE_X48Y134 SLICEM internal 50)
		(primitive_site SLICE_X49Y134 SLICEX internal 43)
	)
	(tile 60 69 INT_X30Y136 INT 1
		(primitive_site TIEOFF_X42Y272 TIEOFF internal 3)
	)
	(tile 60 70 CLEXL_X30Y136 CLEXL 2
		(primitive_site SLICE_X50Y134 SLICEL internal 45)
		(primitive_site SLICE_X51Y134 SLICEX internal 43)
	)
	(tile 60 71 INT_X31Y136 INT 1
		(primitive_site TIEOFF_X43Y272 TIEOFF internal 3)
	)
	(tile 60 72 CLEXM_X31Y136 CLEXM 2
		(primitive_site SLICE_X52Y134 SLICEM internal 50)
		(primitive_site SLICE_X53Y134 SLICEX internal 43)
	)
	(tile 60 73 INT_X32Y136 INT 1
		(primitive_site TIEOFF_X44Y272 TIEOFF internal 3)
	)
	(tile 60 74 CLEXL_X32Y136 CLEXL 2
		(primitive_site SLICE_X54Y134 SLICEL internal 45)
		(primitive_site SLICE_X55Y134 SLICEX internal 43)
	)
	(tile 60 75 INT_X33Y136 INT 1
		(primitive_site TIEOFF_X45Y272 TIEOFF internal 3)
	)
	(tile 60 76 INT_INTERFACE_X33Y136 INT_INTERFACE 0
	)
	(tile 60 77 MACCSITE2_X33Y136 MACCSITE2 1
		(primitive_site DSP48_X1Y34 DSP48A1 internal 346)
	)
	(tile 60 78 INT_X34Y136 INT 1
		(primitive_site TIEOFF_X46Y272 TIEOFF internal 3)
	)
	(tile 60 79 CLEXM_X34Y136 CLEXM 2
		(primitive_site SLICE_X56Y134 SLICEM internal 50)
		(primitive_site SLICE_X57Y134 SLICEX internal 43)
	)
	(tile 60 80 INT_X35Y136 INT 1
		(primitive_site TIEOFF_X48Y272 TIEOFF internal 3)
	)
	(tile 60 81 CLEXL_X35Y136 CLEXL 2
		(primitive_site SLICE_X58Y134 SLICEL internal 45)
		(primitive_site SLICE_X59Y134 SLICEX internal 43)
	)
	(tile 60 82 INT_X36Y136 INT 1
		(primitive_site TIEOFF_X50Y272 TIEOFF internal 3)
	)
	(tile 60 83 INT_INTERFACE_X36Y136 INT_INTERFACE 0
	)
	(tile 60 84 MACCSITE2_X36Y136 MACCSITE2 1
		(primitive_site DSP48_X2Y34 DSP48A1 internal 346)
	)
	(tile 60 85 INT_X37Y136 INT 1
		(primitive_site TIEOFF_X51Y272 TIEOFF internal 3)
	)
	(tile 60 86 CLEXM_X37Y136 CLEXM 2
		(primitive_site SLICE_X60Y134 SLICEM internal 50)
		(primitive_site SLICE_X61Y134 SLICEX internal 43)
	)
	(tile 60 87 INT_X38Y136 INT 1
		(primitive_site TIEOFF_X53Y272 TIEOFF internal 3)
	)
	(tile 60 88 CLEXL_X38Y136 CLEXL 2
		(primitive_site SLICE_X62Y134 SLICEL internal 45)
		(primitive_site SLICE_X63Y134 SLICEX internal 43)
	)
	(tile 60 89 INT_BRAM_X39Y136 INT_BRAM 1
		(primitive_site TIEOFF_X55Y272 TIEOFF internal 3)
	)
	(tile 60 90 INT_INTERFACE_X39Y136 INT_INTERFACE 0
	)
	(tile 60 91 BRAMSITE2_X39Y136 BRAMSITE2 3
		(primitive_site RAMB16_X3Y68 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y68 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y69 RAMB8BWER internal 110)
	)
	(tile 60 92 INT_X40Y136 INT 1
		(primitive_site TIEOFF_X56Y272 TIEOFF internal 3)
	)
	(tile 60 93 CLEXM_X40Y136 CLEXM 2
		(primitive_site SLICE_X64Y134 SLICEM internal 50)
		(primitive_site SLICE_X65Y134 SLICEX internal 43)
	)
	(tile 60 94 INT_X41Y136 INT 1
		(primitive_site TIEOFF_X58Y272 TIEOFF internal 3)
	)
	(tile 60 95 CLEXL_X41Y136 CLEXL 2
		(primitive_site SLICE_X66Y134 SLICEL internal 45)
		(primitive_site SLICE_X67Y134 SLICEX internal 43)
	)
	(tile 60 96 IOI_INT_X42Y136 IOI_INT 1
		(primitive_site TIEOFF_X60Y272 TIEOFF internal 3)
	)
	(tile 60 97 RIOI_X42Y136 RIOI 7
		(primitive_site OLOGIC_X17Y124 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y124 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y124 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y125 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y125 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y125 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y272 TIEOFF internal 3)
	)
	(tile 60 98 MCB_INT_BOT_X42Y136 MCB_INT_BOT 0
	)
	(tile 60 99 IOI_RTERM_X99Y148 IOI_RTERM 0
	)
	(tile 60 100 RIOB_X42Y136 RIOB 2
		(primitive_site PAD104 IOBS unbonded 8)
		(primitive_site PAD103 IOBM unbonded 8)
	)
	(tile 61 0 HCLK_IOIL_EMP_X0Y147 HCLK_IOIL_EMP 0
	)
	(tile 61 1 HCLK_IOI_LTERM_X1Y147 HCLK_IOI_LTERM 0
	)
	(tile 61 2 HCLK_IOIL_INT_FOLD_X0Y135 HCLK_IOIL_INT_FOLD 0
	)
	(tile 61 3 HCLK_IOIL_TOP_DN_X0Y135 HCLK_IOIL_TOP_DN 0
	)
	(tile 61 4 MCB_HCLK_X0Y135 MCB_HCLK 0
	)
	(tile 61 5 HCLK_CLB_XL_INT_FOLD_X1Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 6 HCLK_CLB_XL_CLE_FOLD_X1Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 7 HCLK_CLB_XM_INT_FOLD_X2Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 8 HCLK_CLB_XM_CLE_FOLD_X2Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y135 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y135 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 61 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y135 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 61 12 HCLK_CLB_XL_INT_FOLD_X4Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 13 HCLK_CLB_XL_CLE_FOLD_X4Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 14 HCLK_CLB_XM_INT_FOLD_X5Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 15 HCLK_CLB_XM_CLE_FOLD_X5Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 16 HCLK_CLB_XL_INT_FOLD_X6Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 17 HCLK_CLB_XL_CLE_FOLD_X6Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 18 HCLK_CLB_XM_INT_FOLD_X7Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 19 HCLK_CLB_XM_CLE_FOLD_X7Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y135 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y135 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 22 DSP_HCLK_GCLK_FOLD_X8Y135 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 61 23 HCLK_CLB_XL_INT_FOLD_X9Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 24 HCLK_CLB_XL_CLE_FOLD_X9Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 25 HCLK_CLB_XM_INT_FOLD_X10Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 26 HCLK_CLB_XM_CLE_FOLD_X10Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 27 HCLK_CLB_XL_INT_FOLD_X11Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 28 HCLK_CLB_XL_CLE_FOLD_X11Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 29 HCLK_CLB_XM_INT_FOLD_X12Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 30 HCLK_CLB_XM_CLE_FOLD_X12Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 31 HCLK_CLB_XL_INT_FOLD_X13Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 32 HCLK_CLB_XL_CLE_FOLD_X13Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y135 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y135 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 61 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y135 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 61 36 HCLK_CLB_XM_INT_FOLD_X15Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 37 HCLK_CLB_XM_CLE_FOLD_X15Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 38 HCLK_CLB_XL_INT_FOLD_X16Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 39 HCLK_CLB_XL_CLE_FOLD_X16Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 40 HCLK_CLB_XM_INT_FOLD_X17Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 41 HCLK_CLB_XM_CLE_FOLD_X17Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 42 HCLK_CLB_XL_INT_FOLD_X18Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 43 HCLK_CLB_XL_CLE_FOLD_X18Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 44 HCLK_CLB_XM_INT_FOLD_X19Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 45 HCLK_CLB_XM_CLE_FOLD_X19Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 46 HCLK_CLB_XL_INT_FOLD_X20Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 47 HCLK_CLB_XL_CLE_FOLD_X20Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 48 NULL_X48Y147 NULL 0
	)
	(tile 61 49 REG_V_HCLK_X48Y147 REG_V_HCLK 32
		(primitive_site BUFH_X0Y287 BUFH internal 2)
		(primitive_site BUFH_X0Y286 BUFH internal 2)
		(primitive_site BUFH_X0Y285 BUFH internal 2)
		(primitive_site BUFH_X0Y284 BUFH internal 2)
		(primitive_site BUFH_X0Y283 BUFH internal 2)
		(primitive_site BUFH_X0Y282 BUFH internal 2)
		(primitive_site BUFH_X0Y281 BUFH internal 2)
		(primitive_site BUFH_X0Y280 BUFH internal 2)
		(primitive_site BUFH_X0Y279 BUFH internal 2)
		(primitive_site BUFH_X0Y278 BUFH internal 2)
		(primitive_site BUFH_X0Y277 BUFH internal 2)
		(primitive_site BUFH_X0Y276 BUFH internal 2)
		(primitive_site BUFH_X0Y275 BUFH internal 2)
		(primitive_site BUFH_X0Y274 BUFH internal 2)
		(primitive_site BUFH_X0Y273 BUFH internal 2)
		(primitive_site BUFH_X0Y272 BUFH internal 2)
		(primitive_site BUFH_X3Y271 BUFH internal 2)
		(primitive_site BUFH_X3Y270 BUFH internal 2)
		(primitive_site BUFH_X3Y269 BUFH internal 2)
		(primitive_site BUFH_X3Y268 BUFH internal 2)
		(primitive_site BUFH_X3Y267 BUFH internal 2)
		(primitive_site BUFH_X3Y266 BUFH internal 2)
		(primitive_site BUFH_X3Y265 BUFH internal 2)
		(primitive_site BUFH_X3Y264 BUFH internal 2)
		(primitive_site BUFH_X3Y263 BUFH internal 2)
		(primitive_site BUFH_X3Y262 BUFH internal 2)
		(primitive_site BUFH_X3Y261 BUFH internal 2)
		(primitive_site BUFH_X3Y260 BUFH internal 2)
		(primitive_site BUFH_X3Y259 BUFH internal 2)
		(primitive_site BUFH_X3Y258 BUFH internal 2)
		(primitive_site BUFH_X3Y257 BUFH internal 2)
		(primitive_site BUFH_X3Y256 BUFH internal 2)
	)
	(tile 61 50 HCLK_CLB_XM_INT_FOLD_X21Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 51 HCLK_CLB_XM_CLE_FOLD_X21Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 52 HCLK_CLB_XL_INT_FOLD_X22Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 53 HCLK_CLB_XL_CLE_FOLD_X22Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 54 HCLK_CLB_XM_INT_FOLD_X23Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 55 HCLK_CLB_XM_CLE_FOLD_X23Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 56 HCLK_CLB_XL_INT_FOLD_X24Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 57 HCLK_CLB_XL_CLE_FOLD_X24Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 58 HCLK_CLB_XM_INT_FOLD_X25Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 59 HCLK_CLB_XM_CLE_FOLD_X25Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 60 HCLK_CLB_XL_INT_FOLD_X26Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 61 HCLK_CLB_XL_CLE_FOLD_X26Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y135 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y135 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 61 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y135 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 61 65 HCLK_CLB_XL_INT_FOLD_X28Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 66 HCLK_CLB_XL_CLE_FOLD_X28Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 67 HCLK_CLB_XM_INT_FOLD_X29Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 68 HCLK_CLB_XM_CLE_FOLD_X29Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 69 HCLK_CLB_XL_INT_FOLD_X30Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 70 HCLK_CLB_XL_CLE_FOLD_X30Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 71 HCLK_CLB_XM_INT_FOLD_X31Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 72 HCLK_CLB_XM_CLE_FOLD_X31Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 73 HCLK_CLB_XL_INT_FOLD_X32Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 74 HCLK_CLB_XL_CLE_FOLD_X32Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y135 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y135 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 77 DSP_HCLK_GCLK_FOLD_X33Y135 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 61 78 HCLK_CLB_XM_INT_FOLD_X34Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 79 HCLK_CLB_XM_CLE_FOLD_X34Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 80 HCLK_CLB_XL_INT_FOLD_X35Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 81 HCLK_CLB_XL_CLE_FOLD_X35Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y135 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y135 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 84 DSP_HCLK_GCLK_NOFOLD_X36Y135 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 61 85 HCLK_CLB_XM_INT_FOLD_X37Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 86 HCLK_CLB_XM_CLE_FOLD_X37Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 87 HCLK_CLB_XL_INT_FOLD_X38Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 88 HCLK_CLB_XL_CLE_FOLD_X38Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y135 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 61 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y135 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 61 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y135 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 61 92 HCLK_CLB_XM_INT_FOLD_X40Y135 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 61 93 HCLK_CLB_XM_CLE_FOLD_X40Y135 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 61 94 HCLK_CLB_XL_INT_FOLD_X41Y135 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 61 95 HCLK_CLB_XL_CLE_FOLD_X41Y135 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 61 96 HCLK_IOIR_INT_FOLD_X42Y135 HCLK_IOIR_INT_FOLD 0
	)
	(tile 61 97 HCLK_IOIR_TOP_DN_X42Y135 HCLK_IOIR_TOP_DN 0
	)
	(tile 61 98 MCB_HCLK_X42Y135 MCB_HCLK 0
	)
	(tile 61 99 HCLK_IOI_RTERM_X99Y147 HCLK_IOI_RTERM 0
	)
	(tile 61 100 HCLK_IOIR_EMP_X99Y147 HCLK_IOIR_EMP 0
	)
	(tile 62 0 EMP_LIOB_X0Y146 EMP_LIOB 0
	)
	(tile 62 1 IOI_LTERM_X1Y146 IOI_LTERM 0
	)
	(tile 62 2 INT_X0Y135 INT 1
		(primitive_site TIEOFF_X0Y270 TIEOFF internal 3)
	)
	(tile 62 3 INT_INTERFACE_X0Y135 INT_INTERFACE 0
	)
	(tile 62 4 NULL_X4Y146 NULL 0
	)
	(tile 62 5 INT_X1Y135 INT 1
		(primitive_site TIEOFF_X2Y270 TIEOFF internal 3)
	)
	(tile 62 6 CLEXL_X1Y135 CLEXL 2
		(primitive_site SLICE_X0Y133 SLICEL internal 45)
		(primitive_site SLICE_X1Y133 SLICEX internal 43)
	)
	(tile 62 7 INT_X2Y135 INT 1
		(primitive_site TIEOFF_X4Y270 TIEOFF internal 3)
	)
	(tile 62 8 CLEXM_X2Y135 CLEXM 2
		(primitive_site SLICE_X2Y133 SLICEM internal 50)
		(primitive_site SLICE_X3Y133 SLICEX internal 43)
	)
	(tile 62 9 INT_BRAM_X3Y135 INT_BRAM 1
		(primitive_site TIEOFF_X6Y270 TIEOFF internal 3)
	)
	(tile 62 10 INT_INTERFACE_X3Y135 INT_INTERFACE 0
	)
	(tile 62 11 NULL_X11Y146 NULL 0
	)
	(tile 62 12 INT_X4Y135 INT 1
		(primitive_site TIEOFF_X7Y270 TIEOFF internal 3)
	)
	(tile 62 13 CLEXL_X4Y135 CLEXL 2
		(primitive_site SLICE_X4Y133 SLICEL internal 45)
		(primitive_site SLICE_X5Y133 SLICEX internal 43)
	)
	(tile 62 14 INT_X5Y135 INT 1
		(primitive_site TIEOFF_X9Y270 TIEOFF internal 3)
	)
	(tile 62 15 CLEXM_X5Y135 CLEXM 2
		(primitive_site SLICE_X6Y133 SLICEM internal 50)
		(primitive_site SLICE_X7Y133 SLICEX internal 43)
	)
	(tile 62 16 INT_X6Y135 INT 1
		(primitive_site TIEOFF_X11Y270 TIEOFF internal 3)
	)
	(tile 62 17 CLEXL_X6Y135 CLEXL 2
		(primitive_site SLICE_X8Y133 SLICEL internal 45)
		(primitive_site SLICE_X9Y133 SLICEX internal 43)
	)
	(tile 62 18 INT_X7Y135 INT 1
		(primitive_site TIEOFF_X13Y270 TIEOFF internal 3)
	)
	(tile 62 19 CLEXM_X7Y135 CLEXM 2
		(primitive_site SLICE_X10Y133 SLICEM internal 50)
		(primitive_site SLICE_X11Y133 SLICEX internal 43)
	)
	(tile 62 20 INT_X8Y135 INT 1
		(primitive_site TIEOFF_X15Y270 TIEOFF internal 3)
	)
	(tile 62 21 INT_INTERFACE_X8Y135 INT_INTERFACE 0
	)
	(tile 62 22 NULL_X22Y146 NULL 0
	)
	(tile 62 23 INT_X9Y135 INT 1
		(primitive_site TIEOFF_X16Y270 TIEOFF internal 3)
	)
	(tile 62 24 CLEXL_X9Y135 CLEXL 2
		(primitive_site SLICE_X12Y133 SLICEL internal 45)
		(primitive_site SLICE_X13Y133 SLICEX internal 43)
	)
	(tile 62 25 INT_X10Y135 INT 1
		(primitive_site TIEOFF_X17Y270 TIEOFF internal 3)
	)
	(tile 62 26 CLEXM_X10Y135 CLEXM 2
		(primitive_site SLICE_X14Y133 SLICEM internal 50)
		(primitive_site SLICE_X15Y133 SLICEX internal 43)
	)
	(tile 62 27 INT_X11Y135 INT 1
		(primitive_site TIEOFF_X18Y270 TIEOFF internal 3)
	)
	(tile 62 28 CLEXL_X11Y135 CLEXL 2
		(primitive_site SLICE_X16Y133 SLICEL internal 45)
		(primitive_site SLICE_X17Y133 SLICEX internal 43)
	)
	(tile 62 29 INT_X12Y135 INT 1
		(primitive_site TIEOFF_X19Y270 TIEOFF internal 3)
	)
	(tile 62 30 CLEXM_X12Y135 CLEXM 2
		(primitive_site SLICE_X18Y133 SLICEM internal 50)
		(primitive_site SLICE_X19Y133 SLICEX internal 43)
	)
	(tile 62 31 INT_X13Y135 INT 1
		(primitive_site TIEOFF_X20Y270 TIEOFF internal 3)
	)
	(tile 62 32 CLEXL_X13Y135 CLEXL 2
		(primitive_site SLICE_X20Y133 SLICEL internal 45)
		(primitive_site SLICE_X21Y133 SLICEX internal 43)
	)
	(tile 62 33 INT_BRAM_X14Y135 INT_BRAM 1
		(primitive_site TIEOFF_X21Y270 TIEOFF internal 3)
	)
	(tile 62 34 INT_INTERFACE_X14Y135 INT_INTERFACE 0
	)
	(tile 62 35 NULL_X35Y146 NULL 0
	)
	(tile 62 36 INT_X15Y135 INT 1
		(primitive_site TIEOFF_X22Y270 TIEOFF internal 3)
	)
	(tile 62 37 CLEXM_X15Y135 CLEXM 2
		(primitive_site SLICE_X22Y133 SLICEM internal 50)
		(primitive_site SLICE_X23Y133 SLICEX internal 43)
	)
	(tile 62 38 INT_X16Y135 INT 1
		(primitive_site TIEOFF_X23Y270 TIEOFF internal 3)
	)
	(tile 62 39 CLEXL_X16Y135 CLEXL 2
		(primitive_site SLICE_X24Y133 SLICEL internal 45)
		(primitive_site SLICE_X25Y133 SLICEX internal 43)
	)
	(tile 62 40 INT_X17Y135 INT 1
		(primitive_site TIEOFF_X24Y270 TIEOFF internal 3)
	)
	(tile 62 41 CLEXM_X17Y135 CLEXM 2
		(primitive_site SLICE_X26Y133 SLICEM internal 50)
		(primitive_site SLICE_X27Y133 SLICEX internal 43)
	)
	(tile 62 42 INT_X18Y135 INT 1
		(primitive_site TIEOFF_X25Y270 TIEOFF internal 3)
	)
	(tile 62 43 CLEXL_X18Y135 CLEXL 2
		(primitive_site SLICE_X28Y133 SLICEL internal 45)
		(primitive_site SLICE_X29Y133 SLICEX internal 43)
	)
	(tile 62 44 INT_X19Y135 INT 1
		(primitive_site TIEOFF_X26Y270 TIEOFF internal 3)
	)
	(tile 62 45 CLEXM_X19Y135 CLEXM 2
		(primitive_site SLICE_X30Y133 SLICEM internal 50)
		(primitive_site SLICE_X31Y133 SLICEX internal 43)
	)
	(tile 62 46 IOI_INT_X20Y135 IOI_INT 1
		(primitive_site TIEOFF_X28Y270 TIEOFF internal 3)
	)
	(tile 62 47 INT_INTERFACE_IOI_X20Y135 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 62 48 NULL_X48Y146 NULL 0
	)
	(tile 62 49 REG_V_MEMB_TOP_X20Y135 REG_V_MEMB_TOP 0
	)
	(tile 62 50 INT_X21Y135 INT 1
		(primitive_site TIEOFF_X31Y270 TIEOFF internal 3)
	)
	(tile 62 51 CLEXM_X21Y135 CLEXM 2
		(primitive_site SLICE_X34Y133 SLICEM internal 50)
		(primitive_site SLICE_X35Y133 SLICEX internal 43)
	)
	(tile 62 52 INT_X22Y135 INT 1
		(primitive_site TIEOFF_X33Y270 TIEOFF internal 3)
	)
	(tile 62 53 CLEXL_X22Y135 CLEXL 2
		(primitive_site SLICE_X36Y133 SLICEL internal 45)
		(primitive_site SLICE_X37Y133 SLICEX internal 43)
	)
	(tile 62 54 INT_X23Y135 INT 1
		(primitive_site TIEOFF_X35Y270 TIEOFF internal 3)
	)
	(tile 62 55 CLEXM_X23Y135 CLEXM 2
		(primitive_site SLICE_X38Y133 SLICEM internal 50)
		(primitive_site SLICE_X39Y133 SLICEX internal 43)
	)
	(tile 62 56 INT_X24Y135 INT 1
		(primitive_site TIEOFF_X36Y270 TIEOFF internal 3)
	)
	(tile 62 57 CLEXL_X24Y135 CLEXL 2
		(primitive_site SLICE_X40Y133 SLICEL internal 45)
		(primitive_site SLICE_X41Y133 SLICEX internal 43)
	)
	(tile 62 58 INT_X25Y135 INT 1
		(primitive_site TIEOFF_X37Y270 TIEOFF internal 3)
	)
	(tile 62 59 CLEXM_X25Y135 CLEXM 2
		(primitive_site SLICE_X42Y133 SLICEM internal 50)
		(primitive_site SLICE_X43Y133 SLICEX internal 43)
	)
	(tile 62 60 INT_X26Y135 INT 1
		(primitive_site TIEOFF_X38Y270 TIEOFF internal 3)
	)
	(tile 62 61 CLEXL_X26Y135 CLEXL 2
		(primitive_site SLICE_X44Y133 SLICEL internal 45)
		(primitive_site SLICE_X45Y133 SLICEX internal 43)
	)
	(tile 62 62 INT_BRAM_X27Y135 INT_BRAM 1
		(primitive_site TIEOFF_X39Y270 TIEOFF internal 3)
	)
	(tile 62 63 INT_INTERFACE_X27Y135 INT_INTERFACE 0
	)
	(tile 62 64 NULL_X64Y146 NULL 0
	)
	(tile 62 65 INT_X28Y135 INT 1
		(primitive_site TIEOFF_X40Y270 TIEOFF internal 3)
	)
	(tile 62 66 CLEXL_X28Y135 CLEXL 2
		(primitive_site SLICE_X46Y133 SLICEL internal 45)
		(primitive_site SLICE_X47Y133 SLICEX internal 43)
	)
	(tile 62 67 INT_X29Y135 INT 1
		(primitive_site TIEOFF_X41Y270 TIEOFF internal 3)
	)
	(tile 62 68 CLEXM_X29Y135 CLEXM 2
		(primitive_site SLICE_X48Y133 SLICEM internal 50)
		(primitive_site SLICE_X49Y133 SLICEX internal 43)
	)
	(tile 62 69 INT_X30Y135 INT 1
		(primitive_site TIEOFF_X42Y270 TIEOFF internal 3)
	)
	(tile 62 70 CLEXL_X30Y135 CLEXL 2
		(primitive_site SLICE_X50Y133 SLICEL internal 45)
		(primitive_site SLICE_X51Y133 SLICEX internal 43)
	)
	(tile 62 71 INT_X31Y135 INT 1
		(primitive_site TIEOFF_X43Y270 TIEOFF internal 3)
	)
	(tile 62 72 CLEXM_X31Y135 CLEXM 2
		(primitive_site SLICE_X52Y133 SLICEM internal 50)
		(primitive_site SLICE_X53Y133 SLICEX internal 43)
	)
	(tile 62 73 INT_X32Y135 INT 1
		(primitive_site TIEOFF_X44Y270 TIEOFF internal 3)
	)
	(tile 62 74 CLEXL_X32Y135 CLEXL 2
		(primitive_site SLICE_X54Y133 SLICEL internal 45)
		(primitive_site SLICE_X55Y133 SLICEX internal 43)
	)
	(tile 62 75 INT_X33Y135 INT 1
		(primitive_site TIEOFF_X45Y270 TIEOFF internal 3)
	)
	(tile 62 76 INT_INTERFACE_X33Y135 INT_INTERFACE 0
	)
	(tile 62 77 NULL_X77Y146 NULL 0
	)
	(tile 62 78 INT_X34Y135 INT 1
		(primitive_site TIEOFF_X46Y270 TIEOFF internal 3)
	)
	(tile 62 79 CLEXM_X34Y135 CLEXM 2
		(primitive_site SLICE_X56Y133 SLICEM internal 50)
		(primitive_site SLICE_X57Y133 SLICEX internal 43)
	)
	(tile 62 80 INT_X35Y135 INT 1
		(primitive_site TIEOFF_X48Y270 TIEOFF internal 3)
	)
	(tile 62 81 CLEXL_X35Y135 CLEXL 2
		(primitive_site SLICE_X58Y133 SLICEL internal 45)
		(primitive_site SLICE_X59Y133 SLICEX internal 43)
	)
	(tile 62 82 INT_X36Y135 INT 1
		(primitive_site TIEOFF_X50Y270 TIEOFF internal 3)
	)
	(tile 62 83 INT_INTERFACE_X36Y135 INT_INTERFACE 0
	)
	(tile 62 84 NULL_X84Y146 NULL 0
	)
	(tile 62 85 INT_X37Y135 INT 1
		(primitive_site TIEOFF_X51Y270 TIEOFF internal 3)
	)
	(tile 62 86 CLEXM_X37Y135 CLEXM 2
		(primitive_site SLICE_X60Y133 SLICEM internal 50)
		(primitive_site SLICE_X61Y133 SLICEX internal 43)
	)
	(tile 62 87 INT_X38Y135 INT 1
		(primitive_site TIEOFF_X53Y270 TIEOFF internal 3)
	)
	(tile 62 88 CLEXL_X38Y135 CLEXL 2
		(primitive_site SLICE_X62Y133 SLICEL internal 45)
		(primitive_site SLICE_X63Y133 SLICEX internal 43)
	)
	(tile 62 89 INT_BRAM_X39Y135 INT_BRAM 1
		(primitive_site TIEOFF_X55Y270 TIEOFF internal 3)
	)
	(tile 62 90 INT_INTERFACE_X39Y135 INT_INTERFACE 0
	)
	(tile 62 91 NULL_X91Y146 NULL 0
	)
	(tile 62 92 INT_X40Y135 INT 1
		(primitive_site TIEOFF_X56Y270 TIEOFF internal 3)
	)
	(tile 62 93 CLEXM_X40Y135 CLEXM 2
		(primitive_site SLICE_X64Y133 SLICEM internal 50)
		(primitive_site SLICE_X65Y133 SLICEX internal 43)
	)
	(tile 62 94 INT_X41Y135 INT 1
		(primitive_site TIEOFF_X58Y270 TIEOFF internal 3)
	)
	(tile 62 95 CLEXL_X41Y135 CLEXL 2
		(primitive_site SLICE_X66Y133 SLICEL internal 45)
		(primitive_site SLICE_X67Y133 SLICEX internal 43)
	)
	(tile 62 96 INT_X42Y135 INT 1
		(primitive_site TIEOFF_X60Y270 TIEOFF internal 3)
	)
	(tile 62 97 INT_INTERFACE_X42Y135 INT_INTERFACE 0
	)
	(tile 62 98 NULL_X98Y146 NULL 0
	)
	(tile 62 99 IOI_RTERM_X99Y146 IOI_RTERM 0
	)
	(tile 62 100 EMP_RIOB_X42Y135 EMP_RIOB 0
	)
	(tile 63 0 EMP_LIOB_X0Y145 EMP_LIOB 0
	)
	(tile 63 1 IOI_LTERM_X1Y145 IOI_LTERM 0
	)
	(tile 63 2 INT_X0Y134 INT 1
		(primitive_site TIEOFF_X0Y268 TIEOFF internal 3)
	)
	(tile 63 3 INT_INTERFACE_X0Y134 INT_INTERFACE 0
	)
	(tile 63 4 MCB_MUI5_X0Y134 MCB_MUI5 0
	)
	(tile 63 5 INT_X1Y134 INT 1
		(primitive_site TIEOFF_X2Y268 TIEOFF internal 3)
	)
	(tile 63 6 CLEXL_X1Y134 CLEXL 2
		(primitive_site SLICE_X0Y132 SLICEL internal 45)
		(primitive_site SLICE_X1Y132 SLICEX internal 43)
	)
	(tile 63 7 INT_X2Y134 INT 1
		(primitive_site TIEOFF_X4Y268 TIEOFF internal 3)
	)
	(tile 63 8 CLEXM_X2Y134 CLEXM 2
		(primitive_site SLICE_X2Y132 SLICEM internal 50)
		(primitive_site SLICE_X3Y132 SLICEX internal 43)
	)
	(tile 63 9 INT_BRAM_X3Y134 INT_BRAM 1
		(primitive_site TIEOFF_X6Y268 TIEOFF internal 3)
	)
	(tile 63 10 INT_INTERFACE_X3Y134 INT_INTERFACE 0
	)
	(tile 63 11 NULL_X11Y145 NULL 0
	)
	(tile 63 12 INT_X4Y134 INT 1
		(primitive_site TIEOFF_X7Y268 TIEOFF internal 3)
	)
	(tile 63 13 CLEXL_X4Y134 CLEXL 2
		(primitive_site SLICE_X4Y132 SLICEL internal 45)
		(primitive_site SLICE_X5Y132 SLICEX internal 43)
	)
	(tile 63 14 INT_X5Y134 INT 1
		(primitive_site TIEOFF_X9Y268 TIEOFF internal 3)
	)
	(tile 63 15 CLEXM_X5Y134 CLEXM 2
		(primitive_site SLICE_X6Y132 SLICEM internal 50)
		(primitive_site SLICE_X7Y132 SLICEX internal 43)
	)
	(tile 63 16 INT_X6Y134 INT 1
		(primitive_site TIEOFF_X11Y268 TIEOFF internal 3)
	)
	(tile 63 17 CLEXL_X6Y134 CLEXL 2
		(primitive_site SLICE_X8Y132 SLICEL internal 45)
		(primitive_site SLICE_X9Y132 SLICEX internal 43)
	)
	(tile 63 18 INT_X7Y134 INT 1
		(primitive_site TIEOFF_X13Y268 TIEOFF internal 3)
	)
	(tile 63 19 CLEXM_X7Y134 CLEXM 2
		(primitive_site SLICE_X10Y132 SLICEM internal 50)
		(primitive_site SLICE_X11Y132 SLICEX internal 43)
	)
	(tile 63 20 INT_X8Y134 INT 1
		(primitive_site TIEOFF_X15Y268 TIEOFF internal 3)
	)
	(tile 63 21 INT_INTERFACE_X8Y134 INT_INTERFACE 0
	)
	(tile 63 22 NULL_X22Y145 NULL 0
	)
	(tile 63 23 INT_X9Y134 INT 1
		(primitive_site TIEOFF_X16Y268 TIEOFF internal 3)
	)
	(tile 63 24 CLEXL_X9Y134 CLEXL 2
		(primitive_site SLICE_X12Y132 SLICEL internal 45)
		(primitive_site SLICE_X13Y132 SLICEX internal 43)
	)
	(tile 63 25 INT_X10Y134 INT 1
		(primitive_site TIEOFF_X17Y268 TIEOFF internal 3)
	)
	(tile 63 26 CLEXM_X10Y134 CLEXM 2
		(primitive_site SLICE_X14Y132 SLICEM internal 50)
		(primitive_site SLICE_X15Y132 SLICEX internal 43)
	)
	(tile 63 27 INT_X11Y134 INT 1
		(primitive_site TIEOFF_X18Y268 TIEOFF internal 3)
	)
	(tile 63 28 CLEXL_X11Y134 CLEXL 2
		(primitive_site SLICE_X16Y132 SLICEL internal 45)
		(primitive_site SLICE_X17Y132 SLICEX internal 43)
	)
	(tile 63 29 INT_X12Y134 INT 1
		(primitive_site TIEOFF_X19Y268 TIEOFF internal 3)
	)
	(tile 63 30 CLEXM_X12Y134 CLEXM 2
		(primitive_site SLICE_X18Y132 SLICEM internal 50)
		(primitive_site SLICE_X19Y132 SLICEX internal 43)
	)
	(tile 63 31 INT_X13Y134 INT 1
		(primitive_site TIEOFF_X20Y268 TIEOFF internal 3)
	)
	(tile 63 32 CLEXL_X13Y134 CLEXL 2
		(primitive_site SLICE_X20Y132 SLICEL internal 45)
		(primitive_site SLICE_X21Y132 SLICEX internal 43)
	)
	(tile 63 33 INT_BRAM_X14Y134 INT_BRAM 1
		(primitive_site TIEOFF_X21Y268 TIEOFF internal 3)
	)
	(tile 63 34 INT_INTERFACE_X14Y134 INT_INTERFACE 0
	)
	(tile 63 35 NULL_X35Y145 NULL 0
	)
	(tile 63 36 INT_X15Y134 INT 1
		(primitive_site TIEOFF_X22Y268 TIEOFF internal 3)
	)
	(tile 63 37 CLEXM_X15Y134 CLEXM 2
		(primitive_site SLICE_X22Y132 SLICEM internal 50)
		(primitive_site SLICE_X23Y132 SLICEX internal 43)
	)
	(tile 63 38 INT_X16Y134 INT 1
		(primitive_site TIEOFF_X23Y268 TIEOFF internal 3)
	)
	(tile 63 39 CLEXL_X16Y134 CLEXL 2
		(primitive_site SLICE_X24Y132 SLICEL internal 45)
		(primitive_site SLICE_X25Y132 SLICEX internal 43)
	)
	(tile 63 40 INT_X17Y134 INT 1
		(primitive_site TIEOFF_X24Y268 TIEOFF internal 3)
	)
	(tile 63 41 CLEXM_X17Y134 CLEXM 2
		(primitive_site SLICE_X26Y132 SLICEM internal 50)
		(primitive_site SLICE_X27Y132 SLICEX internal 43)
	)
	(tile 63 42 INT_X18Y134 INT 1
		(primitive_site TIEOFF_X25Y268 TIEOFF internal 3)
	)
	(tile 63 43 CLEXL_X18Y134 CLEXL 2
		(primitive_site SLICE_X28Y132 SLICEL internal 45)
		(primitive_site SLICE_X29Y132 SLICEX internal 43)
	)
	(tile 63 44 INT_X19Y134 INT 1
		(primitive_site TIEOFF_X26Y268 TIEOFF internal 3)
	)
	(tile 63 45 CLEXM_X19Y134 CLEXM 2
		(primitive_site SLICE_X30Y132 SLICEM internal 50)
		(primitive_site SLICE_X31Y132 SLICEX internal 43)
	)
	(tile 63 46 INT_X20Y134 INT 1
		(primitive_site TIEOFF_X28Y268 TIEOFF internal 3)
	)
	(tile 63 47 CLEXL_X20Y134 CLEXL 2
		(primitive_site SLICE_X32Y132 SLICEL internal 45)
		(primitive_site SLICE_X33Y132 SLICEX internal 43)
	)
	(tile 63 48 NULL_X48Y145 NULL 0
	)
	(tile 63 49 REG_V_X20Y134 REG_V 0
	)
	(tile 63 50 INT_X21Y134 INT 1
		(primitive_site TIEOFF_X31Y268 TIEOFF internal 3)
	)
	(tile 63 51 CLEXM_X21Y134 CLEXM 2
		(primitive_site SLICE_X34Y132 SLICEM internal 50)
		(primitive_site SLICE_X35Y132 SLICEX internal 43)
	)
	(tile 63 52 INT_X22Y134 INT 1
		(primitive_site TIEOFF_X33Y268 TIEOFF internal 3)
	)
	(tile 63 53 CLEXL_X22Y134 CLEXL 2
		(primitive_site SLICE_X36Y132 SLICEL internal 45)
		(primitive_site SLICE_X37Y132 SLICEX internal 43)
	)
	(tile 63 54 INT_X23Y134 INT 1
		(primitive_site TIEOFF_X35Y268 TIEOFF internal 3)
	)
	(tile 63 55 CLEXM_X23Y134 CLEXM 2
		(primitive_site SLICE_X38Y132 SLICEM internal 50)
		(primitive_site SLICE_X39Y132 SLICEX internal 43)
	)
	(tile 63 56 INT_X24Y134 INT 1
		(primitive_site TIEOFF_X36Y268 TIEOFF internal 3)
	)
	(tile 63 57 CLEXL_X24Y134 CLEXL 2
		(primitive_site SLICE_X40Y132 SLICEL internal 45)
		(primitive_site SLICE_X41Y132 SLICEX internal 43)
	)
	(tile 63 58 INT_X25Y134 INT 1
		(primitive_site TIEOFF_X37Y268 TIEOFF internal 3)
	)
	(tile 63 59 CLEXM_X25Y134 CLEXM 2
		(primitive_site SLICE_X42Y132 SLICEM internal 50)
		(primitive_site SLICE_X43Y132 SLICEX internal 43)
	)
	(tile 63 60 INT_X26Y134 INT 1
		(primitive_site TIEOFF_X38Y268 TIEOFF internal 3)
	)
	(tile 63 61 CLEXL_X26Y134 CLEXL 2
		(primitive_site SLICE_X44Y132 SLICEL internal 45)
		(primitive_site SLICE_X45Y132 SLICEX internal 43)
	)
	(tile 63 62 INT_BRAM_X27Y134 INT_BRAM 1
		(primitive_site TIEOFF_X39Y268 TIEOFF internal 3)
	)
	(tile 63 63 INT_INTERFACE_X27Y134 INT_INTERFACE 0
	)
	(tile 63 64 NULL_X64Y145 NULL 0
	)
	(tile 63 65 INT_X28Y134 INT 1
		(primitive_site TIEOFF_X40Y268 TIEOFF internal 3)
	)
	(tile 63 66 CLEXL_X28Y134 CLEXL 2
		(primitive_site SLICE_X46Y132 SLICEL internal 45)
		(primitive_site SLICE_X47Y132 SLICEX internal 43)
	)
	(tile 63 67 INT_X29Y134 INT 1
		(primitive_site TIEOFF_X41Y268 TIEOFF internal 3)
	)
	(tile 63 68 CLEXM_X29Y134 CLEXM 2
		(primitive_site SLICE_X48Y132 SLICEM internal 50)
		(primitive_site SLICE_X49Y132 SLICEX internal 43)
	)
	(tile 63 69 INT_X30Y134 INT 1
		(primitive_site TIEOFF_X42Y268 TIEOFF internal 3)
	)
	(tile 63 70 CLEXL_X30Y134 CLEXL 2
		(primitive_site SLICE_X50Y132 SLICEL internal 45)
		(primitive_site SLICE_X51Y132 SLICEX internal 43)
	)
	(tile 63 71 INT_X31Y134 INT 1
		(primitive_site TIEOFF_X43Y268 TIEOFF internal 3)
	)
	(tile 63 72 CLEXM_X31Y134 CLEXM 2
		(primitive_site SLICE_X52Y132 SLICEM internal 50)
		(primitive_site SLICE_X53Y132 SLICEX internal 43)
	)
	(tile 63 73 INT_X32Y134 INT 1
		(primitive_site TIEOFF_X44Y268 TIEOFF internal 3)
	)
	(tile 63 74 CLEXL_X32Y134 CLEXL 2
		(primitive_site SLICE_X54Y132 SLICEL internal 45)
		(primitive_site SLICE_X55Y132 SLICEX internal 43)
	)
	(tile 63 75 INT_X33Y134 INT 1
		(primitive_site TIEOFF_X45Y268 TIEOFF internal 3)
	)
	(tile 63 76 INT_INTERFACE_X33Y134 INT_INTERFACE 0
	)
	(tile 63 77 NULL_X77Y145 NULL 0
	)
	(tile 63 78 INT_X34Y134 INT 1
		(primitive_site TIEOFF_X46Y268 TIEOFF internal 3)
	)
	(tile 63 79 CLEXM_X34Y134 CLEXM 2
		(primitive_site SLICE_X56Y132 SLICEM internal 50)
		(primitive_site SLICE_X57Y132 SLICEX internal 43)
	)
	(tile 63 80 INT_X35Y134 INT 1
		(primitive_site TIEOFF_X48Y268 TIEOFF internal 3)
	)
	(tile 63 81 CLEXL_X35Y134 CLEXL 2
		(primitive_site SLICE_X58Y132 SLICEL internal 45)
		(primitive_site SLICE_X59Y132 SLICEX internal 43)
	)
	(tile 63 82 INT_X36Y134 INT 1
		(primitive_site TIEOFF_X50Y268 TIEOFF internal 3)
	)
	(tile 63 83 INT_INTERFACE_X36Y134 INT_INTERFACE 0
	)
	(tile 63 84 NULL_X84Y145 NULL 0
	)
	(tile 63 85 INT_X37Y134 INT 1
		(primitive_site TIEOFF_X51Y268 TIEOFF internal 3)
	)
	(tile 63 86 CLEXM_X37Y134 CLEXM 2
		(primitive_site SLICE_X60Y132 SLICEM internal 50)
		(primitive_site SLICE_X61Y132 SLICEX internal 43)
	)
	(tile 63 87 INT_X38Y134 INT 1
		(primitive_site TIEOFF_X53Y268 TIEOFF internal 3)
	)
	(tile 63 88 CLEXL_X38Y134 CLEXL 2
		(primitive_site SLICE_X62Y132 SLICEL internal 45)
		(primitive_site SLICE_X63Y132 SLICEX internal 43)
	)
	(tile 63 89 INT_BRAM_X39Y134 INT_BRAM 1
		(primitive_site TIEOFF_X55Y268 TIEOFF internal 3)
	)
	(tile 63 90 INT_INTERFACE_X39Y134 INT_INTERFACE 0
	)
	(tile 63 91 NULL_X91Y145 NULL 0
	)
	(tile 63 92 INT_X40Y134 INT 1
		(primitive_site TIEOFF_X56Y268 TIEOFF internal 3)
	)
	(tile 63 93 CLEXM_X40Y134 CLEXM 2
		(primitive_site SLICE_X64Y132 SLICEM internal 50)
		(primitive_site SLICE_X65Y132 SLICEX internal 43)
	)
	(tile 63 94 INT_X41Y134 INT 1
		(primitive_site TIEOFF_X58Y268 TIEOFF internal 3)
	)
	(tile 63 95 CLEXL_X41Y134 CLEXL 2
		(primitive_site SLICE_X66Y132 SLICEL internal 45)
		(primitive_site SLICE_X67Y132 SLICEX internal 43)
	)
	(tile 63 96 INT_X42Y134 INT 1
		(primitive_site TIEOFF_X60Y268 TIEOFF internal 3)
	)
	(tile 63 97 INT_INTERFACE_X42Y134 INT_INTERFACE 0
	)
	(tile 63 98 MCB_MUI5_X42Y134 MCB_MUI5 0
	)
	(tile 63 99 IOI_RTERM_X99Y145 IOI_RTERM 0
	)
	(tile 63 100 EMP_RIOB_X42Y134 EMP_RIOB 0
	)
	(tile 64 0 LIOB_X0Y133 LIOB 2
		(primitive_site H8 IOBM bonded 8)
		(primitive_site J7 IOBS bonded 8)
	)
	(tile 64 1 IOI_LTERM_X1Y144 IOI_LTERM 0
	)
	(tile 64 2 LIOI_INT_X0Y133 LIOI_INT 1
		(primitive_site TIEOFF_X0Y266 TIEOFF internal 3)
	)
	(tile 64 3 LIOI_X0Y133 LIOI 7
		(primitive_site OLOGIC_X0Y122 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y122 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y122 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y123 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y123 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y123 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y266 TIEOFF internal 3)
	)
	(tile 64 4 MCB_INT_BOT_X0Y133 MCB_INT_BOT 0
	)
	(tile 64 5 INT_X1Y133 INT 1
		(primitive_site TIEOFF_X2Y266 TIEOFF internal 3)
	)
	(tile 64 6 CLEXL_X1Y133 CLEXL 2
		(primitive_site SLICE_X0Y131 SLICEL internal 45)
		(primitive_site SLICE_X1Y131 SLICEX internal 43)
	)
	(tile 64 7 INT_X2Y133 INT 1
		(primitive_site TIEOFF_X4Y266 TIEOFF internal 3)
	)
	(tile 64 8 CLEXM_X2Y133 CLEXM 2
		(primitive_site SLICE_X2Y131 SLICEM internal 50)
		(primitive_site SLICE_X3Y131 SLICEX internal 43)
	)
	(tile 64 9 INT_BRAM_X3Y133 INT_BRAM 1
		(primitive_site TIEOFF_X6Y266 TIEOFF internal 3)
	)
	(tile 64 10 INT_INTERFACE_X3Y133 INT_INTERFACE 0
	)
	(tile 64 11 NULL_X11Y144 NULL 0
	)
	(tile 64 12 INT_X4Y133 INT 1
		(primitive_site TIEOFF_X7Y266 TIEOFF internal 3)
	)
	(tile 64 13 CLEXL_X4Y133 CLEXL 2
		(primitive_site SLICE_X4Y131 SLICEL internal 45)
		(primitive_site SLICE_X5Y131 SLICEX internal 43)
	)
	(tile 64 14 INT_X5Y133 INT 1
		(primitive_site TIEOFF_X9Y266 TIEOFF internal 3)
	)
	(tile 64 15 CLEXM_X5Y133 CLEXM 2
		(primitive_site SLICE_X6Y131 SLICEM internal 50)
		(primitive_site SLICE_X7Y131 SLICEX internal 43)
	)
	(tile 64 16 INT_X6Y133 INT 1
		(primitive_site TIEOFF_X11Y266 TIEOFF internal 3)
	)
	(tile 64 17 CLEXL_X6Y133 CLEXL 2
		(primitive_site SLICE_X8Y131 SLICEL internal 45)
		(primitive_site SLICE_X9Y131 SLICEX internal 43)
	)
	(tile 64 18 INT_X7Y133 INT 1
		(primitive_site TIEOFF_X13Y266 TIEOFF internal 3)
	)
	(tile 64 19 CLEXM_X7Y133 CLEXM 2
		(primitive_site SLICE_X10Y131 SLICEM internal 50)
		(primitive_site SLICE_X11Y131 SLICEX internal 43)
	)
	(tile 64 20 INT_X8Y133 INT 1
		(primitive_site TIEOFF_X15Y266 TIEOFF internal 3)
	)
	(tile 64 21 INT_INTERFACE_X8Y133 INT_INTERFACE 0
	)
	(tile 64 22 NULL_X22Y144 NULL 0
	)
	(tile 64 23 INT_X9Y133 INT 1
		(primitive_site TIEOFF_X16Y266 TIEOFF internal 3)
	)
	(tile 64 24 CLEXL_X9Y133 CLEXL 2
		(primitive_site SLICE_X12Y131 SLICEL internal 45)
		(primitive_site SLICE_X13Y131 SLICEX internal 43)
	)
	(tile 64 25 INT_X10Y133 INT 1
		(primitive_site TIEOFF_X17Y266 TIEOFF internal 3)
	)
	(tile 64 26 CLEXM_X10Y133 CLEXM 2
		(primitive_site SLICE_X14Y131 SLICEM internal 50)
		(primitive_site SLICE_X15Y131 SLICEX internal 43)
	)
	(tile 64 27 INT_X11Y133 INT 1
		(primitive_site TIEOFF_X18Y266 TIEOFF internal 3)
	)
	(tile 64 28 CLEXL_X11Y133 CLEXL 2
		(primitive_site SLICE_X16Y131 SLICEL internal 45)
		(primitive_site SLICE_X17Y131 SLICEX internal 43)
	)
	(tile 64 29 INT_X12Y133 INT 1
		(primitive_site TIEOFF_X19Y266 TIEOFF internal 3)
	)
	(tile 64 30 CLEXM_X12Y133 CLEXM 2
		(primitive_site SLICE_X18Y131 SLICEM internal 50)
		(primitive_site SLICE_X19Y131 SLICEX internal 43)
	)
	(tile 64 31 INT_X13Y133 INT 1
		(primitive_site TIEOFF_X20Y266 TIEOFF internal 3)
	)
	(tile 64 32 CLEXL_X13Y133 CLEXL 2
		(primitive_site SLICE_X20Y131 SLICEL internal 45)
		(primitive_site SLICE_X21Y131 SLICEX internal 43)
	)
	(tile 64 33 INT_BRAM_X14Y133 INT_BRAM 1
		(primitive_site TIEOFF_X21Y266 TIEOFF internal 3)
	)
	(tile 64 34 INT_INTERFACE_X14Y133 INT_INTERFACE 0
	)
	(tile 64 35 NULL_X35Y144 NULL 0
	)
	(tile 64 36 INT_X15Y133 INT 1
		(primitive_site TIEOFF_X22Y266 TIEOFF internal 3)
	)
	(tile 64 37 CLEXM_X15Y133 CLEXM 2
		(primitive_site SLICE_X22Y131 SLICEM internal 50)
		(primitive_site SLICE_X23Y131 SLICEX internal 43)
	)
	(tile 64 38 INT_X16Y133 INT 1
		(primitive_site TIEOFF_X23Y266 TIEOFF internal 3)
	)
	(tile 64 39 CLEXL_X16Y133 CLEXL 2
		(primitive_site SLICE_X24Y131 SLICEL internal 45)
		(primitive_site SLICE_X25Y131 SLICEX internal 43)
	)
	(tile 64 40 INT_X17Y133 INT 1
		(primitive_site TIEOFF_X24Y266 TIEOFF internal 3)
	)
	(tile 64 41 CLEXM_X17Y133 CLEXM 2
		(primitive_site SLICE_X26Y131 SLICEM internal 50)
		(primitive_site SLICE_X27Y131 SLICEX internal 43)
	)
	(tile 64 42 INT_X18Y133 INT 1
		(primitive_site TIEOFF_X25Y266 TIEOFF internal 3)
	)
	(tile 64 43 CLEXL_X18Y133 CLEXL 2
		(primitive_site SLICE_X28Y131 SLICEL internal 45)
		(primitive_site SLICE_X29Y131 SLICEX internal 43)
	)
	(tile 64 44 INT_X19Y133 INT 1
		(primitive_site TIEOFF_X26Y266 TIEOFF internal 3)
	)
	(tile 64 45 CLEXM_X19Y133 CLEXM 2
		(primitive_site SLICE_X30Y131 SLICEM internal 50)
		(primitive_site SLICE_X31Y131 SLICEX internal 43)
	)
	(tile 64 46 INT_X20Y133 INT 1
		(primitive_site TIEOFF_X28Y266 TIEOFF internal 3)
	)
	(tile 64 47 CLEXL_X20Y133 CLEXL 2
		(primitive_site SLICE_X32Y131 SLICEL internal 45)
		(primitive_site SLICE_X33Y131 SLICEX internal 43)
	)
	(tile 64 48 NULL_X48Y144 NULL 0
	)
	(tile 64 49 REG_V_X20Y133 REG_V 0
	)
	(tile 64 50 INT_X21Y133 INT 1
		(primitive_site TIEOFF_X31Y266 TIEOFF internal 3)
	)
	(tile 64 51 CLEXM_X21Y133 CLEXM 2
		(primitive_site SLICE_X34Y131 SLICEM internal 50)
		(primitive_site SLICE_X35Y131 SLICEX internal 43)
	)
	(tile 64 52 INT_X22Y133 INT 1
		(primitive_site TIEOFF_X33Y266 TIEOFF internal 3)
	)
	(tile 64 53 CLEXL_X22Y133 CLEXL 2
		(primitive_site SLICE_X36Y131 SLICEL internal 45)
		(primitive_site SLICE_X37Y131 SLICEX internal 43)
	)
	(tile 64 54 INT_X23Y133 INT 1
		(primitive_site TIEOFF_X35Y266 TIEOFF internal 3)
	)
	(tile 64 55 CLEXM_X23Y133 CLEXM 2
		(primitive_site SLICE_X38Y131 SLICEM internal 50)
		(primitive_site SLICE_X39Y131 SLICEX internal 43)
	)
	(tile 64 56 INT_X24Y133 INT 1
		(primitive_site TIEOFF_X36Y266 TIEOFF internal 3)
	)
	(tile 64 57 CLEXL_X24Y133 CLEXL 2
		(primitive_site SLICE_X40Y131 SLICEL internal 45)
		(primitive_site SLICE_X41Y131 SLICEX internal 43)
	)
	(tile 64 58 INT_X25Y133 INT 1
		(primitive_site TIEOFF_X37Y266 TIEOFF internal 3)
	)
	(tile 64 59 CLEXM_X25Y133 CLEXM 2
		(primitive_site SLICE_X42Y131 SLICEM internal 50)
		(primitive_site SLICE_X43Y131 SLICEX internal 43)
	)
	(tile 64 60 INT_X26Y133 INT 1
		(primitive_site TIEOFF_X38Y266 TIEOFF internal 3)
	)
	(tile 64 61 CLEXL_X26Y133 CLEXL 2
		(primitive_site SLICE_X44Y131 SLICEL internal 45)
		(primitive_site SLICE_X45Y131 SLICEX internal 43)
	)
	(tile 64 62 INT_BRAM_X27Y133 INT_BRAM 1
		(primitive_site TIEOFF_X39Y266 TIEOFF internal 3)
	)
	(tile 64 63 INT_INTERFACE_X27Y133 INT_INTERFACE 0
	)
	(tile 64 64 NULL_X64Y144 NULL 0
	)
	(tile 64 65 INT_X28Y133 INT 1
		(primitive_site TIEOFF_X40Y266 TIEOFF internal 3)
	)
	(tile 64 66 CLEXL_X28Y133 CLEXL 2
		(primitive_site SLICE_X46Y131 SLICEL internal 45)
		(primitive_site SLICE_X47Y131 SLICEX internal 43)
	)
	(tile 64 67 INT_X29Y133 INT 1
		(primitive_site TIEOFF_X41Y266 TIEOFF internal 3)
	)
	(tile 64 68 CLEXM_X29Y133 CLEXM 2
		(primitive_site SLICE_X48Y131 SLICEM internal 50)
		(primitive_site SLICE_X49Y131 SLICEX internal 43)
	)
	(tile 64 69 INT_X30Y133 INT 1
		(primitive_site TIEOFF_X42Y266 TIEOFF internal 3)
	)
	(tile 64 70 CLEXL_X30Y133 CLEXL 2
		(primitive_site SLICE_X50Y131 SLICEL internal 45)
		(primitive_site SLICE_X51Y131 SLICEX internal 43)
	)
	(tile 64 71 INT_X31Y133 INT 1
		(primitive_site TIEOFF_X43Y266 TIEOFF internal 3)
	)
	(tile 64 72 CLEXM_X31Y133 CLEXM 2
		(primitive_site SLICE_X52Y131 SLICEM internal 50)
		(primitive_site SLICE_X53Y131 SLICEX internal 43)
	)
	(tile 64 73 INT_X32Y133 INT 1
		(primitive_site TIEOFF_X44Y266 TIEOFF internal 3)
	)
	(tile 64 74 CLEXL_X32Y133 CLEXL 2
		(primitive_site SLICE_X54Y131 SLICEL internal 45)
		(primitive_site SLICE_X55Y131 SLICEX internal 43)
	)
	(tile 64 75 INT_X33Y133 INT 1
		(primitive_site TIEOFF_X45Y266 TIEOFF internal 3)
	)
	(tile 64 76 INT_INTERFACE_X33Y133 INT_INTERFACE 0
	)
	(tile 64 77 NULL_X77Y144 NULL 0
	)
	(tile 64 78 INT_X34Y133 INT 1
		(primitive_site TIEOFF_X46Y266 TIEOFF internal 3)
	)
	(tile 64 79 CLEXM_X34Y133 CLEXM 2
		(primitive_site SLICE_X56Y131 SLICEM internal 50)
		(primitive_site SLICE_X57Y131 SLICEX internal 43)
	)
	(tile 64 80 INT_X35Y133 INT 1
		(primitive_site TIEOFF_X48Y266 TIEOFF internal 3)
	)
	(tile 64 81 CLEXL_X35Y133 CLEXL 2
		(primitive_site SLICE_X58Y131 SLICEL internal 45)
		(primitive_site SLICE_X59Y131 SLICEX internal 43)
	)
	(tile 64 82 INT_X36Y133 INT 1
		(primitive_site TIEOFF_X50Y266 TIEOFF internal 3)
	)
	(tile 64 83 INT_INTERFACE_X36Y133 INT_INTERFACE 0
	)
	(tile 64 84 NULL_X84Y144 NULL 0
	)
	(tile 64 85 INT_X37Y133 INT 1
		(primitive_site TIEOFF_X51Y266 TIEOFF internal 3)
	)
	(tile 64 86 CLEXM_X37Y133 CLEXM 2
		(primitive_site SLICE_X60Y131 SLICEM internal 50)
		(primitive_site SLICE_X61Y131 SLICEX internal 43)
	)
	(tile 64 87 INT_X38Y133 INT 1
		(primitive_site TIEOFF_X53Y266 TIEOFF internal 3)
	)
	(tile 64 88 CLEXL_X38Y133 CLEXL 2
		(primitive_site SLICE_X62Y131 SLICEL internal 45)
		(primitive_site SLICE_X63Y131 SLICEX internal 43)
	)
	(tile 64 89 INT_BRAM_X39Y133 INT_BRAM 1
		(primitive_site TIEOFF_X55Y266 TIEOFF internal 3)
	)
	(tile 64 90 INT_INTERFACE_X39Y133 INT_INTERFACE 0
	)
	(tile 64 91 NULL_X91Y144 NULL 0
	)
	(tile 64 92 INT_X40Y133 INT 1
		(primitive_site TIEOFF_X56Y266 TIEOFF internal 3)
	)
	(tile 64 93 CLEXM_X40Y133 CLEXM 2
		(primitive_site SLICE_X64Y131 SLICEM internal 50)
		(primitive_site SLICE_X65Y131 SLICEX internal 43)
	)
	(tile 64 94 INT_X41Y133 INT 1
		(primitive_site TIEOFF_X58Y266 TIEOFF internal 3)
	)
	(tile 64 95 CLEXL_X41Y133 CLEXL 2
		(primitive_site SLICE_X66Y131 SLICEL internal 45)
		(primitive_site SLICE_X67Y131 SLICEX internal 43)
	)
	(tile 64 96 IOI_INT_X42Y133 IOI_INT 1
		(primitive_site TIEOFF_X60Y266 TIEOFF internal 3)
	)
	(tile 64 97 RIOI_X42Y133 RIOI 7
		(primitive_site OLOGIC_X17Y122 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y122 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y122 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y123 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y123 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y123 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y266 TIEOFF internal 3)
	)
	(tile 64 98 MCB_INT_BOT_X42Y133 MCB_INT_BOT 0
	)
	(tile 64 99 IOI_RTERM_X99Y144 IOI_RTERM 0
	)
	(tile 64 100 RIOB_X42Y133 RIOB 2
		(primitive_site PAD106 IOBS unbonded 8)
		(primitive_site PAD105 IOBM unbonded 8)
	)
	(tile 65 0 LIOB_X0Y132 LIOB 2
		(primitive_site PAD375 IOBM unbonded 8)
		(primitive_site PAD376 IOBS unbonded 8)
	)
	(tile 65 1 IOI_LTERM_X1Y143 IOI_LTERM 0
	)
	(tile 65 2 LIOI_INT_X0Y132 LIOI_INT 1
		(primitive_site TIEOFF_X0Y264 TIEOFF internal 3)
	)
	(tile 65 3 LIOI_X0Y132 LIOI 7
		(primitive_site OLOGIC_X0Y120 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y120 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y120 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y121 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y121 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y121 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y264 TIEOFF internal 3)
	)
	(tile 65 4 MCB_CAP_INT_X0Y132 MCB_CAP_INT 0
	)
	(tile 65 5 INT_X1Y132 INT 1
		(primitive_site TIEOFF_X2Y264 TIEOFF internal 3)
	)
	(tile 65 6 CLEXL_X1Y132 CLEXL 2
		(primitive_site SLICE_X0Y130 SLICEL internal 45)
		(primitive_site SLICE_X1Y130 SLICEX internal 43)
	)
	(tile 65 7 INT_X2Y132 INT 1
		(primitive_site TIEOFF_X4Y264 TIEOFF internal 3)
	)
	(tile 65 8 CLEXM_X2Y132 CLEXM 2
		(primitive_site SLICE_X2Y130 SLICEM internal 50)
		(primitive_site SLICE_X3Y130 SLICEX internal 43)
	)
	(tile 65 9 INT_BRAM_X3Y132 INT_BRAM 1
		(primitive_site TIEOFF_X6Y264 TIEOFF internal 3)
	)
	(tile 65 10 INT_INTERFACE_X3Y132 INT_INTERFACE 0
	)
	(tile 65 11 BRAMSITE2_X3Y132 BRAMSITE2 3
		(primitive_site RAMB16_X0Y66 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y66 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y67 RAMB8BWER internal 110)
	)
	(tile 65 12 INT_X4Y132 INT 1
		(primitive_site TIEOFF_X7Y264 TIEOFF internal 3)
	)
	(tile 65 13 CLEXL_X4Y132 CLEXL 2
		(primitive_site SLICE_X4Y130 SLICEL internal 45)
		(primitive_site SLICE_X5Y130 SLICEX internal 43)
	)
	(tile 65 14 INT_X5Y132 INT 1
		(primitive_site TIEOFF_X9Y264 TIEOFF internal 3)
	)
	(tile 65 15 CLEXM_X5Y132 CLEXM 2
		(primitive_site SLICE_X6Y130 SLICEM internal 50)
		(primitive_site SLICE_X7Y130 SLICEX internal 43)
	)
	(tile 65 16 INT_X6Y132 INT 1
		(primitive_site TIEOFF_X11Y264 TIEOFF internal 3)
	)
	(tile 65 17 CLEXL_X6Y132 CLEXL 2
		(primitive_site SLICE_X8Y130 SLICEL internal 45)
		(primitive_site SLICE_X9Y130 SLICEX internal 43)
	)
	(tile 65 18 INT_X7Y132 INT 1
		(primitive_site TIEOFF_X13Y264 TIEOFF internal 3)
	)
	(tile 65 19 CLEXM_X7Y132 CLEXM 2
		(primitive_site SLICE_X10Y130 SLICEM internal 50)
		(primitive_site SLICE_X11Y130 SLICEX internal 43)
	)
	(tile 65 20 INT_X8Y132 INT 1
		(primitive_site TIEOFF_X15Y264 TIEOFF internal 3)
	)
	(tile 65 21 INT_INTERFACE_X8Y132 INT_INTERFACE 0
	)
	(tile 65 22 MACCSITE2_X8Y132 MACCSITE2 1
		(primitive_site DSP48_X0Y33 DSP48A1 internal 346)
	)
	(tile 65 23 INT_X9Y132 INT 1
		(primitive_site TIEOFF_X16Y264 TIEOFF internal 3)
	)
	(tile 65 24 CLEXL_X9Y132 CLEXL 2
		(primitive_site SLICE_X12Y130 SLICEL internal 45)
		(primitive_site SLICE_X13Y130 SLICEX internal 43)
	)
	(tile 65 25 INT_X10Y132 INT 1
		(primitive_site TIEOFF_X17Y264 TIEOFF internal 3)
	)
	(tile 65 26 CLEXM_X10Y132 CLEXM 2
		(primitive_site SLICE_X14Y130 SLICEM internal 50)
		(primitive_site SLICE_X15Y130 SLICEX internal 43)
	)
	(tile 65 27 INT_X11Y132 INT 1
		(primitive_site TIEOFF_X18Y264 TIEOFF internal 3)
	)
	(tile 65 28 CLEXL_X11Y132 CLEXL 2
		(primitive_site SLICE_X16Y130 SLICEL internal 45)
		(primitive_site SLICE_X17Y130 SLICEX internal 43)
	)
	(tile 65 29 INT_X12Y132 INT 1
		(primitive_site TIEOFF_X19Y264 TIEOFF internal 3)
	)
	(tile 65 30 CLEXM_X12Y132 CLEXM 2
		(primitive_site SLICE_X18Y130 SLICEM internal 50)
		(primitive_site SLICE_X19Y130 SLICEX internal 43)
	)
	(tile 65 31 INT_X13Y132 INT 1
		(primitive_site TIEOFF_X20Y264 TIEOFF internal 3)
	)
	(tile 65 32 CLEXL_X13Y132 CLEXL 2
		(primitive_site SLICE_X20Y130 SLICEL internal 45)
		(primitive_site SLICE_X21Y130 SLICEX internal 43)
	)
	(tile 65 33 INT_BRAM_X14Y132 INT_BRAM 1
		(primitive_site TIEOFF_X21Y264 TIEOFF internal 3)
	)
	(tile 65 34 INT_INTERFACE_X14Y132 INT_INTERFACE 0
	)
	(tile 65 35 BRAMSITE2_X14Y132 BRAMSITE2 3
		(primitive_site RAMB16_X1Y66 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y66 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y67 RAMB8BWER internal 110)
	)
	(tile 65 36 INT_X15Y132 INT 1
		(primitive_site TIEOFF_X22Y264 TIEOFF internal 3)
	)
	(tile 65 37 CLEXM_X15Y132 CLEXM 2
		(primitive_site SLICE_X22Y130 SLICEM internal 50)
		(primitive_site SLICE_X23Y130 SLICEX internal 43)
	)
	(tile 65 38 INT_X16Y132 INT 1
		(primitive_site TIEOFF_X23Y264 TIEOFF internal 3)
	)
	(tile 65 39 CLEXL_X16Y132 CLEXL 2
		(primitive_site SLICE_X24Y130 SLICEL internal 45)
		(primitive_site SLICE_X25Y130 SLICEX internal 43)
	)
	(tile 65 40 INT_X17Y132 INT 1
		(primitive_site TIEOFF_X24Y264 TIEOFF internal 3)
	)
	(tile 65 41 CLEXM_X17Y132 CLEXM 2
		(primitive_site SLICE_X26Y130 SLICEM internal 50)
		(primitive_site SLICE_X27Y130 SLICEX internal 43)
	)
	(tile 65 42 INT_X18Y132 INT 1
		(primitive_site TIEOFF_X25Y264 TIEOFF internal 3)
	)
	(tile 65 43 CLEXL_X18Y132 CLEXL 2
		(primitive_site SLICE_X28Y130 SLICEL internal 45)
		(primitive_site SLICE_X29Y130 SLICEX internal 43)
	)
	(tile 65 44 INT_X19Y132 INT 1
		(primitive_site TIEOFF_X26Y264 TIEOFF internal 3)
	)
	(tile 65 45 CLEXM_X19Y132 CLEXM 2
		(primitive_site SLICE_X30Y130 SLICEM internal 50)
		(primitive_site SLICE_X31Y130 SLICEX internal 43)
	)
	(tile 65 46 INT_X20Y132 INT 1
		(primitive_site TIEOFF_X28Y264 TIEOFF internal 3)
	)
	(tile 65 47 CLEXL_X20Y132 CLEXL 2
		(primitive_site SLICE_X32Y130 SLICEL internal 45)
		(primitive_site SLICE_X33Y130 SLICEX internal 43)
	)
	(tile 65 48 NULL_X48Y143 NULL 0
	)
	(tile 65 49 REG_V_X20Y132 REG_V 0
	)
	(tile 65 50 INT_X21Y132 INT 1
		(primitive_site TIEOFF_X31Y264 TIEOFF internal 3)
	)
	(tile 65 51 CLEXM_X21Y132 CLEXM 2
		(primitive_site SLICE_X34Y130 SLICEM internal 50)
		(primitive_site SLICE_X35Y130 SLICEX internal 43)
	)
	(tile 65 52 INT_X22Y132 INT 1
		(primitive_site TIEOFF_X33Y264 TIEOFF internal 3)
	)
	(tile 65 53 CLEXL_X22Y132 CLEXL 2
		(primitive_site SLICE_X36Y130 SLICEL internal 45)
		(primitive_site SLICE_X37Y130 SLICEX internal 43)
	)
	(tile 65 54 INT_X23Y132 INT 1
		(primitive_site TIEOFF_X35Y264 TIEOFF internal 3)
	)
	(tile 65 55 CLEXM_X23Y132 CLEXM 2
		(primitive_site SLICE_X38Y130 SLICEM internal 50)
		(primitive_site SLICE_X39Y130 SLICEX internal 43)
	)
	(tile 65 56 INT_X24Y132 INT 1
		(primitive_site TIEOFF_X36Y264 TIEOFF internal 3)
	)
	(tile 65 57 CLEXL_X24Y132 CLEXL 2
		(primitive_site SLICE_X40Y130 SLICEL internal 45)
		(primitive_site SLICE_X41Y130 SLICEX internal 43)
	)
	(tile 65 58 INT_X25Y132 INT 1
		(primitive_site TIEOFF_X37Y264 TIEOFF internal 3)
	)
	(tile 65 59 CLEXM_X25Y132 CLEXM 2
		(primitive_site SLICE_X42Y130 SLICEM internal 50)
		(primitive_site SLICE_X43Y130 SLICEX internal 43)
	)
	(tile 65 60 INT_X26Y132 INT 1
		(primitive_site TIEOFF_X38Y264 TIEOFF internal 3)
	)
	(tile 65 61 CLEXL_X26Y132 CLEXL 2
		(primitive_site SLICE_X44Y130 SLICEL internal 45)
		(primitive_site SLICE_X45Y130 SLICEX internal 43)
	)
	(tile 65 62 INT_BRAM_X27Y132 INT_BRAM 1
		(primitive_site TIEOFF_X39Y264 TIEOFF internal 3)
	)
	(tile 65 63 INT_INTERFACE_X27Y132 INT_INTERFACE 0
	)
	(tile 65 64 BRAMSITE2_X27Y132 BRAMSITE2 3
		(primitive_site RAMB16_X2Y66 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y66 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y67 RAMB8BWER internal 110)
	)
	(tile 65 65 INT_X28Y132 INT 1
		(primitive_site TIEOFF_X40Y264 TIEOFF internal 3)
	)
	(tile 65 66 CLEXL_X28Y132 CLEXL 2
		(primitive_site SLICE_X46Y130 SLICEL internal 45)
		(primitive_site SLICE_X47Y130 SLICEX internal 43)
	)
	(tile 65 67 INT_X29Y132 INT 1
		(primitive_site TIEOFF_X41Y264 TIEOFF internal 3)
	)
	(tile 65 68 CLEXM_X29Y132 CLEXM 2
		(primitive_site SLICE_X48Y130 SLICEM internal 50)
		(primitive_site SLICE_X49Y130 SLICEX internal 43)
	)
	(tile 65 69 INT_X30Y132 INT 1
		(primitive_site TIEOFF_X42Y264 TIEOFF internal 3)
	)
	(tile 65 70 CLEXL_X30Y132 CLEXL 2
		(primitive_site SLICE_X50Y130 SLICEL internal 45)
		(primitive_site SLICE_X51Y130 SLICEX internal 43)
	)
	(tile 65 71 INT_X31Y132 INT 1
		(primitive_site TIEOFF_X43Y264 TIEOFF internal 3)
	)
	(tile 65 72 CLEXM_X31Y132 CLEXM 2
		(primitive_site SLICE_X52Y130 SLICEM internal 50)
		(primitive_site SLICE_X53Y130 SLICEX internal 43)
	)
	(tile 65 73 INT_X32Y132 INT 1
		(primitive_site TIEOFF_X44Y264 TIEOFF internal 3)
	)
	(tile 65 74 CLEXL_X32Y132 CLEXL 2
		(primitive_site SLICE_X54Y130 SLICEL internal 45)
		(primitive_site SLICE_X55Y130 SLICEX internal 43)
	)
	(tile 65 75 INT_X33Y132 INT 1
		(primitive_site TIEOFF_X45Y264 TIEOFF internal 3)
	)
	(tile 65 76 INT_INTERFACE_X33Y132 INT_INTERFACE 0
	)
	(tile 65 77 MACCSITE2_X33Y132 MACCSITE2 1
		(primitive_site DSP48_X1Y33 DSP48A1 internal 346)
	)
	(tile 65 78 INT_X34Y132 INT 1
		(primitive_site TIEOFF_X46Y264 TIEOFF internal 3)
	)
	(tile 65 79 CLEXM_X34Y132 CLEXM 2
		(primitive_site SLICE_X56Y130 SLICEM internal 50)
		(primitive_site SLICE_X57Y130 SLICEX internal 43)
	)
	(tile 65 80 INT_X35Y132 INT 1
		(primitive_site TIEOFF_X48Y264 TIEOFF internal 3)
	)
	(tile 65 81 CLEXL_X35Y132 CLEXL 2
		(primitive_site SLICE_X58Y130 SLICEL internal 45)
		(primitive_site SLICE_X59Y130 SLICEX internal 43)
	)
	(tile 65 82 INT_X36Y132 INT 1
		(primitive_site TIEOFF_X50Y264 TIEOFF internal 3)
	)
	(tile 65 83 INT_INTERFACE_X36Y132 INT_INTERFACE 0
	)
	(tile 65 84 MACCSITE2_X36Y132 MACCSITE2 1
		(primitive_site DSP48_X2Y33 DSP48A1 internal 346)
	)
	(tile 65 85 INT_X37Y132 INT 1
		(primitive_site TIEOFF_X51Y264 TIEOFF internal 3)
	)
	(tile 65 86 CLEXM_X37Y132 CLEXM 2
		(primitive_site SLICE_X60Y130 SLICEM internal 50)
		(primitive_site SLICE_X61Y130 SLICEX internal 43)
	)
	(tile 65 87 INT_X38Y132 INT 1
		(primitive_site TIEOFF_X53Y264 TIEOFF internal 3)
	)
	(tile 65 88 CLEXL_X38Y132 CLEXL 2
		(primitive_site SLICE_X62Y130 SLICEL internal 45)
		(primitive_site SLICE_X63Y130 SLICEX internal 43)
	)
	(tile 65 89 INT_BRAM_X39Y132 INT_BRAM 1
		(primitive_site TIEOFF_X55Y264 TIEOFF internal 3)
	)
	(tile 65 90 INT_INTERFACE_X39Y132 INT_INTERFACE 0
	)
	(tile 65 91 BRAMSITE2_X39Y132 BRAMSITE2 3
		(primitive_site RAMB16_X3Y66 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y66 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y67 RAMB8BWER internal 110)
	)
	(tile 65 92 INT_X40Y132 INT 1
		(primitive_site TIEOFF_X56Y264 TIEOFF internal 3)
	)
	(tile 65 93 CLEXM_X40Y132 CLEXM 2
		(primitive_site SLICE_X64Y130 SLICEM internal 50)
		(primitive_site SLICE_X65Y130 SLICEX internal 43)
	)
	(tile 65 94 INT_X41Y132 INT 1
		(primitive_site TIEOFF_X58Y264 TIEOFF internal 3)
	)
	(tile 65 95 CLEXL_X41Y132 CLEXL 2
		(primitive_site SLICE_X66Y130 SLICEL internal 45)
		(primitive_site SLICE_X67Y130 SLICEX internal 43)
	)
	(tile 65 96 IOI_INT_X42Y132 IOI_INT 1
		(primitive_site TIEOFF_X60Y264 TIEOFF internal 3)
	)
	(tile 65 97 RIOI_X42Y132 RIOI 7
		(primitive_site OLOGIC_X17Y120 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y120 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y120 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y121 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y121 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y121 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y264 TIEOFF internal 3)
	)
	(tile 65 98 MCB_CAP_INT_X42Y132 MCB_CAP_INT 0
	)
	(tile 65 99 IOI_RTERM_X99Y143 IOI_RTERM 0
	)
	(tile 65 100 RIOB_X42Y132 RIOB 2
		(primitive_site PAD108 IOBS unbonded 8)
		(primitive_site PAD107 IOBM unbonded 8)
	)
	(tile 66 0 EMP_LIOB_X0Y142 EMP_LIOB 0
	)
	(tile 66 1 IOI_LTERM_X1Y142 IOI_LTERM 0
	)
	(tile 66 2 INT_X0Y131 INT 1
		(primitive_site TIEOFF_X0Y262 TIEOFF internal 3)
	)
	(tile 66 3 INT_INTERFACE_X0Y131 INT_INTERFACE 0
	)
	(tile 66 4 MCB_CAP_INT_X0Y131 MCB_CAP_INT 0
	)
	(tile 66 5 INT_X1Y131 INT 1
		(primitive_site TIEOFF_X2Y262 TIEOFF internal 3)
	)
	(tile 66 6 CLEXL_X1Y131 CLEXL 2
		(primitive_site SLICE_X0Y129 SLICEL internal 45)
		(primitive_site SLICE_X1Y129 SLICEX internal 43)
	)
	(tile 66 7 INT_X2Y131 INT 1
		(primitive_site TIEOFF_X4Y262 TIEOFF internal 3)
	)
	(tile 66 8 CLEXM_X2Y131 CLEXM 2
		(primitive_site SLICE_X2Y129 SLICEM internal 50)
		(primitive_site SLICE_X3Y129 SLICEX internal 43)
	)
	(tile 66 9 INT_BRAM_X3Y131 INT_BRAM 1
		(primitive_site TIEOFF_X6Y262 TIEOFF internal 3)
	)
	(tile 66 10 INT_INTERFACE_X3Y131 INT_INTERFACE 0
	)
	(tile 66 11 NULL_X11Y142 NULL 0
	)
	(tile 66 12 INT_X4Y131 INT 1
		(primitive_site TIEOFF_X7Y262 TIEOFF internal 3)
	)
	(tile 66 13 CLEXL_X4Y131 CLEXL 2
		(primitive_site SLICE_X4Y129 SLICEL internal 45)
		(primitive_site SLICE_X5Y129 SLICEX internal 43)
	)
	(tile 66 14 INT_X5Y131 INT 1
		(primitive_site TIEOFF_X9Y262 TIEOFF internal 3)
	)
	(tile 66 15 CLEXM_X5Y131 CLEXM 2
		(primitive_site SLICE_X6Y129 SLICEM internal 50)
		(primitive_site SLICE_X7Y129 SLICEX internal 43)
	)
	(tile 66 16 INT_X6Y131 INT 1
		(primitive_site TIEOFF_X11Y262 TIEOFF internal 3)
	)
	(tile 66 17 CLEXL_X6Y131 CLEXL 2
		(primitive_site SLICE_X8Y129 SLICEL internal 45)
		(primitive_site SLICE_X9Y129 SLICEX internal 43)
	)
	(tile 66 18 INT_X7Y131 INT 1
		(primitive_site TIEOFF_X13Y262 TIEOFF internal 3)
	)
	(tile 66 19 CLEXM_X7Y131 CLEXM 2
		(primitive_site SLICE_X10Y129 SLICEM internal 50)
		(primitive_site SLICE_X11Y129 SLICEX internal 43)
	)
	(tile 66 20 INT_X8Y131 INT 1
		(primitive_site TIEOFF_X15Y262 TIEOFF internal 3)
	)
	(tile 66 21 INT_INTERFACE_X8Y131 INT_INTERFACE 0
	)
	(tile 66 22 NULL_X22Y142 NULL 0
	)
	(tile 66 23 INT_X9Y131 INT 1
		(primitive_site TIEOFF_X16Y262 TIEOFF internal 3)
	)
	(tile 66 24 CLEXL_X9Y131 CLEXL 2
		(primitive_site SLICE_X12Y129 SLICEL internal 45)
		(primitive_site SLICE_X13Y129 SLICEX internal 43)
	)
	(tile 66 25 INT_X10Y131 INT 1
		(primitive_site TIEOFF_X17Y262 TIEOFF internal 3)
	)
	(tile 66 26 CLEXM_X10Y131 CLEXM 2
		(primitive_site SLICE_X14Y129 SLICEM internal 50)
		(primitive_site SLICE_X15Y129 SLICEX internal 43)
	)
	(tile 66 27 INT_X11Y131 INT 1
		(primitive_site TIEOFF_X18Y262 TIEOFF internal 3)
	)
	(tile 66 28 CLEXL_X11Y131 CLEXL 2
		(primitive_site SLICE_X16Y129 SLICEL internal 45)
		(primitive_site SLICE_X17Y129 SLICEX internal 43)
	)
	(tile 66 29 INT_X12Y131 INT 1
		(primitive_site TIEOFF_X19Y262 TIEOFF internal 3)
	)
	(tile 66 30 CLEXM_X12Y131 CLEXM 2
		(primitive_site SLICE_X18Y129 SLICEM internal 50)
		(primitive_site SLICE_X19Y129 SLICEX internal 43)
	)
	(tile 66 31 INT_X13Y131 INT 1
		(primitive_site TIEOFF_X20Y262 TIEOFF internal 3)
	)
	(tile 66 32 CLEXL_X13Y131 CLEXL 2
		(primitive_site SLICE_X20Y129 SLICEL internal 45)
		(primitive_site SLICE_X21Y129 SLICEX internal 43)
	)
	(tile 66 33 INT_BRAM_X14Y131 INT_BRAM 1
		(primitive_site TIEOFF_X21Y262 TIEOFF internal 3)
	)
	(tile 66 34 INT_INTERFACE_X14Y131 INT_INTERFACE 0
	)
	(tile 66 35 NULL_X35Y142 NULL 0
	)
	(tile 66 36 INT_X15Y131 INT 1
		(primitive_site TIEOFF_X22Y262 TIEOFF internal 3)
	)
	(tile 66 37 CLEXM_X15Y131 CLEXM 2
		(primitive_site SLICE_X22Y129 SLICEM internal 50)
		(primitive_site SLICE_X23Y129 SLICEX internal 43)
	)
	(tile 66 38 INT_X16Y131 INT 1
		(primitive_site TIEOFF_X23Y262 TIEOFF internal 3)
	)
	(tile 66 39 CLEXL_X16Y131 CLEXL 2
		(primitive_site SLICE_X24Y129 SLICEL internal 45)
		(primitive_site SLICE_X25Y129 SLICEX internal 43)
	)
	(tile 66 40 INT_X17Y131 INT 1
		(primitive_site TIEOFF_X24Y262 TIEOFF internal 3)
	)
	(tile 66 41 CLEXM_X17Y131 CLEXM 2
		(primitive_site SLICE_X26Y129 SLICEM internal 50)
		(primitive_site SLICE_X27Y129 SLICEX internal 43)
	)
	(tile 66 42 INT_X18Y131 INT 1
		(primitive_site TIEOFF_X25Y262 TIEOFF internal 3)
	)
	(tile 66 43 CLEXL_X18Y131 CLEXL 2
		(primitive_site SLICE_X28Y129 SLICEL internal 45)
		(primitive_site SLICE_X29Y129 SLICEX internal 43)
	)
	(tile 66 44 INT_X19Y131 INT 1
		(primitive_site TIEOFF_X26Y262 TIEOFF internal 3)
	)
	(tile 66 45 CLEXM_X19Y131 CLEXM 2
		(primitive_site SLICE_X30Y129 SLICEM internal 50)
		(primitive_site SLICE_X31Y129 SLICEX internal 43)
	)
	(tile 66 46 INT_X20Y131 INT 1
		(primitive_site TIEOFF_X28Y262 TIEOFF internal 3)
	)
	(tile 66 47 CLEXL_X20Y131 CLEXL 2
		(primitive_site SLICE_X32Y129 SLICEL internal 45)
		(primitive_site SLICE_X33Y129 SLICEX internal 43)
	)
	(tile 66 48 NULL_X48Y142 NULL 0
	)
	(tile 66 49 REG_V_X20Y131 REG_V 0
	)
	(tile 66 50 INT_X21Y131 INT 1
		(primitive_site TIEOFF_X31Y262 TIEOFF internal 3)
	)
	(tile 66 51 CLEXM_X21Y131 CLEXM 2
		(primitive_site SLICE_X34Y129 SLICEM internal 50)
		(primitive_site SLICE_X35Y129 SLICEX internal 43)
	)
	(tile 66 52 INT_X22Y131 INT 1
		(primitive_site TIEOFF_X33Y262 TIEOFF internal 3)
	)
	(tile 66 53 CLEXL_X22Y131 CLEXL 2
		(primitive_site SLICE_X36Y129 SLICEL internal 45)
		(primitive_site SLICE_X37Y129 SLICEX internal 43)
	)
	(tile 66 54 INT_X23Y131 INT 1
		(primitive_site TIEOFF_X35Y262 TIEOFF internal 3)
	)
	(tile 66 55 CLEXM_X23Y131 CLEXM 2
		(primitive_site SLICE_X38Y129 SLICEM internal 50)
		(primitive_site SLICE_X39Y129 SLICEX internal 43)
	)
	(tile 66 56 INT_X24Y131 INT 1
		(primitive_site TIEOFF_X36Y262 TIEOFF internal 3)
	)
	(tile 66 57 CLEXL_X24Y131 CLEXL 2
		(primitive_site SLICE_X40Y129 SLICEL internal 45)
		(primitive_site SLICE_X41Y129 SLICEX internal 43)
	)
	(tile 66 58 INT_X25Y131 INT 1
		(primitive_site TIEOFF_X37Y262 TIEOFF internal 3)
	)
	(tile 66 59 CLEXM_X25Y131 CLEXM 2
		(primitive_site SLICE_X42Y129 SLICEM internal 50)
		(primitive_site SLICE_X43Y129 SLICEX internal 43)
	)
	(tile 66 60 INT_X26Y131 INT 1
		(primitive_site TIEOFF_X38Y262 TIEOFF internal 3)
	)
	(tile 66 61 CLEXL_X26Y131 CLEXL 2
		(primitive_site SLICE_X44Y129 SLICEL internal 45)
		(primitive_site SLICE_X45Y129 SLICEX internal 43)
	)
	(tile 66 62 INT_BRAM_X27Y131 INT_BRAM 1
		(primitive_site TIEOFF_X39Y262 TIEOFF internal 3)
	)
	(tile 66 63 INT_INTERFACE_X27Y131 INT_INTERFACE 0
	)
	(tile 66 64 NULL_X64Y142 NULL 0
	)
	(tile 66 65 INT_X28Y131 INT 1
		(primitive_site TIEOFF_X40Y262 TIEOFF internal 3)
	)
	(tile 66 66 CLEXL_X28Y131 CLEXL 2
		(primitive_site SLICE_X46Y129 SLICEL internal 45)
		(primitive_site SLICE_X47Y129 SLICEX internal 43)
	)
	(tile 66 67 INT_X29Y131 INT 1
		(primitive_site TIEOFF_X41Y262 TIEOFF internal 3)
	)
	(tile 66 68 CLEXM_X29Y131 CLEXM 2
		(primitive_site SLICE_X48Y129 SLICEM internal 50)
		(primitive_site SLICE_X49Y129 SLICEX internal 43)
	)
	(tile 66 69 INT_X30Y131 INT 1
		(primitive_site TIEOFF_X42Y262 TIEOFF internal 3)
	)
	(tile 66 70 CLEXL_X30Y131 CLEXL 2
		(primitive_site SLICE_X50Y129 SLICEL internal 45)
		(primitive_site SLICE_X51Y129 SLICEX internal 43)
	)
	(tile 66 71 INT_X31Y131 INT 1
		(primitive_site TIEOFF_X43Y262 TIEOFF internal 3)
	)
	(tile 66 72 CLEXM_X31Y131 CLEXM 2
		(primitive_site SLICE_X52Y129 SLICEM internal 50)
		(primitive_site SLICE_X53Y129 SLICEX internal 43)
	)
	(tile 66 73 INT_X32Y131 INT 1
		(primitive_site TIEOFF_X44Y262 TIEOFF internal 3)
	)
	(tile 66 74 CLEXL_X32Y131 CLEXL 2
		(primitive_site SLICE_X54Y129 SLICEL internal 45)
		(primitive_site SLICE_X55Y129 SLICEX internal 43)
	)
	(tile 66 75 INT_X33Y131 INT 1
		(primitive_site TIEOFF_X45Y262 TIEOFF internal 3)
	)
	(tile 66 76 INT_INTERFACE_X33Y131 INT_INTERFACE 0
	)
	(tile 66 77 NULL_X77Y142 NULL 0
	)
	(tile 66 78 INT_X34Y131 INT 1
		(primitive_site TIEOFF_X46Y262 TIEOFF internal 3)
	)
	(tile 66 79 CLEXM_X34Y131 CLEXM 2
		(primitive_site SLICE_X56Y129 SLICEM internal 50)
		(primitive_site SLICE_X57Y129 SLICEX internal 43)
	)
	(tile 66 80 INT_X35Y131 INT 1
		(primitive_site TIEOFF_X48Y262 TIEOFF internal 3)
	)
	(tile 66 81 CLEXL_X35Y131 CLEXL 2
		(primitive_site SLICE_X58Y129 SLICEL internal 45)
		(primitive_site SLICE_X59Y129 SLICEX internal 43)
	)
	(tile 66 82 INT_X36Y131 INT 1
		(primitive_site TIEOFF_X50Y262 TIEOFF internal 3)
	)
	(tile 66 83 INT_INTERFACE_X36Y131 INT_INTERFACE 0
	)
	(tile 66 84 NULL_X84Y142 NULL 0
	)
	(tile 66 85 INT_X37Y131 INT 1
		(primitive_site TIEOFF_X51Y262 TIEOFF internal 3)
	)
	(tile 66 86 CLEXM_X37Y131 CLEXM 2
		(primitive_site SLICE_X60Y129 SLICEM internal 50)
		(primitive_site SLICE_X61Y129 SLICEX internal 43)
	)
	(tile 66 87 INT_X38Y131 INT 1
		(primitive_site TIEOFF_X53Y262 TIEOFF internal 3)
	)
	(tile 66 88 CLEXL_X38Y131 CLEXL 2
		(primitive_site SLICE_X62Y129 SLICEL internal 45)
		(primitive_site SLICE_X63Y129 SLICEX internal 43)
	)
	(tile 66 89 INT_BRAM_X39Y131 INT_BRAM 1
		(primitive_site TIEOFF_X55Y262 TIEOFF internal 3)
	)
	(tile 66 90 INT_INTERFACE_X39Y131 INT_INTERFACE 0
	)
	(tile 66 91 NULL_X91Y142 NULL 0
	)
	(tile 66 92 INT_X40Y131 INT 1
		(primitive_site TIEOFF_X56Y262 TIEOFF internal 3)
	)
	(tile 66 93 CLEXM_X40Y131 CLEXM 2
		(primitive_site SLICE_X64Y129 SLICEM internal 50)
		(primitive_site SLICE_X65Y129 SLICEX internal 43)
	)
	(tile 66 94 INT_X41Y131 INT 1
		(primitive_site TIEOFF_X58Y262 TIEOFF internal 3)
	)
	(tile 66 95 CLEXL_X41Y131 CLEXL 2
		(primitive_site SLICE_X66Y129 SLICEL internal 45)
		(primitive_site SLICE_X67Y129 SLICEX internal 43)
	)
	(tile 66 96 INT_X42Y131 INT 1
		(primitive_site TIEOFF_X60Y262 TIEOFF internal 3)
	)
	(tile 66 97 INT_INTERFACE_X42Y131 INT_INTERFACE 0
	)
	(tile 66 98 MCB_CAP_INT_X42Y131 MCB_CAP_INT 0
	)
	(tile 66 99 IOI_RTERM_X99Y142 IOI_RTERM 0
	)
	(tile 66 100 EMP_RIOB_X42Y131 EMP_RIOB 0
	)
	(tile 67 0 EMP_LIOB_X0Y141 EMP_LIOB 0
	)
	(tile 67 1 IOI_LTERM_X1Y141 IOI_LTERM 0
	)
	(tile 67 2 INT_X0Y130 INT 1
		(primitive_site TIEOFF_X0Y260 TIEOFF internal 3)
	)
	(tile 67 3 INT_INTERFACE_X0Y130 INT_INTERFACE 0
	)
	(tile 67 4 MCB_CAP_INT_X0Y130 MCB_CAP_INT 0
	)
	(tile 67 5 INT_X1Y130 INT 1
		(primitive_site TIEOFF_X2Y260 TIEOFF internal 3)
	)
	(tile 67 6 CLEXL_X1Y130 CLEXL 2
		(primitive_site SLICE_X0Y128 SLICEL internal 45)
		(primitive_site SLICE_X1Y128 SLICEX internal 43)
	)
	(tile 67 7 INT_X2Y130 INT 1
		(primitive_site TIEOFF_X4Y260 TIEOFF internal 3)
	)
	(tile 67 8 CLEXM_X2Y130 CLEXM 2
		(primitive_site SLICE_X2Y128 SLICEM internal 50)
		(primitive_site SLICE_X3Y128 SLICEX internal 43)
	)
	(tile 67 9 INT_BRAM_X3Y130 INT_BRAM 1
		(primitive_site TIEOFF_X6Y260 TIEOFF internal 3)
	)
	(tile 67 10 INT_INTERFACE_X3Y130 INT_INTERFACE 0
	)
	(tile 67 11 NULL_X11Y141 NULL 0
	)
	(tile 67 12 INT_X4Y130 INT 1
		(primitive_site TIEOFF_X7Y260 TIEOFF internal 3)
	)
	(tile 67 13 CLEXL_X4Y130 CLEXL 2
		(primitive_site SLICE_X4Y128 SLICEL internal 45)
		(primitive_site SLICE_X5Y128 SLICEX internal 43)
	)
	(tile 67 14 INT_X5Y130 INT 1
		(primitive_site TIEOFF_X9Y260 TIEOFF internal 3)
	)
	(tile 67 15 CLEXM_X5Y130 CLEXM 2
		(primitive_site SLICE_X6Y128 SLICEM internal 50)
		(primitive_site SLICE_X7Y128 SLICEX internal 43)
	)
	(tile 67 16 INT_X6Y130 INT 1
		(primitive_site TIEOFF_X11Y260 TIEOFF internal 3)
	)
	(tile 67 17 CLEXL_X6Y130 CLEXL 2
		(primitive_site SLICE_X8Y128 SLICEL internal 45)
		(primitive_site SLICE_X9Y128 SLICEX internal 43)
	)
	(tile 67 18 INT_X7Y130 INT 1
		(primitive_site TIEOFF_X13Y260 TIEOFF internal 3)
	)
	(tile 67 19 CLEXM_X7Y130 CLEXM 2
		(primitive_site SLICE_X10Y128 SLICEM internal 50)
		(primitive_site SLICE_X11Y128 SLICEX internal 43)
	)
	(tile 67 20 INT_X8Y130 INT 1
		(primitive_site TIEOFF_X15Y260 TIEOFF internal 3)
	)
	(tile 67 21 INT_INTERFACE_X8Y130 INT_INTERFACE 0
	)
	(tile 67 22 NULL_X22Y141 NULL 0
	)
	(tile 67 23 INT_X9Y130 INT 1
		(primitive_site TIEOFF_X16Y260 TIEOFF internal 3)
	)
	(tile 67 24 CLEXL_X9Y130 CLEXL 2
		(primitive_site SLICE_X12Y128 SLICEL internal 45)
		(primitive_site SLICE_X13Y128 SLICEX internal 43)
	)
	(tile 67 25 INT_X10Y130 INT 1
		(primitive_site TIEOFF_X17Y260 TIEOFF internal 3)
	)
	(tile 67 26 CLEXM_X10Y130 CLEXM 2
		(primitive_site SLICE_X14Y128 SLICEM internal 50)
		(primitive_site SLICE_X15Y128 SLICEX internal 43)
	)
	(tile 67 27 INT_X11Y130 INT 1
		(primitive_site TIEOFF_X18Y260 TIEOFF internal 3)
	)
	(tile 67 28 CLEXL_X11Y130 CLEXL 2
		(primitive_site SLICE_X16Y128 SLICEL internal 45)
		(primitive_site SLICE_X17Y128 SLICEX internal 43)
	)
	(tile 67 29 INT_X12Y130 INT 1
		(primitive_site TIEOFF_X19Y260 TIEOFF internal 3)
	)
	(tile 67 30 CLEXM_X12Y130 CLEXM 2
		(primitive_site SLICE_X18Y128 SLICEM internal 50)
		(primitive_site SLICE_X19Y128 SLICEX internal 43)
	)
	(tile 67 31 INT_X13Y130 INT 1
		(primitive_site TIEOFF_X20Y260 TIEOFF internal 3)
	)
	(tile 67 32 CLEXL_X13Y130 CLEXL 2
		(primitive_site SLICE_X20Y128 SLICEL internal 45)
		(primitive_site SLICE_X21Y128 SLICEX internal 43)
	)
	(tile 67 33 INT_BRAM_X14Y130 INT_BRAM 1
		(primitive_site TIEOFF_X21Y260 TIEOFF internal 3)
	)
	(tile 67 34 INT_INTERFACE_X14Y130 INT_INTERFACE 0
	)
	(tile 67 35 NULL_X35Y141 NULL 0
	)
	(tile 67 36 INT_X15Y130 INT 1
		(primitive_site TIEOFF_X22Y260 TIEOFF internal 3)
	)
	(tile 67 37 CLEXM_X15Y130 CLEXM 2
		(primitive_site SLICE_X22Y128 SLICEM internal 50)
		(primitive_site SLICE_X23Y128 SLICEX internal 43)
	)
	(tile 67 38 INT_X16Y130 INT 1
		(primitive_site TIEOFF_X23Y260 TIEOFF internal 3)
	)
	(tile 67 39 CLEXL_X16Y130 CLEXL 2
		(primitive_site SLICE_X24Y128 SLICEL internal 45)
		(primitive_site SLICE_X25Y128 SLICEX internal 43)
	)
	(tile 67 40 INT_X17Y130 INT 1
		(primitive_site TIEOFF_X24Y260 TIEOFF internal 3)
	)
	(tile 67 41 CLEXM_X17Y130 CLEXM 2
		(primitive_site SLICE_X26Y128 SLICEM internal 50)
		(primitive_site SLICE_X27Y128 SLICEX internal 43)
	)
	(tile 67 42 INT_X18Y130 INT 1
		(primitive_site TIEOFF_X25Y260 TIEOFF internal 3)
	)
	(tile 67 43 CLEXL_X18Y130 CLEXL 2
		(primitive_site SLICE_X28Y128 SLICEL internal 45)
		(primitive_site SLICE_X29Y128 SLICEX internal 43)
	)
	(tile 67 44 INT_X19Y130 INT 1
		(primitive_site TIEOFF_X26Y260 TIEOFF internal 3)
	)
	(tile 67 45 CLEXM_X19Y130 CLEXM 2
		(primitive_site SLICE_X30Y128 SLICEM internal 50)
		(primitive_site SLICE_X31Y128 SLICEX internal 43)
	)
	(tile 67 46 INT_X20Y130 INT 1
		(primitive_site TIEOFF_X28Y260 TIEOFF internal 3)
	)
	(tile 67 47 CLEXL_X20Y130 CLEXL 2
		(primitive_site SLICE_X32Y128 SLICEL internal 45)
		(primitive_site SLICE_X33Y128 SLICEX internal 43)
	)
	(tile 67 48 NULL_X48Y141 NULL 0
	)
	(tile 67 49 REG_V_X20Y130 REG_V 0
	)
	(tile 67 50 INT_X21Y130 INT 1
		(primitive_site TIEOFF_X31Y260 TIEOFF internal 3)
	)
	(tile 67 51 CLEXM_X21Y130 CLEXM 2
		(primitive_site SLICE_X34Y128 SLICEM internal 50)
		(primitive_site SLICE_X35Y128 SLICEX internal 43)
	)
	(tile 67 52 INT_X22Y130 INT 1
		(primitive_site TIEOFF_X33Y260 TIEOFF internal 3)
	)
	(tile 67 53 CLEXL_X22Y130 CLEXL 2
		(primitive_site SLICE_X36Y128 SLICEL internal 45)
		(primitive_site SLICE_X37Y128 SLICEX internal 43)
	)
	(tile 67 54 INT_X23Y130 INT 1
		(primitive_site TIEOFF_X35Y260 TIEOFF internal 3)
	)
	(tile 67 55 CLEXM_X23Y130 CLEXM 2
		(primitive_site SLICE_X38Y128 SLICEM internal 50)
		(primitive_site SLICE_X39Y128 SLICEX internal 43)
	)
	(tile 67 56 INT_X24Y130 INT 1
		(primitive_site TIEOFF_X36Y260 TIEOFF internal 3)
	)
	(tile 67 57 CLEXL_X24Y130 CLEXL 2
		(primitive_site SLICE_X40Y128 SLICEL internal 45)
		(primitive_site SLICE_X41Y128 SLICEX internal 43)
	)
	(tile 67 58 INT_X25Y130 INT 1
		(primitive_site TIEOFF_X37Y260 TIEOFF internal 3)
	)
	(tile 67 59 CLEXM_X25Y130 CLEXM 2
		(primitive_site SLICE_X42Y128 SLICEM internal 50)
		(primitive_site SLICE_X43Y128 SLICEX internal 43)
	)
	(tile 67 60 INT_X26Y130 INT 1
		(primitive_site TIEOFF_X38Y260 TIEOFF internal 3)
	)
	(tile 67 61 CLEXL_X26Y130 CLEXL 2
		(primitive_site SLICE_X44Y128 SLICEL internal 45)
		(primitive_site SLICE_X45Y128 SLICEX internal 43)
	)
	(tile 67 62 INT_BRAM_X27Y130 INT_BRAM 1
		(primitive_site TIEOFF_X39Y260 TIEOFF internal 3)
	)
	(tile 67 63 INT_INTERFACE_X27Y130 INT_INTERFACE 0
	)
	(tile 67 64 NULL_X64Y141 NULL 0
	)
	(tile 67 65 INT_X28Y130 INT 1
		(primitive_site TIEOFF_X40Y260 TIEOFF internal 3)
	)
	(tile 67 66 CLEXL_X28Y130 CLEXL 2
		(primitive_site SLICE_X46Y128 SLICEL internal 45)
		(primitive_site SLICE_X47Y128 SLICEX internal 43)
	)
	(tile 67 67 INT_X29Y130 INT 1
		(primitive_site TIEOFF_X41Y260 TIEOFF internal 3)
	)
	(tile 67 68 CLEXM_X29Y130 CLEXM 2
		(primitive_site SLICE_X48Y128 SLICEM internal 50)
		(primitive_site SLICE_X49Y128 SLICEX internal 43)
	)
	(tile 67 69 INT_X30Y130 INT 1
		(primitive_site TIEOFF_X42Y260 TIEOFF internal 3)
	)
	(tile 67 70 CLEXL_X30Y130 CLEXL 2
		(primitive_site SLICE_X50Y128 SLICEL internal 45)
		(primitive_site SLICE_X51Y128 SLICEX internal 43)
	)
	(tile 67 71 INT_X31Y130 INT 1
		(primitive_site TIEOFF_X43Y260 TIEOFF internal 3)
	)
	(tile 67 72 CLEXM_X31Y130 CLEXM 2
		(primitive_site SLICE_X52Y128 SLICEM internal 50)
		(primitive_site SLICE_X53Y128 SLICEX internal 43)
	)
	(tile 67 73 INT_X32Y130 INT 1
		(primitive_site TIEOFF_X44Y260 TIEOFF internal 3)
	)
	(tile 67 74 CLEXL_X32Y130 CLEXL 2
		(primitive_site SLICE_X54Y128 SLICEL internal 45)
		(primitive_site SLICE_X55Y128 SLICEX internal 43)
	)
	(tile 67 75 INT_X33Y130 INT 1
		(primitive_site TIEOFF_X45Y260 TIEOFF internal 3)
	)
	(tile 67 76 INT_INTERFACE_X33Y130 INT_INTERFACE 0
	)
	(tile 67 77 NULL_X77Y141 NULL 0
	)
	(tile 67 78 INT_X34Y130 INT 1
		(primitive_site TIEOFF_X46Y260 TIEOFF internal 3)
	)
	(tile 67 79 CLEXM_X34Y130 CLEXM 2
		(primitive_site SLICE_X56Y128 SLICEM internal 50)
		(primitive_site SLICE_X57Y128 SLICEX internal 43)
	)
	(tile 67 80 INT_X35Y130 INT 1
		(primitive_site TIEOFF_X48Y260 TIEOFF internal 3)
	)
	(tile 67 81 CLEXL_X35Y130 CLEXL 2
		(primitive_site SLICE_X58Y128 SLICEL internal 45)
		(primitive_site SLICE_X59Y128 SLICEX internal 43)
	)
	(tile 67 82 INT_X36Y130 INT 1
		(primitive_site TIEOFF_X50Y260 TIEOFF internal 3)
	)
	(tile 67 83 INT_INTERFACE_X36Y130 INT_INTERFACE 0
	)
	(tile 67 84 NULL_X84Y141 NULL 0
	)
	(tile 67 85 INT_X37Y130 INT 1
		(primitive_site TIEOFF_X51Y260 TIEOFF internal 3)
	)
	(tile 67 86 CLEXM_X37Y130 CLEXM 2
		(primitive_site SLICE_X60Y128 SLICEM internal 50)
		(primitive_site SLICE_X61Y128 SLICEX internal 43)
	)
	(tile 67 87 INT_X38Y130 INT 1
		(primitive_site TIEOFF_X53Y260 TIEOFF internal 3)
	)
	(tile 67 88 CLEXL_X38Y130 CLEXL 2
		(primitive_site SLICE_X62Y128 SLICEL internal 45)
		(primitive_site SLICE_X63Y128 SLICEX internal 43)
	)
	(tile 67 89 INT_BRAM_X39Y130 INT_BRAM 1
		(primitive_site TIEOFF_X55Y260 TIEOFF internal 3)
	)
	(tile 67 90 INT_INTERFACE_X39Y130 INT_INTERFACE 0
	)
	(tile 67 91 NULL_X91Y141 NULL 0
	)
	(tile 67 92 INT_X40Y130 INT 1
		(primitive_site TIEOFF_X56Y260 TIEOFF internal 3)
	)
	(tile 67 93 CLEXM_X40Y130 CLEXM 2
		(primitive_site SLICE_X64Y128 SLICEM internal 50)
		(primitive_site SLICE_X65Y128 SLICEX internal 43)
	)
	(tile 67 94 INT_X41Y130 INT 1
		(primitive_site TIEOFF_X58Y260 TIEOFF internal 3)
	)
	(tile 67 95 CLEXL_X41Y130 CLEXL 2
		(primitive_site SLICE_X66Y128 SLICEL internal 45)
		(primitive_site SLICE_X67Y128 SLICEX internal 43)
	)
	(tile 67 96 INT_X42Y130 INT 1
		(primitive_site TIEOFF_X60Y260 TIEOFF internal 3)
	)
	(tile 67 97 INT_INTERFACE_X42Y130 INT_INTERFACE 0
	)
	(tile 67 98 MCB_CAP_INT_X42Y130 MCB_CAP_INT 0
	)
	(tile 67 99 IOI_RTERM_X99Y141 IOI_RTERM 0
	)
	(tile 67 100 EMP_RIOB_X42Y130 EMP_RIOB 0
	)
	(tile 68 0 EMP_LIOB_X0Y140 EMP_LIOB 0
	)
	(tile 68 1 IOI_LTERM_X1Y140 IOI_LTERM 0
	)
	(tile 68 2 INT_X0Y129 INT 1
		(primitive_site TIEOFF_X0Y258 TIEOFF internal 3)
	)
	(tile 68 3 INT_INTERFACE_X0Y129 INT_INTERFACE 0
	)
	(tile 68 4 MCB_CAP_INT_X0Y129 MCB_CAP_INT 0
	)
	(tile 68 5 INT_X1Y129 INT 1
		(primitive_site TIEOFF_X2Y258 TIEOFF internal 3)
	)
	(tile 68 6 CLEXL_X1Y129 CLEXL 2
		(primitive_site SLICE_X0Y127 SLICEL internal 45)
		(primitive_site SLICE_X1Y127 SLICEX internal 43)
	)
	(tile 68 7 INT_X2Y129 INT 1
		(primitive_site TIEOFF_X4Y258 TIEOFF internal 3)
	)
	(tile 68 8 CLEXM_X2Y129 CLEXM 2
		(primitive_site SLICE_X2Y127 SLICEM internal 50)
		(primitive_site SLICE_X3Y127 SLICEX internal 43)
	)
	(tile 68 9 INT_BRAM_X3Y129 INT_BRAM 1
		(primitive_site TIEOFF_X6Y258 TIEOFF internal 3)
	)
	(tile 68 10 INT_INTERFACE_X3Y129 INT_INTERFACE 0
	)
	(tile 68 11 NULL_X11Y140 NULL 0
	)
	(tile 68 12 INT_X4Y129 INT 1
		(primitive_site TIEOFF_X7Y258 TIEOFF internal 3)
	)
	(tile 68 13 CLEXL_X4Y129 CLEXL 2
		(primitive_site SLICE_X4Y127 SLICEL internal 45)
		(primitive_site SLICE_X5Y127 SLICEX internal 43)
	)
	(tile 68 14 INT_X5Y129 INT 1
		(primitive_site TIEOFF_X9Y258 TIEOFF internal 3)
	)
	(tile 68 15 CLEXM_X5Y129 CLEXM 2
		(primitive_site SLICE_X6Y127 SLICEM internal 50)
		(primitive_site SLICE_X7Y127 SLICEX internal 43)
	)
	(tile 68 16 INT_X6Y129 INT 1
		(primitive_site TIEOFF_X11Y258 TIEOFF internal 3)
	)
	(tile 68 17 CLEXL_X6Y129 CLEXL 2
		(primitive_site SLICE_X8Y127 SLICEL internal 45)
		(primitive_site SLICE_X9Y127 SLICEX internal 43)
	)
	(tile 68 18 INT_X7Y129 INT 1
		(primitive_site TIEOFF_X13Y258 TIEOFF internal 3)
	)
	(tile 68 19 CLEXM_X7Y129 CLEXM 2
		(primitive_site SLICE_X10Y127 SLICEM internal 50)
		(primitive_site SLICE_X11Y127 SLICEX internal 43)
	)
	(tile 68 20 INT_X8Y129 INT 1
		(primitive_site TIEOFF_X15Y258 TIEOFF internal 3)
	)
	(tile 68 21 INT_INTERFACE_X8Y129 INT_INTERFACE 0
	)
	(tile 68 22 NULL_X22Y140 NULL 0
	)
	(tile 68 23 INT_X9Y129 INT 1
		(primitive_site TIEOFF_X16Y258 TIEOFF internal 3)
	)
	(tile 68 24 CLEXL_X9Y129 CLEXL 2
		(primitive_site SLICE_X12Y127 SLICEL internal 45)
		(primitive_site SLICE_X13Y127 SLICEX internal 43)
	)
	(tile 68 25 INT_X10Y129 INT 1
		(primitive_site TIEOFF_X17Y258 TIEOFF internal 3)
	)
	(tile 68 26 CLEXM_X10Y129 CLEXM 2
		(primitive_site SLICE_X14Y127 SLICEM internal 50)
		(primitive_site SLICE_X15Y127 SLICEX internal 43)
	)
	(tile 68 27 INT_X11Y129 INT 1
		(primitive_site TIEOFF_X18Y258 TIEOFF internal 3)
	)
	(tile 68 28 CLEXL_X11Y129 CLEXL 2
		(primitive_site SLICE_X16Y127 SLICEL internal 45)
		(primitive_site SLICE_X17Y127 SLICEX internal 43)
	)
	(tile 68 29 INT_X12Y129 INT 1
		(primitive_site TIEOFF_X19Y258 TIEOFF internal 3)
	)
	(tile 68 30 CLEXM_X12Y129 CLEXM 2
		(primitive_site SLICE_X18Y127 SLICEM internal 50)
		(primitive_site SLICE_X19Y127 SLICEX internal 43)
	)
	(tile 68 31 INT_X13Y129 INT 1
		(primitive_site TIEOFF_X20Y258 TIEOFF internal 3)
	)
	(tile 68 32 CLEXL_X13Y129 CLEXL 2
		(primitive_site SLICE_X20Y127 SLICEL internal 45)
		(primitive_site SLICE_X21Y127 SLICEX internal 43)
	)
	(tile 68 33 INT_BRAM_X14Y129 INT_BRAM 1
		(primitive_site TIEOFF_X21Y258 TIEOFF internal 3)
	)
	(tile 68 34 INT_INTERFACE_X14Y129 INT_INTERFACE 0
	)
	(tile 68 35 NULL_X35Y140 NULL 0
	)
	(tile 68 36 INT_X15Y129 INT 1
		(primitive_site TIEOFF_X22Y258 TIEOFF internal 3)
	)
	(tile 68 37 CLEXM_X15Y129 CLEXM 2
		(primitive_site SLICE_X22Y127 SLICEM internal 50)
		(primitive_site SLICE_X23Y127 SLICEX internal 43)
	)
	(tile 68 38 INT_X16Y129 INT 1
		(primitive_site TIEOFF_X23Y258 TIEOFF internal 3)
	)
	(tile 68 39 CLEXL_X16Y129 CLEXL 2
		(primitive_site SLICE_X24Y127 SLICEL internal 45)
		(primitive_site SLICE_X25Y127 SLICEX internal 43)
	)
	(tile 68 40 INT_X17Y129 INT 1
		(primitive_site TIEOFF_X24Y258 TIEOFF internal 3)
	)
	(tile 68 41 CLEXM_X17Y129 CLEXM 2
		(primitive_site SLICE_X26Y127 SLICEM internal 50)
		(primitive_site SLICE_X27Y127 SLICEX internal 43)
	)
	(tile 68 42 INT_X18Y129 INT 1
		(primitive_site TIEOFF_X25Y258 TIEOFF internal 3)
	)
	(tile 68 43 CLEXL_X18Y129 CLEXL 2
		(primitive_site SLICE_X28Y127 SLICEL internal 45)
		(primitive_site SLICE_X29Y127 SLICEX internal 43)
	)
	(tile 68 44 INT_X19Y129 INT 1
		(primitive_site TIEOFF_X26Y258 TIEOFF internal 3)
	)
	(tile 68 45 CLEXM_X19Y129 CLEXM 2
		(primitive_site SLICE_X30Y127 SLICEM internal 50)
		(primitive_site SLICE_X31Y127 SLICEX internal 43)
	)
	(tile 68 46 INT_X20Y129 INT 1
		(primitive_site TIEOFF_X28Y258 TIEOFF internal 3)
	)
	(tile 68 47 CLEXL_X20Y129 CLEXL 2
		(primitive_site SLICE_X32Y127 SLICEL internal 45)
		(primitive_site SLICE_X33Y127 SLICEX internal 43)
	)
	(tile 68 48 NULL_X48Y140 NULL 0
	)
	(tile 68 49 REG_V_X20Y129 REG_V 0
	)
	(tile 68 50 INT_X21Y129 INT 1
		(primitive_site TIEOFF_X31Y258 TIEOFF internal 3)
	)
	(tile 68 51 CLEXM_X21Y129 CLEXM 2
		(primitive_site SLICE_X34Y127 SLICEM internal 50)
		(primitive_site SLICE_X35Y127 SLICEX internal 43)
	)
	(tile 68 52 INT_X22Y129 INT 1
		(primitive_site TIEOFF_X33Y258 TIEOFF internal 3)
	)
	(tile 68 53 CLEXL_X22Y129 CLEXL 2
		(primitive_site SLICE_X36Y127 SLICEL internal 45)
		(primitive_site SLICE_X37Y127 SLICEX internal 43)
	)
	(tile 68 54 INT_X23Y129 INT 1
		(primitive_site TIEOFF_X35Y258 TIEOFF internal 3)
	)
	(tile 68 55 CLEXM_X23Y129 CLEXM 2
		(primitive_site SLICE_X38Y127 SLICEM internal 50)
		(primitive_site SLICE_X39Y127 SLICEX internal 43)
	)
	(tile 68 56 INT_X24Y129 INT 1
		(primitive_site TIEOFF_X36Y258 TIEOFF internal 3)
	)
	(tile 68 57 CLEXL_X24Y129 CLEXL 2
		(primitive_site SLICE_X40Y127 SLICEL internal 45)
		(primitive_site SLICE_X41Y127 SLICEX internal 43)
	)
	(tile 68 58 INT_X25Y129 INT 1
		(primitive_site TIEOFF_X37Y258 TIEOFF internal 3)
	)
	(tile 68 59 CLEXM_X25Y129 CLEXM 2
		(primitive_site SLICE_X42Y127 SLICEM internal 50)
		(primitive_site SLICE_X43Y127 SLICEX internal 43)
	)
	(tile 68 60 INT_X26Y129 INT 1
		(primitive_site TIEOFF_X38Y258 TIEOFF internal 3)
	)
	(tile 68 61 CLEXL_X26Y129 CLEXL 2
		(primitive_site SLICE_X44Y127 SLICEL internal 45)
		(primitive_site SLICE_X45Y127 SLICEX internal 43)
	)
	(tile 68 62 INT_BRAM_X27Y129 INT_BRAM 1
		(primitive_site TIEOFF_X39Y258 TIEOFF internal 3)
	)
	(tile 68 63 INT_INTERFACE_X27Y129 INT_INTERFACE 0
	)
	(tile 68 64 NULL_X64Y140 NULL 0
	)
	(tile 68 65 INT_X28Y129 INT 1
		(primitive_site TIEOFF_X40Y258 TIEOFF internal 3)
	)
	(tile 68 66 CLEXL_X28Y129 CLEXL 2
		(primitive_site SLICE_X46Y127 SLICEL internal 45)
		(primitive_site SLICE_X47Y127 SLICEX internal 43)
	)
	(tile 68 67 INT_X29Y129 INT 1
		(primitive_site TIEOFF_X41Y258 TIEOFF internal 3)
	)
	(tile 68 68 CLEXM_X29Y129 CLEXM 2
		(primitive_site SLICE_X48Y127 SLICEM internal 50)
		(primitive_site SLICE_X49Y127 SLICEX internal 43)
	)
	(tile 68 69 INT_X30Y129 INT 1
		(primitive_site TIEOFF_X42Y258 TIEOFF internal 3)
	)
	(tile 68 70 CLEXL_X30Y129 CLEXL 2
		(primitive_site SLICE_X50Y127 SLICEL internal 45)
		(primitive_site SLICE_X51Y127 SLICEX internal 43)
	)
	(tile 68 71 INT_X31Y129 INT 1
		(primitive_site TIEOFF_X43Y258 TIEOFF internal 3)
	)
	(tile 68 72 CLEXM_X31Y129 CLEXM 2
		(primitive_site SLICE_X52Y127 SLICEM internal 50)
		(primitive_site SLICE_X53Y127 SLICEX internal 43)
	)
	(tile 68 73 INT_X32Y129 INT 1
		(primitive_site TIEOFF_X44Y258 TIEOFF internal 3)
	)
	(tile 68 74 CLEXL_X32Y129 CLEXL 2
		(primitive_site SLICE_X54Y127 SLICEL internal 45)
		(primitive_site SLICE_X55Y127 SLICEX internal 43)
	)
	(tile 68 75 INT_X33Y129 INT 1
		(primitive_site TIEOFF_X45Y258 TIEOFF internal 3)
	)
	(tile 68 76 INT_INTERFACE_X33Y129 INT_INTERFACE 0
	)
	(tile 68 77 NULL_X77Y140 NULL 0
	)
	(tile 68 78 INT_X34Y129 INT 1
		(primitive_site TIEOFF_X46Y258 TIEOFF internal 3)
	)
	(tile 68 79 CLEXM_X34Y129 CLEXM 2
		(primitive_site SLICE_X56Y127 SLICEM internal 50)
		(primitive_site SLICE_X57Y127 SLICEX internal 43)
	)
	(tile 68 80 INT_X35Y129 INT 1
		(primitive_site TIEOFF_X48Y258 TIEOFF internal 3)
	)
	(tile 68 81 CLEXL_X35Y129 CLEXL 2
		(primitive_site SLICE_X58Y127 SLICEL internal 45)
		(primitive_site SLICE_X59Y127 SLICEX internal 43)
	)
	(tile 68 82 INT_X36Y129 INT 1
		(primitive_site TIEOFF_X50Y258 TIEOFF internal 3)
	)
	(tile 68 83 INT_INTERFACE_X36Y129 INT_INTERFACE 0
	)
	(tile 68 84 NULL_X84Y140 NULL 0
	)
	(tile 68 85 INT_X37Y129 INT 1
		(primitive_site TIEOFF_X51Y258 TIEOFF internal 3)
	)
	(tile 68 86 CLEXM_X37Y129 CLEXM 2
		(primitive_site SLICE_X60Y127 SLICEM internal 50)
		(primitive_site SLICE_X61Y127 SLICEX internal 43)
	)
	(tile 68 87 INT_X38Y129 INT 1
		(primitive_site TIEOFF_X53Y258 TIEOFF internal 3)
	)
	(tile 68 88 CLEXL_X38Y129 CLEXL 2
		(primitive_site SLICE_X62Y127 SLICEL internal 45)
		(primitive_site SLICE_X63Y127 SLICEX internal 43)
	)
	(tile 68 89 INT_BRAM_X39Y129 INT_BRAM 1
		(primitive_site TIEOFF_X55Y258 TIEOFF internal 3)
	)
	(tile 68 90 INT_INTERFACE_X39Y129 INT_INTERFACE 0
	)
	(tile 68 91 NULL_X91Y140 NULL 0
	)
	(tile 68 92 INT_X40Y129 INT 1
		(primitive_site TIEOFF_X56Y258 TIEOFF internal 3)
	)
	(tile 68 93 CLEXM_X40Y129 CLEXM 2
		(primitive_site SLICE_X64Y127 SLICEM internal 50)
		(primitive_site SLICE_X65Y127 SLICEX internal 43)
	)
	(tile 68 94 INT_X41Y129 INT 1
		(primitive_site TIEOFF_X58Y258 TIEOFF internal 3)
	)
	(tile 68 95 CLEXL_X41Y129 CLEXL 2
		(primitive_site SLICE_X66Y127 SLICEL internal 45)
		(primitive_site SLICE_X67Y127 SLICEX internal 43)
	)
	(tile 68 96 INT_X42Y129 INT 1
		(primitive_site TIEOFF_X60Y258 TIEOFF internal 3)
	)
	(tile 68 97 INT_INTERFACE_X42Y129 INT_INTERFACE 0
	)
	(tile 68 98 MCB_CAP_INT_X42Y129 MCB_CAP_INT 0
	)
	(tile 68 99 IOI_RTERM_X99Y140 IOI_RTERM 0
	)
	(tile 68 100 EMP_RIOB_X42Y129 EMP_RIOB 0
	)
	(tile 69 0 EMP_LIOB_X0Y139 EMP_LIOB 0
	)
	(tile 69 1 IOI_LTERM_X1Y139 IOI_LTERM 0
	)
	(tile 69 2 INT_X0Y128 INT_BRK 1
		(primitive_site TIEOFF_X0Y256 TIEOFF internal 3)
	)
	(tile 69 3 INT_INTERFACE_CARRY_X0Y128 INT_INTERFACE_CARRY 0
	)
	(tile 69 4 MCB_CAP_INT_BRK_X0Y128 MCB_CAP_INT_BRK 0
	)
	(tile 69 5 INT_X1Y128 INT_BRK 1
		(primitive_site TIEOFF_X2Y256 TIEOFF internal 3)
	)
	(tile 69 6 CLEXL_X1Y128 CLEXL 2
		(primitive_site SLICE_X0Y126 SLICEL internal 45)
		(primitive_site SLICE_X1Y126 SLICEX internal 43)
	)
	(tile 69 7 INT_X2Y128 INT_BRK 1
		(primitive_site TIEOFF_X4Y256 TIEOFF internal 3)
	)
	(tile 69 8 CLEXM_X2Y128 CLEXM 2
		(primitive_site SLICE_X2Y126 SLICEM internal 50)
		(primitive_site SLICE_X3Y126 SLICEX internal 43)
	)
	(tile 69 9 INT_BRAM_BRK_X3Y128 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y256 TIEOFF internal 3)
	)
	(tile 69 10 INT_INTERFACE_X3Y128 INT_INTERFACE 0
	)
	(tile 69 11 BRAMSITE2_X3Y128 BRAMSITE2 3
		(primitive_site RAMB16_X0Y64 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y64 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y65 RAMB8BWER internal 110)
	)
	(tile 69 12 INT_X4Y128 INT_BRK 1
		(primitive_site TIEOFF_X7Y256 TIEOFF internal 3)
	)
	(tile 69 13 CLEXL_X4Y128 CLEXL 2
		(primitive_site SLICE_X4Y126 SLICEL internal 45)
		(primitive_site SLICE_X5Y126 SLICEX internal 43)
	)
	(tile 69 14 INT_X5Y128 INT_BRK 1
		(primitive_site TIEOFF_X9Y256 TIEOFF internal 3)
	)
	(tile 69 15 CLEXM_X5Y128 CLEXM 2
		(primitive_site SLICE_X6Y126 SLICEM internal 50)
		(primitive_site SLICE_X7Y126 SLICEX internal 43)
	)
	(tile 69 16 INT_X6Y128 INT_BRK 1
		(primitive_site TIEOFF_X11Y256 TIEOFF internal 3)
	)
	(tile 69 17 CLEXL_X6Y128 CLEXL 2
		(primitive_site SLICE_X8Y126 SLICEL internal 45)
		(primitive_site SLICE_X9Y126 SLICEX internal 43)
	)
	(tile 69 18 INT_X7Y128 INT_BRK 1
		(primitive_site TIEOFF_X13Y256 TIEOFF internal 3)
	)
	(tile 69 19 CLEXM_X7Y128 CLEXM 2
		(primitive_site SLICE_X10Y126 SLICEM internal 50)
		(primitive_site SLICE_X11Y126 SLICEX internal 43)
	)
	(tile 69 20 INT_X8Y128 INT_BRK 1
		(primitive_site TIEOFF_X15Y256 TIEOFF internal 3)
	)
	(tile 69 21 INT_INTERFACE_X8Y128 INT_INTERFACE 0
	)
	(tile 69 22 MACCSITE2_X8Y128 MACCSITE2 1
		(primitive_site DSP48_X0Y32 DSP48A1 internal 346)
	)
	(tile 69 23 INT_X9Y128 INT_BRK 1
		(primitive_site TIEOFF_X16Y256 TIEOFF internal 3)
	)
	(tile 69 24 CLEXL_X9Y128 CLEXL 2
		(primitive_site SLICE_X12Y126 SLICEL internal 45)
		(primitive_site SLICE_X13Y126 SLICEX internal 43)
	)
	(tile 69 25 INT_X10Y128 INT_BRK 1
		(primitive_site TIEOFF_X17Y256 TIEOFF internal 3)
	)
	(tile 69 26 CLEXM_X10Y128 CLEXM 2
		(primitive_site SLICE_X14Y126 SLICEM internal 50)
		(primitive_site SLICE_X15Y126 SLICEX internal 43)
	)
	(tile 69 27 INT_X11Y128 INT_BRK 1
		(primitive_site TIEOFF_X18Y256 TIEOFF internal 3)
	)
	(tile 69 28 CLEXL_X11Y128 CLEXL 2
		(primitive_site SLICE_X16Y126 SLICEL internal 45)
		(primitive_site SLICE_X17Y126 SLICEX internal 43)
	)
	(tile 69 29 INT_X12Y128 INT_BRK 1
		(primitive_site TIEOFF_X19Y256 TIEOFF internal 3)
	)
	(tile 69 30 CLEXM_X12Y128 CLEXM 2
		(primitive_site SLICE_X18Y126 SLICEM internal 50)
		(primitive_site SLICE_X19Y126 SLICEX internal 43)
	)
	(tile 69 31 INT_X13Y128 INT_BRK 1
		(primitive_site TIEOFF_X20Y256 TIEOFF internal 3)
	)
	(tile 69 32 CLEXL_X13Y128 CLEXL 2
		(primitive_site SLICE_X20Y126 SLICEL internal 45)
		(primitive_site SLICE_X21Y126 SLICEX internal 43)
	)
	(tile 69 33 INT_BRAM_BRK_X14Y128 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y256 TIEOFF internal 3)
	)
	(tile 69 34 INT_INTERFACE_X14Y128 INT_INTERFACE 0
	)
	(tile 69 35 BRAMSITE2_X14Y128 BRAMSITE2 3
		(primitive_site RAMB16_X1Y64 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y64 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y65 RAMB8BWER internal 110)
	)
	(tile 69 36 INT_X15Y128 INT_BRK 1
		(primitive_site TIEOFF_X22Y256 TIEOFF internal 3)
	)
	(tile 69 37 CLEXM_X15Y128 CLEXM 2
		(primitive_site SLICE_X22Y126 SLICEM internal 50)
		(primitive_site SLICE_X23Y126 SLICEX internal 43)
	)
	(tile 69 38 INT_X16Y128 INT_BRK 1
		(primitive_site TIEOFF_X23Y256 TIEOFF internal 3)
	)
	(tile 69 39 CLEXL_X16Y128 CLEXL 2
		(primitive_site SLICE_X24Y126 SLICEL internal 45)
		(primitive_site SLICE_X25Y126 SLICEX internal 43)
	)
	(tile 69 40 INT_X17Y128 INT_BRK 1
		(primitive_site TIEOFF_X24Y256 TIEOFF internal 3)
	)
	(tile 69 41 CLEXM_X17Y128 CLEXM 2
		(primitive_site SLICE_X26Y126 SLICEM internal 50)
		(primitive_site SLICE_X27Y126 SLICEX internal 43)
	)
	(tile 69 42 INT_X18Y128 INT_BRK 1
		(primitive_site TIEOFF_X25Y256 TIEOFF internal 3)
	)
	(tile 69 43 CLEXL_X18Y128 CLEXL 2
		(primitive_site SLICE_X28Y126 SLICEL internal 45)
		(primitive_site SLICE_X29Y126 SLICEX internal 43)
	)
	(tile 69 44 INT_X19Y128 INT_BRK 1
		(primitive_site TIEOFF_X26Y256 TIEOFF internal 3)
	)
	(tile 69 45 CLEXM_X19Y128 CLEXM 2
		(primitive_site SLICE_X30Y126 SLICEM internal 50)
		(primitive_site SLICE_X31Y126 SLICEX internal 43)
	)
	(tile 69 46 INT_X20Y128 INT_BRK 1
		(primitive_site TIEOFF_X28Y256 TIEOFF internal 3)
	)
	(tile 69 47 CLEXL_X20Y128 CLEXL 2
		(primitive_site SLICE_X32Y126 SLICEL internal 45)
		(primitive_site SLICE_X33Y126 SLICEX internal 43)
	)
	(tile 69 48 NULL_X48Y139 NULL 0
	)
	(tile 69 49 REG_V_BRK_X20Y128 REG_V_BRK 0
	)
	(tile 69 50 INT_X21Y128 INT_BRK 1
		(primitive_site TIEOFF_X31Y256 TIEOFF internal 3)
	)
	(tile 69 51 CLEXM_X21Y128 CLEXM 2
		(primitive_site SLICE_X34Y126 SLICEM internal 50)
		(primitive_site SLICE_X35Y126 SLICEX internal 43)
	)
	(tile 69 52 INT_X22Y128 INT_BRK 1
		(primitive_site TIEOFF_X33Y256 TIEOFF internal 3)
	)
	(tile 69 53 CLEXL_X22Y128 CLEXL 2
		(primitive_site SLICE_X36Y126 SLICEL internal 45)
		(primitive_site SLICE_X37Y126 SLICEX internal 43)
	)
	(tile 69 54 INT_X23Y128 INT_BRK 1
		(primitive_site TIEOFF_X35Y256 TIEOFF internal 3)
	)
	(tile 69 55 CLEXM_X23Y128 CLEXM 2
		(primitive_site SLICE_X38Y126 SLICEM internal 50)
		(primitive_site SLICE_X39Y126 SLICEX internal 43)
	)
	(tile 69 56 INT_X24Y128 INT_BRK 1
		(primitive_site TIEOFF_X36Y256 TIEOFF internal 3)
	)
	(tile 69 57 CLEXL_X24Y128 CLEXL 2
		(primitive_site SLICE_X40Y126 SLICEL internal 45)
		(primitive_site SLICE_X41Y126 SLICEX internal 43)
	)
	(tile 69 58 INT_X25Y128 INT_BRK 1
		(primitive_site TIEOFF_X37Y256 TIEOFF internal 3)
	)
	(tile 69 59 CLEXM_X25Y128 CLEXM 2
		(primitive_site SLICE_X42Y126 SLICEM internal 50)
		(primitive_site SLICE_X43Y126 SLICEX internal 43)
	)
	(tile 69 60 INT_X26Y128 INT_BRK 1
		(primitive_site TIEOFF_X38Y256 TIEOFF internal 3)
	)
	(tile 69 61 CLEXL_X26Y128 CLEXL 2
		(primitive_site SLICE_X44Y126 SLICEL internal 45)
		(primitive_site SLICE_X45Y126 SLICEX internal 43)
	)
	(tile 69 62 INT_BRAM_BRK_X27Y128 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y256 TIEOFF internal 3)
	)
	(tile 69 63 INT_INTERFACE_X27Y128 INT_INTERFACE 0
	)
	(tile 69 64 BRAMSITE2_X27Y128 BRAMSITE2 3
		(primitive_site RAMB16_X2Y64 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y64 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y65 RAMB8BWER internal 110)
	)
	(tile 69 65 INT_X28Y128 INT_BRK 1
		(primitive_site TIEOFF_X40Y256 TIEOFF internal 3)
	)
	(tile 69 66 CLEXL_X28Y128 CLEXL 2
		(primitive_site SLICE_X46Y126 SLICEL internal 45)
		(primitive_site SLICE_X47Y126 SLICEX internal 43)
	)
	(tile 69 67 INT_X29Y128 INT_BRK 1
		(primitive_site TIEOFF_X41Y256 TIEOFF internal 3)
	)
	(tile 69 68 CLEXM_X29Y128 CLEXM 2
		(primitive_site SLICE_X48Y126 SLICEM internal 50)
		(primitive_site SLICE_X49Y126 SLICEX internal 43)
	)
	(tile 69 69 INT_X30Y128 INT_BRK 1
		(primitive_site TIEOFF_X42Y256 TIEOFF internal 3)
	)
	(tile 69 70 CLEXL_X30Y128 CLEXL 2
		(primitive_site SLICE_X50Y126 SLICEL internal 45)
		(primitive_site SLICE_X51Y126 SLICEX internal 43)
	)
	(tile 69 71 INT_X31Y128 INT_BRK 1
		(primitive_site TIEOFF_X43Y256 TIEOFF internal 3)
	)
	(tile 69 72 CLEXM_X31Y128 CLEXM 2
		(primitive_site SLICE_X52Y126 SLICEM internal 50)
		(primitive_site SLICE_X53Y126 SLICEX internal 43)
	)
	(tile 69 73 INT_X32Y128 INT_BRK 1
		(primitive_site TIEOFF_X44Y256 TIEOFF internal 3)
	)
	(tile 69 74 CLEXL_X32Y128 CLEXL 2
		(primitive_site SLICE_X54Y126 SLICEL internal 45)
		(primitive_site SLICE_X55Y126 SLICEX internal 43)
	)
	(tile 69 75 INT_X33Y128 INT_BRK 1
		(primitive_site TIEOFF_X45Y256 TIEOFF internal 3)
	)
	(tile 69 76 INT_INTERFACE_X33Y128 INT_INTERFACE 0
	)
	(tile 69 77 MACCSITE2_X33Y128 MACCSITE2 1
		(primitive_site DSP48_X1Y32 DSP48A1 internal 346)
	)
	(tile 69 78 INT_X34Y128 INT_BRK 1
		(primitive_site TIEOFF_X46Y256 TIEOFF internal 3)
	)
	(tile 69 79 CLEXM_X34Y128 CLEXM 2
		(primitive_site SLICE_X56Y126 SLICEM internal 50)
		(primitive_site SLICE_X57Y126 SLICEX internal 43)
	)
	(tile 69 80 INT_X35Y128 INT_BRK 1
		(primitive_site TIEOFF_X48Y256 TIEOFF internal 3)
	)
	(tile 69 81 CLEXL_X35Y128 CLEXL 2
		(primitive_site SLICE_X58Y126 SLICEL internal 45)
		(primitive_site SLICE_X59Y126 SLICEX internal 43)
	)
	(tile 69 82 INT_X36Y128 INT_BRK 1
		(primitive_site TIEOFF_X50Y256 TIEOFF internal 3)
	)
	(tile 69 83 INT_INTERFACE_X36Y128 INT_INTERFACE 0
	)
	(tile 69 84 MACCSITE2_X36Y128 MACCSITE2 1
		(primitive_site DSP48_X2Y32 DSP48A1 internal 346)
	)
	(tile 69 85 INT_X37Y128 INT_BRK 1
		(primitive_site TIEOFF_X51Y256 TIEOFF internal 3)
	)
	(tile 69 86 CLEXM_X37Y128 CLEXM 2
		(primitive_site SLICE_X60Y126 SLICEM internal 50)
		(primitive_site SLICE_X61Y126 SLICEX internal 43)
	)
	(tile 69 87 INT_X38Y128 INT_BRK 1
		(primitive_site TIEOFF_X53Y256 TIEOFF internal 3)
	)
	(tile 69 88 CLEXL_X38Y128 CLEXL 2
		(primitive_site SLICE_X62Y126 SLICEL internal 45)
		(primitive_site SLICE_X63Y126 SLICEX internal 43)
	)
	(tile 69 89 INT_BRAM_BRK_X39Y128 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y256 TIEOFF internal 3)
	)
	(tile 69 90 INT_INTERFACE_X39Y128 INT_INTERFACE 0
	)
	(tile 69 91 BRAMSITE2_X39Y128 BRAMSITE2 3
		(primitive_site RAMB16_X3Y64 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y64 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y65 RAMB8BWER internal 110)
	)
	(tile 69 92 INT_X40Y128 INT_BRK 1
		(primitive_site TIEOFF_X56Y256 TIEOFF internal 3)
	)
	(tile 69 93 CLEXM_X40Y128 CLEXM 2
		(primitive_site SLICE_X64Y126 SLICEM internal 50)
		(primitive_site SLICE_X65Y126 SLICEX internal 43)
	)
	(tile 69 94 INT_X41Y128 INT_BRK 1
		(primitive_site TIEOFF_X58Y256 TIEOFF internal 3)
	)
	(tile 69 95 CLEXL_X41Y128 CLEXL 2
		(primitive_site SLICE_X66Y126 SLICEL internal 45)
		(primitive_site SLICE_X67Y126 SLICEX internal 43)
	)
	(tile 69 96 INT_X42Y128 INT_BRK 1
		(primitive_site TIEOFF_X60Y256 TIEOFF internal 3)
	)
	(tile 69 97 INT_INTERFACE_CARRY_X42Y128 INT_INTERFACE_CARRY 0
	)
	(tile 69 98 MCB_CAP_INT_BRK_X42Y128 MCB_CAP_INT_BRK 0
	)
	(tile 69 99 IOI_RTERM_X99Y139 IOI_RTERM 0
	)
	(tile 69 100 EMP_RIOB_X42Y128 EMP_RIOB 0
	)
	(tile 70 0 LIOB_X0Y127 LIOB 2
		(primitive_site H6 IOBM bonded 8)
		(primitive_site H5 IOBS bonded 8)
	)
	(tile 70 1 IOI_LTERM_X1Y138 IOI_LTERM 0
	)
	(tile 70 2 LIOI_INT_X0Y127 LIOI_INT 1
		(primitive_site TIEOFF_X0Y254 TIEOFF internal 3)
	)
	(tile 70 3 LIOI_X0Y127 LIOI 7
		(primitive_site OLOGIC_X0Y118 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y118 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y118 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y119 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y119 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y119 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y254 TIEOFF internal 3)
	)
	(tile 70 4 MCB_CAP_INT_X0Y127 MCB_CAP_INT 0
	)
	(tile 70 5 INT_X1Y127 INT 1
		(primitive_site TIEOFF_X2Y254 TIEOFF internal 3)
	)
	(tile 70 6 CLEXL_X1Y127 CLEXL 2
		(primitive_site SLICE_X0Y125 SLICEL internal 45)
		(primitive_site SLICE_X1Y125 SLICEX internal 43)
	)
	(tile 70 7 INT_X2Y127 INT 1
		(primitive_site TIEOFF_X4Y254 TIEOFF internal 3)
	)
	(tile 70 8 CLEXM_X2Y127 CLEXM 2
		(primitive_site SLICE_X2Y125 SLICEM internal 50)
		(primitive_site SLICE_X3Y125 SLICEX internal 43)
	)
	(tile 70 9 INT_BRAM_X3Y127 INT_BRAM 1
		(primitive_site TIEOFF_X6Y254 TIEOFF internal 3)
	)
	(tile 70 10 INT_INTERFACE_X3Y127 INT_INTERFACE 0
	)
	(tile 70 11 NULL_X11Y138 NULL 0
	)
	(tile 70 12 INT_X4Y127 INT 1
		(primitive_site TIEOFF_X7Y254 TIEOFF internal 3)
	)
	(tile 70 13 CLEXL_X4Y127 CLEXL 2
		(primitive_site SLICE_X4Y125 SLICEL internal 45)
		(primitive_site SLICE_X5Y125 SLICEX internal 43)
	)
	(tile 70 14 INT_X5Y127 INT 1
		(primitive_site TIEOFF_X9Y254 TIEOFF internal 3)
	)
	(tile 70 15 CLEXM_X5Y127 CLEXM 2
		(primitive_site SLICE_X6Y125 SLICEM internal 50)
		(primitive_site SLICE_X7Y125 SLICEX internal 43)
	)
	(tile 70 16 INT_X6Y127 INT 1
		(primitive_site TIEOFF_X11Y254 TIEOFF internal 3)
	)
	(tile 70 17 CLEXL_X6Y127 CLEXL 2
		(primitive_site SLICE_X8Y125 SLICEL internal 45)
		(primitive_site SLICE_X9Y125 SLICEX internal 43)
	)
	(tile 70 18 INT_X7Y127 INT 1
		(primitive_site TIEOFF_X13Y254 TIEOFF internal 3)
	)
	(tile 70 19 CLEXM_X7Y127 CLEXM 2
		(primitive_site SLICE_X10Y125 SLICEM internal 50)
		(primitive_site SLICE_X11Y125 SLICEX internal 43)
	)
	(tile 70 20 INT_X8Y127 INT 1
		(primitive_site TIEOFF_X15Y254 TIEOFF internal 3)
	)
	(tile 70 21 INT_INTERFACE_X8Y127 INT_INTERFACE 0
	)
	(tile 70 22 NULL_X22Y138 NULL 0
	)
	(tile 70 23 INT_X9Y127 INT 1
		(primitive_site TIEOFF_X16Y254 TIEOFF internal 3)
	)
	(tile 70 24 CLEXL_X9Y127 CLEXL 2
		(primitive_site SLICE_X12Y125 SLICEL internal 45)
		(primitive_site SLICE_X13Y125 SLICEX internal 43)
	)
	(tile 70 25 INT_X10Y127 INT 1
		(primitive_site TIEOFF_X17Y254 TIEOFF internal 3)
	)
	(tile 70 26 CLEXM_X10Y127 CLEXM 2
		(primitive_site SLICE_X14Y125 SLICEM internal 50)
		(primitive_site SLICE_X15Y125 SLICEX internal 43)
	)
	(tile 70 27 INT_X11Y127 INT 1
		(primitive_site TIEOFF_X18Y254 TIEOFF internal 3)
	)
	(tile 70 28 CLEXL_X11Y127 CLEXL 2
		(primitive_site SLICE_X16Y125 SLICEL internal 45)
		(primitive_site SLICE_X17Y125 SLICEX internal 43)
	)
	(tile 70 29 INT_X12Y127 INT 1
		(primitive_site TIEOFF_X19Y254 TIEOFF internal 3)
	)
	(tile 70 30 CLEXM_X12Y127 CLEXM 2
		(primitive_site SLICE_X18Y125 SLICEM internal 50)
		(primitive_site SLICE_X19Y125 SLICEX internal 43)
	)
	(tile 70 31 INT_X13Y127 INT 1
		(primitive_site TIEOFF_X20Y254 TIEOFF internal 3)
	)
	(tile 70 32 CLEXL_X13Y127 CLEXL 2
		(primitive_site SLICE_X20Y125 SLICEL internal 45)
		(primitive_site SLICE_X21Y125 SLICEX internal 43)
	)
	(tile 70 33 INT_BRAM_X14Y127 INT_BRAM 1
		(primitive_site TIEOFF_X21Y254 TIEOFF internal 3)
	)
	(tile 70 34 INT_INTERFACE_X14Y127 INT_INTERFACE 0
	)
	(tile 70 35 NULL_X35Y138 NULL 0
	)
	(tile 70 36 INT_X15Y127 INT 1
		(primitive_site TIEOFF_X22Y254 TIEOFF internal 3)
	)
	(tile 70 37 CLEXM_X15Y127 CLEXM 2
		(primitive_site SLICE_X22Y125 SLICEM internal 50)
		(primitive_site SLICE_X23Y125 SLICEX internal 43)
	)
	(tile 70 38 INT_X16Y127 INT 1
		(primitive_site TIEOFF_X23Y254 TIEOFF internal 3)
	)
	(tile 70 39 CLEXL_X16Y127 CLEXL 2
		(primitive_site SLICE_X24Y125 SLICEL internal 45)
		(primitive_site SLICE_X25Y125 SLICEX internal 43)
	)
	(tile 70 40 INT_X17Y127 INT 1
		(primitive_site TIEOFF_X24Y254 TIEOFF internal 3)
	)
	(tile 70 41 CLEXM_X17Y127 CLEXM 2
		(primitive_site SLICE_X26Y125 SLICEM internal 50)
		(primitive_site SLICE_X27Y125 SLICEX internal 43)
	)
	(tile 70 42 INT_X18Y127 INT 1
		(primitive_site TIEOFF_X25Y254 TIEOFF internal 3)
	)
	(tile 70 43 CLEXL_X18Y127 CLEXL 2
		(primitive_site SLICE_X28Y125 SLICEL internal 45)
		(primitive_site SLICE_X29Y125 SLICEX internal 43)
	)
	(tile 70 44 INT_X19Y127 INT 1
		(primitive_site TIEOFF_X26Y254 TIEOFF internal 3)
	)
	(tile 70 45 CLEXM_X19Y127 CLEXM 2
		(primitive_site SLICE_X30Y125 SLICEM internal 50)
		(primitive_site SLICE_X31Y125 SLICEX internal 43)
	)
	(tile 70 46 INT_X20Y127 INT 1
		(primitive_site TIEOFF_X28Y254 TIEOFF internal 3)
	)
	(tile 70 47 CLEXL_X20Y127 CLEXL 2
		(primitive_site SLICE_X32Y125 SLICEL internal 45)
		(primitive_site SLICE_X33Y125 SLICEX internal 43)
	)
	(tile 70 48 NULL_X48Y138 NULL 0
	)
	(tile 70 49 REG_V_X20Y127 REG_V 0
	)
	(tile 70 50 INT_X21Y127 INT 1
		(primitive_site TIEOFF_X31Y254 TIEOFF internal 3)
	)
	(tile 70 51 CLEXM_X21Y127 CLEXM 2
		(primitive_site SLICE_X34Y125 SLICEM internal 50)
		(primitive_site SLICE_X35Y125 SLICEX internal 43)
	)
	(tile 70 52 INT_X22Y127 INT 1
		(primitive_site TIEOFF_X33Y254 TIEOFF internal 3)
	)
	(tile 70 53 CLEXL_X22Y127 CLEXL 2
		(primitive_site SLICE_X36Y125 SLICEL internal 45)
		(primitive_site SLICE_X37Y125 SLICEX internal 43)
	)
	(tile 70 54 INT_X23Y127 INT 1
		(primitive_site TIEOFF_X35Y254 TIEOFF internal 3)
	)
	(tile 70 55 CLEXM_X23Y127 CLEXM 2
		(primitive_site SLICE_X38Y125 SLICEM internal 50)
		(primitive_site SLICE_X39Y125 SLICEX internal 43)
	)
	(tile 70 56 INT_X24Y127 INT 1
		(primitive_site TIEOFF_X36Y254 TIEOFF internal 3)
	)
	(tile 70 57 CLEXL_X24Y127 CLEXL 2
		(primitive_site SLICE_X40Y125 SLICEL internal 45)
		(primitive_site SLICE_X41Y125 SLICEX internal 43)
	)
	(tile 70 58 INT_X25Y127 INT 1
		(primitive_site TIEOFF_X37Y254 TIEOFF internal 3)
	)
	(tile 70 59 CLEXM_X25Y127 CLEXM 2
		(primitive_site SLICE_X42Y125 SLICEM internal 50)
		(primitive_site SLICE_X43Y125 SLICEX internal 43)
	)
	(tile 70 60 INT_X26Y127 INT 1
		(primitive_site TIEOFF_X38Y254 TIEOFF internal 3)
	)
	(tile 70 61 CLEXL_X26Y127 CLEXL 2
		(primitive_site SLICE_X44Y125 SLICEL internal 45)
		(primitive_site SLICE_X45Y125 SLICEX internal 43)
	)
	(tile 70 62 INT_BRAM_X27Y127 INT_BRAM 1
		(primitive_site TIEOFF_X39Y254 TIEOFF internal 3)
	)
	(tile 70 63 INT_INTERFACE_X27Y127 INT_INTERFACE 0
	)
	(tile 70 64 NULL_X64Y138 NULL 0
	)
	(tile 70 65 INT_X28Y127 INT 1
		(primitive_site TIEOFF_X40Y254 TIEOFF internal 3)
	)
	(tile 70 66 CLEXL_X28Y127 CLEXL 2
		(primitive_site SLICE_X46Y125 SLICEL internal 45)
		(primitive_site SLICE_X47Y125 SLICEX internal 43)
	)
	(tile 70 67 INT_X29Y127 INT 1
		(primitive_site TIEOFF_X41Y254 TIEOFF internal 3)
	)
	(tile 70 68 CLEXM_X29Y127 CLEXM 2
		(primitive_site SLICE_X48Y125 SLICEM internal 50)
		(primitive_site SLICE_X49Y125 SLICEX internal 43)
	)
	(tile 70 69 INT_X30Y127 INT 1
		(primitive_site TIEOFF_X42Y254 TIEOFF internal 3)
	)
	(tile 70 70 CLEXL_X30Y127 CLEXL 2
		(primitive_site SLICE_X50Y125 SLICEL internal 45)
		(primitive_site SLICE_X51Y125 SLICEX internal 43)
	)
	(tile 70 71 INT_X31Y127 INT 1
		(primitive_site TIEOFF_X43Y254 TIEOFF internal 3)
	)
	(tile 70 72 CLEXM_X31Y127 CLEXM 2
		(primitive_site SLICE_X52Y125 SLICEM internal 50)
		(primitive_site SLICE_X53Y125 SLICEX internal 43)
	)
	(tile 70 73 INT_X32Y127 INT 1
		(primitive_site TIEOFF_X44Y254 TIEOFF internal 3)
	)
	(tile 70 74 CLEXL_X32Y127 CLEXL 2
		(primitive_site SLICE_X54Y125 SLICEL internal 45)
		(primitive_site SLICE_X55Y125 SLICEX internal 43)
	)
	(tile 70 75 INT_X33Y127 INT 1
		(primitive_site TIEOFF_X45Y254 TIEOFF internal 3)
	)
	(tile 70 76 INT_INTERFACE_X33Y127 INT_INTERFACE 0
	)
	(tile 70 77 NULL_X77Y138 NULL 0
	)
	(tile 70 78 INT_X34Y127 INT 1
		(primitive_site TIEOFF_X46Y254 TIEOFF internal 3)
	)
	(tile 70 79 CLEXM_X34Y127 CLEXM 2
		(primitive_site SLICE_X56Y125 SLICEM internal 50)
		(primitive_site SLICE_X57Y125 SLICEX internal 43)
	)
	(tile 70 80 INT_X35Y127 INT 1
		(primitive_site TIEOFF_X48Y254 TIEOFF internal 3)
	)
	(tile 70 81 CLEXL_X35Y127 CLEXL 2
		(primitive_site SLICE_X58Y125 SLICEL internal 45)
		(primitive_site SLICE_X59Y125 SLICEX internal 43)
	)
	(tile 70 82 INT_X36Y127 INT 1
		(primitive_site TIEOFF_X50Y254 TIEOFF internal 3)
	)
	(tile 70 83 INT_INTERFACE_X36Y127 INT_INTERFACE 0
	)
	(tile 70 84 NULL_X84Y138 NULL 0
	)
	(tile 70 85 INT_X37Y127 INT 1
		(primitive_site TIEOFF_X51Y254 TIEOFF internal 3)
	)
	(tile 70 86 CLEXM_X37Y127 CLEXM 2
		(primitive_site SLICE_X60Y125 SLICEM internal 50)
		(primitive_site SLICE_X61Y125 SLICEX internal 43)
	)
	(tile 70 87 INT_X38Y127 INT 1
		(primitive_site TIEOFF_X53Y254 TIEOFF internal 3)
	)
	(tile 70 88 CLEXL_X38Y127 CLEXL 2
		(primitive_site SLICE_X62Y125 SLICEL internal 45)
		(primitive_site SLICE_X63Y125 SLICEX internal 43)
	)
	(tile 70 89 INT_BRAM_X39Y127 INT_BRAM 1
		(primitive_site TIEOFF_X55Y254 TIEOFF internal 3)
	)
	(tile 70 90 INT_INTERFACE_X39Y127 INT_INTERFACE 0
	)
	(tile 70 91 NULL_X91Y138 NULL 0
	)
	(tile 70 92 INT_X40Y127 INT 1
		(primitive_site TIEOFF_X56Y254 TIEOFF internal 3)
	)
	(tile 70 93 CLEXM_X40Y127 CLEXM 2
		(primitive_site SLICE_X64Y125 SLICEM internal 50)
		(primitive_site SLICE_X65Y125 SLICEX internal 43)
	)
	(tile 70 94 INT_X41Y127 INT 1
		(primitive_site TIEOFF_X58Y254 TIEOFF internal 3)
	)
	(tile 70 95 CLEXL_X41Y127 CLEXL 2
		(primitive_site SLICE_X66Y125 SLICEL internal 45)
		(primitive_site SLICE_X67Y125 SLICEX internal 43)
	)
	(tile 70 96 IOI_INT_X42Y127 IOI_INT 1
		(primitive_site TIEOFF_X60Y254 TIEOFF internal 3)
	)
	(tile 70 97 RIOI_X42Y127 RIOI 7
		(primitive_site OLOGIC_X17Y118 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y118 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y118 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y119 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y119 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y119 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y254 TIEOFF internal 3)
	)
	(tile 70 98 MCB_CAP_INT_X42Y127 MCB_CAP_INT 0
	)
	(tile 70 99 IOI_RTERM_X99Y138 IOI_RTERM 0
	)
	(tile 70 100 RIOB_X42Y127 RIOB 2
		(primitive_site PAD110 IOBS unbonded 8)
		(primitive_site PAD109 IOBM unbonded 8)
	)
	(tile 71 0 LIOB_X0Y126 LIOB 2
		(primitive_site PAD371 IOBM unbonded 8)
		(primitive_site PAD372 IOBS unbonded 8)
	)
	(tile 71 1 IOI_LTERM_X1Y137 IOI_LTERM 0
	)
	(tile 71 2 LIOI_INT_X0Y126 LIOI_INT 1
		(primitive_site TIEOFF_X0Y252 TIEOFF internal 3)
	)
	(tile 71 3 LIOI_X0Y126 LIOI 7
		(primitive_site OLOGIC_X0Y116 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y116 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y116 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y117 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y117 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y117 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y252 TIEOFF internal 3)
	)
	(tile 71 4 MCB_CAP_INT_X0Y126 MCB_CAP_INT 0
	)
	(tile 71 5 INT_X1Y126 INT 1
		(primitive_site TIEOFF_X2Y252 TIEOFF internal 3)
	)
	(tile 71 6 CLEXL_X1Y126 CLEXL 2
		(primitive_site SLICE_X0Y124 SLICEL internal 45)
		(primitive_site SLICE_X1Y124 SLICEX internal 43)
	)
	(tile 71 7 INT_X2Y126 INT 1
		(primitive_site TIEOFF_X4Y252 TIEOFF internal 3)
	)
	(tile 71 8 CLEXM_X2Y126 CLEXM 2
		(primitive_site SLICE_X2Y124 SLICEM internal 50)
		(primitive_site SLICE_X3Y124 SLICEX internal 43)
	)
	(tile 71 9 INT_BRAM_X3Y126 INT_BRAM 1
		(primitive_site TIEOFF_X6Y252 TIEOFF internal 3)
	)
	(tile 71 10 INT_INTERFACE_X3Y126 INT_INTERFACE 0
	)
	(tile 71 11 NULL_X11Y137 NULL 0
	)
	(tile 71 12 INT_X4Y126 INT 1
		(primitive_site TIEOFF_X7Y252 TIEOFF internal 3)
	)
	(tile 71 13 CLEXL_X4Y126 CLEXL 2
		(primitive_site SLICE_X4Y124 SLICEL internal 45)
		(primitive_site SLICE_X5Y124 SLICEX internal 43)
	)
	(tile 71 14 INT_X5Y126 INT 1
		(primitive_site TIEOFF_X9Y252 TIEOFF internal 3)
	)
	(tile 71 15 CLEXM_X5Y126 CLEXM 2
		(primitive_site SLICE_X6Y124 SLICEM internal 50)
		(primitive_site SLICE_X7Y124 SLICEX internal 43)
	)
	(tile 71 16 INT_X6Y126 INT 1
		(primitive_site TIEOFF_X11Y252 TIEOFF internal 3)
	)
	(tile 71 17 CLEXL_X6Y126 CLEXL 2
		(primitive_site SLICE_X8Y124 SLICEL internal 45)
		(primitive_site SLICE_X9Y124 SLICEX internal 43)
	)
	(tile 71 18 INT_X7Y126 INT 1
		(primitive_site TIEOFF_X13Y252 TIEOFF internal 3)
	)
	(tile 71 19 CLEXM_X7Y126 CLEXM 2
		(primitive_site SLICE_X10Y124 SLICEM internal 50)
		(primitive_site SLICE_X11Y124 SLICEX internal 43)
	)
	(tile 71 20 INT_X8Y126 INT 1
		(primitive_site TIEOFF_X15Y252 TIEOFF internal 3)
	)
	(tile 71 21 INT_INTERFACE_X8Y126 INT_INTERFACE 0
	)
	(tile 71 22 NULL_X22Y137 NULL 0
	)
	(tile 71 23 INT_X9Y126 INT 1
		(primitive_site TIEOFF_X16Y252 TIEOFF internal 3)
	)
	(tile 71 24 CLEXL_X9Y126 CLEXL 2
		(primitive_site SLICE_X12Y124 SLICEL internal 45)
		(primitive_site SLICE_X13Y124 SLICEX internal 43)
	)
	(tile 71 25 INT_X10Y126 INT 1
		(primitive_site TIEOFF_X17Y252 TIEOFF internal 3)
	)
	(tile 71 26 CLEXM_X10Y126 CLEXM 2
		(primitive_site SLICE_X14Y124 SLICEM internal 50)
		(primitive_site SLICE_X15Y124 SLICEX internal 43)
	)
	(tile 71 27 INT_X11Y126 INT 1
		(primitive_site TIEOFF_X18Y252 TIEOFF internal 3)
	)
	(tile 71 28 CLEXL_X11Y126 CLEXL 2
		(primitive_site SLICE_X16Y124 SLICEL internal 45)
		(primitive_site SLICE_X17Y124 SLICEX internal 43)
	)
	(tile 71 29 INT_X12Y126 INT 1
		(primitive_site TIEOFF_X19Y252 TIEOFF internal 3)
	)
	(tile 71 30 CLEXM_X12Y126 CLEXM 2
		(primitive_site SLICE_X18Y124 SLICEM internal 50)
		(primitive_site SLICE_X19Y124 SLICEX internal 43)
	)
	(tile 71 31 INT_X13Y126 INT 1
		(primitive_site TIEOFF_X20Y252 TIEOFF internal 3)
	)
	(tile 71 32 CLEXL_X13Y126 CLEXL 2
		(primitive_site SLICE_X20Y124 SLICEL internal 45)
		(primitive_site SLICE_X21Y124 SLICEX internal 43)
	)
	(tile 71 33 INT_BRAM_X14Y126 INT_BRAM 1
		(primitive_site TIEOFF_X21Y252 TIEOFF internal 3)
	)
	(tile 71 34 INT_INTERFACE_X14Y126 INT_INTERFACE 0
	)
	(tile 71 35 NULL_X35Y137 NULL 0
	)
	(tile 71 36 INT_X15Y126 INT 1
		(primitive_site TIEOFF_X22Y252 TIEOFF internal 3)
	)
	(tile 71 37 CLEXM_X15Y126 CLEXM 2
		(primitive_site SLICE_X22Y124 SLICEM internal 50)
		(primitive_site SLICE_X23Y124 SLICEX internal 43)
	)
	(tile 71 38 INT_X16Y126 INT 1
		(primitive_site TIEOFF_X23Y252 TIEOFF internal 3)
	)
	(tile 71 39 CLEXL_X16Y126 CLEXL 2
		(primitive_site SLICE_X24Y124 SLICEL internal 45)
		(primitive_site SLICE_X25Y124 SLICEX internal 43)
	)
	(tile 71 40 INT_X17Y126 INT 1
		(primitive_site TIEOFF_X24Y252 TIEOFF internal 3)
	)
	(tile 71 41 CLEXM_X17Y126 CLEXM 2
		(primitive_site SLICE_X26Y124 SLICEM internal 50)
		(primitive_site SLICE_X27Y124 SLICEX internal 43)
	)
	(tile 71 42 INT_X18Y126 INT 1
		(primitive_site TIEOFF_X25Y252 TIEOFF internal 3)
	)
	(tile 71 43 CLEXL_X18Y126 CLEXL 2
		(primitive_site SLICE_X28Y124 SLICEL internal 45)
		(primitive_site SLICE_X29Y124 SLICEX internal 43)
	)
	(tile 71 44 INT_X19Y126 INT 1
		(primitive_site TIEOFF_X26Y252 TIEOFF internal 3)
	)
	(tile 71 45 CLEXM_X19Y126 CLEXM 2
		(primitive_site SLICE_X30Y124 SLICEM internal 50)
		(primitive_site SLICE_X31Y124 SLICEX internal 43)
	)
	(tile 71 46 INT_X20Y126 INT 1
		(primitive_site TIEOFF_X28Y252 TIEOFF internal 3)
	)
	(tile 71 47 CLEXL_X20Y126 CLEXL 2
		(primitive_site SLICE_X32Y124 SLICEL internal 45)
		(primitive_site SLICE_X33Y124 SLICEX internal 43)
	)
	(tile 71 48 NULL_X48Y137 NULL 0
	)
	(tile 71 49 REG_V_X20Y126 REG_V 0
	)
	(tile 71 50 INT_X21Y126 INT 1
		(primitive_site TIEOFF_X31Y252 TIEOFF internal 3)
	)
	(tile 71 51 CLEXM_X21Y126 CLEXM 2
		(primitive_site SLICE_X34Y124 SLICEM internal 50)
		(primitive_site SLICE_X35Y124 SLICEX internal 43)
	)
	(tile 71 52 INT_X22Y126 INT 1
		(primitive_site TIEOFF_X33Y252 TIEOFF internal 3)
	)
	(tile 71 53 CLEXL_X22Y126 CLEXL 2
		(primitive_site SLICE_X36Y124 SLICEL internal 45)
		(primitive_site SLICE_X37Y124 SLICEX internal 43)
	)
	(tile 71 54 INT_X23Y126 INT 1
		(primitive_site TIEOFF_X35Y252 TIEOFF internal 3)
	)
	(tile 71 55 CLEXM_X23Y126 CLEXM 2
		(primitive_site SLICE_X38Y124 SLICEM internal 50)
		(primitive_site SLICE_X39Y124 SLICEX internal 43)
	)
	(tile 71 56 INT_X24Y126 INT 1
		(primitive_site TIEOFF_X36Y252 TIEOFF internal 3)
	)
	(tile 71 57 CLEXL_X24Y126 CLEXL 2
		(primitive_site SLICE_X40Y124 SLICEL internal 45)
		(primitive_site SLICE_X41Y124 SLICEX internal 43)
	)
	(tile 71 58 INT_X25Y126 INT 1
		(primitive_site TIEOFF_X37Y252 TIEOFF internal 3)
	)
	(tile 71 59 CLEXM_X25Y126 CLEXM 2
		(primitive_site SLICE_X42Y124 SLICEM internal 50)
		(primitive_site SLICE_X43Y124 SLICEX internal 43)
	)
	(tile 71 60 INT_X26Y126 INT 1
		(primitive_site TIEOFF_X38Y252 TIEOFF internal 3)
	)
	(tile 71 61 CLEXL_X26Y126 CLEXL 2
		(primitive_site SLICE_X44Y124 SLICEL internal 45)
		(primitive_site SLICE_X45Y124 SLICEX internal 43)
	)
	(tile 71 62 INT_BRAM_X27Y126 INT_BRAM 1
		(primitive_site TIEOFF_X39Y252 TIEOFF internal 3)
	)
	(tile 71 63 INT_INTERFACE_X27Y126 INT_INTERFACE 0
	)
	(tile 71 64 NULL_X64Y137 NULL 0
	)
	(tile 71 65 INT_X28Y126 INT 1
		(primitive_site TIEOFF_X40Y252 TIEOFF internal 3)
	)
	(tile 71 66 CLEXL_X28Y126 CLEXL 2
		(primitive_site SLICE_X46Y124 SLICEL internal 45)
		(primitive_site SLICE_X47Y124 SLICEX internal 43)
	)
	(tile 71 67 INT_X29Y126 INT 1
		(primitive_site TIEOFF_X41Y252 TIEOFF internal 3)
	)
	(tile 71 68 CLEXM_X29Y126 CLEXM 2
		(primitive_site SLICE_X48Y124 SLICEM internal 50)
		(primitive_site SLICE_X49Y124 SLICEX internal 43)
	)
	(tile 71 69 INT_X30Y126 INT 1
		(primitive_site TIEOFF_X42Y252 TIEOFF internal 3)
	)
	(tile 71 70 CLEXL_X30Y126 CLEXL 2
		(primitive_site SLICE_X50Y124 SLICEL internal 45)
		(primitive_site SLICE_X51Y124 SLICEX internal 43)
	)
	(tile 71 71 INT_X31Y126 INT 1
		(primitive_site TIEOFF_X43Y252 TIEOFF internal 3)
	)
	(tile 71 72 CLEXM_X31Y126 CLEXM 2
		(primitive_site SLICE_X52Y124 SLICEM internal 50)
		(primitive_site SLICE_X53Y124 SLICEX internal 43)
	)
	(tile 71 73 INT_X32Y126 INT 1
		(primitive_site TIEOFF_X44Y252 TIEOFF internal 3)
	)
	(tile 71 74 CLEXL_X32Y126 CLEXL 2
		(primitive_site SLICE_X54Y124 SLICEL internal 45)
		(primitive_site SLICE_X55Y124 SLICEX internal 43)
	)
	(tile 71 75 INT_X33Y126 INT 1
		(primitive_site TIEOFF_X45Y252 TIEOFF internal 3)
	)
	(tile 71 76 INT_INTERFACE_X33Y126 INT_INTERFACE 0
	)
	(tile 71 77 NULL_X77Y137 NULL 0
	)
	(tile 71 78 INT_X34Y126 INT 1
		(primitive_site TIEOFF_X46Y252 TIEOFF internal 3)
	)
	(tile 71 79 CLEXM_X34Y126 CLEXM 2
		(primitive_site SLICE_X56Y124 SLICEM internal 50)
		(primitive_site SLICE_X57Y124 SLICEX internal 43)
	)
	(tile 71 80 INT_X35Y126 INT 1
		(primitive_site TIEOFF_X48Y252 TIEOFF internal 3)
	)
	(tile 71 81 CLEXL_X35Y126 CLEXL 2
		(primitive_site SLICE_X58Y124 SLICEL internal 45)
		(primitive_site SLICE_X59Y124 SLICEX internal 43)
	)
	(tile 71 82 INT_X36Y126 INT 1
		(primitive_site TIEOFF_X50Y252 TIEOFF internal 3)
	)
	(tile 71 83 INT_INTERFACE_X36Y126 INT_INTERFACE 0
	)
	(tile 71 84 NULL_X84Y137 NULL 0
	)
	(tile 71 85 INT_X37Y126 INT 1
		(primitive_site TIEOFF_X51Y252 TIEOFF internal 3)
	)
	(tile 71 86 CLEXM_X37Y126 CLEXM 2
		(primitive_site SLICE_X60Y124 SLICEM internal 50)
		(primitive_site SLICE_X61Y124 SLICEX internal 43)
	)
	(tile 71 87 INT_X38Y126 INT 1
		(primitive_site TIEOFF_X53Y252 TIEOFF internal 3)
	)
	(tile 71 88 CLEXL_X38Y126 CLEXL 2
		(primitive_site SLICE_X62Y124 SLICEL internal 45)
		(primitive_site SLICE_X63Y124 SLICEX internal 43)
	)
	(tile 71 89 INT_BRAM_X39Y126 INT_BRAM 1
		(primitive_site TIEOFF_X55Y252 TIEOFF internal 3)
	)
	(tile 71 90 INT_INTERFACE_X39Y126 INT_INTERFACE 0
	)
	(tile 71 91 NULL_X91Y137 NULL 0
	)
	(tile 71 92 INT_X40Y126 INT 1
		(primitive_site TIEOFF_X56Y252 TIEOFF internal 3)
	)
	(tile 71 93 CLEXM_X40Y126 CLEXM 2
		(primitive_site SLICE_X64Y124 SLICEM internal 50)
		(primitive_site SLICE_X65Y124 SLICEX internal 43)
	)
	(tile 71 94 INT_X41Y126 INT 1
		(primitive_site TIEOFF_X58Y252 TIEOFF internal 3)
	)
	(tile 71 95 CLEXL_X41Y126 CLEXL 2
		(primitive_site SLICE_X66Y124 SLICEL internal 45)
		(primitive_site SLICE_X67Y124 SLICEX internal 43)
	)
	(tile 71 96 IOI_INT_X42Y126 IOI_INT 1
		(primitive_site TIEOFF_X60Y252 TIEOFF internal 3)
	)
	(tile 71 97 RIOI_X42Y126 RIOI 7
		(primitive_site OLOGIC_X17Y116 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y116 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y116 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y117 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y117 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y117 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y252 TIEOFF internal 3)
	)
	(tile 71 98 MCB_CAP_INT_X42Y126 MCB_CAP_INT 0
	)
	(tile 71 99 IOI_RTERM_X99Y137 IOI_RTERM 0
	)
	(tile 71 100 RIOB_X42Y126 RIOB 2
		(primitive_site K16 IOBS bonded 8)
		(primitive_site L15 IOBM bonded 8)
	)
	(tile 72 0 EMP_LIOB_X0Y136 EMP_LIOB 0
	)
	(tile 72 1 IOI_LTERM_X1Y136 IOI_LTERM 0
	)
	(tile 72 2 INT_X0Y125 INT 1
		(primitive_site TIEOFF_X0Y250 TIEOFF internal 3)
	)
	(tile 72 3 INT_INTERFACE_X0Y125 INT_INTERFACE 0
	)
	(tile 72 4 MCB_CAP_INT_X0Y125 MCB_CAP_INT 0
	)
	(tile 72 5 INT_X1Y125 INT 1
		(primitive_site TIEOFF_X2Y250 TIEOFF internal 3)
	)
	(tile 72 6 CLEXL_X1Y125 CLEXL 2
		(primitive_site SLICE_X0Y123 SLICEL internal 45)
		(primitive_site SLICE_X1Y123 SLICEX internal 43)
	)
	(tile 72 7 INT_X2Y125 INT 1
		(primitive_site TIEOFF_X4Y250 TIEOFF internal 3)
	)
	(tile 72 8 CLEXM_X2Y125 CLEXM 2
		(primitive_site SLICE_X2Y123 SLICEM internal 50)
		(primitive_site SLICE_X3Y123 SLICEX internal 43)
	)
	(tile 72 9 INT_BRAM_X3Y125 INT_BRAM 1
		(primitive_site TIEOFF_X6Y250 TIEOFF internal 3)
	)
	(tile 72 10 INT_INTERFACE_X3Y125 INT_INTERFACE 0
	)
	(tile 72 11 NULL_X11Y136 NULL 0
	)
	(tile 72 12 INT_X4Y125 INT 1
		(primitive_site TIEOFF_X7Y250 TIEOFF internal 3)
	)
	(tile 72 13 CLEXL_X4Y125 CLEXL 2
		(primitive_site SLICE_X4Y123 SLICEL internal 45)
		(primitive_site SLICE_X5Y123 SLICEX internal 43)
	)
	(tile 72 14 INT_X5Y125 INT 1
		(primitive_site TIEOFF_X9Y250 TIEOFF internal 3)
	)
	(tile 72 15 CLEXM_X5Y125 CLEXM 2
		(primitive_site SLICE_X6Y123 SLICEM internal 50)
		(primitive_site SLICE_X7Y123 SLICEX internal 43)
	)
	(tile 72 16 INT_X6Y125 INT 1
		(primitive_site TIEOFF_X11Y250 TIEOFF internal 3)
	)
	(tile 72 17 CLEXL_X6Y125 CLEXL 2
		(primitive_site SLICE_X8Y123 SLICEL internal 45)
		(primitive_site SLICE_X9Y123 SLICEX internal 43)
	)
	(tile 72 18 INT_X7Y125 INT 1
		(primitive_site TIEOFF_X13Y250 TIEOFF internal 3)
	)
	(tile 72 19 CLEXM_X7Y125 CLEXM 2
		(primitive_site SLICE_X10Y123 SLICEM internal 50)
		(primitive_site SLICE_X11Y123 SLICEX internal 43)
	)
	(tile 72 20 INT_X8Y125 INT 1
		(primitive_site TIEOFF_X15Y250 TIEOFF internal 3)
	)
	(tile 72 21 INT_INTERFACE_X8Y125 INT_INTERFACE 0
	)
	(tile 72 22 NULL_X22Y136 NULL 0
	)
	(tile 72 23 INT_X9Y125 INT 1
		(primitive_site TIEOFF_X16Y250 TIEOFF internal 3)
	)
	(tile 72 24 CLEXL_X9Y125 CLEXL 2
		(primitive_site SLICE_X12Y123 SLICEL internal 45)
		(primitive_site SLICE_X13Y123 SLICEX internal 43)
	)
	(tile 72 25 INT_X10Y125 INT 1
		(primitive_site TIEOFF_X17Y250 TIEOFF internal 3)
	)
	(tile 72 26 CLEXM_X10Y125 CLEXM 2
		(primitive_site SLICE_X14Y123 SLICEM internal 50)
		(primitive_site SLICE_X15Y123 SLICEX internal 43)
	)
	(tile 72 27 INT_X11Y125 INT 1
		(primitive_site TIEOFF_X18Y250 TIEOFF internal 3)
	)
	(tile 72 28 CLEXL_X11Y125 CLEXL 2
		(primitive_site SLICE_X16Y123 SLICEL internal 45)
		(primitive_site SLICE_X17Y123 SLICEX internal 43)
	)
	(tile 72 29 INT_X12Y125 INT 1
		(primitive_site TIEOFF_X19Y250 TIEOFF internal 3)
	)
	(tile 72 30 CLEXM_X12Y125 CLEXM 2
		(primitive_site SLICE_X18Y123 SLICEM internal 50)
		(primitive_site SLICE_X19Y123 SLICEX internal 43)
	)
	(tile 72 31 INT_X13Y125 INT 1
		(primitive_site TIEOFF_X20Y250 TIEOFF internal 3)
	)
	(tile 72 32 CLEXL_X13Y125 CLEXL 2
		(primitive_site SLICE_X20Y123 SLICEL internal 45)
		(primitive_site SLICE_X21Y123 SLICEX internal 43)
	)
	(tile 72 33 INT_BRAM_X14Y125 INT_BRAM 1
		(primitive_site TIEOFF_X21Y250 TIEOFF internal 3)
	)
	(tile 72 34 INT_INTERFACE_X14Y125 INT_INTERFACE 0
	)
	(tile 72 35 NULL_X35Y136 NULL 0
	)
	(tile 72 36 INT_X15Y125 INT 1
		(primitive_site TIEOFF_X22Y250 TIEOFF internal 3)
	)
	(tile 72 37 CLEXM_X15Y125 CLEXM 2
		(primitive_site SLICE_X22Y123 SLICEM internal 50)
		(primitive_site SLICE_X23Y123 SLICEX internal 43)
	)
	(tile 72 38 INT_X16Y125 INT 1
		(primitive_site TIEOFF_X23Y250 TIEOFF internal 3)
	)
	(tile 72 39 CLEXL_X16Y125 CLEXL 2
		(primitive_site SLICE_X24Y123 SLICEL internal 45)
		(primitive_site SLICE_X25Y123 SLICEX internal 43)
	)
	(tile 72 40 INT_X17Y125 INT 1
		(primitive_site TIEOFF_X24Y250 TIEOFF internal 3)
	)
	(tile 72 41 CLEXM_X17Y125 CLEXM 2
		(primitive_site SLICE_X26Y123 SLICEM internal 50)
		(primitive_site SLICE_X27Y123 SLICEX internal 43)
	)
	(tile 72 42 INT_X18Y125 INT 1
		(primitive_site TIEOFF_X25Y250 TIEOFF internal 3)
	)
	(tile 72 43 CLEXL_X18Y125 CLEXL 2
		(primitive_site SLICE_X28Y123 SLICEL internal 45)
		(primitive_site SLICE_X29Y123 SLICEX internal 43)
	)
	(tile 72 44 INT_X19Y125 INT 1
		(primitive_site TIEOFF_X26Y250 TIEOFF internal 3)
	)
	(tile 72 45 CLEXM_X19Y125 CLEXM 2
		(primitive_site SLICE_X30Y123 SLICEM internal 50)
		(primitive_site SLICE_X31Y123 SLICEX internal 43)
	)
	(tile 72 46 INT_X20Y125 INT 1
		(primitive_site TIEOFF_X28Y250 TIEOFF internal 3)
	)
	(tile 72 47 CLEXL_X20Y125 CLEXL 2
		(primitive_site SLICE_X32Y123 SLICEL internal 45)
		(primitive_site SLICE_X33Y123 SLICEX internal 43)
	)
	(tile 72 48 NULL_X48Y136 NULL 0
	)
	(tile 72 49 REG_V_X20Y125 REG_V 0
	)
	(tile 72 50 INT_X21Y125 INT 1
		(primitive_site TIEOFF_X31Y250 TIEOFF internal 3)
	)
	(tile 72 51 CLEXM_X21Y125 CLEXM 2
		(primitive_site SLICE_X34Y123 SLICEM internal 50)
		(primitive_site SLICE_X35Y123 SLICEX internal 43)
	)
	(tile 72 52 INT_X22Y125 INT 1
		(primitive_site TIEOFF_X33Y250 TIEOFF internal 3)
	)
	(tile 72 53 CLEXL_X22Y125 CLEXL 2
		(primitive_site SLICE_X36Y123 SLICEL internal 45)
		(primitive_site SLICE_X37Y123 SLICEX internal 43)
	)
	(tile 72 54 INT_X23Y125 INT 1
		(primitive_site TIEOFF_X35Y250 TIEOFF internal 3)
	)
	(tile 72 55 CLEXM_X23Y125 CLEXM 2
		(primitive_site SLICE_X38Y123 SLICEM internal 50)
		(primitive_site SLICE_X39Y123 SLICEX internal 43)
	)
	(tile 72 56 INT_X24Y125 INT 1
		(primitive_site TIEOFF_X36Y250 TIEOFF internal 3)
	)
	(tile 72 57 CLEXL_X24Y125 CLEXL 2
		(primitive_site SLICE_X40Y123 SLICEL internal 45)
		(primitive_site SLICE_X41Y123 SLICEX internal 43)
	)
	(tile 72 58 INT_X25Y125 INT 1
		(primitive_site TIEOFF_X37Y250 TIEOFF internal 3)
	)
	(tile 72 59 CLEXM_X25Y125 CLEXM 2
		(primitive_site SLICE_X42Y123 SLICEM internal 50)
		(primitive_site SLICE_X43Y123 SLICEX internal 43)
	)
	(tile 72 60 INT_X26Y125 INT 1
		(primitive_site TIEOFF_X38Y250 TIEOFF internal 3)
	)
	(tile 72 61 CLEXL_X26Y125 CLEXL 2
		(primitive_site SLICE_X44Y123 SLICEL internal 45)
		(primitive_site SLICE_X45Y123 SLICEX internal 43)
	)
	(tile 72 62 INT_BRAM_X27Y125 INT_BRAM 1
		(primitive_site TIEOFF_X39Y250 TIEOFF internal 3)
	)
	(tile 72 63 INT_INTERFACE_X27Y125 INT_INTERFACE 0
	)
	(tile 72 64 NULL_X64Y136 NULL 0
	)
	(tile 72 65 INT_X28Y125 INT 1
		(primitive_site TIEOFF_X40Y250 TIEOFF internal 3)
	)
	(tile 72 66 CLEXL_X28Y125 CLEXL 2
		(primitive_site SLICE_X46Y123 SLICEL internal 45)
		(primitive_site SLICE_X47Y123 SLICEX internal 43)
	)
	(tile 72 67 INT_X29Y125 INT 1
		(primitive_site TIEOFF_X41Y250 TIEOFF internal 3)
	)
	(tile 72 68 CLEXM_X29Y125 CLEXM 2
		(primitive_site SLICE_X48Y123 SLICEM internal 50)
		(primitive_site SLICE_X49Y123 SLICEX internal 43)
	)
	(tile 72 69 INT_X30Y125 INT 1
		(primitive_site TIEOFF_X42Y250 TIEOFF internal 3)
	)
	(tile 72 70 CLEXL_X30Y125 CLEXL 2
		(primitive_site SLICE_X50Y123 SLICEL internal 45)
		(primitive_site SLICE_X51Y123 SLICEX internal 43)
	)
	(tile 72 71 INT_X31Y125 INT 1
		(primitive_site TIEOFF_X43Y250 TIEOFF internal 3)
	)
	(tile 72 72 CLEXM_X31Y125 CLEXM 2
		(primitive_site SLICE_X52Y123 SLICEM internal 50)
		(primitive_site SLICE_X53Y123 SLICEX internal 43)
	)
	(tile 72 73 INT_X32Y125 INT 1
		(primitive_site TIEOFF_X44Y250 TIEOFF internal 3)
	)
	(tile 72 74 CLEXL_X32Y125 CLEXL 2
		(primitive_site SLICE_X54Y123 SLICEL internal 45)
		(primitive_site SLICE_X55Y123 SLICEX internal 43)
	)
	(tile 72 75 INT_X33Y125 INT 1
		(primitive_site TIEOFF_X45Y250 TIEOFF internal 3)
	)
	(tile 72 76 INT_INTERFACE_X33Y125 INT_INTERFACE 0
	)
	(tile 72 77 NULL_X77Y136 NULL 0
	)
	(tile 72 78 INT_X34Y125 INT 1
		(primitive_site TIEOFF_X46Y250 TIEOFF internal 3)
	)
	(tile 72 79 CLEXM_X34Y125 CLEXM 2
		(primitive_site SLICE_X56Y123 SLICEM internal 50)
		(primitive_site SLICE_X57Y123 SLICEX internal 43)
	)
	(tile 72 80 INT_X35Y125 INT 1
		(primitive_site TIEOFF_X48Y250 TIEOFF internal 3)
	)
	(tile 72 81 CLEXL_X35Y125 CLEXL 2
		(primitive_site SLICE_X58Y123 SLICEL internal 45)
		(primitive_site SLICE_X59Y123 SLICEX internal 43)
	)
	(tile 72 82 INT_X36Y125 INT 1
		(primitive_site TIEOFF_X50Y250 TIEOFF internal 3)
	)
	(tile 72 83 INT_INTERFACE_X36Y125 INT_INTERFACE 0
	)
	(tile 72 84 NULL_X84Y136 NULL 0
	)
	(tile 72 85 INT_X37Y125 INT 1
		(primitive_site TIEOFF_X51Y250 TIEOFF internal 3)
	)
	(tile 72 86 CLEXM_X37Y125 CLEXM 2
		(primitive_site SLICE_X60Y123 SLICEM internal 50)
		(primitive_site SLICE_X61Y123 SLICEX internal 43)
	)
	(tile 72 87 INT_X38Y125 INT 1
		(primitive_site TIEOFF_X53Y250 TIEOFF internal 3)
	)
	(tile 72 88 CLEXL_X38Y125 CLEXL 2
		(primitive_site SLICE_X62Y123 SLICEL internal 45)
		(primitive_site SLICE_X63Y123 SLICEX internal 43)
	)
	(tile 72 89 INT_BRAM_X39Y125 INT_BRAM 1
		(primitive_site TIEOFF_X55Y250 TIEOFF internal 3)
	)
	(tile 72 90 INT_INTERFACE_X39Y125 INT_INTERFACE 0
	)
	(tile 72 91 NULL_X91Y136 NULL 0
	)
	(tile 72 92 INT_X40Y125 INT 1
		(primitive_site TIEOFF_X56Y250 TIEOFF internal 3)
	)
	(tile 72 93 CLEXM_X40Y125 CLEXM 2
		(primitive_site SLICE_X64Y123 SLICEM internal 50)
		(primitive_site SLICE_X65Y123 SLICEX internal 43)
	)
	(tile 72 94 INT_X41Y125 INT 1
		(primitive_site TIEOFF_X58Y250 TIEOFF internal 3)
	)
	(tile 72 95 CLEXL_X41Y125 CLEXL 2
		(primitive_site SLICE_X66Y123 SLICEL internal 45)
		(primitive_site SLICE_X67Y123 SLICEX internal 43)
	)
	(tile 72 96 INT_X42Y125 INT 1
		(primitive_site TIEOFF_X60Y250 TIEOFF internal 3)
	)
	(tile 72 97 INT_INTERFACE_X42Y125 INT_INTERFACE 0
	)
	(tile 72 98 MCB_CAP_INT_X42Y125 MCB_CAP_INT 0
	)
	(tile 72 99 IOI_RTERM_X99Y136 IOI_RTERM 0
	)
	(tile 72 100 EMP_RIOB_X42Y125 EMP_RIOB 0
	)
	(tile 73 0 LIOB_X0Y124 LIOB 2
		(primitive_site H4 IOBM bonded 8)
		(primitive_site H3 IOBS bonded 8)
	)
	(tile 73 1 IOI_LTERM_X1Y135 IOI_LTERM 0
	)
	(tile 73 2 LIOI_INT_X0Y124 LIOI_INT 1
		(primitive_site TIEOFF_X0Y248 TIEOFF internal 3)
	)
	(tile 73 3 LIOI_X0Y124 LIOI 7
		(primitive_site OLOGIC_X0Y114 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y114 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y114 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y115 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y115 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y115 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y248 TIEOFF internal 3)
	)
	(tile 73 4 MCB_INT_X0Y124 MCB_INT 0
	)
	(tile 73 5 INT_X1Y124 INT 1
		(primitive_site TIEOFF_X2Y248 TIEOFF internal 3)
	)
	(tile 73 6 CLEXL_X1Y124 CLEXL 2
		(primitive_site SLICE_X0Y122 SLICEL internal 45)
		(primitive_site SLICE_X1Y122 SLICEX internal 43)
	)
	(tile 73 7 INT_X2Y124 INT 1
		(primitive_site TIEOFF_X4Y248 TIEOFF internal 3)
	)
	(tile 73 8 CLEXM_X2Y124 CLEXM 2
		(primitive_site SLICE_X2Y122 SLICEM internal 50)
		(primitive_site SLICE_X3Y122 SLICEX internal 43)
	)
	(tile 73 9 INT_BRAM_X3Y124 INT_BRAM 1
		(primitive_site TIEOFF_X6Y248 TIEOFF internal 3)
	)
	(tile 73 10 INT_INTERFACE_X3Y124 INT_INTERFACE 0
	)
	(tile 73 11 BRAMSITE2_X3Y124 BRAMSITE2 3
		(primitive_site RAMB16_X0Y62 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y62 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y63 RAMB8BWER internal 110)
	)
	(tile 73 12 INT_X4Y124 INT 1
		(primitive_site TIEOFF_X7Y248 TIEOFF internal 3)
	)
	(tile 73 13 CLEXL_X4Y124 CLEXL 2
		(primitive_site SLICE_X4Y122 SLICEL internal 45)
		(primitive_site SLICE_X5Y122 SLICEX internal 43)
	)
	(tile 73 14 INT_X5Y124 INT 1
		(primitive_site TIEOFF_X9Y248 TIEOFF internal 3)
	)
	(tile 73 15 CLEXM_X5Y124 CLEXM 2
		(primitive_site SLICE_X6Y122 SLICEM internal 50)
		(primitive_site SLICE_X7Y122 SLICEX internal 43)
	)
	(tile 73 16 INT_X6Y124 INT 1
		(primitive_site TIEOFF_X11Y248 TIEOFF internal 3)
	)
	(tile 73 17 CLEXL_X6Y124 CLEXL 2
		(primitive_site SLICE_X8Y122 SLICEL internal 45)
		(primitive_site SLICE_X9Y122 SLICEX internal 43)
	)
	(tile 73 18 INT_X7Y124 INT 1
		(primitive_site TIEOFF_X13Y248 TIEOFF internal 3)
	)
	(tile 73 19 CLEXM_X7Y124 CLEXM 2
		(primitive_site SLICE_X10Y122 SLICEM internal 50)
		(primitive_site SLICE_X11Y122 SLICEX internal 43)
	)
	(tile 73 20 INT_X8Y124 INT 1
		(primitive_site TIEOFF_X15Y248 TIEOFF internal 3)
	)
	(tile 73 21 INT_INTERFACE_X8Y124 INT_INTERFACE 0
	)
	(tile 73 22 MACCSITE2_X8Y124 MACCSITE2 1
		(primitive_site DSP48_X0Y31 DSP48A1 internal 346)
	)
	(tile 73 23 INT_X9Y124 INT 1
		(primitive_site TIEOFF_X16Y248 TIEOFF internal 3)
	)
	(tile 73 24 CLEXL_X9Y124 CLEXL 2
		(primitive_site SLICE_X12Y122 SLICEL internal 45)
		(primitive_site SLICE_X13Y122 SLICEX internal 43)
	)
	(tile 73 25 INT_X10Y124 INT 1
		(primitive_site TIEOFF_X17Y248 TIEOFF internal 3)
	)
	(tile 73 26 CLEXM_X10Y124 CLEXM 2
		(primitive_site SLICE_X14Y122 SLICEM internal 50)
		(primitive_site SLICE_X15Y122 SLICEX internal 43)
	)
	(tile 73 27 INT_X11Y124 INT 1
		(primitive_site TIEOFF_X18Y248 TIEOFF internal 3)
	)
	(tile 73 28 CLEXL_X11Y124 CLEXL 2
		(primitive_site SLICE_X16Y122 SLICEL internal 45)
		(primitive_site SLICE_X17Y122 SLICEX internal 43)
	)
	(tile 73 29 INT_X12Y124 INT 1
		(primitive_site TIEOFF_X19Y248 TIEOFF internal 3)
	)
	(tile 73 30 CLEXM_X12Y124 CLEXM 2
		(primitive_site SLICE_X18Y122 SLICEM internal 50)
		(primitive_site SLICE_X19Y122 SLICEX internal 43)
	)
	(tile 73 31 INT_X13Y124 INT 1
		(primitive_site TIEOFF_X20Y248 TIEOFF internal 3)
	)
	(tile 73 32 CLEXL_X13Y124 CLEXL 2
		(primitive_site SLICE_X20Y122 SLICEL internal 45)
		(primitive_site SLICE_X21Y122 SLICEX internal 43)
	)
	(tile 73 33 INT_BRAM_X14Y124 INT_BRAM 1
		(primitive_site TIEOFF_X21Y248 TIEOFF internal 3)
	)
	(tile 73 34 INT_INTERFACE_X14Y124 INT_INTERFACE 0
	)
	(tile 73 35 BRAMSITE2_X14Y124 BRAMSITE2 3
		(primitive_site RAMB16_X1Y62 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y62 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y63 RAMB8BWER internal 110)
	)
	(tile 73 36 INT_X15Y124 INT 1
		(primitive_site TIEOFF_X22Y248 TIEOFF internal 3)
	)
	(tile 73 37 CLEXM_X15Y124 CLEXM 2
		(primitive_site SLICE_X22Y122 SLICEM internal 50)
		(primitive_site SLICE_X23Y122 SLICEX internal 43)
	)
	(tile 73 38 INT_X16Y124 INT 1
		(primitive_site TIEOFF_X23Y248 TIEOFF internal 3)
	)
	(tile 73 39 CLEXL_X16Y124 CLEXL 2
		(primitive_site SLICE_X24Y122 SLICEL internal 45)
		(primitive_site SLICE_X25Y122 SLICEX internal 43)
	)
	(tile 73 40 INT_X17Y124 INT 1
		(primitive_site TIEOFF_X24Y248 TIEOFF internal 3)
	)
	(tile 73 41 CLEXM_X17Y124 CLEXM 2
		(primitive_site SLICE_X26Y122 SLICEM internal 50)
		(primitive_site SLICE_X27Y122 SLICEX internal 43)
	)
	(tile 73 42 INT_X18Y124 INT 1
		(primitive_site TIEOFF_X25Y248 TIEOFF internal 3)
	)
	(tile 73 43 CLEXL_X18Y124 CLEXL 2
		(primitive_site SLICE_X28Y122 SLICEL internal 45)
		(primitive_site SLICE_X29Y122 SLICEX internal 43)
	)
	(tile 73 44 INT_X19Y124 INT 1
		(primitive_site TIEOFF_X26Y248 TIEOFF internal 3)
	)
	(tile 73 45 CLEXM_X19Y124 CLEXM 2
		(primitive_site SLICE_X30Y122 SLICEM internal 50)
		(primitive_site SLICE_X31Y122 SLICEX internal 43)
	)
	(tile 73 46 INT_X20Y124 INT 1
		(primitive_site TIEOFF_X28Y248 TIEOFF internal 3)
	)
	(tile 73 47 CLEXL_X20Y124 CLEXL 2
		(primitive_site SLICE_X32Y122 SLICEL internal 45)
		(primitive_site SLICE_X33Y122 SLICEX internal 43)
	)
	(tile 73 48 NULL_X48Y135 NULL 0
	)
	(tile 73 49 REG_V_X20Y124 REG_V 0
	)
	(tile 73 50 INT_X21Y124 INT 1
		(primitive_site TIEOFF_X31Y248 TIEOFF internal 3)
	)
	(tile 73 51 CLEXM_X21Y124 CLEXM 2
		(primitive_site SLICE_X34Y122 SLICEM internal 50)
		(primitive_site SLICE_X35Y122 SLICEX internal 43)
	)
	(tile 73 52 INT_X22Y124 INT 1
		(primitive_site TIEOFF_X33Y248 TIEOFF internal 3)
	)
	(tile 73 53 CLEXL_X22Y124 CLEXL 2
		(primitive_site SLICE_X36Y122 SLICEL internal 45)
		(primitive_site SLICE_X37Y122 SLICEX internal 43)
	)
	(tile 73 54 INT_X23Y124 INT 1
		(primitive_site TIEOFF_X35Y248 TIEOFF internal 3)
	)
	(tile 73 55 CLEXM_X23Y124 CLEXM 2
		(primitive_site SLICE_X38Y122 SLICEM internal 50)
		(primitive_site SLICE_X39Y122 SLICEX internal 43)
	)
	(tile 73 56 INT_X24Y124 INT 1
		(primitive_site TIEOFF_X36Y248 TIEOFF internal 3)
	)
	(tile 73 57 CLEXL_X24Y124 CLEXL 2
		(primitive_site SLICE_X40Y122 SLICEL internal 45)
		(primitive_site SLICE_X41Y122 SLICEX internal 43)
	)
	(tile 73 58 INT_X25Y124 INT 1
		(primitive_site TIEOFF_X37Y248 TIEOFF internal 3)
	)
	(tile 73 59 CLEXM_X25Y124 CLEXM 2
		(primitive_site SLICE_X42Y122 SLICEM internal 50)
		(primitive_site SLICE_X43Y122 SLICEX internal 43)
	)
	(tile 73 60 INT_X26Y124 INT 1
		(primitive_site TIEOFF_X38Y248 TIEOFF internal 3)
	)
	(tile 73 61 CLEXL_X26Y124 CLEXL 2
		(primitive_site SLICE_X44Y122 SLICEL internal 45)
		(primitive_site SLICE_X45Y122 SLICEX internal 43)
	)
	(tile 73 62 INT_BRAM_X27Y124 INT_BRAM 1
		(primitive_site TIEOFF_X39Y248 TIEOFF internal 3)
	)
	(tile 73 63 INT_INTERFACE_X27Y124 INT_INTERFACE 0
	)
	(tile 73 64 BRAMSITE2_X27Y124 BRAMSITE2 3
		(primitive_site RAMB16_X2Y62 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y62 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y63 RAMB8BWER internal 110)
	)
	(tile 73 65 INT_X28Y124 INT 1
		(primitive_site TIEOFF_X40Y248 TIEOFF internal 3)
	)
	(tile 73 66 CLEXL_X28Y124 CLEXL 2
		(primitive_site SLICE_X46Y122 SLICEL internal 45)
		(primitive_site SLICE_X47Y122 SLICEX internal 43)
	)
	(tile 73 67 INT_X29Y124 INT 1
		(primitive_site TIEOFF_X41Y248 TIEOFF internal 3)
	)
	(tile 73 68 CLEXM_X29Y124 CLEXM 2
		(primitive_site SLICE_X48Y122 SLICEM internal 50)
		(primitive_site SLICE_X49Y122 SLICEX internal 43)
	)
	(tile 73 69 INT_X30Y124 INT 1
		(primitive_site TIEOFF_X42Y248 TIEOFF internal 3)
	)
	(tile 73 70 CLEXL_X30Y124 CLEXL 2
		(primitive_site SLICE_X50Y122 SLICEL internal 45)
		(primitive_site SLICE_X51Y122 SLICEX internal 43)
	)
	(tile 73 71 INT_X31Y124 INT 1
		(primitive_site TIEOFF_X43Y248 TIEOFF internal 3)
	)
	(tile 73 72 CLEXM_X31Y124 CLEXM 2
		(primitive_site SLICE_X52Y122 SLICEM internal 50)
		(primitive_site SLICE_X53Y122 SLICEX internal 43)
	)
	(tile 73 73 INT_X32Y124 INT 1
		(primitive_site TIEOFF_X44Y248 TIEOFF internal 3)
	)
	(tile 73 74 CLEXL_X32Y124 CLEXL 2
		(primitive_site SLICE_X54Y122 SLICEL internal 45)
		(primitive_site SLICE_X55Y122 SLICEX internal 43)
	)
	(tile 73 75 INT_X33Y124 INT 1
		(primitive_site TIEOFF_X45Y248 TIEOFF internal 3)
	)
	(tile 73 76 INT_INTERFACE_X33Y124 INT_INTERFACE 0
	)
	(tile 73 77 MACCSITE2_X33Y124 MACCSITE2 1
		(primitive_site DSP48_X1Y31 DSP48A1 internal 346)
	)
	(tile 73 78 INT_X34Y124 INT 1
		(primitive_site TIEOFF_X46Y248 TIEOFF internal 3)
	)
	(tile 73 79 CLEXM_X34Y124 CLEXM 2
		(primitive_site SLICE_X56Y122 SLICEM internal 50)
		(primitive_site SLICE_X57Y122 SLICEX internal 43)
	)
	(tile 73 80 INT_X35Y124 INT 1
		(primitive_site TIEOFF_X48Y248 TIEOFF internal 3)
	)
	(tile 73 81 CLEXL_X35Y124 CLEXL 2
		(primitive_site SLICE_X58Y122 SLICEL internal 45)
		(primitive_site SLICE_X59Y122 SLICEX internal 43)
	)
	(tile 73 82 INT_X36Y124 INT 1
		(primitive_site TIEOFF_X50Y248 TIEOFF internal 3)
	)
	(tile 73 83 INT_INTERFACE_X36Y124 INT_INTERFACE 0
	)
	(tile 73 84 MACCSITE2_X36Y124 MACCSITE2 1
		(primitive_site DSP48_X2Y31 DSP48A1 internal 346)
	)
	(tile 73 85 INT_X37Y124 INT 1
		(primitive_site TIEOFF_X51Y248 TIEOFF internal 3)
	)
	(tile 73 86 CLEXM_X37Y124 CLEXM 2
		(primitive_site SLICE_X60Y122 SLICEM internal 50)
		(primitive_site SLICE_X61Y122 SLICEX internal 43)
	)
	(tile 73 87 INT_X38Y124 INT 1
		(primitive_site TIEOFF_X53Y248 TIEOFF internal 3)
	)
	(tile 73 88 CLEXL_X38Y124 CLEXL 2
		(primitive_site SLICE_X62Y122 SLICEL internal 45)
		(primitive_site SLICE_X63Y122 SLICEX internal 43)
	)
	(tile 73 89 INT_BRAM_X39Y124 INT_BRAM 1
		(primitive_site TIEOFF_X55Y248 TIEOFF internal 3)
	)
	(tile 73 90 INT_INTERFACE_X39Y124 INT_INTERFACE 0
	)
	(tile 73 91 BRAMSITE2_X39Y124 BRAMSITE2 3
		(primitive_site RAMB16_X3Y62 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y62 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y63 RAMB8BWER internal 110)
	)
	(tile 73 92 INT_X40Y124 INT 1
		(primitive_site TIEOFF_X56Y248 TIEOFF internal 3)
	)
	(tile 73 93 CLEXM_X40Y124 CLEXM 2
		(primitive_site SLICE_X64Y122 SLICEM internal 50)
		(primitive_site SLICE_X65Y122 SLICEX internal 43)
	)
	(tile 73 94 INT_X41Y124 INT 1
		(primitive_site TIEOFF_X58Y248 TIEOFF internal 3)
	)
	(tile 73 95 CLEXL_X41Y124 CLEXL 2
		(primitive_site SLICE_X66Y122 SLICEL internal 45)
		(primitive_site SLICE_X67Y122 SLICEX internal 43)
	)
	(tile 73 96 IOI_INT_X42Y124 IOI_INT 1
		(primitive_site TIEOFF_X60Y248 TIEOFF internal 3)
	)
	(tile 73 97 RIOI_X42Y124 RIOI 7
		(primitive_site OLOGIC_X17Y114 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y114 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y114 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y115 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y115 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y115 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y248 TIEOFF internal 3)
	)
	(tile 73 98 MCB_INT_X42Y124 MCB_INT 0
	)
	(tile 73 99 IOI_RTERM_X99Y135 IOI_RTERM 0
	)
	(tile 73 100 RIOB_X42Y124 RIOB 2
		(primitive_site F22 IOBS bonded 8)
		(primitive_site F21 IOBM bonded 8)
	)
	(tile 74 0 EMP_LIOB_X0Y134 EMP_LIOB 0
	)
	(tile 74 1 IOI_LTERM_X1Y134 IOI_LTERM 0
	)
	(tile 74 2 INT_X0Y123 INT 1
		(primitive_site TIEOFF_X0Y246 TIEOFF internal 3)
	)
	(tile 74 3 INT_INTERFACE_X0Y123 INT_INTERFACE 0
	)
	(tile 74 4 MCB_CAP_INT_X0Y123 MCB_CAP_INT 0
	)
	(tile 74 5 INT_X1Y123 INT 1
		(primitive_site TIEOFF_X2Y246 TIEOFF internal 3)
	)
	(tile 74 6 CLEXL_X1Y123 CLEXL 2
		(primitive_site SLICE_X0Y121 SLICEL internal 45)
		(primitive_site SLICE_X1Y121 SLICEX internal 43)
	)
	(tile 74 7 INT_X2Y123 INT 1
		(primitive_site TIEOFF_X4Y246 TIEOFF internal 3)
	)
	(tile 74 8 CLEXM_X2Y123 CLEXM 2
		(primitive_site SLICE_X2Y121 SLICEM internal 50)
		(primitive_site SLICE_X3Y121 SLICEX internal 43)
	)
	(tile 74 9 INT_BRAM_X3Y123 INT_BRAM 1
		(primitive_site TIEOFF_X6Y246 TIEOFF internal 3)
	)
	(tile 74 10 INT_INTERFACE_X3Y123 INT_INTERFACE 0
	)
	(tile 74 11 NULL_X11Y134 NULL 0
	)
	(tile 74 12 INT_X4Y123 INT 1
		(primitive_site TIEOFF_X7Y246 TIEOFF internal 3)
	)
	(tile 74 13 CLEXL_X4Y123 CLEXL 2
		(primitive_site SLICE_X4Y121 SLICEL internal 45)
		(primitive_site SLICE_X5Y121 SLICEX internal 43)
	)
	(tile 74 14 INT_X5Y123 INT 1
		(primitive_site TIEOFF_X9Y246 TIEOFF internal 3)
	)
	(tile 74 15 CLEXM_X5Y123 CLEXM 2
		(primitive_site SLICE_X6Y121 SLICEM internal 50)
		(primitive_site SLICE_X7Y121 SLICEX internal 43)
	)
	(tile 74 16 INT_X6Y123 INT 1
		(primitive_site TIEOFF_X11Y246 TIEOFF internal 3)
	)
	(tile 74 17 CLEXL_X6Y123 CLEXL 2
		(primitive_site SLICE_X8Y121 SLICEL internal 45)
		(primitive_site SLICE_X9Y121 SLICEX internal 43)
	)
	(tile 74 18 INT_X7Y123 INT 1
		(primitive_site TIEOFF_X13Y246 TIEOFF internal 3)
	)
	(tile 74 19 CLEXM_X7Y123 CLEXM 2
		(primitive_site SLICE_X10Y121 SLICEM internal 50)
		(primitive_site SLICE_X11Y121 SLICEX internal 43)
	)
	(tile 74 20 INT_X8Y123 INT 1
		(primitive_site TIEOFF_X15Y246 TIEOFF internal 3)
	)
	(tile 74 21 INT_INTERFACE_X8Y123 INT_INTERFACE 0
	)
	(tile 74 22 NULL_X22Y134 NULL 0
	)
	(tile 74 23 INT_X9Y123 INT 1
		(primitive_site TIEOFF_X16Y246 TIEOFF internal 3)
	)
	(tile 74 24 CLEXL_X9Y123 CLEXL 2
		(primitive_site SLICE_X12Y121 SLICEL internal 45)
		(primitive_site SLICE_X13Y121 SLICEX internal 43)
	)
	(tile 74 25 INT_X10Y123 INT 1
		(primitive_site TIEOFF_X17Y246 TIEOFF internal 3)
	)
	(tile 74 26 CLEXM_X10Y123 CLEXM 2
		(primitive_site SLICE_X14Y121 SLICEM internal 50)
		(primitive_site SLICE_X15Y121 SLICEX internal 43)
	)
	(tile 74 27 INT_X11Y123 INT 1
		(primitive_site TIEOFF_X18Y246 TIEOFF internal 3)
	)
	(tile 74 28 CLEXL_X11Y123 CLEXL 2
		(primitive_site SLICE_X16Y121 SLICEL internal 45)
		(primitive_site SLICE_X17Y121 SLICEX internal 43)
	)
	(tile 74 29 INT_X12Y123 INT 1
		(primitive_site TIEOFF_X19Y246 TIEOFF internal 3)
	)
	(tile 74 30 CLEXM_X12Y123 CLEXM 2
		(primitive_site SLICE_X18Y121 SLICEM internal 50)
		(primitive_site SLICE_X19Y121 SLICEX internal 43)
	)
	(tile 74 31 INT_X13Y123 INT 1
		(primitive_site TIEOFF_X20Y246 TIEOFF internal 3)
	)
	(tile 74 32 CLEXL_X13Y123 CLEXL 2
		(primitive_site SLICE_X20Y121 SLICEL internal 45)
		(primitive_site SLICE_X21Y121 SLICEX internal 43)
	)
	(tile 74 33 INT_BRAM_X14Y123 INT_BRAM 1
		(primitive_site TIEOFF_X21Y246 TIEOFF internal 3)
	)
	(tile 74 34 INT_INTERFACE_X14Y123 INT_INTERFACE 0
	)
	(tile 74 35 NULL_X35Y134 NULL 0
	)
	(tile 74 36 INT_X15Y123 INT 1
		(primitive_site TIEOFF_X22Y246 TIEOFF internal 3)
	)
	(tile 74 37 CLEXM_X15Y123 CLEXM 2
		(primitive_site SLICE_X22Y121 SLICEM internal 50)
		(primitive_site SLICE_X23Y121 SLICEX internal 43)
	)
	(tile 74 38 INT_X16Y123 INT 1
		(primitive_site TIEOFF_X23Y246 TIEOFF internal 3)
	)
	(tile 74 39 CLEXL_X16Y123 CLEXL 2
		(primitive_site SLICE_X24Y121 SLICEL internal 45)
		(primitive_site SLICE_X25Y121 SLICEX internal 43)
	)
	(tile 74 40 INT_X17Y123 INT 1
		(primitive_site TIEOFF_X24Y246 TIEOFF internal 3)
	)
	(tile 74 41 CLEXM_X17Y123 CLEXM 2
		(primitive_site SLICE_X26Y121 SLICEM internal 50)
		(primitive_site SLICE_X27Y121 SLICEX internal 43)
	)
	(tile 74 42 INT_X18Y123 INT 1
		(primitive_site TIEOFF_X25Y246 TIEOFF internal 3)
	)
	(tile 74 43 CLEXL_X18Y123 CLEXL 2
		(primitive_site SLICE_X28Y121 SLICEL internal 45)
		(primitive_site SLICE_X29Y121 SLICEX internal 43)
	)
	(tile 74 44 INT_X19Y123 INT 1
		(primitive_site TIEOFF_X26Y246 TIEOFF internal 3)
	)
	(tile 74 45 CLEXM_X19Y123 CLEXM 2
		(primitive_site SLICE_X30Y121 SLICEM internal 50)
		(primitive_site SLICE_X31Y121 SLICEX internal 43)
	)
	(tile 74 46 INT_X20Y123 INT 1
		(primitive_site TIEOFF_X28Y246 TIEOFF internal 3)
	)
	(tile 74 47 CLEXL_X20Y123 CLEXL 2
		(primitive_site SLICE_X32Y121 SLICEL internal 45)
		(primitive_site SLICE_X33Y121 SLICEX internal 43)
	)
	(tile 74 48 NULL_X48Y134 NULL 0
	)
	(tile 74 49 REG_V_X20Y123 REG_V 0
	)
	(tile 74 50 INT_X21Y123 INT 1
		(primitive_site TIEOFF_X31Y246 TIEOFF internal 3)
	)
	(tile 74 51 CLEXM_X21Y123 CLEXM 2
		(primitive_site SLICE_X34Y121 SLICEM internal 50)
		(primitive_site SLICE_X35Y121 SLICEX internal 43)
	)
	(tile 74 52 INT_X22Y123 INT 1
		(primitive_site TIEOFF_X33Y246 TIEOFF internal 3)
	)
	(tile 74 53 CLEXL_X22Y123 CLEXL 2
		(primitive_site SLICE_X36Y121 SLICEL internal 45)
		(primitive_site SLICE_X37Y121 SLICEX internal 43)
	)
	(tile 74 54 INT_X23Y123 INT 1
		(primitive_site TIEOFF_X35Y246 TIEOFF internal 3)
	)
	(tile 74 55 CLEXM_X23Y123 CLEXM 2
		(primitive_site SLICE_X38Y121 SLICEM internal 50)
		(primitive_site SLICE_X39Y121 SLICEX internal 43)
	)
	(tile 74 56 INT_X24Y123 INT 1
		(primitive_site TIEOFF_X36Y246 TIEOFF internal 3)
	)
	(tile 74 57 CLEXL_X24Y123 CLEXL 2
		(primitive_site SLICE_X40Y121 SLICEL internal 45)
		(primitive_site SLICE_X41Y121 SLICEX internal 43)
	)
	(tile 74 58 INT_X25Y123 INT 1
		(primitive_site TIEOFF_X37Y246 TIEOFF internal 3)
	)
	(tile 74 59 CLEXM_X25Y123 CLEXM 2
		(primitive_site SLICE_X42Y121 SLICEM internal 50)
		(primitive_site SLICE_X43Y121 SLICEX internal 43)
	)
	(tile 74 60 INT_X26Y123 INT 1
		(primitive_site TIEOFF_X38Y246 TIEOFF internal 3)
	)
	(tile 74 61 CLEXL_X26Y123 CLEXL 2
		(primitive_site SLICE_X44Y121 SLICEL internal 45)
		(primitive_site SLICE_X45Y121 SLICEX internal 43)
	)
	(tile 74 62 INT_BRAM_X27Y123 INT_BRAM 1
		(primitive_site TIEOFF_X39Y246 TIEOFF internal 3)
	)
	(tile 74 63 INT_INTERFACE_X27Y123 INT_INTERFACE 0
	)
	(tile 74 64 NULL_X64Y134 NULL 0
	)
	(tile 74 65 INT_X28Y123 INT 1
		(primitive_site TIEOFF_X40Y246 TIEOFF internal 3)
	)
	(tile 74 66 CLEXL_X28Y123 CLEXL 2
		(primitive_site SLICE_X46Y121 SLICEL internal 45)
		(primitive_site SLICE_X47Y121 SLICEX internal 43)
	)
	(tile 74 67 INT_X29Y123 INT 1
		(primitive_site TIEOFF_X41Y246 TIEOFF internal 3)
	)
	(tile 74 68 CLEXM_X29Y123 CLEXM 2
		(primitive_site SLICE_X48Y121 SLICEM internal 50)
		(primitive_site SLICE_X49Y121 SLICEX internal 43)
	)
	(tile 74 69 INT_X30Y123 INT 1
		(primitive_site TIEOFF_X42Y246 TIEOFF internal 3)
	)
	(tile 74 70 CLEXL_X30Y123 CLEXL 2
		(primitive_site SLICE_X50Y121 SLICEL internal 45)
		(primitive_site SLICE_X51Y121 SLICEX internal 43)
	)
	(tile 74 71 INT_X31Y123 INT 1
		(primitive_site TIEOFF_X43Y246 TIEOFF internal 3)
	)
	(tile 74 72 CLEXM_X31Y123 CLEXM 2
		(primitive_site SLICE_X52Y121 SLICEM internal 50)
		(primitive_site SLICE_X53Y121 SLICEX internal 43)
	)
	(tile 74 73 INT_X32Y123 INT 1
		(primitive_site TIEOFF_X44Y246 TIEOFF internal 3)
	)
	(tile 74 74 CLEXL_X32Y123 CLEXL 2
		(primitive_site SLICE_X54Y121 SLICEL internal 45)
		(primitive_site SLICE_X55Y121 SLICEX internal 43)
	)
	(tile 74 75 INT_X33Y123 INT 1
		(primitive_site TIEOFF_X45Y246 TIEOFF internal 3)
	)
	(tile 74 76 INT_INTERFACE_X33Y123 INT_INTERFACE 0
	)
	(tile 74 77 NULL_X77Y134 NULL 0
	)
	(tile 74 78 INT_X34Y123 INT 1
		(primitive_site TIEOFF_X46Y246 TIEOFF internal 3)
	)
	(tile 74 79 CLEXM_X34Y123 CLEXM 2
		(primitive_site SLICE_X56Y121 SLICEM internal 50)
		(primitive_site SLICE_X57Y121 SLICEX internal 43)
	)
	(tile 74 80 INT_X35Y123 INT 1
		(primitive_site TIEOFF_X48Y246 TIEOFF internal 3)
	)
	(tile 74 81 CLEXL_X35Y123 CLEXL 2
		(primitive_site SLICE_X58Y121 SLICEL internal 45)
		(primitive_site SLICE_X59Y121 SLICEX internal 43)
	)
	(tile 74 82 INT_X36Y123 INT 1
		(primitive_site TIEOFF_X50Y246 TIEOFF internal 3)
	)
	(tile 74 83 INT_INTERFACE_X36Y123 INT_INTERFACE 0
	)
	(tile 74 84 NULL_X84Y134 NULL 0
	)
	(tile 74 85 INT_X37Y123 INT 1
		(primitive_site TIEOFF_X51Y246 TIEOFF internal 3)
	)
	(tile 74 86 CLEXM_X37Y123 CLEXM 2
		(primitive_site SLICE_X60Y121 SLICEM internal 50)
		(primitive_site SLICE_X61Y121 SLICEX internal 43)
	)
	(tile 74 87 INT_X38Y123 INT 1
		(primitive_site TIEOFF_X53Y246 TIEOFF internal 3)
	)
	(tile 74 88 CLEXL_X38Y123 CLEXL 2
		(primitive_site SLICE_X62Y121 SLICEL internal 45)
		(primitive_site SLICE_X63Y121 SLICEX internal 43)
	)
	(tile 74 89 INT_BRAM_X39Y123 INT_BRAM 1
		(primitive_site TIEOFF_X55Y246 TIEOFF internal 3)
	)
	(tile 74 90 INT_INTERFACE_X39Y123 INT_INTERFACE 0
	)
	(tile 74 91 NULL_X91Y134 NULL 0
	)
	(tile 74 92 INT_X40Y123 INT 1
		(primitive_site TIEOFF_X56Y246 TIEOFF internal 3)
	)
	(tile 74 93 CLEXM_X40Y123 CLEXM 2
		(primitive_site SLICE_X64Y121 SLICEM internal 50)
		(primitive_site SLICE_X65Y121 SLICEX internal 43)
	)
	(tile 74 94 INT_X41Y123 INT 1
		(primitive_site TIEOFF_X58Y246 TIEOFF internal 3)
	)
	(tile 74 95 CLEXL_X41Y123 CLEXL 2
		(primitive_site SLICE_X66Y121 SLICEL internal 45)
		(primitive_site SLICE_X67Y121 SLICEX internal 43)
	)
	(tile 74 96 INT_X42Y123 INT 1
		(primitive_site TIEOFF_X60Y246 TIEOFF internal 3)
	)
	(tile 74 97 INT_INTERFACE_X42Y123 INT_INTERFACE 0
	)
	(tile 74 98 MCB_CAP_INT_X42Y123 MCB_CAP_INT 0
	)
	(tile 74 99 IOI_RTERM_X99Y134 IOI_RTERM 0
	)
	(tile 74 100 EMP_RIOB_X42Y123 EMP_RIOB 0
	)
	(tile 75 0 LIOB_X0Y122 LIOB 2
		(primitive_site B2 IOBM bonded 8)
		(primitive_site B1 IOBS bonded 8)
	)
	(tile 75 1 IOI_LTERM_X1Y133 IOI_LTERM 0
	)
	(tile 75 2 LIOI_INT_X0Y122 LIOI_INT 1
		(primitive_site TIEOFF_X0Y244 TIEOFF internal 3)
	)
	(tile 75 3 LIOI_X0Y122 LIOI 7
		(primitive_site OLOGIC_X0Y112 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y112 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y112 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y113 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y113 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y113 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y244 TIEOFF internal 3)
	)
	(tile 75 4 MCB_INT_X0Y122 MCB_INT 0
	)
	(tile 75 5 INT_X1Y122 INT 1
		(primitive_site TIEOFF_X2Y244 TIEOFF internal 3)
	)
	(tile 75 6 CLEXL_X1Y122 CLEXL 2
		(primitive_site SLICE_X0Y120 SLICEL internal 45)
		(primitive_site SLICE_X1Y120 SLICEX internal 43)
	)
	(tile 75 7 INT_X2Y122 INT 1
		(primitive_site TIEOFF_X4Y244 TIEOFF internal 3)
	)
	(tile 75 8 CLEXM_X2Y122 CLEXM 2
		(primitive_site SLICE_X2Y120 SLICEM internal 50)
		(primitive_site SLICE_X3Y120 SLICEX internal 43)
	)
	(tile 75 9 INT_BRAM_X3Y122 INT_BRAM 1
		(primitive_site TIEOFF_X6Y244 TIEOFF internal 3)
	)
	(tile 75 10 INT_INTERFACE_X3Y122 INT_INTERFACE 0
	)
	(tile 75 11 NULL_X11Y133 NULL 0
	)
	(tile 75 12 INT_X4Y122 INT 1
		(primitive_site TIEOFF_X7Y244 TIEOFF internal 3)
	)
	(tile 75 13 CLEXL_X4Y122 CLEXL 2
		(primitive_site SLICE_X4Y120 SLICEL internal 45)
		(primitive_site SLICE_X5Y120 SLICEX internal 43)
	)
	(tile 75 14 INT_X5Y122 INT 1
		(primitive_site TIEOFF_X9Y244 TIEOFF internal 3)
	)
	(tile 75 15 CLEXM_X5Y122 CLEXM 2
		(primitive_site SLICE_X6Y120 SLICEM internal 50)
		(primitive_site SLICE_X7Y120 SLICEX internal 43)
	)
	(tile 75 16 INT_X6Y122 INT 1
		(primitive_site TIEOFF_X11Y244 TIEOFF internal 3)
	)
	(tile 75 17 CLEXL_X6Y122 CLEXL 2
		(primitive_site SLICE_X8Y120 SLICEL internal 45)
		(primitive_site SLICE_X9Y120 SLICEX internal 43)
	)
	(tile 75 18 INT_X7Y122 INT 1
		(primitive_site TIEOFF_X13Y244 TIEOFF internal 3)
	)
	(tile 75 19 CLEXM_X7Y122 CLEXM 2
		(primitive_site SLICE_X10Y120 SLICEM internal 50)
		(primitive_site SLICE_X11Y120 SLICEX internal 43)
	)
	(tile 75 20 INT_X8Y122 INT 1
		(primitive_site TIEOFF_X15Y244 TIEOFF internal 3)
	)
	(tile 75 21 INT_INTERFACE_X8Y122 INT_INTERFACE 0
	)
	(tile 75 22 NULL_X22Y133 NULL 0
	)
	(tile 75 23 INT_X9Y122 INT 1
		(primitive_site TIEOFF_X16Y244 TIEOFF internal 3)
	)
	(tile 75 24 CLEXL_X9Y122 CLEXL 2
		(primitive_site SLICE_X12Y120 SLICEL internal 45)
		(primitive_site SLICE_X13Y120 SLICEX internal 43)
	)
	(tile 75 25 INT_X10Y122 INT 1
		(primitive_site TIEOFF_X17Y244 TIEOFF internal 3)
	)
	(tile 75 26 CLEXM_X10Y122 CLEXM 2
		(primitive_site SLICE_X14Y120 SLICEM internal 50)
		(primitive_site SLICE_X15Y120 SLICEX internal 43)
	)
	(tile 75 27 INT_X11Y122 INT 1
		(primitive_site TIEOFF_X18Y244 TIEOFF internal 3)
	)
	(tile 75 28 CLEXL_X11Y122 CLEXL 2
		(primitive_site SLICE_X16Y120 SLICEL internal 45)
		(primitive_site SLICE_X17Y120 SLICEX internal 43)
	)
	(tile 75 29 INT_X12Y122 INT 1
		(primitive_site TIEOFF_X19Y244 TIEOFF internal 3)
	)
	(tile 75 30 CLEXM_X12Y122 CLEXM 2
		(primitive_site SLICE_X18Y120 SLICEM internal 50)
		(primitive_site SLICE_X19Y120 SLICEX internal 43)
	)
	(tile 75 31 INT_X13Y122 INT 1
		(primitive_site TIEOFF_X20Y244 TIEOFF internal 3)
	)
	(tile 75 32 CLEXL_X13Y122 CLEXL 2
		(primitive_site SLICE_X20Y120 SLICEL internal 45)
		(primitive_site SLICE_X21Y120 SLICEX internal 43)
	)
	(tile 75 33 INT_BRAM_X14Y122 INT_BRAM 1
		(primitive_site TIEOFF_X21Y244 TIEOFF internal 3)
	)
	(tile 75 34 INT_INTERFACE_X14Y122 INT_INTERFACE 0
	)
	(tile 75 35 NULL_X35Y133 NULL 0
	)
	(tile 75 36 INT_X15Y122 INT 1
		(primitive_site TIEOFF_X22Y244 TIEOFF internal 3)
	)
	(tile 75 37 CLEXM_X15Y122 CLEXM 2
		(primitive_site SLICE_X22Y120 SLICEM internal 50)
		(primitive_site SLICE_X23Y120 SLICEX internal 43)
	)
	(tile 75 38 INT_X16Y122 INT 1
		(primitive_site TIEOFF_X23Y244 TIEOFF internal 3)
	)
	(tile 75 39 CLEXL_X16Y122 CLEXL 2
		(primitive_site SLICE_X24Y120 SLICEL internal 45)
		(primitive_site SLICE_X25Y120 SLICEX internal 43)
	)
	(tile 75 40 INT_X17Y122 INT 1
		(primitive_site TIEOFF_X24Y244 TIEOFF internal 3)
	)
	(tile 75 41 CLEXM_X17Y122 CLEXM 2
		(primitive_site SLICE_X26Y120 SLICEM internal 50)
		(primitive_site SLICE_X27Y120 SLICEX internal 43)
	)
	(tile 75 42 INT_X18Y122 INT 1
		(primitive_site TIEOFF_X25Y244 TIEOFF internal 3)
	)
	(tile 75 43 CLEXL_X18Y122 CLEXL 2
		(primitive_site SLICE_X28Y120 SLICEL internal 45)
		(primitive_site SLICE_X29Y120 SLICEX internal 43)
	)
	(tile 75 44 INT_X19Y122 INT 1
		(primitive_site TIEOFF_X26Y244 TIEOFF internal 3)
	)
	(tile 75 45 CLEXM_X19Y122 CLEXM 2
		(primitive_site SLICE_X30Y120 SLICEM internal 50)
		(primitive_site SLICE_X31Y120 SLICEX internal 43)
	)
	(tile 75 46 INT_X20Y122 INT 1
		(primitive_site TIEOFF_X28Y244 TIEOFF internal 3)
	)
	(tile 75 47 CLEXL_X20Y122 CLEXL 2
		(primitive_site SLICE_X32Y120 SLICEL internal 45)
		(primitive_site SLICE_X33Y120 SLICEX internal 43)
	)
	(tile 75 48 NULL_X48Y133 NULL 0
	)
	(tile 75 49 REG_V_X20Y122 REG_V 0
	)
	(tile 75 50 INT_X21Y122 INT 1
		(primitive_site TIEOFF_X31Y244 TIEOFF internal 3)
	)
	(tile 75 51 CLEXM_X21Y122 CLEXM 2
		(primitive_site SLICE_X34Y120 SLICEM internal 50)
		(primitive_site SLICE_X35Y120 SLICEX internal 43)
	)
	(tile 75 52 INT_X22Y122 INT 1
		(primitive_site TIEOFF_X33Y244 TIEOFF internal 3)
	)
	(tile 75 53 CLEXL_X22Y122 CLEXL 2
		(primitive_site SLICE_X36Y120 SLICEL internal 45)
		(primitive_site SLICE_X37Y120 SLICEX internal 43)
	)
	(tile 75 54 INT_X23Y122 INT 1
		(primitive_site TIEOFF_X35Y244 TIEOFF internal 3)
	)
	(tile 75 55 CLEXM_X23Y122 CLEXM 2
		(primitive_site SLICE_X38Y120 SLICEM internal 50)
		(primitive_site SLICE_X39Y120 SLICEX internal 43)
	)
	(tile 75 56 INT_X24Y122 INT 1
		(primitive_site TIEOFF_X36Y244 TIEOFF internal 3)
	)
	(tile 75 57 CLEXL_X24Y122 CLEXL 2
		(primitive_site SLICE_X40Y120 SLICEL internal 45)
		(primitive_site SLICE_X41Y120 SLICEX internal 43)
	)
	(tile 75 58 INT_X25Y122 INT 1
		(primitive_site TIEOFF_X37Y244 TIEOFF internal 3)
	)
	(tile 75 59 CLEXM_X25Y122 CLEXM 2
		(primitive_site SLICE_X42Y120 SLICEM internal 50)
		(primitive_site SLICE_X43Y120 SLICEX internal 43)
	)
	(tile 75 60 INT_X26Y122 INT 1
		(primitive_site TIEOFF_X38Y244 TIEOFF internal 3)
	)
	(tile 75 61 CLEXL_X26Y122 CLEXL 2
		(primitive_site SLICE_X44Y120 SLICEL internal 45)
		(primitive_site SLICE_X45Y120 SLICEX internal 43)
	)
	(tile 75 62 INT_BRAM_X27Y122 INT_BRAM 1
		(primitive_site TIEOFF_X39Y244 TIEOFF internal 3)
	)
	(tile 75 63 INT_INTERFACE_X27Y122 INT_INTERFACE 0
	)
	(tile 75 64 NULL_X64Y133 NULL 0
	)
	(tile 75 65 INT_X28Y122 INT 1
		(primitive_site TIEOFF_X40Y244 TIEOFF internal 3)
	)
	(tile 75 66 CLEXL_X28Y122 CLEXL 2
		(primitive_site SLICE_X46Y120 SLICEL internal 45)
		(primitive_site SLICE_X47Y120 SLICEX internal 43)
	)
	(tile 75 67 INT_X29Y122 INT 1
		(primitive_site TIEOFF_X41Y244 TIEOFF internal 3)
	)
	(tile 75 68 CLEXM_X29Y122 CLEXM 2
		(primitive_site SLICE_X48Y120 SLICEM internal 50)
		(primitive_site SLICE_X49Y120 SLICEX internal 43)
	)
	(tile 75 69 INT_X30Y122 INT 1
		(primitive_site TIEOFF_X42Y244 TIEOFF internal 3)
	)
	(tile 75 70 CLEXL_X30Y122 CLEXL 2
		(primitive_site SLICE_X50Y120 SLICEL internal 45)
		(primitive_site SLICE_X51Y120 SLICEX internal 43)
	)
	(tile 75 71 INT_X31Y122 INT 1
		(primitive_site TIEOFF_X43Y244 TIEOFF internal 3)
	)
	(tile 75 72 CLEXM_X31Y122 CLEXM 2
		(primitive_site SLICE_X52Y120 SLICEM internal 50)
		(primitive_site SLICE_X53Y120 SLICEX internal 43)
	)
	(tile 75 73 INT_X32Y122 INT 1
		(primitive_site TIEOFF_X44Y244 TIEOFF internal 3)
	)
	(tile 75 74 CLEXL_X32Y122 CLEXL 2
		(primitive_site SLICE_X54Y120 SLICEL internal 45)
		(primitive_site SLICE_X55Y120 SLICEX internal 43)
	)
	(tile 75 75 INT_X33Y122 INT 1
		(primitive_site TIEOFF_X45Y244 TIEOFF internal 3)
	)
	(tile 75 76 INT_INTERFACE_X33Y122 INT_INTERFACE 0
	)
	(tile 75 77 NULL_X77Y133 NULL 0
	)
	(tile 75 78 INT_X34Y122 INT 1
		(primitive_site TIEOFF_X46Y244 TIEOFF internal 3)
	)
	(tile 75 79 CLEXM_X34Y122 CLEXM 2
		(primitive_site SLICE_X56Y120 SLICEM internal 50)
		(primitive_site SLICE_X57Y120 SLICEX internal 43)
	)
	(tile 75 80 INT_X35Y122 INT 1
		(primitive_site TIEOFF_X48Y244 TIEOFF internal 3)
	)
	(tile 75 81 CLEXL_X35Y122 CLEXL 2
		(primitive_site SLICE_X58Y120 SLICEL internal 45)
		(primitive_site SLICE_X59Y120 SLICEX internal 43)
	)
	(tile 75 82 INT_X36Y122 INT 1
		(primitive_site TIEOFF_X50Y244 TIEOFF internal 3)
	)
	(tile 75 83 INT_INTERFACE_X36Y122 INT_INTERFACE 0
	)
	(tile 75 84 NULL_X84Y133 NULL 0
	)
	(tile 75 85 INT_X37Y122 INT 1
		(primitive_site TIEOFF_X51Y244 TIEOFF internal 3)
	)
	(tile 75 86 CLEXM_X37Y122 CLEXM 2
		(primitive_site SLICE_X60Y120 SLICEM internal 50)
		(primitive_site SLICE_X61Y120 SLICEX internal 43)
	)
	(tile 75 87 INT_X38Y122 INT 1
		(primitive_site TIEOFF_X53Y244 TIEOFF internal 3)
	)
	(tile 75 88 CLEXL_X38Y122 CLEXL 2
		(primitive_site SLICE_X62Y120 SLICEL internal 45)
		(primitive_site SLICE_X63Y120 SLICEX internal 43)
	)
	(tile 75 89 INT_BRAM_X39Y122 INT_BRAM 1
		(primitive_site TIEOFF_X55Y244 TIEOFF internal 3)
	)
	(tile 75 90 INT_INTERFACE_X39Y122 INT_INTERFACE 0
	)
	(tile 75 91 NULL_X91Y133 NULL 0
	)
	(tile 75 92 INT_X40Y122 INT 1
		(primitive_site TIEOFF_X56Y244 TIEOFF internal 3)
	)
	(tile 75 93 CLEXM_X40Y122 CLEXM 2
		(primitive_site SLICE_X64Y120 SLICEM internal 50)
		(primitive_site SLICE_X65Y120 SLICEX internal 43)
	)
	(tile 75 94 INT_X41Y122 INT 1
		(primitive_site TIEOFF_X58Y244 TIEOFF internal 3)
	)
	(tile 75 95 CLEXL_X41Y122 CLEXL 2
		(primitive_site SLICE_X66Y120 SLICEL internal 45)
		(primitive_site SLICE_X67Y120 SLICEX internal 43)
	)
	(tile 75 96 IOI_INT_X42Y122 IOI_INT 1
		(primitive_site TIEOFF_X60Y244 TIEOFF internal 3)
	)
	(tile 75 97 RIOI_X42Y122 RIOI 7
		(primitive_site OLOGIC_X17Y112 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y112 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y112 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y113 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y113 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y113 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y244 TIEOFF internal 3)
	)
	(tile 75 98 MCB_INT_X42Y122 MCB_INT 0
	)
	(tile 75 99 IOI_RTERM_X99Y133 IOI_RTERM 0
	)
	(tile 75 100 RIOB_X42Y122 RIOB 2
		(primitive_site H20 IOBS bonded 8)
		(primitive_site H19 IOBM bonded 8)
	)
	(tile 76 0 EMP_LIOB_X0Y132 EMP_LIOB 0
	)
	(tile 76 1 IOI_LTERM_X1Y132 IOI_LTERM 0
	)
	(tile 76 2 INT_X0Y121 INT 1
		(primitive_site TIEOFF_X0Y242 TIEOFF internal 3)
	)
	(tile 76 3 INT_INTERFACE_X0Y121 INT_INTERFACE 0
	)
	(tile 76 4 MCB_CAP_INT_X0Y121 MCB_CAP_INT 0
	)
	(tile 76 5 INT_X1Y121 INT 1
		(primitive_site TIEOFF_X2Y242 TIEOFF internal 3)
	)
	(tile 76 6 CLEXL_X1Y121 CLEXL 2
		(primitive_site SLICE_X0Y119 SLICEL internal 45)
		(primitive_site SLICE_X1Y119 SLICEX internal 43)
	)
	(tile 76 7 INT_X2Y121 INT 1
		(primitive_site TIEOFF_X4Y242 TIEOFF internal 3)
	)
	(tile 76 8 CLEXM_X2Y121 CLEXM 2
		(primitive_site SLICE_X2Y119 SLICEM internal 50)
		(primitive_site SLICE_X3Y119 SLICEX internal 43)
	)
	(tile 76 9 INT_BRAM_X3Y121 INT_BRAM 1
		(primitive_site TIEOFF_X6Y242 TIEOFF internal 3)
	)
	(tile 76 10 INT_INTERFACE_X3Y121 INT_INTERFACE 0
	)
	(tile 76 11 NULL_X11Y132 NULL 0
	)
	(tile 76 12 INT_X4Y121 INT 1
		(primitive_site TIEOFF_X7Y242 TIEOFF internal 3)
	)
	(tile 76 13 CLEXL_X4Y121 CLEXL 2
		(primitive_site SLICE_X4Y119 SLICEL internal 45)
		(primitive_site SLICE_X5Y119 SLICEX internal 43)
	)
	(tile 76 14 INT_X5Y121 INT 1
		(primitive_site TIEOFF_X9Y242 TIEOFF internal 3)
	)
	(tile 76 15 CLEXM_X5Y121 CLEXM 2
		(primitive_site SLICE_X6Y119 SLICEM internal 50)
		(primitive_site SLICE_X7Y119 SLICEX internal 43)
	)
	(tile 76 16 INT_X6Y121 INT 1
		(primitive_site TIEOFF_X11Y242 TIEOFF internal 3)
	)
	(tile 76 17 CLEXL_X6Y121 CLEXL 2
		(primitive_site SLICE_X8Y119 SLICEL internal 45)
		(primitive_site SLICE_X9Y119 SLICEX internal 43)
	)
	(tile 76 18 INT_X7Y121 INT 1
		(primitive_site TIEOFF_X13Y242 TIEOFF internal 3)
	)
	(tile 76 19 CLEXM_X7Y121 CLEXM 2
		(primitive_site SLICE_X10Y119 SLICEM internal 50)
		(primitive_site SLICE_X11Y119 SLICEX internal 43)
	)
	(tile 76 20 INT_X8Y121 INT 1
		(primitive_site TIEOFF_X15Y242 TIEOFF internal 3)
	)
	(tile 76 21 INT_INTERFACE_X8Y121 INT_INTERFACE 0
	)
	(tile 76 22 NULL_X22Y132 NULL 0
	)
	(tile 76 23 INT_X9Y121 INT 1
		(primitive_site TIEOFF_X16Y242 TIEOFF internal 3)
	)
	(tile 76 24 CLEXL_X9Y121 CLEXL 2
		(primitive_site SLICE_X12Y119 SLICEL internal 45)
		(primitive_site SLICE_X13Y119 SLICEX internal 43)
	)
	(tile 76 25 INT_X10Y121 INT 1
		(primitive_site TIEOFF_X17Y242 TIEOFF internal 3)
	)
	(tile 76 26 CLEXM_X10Y121 CLEXM 2
		(primitive_site SLICE_X14Y119 SLICEM internal 50)
		(primitive_site SLICE_X15Y119 SLICEX internal 43)
	)
	(tile 76 27 INT_X11Y121 INT 1
		(primitive_site TIEOFF_X18Y242 TIEOFF internal 3)
	)
	(tile 76 28 CLEXL_X11Y121 CLEXL 2
		(primitive_site SLICE_X16Y119 SLICEL internal 45)
		(primitive_site SLICE_X17Y119 SLICEX internal 43)
	)
	(tile 76 29 INT_X12Y121 INT 1
		(primitive_site TIEOFF_X19Y242 TIEOFF internal 3)
	)
	(tile 76 30 CLEXM_X12Y121 CLEXM 2
		(primitive_site SLICE_X18Y119 SLICEM internal 50)
		(primitive_site SLICE_X19Y119 SLICEX internal 43)
	)
	(tile 76 31 INT_X13Y121 INT 1
		(primitive_site TIEOFF_X20Y242 TIEOFF internal 3)
	)
	(tile 76 32 CLEXL_X13Y121 CLEXL 2
		(primitive_site SLICE_X20Y119 SLICEL internal 45)
		(primitive_site SLICE_X21Y119 SLICEX internal 43)
	)
	(tile 76 33 INT_BRAM_X14Y121 INT_BRAM 1
		(primitive_site TIEOFF_X21Y242 TIEOFF internal 3)
	)
	(tile 76 34 INT_INTERFACE_X14Y121 INT_INTERFACE 0
	)
	(tile 76 35 NULL_X35Y132 NULL 0
	)
	(tile 76 36 INT_X15Y121 INT 1
		(primitive_site TIEOFF_X22Y242 TIEOFF internal 3)
	)
	(tile 76 37 CLEXM_X15Y121 CLEXM 2
		(primitive_site SLICE_X22Y119 SLICEM internal 50)
		(primitive_site SLICE_X23Y119 SLICEX internal 43)
	)
	(tile 76 38 INT_X16Y121 INT 1
		(primitive_site TIEOFF_X23Y242 TIEOFF internal 3)
	)
	(tile 76 39 CLEXL_X16Y121 CLEXL 2
		(primitive_site SLICE_X24Y119 SLICEL internal 45)
		(primitive_site SLICE_X25Y119 SLICEX internal 43)
	)
	(tile 76 40 INT_X17Y121 INT 1
		(primitive_site TIEOFF_X24Y242 TIEOFF internal 3)
	)
	(tile 76 41 CLEXM_X17Y121 CLEXM 2
		(primitive_site SLICE_X26Y119 SLICEM internal 50)
		(primitive_site SLICE_X27Y119 SLICEX internal 43)
	)
	(tile 76 42 INT_X18Y121 INT 1
		(primitive_site TIEOFF_X25Y242 TIEOFF internal 3)
	)
	(tile 76 43 CLEXL_X18Y121 CLEXL 2
		(primitive_site SLICE_X28Y119 SLICEL internal 45)
		(primitive_site SLICE_X29Y119 SLICEX internal 43)
	)
	(tile 76 44 INT_X19Y121 INT 1
		(primitive_site TIEOFF_X26Y242 TIEOFF internal 3)
	)
	(tile 76 45 CLEXM_X19Y121 CLEXM 2
		(primitive_site SLICE_X30Y119 SLICEM internal 50)
		(primitive_site SLICE_X31Y119 SLICEX internal 43)
	)
	(tile 76 46 INT_X20Y121 INT 1
		(primitive_site TIEOFF_X28Y242 TIEOFF internal 3)
	)
	(tile 76 47 CLEXL_X20Y121 CLEXL 2
		(primitive_site SLICE_X32Y119 SLICEL internal 45)
		(primitive_site SLICE_X33Y119 SLICEX internal 43)
	)
	(tile 76 48 NULL_X48Y132 NULL 0
	)
	(tile 76 49 REG_V_X20Y121 REG_V 0
	)
	(tile 76 50 INT_X21Y121 INT 1
		(primitive_site TIEOFF_X31Y242 TIEOFF internal 3)
	)
	(tile 76 51 CLEXM_X21Y121 CLEXM 2
		(primitive_site SLICE_X34Y119 SLICEM internal 50)
		(primitive_site SLICE_X35Y119 SLICEX internal 43)
	)
	(tile 76 52 INT_X22Y121 INT 1
		(primitive_site TIEOFF_X33Y242 TIEOFF internal 3)
	)
	(tile 76 53 CLEXL_X22Y121 CLEXL 2
		(primitive_site SLICE_X36Y119 SLICEL internal 45)
		(primitive_site SLICE_X37Y119 SLICEX internal 43)
	)
	(tile 76 54 INT_X23Y121 INT 1
		(primitive_site TIEOFF_X35Y242 TIEOFF internal 3)
	)
	(tile 76 55 CLEXM_X23Y121 CLEXM 2
		(primitive_site SLICE_X38Y119 SLICEM internal 50)
		(primitive_site SLICE_X39Y119 SLICEX internal 43)
	)
	(tile 76 56 INT_X24Y121 INT 1
		(primitive_site TIEOFF_X36Y242 TIEOFF internal 3)
	)
	(tile 76 57 CLEXL_X24Y121 CLEXL 2
		(primitive_site SLICE_X40Y119 SLICEL internal 45)
		(primitive_site SLICE_X41Y119 SLICEX internal 43)
	)
	(tile 76 58 INT_X25Y121 INT 1
		(primitive_site TIEOFF_X37Y242 TIEOFF internal 3)
	)
	(tile 76 59 CLEXM_X25Y121 CLEXM 2
		(primitive_site SLICE_X42Y119 SLICEM internal 50)
		(primitive_site SLICE_X43Y119 SLICEX internal 43)
	)
	(tile 76 60 INT_X26Y121 INT 1
		(primitive_site TIEOFF_X38Y242 TIEOFF internal 3)
	)
	(tile 76 61 CLEXL_X26Y121 CLEXL 2
		(primitive_site SLICE_X44Y119 SLICEL internal 45)
		(primitive_site SLICE_X45Y119 SLICEX internal 43)
	)
	(tile 76 62 INT_BRAM_X27Y121 INT_BRAM 1
		(primitive_site TIEOFF_X39Y242 TIEOFF internal 3)
	)
	(tile 76 63 INT_INTERFACE_X27Y121 INT_INTERFACE 0
	)
	(tile 76 64 NULL_X64Y132 NULL 0
	)
	(tile 76 65 INT_X28Y121 INT 1
		(primitive_site TIEOFF_X40Y242 TIEOFF internal 3)
	)
	(tile 76 66 CLEXL_X28Y121 CLEXL 2
		(primitive_site SLICE_X46Y119 SLICEL internal 45)
		(primitive_site SLICE_X47Y119 SLICEX internal 43)
	)
	(tile 76 67 INT_X29Y121 INT 1
		(primitive_site TIEOFF_X41Y242 TIEOFF internal 3)
	)
	(tile 76 68 CLEXM_X29Y121 CLEXM 2
		(primitive_site SLICE_X48Y119 SLICEM internal 50)
		(primitive_site SLICE_X49Y119 SLICEX internal 43)
	)
	(tile 76 69 INT_X30Y121 INT 1
		(primitive_site TIEOFF_X42Y242 TIEOFF internal 3)
	)
	(tile 76 70 CLEXL_X30Y121 CLEXL 2
		(primitive_site SLICE_X50Y119 SLICEL internal 45)
		(primitive_site SLICE_X51Y119 SLICEX internal 43)
	)
	(tile 76 71 INT_X31Y121 INT 1
		(primitive_site TIEOFF_X43Y242 TIEOFF internal 3)
	)
	(tile 76 72 CLEXM_X31Y121 CLEXM 2
		(primitive_site SLICE_X52Y119 SLICEM internal 50)
		(primitive_site SLICE_X53Y119 SLICEX internal 43)
	)
	(tile 76 73 INT_X32Y121 INT 1
		(primitive_site TIEOFF_X44Y242 TIEOFF internal 3)
	)
	(tile 76 74 CLEXL_X32Y121 CLEXL 2
		(primitive_site SLICE_X54Y119 SLICEL internal 45)
		(primitive_site SLICE_X55Y119 SLICEX internal 43)
	)
	(tile 76 75 INT_X33Y121 INT 1
		(primitive_site TIEOFF_X45Y242 TIEOFF internal 3)
	)
	(tile 76 76 INT_INTERFACE_X33Y121 INT_INTERFACE 0
	)
	(tile 76 77 NULL_X77Y132 NULL 0
	)
	(tile 76 78 INT_X34Y121 INT 1
		(primitive_site TIEOFF_X46Y242 TIEOFF internal 3)
	)
	(tile 76 79 CLEXM_X34Y121 CLEXM 2
		(primitive_site SLICE_X56Y119 SLICEM internal 50)
		(primitive_site SLICE_X57Y119 SLICEX internal 43)
	)
	(tile 76 80 INT_X35Y121 INT 1
		(primitive_site TIEOFF_X48Y242 TIEOFF internal 3)
	)
	(tile 76 81 CLEXL_X35Y121 CLEXL 2
		(primitive_site SLICE_X58Y119 SLICEL internal 45)
		(primitive_site SLICE_X59Y119 SLICEX internal 43)
	)
	(tile 76 82 INT_X36Y121 INT 1
		(primitive_site TIEOFF_X50Y242 TIEOFF internal 3)
	)
	(tile 76 83 INT_INTERFACE_X36Y121 INT_INTERFACE 0
	)
	(tile 76 84 NULL_X84Y132 NULL 0
	)
	(tile 76 85 INT_X37Y121 INT 1
		(primitive_site TIEOFF_X51Y242 TIEOFF internal 3)
	)
	(tile 76 86 CLEXM_X37Y121 CLEXM 2
		(primitive_site SLICE_X60Y119 SLICEM internal 50)
		(primitive_site SLICE_X61Y119 SLICEX internal 43)
	)
	(tile 76 87 INT_X38Y121 INT 1
		(primitive_site TIEOFF_X53Y242 TIEOFF internal 3)
	)
	(tile 76 88 CLEXL_X38Y121 CLEXL 2
		(primitive_site SLICE_X62Y119 SLICEL internal 45)
		(primitive_site SLICE_X63Y119 SLICEX internal 43)
	)
	(tile 76 89 INT_BRAM_X39Y121 INT_BRAM 1
		(primitive_site TIEOFF_X55Y242 TIEOFF internal 3)
	)
	(tile 76 90 INT_INTERFACE_X39Y121 INT_INTERFACE 0
	)
	(tile 76 91 NULL_X91Y132 NULL 0
	)
	(tile 76 92 INT_X40Y121 INT 1
		(primitive_site TIEOFF_X56Y242 TIEOFF internal 3)
	)
	(tile 76 93 CLEXM_X40Y121 CLEXM 2
		(primitive_site SLICE_X64Y119 SLICEM internal 50)
		(primitive_site SLICE_X65Y119 SLICEX internal 43)
	)
	(tile 76 94 INT_X41Y121 INT 1
		(primitive_site TIEOFF_X58Y242 TIEOFF internal 3)
	)
	(tile 76 95 CLEXL_X41Y121 CLEXL 2
		(primitive_site SLICE_X66Y119 SLICEL internal 45)
		(primitive_site SLICE_X67Y119 SLICEX internal 43)
	)
	(tile 76 96 INT_X42Y121 INT 1
		(primitive_site TIEOFF_X60Y242 TIEOFF internal 3)
	)
	(tile 76 97 INT_INTERFACE_X42Y121 INT_INTERFACE 0
	)
	(tile 76 98 MCB_CAP_INT_X42Y121 MCB_CAP_INT 0
	)
	(tile 76 99 IOI_RTERM_X99Y132 IOI_RTERM 0
	)
	(tile 76 100 EMP_RIOB_X42Y121 EMP_RIOB 0
	)
	(tile 77 0 LIOB_X0Y120 LIOB 2
		(primitive_site J6 IOBM bonded 8)
		(primitive_site J4 IOBS bonded 8)
	)
	(tile 77 1 IOI_LTERM_X1Y131 IOI_LTERM 0
	)
	(tile 77 2 LIOI_INT_X0Y120 LIOI_INT 1
		(primitive_site TIEOFF_X0Y240 TIEOFF internal 3)
	)
	(tile 77 3 LIOI_X0Y120 LIOI 7
		(primitive_site OLOGIC_X0Y110 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y110 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y110 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y111 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y111 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y111 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y240 TIEOFF internal 3)
	)
	(tile 77 4 MCB_INT_X0Y120 MCB_INT 0
	)
	(tile 77 5 INT_X1Y120 INT 1
		(primitive_site TIEOFF_X2Y240 TIEOFF internal 3)
	)
	(tile 77 6 CLEXL_X1Y120 CLEXL 2
		(primitive_site SLICE_X0Y118 SLICEL internal 45)
		(primitive_site SLICE_X1Y118 SLICEX internal 43)
	)
	(tile 77 7 INT_X2Y120 INT 1
		(primitive_site TIEOFF_X4Y240 TIEOFF internal 3)
	)
	(tile 77 8 CLEXM_X2Y120 CLEXM 2
		(primitive_site SLICE_X2Y118 SLICEM internal 50)
		(primitive_site SLICE_X3Y118 SLICEX internal 43)
	)
	(tile 77 9 INT_BRAM_X3Y120 INT_BRAM 1
		(primitive_site TIEOFF_X6Y240 TIEOFF internal 3)
	)
	(tile 77 10 INT_INTERFACE_X3Y120 INT_INTERFACE 0
	)
	(tile 77 11 BRAMSITE2_X3Y120 BRAMSITE2 3
		(primitive_site RAMB16_X0Y60 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y60 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y61 RAMB8BWER internal 110)
	)
	(tile 77 12 INT_X4Y120 INT 1
		(primitive_site TIEOFF_X7Y240 TIEOFF internal 3)
	)
	(tile 77 13 CLEXL_X4Y120 CLEXL 2
		(primitive_site SLICE_X4Y118 SLICEL internal 45)
		(primitive_site SLICE_X5Y118 SLICEX internal 43)
	)
	(tile 77 14 INT_X5Y120 INT 1
		(primitive_site TIEOFF_X9Y240 TIEOFF internal 3)
	)
	(tile 77 15 CLEXM_X5Y120 CLEXM 2
		(primitive_site SLICE_X6Y118 SLICEM internal 50)
		(primitive_site SLICE_X7Y118 SLICEX internal 43)
	)
	(tile 77 16 INT_X6Y120 INT 1
		(primitive_site TIEOFF_X11Y240 TIEOFF internal 3)
	)
	(tile 77 17 CLEXL_X6Y120 CLEXL 2
		(primitive_site SLICE_X8Y118 SLICEL internal 45)
		(primitive_site SLICE_X9Y118 SLICEX internal 43)
	)
	(tile 77 18 INT_X7Y120 INT 1
		(primitive_site TIEOFF_X13Y240 TIEOFF internal 3)
	)
	(tile 77 19 CLEXM_X7Y120 CLEXM 2
		(primitive_site SLICE_X10Y118 SLICEM internal 50)
		(primitive_site SLICE_X11Y118 SLICEX internal 43)
	)
	(tile 77 20 INT_X8Y120 INT 1
		(primitive_site TIEOFF_X15Y240 TIEOFF internal 3)
	)
	(tile 77 21 INT_INTERFACE_X8Y120 INT_INTERFACE 0
	)
	(tile 77 22 MACCSITE2_X8Y120 MACCSITE2 1
		(primitive_site DSP48_X0Y30 DSP48A1 internal 346)
	)
	(tile 77 23 INT_X9Y120 INT 1
		(primitive_site TIEOFF_X16Y240 TIEOFF internal 3)
	)
	(tile 77 24 CLEXL_X9Y120 CLEXL 2
		(primitive_site SLICE_X12Y118 SLICEL internal 45)
		(primitive_site SLICE_X13Y118 SLICEX internal 43)
	)
	(tile 77 25 INT_X10Y120 INT 1
		(primitive_site TIEOFF_X17Y240 TIEOFF internal 3)
	)
	(tile 77 26 CLEXM_X10Y120 CLEXM 2
		(primitive_site SLICE_X14Y118 SLICEM internal 50)
		(primitive_site SLICE_X15Y118 SLICEX internal 43)
	)
	(tile 77 27 INT_X11Y120 INT 1
		(primitive_site TIEOFF_X18Y240 TIEOFF internal 3)
	)
	(tile 77 28 CLEXL_X11Y120 CLEXL 2
		(primitive_site SLICE_X16Y118 SLICEL internal 45)
		(primitive_site SLICE_X17Y118 SLICEX internal 43)
	)
	(tile 77 29 INT_X12Y120 INT 1
		(primitive_site TIEOFF_X19Y240 TIEOFF internal 3)
	)
	(tile 77 30 CLEXM_X12Y120 CLEXM 2
		(primitive_site SLICE_X18Y118 SLICEM internal 50)
		(primitive_site SLICE_X19Y118 SLICEX internal 43)
	)
	(tile 77 31 INT_X13Y120 INT 1
		(primitive_site TIEOFF_X20Y240 TIEOFF internal 3)
	)
	(tile 77 32 CLEXL_X13Y120 CLEXL 2
		(primitive_site SLICE_X20Y118 SLICEL internal 45)
		(primitive_site SLICE_X21Y118 SLICEX internal 43)
	)
	(tile 77 33 INT_BRAM_X14Y120 INT_BRAM 1
		(primitive_site TIEOFF_X21Y240 TIEOFF internal 3)
	)
	(tile 77 34 INT_INTERFACE_X14Y120 INT_INTERFACE 0
	)
	(tile 77 35 BRAMSITE2_X14Y120 BRAMSITE2 3
		(primitive_site RAMB16_X1Y60 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y60 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y61 RAMB8BWER internal 110)
	)
	(tile 77 36 INT_X15Y120 INT 1
		(primitive_site TIEOFF_X22Y240 TIEOFF internal 3)
	)
	(tile 77 37 CLEXM_X15Y120 CLEXM 2
		(primitive_site SLICE_X22Y118 SLICEM internal 50)
		(primitive_site SLICE_X23Y118 SLICEX internal 43)
	)
	(tile 77 38 INT_X16Y120 INT 1
		(primitive_site TIEOFF_X23Y240 TIEOFF internal 3)
	)
	(tile 77 39 CLEXL_X16Y120 CLEXL 2
		(primitive_site SLICE_X24Y118 SLICEL internal 45)
		(primitive_site SLICE_X25Y118 SLICEX internal 43)
	)
	(tile 77 40 INT_X17Y120 INT 1
		(primitive_site TIEOFF_X24Y240 TIEOFF internal 3)
	)
	(tile 77 41 CLEXM_X17Y120 CLEXM 2
		(primitive_site SLICE_X26Y118 SLICEM internal 50)
		(primitive_site SLICE_X27Y118 SLICEX internal 43)
	)
	(tile 77 42 INT_X18Y120 INT 1
		(primitive_site TIEOFF_X25Y240 TIEOFF internal 3)
	)
	(tile 77 43 CLEXL_X18Y120 CLEXL 2
		(primitive_site SLICE_X28Y118 SLICEL internal 45)
		(primitive_site SLICE_X29Y118 SLICEX internal 43)
	)
	(tile 77 44 INT_X19Y120 INT 1
		(primitive_site TIEOFF_X26Y240 TIEOFF internal 3)
	)
	(tile 77 45 CLEXM_X19Y120 CLEXM 2
		(primitive_site SLICE_X30Y118 SLICEM internal 50)
		(primitive_site SLICE_X31Y118 SLICEX internal 43)
	)
	(tile 77 46 IOI_INT_X20Y120 IOI_INT 1
		(primitive_site TIEOFF_X28Y240 TIEOFF internal 3)
	)
	(tile 77 47 INT_INTERFACE_IOI_X20Y120 INT_INTERFACE_IOI 0
	)
	(tile 77 48 CMT_PLL2_TOP_X20Y120 CMT_PLL2_TOP 2
		(primitive_site TIEOFF_X30Y241 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y3 PLL_ADV internal 99)
	)
	(tile 77 49 REG_V_X20Y120 REG_V 0
	)
	(tile 77 50 INT_X21Y120 INT 1
		(primitive_site TIEOFF_X31Y240 TIEOFF internal 3)
	)
	(tile 77 51 CLEXM_X21Y120 CLEXM 2
		(primitive_site SLICE_X34Y118 SLICEM internal 50)
		(primitive_site SLICE_X35Y118 SLICEX internal 43)
	)
	(tile 77 52 INT_X22Y120 INT 1
		(primitive_site TIEOFF_X33Y240 TIEOFF internal 3)
	)
	(tile 77 53 CLEXL_X22Y120 CLEXL 2
		(primitive_site SLICE_X36Y118 SLICEL internal 45)
		(primitive_site SLICE_X37Y118 SLICEX internal 43)
	)
	(tile 77 54 INT_X23Y120 INT 1
		(primitive_site TIEOFF_X35Y240 TIEOFF internal 3)
	)
	(tile 77 55 CLEXM_X23Y120 CLEXM 2
		(primitive_site SLICE_X38Y118 SLICEM internal 50)
		(primitive_site SLICE_X39Y118 SLICEX internal 43)
	)
	(tile 77 56 INT_X24Y120 INT 1
		(primitive_site TIEOFF_X36Y240 TIEOFF internal 3)
	)
	(tile 77 57 CLEXL_X24Y120 CLEXL 2
		(primitive_site SLICE_X40Y118 SLICEL internal 45)
		(primitive_site SLICE_X41Y118 SLICEX internal 43)
	)
	(tile 77 58 INT_X25Y120 INT 1
		(primitive_site TIEOFF_X37Y240 TIEOFF internal 3)
	)
	(tile 77 59 CLEXM_X25Y120 CLEXM 2
		(primitive_site SLICE_X42Y118 SLICEM internal 50)
		(primitive_site SLICE_X43Y118 SLICEX internal 43)
	)
	(tile 77 60 INT_X26Y120 INT 1
		(primitive_site TIEOFF_X38Y240 TIEOFF internal 3)
	)
	(tile 77 61 CLEXL_X26Y120 CLEXL 2
		(primitive_site SLICE_X44Y118 SLICEL internal 45)
		(primitive_site SLICE_X45Y118 SLICEX internal 43)
	)
	(tile 77 62 INT_BRAM_X27Y120 INT_BRAM 1
		(primitive_site TIEOFF_X39Y240 TIEOFF internal 3)
	)
	(tile 77 63 INT_INTERFACE_X27Y120 INT_INTERFACE 0
	)
	(tile 77 64 BRAMSITE2_X27Y120 BRAMSITE2 3
		(primitive_site RAMB16_X2Y60 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y60 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y61 RAMB8BWER internal 110)
	)
	(tile 77 65 INT_X28Y120 INT 1
		(primitive_site TIEOFF_X40Y240 TIEOFF internal 3)
	)
	(tile 77 66 CLEXL_X28Y120 CLEXL 2
		(primitive_site SLICE_X46Y118 SLICEL internal 45)
		(primitive_site SLICE_X47Y118 SLICEX internal 43)
	)
	(tile 77 67 INT_X29Y120 INT 1
		(primitive_site TIEOFF_X41Y240 TIEOFF internal 3)
	)
	(tile 77 68 CLEXM_X29Y120 CLEXM 2
		(primitive_site SLICE_X48Y118 SLICEM internal 50)
		(primitive_site SLICE_X49Y118 SLICEX internal 43)
	)
	(tile 77 69 INT_X30Y120 INT 1
		(primitive_site TIEOFF_X42Y240 TIEOFF internal 3)
	)
	(tile 77 70 CLEXL_X30Y120 CLEXL 2
		(primitive_site SLICE_X50Y118 SLICEL internal 45)
		(primitive_site SLICE_X51Y118 SLICEX internal 43)
	)
	(tile 77 71 INT_X31Y120 INT 1
		(primitive_site TIEOFF_X43Y240 TIEOFF internal 3)
	)
	(tile 77 72 CLEXM_X31Y120 CLEXM 2
		(primitive_site SLICE_X52Y118 SLICEM internal 50)
		(primitive_site SLICE_X53Y118 SLICEX internal 43)
	)
	(tile 77 73 INT_X32Y120 INT 1
		(primitive_site TIEOFF_X44Y240 TIEOFF internal 3)
	)
	(tile 77 74 CLEXL_X32Y120 CLEXL 2
		(primitive_site SLICE_X54Y118 SLICEL internal 45)
		(primitive_site SLICE_X55Y118 SLICEX internal 43)
	)
	(tile 77 75 INT_X33Y120 INT 1
		(primitive_site TIEOFF_X45Y240 TIEOFF internal 3)
	)
	(tile 77 76 INT_INTERFACE_X33Y120 INT_INTERFACE 0
	)
	(tile 77 77 MACCSITE2_X33Y120 MACCSITE2 1
		(primitive_site DSP48_X1Y30 DSP48A1 internal 346)
	)
	(tile 77 78 INT_X34Y120 INT 1
		(primitive_site TIEOFF_X46Y240 TIEOFF internal 3)
	)
	(tile 77 79 CLEXM_X34Y120 CLEXM 2
		(primitive_site SLICE_X56Y118 SLICEM internal 50)
		(primitive_site SLICE_X57Y118 SLICEX internal 43)
	)
	(tile 77 80 INT_X35Y120 INT 1
		(primitive_site TIEOFF_X48Y240 TIEOFF internal 3)
	)
	(tile 77 81 CLEXL_X35Y120 CLEXL 2
		(primitive_site SLICE_X58Y118 SLICEL internal 45)
		(primitive_site SLICE_X59Y118 SLICEX internal 43)
	)
	(tile 77 82 INT_X36Y120 INT 1
		(primitive_site TIEOFF_X50Y240 TIEOFF internal 3)
	)
	(tile 77 83 INT_INTERFACE_X36Y120 INT_INTERFACE 0
	)
	(tile 77 84 MACCSITE2_X36Y120 MACCSITE2 1
		(primitive_site DSP48_X2Y30 DSP48A1 internal 346)
	)
	(tile 77 85 INT_X37Y120 INT 1
		(primitive_site TIEOFF_X51Y240 TIEOFF internal 3)
	)
	(tile 77 86 CLEXM_X37Y120 CLEXM 2
		(primitive_site SLICE_X60Y118 SLICEM internal 50)
		(primitive_site SLICE_X61Y118 SLICEX internal 43)
	)
	(tile 77 87 INT_X38Y120 INT 1
		(primitive_site TIEOFF_X53Y240 TIEOFF internal 3)
	)
	(tile 77 88 CLEXL_X38Y120 CLEXL 2
		(primitive_site SLICE_X62Y118 SLICEL internal 45)
		(primitive_site SLICE_X63Y118 SLICEX internal 43)
	)
	(tile 77 89 INT_BRAM_X39Y120 INT_BRAM 1
		(primitive_site TIEOFF_X55Y240 TIEOFF internal 3)
	)
	(tile 77 90 INT_INTERFACE_X39Y120 INT_INTERFACE 0
	)
	(tile 77 91 BRAMSITE2_X39Y120 BRAMSITE2 3
		(primitive_site RAMB16_X3Y60 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y60 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y61 RAMB8BWER internal 110)
	)
	(tile 77 92 INT_X40Y120 INT 1
		(primitive_site TIEOFF_X56Y240 TIEOFF internal 3)
	)
	(tile 77 93 CLEXM_X40Y120 CLEXM 2
		(primitive_site SLICE_X64Y118 SLICEM internal 50)
		(primitive_site SLICE_X65Y118 SLICEX internal 43)
	)
	(tile 77 94 INT_X41Y120 INT 1
		(primitive_site TIEOFF_X58Y240 TIEOFF internal 3)
	)
	(tile 77 95 CLEXL_X41Y120 CLEXL 2
		(primitive_site SLICE_X66Y118 SLICEL internal 45)
		(primitive_site SLICE_X67Y118 SLICEX internal 43)
	)
	(tile 77 96 IOI_INT_X42Y120 IOI_INT 1
		(primitive_site TIEOFF_X60Y240 TIEOFF internal 3)
	)
	(tile 77 97 RIOI_X42Y120 RIOI 7
		(primitive_site OLOGIC_X17Y110 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y110 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y110 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y111 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y111 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y111 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y240 TIEOFF internal 3)
	)
	(tile 77 98 MCB_INT_X42Y120 MCB_INT 0
	)
	(tile 77 99 IOI_RTERM_X99Y131 IOI_RTERM 0
	)
	(tile 77 100 RIOB_X42Y120 RIOB 2
		(primitive_site E22 IOBS bonded 8)
		(primitive_site E20 IOBM bonded 8)
	)
	(tile 78 0 HCLK_IOIL_EMP_X0Y130 HCLK_IOIL_EMP 0
	)
	(tile 78 1 HCLK_IOI_LTERM_X1Y130 HCLK_IOI_LTERM 0
	)
	(tile 78 2 HCLK_IOIL_INT_FOLD_X0Y119 HCLK_IOIL_INT_FOLD 0
	)
	(tile 78 3 HCLK_IOIL_TOP_DN_X0Y119 HCLK_IOIL_TOP_DN 0
	)
	(tile 78 4 MCB_HCLK_X0Y119 MCB_HCLK 0
	)
	(tile 78 5 HCLK_CLB_XL_INT_FOLD_X1Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 6 HCLK_CLB_XL_CLE_FOLD_X1Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 7 HCLK_CLB_XM_INT_FOLD_X2Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 8 HCLK_CLB_XM_CLE_FOLD_X2Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y119 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y119 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 78 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y119 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 78 12 HCLK_CLB_XL_INT_FOLD_X4Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 13 HCLK_CLB_XL_CLE_FOLD_X4Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 14 HCLK_CLB_XM_INT_FOLD_X5Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 15 HCLK_CLB_XM_CLE_FOLD_X5Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 16 HCLK_CLB_XL_INT_FOLD_X6Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 17 HCLK_CLB_XL_CLE_FOLD_X6Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 18 HCLK_CLB_XM_INT_FOLD_X7Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 19 HCLK_CLB_XM_CLE_FOLD_X7Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y119 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y119 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 22 DSP_HCLK_GCLK_FOLD_X8Y119 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 78 23 HCLK_CLB_XL_INT_FOLD_X9Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 24 HCLK_CLB_XL_CLE_FOLD_X9Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 25 HCLK_CLB_XM_INT_FOLD_X10Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 26 HCLK_CLB_XM_CLE_FOLD_X10Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 27 HCLK_CLB_XL_INT_FOLD_X11Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 28 HCLK_CLB_XL_CLE_FOLD_X11Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 29 HCLK_CLB_XM_INT_FOLD_X12Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 30 HCLK_CLB_XM_CLE_FOLD_X12Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 31 HCLK_CLB_XL_INT_FOLD_X13Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 32 HCLK_CLB_XL_CLE_FOLD_X13Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y119 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y119 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 78 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y119 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 78 36 HCLK_CLB_XM_INT_FOLD_X15Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 37 HCLK_CLB_XM_CLE_FOLD_X15Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 38 HCLK_CLB_XL_INT_FOLD_X16Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 39 HCLK_CLB_XL_CLE_FOLD_X16Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 40 HCLK_CLB_XM_INT_FOLD_X17Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 41 HCLK_CLB_XM_CLE_FOLD_X17Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 42 HCLK_CLB_XL_INT_FOLD_X18Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 43 HCLK_CLB_XL_CLE_FOLD_X18Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 44 HCLK_CLB_XM_INT_FOLD_X19Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 45 HCLK_CLB_XM_CLE_FOLD_X19Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 46 HCLK_CLB_XL_INT_FOLD_X20Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 47 HCLK_CLB_XL_CLE_FOLD_X20Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 48 NULL_X48Y130 NULL 0
	)
	(tile 78 49 REG_V_HCLK_X48Y130 REG_V_HCLK 32
		(primitive_site BUFH_X0Y255 BUFH internal 2)
		(primitive_site BUFH_X0Y254 BUFH internal 2)
		(primitive_site BUFH_X0Y253 BUFH internal 2)
		(primitive_site BUFH_X0Y252 BUFH internal 2)
		(primitive_site BUFH_X0Y251 BUFH internal 2)
		(primitive_site BUFH_X0Y250 BUFH internal 2)
		(primitive_site BUFH_X0Y249 BUFH internal 2)
		(primitive_site BUFH_X0Y248 BUFH internal 2)
		(primitive_site BUFH_X0Y247 BUFH internal 2)
		(primitive_site BUFH_X0Y246 BUFH internal 2)
		(primitive_site BUFH_X0Y245 BUFH internal 2)
		(primitive_site BUFH_X0Y244 BUFH internal 2)
		(primitive_site BUFH_X0Y243 BUFH internal 2)
		(primitive_site BUFH_X0Y242 BUFH internal 2)
		(primitive_site BUFH_X0Y241 BUFH internal 2)
		(primitive_site BUFH_X0Y240 BUFH internal 2)
		(primitive_site BUFH_X3Y239 BUFH internal 2)
		(primitive_site BUFH_X3Y238 BUFH internal 2)
		(primitive_site BUFH_X3Y237 BUFH internal 2)
		(primitive_site BUFH_X3Y236 BUFH internal 2)
		(primitive_site BUFH_X3Y235 BUFH internal 2)
		(primitive_site BUFH_X3Y234 BUFH internal 2)
		(primitive_site BUFH_X3Y233 BUFH internal 2)
		(primitive_site BUFH_X3Y232 BUFH internal 2)
		(primitive_site BUFH_X3Y231 BUFH internal 2)
		(primitive_site BUFH_X3Y230 BUFH internal 2)
		(primitive_site BUFH_X3Y229 BUFH internal 2)
		(primitive_site BUFH_X3Y228 BUFH internal 2)
		(primitive_site BUFH_X3Y227 BUFH internal 2)
		(primitive_site BUFH_X3Y226 BUFH internal 2)
		(primitive_site BUFH_X3Y225 BUFH internal 2)
		(primitive_site BUFH_X3Y224 BUFH internal 2)
	)
	(tile 78 50 HCLK_CLB_XM_INT_FOLD_X21Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 51 HCLK_CLB_XM_CLE_FOLD_X21Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 52 HCLK_CLB_XL_INT_FOLD_X22Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 53 HCLK_CLB_XL_CLE_FOLD_X22Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 54 HCLK_CLB_XM_INT_FOLD_X23Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 55 HCLK_CLB_XM_CLE_FOLD_X23Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 56 HCLK_CLB_XL_INT_FOLD_X24Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 57 HCLK_CLB_XL_CLE_FOLD_X24Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 58 HCLK_CLB_XM_INT_FOLD_X25Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 59 HCLK_CLB_XM_CLE_FOLD_X25Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 60 HCLK_CLB_XL_INT_FOLD_X26Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 61 HCLK_CLB_XL_CLE_FOLD_X26Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y119 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y119 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 78 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y119 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 78 65 HCLK_CLB_XL_INT_FOLD_X28Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 66 HCLK_CLB_XL_CLE_FOLD_X28Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 67 HCLK_CLB_XM_INT_FOLD_X29Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 68 HCLK_CLB_XM_CLE_FOLD_X29Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 69 HCLK_CLB_XL_INT_FOLD_X30Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 70 HCLK_CLB_XL_CLE_FOLD_X30Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 71 HCLK_CLB_XM_INT_FOLD_X31Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 72 HCLK_CLB_XM_CLE_FOLD_X31Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 73 HCLK_CLB_XL_INT_FOLD_X32Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 74 HCLK_CLB_XL_CLE_FOLD_X32Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y119 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y119 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 77 DSP_HCLK_GCLK_FOLD_X33Y119 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 78 78 HCLK_CLB_XM_INT_FOLD_X34Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 79 HCLK_CLB_XM_CLE_FOLD_X34Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 80 HCLK_CLB_XL_INT_FOLD_X35Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 81 HCLK_CLB_XL_CLE_FOLD_X35Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y119 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y119 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 84 DSP_HCLK_GCLK_NOFOLD_X36Y119 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 78 85 HCLK_CLB_XM_INT_FOLD_X37Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 86 HCLK_CLB_XM_CLE_FOLD_X37Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 87 HCLK_CLB_XL_INT_FOLD_X38Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 88 HCLK_CLB_XL_CLE_FOLD_X38Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y119 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 78 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y119 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 78 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y119 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 78 92 HCLK_CLB_XM_INT_FOLD_X40Y119 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 78 93 HCLK_CLB_XM_CLE_FOLD_X40Y119 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 78 94 HCLK_CLB_XL_INT_FOLD_X41Y119 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 78 95 HCLK_CLB_XL_CLE_FOLD_X41Y119 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 78 96 HCLK_IOIR_INT_FOLD_X42Y119 HCLK_IOIR_INT_FOLD 0
	)
	(tile 78 97 HCLK_IOIR_TOP_DN_X42Y119 HCLK_IOIR_TOP_DN 0
	)
	(tile 78 98 MCB_HCLK_X42Y119 MCB_HCLK 0
	)
	(tile 78 99 HCLK_IOI_RTERM_X99Y130 HCLK_IOI_RTERM 0
	)
	(tile 78 100 HCLK_IOIR_EMP_X99Y130 HCLK_IOIR_EMP 0
	)
	(tile 79 0 LIOB_X0Y119 LIOB 2
		(primitive_site C3 IOBM bonded 8)
		(primitive_site C1 IOBS bonded 8)
	)
	(tile 79 1 IOI_LTERM_X1Y129 IOI_LTERM 0
	)
	(tile 79 2 LIOI_INT_X0Y119 LIOI_INT 1
		(primitive_site TIEOFF_X0Y238 TIEOFF internal 3)
	)
	(tile 79 3 LIOI_X0Y119 LIOI 7
		(primitive_site OLOGIC_X0Y108 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y108 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y108 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y109 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y109 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y109 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y238 TIEOFF internal 3)
	)
	(tile 79 4 MCB_INT_X0Y119 MCB_INT 0
	)
	(tile 79 5 INT_X1Y119 INT 1
		(primitive_site TIEOFF_X2Y238 TIEOFF internal 3)
	)
	(tile 79 6 CLEXL_X1Y119 CLEXL 2
		(primitive_site SLICE_X0Y117 SLICEL internal 45)
		(primitive_site SLICE_X1Y117 SLICEX internal 43)
	)
	(tile 79 7 INT_X2Y119 INT 1
		(primitive_site TIEOFF_X4Y238 TIEOFF internal 3)
	)
	(tile 79 8 CLEXM_X2Y119 CLEXM 2
		(primitive_site SLICE_X2Y117 SLICEM internal 50)
		(primitive_site SLICE_X3Y117 SLICEX internal 43)
	)
	(tile 79 9 INT_BRAM_X3Y119 INT_BRAM 1
		(primitive_site TIEOFF_X6Y238 TIEOFF internal 3)
	)
	(tile 79 10 INT_INTERFACE_X3Y119 INT_INTERFACE 0
	)
	(tile 79 11 NULL_X11Y129 NULL 0
	)
	(tile 79 12 INT_X4Y119 INT 1
		(primitive_site TIEOFF_X7Y238 TIEOFF internal 3)
	)
	(tile 79 13 CLEXL_X4Y119 CLEXL 2
		(primitive_site SLICE_X4Y117 SLICEL internal 45)
		(primitive_site SLICE_X5Y117 SLICEX internal 43)
	)
	(tile 79 14 INT_X5Y119 INT 1
		(primitive_site TIEOFF_X9Y238 TIEOFF internal 3)
	)
	(tile 79 15 CLEXM_X5Y119 CLEXM 2
		(primitive_site SLICE_X6Y117 SLICEM internal 50)
		(primitive_site SLICE_X7Y117 SLICEX internal 43)
	)
	(tile 79 16 INT_X6Y119 INT 1
		(primitive_site TIEOFF_X11Y238 TIEOFF internal 3)
	)
	(tile 79 17 CLEXL_X6Y119 CLEXL 2
		(primitive_site SLICE_X8Y117 SLICEL internal 45)
		(primitive_site SLICE_X9Y117 SLICEX internal 43)
	)
	(tile 79 18 INT_X7Y119 INT 1
		(primitive_site TIEOFF_X13Y238 TIEOFF internal 3)
	)
	(tile 79 19 CLEXM_X7Y119 CLEXM 2
		(primitive_site SLICE_X10Y117 SLICEM internal 50)
		(primitive_site SLICE_X11Y117 SLICEX internal 43)
	)
	(tile 79 20 INT_X8Y119 INT 1
		(primitive_site TIEOFF_X15Y238 TIEOFF internal 3)
	)
	(tile 79 21 INT_INTERFACE_X8Y119 INT_INTERFACE 0
	)
	(tile 79 22 NULL_X22Y129 NULL 0
	)
	(tile 79 23 INT_X9Y119 INT 1
		(primitive_site TIEOFF_X16Y238 TIEOFF internal 3)
	)
	(tile 79 24 CLEXL_X9Y119 CLEXL 2
		(primitive_site SLICE_X12Y117 SLICEL internal 45)
		(primitive_site SLICE_X13Y117 SLICEX internal 43)
	)
	(tile 79 25 INT_X10Y119 INT 1
		(primitive_site TIEOFF_X17Y238 TIEOFF internal 3)
	)
	(tile 79 26 CLEXM_X10Y119 CLEXM 2
		(primitive_site SLICE_X14Y117 SLICEM internal 50)
		(primitive_site SLICE_X15Y117 SLICEX internal 43)
	)
	(tile 79 27 INT_X11Y119 INT 1
		(primitive_site TIEOFF_X18Y238 TIEOFF internal 3)
	)
	(tile 79 28 CLEXL_X11Y119 CLEXL 2
		(primitive_site SLICE_X16Y117 SLICEL internal 45)
		(primitive_site SLICE_X17Y117 SLICEX internal 43)
	)
	(tile 79 29 INT_X12Y119 INT 1
		(primitive_site TIEOFF_X19Y238 TIEOFF internal 3)
	)
	(tile 79 30 CLEXM_X12Y119 CLEXM 2
		(primitive_site SLICE_X18Y117 SLICEM internal 50)
		(primitive_site SLICE_X19Y117 SLICEX internal 43)
	)
	(tile 79 31 INT_X13Y119 INT 1
		(primitive_site TIEOFF_X20Y238 TIEOFF internal 3)
	)
	(tile 79 32 CLEXL_X13Y119 CLEXL 2
		(primitive_site SLICE_X20Y117 SLICEL internal 45)
		(primitive_site SLICE_X21Y117 SLICEX internal 43)
	)
	(tile 79 33 INT_BRAM_X14Y119 INT_BRAM 1
		(primitive_site TIEOFF_X21Y238 TIEOFF internal 3)
	)
	(tile 79 34 INT_INTERFACE_X14Y119 INT_INTERFACE 0
	)
	(tile 79 35 NULL_X35Y129 NULL 0
	)
	(tile 79 36 INT_X15Y119 INT 1
		(primitive_site TIEOFF_X22Y238 TIEOFF internal 3)
	)
	(tile 79 37 CLEXM_X15Y119 CLEXM 2
		(primitive_site SLICE_X22Y117 SLICEM internal 50)
		(primitive_site SLICE_X23Y117 SLICEX internal 43)
	)
	(tile 79 38 INT_X16Y119 INT 1
		(primitive_site TIEOFF_X23Y238 TIEOFF internal 3)
	)
	(tile 79 39 CLEXL_X16Y119 CLEXL 2
		(primitive_site SLICE_X24Y117 SLICEL internal 45)
		(primitive_site SLICE_X25Y117 SLICEX internal 43)
	)
	(tile 79 40 INT_X17Y119 INT 1
		(primitive_site TIEOFF_X24Y238 TIEOFF internal 3)
	)
	(tile 79 41 CLEXM_X17Y119 CLEXM 2
		(primitive_site SLICE_X26Y117 SLICEM internal 50)
		(primitive_site SLICE_X27Y117 SLICEX internal 43)
	)
	(tile 79 42 INT_X18Y119 INT 1
		(primitive_site TIEOFF_X25Y238 TIEOFF internal 3)
	)
	(tile 79 43 CLEXL_X18Y119 CLEXL 2
		(primitive_site SLICE_X28Y117 SLICEL internal 45)
		(primitive_site SLICE_X29Y117 SLICEX internal 43)
	)
	(tile 79 44 INT_X19Y119 INT 1
		(primitive_site TIEOFF_X26Y238 TIEOFF internal 3)
	)
	(tile 79 45 CLEXM_X19Y119 CLEXM 2
		(primitive_site SLICE_X30Y117 SLICEM internal 50)
		(primitive_site SLICE_X31Y117 SLICEX internal 43)
	)
	(tile 79 46 INT_X20Y119 INT 1
		(primitive_site TIEOFF_X28Y238 TIEOFF internal 3)
	)
	(tile 79 47 INT_INTERFACE_CARRY_X20Y119 INT_INTERFACE_CARRY 0
	)
	(tile 79 48 NULL_X48Y129 NULL 0
	)
	(tile 79 49 REG_V_MEMB_TOP_X20Y119 REG_V_MEMB_TOP 0
	)
	(tile 79 50 INT_X21Y119 INT 1
		(primitive_site TIEOFF_X31Y238 TIEOFF internal 3)
	)
	(tile 79 51 CLEXM_X21Y119 CLEXM 2
		(primitive_site SLICE_X34Y117 SLICEM internal 50)
		(primitive_site SLICE_X35Y117 SLICEX internal 43)
	)
	(tile 79 52 INT_X22Y119 INT 1
		(primitive_site TIEOFF_X33Y238 TIEOFF internal 3)
	)
	(tile 79 53 CLEXL_X22Y119 CLEXL 2
		(primitive_site SLICE_X36Y117 SLICEL internal 45)
		(primitive_site SLICE_X37Y117 SLICEX internal 43)
	)
	(tile 79 54 INT_X23Y119 INT 1
		(primitive_site TIEOFF_X35Y238 TIEOFF internal 3)
	)
	(tile 79 55 CLEXM_X23Y119 CLEXM 2
		(primitive_site SLICE_X38Y117 SLICEM internal 50)
		(primitive_site SLICE_X39Y117 SLICEX internal 43)
	)
	(tile 79 56 INT_X24Y119 INT 1
		(primitive_site TIEOFF_X36Y238 TIEOFF internal 3)
	)
	(tile 79 57 CLEXL_X24Y119 CLEXL 2
		(primitive_site SLICE_X40Y117 SLICEL internal 45)
		(primitive_site SLICE_X41Y117 SLICEX internal 43)
	)
	(tile 79 58 INT_X25Y119 INT 1
		(primitive_site TIEOFF_X37Y238 TIEOFF internal 3)
	)
	(tile 79 59 CLEXM_X25Y119 CLEXM 2
		(primitive_site SLICE_X42Y117 SLICEM internal 50)
		(primitive_site SLICE_X43Y117 SLICEX internal 43)
	)
	(tile 79 60 INT_X26Y119 INT 1
		(primitive_site TIEOFF_X38Y238 TIEOFF internal 3)
	)
	(tile 79 61 CLEXL_X26Y119 CLEXL 2
		(primitive_site SLICE_X44Y117 SLICEL internal 45)
		(primitive_site SLICE_X45Y117 SLICEX internal 43)
	)
	(tile 79 62 INT_BRAM_X27Y119 INT_BRAM 1
		(primitive_site TIEOFF_X39Y238 TIEOFF internal 3)
	)
	(tile 79 63 INT_INTERFACE_X27Y119 INT_INTERFACE 0
	)
	(tile 79 64 NULL_X64Y129 NULL 0
	)
	(tile 79 65 INT_X28Y119 INT 1
		(primitive_site TIEOFF_X40Y238 TIEOFF internal 3)
	)
	(tile 79 66 CLEXL_X28Y119 CLEXL 2
		(primitive_site SLICE_X46Y117 SLICEL internal 45)
		(primitive_site SLICE_X47Y117 SLICEX internal 43)
	)
	(tile 79 67 INT_X29Y119 INT 1
		(primitive_site TIEOFF_X41Y238 TIEOFF internal 3)
	)
	(tile 79 68 CLEXM_X29Y119 CLEXM 2
		(primitive_site SLICE_X48Y117 SLICEM internal 50)
		(primitive_site SLICE_X49Y117 SLICEX internal 43)
	)
	(tile 79 69 INT_X30Y119 INT 1
		(primitive_site TIEOFF_X42Y238 TIEOFF internal 3)
	)
	(tile 79 70 CLEXL_X30Y119 CLEXL 2
		(primitive_site SLICE_X50Y117 SLICEL internal 45)
		(primitive_site SLICE_X51Y117 SLICEX internal 43)
	)
	(tile 79 71 INT_X31Y119 INT 1
		(primitive_site TIEOFF_X43Y238 TIEOFF internal 3)
	)
	(tile 79 72 CLEXM_X31Y119 CLEXM 2
		(primitive_site SLICE_X52Y117 SLICEM internal 50)
		(primitive_site SLICE_X53Y117 SLICEX internal 43)
	)
	(tile 79 73 INT_X32Y119 INT 1
		(primitive_site TIEOFF_X44Y238 TIEOFF internal 3)
	)
	(tile 79 74 CLEXL_X32Y119 CLEXL 2
		(primitive_site SLICE_X54Y117 SLICEL internal 45)
		(primitive_site SLICE_X55Y117 SLICEX internal 43)
	)
	(tile 79 75 INT_X33Y119 INT 1
		(primitive_site TIEOFF_X45Y238 TIEOFF internal 3)
	)
	(tile 79 76 INT_INTERFACE_X33Y119 INT_INTERFACE 0
	)
	(tile 79 77 NULL_X77Y129 NULL 0
	)
	(tile 79 78 INT_X34Y119 INT 1
		(primitive_site TIEOFF_X46Y238 TIEOFF internal 3)
	)
	(tile 79 79 CLEXM_X34Y119 CLEXM 2
		(primitive_site SLICE_X56Y117 SLICEM internal 50)
		(primitive_site SLICE_X57Y117 SLICEX internal 43)
	)
	(tile 79 80 INT_X35Y119 INT 1
		(primitive_site TIEOFF_X48Y238 TIEOFF internal 3)
	)
	(tile 79 81 CLEXL_X35Y119 CLEXL 2
		(primitive_site SLICE_X58Y117 SLICEL internal 45)
		(primitive_site SLICE_X59Y117 SLICEX internal 43)
	)
	(tile 79 82 INT_X36Y119 INT 1
		(primitive_site TIEOFF_X50Y238 TIEOFF internal 3)
	)
	(tile 79 83 INT_INTERFACE_X36Y119 INT_INTERFACE 0
	)
	(tile 79 84 NULL_X84Y129 NULL 0
	)
	(tile 79 85 INT_X37Y119 INT 1
		(primitive_site TIEOFF_X51Y238 TIEOFF internal 3)
	)
	(tile 79 86 CLEXM_X37Y119 CLEXM 2
		(primitive_site SLICE_X60Y117 SLICEM internal 50)
		(primitive_site SLICE_X61Y117 SLICEX internal 43)
	)
	(tile 79 87 INT_X38Y119 INT 1
		(primitive_site TIEOFF_X53Y238 TIEOFF internal 3)
	)
	(tile 79 88 CLEXL_X38Y119 CLEXL 2
		(primitive_site SLICE_X62Y117 SLICEL internal 45)
		(primitive_site SLICE_X63Y117 SLICEX internal 43)
	)
	(tile 79 89 INT_BRAM_X39Y119 INT_BRAM 1
		(primitive_site TIEOFF_X55Y238 TIEOFF internal 3)
	)
	(tile 79 90 INT_INTERFACE_X39Y119 INT_INTERFACE 0
	)
	(tile 79 91 NULL_X91Y129 NULL 0
	)
	(tile 79 92 INT_X40Y119 INT 1
		(primitive_site TIEOFF_X56Y238 TIEOFF internal 3)
	)
	(tile 79 93 CLEXM_X40Y119 CLEXM 2
		(primitive_site SLICE_X64Y117 SLICEM internal 50)
		(primitive_site SLICE_X65Y117 SLICEX internal 43)
	)
	(tile 79 94 INT_X41Y119 INT 1
		(primitive_site TIEOFF_X58Y238 TIEOFF internal 3)
	)
	(tile 79 95 CLEXL_X41Y119 CLEXL 2
		(primitive_site SLICE_X66Y117 SLICEL internal 45)
		(primitive_site SLICE_X67Y117 SLICEX internal 43)
	)
	(tile 79 96 IOI_INT_X42Y119 IOI_INT 1
		(primitive_site TIEOFF_X60Y238 TIEOFF internal 3)
	)
	(tile 79 97 RIOI_X42Y119 RIOI 7
		(primitive_site OLOGIC_X17Y108 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y108 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y108 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y109 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y109 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y109 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y238 TIEOFF internal 3)
	)
	(tile 79 98 MCB_INT_X42Y119 MCB_INT 0
	)
	(tile 79 99 IOI_RTERM_X99Y129 IOI_RTERM 0
	)
	(tile 79 100 RIOB_X42Y119 RIOB 2
		(primitive_site G22 IOBS bonded 8)
		(primitive_site G20 IOBM bonded 8)
	)
	(tile 80 0 LIOB_X0Y118 LIOB 2
		(primitive_site K6 IOBM bonded 8)
		(primitive_site K5 IOBS bonded 8)
	)
	(tile 80 1 IOI_LTERM_X1Y128 IOI_LTERM 0
	)
	(tile 80 2 LIOI_INT_X0Y118 LIOI_INT 1
		(primitive_site TIEOFF_X0Y236 TIEOFF internal 3)
	)
	(tile 80 3 LIOI_X0Y118 LIOI 7
		(primitive_site OLOGIC_X0Y106 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y106 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y106 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y107 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y107 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y107 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y236 TIEOFF internal 3)
	)
	(tile 80 4 MCB_INT_X0Y118 MCB_INT 0
	)
	(tile 80 5 INT_X1Y118 INT 1
		(primitive_site TIEOFF_X2Y236 TIEOFF internal 3)
	)
	(tile 80 6 CLEXL_X1Y118 CLEXL 2
		(primitive_site SLICE_X0Y116 SLICEL internal 45)
		(primitive_site SLICE_X1Y116 SLICEX internal 43)
	)
	(tile 80 7 INT_X2Y118 INT 1
		(primitive_site TIEOFF_X4Y236 TIEOFF internal 3)
	)
	(tile 80 8 CLEXM_X2Y118 CLEXM 2
		(primitive_site SLICE_X2Y116 SLICEM internal 50)
		(primitive_site SLICE_X3Y116 SLICEX internal 43)
	)
	(tile 80 9 INT_BRAM_X3Y118 INT_BRAM 1
		(primitive_site TIEOFF_X6Y236 TIEOFF internal 3)
	)
	(tile 80 10 INT_INTERFACE_X3Y118 INT_INTERFACE 0
	)
	(tile 80 11 NULL_X11Y128 NULL 0
	)
	(tile 80 12 INT_X4Y118 INT 1
		(primitive_site TIEOFF_X7Y236 TIEOFF internal 3)
	)
	(tile 80 13 CLEXL_X4Y118 CLEXL 2
		(primitive_site SLICE_X4Y116 SLICEL internal 45)
		(primitive_site SLICE_X5Y116 SLICEX internal 43)
	)
	(tile 80 14 INT_X5Y118 INT 1
		(primitive_site TIEOFF_X9Y236 TIEOFF internal 3)
	)
	(tile 80 15 CLEXM_X5Y118 CLEXM 2
		(primitive_site SLICE_X6Y116 SLICEM internal 50)
		(primitive_site SLICE_X7Y116 SLICEX internal 43)
	)
	(tile 80 16 INT_X6Y118 INT 1
		(primitive_site TIEOFF_X11Y236 TIEOFF internal 3)
	)
	(tile 80 17 CLEXL_X6Y118 CLEXL 2
		(primitive_site SLICE_X8Y116 SLICEL internal 45)
		(primitive_site SLICE_X9Y116 SLICEX internal 43)
	)
	(tile 80 18 INT_X7Y118 INT 1
		(primitive_site TIEOFF_X13Y236 TIEOFF internal 3)
	)
	(tile 80 19 CLEXM_X7Y118 CLEXM 2
		(primitive_site SLICE_X10Y116 SLICEM internal 50)
		(primitive_site SLICE_X11Y116 SLICEX internal 43)
	)
	(tile 80 20 INT_X8Y118 INT 1
		(primitive_site TIEOFF_X15Y236 TIEOFF internal 3)
	)
	(tile 80 21 INT_INTERFACE_X8Y118 INT_INTERFACE 0
	)
	(tile 80 22 NULL_X22Y128 NULL 0
	)
	(tile 80 23 INT_X9Y118 INT 1
		(primitive_site TIEOFF_X16Y236 TIEOFF internal 3)
	)
	(tile 80 24 CLEXL_X9Y118 CLEXL 2
		(primitive_site SLICE_X12Y116 SLICEL internal 45)
		(primitive_site SLICE_X13Y116 SLICEX internal 43)
	)
	(tile 80 25 INT_X10Y118 INT 1
		(primitive_site TIEOFF_X17Y236 TIEOFF internal 3)
	)
	(tile 80 26 CLEXM_X10Y118 CLEXM 2
		(primitive_site SLICE_X14Y116 SLICEM internal 50)
		(primitive_site SLICE_X15Y116 SLICEX internal 43)
	)
	(tile 80 27 INT_X11Y118 INT 1
		(primitive_site TIEOFF_X18Y236 TIEOFF internal 3)
	)
	(tile 80 28 CLEXL_X11Y118 CLEXL 2
		(primitive_site SLICE_X16Y116 SLICEL internal 45)
		(primitive_site SLICE_X17Y116 SLICEX internal 43)
	)
	(tile 80 29 INT_X12Y118 INT 1
		(primitive_site TIEOFF_X19Y236 TIEOFF internal 3)
	)
	(tile 80 30 CLEXM_X12Y118 CLEXM 2
		(primitive_site SLICE_X18Y116 SLICEM internal 50)
		(primitive_site SLICE_X19Y116 SLICEX internal 43)
	)
	(tile 80 31 INT_X13Y118 INT 1
		(primitive_site TIEOFF_X20Y236 TIEOFF internal 3)
	)
	(tile 80 32 CLEXL_X13Y118 CLEXL 2
		(primitive_site SLICE_X20Y116 SLICEL internal 45)
		(primitive_site SLICE_X21Y116 SLICEX internal 43)
	)
	(tile 80 33 INT_BRAM_X14Y118 INT_BRAM 1
		(primitive_site TIEOFF_X21Y236 TIEOFF internal 3)
	)
	(tile 80 34 INT_INTERFACE_X14Y118 INT_INTERFACE 0
	)
	(tile 80 35 NULL_X35Y128 NULL 0
	)
	(tile 80 36 INT_X15Y118 INT 1
		(primitive_site TIEOFF_X22Y236 TIEOFF internal 3)
	)
	(tile 80 37 CLEXM_X15Y118 CLEXM 2
		(primitive_site SLICE_X22Y116 SLICEM internal 50)
		(primitive_site SLICE_X23Y116 SLICEX internal 43)
	)
	(tile 80 38 INT_X16Y118 INT 1
		(primitive_site TIEOFF_X23Y236 TIEOFF internal 3)
	)
	(tile 80 39 CLEXL_X16Y118 CLEXL 2
		(primitive_site SLICE_X24Y116 SLICEL internal 45)
		(primitive_site SLICE_X25Y116 SLICEX internal 43)
	)
	(tile 80 40 INT_X17Y118 INT 1
		(primitive_site TIEOFF_X24Y236 TIEOFF internal 3)
	)
	(tile 80 41 CLEXM_X17Y118 CLEXM 2
		(primitive_site SLICE_X26Y116 SLICEM internal 50)
		(primitive_site SLICE_X27Y116 SLICEX internal 43)
	)
	(tile 80 42 INT_X18Y118 INT 1
		(primitive_site TIEOFF_X25Y236 TIEOFF internal 3)
	)
	(tile 80 43 CLEXL_X18Y118 CLEXL 2
		(primitive_site SLICE_X28Y116 SLICEL internal 45)
		(primitive_site SLICE_X29Y116 SLICEX internal 43)
	)
	(tile 80 44 INT_X19Y118 INT 1
		(primitive_site TIEOFF_X26Y236 TIEOFF internal 3)
	)
	(tile 80 45 CLEXM_X19Y118 CLEXM 2
		(primitive_site SLICE_X30Y116 SLICEM internal 50)
		(primitive_site SLICE_X31Y116 SLICEX internal 43)
	)
	(tile 80 46 INT_X20Y118 INT 1
		(primitive_site TIEOFF_X28Y236 TIEOFF internal 3)
	)
	(tile 80 47 CLEXL_X20Y118 CLEXL 2
		(primitive_site SLICE_X32Y116 SLICEL internal 45)
		(primitive_site SLICE_X33Y116 SLICEX internal 43)
	)
	(tile 80 48 NULL_X48Y128 NULL 0
	)
	(tile 80 49 REG_V_X20Y118 REG_V 0
	)
	(tile 80 50 INT_X21Y118 INT 1
		(primitive_site TIEOFF_X31Y236 TIEOFF internal 3)
	)
	(tile 80 51 CLEXM_X21Y118 CLEXM 2
		(primitive_site SLICE_X34Y116 SLICEM internal 50)
		(primitive_site SLICE_X35Y116 SLICEX internal 43)
	)
	(tile 80 52 INT_X22Y118 INT 1
		(primitive_site TIEOFF_X33Y236 TIEOFF internal 3)
	)
	(tile 80 53 CLEXL_X22Y118 CLEXL 2
		(primitive_site SLICE_X36Y116 SLICEL internal 45)
		(primitive_site SLICE_X37Y116 SLICEX internal 43)
	)
	(tile 80 54 INT_X23Y118 INT 1
		(primitive_site TIEOFF_X35Y236 TIEOFF internal 3)
	)
	(tile 80 55 CLEXM_X23Y118 CLEXM 2
		(primitive_site SLICE_X38Y116 SLICEM internal 50)
		(primitive_site SLICE_X39Y116 SLICEX internal 43)
	)
	(tile 80 56 INT_X24Y118 INT 1
		(primitive_site TIEOFF_X36Y236 TIEOFF internal 3)
	)
	(tile 80 57 CLEXL_X24Y118 CLEXL 2
		(primitive_site SLICE_X40Y116 SLICEL internal 45)
		(primitive_site SLICE_X41Y116 SLICEX internal 43)
	)
	(tile 80 58 INT_X25Y118 INT 1
		(primitive_site TIEOFF_X37Y236 TIEOFF internal 3)
	)
	(tile 80 59 CLEXM_X25Y118 CLEXM 2
		(primitive_site SLICE_X42Y116 SLICEM internal 50)
		(primitive_site SLICE_X43Y116 SLICEX internal 43)
	)
	(tile 80 60 INT_X26Y118 INT 1
		(primitive_site TIEOFF_X38Y236 TIEOFF internal 3)
	)
	(tile 80 61 CLEXL_X26Y118 CLEXL 2
		(primitive_site SLICE_X44Y116 SLICEL internal 45)
		(primitive_site SLICE_X45Y116 SLICEX internal 43)
	)
	(tile 80 62 INT_BRAM_X27Y118 INT_BRAM 1
		(primitive_site TIEOFF_X39Y236 TIEOFF internal 3)
	)
	(tile 80 63 INT_INTERFACE_X27Y118 INT_INTERFACE 0
	)
	(tile 80 64 NULL_X64Y128 NULL 0
	)
	(tile 80 65 INT_X28Y118 INT 1
		(primitive_site TIEOFF_X40Y236 TIEOFF internal 3)
	)
	(tile 80 66 CLEXL_X28Y118 CLEXL 2
		(primitive_site SLICE_X46Y116 SLICEL internal 45)
		(primitive_site SLICE_X47Y116 SLICEX internal 43)
	)
	(tile 80 67 INT_X29Y118 INT 1
		(primitive_site TIEOFF_X41Y236 TIEOFF internal 3)
	)
	(tile 80 68 CLEXM_X29Y118 CLEXM 2
		(primitive_site SLICE_X48Y116 SLICEM internal 50)
		(primitive_site SLICE_X49Y116 SLICEX internal 43)
	)
	(tile 80 69 INT_X30Y118 INT 1
		(primitive_site TIEOFF_X42Y236 TIEOFF internal 3)
	)
	(tile 80 70 CLEXL_X30Y118 CLEXL 2
		(primitive_site SLICE_X50Y116 SLICEL internal 45)
		(primitive_site SLICE_X51Y116 SLICEX internal 43)
	)
	(tile 80 71 INT_X31Y118 INT 1
		(primitive_site TIEOFF_X43Y236 TIEOFF internal 3)
	)
	(tile 80 72 CLEXM_X31Y118 CLEXM 2
		(primitive_site SLICE_X52Y116 SLICEM internal 50)
		(primitive_site SLICE_X53Y116 SLICEX internal 43)
	)
	(tile 80 73 INT_X32Y118 INT 1
		(primitive_site TIEOFF_X44Y236 TIEOFF internal 3)
	)
	(tile 80 74 CLEXL_X32Y118 CLEXL 2
		(primitive_site SLICE_X54Y116 SLICEL internal 45)
		(primitive_site SLICE_X55Y116 SLICEX internal 43)
	)
	(tile 80 75 INT_X33Y118 INT 1
		(primitive_site TIEOFF_X45Y236 TIEOFF internal 3)
	)
	(tile 80 76 INT_INTERFACE_X33Y118 INT_INTERFACE 0
	)
	(tile 80 77 NULL_X77Y128 NULL 0
	)
	(tile 80 78 INT_X34Y118 INT 1
		(primitive_site TIEOFF_X46Y236 TIEOFF internal 3)
	)
	(tile 80 79 CLEXM_X34Y118 CLEXM 2
		(primitive_site SLICE_X56Y116 SLICEM internal 50)
		(primitive_site SLICE_X57Y116 SLICEX internal 43)
	)
	(tile 80 80 INT_X35Y118 INT 1
		(primitive_site TIEOFF_X48Y236 TIEOFF internal 3)
	)
	(tile 80 81 CLEXL_X35Y118 CLEXL 2
		(primitive_site SLICE_X58Y116 SLICEL internal 45)
		(primitive_site SLICE_X59Y116 SLICEX internal 43)
	)
	(tile 80 82 INT_X36Y118 INT 1
		(primitive_site TIEOFF_X50Y236 TIEOFF internal 3)
	)
	(tile 80 83 INT_INTERFACE_X36Y118 INT_INTERFACE 0
	)
	(tile 80 84 NULL_X84Y128 NULL 0
	)
	(tile 80 85 INT_X37Y118 INT 1
		(primitive_site TIEOFF_X51Y236 TIEOFF internal 3)
	)
	(tile 80 86 CLEXM_X37Y118 CLEXM 2
		(primitive_site SLICE_X60Y116 SLICEM internal 50)
		(primitive_site SLICE_X61Y116 SLICEX internal 43)
	)
	(tile 80 87 INT_X38Y118 INT 1
		(primitive_site TIEOFF_X53Y236 TIEOFF internal 3)
	)
	(tile 80 88 CLEXL_X38Y118 CLEXL 2
		(primitive_site SLICE_X62Y116 SLICEL internal 45)
		(primitive_site SLICE_X63Y116 SLICEX internal 43)
	)
	(tile 80 89 INT_BRAM_X39Y118 INT_BRAM 1
		(primitive_site TIEOFF_X55Y236 TIEOFF internal 3)
	)
	(tile 80 90 INT_INTERFACE_X39Y118 INT_INTERFACE 0
	)
	(tile 80 91 NULL_X91Y128 NULL 0
	)
	(tile 80 92 INT_X40Y118 INT 1
		(primitive_site TIEOFF_X56Y236 TIEOFF internal 3)
	)
	(tile 80 93 CLEXM_X40Y118 CLEXM 2
		(primitive_site SLICE_X64Y116 SLICEM internal 50)
		(primitive_site SLICE_X65Y116 SLICEX internal 43)
	)
	(tile 80 94 INT_X41Y118 INT 1
		(primitive_site TIEOFF_X58Y236 TIEOFF internal 3)
	)
	(tile 80 95 CLEXL_X41Y118 CLEXL 2
		(primitive_site SLICE_X66Y116 SLICEL internal 45)
		(primitive_site SLICE_X67Y116 SLICEX internal 43)
	)
	(tile 80 96 IOI_INT_X42Y118 IOI_INT 1
		(primitive_site TIEOFF_X60Y236 TIEOFF internal 3)
	)
	(tile 80 97 RIOI_X42Y118 RIOI 7
		(primitive_site OLOGIC_X17Y106 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y106 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y106 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y107 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y107 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y107 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y236 TIEOFF internal 3)
	)
	(tile 80 98 MCB_INT_X42Y118 MCB_INT 0
	)
	(tile 80 99 IOI_RTERM_X99Y128 IOI_RTERM 0
	)
	(tile 80 100 RIOB_X42Y118 RIOB 2
		(primitive_site D22 IOBS bonded 8)
		(primitive_site D21 IOBM bonded 8)
	)
	(tile 81 0 LIOB_X0Y117 LIOB 2
		(primitive_site D2 IOBM bonded 8)
		(primitive_site D1 IOBS bonded 8)
	)
	(tile 81 1 IOI_LTERM_X1Y127 IOI_LTERM 0
	)
	(tile 81 2 LIOI_INT_X0Y117 LIOI_INT 1
		(primitive_site TIEOFF_X0Y234 TIEOFF internal 3)
	)
	(tile 81 3 LIOI_X0Y117 LIOI 7
		(primitive_site OLOGIC_X0Y104 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y104 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y104 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y105 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y105 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y105 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y234 TIEOFF internal 3)
	)
	(tile 81 4 MCB_INT_X0Y117 MCB_INT 0
	)
	(tile 81 5 INT_X1Y117 INT 1
		(primitive_site TIEOFF_X2Y234 TIEOFF internal 3)
	)
	(tile 81 6 CLEXL_X1Y117 CLEXL 2
		(primitive_site SLICE_X0Y115 SLICEL internal 45)
		(primitive_site SLICE_X1Y115 SLICEX internal 43)
	)
	(tile 81 7 INT_X2Y117 INT 1
		(primitive_site TIEOFF_X4Y234 TIEOFF internal 3)
	)
	(tile 81 8 CLEXM_X2Y117 CLEXM 2
		(primitive_site SLICE_X2Y115 SLICEM internal 50)
		(primitive_site SLICE_X3Y115 SLICEX internal 43)
	)
	(tile 81 9 INT_BRAM_X3Y117 INT_BRAM 1
		(primitive_site TIEOFF_X6Y234 TIEOFF internal 3)
	)
	(tile 81 10 INT_INTERFACE_X3Y117 INT_INTERFACE 0
	)
	(tile 81 11 NULL_X11Y127 NULL 0
	)
	(tile 81 12 INT_X4Y117 INT 1
		(primitive_site TIEOFF_X7Y234 TIEOFF internal 3)
	)
	(tile 81 13 CLEXL_X4Y117 CLEXL 2
		(primitive_site SLICE_X4Y115 SLICEL internal 45)
		(primitive_site SLICE_X5Y115 SLICEX internal 43)
	)
	(tile 81 14 INT_X5Y117 INT 1
		(primitive_site TIEOFF_X9Y234 TIEOFF internal 3)
	)
	(tile 81 15 CLEXM_X5Y117 CLEXM 2
		(primitive_site SLICE_X6Y115 SLICEM internal 50)
		(primitive_site SLICE_X7Y115 SLICEX internal 43)
	)
	(tile 81 16 INT_X6Y117 INT 1
		(primitive_site TIEOFF_X11Y234 TIEOFF internal 3)
	)
	(tile 81 17 CLEXL_X6Y117 CLEXL 2
		(primitive_site SLICE_X8Y115 SLICEL internal 45)
		(primitive_site SLICE_X9Y115 SLICEX internal 43)
	)
	(tile 81 18 INT_X7Y117 INT 1
		(primitive_site TIEOFF_X13Y234 TIEOFF internal 3)
	)
	(tile 81 19 CLEXM_X7Y117 CLEXM 2
		(primitive_site SLICE_X10Y115 SLICEM internal 50)
		(primitive_site SLICE_X11Y115 SLICEX internal 43)
	)
	(tile 81 20 INT_X8Y117 INT 1
		(primitive_site TIEOFF_X15Y234 TIEOFF internal 3)
	)
	(tile 81 21 INT_INTERFACE_X8Y117 INT_INTERFACE 0
	)
	(tile 81 22 NULL_X22Y127 NULL 0
	)
	(tile 81 23 INT_X9Y117 INT 1
		(primitive_site TIEOFF_X16Y234 TIEOFF internal 3)
	)
	(tile 81 24 CLEXL_X9Y117 CLEXL 2
		(primitive_site SLICE_X12Y115 SLICEL internal 45)
		(primitive_site SLICE_X13Y115 SLICEX internal 43)
	)
	(tile 81 25 INT_X10Y117 INT 1
		(primitive_site TIEOFF_X17Y234 TIEOFF internal 3)
	)
	(tile 81 26 CLEXM_X10Y117 CLEXM 2
		(primitive_site SLICE_X14Y115 SLICEM internal 50)
		(primitive_site SLICE_X15Y115 SLICEX internal 43)
	)
	(tile 81 27 INT_X11Y117 INT 1
		(primitive_site TIEOFF_X18Y234 TIEOFF internal 3)
	)
	(tile 81 28 CLEXL_X11Y117 CLEXL 2
		(primitive_site SLICE_X16Y115 SLICEL internal 45)
		(primitive_site SLICE_X17Y115 SLICEX internal 43)
	)
	(tile 81 29 INT_X12Y117 INT 1
		(primitive_site TIEOFF_X19Y234 TIEOFF internal 3)
	)
	(tile 81 30 CLEXM_X12Y117 CLEXM 2
		(primitive_site SLICE_X18Y115 SLICEM internal 50)
		(primitive_site SLICE_X19Y115 SLICEX internal 43)
	)
	(tile 81 31 INT_X13Y117 INT 1
		(primitive_site TIEOFF_X20Y234 TIEOFF internal 3)
	)
	(tile 81 32 CLEXL_X13Y117 CLEXL 2
		(primitive_site SLICE_X20Y115 SLICEL internal 45)
		(primitive_site SLICE_X21Y115 SLICEX internal 43)
	)
	(tile 81 33 INT_BRAM_X14Y117 INT_BRAM 1
		(primitive_site TIEOFF_X21Y234 TIEOFF internal 3)
	)
	(tile 81 34 INT_INTERFACE_X14Y117 INT_INTERFACE 0
	)
	(tile 81 35 NULL_X35Y127 NULL 0
	)
	(tile 81 36 INT_X15Y117 INT 1
		(primitive_site TIEOFF_X22Y234 TIEOFF internal 3)
	)
	(tile 81 37 CLEXM_X15Y117 CLEXM 2
		(primitive_site SLICE_X22Y115 SLICEM internal 50)
		(primitive_site SLICE_X23Y115 SLICEX internal 43)
	)
	(tile 81 38 INT_X16Y117 INT 1
		(primitive_site TIEOFF_X23Y234 TIEOFF internal 3)
	)
	(tile 81 39 CLEXL_X16Y117 CLEXL 2
		(primitive_site SLICE_X24Y115 SLICEL internal 45)
		(primitive_site SLICE_X25Y115 SLICEX internal 43)
	)
	(tile 81 40 INT_X17Y117 INT 1
		(primitive_site TIEOFF_X24Y234 TIEOFF internal 3)
	)
	(tile 81 41 CLEXM_X17Y117 CLEXM 2
		(primitive_site SLICE_X26Y115 SLICEM internal 50)
		(primitive_site SLICE_X27Y115 SLICEX internal 43)
	)
	(tile 81 42 INT_X18Y117 INT 1
		(primitive_site TIEOFF_X25Y234 TIEOFF internal 3)
	)
	(tile 81 43 CLEXL_X18Y117 CLEXL 2
		(primitive_site SLICE_X28Y115 SLICEL internal 45)
		(primitive_site SLICE_X29Y115 SLICEX internal 43)
	)
	(tile 81 44 INT_X19Y117 INT 1
		(primitive_site TIEOFF_X26Y234 TIEOFF internal 3)
	)
	(tile 81 45 CLEXM_X19Y117 CLEXM 2
		(primitive_site SLICE_X30Y115 SLICEM internal 50)
		(primitive_site SLICE_X31Y115 SLICEX internal 43)
	)
	(tile 81 46 INT_X20Y117 INT 1
		(primitive_site TIEOFF_X28Y234 TIEOFF internal 3)
	)
	(tile 81 47 CLEXL_X20Y117 CLEXL 2
		(primitive_site SLICE_X32Y115 SLICEL internal 45)
		(primitive_site SLICE_X33Y115 SLICEX internal 43)
	)
	(tile 81 48 NULL_X48Y127 NULL 0
	)
	(tile 81 49 REG_V_X20Y117 REG_V 0
	)
	(tile 81 50 INT_X21Y117 INT 1
		(primitive_site TIEOFF_X31Y234 TIEOFF internal 3)
	)
	(tile 81 51 CLEXM_X21Y117 CLEXM 2
		(primitive_site SLICE_X34Y115 SLICEM internal 50)
		(primitive_site SLICE_X35Y115 SLICEX internal 43)
	)
	(tile 81 52 INT_X22Y117 INT 1
		(primitive_site TIEOFF_X33Y234 TIEOFF internal 3)
	)
	(tile 81 53 CLEXL_X22Y117 CLEXL 2
		(primitive_site SLICE_X36Y115 SLICEL internal 45)
		(primitive_site SLICE_X37Y115 SLICEX internal 43)
	)
	(tile 81 54 INT_X23Y117 INT 1
		(primitive_site TIEOFF_X35Y234 TIEOFF internal 3)
	)
	(tile 81 55 CLEXM_X23Y117 CLEXM 2
		(primitive_site SLICE_X38Y115 SLICEM internal 50)
		(primitive_site SLICE_X39Y115 SLICEX internal 43)
	)
	(tile 81 56 INT_X24Y117 INT 1
		(primitive_site TIEOFF_X36Y234 TIEOFF internal 3)
	)
	(tile 81 57 CLEXL_X24Y117 CLEXL 2
		(primitive_site SLICE_X40Y115 SLICEL internal 45)
		(primitive_site SLICE_X41Y115 SLICEX internal 43)
	)
	(tile 81 58 INT_X25Y117 INT 1
		(primitive_site TIEOFF_X37Y234 TIEOFF internal 3)
	)
	(tile 81 59 CLEXM_X25Y117 CLEXM 2
		(primitive_site SLICE_X42Y115 SLICEM internal 50)
		(primitive_site SLICE_X43Y115 SLICEX internal 43)
	)
	(tile 81 60 INT_X26Y117 INT 1
		(primitive_site TIEOFF_X38Y234 TIEOFF internal 3)
	)
	(tile 81 61 CLEXL_X26Y117 CLEXL 2
		(primitive_site SLICE_X44Y115 SLICEL internal 45)
		(primitive_site SLICE_X45Y115 SLICEX internal 43)
	)
	(tile 81 62 INT_BRAM_X27Y117 INT_BRAM 1
		(primitive_site TIEOFF_X39Y234 TIEOFF internal 3)
	)
	(tile 81 63 INT_INTERFACE_X27Y117 INT_INTERFACE 0
	)
	(tile 81 64 NULL_X64Y127 NULL 0
	)
	(tile 81 65 INT_X28Y117 INT 1
		(primitive_site TIEOFF_X40Y234 TIEOFF internal 3)
	)
	(tile 81 66 CLEXL_X28Y117 CLEXL 2
		(primitive_site SLICE_X46Y115 SLICEL internal 45)
		(primitive_site SLICE_X47Y115 SLICEX internal 43)
	)
	(tile 81 67 INT_X29Y117 INT 1
		(primitive_site TIEOFF_X41Y234 TIEOFF internal 3)
	)
	(tile 81 68 CLEXM_X29Y117 CLEXM 2
		(primitive_site SLICE_X48Y115 SLICEM internal 50)
		(primitive_site SLICE_X49Y115 SLICEX internal 43)
	)
	(tile 81 69 INT_X30Y117 INT 1
		(primitive_site TIEOFF_X42Y234 TIEOFF internal 3)
	)
	(tile 81 70 CLEXL_X30Y117 CLEXL 2
		(primitive_site SLICE_X50Y115 SLICEL internal 45)
		(primitive_site SLICE_X51Y115 SLICEX internal 43)
	)
	(tile 81 71 INT_X31Y117 INT 1
		(primitive_site TIEOFF_X43Y234 TIEOFF internal 3)
	)
	(tile 81 72 CLEXM_X31Y117 CLEXM 2
		(primitive_site SLICE_X52Y115 SLICEM internal 50)
		(primitive_site SLICE_X53Y115 SLICEX internal 43)
	)
	(tile 81 73 INT_X32Y117 INT 1
		(primitive_site TIEOFF_X44Y234 TIEOFF internal 3)
	)
	(tile 81 74 CLEXL_X32Y117 CLEXL 2
		(primitive_site SLICE_X54Y115 SLICEL internal 45)
		(primitive_site SLICE_X55Y115 SLICEX internal 43)
	)
	(tile 81 75 INT_X33Y117 INT 1
		(primitive_site TIEOFF_X45Y234 TIEOFF internal 3)
	)
	(tile 81 76 INT_INTERFACE_X33Y117 INT_INTERFACE 0
	)
	(tile 81 77 NULL_X77Y127 NULL 0
	)
	(tile 81 78 INT_X34Y117 INT 1
		(primitive_site TIEOFF_X46Y234 TIEOFF internal 3)
	)
	(tile 81 79 CLEXM_X34Y117 CLEXM 2
		(primitive_site SLICE_X56Y115 SLICEM internal 50)
		(primitive_site SLICE_X57Y115 SLICEX internal 43)
	)
	(tile 81 80 INT_X35Y117 INT 1
		(primitive_site TIEOFF_X48Y234 TIEOFF internal 3)
	)
	(tile 81 81 CLEXL_X35Y117 CLEXL 2
		(primitive_site SLICE_X58Y115 SLICEL internal 45)
		(primitive_site SLICE_X59Y115 SLICEX internal 43)
	)
	(tile 81 82 INT_X36Y117 INT 1
		(primitive_site TIEOFF_X50Y234 TIEOFF internal 3)
	)
	(tile 81 83 INT_INTERFACE_X36Y117 INT_INTERFACE 0
	)
	(tile 81 84 NULL_X84Y127 NULL 0
	)
	(tile 81 85 INT_X37Y117 INT 1
		(primitive_site TIEOFF_X51Y234 TIEOFF internal 3)
	)
	(tile 81 86 CLEXM_X37Y117 CLEXM 2
		(primitive_site SLICE_X60Y115 SLICEM internal 50)
		(primitive_site SLICE_X61Y115 SLICEX internal 43)
	)
	(tile 81 87 INT_X38Y117 INT 1
		(primitive_site TIEOFF_X53Y234 TIEOFF internal 3)
	)
	(tile 81 88 CLEXL_X38Y117 CLEXL 2
		(primitive_site SLICE_X62Y115 SLICEL internal 45)
		(primitive_site SLICE_X63Y115 SLICEX internal 43)
	)
	(tile 81 89 INT_BRAM_X39Y117 INT_BRAM 1
		(primitive_site TIEOFF_X55Y234 TIEOFF internal 3)
	)
	(tile 81 90 INT_INTERFACE_X39Y117 INT_INTERFACE 0
	)
	(tile 81 91 NULL_X91Y127 NULL 0
	)
	(tile 81 92 INT_X40Y117 INT 1
		(primitive_site TIEOFF_X56Y234 TIEOFF internal 3)
	)
	(tile 81 93 CLEXM_X40Y117 CLEXM 2
		(primitive_site SLICE_X64Y115 SLICEM internal 50)
		(primitive_site SLICE_X65Y115 SLICEX internal 43)
	)
	(tile 81 94 INT_X41Y117 INT 1
		(primitive_site TIEOFF_X58Y234 TIEOFF internal 3)
	)
	(tile 81 95 CLEXL_X41Y117 CLEXL 2
		(primitive_site SLICE_X66Y115 SLICEL internal 45)
		(primitive_site SLICE_X67Y115 SLICEX internal 43)
	)
	(tile 81 96 IOI_INT_X42Y117 IOI_INT 1
		(primitive_site TIEOFF_X60Y234 TIEOFF internal 3)
	)
	(tile 81 97 RIOI_X42Y117 RIOI 7
		(primitive_site OLOGIC_X17Y104 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y104 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y104 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y105 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y105 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y105 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y234 TIEOFF internal 3)
	)
	(tile 81 98 MCB_INT_X42Y117 MCB_INT 0
	)
	(tile 81 99 IOI_RTERM_X99Y127 IOI_RTERM 0
	)
	(tile 81 100 RIOB_X42Y117 RIOB 2
		(primitive_site H22 IOBS bonded 8)
		(primitive_site H21 IOBM bonded 8)
	)
	(tile 82 0 LIOB_X0Y116 LIOB 2
		(primitive_site K4 IOBM bonded 8)
		(primitive_site K3 IOBS bonded 8)
	)
	(tile 82 1 IOI_LTERM_X1Y126 IOI_LTERM 0
	)
	(tile 82 2 LIOI_INT_X0Y116 LIOI_INT 1
		(primitive_site TIEOFF_X0Y232 TIEOFF internal 3)
	)
	(tile 82 3 LIOI_X0Y116 LIOI 7
		(primitive_site OLOGIC_X0Y102 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y102 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y102 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y103 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y103 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y103 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y232 TIEOFF internal 3)
	)
	(tile 82 4 MCB_INT_X0Y116 MCB_INT 0
	)
	(tile 82 5 INT_X1Y116 INT 1
		(primitive_site TIEOFF_X2Y232 TIEOFF internal 3)
	)
	(tile 82 6 CLEXL_X1Y116 CLEXL 2
		(primitive_site SLICE_X0Y114 SLICEL internal 45)
		(primitive_site SLICE_X1Y114 SLICEX internal 43)
	)
	(tile 82 7 INT_X2Y116 INT 1
		(primitive_site TIEOFF_X4Y232 TIEOFF internal 3)
	)
	(tile 82 8 CLEXM_X2Y116 CLEXM 2
		(primitive_site SLICE_X2Y114 SLICEM internal 50)
		(primitive_site SLICE_X3Y114 SLICEX internal 43)
	)
	(tile 82 9 INT_BRAM_X3Y116 INT_BRAM 1
		(primitive_site TIEOFF_X6Y232 TIEOFF internal 3)
	)
	(tile 82 10 INT_INTERFACE_X3Y116 INT_INTERFACE 0
	)
	(tile 82 11 BRAMSITE2_X3Y116 BRAMSITE2 3
		(primitive_site RAMB16_X0Y58 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y58 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y59 RAMB8BWER internal 110)
	)
	(tile 82 12 INT_X4Y116 INT 1
		(primitive_site TIEOFF_X7Y232 TIEOFF internal 3)
	)
	(tile 82 13 CLEXL_X4Y116 CLEXL 2
		(primitive_site SLICE_X4Y114 SLICEL internal 45)
		(primitive_site SLICE_X5Y114 SLICEX internal 43)
	)
	(tile 82 14 INT_X5Y116 INT 1
		(primitive_site TIEOFF_X9Y232 TIEOFF internal 3)
	)
	(tile 82 15 CLEXM_X5Y116 CLEXM 2
		(primitive_site SLICE_X6Y114 SLICEM internal 50)
		(primitive_site SLICE_X7Y114 SLICEX internal 43)
	)
	(tile 82 16 INT_X6Y116 INT 1
		(primitive_site TIEOFF_X11Y232 TIEOFF internal 3)
	)
	(tile 82 17 CLEXL_X6Y116 CLEXL 2
		(primitive_site SLICE_X8Y114 SLICEL internal 45)
		(primitive_site SLICE_X9Y114 SLICEX internal 43)
	)
	(tile 82 18 INT_X7Y116 INT 1
		(primitive_site TIEOFF_X13Y232 TIEOFF internal 3)
	)
	(tile 82 19 CLEXM_X7Y116 CLEXM 2
		(primitive_site SLICE_X10Y114 SLICEM internal 50)
		(primitive_site SLICE_X11Y114 SLICEX internal 43)
	)
	(tile 82 20 INT_X8Y116 INT 1
		(primitive_site TIEOFF_X15Y232 TIEOFF internal 3)
	)
	(tile 82 21 INT_INTERFACE_X8Y116 INT_INTERFACE 0
	)
	(tile 82 22 MACCSITE2_X8Y116 MACCSITE2 1
		(primitive_site DSP48_X0Y29 DSP48A1 internal 346)
	)
	(tile 82 23 INT_X9Y116 INT 1
		(primitive_site TIEOFF_X16Y232 TIEOFF internal 3)
	)
	(tile 82 24 CLEXL_X9Y116 CLEXL 2
		(primitive_site SLICE_X12Y114 SLICEL internal 45)
		(primitive_site SLICE_X13Y114 SLICEX internal 43)
	)
	(tile 82 25 INT_X10Y116 INT 1
		(primitive_site TIEOFF_X17Y232 TIEOFF internal 3)
	)
	(tile 82 26 CLEXM_X10Y116 CLEXM 2
		(primitive_site SLICE_X14Y114 SLICEM internal 50)
		(primitive_site SLICE_X15Y114 SLICEX internal 43)
	)
	(tile 82 27 INT_X11Y116 INT 1
		(primitive_site TIEOFF_X18Y232 TIEOFF internal 3)
	)
	(tile 82 28 CLEXL_X11Y116 CLEXL 2
		(primitive_site SLICE_X16Y114 SLICEL internal 45)
		(primitive_site SLICE_X17Y114 SLICEX internal 43)
	)
	(tile 82 29 INT_X12Y116 INT 1
		(primitive_site TIEOFF_X19Y232 TIEOFF internal 3)
	)
	(tile 82 30 CLEXM_X12Y116 CLEXM 2
		(primitive_site SLICE_X18Y114 SLICEM internal 50)
		(primitive_site SLICE_X19Y114 SLICEX internal 43)
	)
	(tile 82 31 INT_X13Y116 INT 1
		(primitive_site TIEOFF_X20Y232 TIEOFF internal 3)
	)
	(tile 82 32 CLEXL_X13Y116 CLEXL 2
		(primitive_site SLICE_X20Y114 SLICEL internal 45)
		(primitive_site SLICE_X21Y114 SLICEX internal 43)
	)
	(tile 82 33 INT_BRAM_X14Y116 INT_BRAM 1
		(primitive_site TIEOFF_X21Y232 TIEOFF internal 3)
	)
	(tile 82 34 INT_INTERFACE_X14Y116 INT_INTERFACE 0
	)
	(tile 82 35 BRAMSITE2_X14Y116 BRAMSITE2 3
		(primitive_site RAMB16_X1Y58 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y58 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y59 RAMB8BWER internal 110)
	)
	(tile 82 36 INT_X15Y116 INT 1
		(primitive_site TIEOFF_X22Y232 TIEOFF internal 3)
	)
	(tile 82 37 CLEXM_X15Y116 CLEXM 2
		(primitive_site SLICE_X22Y114 SLICEM internal 50)
		(primitive_site SLICE_X23Y114 SLICEX internal 43)
	)
	(tile 82 38 INT_X16Y116 INT 1
		(primitive_site TIEOFF_X23Y232 TIEOFF internal 3)
	)
	(tile 82 39 CLEXL_X16Y116 CLEXL 2
		(primitive_site SLICE_X24Y114 SLICEL internal 45)
		(primitive_site SLICE_X25Y114 SLICEX internal 43)
	)
	(tile 82 40 INT_X17Y116 INT 1
		(primitive_site TIEOFF_X24Y232 TIEOFF internal 3)
	)
	(tile 82 41 CLEXM_X17Y116 CLEXM 2
		(primitive_site SLICE_X26Y114 SLICEM internal 50)
		(primitive_site SLICE_X27Y114 SLICEX internal 43)
	)
	(tile 82 42 INT_X18Y116 INT 1
		(primitive_site TIEOFF_X25Y232 TIEOFF internal 3)
	)
	(tile 82 43 CLEXL_X18Y116 CLEXL 2
		(primitive_site SLICE_X28Y114 SLICEL internal 45)
		(primitive_site SLICE_X29Y114 SLICEX internal 43)
	)
	(tile 82 44 INT_X19Y116 INT 1
		(primitive_site TIEOFF_X26Y232 TIEOFF internal 3)
	)
	(tile 82 45 CLEXM_X19Y116 CLEXM 2
		(primitive_site SLICE_X30Y114 SLICEM internal 50)
		(primitive_site SLICE_X31Y114 SLICEX internal 43)
	)
	(tile 82 46 INT_X20Y116 INT 1
		(primitive_site TIEOFF_X28Y232 TIEOFF internal 3)
	)
	(tile 82 47 CLEXL_X20Y116 CLEXL 2
		(primitive_site SLICE_X32Y114 SLICEL internal 45)
		(primitive_site SLICE_X33Y114 SLICEX internal 43)
	)
	(tile 82 48 NULL_X48Y126 NULL 0
	)
	(tile 82 49 REG_V_X20Y116 REG_V 0
	)
	(tile 82 50 INT_X21Y116 INT 1
		(primitive_site TIEOFF_X31Y232 TIEOFF internal 3)
	)
	(tile 82 51 CLEXM_X21Y116 CLEXM 2
		(primitive_site SLICE_X34Y114 SLICEM internal 50)
		(primitive_site SLICE_X35Y114 SLICEX internal 43)
	)
	(tile 82 52 INT_X22Y116 INT 1
		(primitive_site TIEOFF_X33Y232 TIEOFF internal 3)
	)
	(tile 82 53 CLEXL_X22Y116 CLEXL 2
		(primitive_site SLICE_X36Y114 SLICEL internal 45)
		(primitive_site SLICE_X37Y114 SLICEX internal 43)
	)
	(tile 82 54 INT_X23Y116 INT 1
		(primitive_site TIEOFF_X35Y232 TIEOFF internal 3)
	)
	(tile 82 55 CLEXM_X23Y116 CLEXM 2
		(primitive_site SLICE_X38Y114 SLICEM internal 50)
		(primitive_site SLICE_X39Y114 SLICEX internal 43)
	)
	(tile 82 56 INT_X24Y116 INT 1
		(primitive_site TIEOFF_X36Y232 TIEOFF internal 3)
	)
	(tile 82 57 CLEXL_X24Y116 CLEXL 2
		(primitive_site SLICE_X40Y114 SLICEL internal 45)
		(primitive_site SLICE_X41Y114 SLICEX internal 43)
	)
	(tile 82 58 INT_X25Y116 INT 1
		(primitive_site TIEOFF_X37Y232 TIEOFF internal 3)
	)
	(tile 82 59 CLEXM_X25Y116 CLEXM 2
		(primitive_site SLICE_X42Y114 SLICEM internal 50)
		(primitive_site SLICE_X43Y114 SLICEX internal 43)
	)
	(tile 82 60 INT_X26Y116 INT 1
		(primitive_site TIEOFF_X38Y232 TIEOFF internal 3)
	)
	(tile 82 61 CLEXL_X26Y116 CLEXL 2
		(primitive_site SLICE_X44Y114 SLICEL internal 45)
		(primitive_site SLICE_X45Y114 SLICEX internal 43)
	)
	(tile 82 62 INT_BRAM_X27Y116 INT_BRAM 1
		(primitive_site TIEOFF_X39Y232 TIEOFF internal 3)
	)
	(tile 82 63 INT_INTERFACE_X27Y116 INT_INTERFACE 0
	)
	(tile 82 64 BRAMSITE2_X27Y116 BRAMSITE2 3
		(primitive_site RAMB16_X2Y58 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y58 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y59 RAMB8BWER internal 110)
	)
	(tile 82 65 INT_X28Y116 INT 1
		(primitive_site TIEOFF_X40Y232 TIEOFF internal 3)
	)
	(tile 82 66 CLEXL_X28Y116 CLEXL 2
		(primitive_site SLICE_X46Y114 SLICEL internal 45)
		(primitive_site SLICE_X47Y114 SLICEX internal 43)
	)
	(tile 82 67 INT_X29Y116 INT 1
		(primitive_site TIEOFF_X41Y232 TIEOFF internal 3)
	)
	(tile 82 68 CLEXM_X29Y116 CLEXM 2
		(primitive_site SLICE_X48Y114 SLICEM internal 50)
		(primitive_site SLICE_X49Y114 SLICEX internal 43)
	)
	(tile 82 69 INT_X30Y116 INT 1
		(primitive_site TIEOFF_X42Y232 TIEOFF internal 3)
	)
	(tile 82 70 CLEXL_X30Y116 CLEXL 2
		(primitive_site SLICE_X50Y114 SLICEL internal 45)
		(primitive_site SLICE_X51Y114 SLICEX internal 43)
	)
	(tile 82 71 INT_X31Y116 INT 1
		(primitive_site TIEOFF_X43Y232 TIEOFF internal 3)
	)
	(tile 82 72 CLEXM_X31Y116 CLEXM 2
		(primitive_site SLICE_X52Y114 SLICEM internal 50)
		(primitive_site SLICE_X53Y114 SLICEX internal 43)
	)
	(tile 82 73 INT_X32Y116 INT 1
		(primitive_site TIEOFF_X44Y232 TIEOFF internal 3)
	)
	(tile 82 74 CLEXL_X32Y116 CLEXL 2
		(primitive_site SLICE_X54Y114 SLICEL internal 45)
		(primitive_site SLICE_X55Y114 SLICEX internal 43)
	)
	(tile 82 75 INT_X33Y116 INT 1
		(primitive_site TIEOFF_X45Y232 TIEOFF internal 3)
	)
	(tile 82 76 INT_INTERFACE_X33Y116 INT_INTERFACE 0
	)
	(tile 82 77 MACCSITE2_X33Y116 MACCSITE2 1
		(primitive_site DSP48_X1Y29 DSP48A1 internal 346)
	)
	(tile 82 78 INT_X34Y116 INT 1
		(primitive_site TIEOFF_X46Y232 TIEOFF internal 3)
	)
	(tile 82 79 CLEXM_X34Y116 CLEXM 2
		(primitive_site SLICE_X56Y114 SLICEM internal 50)
		(primitive_site SLICE_X57Y114 SLICEX internal 43)
	)
	(tile 82 80 INT_X35Y116 INT 1
		(primitive_site TIEOFF_X48Y232 TIEOFF internal 3)
	)
	(tile 82 81 CLEXL_X35Y116 CLEXL 2
		(primitive_site SLICE_X58Y114 SLICEL internal 45)
		(primitive_site SLICE_X59Y114 SLICEX internal 43)
	)
	(tile 82 82 INT_X36Y116 INT 1
		(primitive_site TIEOFF_X50Y232 TIEOFF internal 3)
	)
	(tile 82 83 INT_INTERFACE_X36Y116 INT_INTERFACE 0
	)
	(tile 82 84 MACCSITE2_X36Y116 MACCSITE2 1
		(primitive_site DSP48_X2Y29 DSP48A1 internal 346)
	)
	(tile 82 85 INT_X37Y116 INT 1
		(primitive_site TIEOFF_X51Y232 TIEOFF internal 3)
	)
	(tile 82 86 CLEXM_X37Y116 CLEXM 2
		(primitive_site SLICE_X60Y114 SLICEM internal 50)
		(primitive_site SLICE_X61Y114 SLICEX internal 43)
	)
	(tile 82 87 INT_X38Y116 INT 1
		(primitive_site TIEOFF_X53Y232 TIEOFF internal 3)
	)
	(tile 82 88 CLEXL_X38Y116 CLEXL 2
		(primitive_site SLICE_X62Y114 SLICEL internal 45)
		(primitive_site SLICE_X63Y114 SLICEX internal 43)
	)
	(tile 82 89 INT_BRAM_X39Y116 INT_BRAM 1
		(primitive_site TIEOFF_X55Y232 TIEOFF internal 3)
	)
	(tile 82 90 INT_INTERFACE_X39Y116 INT_INTERFACE 0
	)
	(tile 82 91 BRAMSITE2_X39Y116 BRAMSITE2 3
		(primitive_site RAMB16_X3Y58 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y58 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y59 RAMB8BWER internal 110)
	)
	(tile 82 92 INT_X40Y116 INT 1
		(primitive_site TIEOFF_X56Y232 TIEOFF internal 3)
	)
	(tile 82 93 CLEXM_X40Y116 CLEXM 2
		(primitive_site SLICE_X64Y114 SLICEM internal 50)
		(primitive_site SLICE_X65Y114 SLICEX internal 43)
	)
	(tile 82 94 INT_X41Y116 INT 1
		(primitive_site TIEOFF_X58Y232 TIEOFF internal 3)
	)
	(tile 82 95 CLEXL_X41Y116 CLEXL 2
		(primitive_site SLICE_X66Y114 SLICEL internal 45)
		(primitive_site SLICE_X67Y114 SLICEX internal 43)
	)
	(tile 82 96 IOI_INT_X42Y116 IOI_INT 1
		(primitive_site TIEOFF_X60Y232 TIEOFF internal 3)
	)
	(tile 82 97 RIOI_X42Y116 RIOI 7
		(primitive_site OLOGIC_X17Y102 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y102 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y102 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y103 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y103 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y103 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y232 TIEOFF internal 3)
	)
	(tile 82 98 MCB_INT_X42Y116 MCB_INT 0
	)
	(tile 82 99 IOI_RTERM_X99Y126 IOI_RTERM 0
	)
	(tile 82 100 RIOB_X42Y116 RIOB 2
		(primitive_site C22 IOBS bonded 8)
		(primitive_site C20 IOBM bonded 8)
	)
	(tile 83 0 EMP_LIOB_X0Y125 EMP_LIOB 0
	)
	(tile 83 1 IOI_LTERM_X1Y125 IOI_LTERM 0
	)
	(tile 83 2 INT_X0Y115 INT 1
		(primitive_site TIEOFF_X0Y230 TIEOFF internal 3)
	)
	(tile 83 3 INT_INTERFACE_X0Y115 INT_INTERFACE 0
	)
	(tile 83 4 NULL_X4Y125 NULL 0
	)
	(tile 83 5 INT_X1Y115 INT 1
		(primitive_site TIEOFF_X2Y230 TIEOFF internal 3)
	)
	(tile 83 6 CLEXL_X1Y115 CLEXL 2
		(primitive_site SLICE_X0Y113 SLICEL internal 45)
		(primitive_site SLICE_X1Y113 SLICEX internal 43)
	)
	(tile 83 7 INT_X2Y115 INT 1
		(primitive_site TIEOFF_X4Y230 TIEOFF internal 3)
	)
	(tile 83 8 CLEXM_X2Y115 CLEXM 2
		(primitive_site SLICE_X2Y113 SLICEM internal 50)
		(primitive_site SLICE_X3Y113 SLICEX internal 43)
	)
	(tile 83 9 INT_BRAM_X3Y115 INT_BRAM 1
		(primitive_site TIEOFF_X6Y230 TIEOFF internal 3)
	)
	(tile 83 10 INT_INTERFACE_X3Y115 INT_INTERFACE 0
	)
	(tile 83 11 NULL_X11Y125 NULL 0
	)
	(tile 83 12 INT_X4Y115 INT 1
		(primitive_site TIEOFF_X7Y230 TIEOFF internal 3)
	)
	(tile 83 13 CLEXL_X4Y115 CLEXL 2
		(primitive_site SLICE_X4Y113 SLICEL internal 45)
		(primitive_site SLICE_X5Y113 SLICEX internal 43)
	)
	(tile 83 14 INT_X5Y115 INT 1
		(primitive_site TIEOFF_X9Y230 TIEOFF internal 3)
	)
	(tile 83 15 CLEXM_X5Y115 CLEXM 2
		(primitive_site SLICE_X6Y113 SLICEM internal 50)
		(primitive_site SLICE_X7Y113 SLICEX internal 43)
	)
	(tile 83 16 INT_X6Y115 INT 1
		(primitive_site TIEOFF_X11Y230 TIEOFF internal 3)
	)
	(tile 83 17 CLEXL_X6Y115 CLEXL 2
		(primitive_site SLICE_X8Y113 SLICEL internal 45)
		(primitive_site SLICE_X9Y113 SLICEX internal 43)
	)
	(tile 83 18 INT_X7Y115 INT 1
		(primitive_site TIEOFF_X13Y230 TIEOFF internal 3)
	)
	(tile 83 19 CLEXM_X7Y115 CLEXM 2
		(primitive_site SLICE_X10Y113 SLICEM internal 50)
		(primitive_site SLICE_X11Y113 SLICEX internal 43)
	)
	(tile 83 20 INT_X8Y115 INT 1
		(primitive_site TIEOFF_X15Y230 TIEOFF internal 3)
	)
	(tile 83 21 INT_INTERFACE_X8Y115 INT_INTERFACE 0
	)
	(tile 83 22 NULL_X22Y125 NULL 0
	)
	(tile 83 23 INT_X9Y115 INT 1
		(primitive_site TIEOFF_X16Y230 TIEOFF internal 3)
	)
	(tile 83 24 CLEXL_X9Y115 CLEXL 2
		(primitive_site SLICE_X12Y113 SLICEL internal 45)
		(primitive_site SLICE_X13Y113 SLICEX internal 43)
	)
	(tile 83 25 INT_X10Y115 INT 1
		(primitive_site TIEOFF_X17Y230 TIEOFF internal 3)
	)
	(tile 83 26 CLEXM_X10Y115 CLEXM 2
		(primitive_site SLICE_X14Y113 SLICEM internal 50)
		(primitive_site SLICE_X15Y113 SLICEX internal 43)
	)
	(tile 83 27 INT_X11Y115 INT 1
		(primitive_site TIEOFF_X18Y230 TIEOFF internal 3)
	)
	(tile 83 28 CLEXL_X11Y115 CLEXL 2
		(primitive_site SLICE_X16Y113 SLICEL internal 45)
		(primitive_site SLICE_X17Y113 SLICEX internal 43)
	)
	(tile 83 29 INT_X12Y115 INT 1
		(primitive_site TIEOFF_X19Y230 TIEOFF internal 3)
	)
	(tile 83 30 CLEXM_X12Y115 CLEXM 2
		(primitive_site SLICE_X18Y113 SLICEM internal 50)
		(primitive_site SLICE_X19Y113 SLICEX internal 43)
	)
	(tile 83 31 INT_X13Y115 INT 1
		(primitive_site TIEOFF_X20Y230 TIEOFF internal 3)
	)
	(tile 83 32 CLEXL_X13Y115 CLEXL 2
		(primitive_site SLICE_X20Y113 SLICEL internal 45)
		(primitive_site SLICE_X21Y113 SLICEX internal 43)
	)
	(tile 83 33 INT_BRAM_X14Y115 INT_BRAM 1
		(primitive_site TIEOFF_X21Y230 TIEOFF internal 3)
	)
	(tile 83 34 INT_INTERFACE_X14Y115 INT_INTERFACE 0
	)
	(tile 83 35 NULL_X35Y125 NULL 0
	)
	(tile 83 36 INT_X15Y115 INT 1
		(primitive_site TIEOFF_X22Y230 TIEOFF internal 3)
	)
	(tile 83 37 CLEXM_X15Y115 CLEXM 2
		(primitive_site SLICE_X22Y113 SLICEM internal 50)
		(primitive_site SLICE_X23Y113 SLICEX internal 43)
	)
	(tile 83 38 INT_X16Y115 INT 1
		(primitive_site TIEOFF_X23Y230 TIEOFF internal 3)
	)
	(tile 83 39 CLEXL_X16Y115 CLEXL 2
		(primitive_site SLICE_X24Y113 SLICEL internal 45)
		(primitive_site SLICE_X25Y113 SLICEX internal 43)
	)
	(tile 83 40 INT_X17Y115 INT 1
		(primitive_site TIEOFF_X24Y230 TIEOFF internal 3)
	)
	(tile 83 41 CLEXM_X17Y115 CLEXM 2
		(primitive_site SLICE_X26Y113 SLICEM internal 50)
		(primitive_site SLICE_X27Y113 SLICEX internal 43)
	)
	(tile 83 42 INT_X18Y115 INT 1
		(primitive_site TIEOFF_X25Y230 TIEOFF internal 3)
	)
	(tile 83 43 CLEXL_X18Y115 CLEXL 2
		(primitive_site SLICE_X28Y113 SLICEL internal 45)
		(primitive_site SLICE_X29Y113 SLICEX internal 43)
	)
	(tile 83 44 INT_X19Y115 INT 1
		(primitive_site TIEOFF_X26Y230 TIEOFF internal 3)
	)
	(tile 83 45 CLEXM_X19Y115 CLEXM 2
		(primitive_site SLICE_X30Y113 SLICEM internal 50)
		(primitive_site SLICE_X31Y113 SLICEX internal 43)
	)
	(tile 83 46 INT_X20Y115 INT 1
		(primitive_site TIEOFF_X28Y230 TIEOFF internal 3)
	)
	(tile 83 47 CLEXL_X20Y115 CLEXL 2
		(primitive_site SLICE_X32Y113 SLICEL internal 45)
		(primitive_site SLICE_X33Y113 SLICEX internal 43)
	)
	(tile 83 48 NULL_X48Y125 NULL 0
	)
	(tile 83 49 REG_V_X20Y115 REG_V 0
	)
	(tile 83 50 INT_X21Y115 INT 1
		(primitive_site TIEOFF_X31Y230 TIEOFF internal 3)
	)
	(tile 83 51 CLEXM_X21Y115 CLEXM 2
		(primitive_site SLICE_X34Y113 SLICEM internal 50)
		(primitive_site SLICE_X35Y113 SLICEX internal 43)
	)
	(tile 83 52 INT_X22Y115 INT 1
		(primitive_site TIEOFF_X33Y230 TIEOFF internal 3)
	)
	(tile 83 53 CLEXL_X22Y115 CLEXL 2
		(primitive_site SLICE_X36Y113 SLICEL internal 45)
		(primitive_site SLICE_X37Y113 SLICEX internal 43)
	)
	(tile 83 54 INT_X23Y115 INT 1
		(primitive_site TIEOFF_X35Y230 TIEOFF internal 3)
	)
	(tile 83 55 CLEXM_X23Y115 CLEXM 2
		(primitive_site SLICE_X38Y113 SLICEM internal 50)
		(primitive_site SLICE_X39Y113 SLICEX internal 43)
	)
	(tile 83 56 INT_X24Y115 INT 1
		(primitive_site TIEOFF_X36Y230 TIEOFF internal 3)
	)
	(tile 83 57 CLEXL_X24Y115 CLEXL 2
		(primitive_site SLICE_X40Y113 SLICEL internal 45)
		(primitive_site SLICE_X41Y113 SLICEX internal 43)
	)
	(tile 83 58 INT_X25Y115 INT 1
		(primitive_site TIEOFF_X37Y230 TIEOFF internal 3)
	)
	(tile 83 59 CLEXM_X25Y115 CLEXM 2
		(primitive_site SLICE_X42Y113 SLICEM internal 50)
		(primitive_site SLICE_X43Y113 SLICEX internal 43)
	)
	(tile 83 60 INT_X26Y115 INT 1
		(primitive_site TIEOFF_X38Y230 TIEOFF internal 3)
	)
	(tile 83 61 CLEXL_X26Y115 CLEXL 2
		(primitive_site SLICE_X44Y113 SLICEL internal 45)
		(primitive_site SLICE_X45Y113 SLICEX internal 43)
	)
	(tile 83 62 INT_BRAM_X27Y115 INT_BRAM 1
		(primitive_site TIEOFF_X39Y230 TIEOFF internal 3)
	)
	(tile 83 63 INT_INTERFACE_X27Y115 INT_INTERFACE 0
	)
	(tile 83 64 NULL_X64Y125 NULL 0
	)
	(tile 83 65 INT_X28Y115 INT 1
		(primitive_site TIEOFF_X40Y230 TIEOFF internal 3)
	)
	(tile 83 66 CLEXL_X28Y115 CLEXL 2
		(primitive_site SLICE_X46Y113 SLICEL internal 45)
		(primitive_site SLICE_X47Y113 SLICEX internal 43)
	)
	(tile 83 67 INT_X29Y115 INT 1
		(primitive_site TIEOFF_X41Y230 TIEOFF internal 3)
	)
	(tile 83 68 CLEXM_X29Y115 CLEXM 2
		(primitive_site SLICE_X48Y113 SLICEM internal 50)
		(primitive_site SLICE_X49Y113 SLICEX internal 43)
	)
	(tile 83 69 INT_X30Y115 INT 1
		(primitive_site TIEOFF_X42Y230 TIEOFF internal 3)
	)
	(tile 83 70 CLEXL_X30Y115 CLEXL 2
		(primitive_site SLICE_X50Y113 SLICEL internal 45)
		(primitive_site SLICE_X51Y113 SLICEX internal 43)
	)
	(tile 83 71 INT_X31Y115 INT 1
		(primitive_site TIEOFF_X43Y230 TIEOFF internal 3)
	)
	(tile 83 72 CLEXM_X31Y115 CLEXM 2
		(primitive_site SLICE_X52Y113 SLICEM internal 50)
		(primitive_site SLICE_X53Y113 SLICEX internal 43)
	)
	(tile 83 73 INT_X32Y115 INT 1
		(primitive_site TIEOFF_X44Y230 TIEOFF internal 3)
	)
	(tile 83 74 CLEXL_X32Y115 CLEXL 2
		(primitive_site SLICE_X54Y113 SLICEL internal 45)
		(primitive_site SLICE_X55Y113 SLICEX internal 43)
	)
	(tile 83 75 INT_X33Y115 INT 1
		(primitive_site TIEOFF_X45Y230 TIEOFF internal 3)
	)
	(tile 83 76 INT_INTERFACE_X33Y115 INT_INTERFACE 0
	)
	(tile 83 77 NULL_X77Y125 NULL 0
	)
	(tile 83 78 INT_X34Y115 INT 1
		(primitive_site TIEOFF_X46Y230 TIEOFF internal 3)
	)
	(tile 83 79 CLEXM_X34Y115 CLEXM 2
		(primitive_site SLICE_X56Y113 SLICEM internal 50)
		(primitive_site SLICE_X57Y113 SLICEX internal 43)
	)
	(tile 83 80 INT_X35Y115 INT 1
		(primitive_site TIEOFF_X48Y230 TIEOFF internal 3)
	)
	(tile 83 81 CLEXL_X35Y115 CLEXL 2
		(primitive_site SLICE_X58Y113 SLICEL internal 45)
		(primitive_site SLICE_X59Y113 SLICEX internal 43)
	)
	(tile 83 82 INT_X36Y115 INT 1
		(primitive_site TIEOFF_X50Y230 TIEOFF internal 3)
	)
	(tile 83 83 INT_INTERFACE_X36Y115 INT_INTERFACE 0
	)
	(tile 83 84 NULL_X84Y125 NULL 0
	)
	(tile 83 85 INT_X37Y115 INT 1
		(primitive_site TIEOFF_X51Y230 TIEOFF internal 3)
	)
	(tile 83 86 CLEXM_X37Y115 CLEXM 2
		(primitive_site SLICE_X60Y113 SLICEM internal 50)
		(primitive_site SLICE_X61Y113 SLICEX internal 43)
	)
	(tile 83 87 INT_X38Y115 INT 1
		(primitive_site TIEOFF_X53Y230 TIEOFF internal 3)
	)
	(tile 83 88 CLEXL_X38Y115 CLEXL 2
		(primitive_site SLICE_X62Y113 SLICEL internal 45)
		(primitive_site SLICE_X63Y113 SLICEX internal 43)
	)
	(tile 83 89 INT_BRAM_X39Y115 INT_BRAM 1
		(primitive_site TIEOFF_X55Y230 TIEOFF internal 3)
	)
	(tile 83 90 INT_INTERFACE_X39Y115 INT_INTERFACE 0
	)
	(tile 83 91 NULL_X91Y125 NULL 0
	)
	(tile 83 92 INT_X40Y115 INT 1
		(primitive_site TIEOFF_X56Y230 TIEOFF internal 3)
	)
	(tile 83 93 CLEXM_X40Y115 CLEXM 2
		(primitive_site SLICE_X64Y113 SLICEM internal 50)
		(primitive_site SLICE_X65Y113 SLICEX internal 43)
	)
	(tile 83 94 INT_X41Y115 INT 1
		(primitive_site TIEOFF_X58Y230 TIEOFF internal 3)
	)
	(tile 83 95 CLEXL_X41Y115 CLEXL 2
		(primitive_site SLICE_X66Y113 SLICEL internal 45)
		(primitive_site SLICE_X67Y113 SLICEX internal 43)
	)
	(tile 83 96 INT_X42Y115 INT 1
		(primitive_site TIEOFF_X60Y230 TIEOFF internal 3)
	)
	(tile 83 97 INT_INTERFACE_X42Y115 INT_INTERFACE 0
	)
	(tile 83 98 NULL_X98Y125 NULL 0
	)
	(tile 83 99 IOI_RTERM_X99Y125 IOI_RTERM 0
	)
	(tile 83 100 EMP_RIOB_X42Y115 EMP_RIOB 0
	)
	(tile 84 0 EMP_LIOB_X0Y124 EMP_LIOB 0
	)
	(tile 84 1 IOI_LTERM_X1Y124 IOI_LTERM 0
	)
	(tile 84 2 INT_X0Y114 INT 1
		(primitive_site TIEOFF_X0Y228 TIEOFF internal 3)
	)
	(tile 84 3 INT_INTERFACE_X0Y114 INT_INTERFACE 0
	)
	(tile 84 4 NULL_X4Y124 NULL 0
	)
	(tile 84 5 INT_X1Y114 INT 1
		(primitive_site TIEOFF_X2Y228 TIEOFF internal 3)
	)
	(tile 84 6 CLEXL_X1Y114 CLEXL 2
		(primitive_site SLICE_X0Y112 SLICEL internal 45)
		(primitive_site SLICE_X1Y112 SLICEX internal 43)
	)
	(tile 84 7 INT_X2Y114 INT 1
		(primitive_site TIEOFF_X4Y228 TIEOFF internal 3)
	)
	(tile 84 8 CLEXM_X2Y114 CLEXM 2
		(primitive_site SLICE_X2Y112 SLICEM internal 50)
		(primitive_site SLICE_X3Y112 SLICEX internal 43)
	)
	(tile 84 9 INT_BRAM_X3Y114 INT_BRAM 1
		(primitive_site TIEOFF_X6Y228 TIEOFF internal 3)
	)
	(tile 84 10 INT_INTERFACE_X3Y114 INT_INTERFACE 0
	)
	(tile 84 11 NULL_X11Y124 NULL 0
	)
	(tile 84 12 INT_X4Y114 INT 1
		(primitive_site TIEOFF_X7Y228 TIEOFF internal 3)
	)
	(tile 84 13 CLEXL_X4Y114 CLEXL 2
		(primitive_site SLICE_X4Y112 SLICEL internal 45)
		(primitive_site SLICE_X5Y112 SLICEX internal 43)
	)
	(tile 84 14 INT_X5Y114 INT 1
		(primitive_site TIEOFF_X9Y228 TIEOFF internal 3)
	)
	(tile 84 15 CLEXM_X5Y114 CLEXM 2
		(primitive_site SLICE_X6Y112 SLICEM internal 50)
		(primitive_site SLICE_X7Y112 SLICEX internal 43)
	)
	(tile 84 16 INT_X6Y114 INT 1
		(primitive_site TIEOFF_X11Y228 TIEOFF internal 3)
	)
	(tile 84 17 CLEXL_X6Y114 CLEXL 2
		(primitive_site SLICE_X8Y112 SLICEL internal 45)
		(primitive_site SLICE_X9Y112 SLICEX internal 43)
	)
	(tile 84 18 INT_X7Y114 INT 1
		(primitive_site TIEOFF_X13Y228 TIEOFF internal 3)
	)
	(tile 84 19 CLEXM_X7Y114 CLEXM 2
		(primitive_site SLICE_X10Y112 SLICEM internal 50)
		(primitive_site SLICE_X11Y112 SLICEX internal 43)
	)
	(tile 84 20 INT_X8Y114 INT 1
		(primitive_site TIEOFF_X15Y228 TIEOFF internal 3)
	)
	(tile 84 21 INT_INTERFACE_X8Y114 INT_INTERFACE 0
	)
	(tile 84 22 NULL_X22Y124 NULL 0
	)
	(tile 84 23 INT_X9Y114 INT 1
		(primitive_site TIEOFF_X16Y228 TIEOFF internal 3)
	)
	(tile 84 24 CLEXL_X9Y114 CLEXL 2
		(primitive_site SLICE_X12Y112 SLICEL internal 45)
		(primitive_site SLICE_X13Y112 SLICEX internal 43)
	)
	(tile 84 25 INT_X10Y114 INT 1
		(primitive_site TIEOFF_X17Y228 TIEOFF internal 3)
	)
	(tile 84 26 CLEXM_X10Y114 CLEXM 2
		(primitive_site SLICE_X14Y112 SLICEM internal 50)
		(primitive_site SLICE_X15Y112 SLICEX internal 43)
	)
	(tile 84 27 INT_X11Y114 INT 1
		(primitive_site TIEOFF_X18Y228 TIEOFF internal 3)
	)
	(tile 84 28 CLEXL_X11Y114 CLEXL 2
		(primitive_site SLICE_X16Y112 SLICEL internal 45)
		(primitive_site SLICE_X17Y112 SLICEX internal 43)
	)
	(tile 84 29 INT_X12Y114 INT 1
		(primitive_site TIEOFF_X19Y228 TIEOFF internal 3)
	)
	(tile 84 30 CLEXM_X12Y114 CLEXM 2
		(primitive_site SLICE_X18Y112 SLICEM internal 50)
		(primitive_site SLICE_X19Y112 SLICEX internal 43)
	)
	(tile 84 31 INT_X13Y114 INT 1
		(primitive_site TIEOFF_X20Y228 TIEOFF internal 3)
	)
	(tile 84 32 CLEXL_X13Y114 CLEXL 2
		(primitive_site SLICE_X20Y112 SLICEL internal 45)
		(primitive_site SLICE_X21Y112 SLICEX internal 43)
	)
	(tile 84 33 INT_BRAM_X14Y114 INT_BRAM 1
		(primitive_site TIEOFF_X21Y228 TIEOFF internal 3)
	)
	(tile 84 34 INT_INTERFACE_X14Y114 INT_INTERFACE 0
	)
	(tile 84 35 NULL_X35Y124 NULL 0
	)
	(tile 84 36 INT_X15Y114 INT 1
		(primitive_site TIEOFF_X22Y228 TIEOFF internal 3)
	)
	(tile 84 37 CLEXM_X15Y114 CLEXM 2
		(primitive_site SLICE_X22Y112 SLICEM internal 50)
		(primitive_site SLICE_X23Y112 SLICEX internal 43)
	)
	(tile 84 38 INT_X16Y114 INT 1
		(primitive_site TIEOFF_X23Y228 TIEOFF internal 3)
	)
	(tile 84 39 CLEXL_X16Y114 CLEXL 2
		(primitive_site SLICE_X24Y112 SLICEL internal 45)
		(primitive_site SLICE_X25Y112 SLICEX internal 43)
	)
	(tile 84 40 INT_X17Y114 INT 1
		(primitive_site TIEOFF_X24Y228 TIEOFF internal 3)
	)
	(tile 84 41 CLEXM_X17Y114 CLEXM 2
		(primitive_site SLICE_X26Y112 SLICEM internal 50)
		(primitive_site SLICE_X27Y112 SLICEX internal 43)
	)
	(tile 84 42 INT_X18Y114 INT 1
		(primitive_site TIEOFF_X25Y228 TIEOFF internal 3)
	)
	(tile 84 43 CLEXL_X18Y114 CLEXL 2
		(primitive_site SLICE_X28Y112 SLICEL internal 45)
		(primitive_site SLICE_X29Y112 SLICEX internal 43)
	)
	(tile 84 44 INT_X19Y114 INT 1
		(primitive_site TIEOFF_X26Y228 TIEOFF internal 3)
	)
	(tile 84 45 CLEXM_X19Y114 CLEXM 2
		(primitive_site SLICE_X30Y112 SLICEM internal 50)
		(primitive_site SLICE_X31Y112 SLICEX internal 43)
	)
	(tile 84 46 INT_X20Y114 INT 1
		(primitive_site TIEOFF_X28Y228 TIEOFF internal 3)
	)
	(tile 84 47 CLEXL_X20Y114 CLEXL 2
		(primitive_site SLICE_X32Y112 SLICEL internal 45)
		(primitive_site SLICE_X33Y112 SLICEX internal 43)
	)
	(tile 84 48 NULL_X48Y124 NULL 0
	)
	(tile 84 49 REG_V_X20Y114 REG_V 0
	)
	(tile 84 50 INT_X21Y114 INT 1
		(primitive_site TIEOFF_X31Y228 TIEOFF internal 3)
	)
	(tile 84 51 CLEXM_X21Y114 CLEXM 2
		(primitive_site SLICE_X34Y112 SLICEM internal 50)
		(primitive_site SLICE_X35Y112 SLICEX internal 43)
	)
	(tile 84 52 INT_X22Y114 INT 1
		(primitive_site TIEOFF_X33Y228 TIEOFF internal 3)
	)
	(tile 84 53 CLEXL_X22Y114 CLEXL 2
		(primitive_site SLICE_X36Y112 SLICEL internal 45)
		(primitive_site SLICE_X37Y112 SLICEX internal 43)
	)
	(tile 84 54 INT_X23Y114 INT 1
		(primitive_site TIEOFF_X35Y228 TIEOFF internal 3)
	)
	(tile 84 55 CLEXM_X23Y114 CLEXM 2
		(primitive_site SLICE_X38Y112 SLICEM internal 50)
		(primitive_site SLICE_X39Y112 SLICEX internal 43)
	)
	(tile 84 56 INT_X24Y114 INT 1
		(primitive_site TIEOFF_X36Y228 TIEOFF internal 3)
	)
	(tile 84 57 CLEXL_X24Y114 CLEXL 2
		(primitive_site SLICE_X40Y112 SLICEL internal 45)
		(primitive_site SLICE_X41Y112 SLICEX internal 43)
	)
	(tile 84 58 INT_X25Y114 INT 1
		(primitive_site TIEOFF_X37Y228 TIEOFF internal 3)
	)
	(tile 84 59 CLEXM_X25Y114 CLEXM 2
		(primitive_site SLICE_X42Y112 SLICEM internal 50)
		(primitive_site SLICE_X43Y112 SLICEX internal 43)
	)
	(tile 84 60 INT_X26Y114 INT 1
		(primitive_site TIEOFF_X38Y228 TIEOFF internal 3)
	)
	(tile 84 61 CLEXL_X26Y114 CLEXL 2
		(primitive_site SLICE_X44Y112 SLICEL internal 45)
		(primitive_site SLICE_X45Y112 SLICEX internal 43)
	)
	(tile 84 62 INT_BRAM_X27Y114 INT_BRAM 1
		(primitive_site TIEOFF_X39Y228 TIEOFF internal 3)
	)
	(tile 84 63 INT_INTERFACE_X27Y114 INT_INTERFACE 0
	)
	(tile 84 64 NULL_X64Y124 NULL 0
	)
	(tile 84 65 INT_X28Y114 INT 1
		(primitive_site TIEOFF_X40Y228 TIEOFF internal 3)
	)
	(tile 84 66 CLEXL_X28Y114 CLEXL 2
		(primitive_site SLICE_X46Y112 SLICEL internal 45)
		(primitive_site SLICE_X47Y112 SLICEX internal 43)
	)
	(tile 84 67 INT_X29Y114 INT 1
		(primitive_site TIEOFF_X41Y228 TIEOFF internal 3)
	)
	(tile 84 68 CLEXM_X29Y114 CLEXM 2
		(primitive_site SLICE_X48Y112 SLICEM internal 50)
		(primitive_site SLICE_X49Y112 SLICEX internal 43)
	)
	(tile 84 69 INT_X30Y114 INT 1
		(primitive_site TIEOFF_X42Y228 TIEOFF internal 3)
	)
	(tile 84 70 CLEXL_X30Y114 CLEXL 2
		(primitive_site SLICE_X50Y112 SLICEL internal 45)
		(primitive_site SLICE_X51Y112 SLICEX internal 43)
	)
	(tile 84 71 INT_X31Y114 INT 1
		(primitive_site TIEOFF_X43Y228 TIEOFF internal 3)
	)
	(tile 84 72 CLEXM_X31Y114 CLEXM 2
		(primitive_site SLICE_X52Y112 SLICEM internal 50)
		(primitive_site SLICE_X53Y112 SLICEX internal 43)
	)
	(tile 84 73 INT_X32Y114 INT 1
		(primitive_site TIEOFF_X44Y228 TIEOFF internal 3)
	)
	(tile 84 74 CLEXL_X32Y114 CLEXL 2
		(primitive_site SLICE_X54Y112 SLICEL internal 45)
		(primitive_site SLICE_X55Y112 SLICEX internal 43)
	)
	(tile 84 75 INT_X33Y114 INT 1
		(primitive_site TIEOFF_X45Y228 TIEOFF internal 3)
	)
	(tile 84 76 INT_INTERFACE_X33Y114 INT_INTERFACE 0
	)
	(tile 84 77 NULL_X77Y124 NULL 0
	)
	(tile 84 78 INT_X34Y114 INT 1
		(primitive_site TIEOFF_X46Y228 TIEOFF internal 3)
	)
	(tile 84 79 CLEXM_X34Y114 CLEXM 2
		(primitive_site SLICE_X56Y112 SLICEM internal 50)
		(primitive_site SLICE_X57Y112 SLICEX internal 43)
	)
	(tile 84 80 INT_X35Y114 INT 1
		(primitive_site TIEOFF_X48Y228 TIEOFF internal 3)
	)
	(tile 84 81 CLEXL_X35Y114 CLEXL 2
		(primitive_site SLICE_X58Y112 SLICEL internal 45)
		(primitive_site SLICE_X59Y112 SLICEX internal 43)
	)
	(tile 84 82 INT_X36Y114 INT 1
		(primitive_site TIEOFF_X50Y228 TIEOFF internal 3)
	)
	(tile 84 83 INT_INTERFACE_X36Y114 INT_INTERFACE 0
	)
	(tile 84 84 NULL_X84Y124 NULL 0
	)
	(tile 84 85 INT_X37Y114 INT 1
		(primitive_site TIEOFF_X51Y228 TIEOFF internal 3)
	)
	(tile 84 86 CLEXM_X37Y114 CLEXM 2
		(primitive_site SLICE_X60Y112 SLICEM internal 50)
		(primitive_site SLICE_X61Y112 SLICEX internal 43)
	)
	(tile 84 87 INT_X38Y114 INT 1
		(primitive_site TIEOFF_X53Y228 TIEOFF internal 3)
	)
	(tile 84 88 CLEXL_X38Y114 CLEXL 2
		(primitive_site SLICE_X62Y112 SLICEL internal 45)
		(primitive_site SLICE_X63Y112 SLICEX internal 43)
	)
	(tile 84 89 INT_BRAM_X39Y114 INT_BRAM 1
		(primitive_site TIEOFF_X55Y228 TIEOFF internal 3)
	)
	(tile 84 90 INT_INTERFACE_X39Y114 INT_INTERFACE 0
	)
	(tile 84 91 NULL_X91Y124 NULL 0
	)
	(tile 84 92 INT_X40Y114 INT 1
		(primitive_site TIEOFF_X56Y228 TIEOFF internal 3)
	)
	(tile 84 93 CLEXM_X40Y114 CLEXM 2
		(primitive_site SLICE_X64Y112 SLICEM internal 50)
		(primitive_site SLICE_X65Y112 SLICEX internal 43)
	)
	(tile 84 94 INT_X41Y114 INT 1
		(primitive_site TIEOFF_X58Y228 TIEOFF internal 3)
	)
	(tile 84 95 CLEXL_X41Y114 CLEXL 2
		(primitive_site SLICE_X66Y112 SLICEL internal 45)
		(primitive_site SLICE_X67Y112 SLICEX internal 43)
	)
	(tile 84 96 INT_X42Y114 INT 1
		(primitive_site TIEOFF_X60Y228 TIEOFF internal 3)
	)
	(tile 84 97 INT_INTERFACE_X42Y114 INT_INTERFACE 0
	)
	(tile 84 98 NULL_X98Y124 NULL 0
	)
	(tile 84 99 IOI_RTERM_X99Y124 IOI_RTERM 0
	)
	(tile 84 100 EMP_RIOB_X42Y114 EMP_RIOB 0
	)
	(tile 85 0 EMP_LIOB_X0Y123 EMP_LIOB 0
	)
	(tile 85 1 IOI_LTERM_X1Y123 IOI_LTERM 0
	)
	(tile 85 2 INT_X0Y113 INT 1
		(primitive_site TIEOFF_X0Y226 TIEOFF internal 3)
	)
	(tile 85 3 INT_INTERFACE_X0Y113 INT_INTERFACE 0
	)
	(tile 85 4 NULL_X4Y123 NULL 0
	)
	(tile 85 5 INT_X1Y113 INT 1
		(primitive_site TIEOFF_X2Y226 TIEOFF internal 3)
	)
	(tile 85 6 CLEXL_X1Y113 CLEXL 2
		(primitive_site SLICE_X0Y111 SLICEL internal 45)
		(primitive_site SLICE_X1Y111 SLICEX internal 43)
	)
	(tile 85 7 INT_X2Y113 INT 1
		(primitive_site TIEOFF_X4Y226 TIEOFF internal 3)
	)
	(tile 85 8 CLEXM_X2Y113 CLEXM 2
		(primitive_site SLICE_X2Y111 SLICEM internal 50)
		(primitive_site SLICE_X3Y111 SLICEX internal 43)
	)
	(tile 85 9 INT_BRAM_X3Y113 INT_BRAM 1
		(primitive_site TIEOFF_X6Y226 TIEOFF internal 3)
	)
	(tile 85 10 INT_INTERFACE_X3Y113 INT_INTERFACE 0
	)
	(tile 85 11 NULL_X11Y123 NULL 0
	)
	(tile 85 12 INT_X4Y113 INT 1
		(primitive_site TIEOFF_X7Y226 TIEOFF internal 3)
	)
	(tile 85 13 CLEXL_X4Y113 CLEXL 2
		(primitive_site SLICE_X4Y111 SLICEL internal 45)
		(primitive_site SLICE_X5Y111 SLICEX internal 43)
	)
	(tile 85 14 INT_X5Y113 INT 1
		(primitive_site TIEOFF_X9Y226 TIEOFF internal 3)
	)
	(tile 85 15 CLEXM_X5Y113 CLEXM 2
		(primitive_site SLICE_X6Y111 SLICEM internal 50)
		(primitive_site SLICE_X7Y111 SLICEX internal 43)
	)
	(tile 85 16 INT_X6Y113 INT 1
		(primitive_site TIEOFF_X11Y226 TIEOFF internal 3)
	)
	(tile 85 17 CLEXL_X6Y113 CLEXL 2
		(primitive_site SLICE_X8Y111 SLICEL internal 45)
		(primitive_site SLICE_X9Y111 SLICEX internal 43)
	)
	(tile 85 18 INT_X7Y113 INT 1
		(primitive_site TIEOFF_X13Y226 TIEOFF internal 3)
	)
	(tile 85 19 CLEXM_X7Y113 CLEXM 2
		(primitive_site SLICE_X10Y111 SLICEM internal 50)
		(primitive_site SLICE_X11Y111 SLICEX internal 43)
	)
	(tile 85 20 INT_X8Y113 INT 1
		(primitive_site TIEOFF_X15Y226 TIEOFF internal 3)
	)
	(tile 85 21 INT_INTERFACE_X8Y113 INT_INTERFACE 0
	)
	(tile 85 22 NULL_X22Y123 NULL 0
	)
	(tile 85 23 INT_X9Y113 INT 1
		(primitive_site TIEOFF_X16Y226 TIEOFF internal 3)
	)
	(tile 85 24 CLEXL_X9Y113 CLEXL 2
		(primitive_site SLICE_X12Y111 SLICEL internal 45)
		(primitive_site SLICE_X13Y111 SLICEX internal 43)
	)
	(tile 85 25 INT_X10Y113 INT 1
		(primitive_site TIEOFF_X17Y226 TIEOFF internal 3)
	)
	(tile 85 26 CLEXM_X10Y113 CLEXM 2
		(primitive_site SLICE_X14Y111 SLICEM internal 50)
		(primitive_site SLICE_X15Y111 SLICEX internal 43)
	)
	(tile 85 27 INT_X11Y113 INT 1
		(primitive_site TIEOFF_X18Y226 TIEOFF internal 3)
	)
	(tile 85 28 CLEXL_X11Y113 CLEXL 2
		(primitive_site SLICE_X16Y111 SLICEL internal 45)
		(primitive_site SLICE_X17Y111 SLICEX internal 43)
	)
	(tile 85 29 INT_X12Y113 INT 1
		(primitive_site TIEOFF_X19Y226 TIEOFF internal 3)
	)
	(tile 85 30 CLEXM_X12Y113 CLEXM 2
		(primitive_site SLICE_X18Y111 SLICEM internal 50)
		(primitive_site SLICE_X19Y111 SLICEX internal 43)
	)
	(tile 85 31 INT_X13Y113 INT 1
		(primitive_site TIEOFF_X20Y226 TIEOFF internal 3)
	)
	(tile 85 32 CLEXL_X13Y113 CLEXL 2
		(primitive_site SLICE_X20Y111 SLICEL internal 45)
		(primitive_site SLICE_X21Y111 SLICEX internal 43)
	)
	(tile 85 33 INT_BRAM_X14Y113 INT_BRAM 1
		(primitive_site TIEOFF_X21Y226 TIEOFF internal 3)
	)
	(tile 85 34 INT_INTERFACE_X14Y113 INT_INTERFACE 0
	)
	(tile 85 35 NULL_X35Y123 NULL 0
	)
	(tile 85 36 INT_X15Y113 INT 1
		(primitive_site TIEOFF_X22Y226 TIEOFF internal 3)
	)
	(tile 85 37 CLEXM_X15Y113 CLEXM 2
		(primitive_site SLICE_X22Y111 SLICEM internal 50)
		(primitive_site SLICE_X23Y111 SLICEX internal 43)
	)
	(tile 85 38 INT_X16Y113 INT 1
		(primitive_site TIEOFF_X23Y226 TIEOFF internal 3)
	)
	(tile 85 39 CLEXL_X16Y113 CLEXL 2
		(primitive_site SLICE_X24Y111 SLICEL internal 45)
		(primitive_site SLICE_X25Y111 SLICEX internal 43)
	)
	(tile 85 40 INT_X17Y113 INT 1
		(primitive_site TIEOFF_X24Y226 TIEOFF internal 3)
	)
	(tile 85 41 CLEXM_X17Y113 CLEXM 2
		(primitive_site SLICE_X26Y111 SLICEM internal 50)
		(primitive_site SLICE_X27Y111 SLICEX internal 43)
	)
	(tile 85 42 INT_X18Y113 INT 1
		(primitive_site TIEOFF_X25Y226 TIEOFF internal 3)
	)
	(tile 85 43 CLEXL_X18Y113 CLEXL 2
		(primitive_site SLICE_X28Y111 SLICEL internal 45)
		(primitive_site SLICE_X29Y111 SLICEX internal 43)
	)
	(tile 85 44 INT_X19Y113 INT 1
		(primitive_site TIEOFF_X26Y226 TIEOFF internal 3)
	)
	(tile 85 45 CLEXM_X19Y113 CLEXM 2
		(primitive_site SLICE_X30Y111 SLICEM internal 50)
		(primitive_site SLICE_X31Y111 SLICEX internal 43)
	)
	(tile 85 46 INT_X20Y113 INT 1
		(primitive_site TIEOFF_X28Y226 TIEOFF internal 3)
	)
	(tile 85 47 CLEXL_X20Y113 CLEXL 2
		(primitive_site SLICE_X32Y111 SLICEL internal 45)
		(primitive_site SLICE_X33Y111 SLICEX internal 43)
	)
	(tile 85 48 NULL_X48Y123 NULL 0
	)
	(tile 85 49 REG_V_X20Y113 REG_V 0
	)
	(tile 85 50 INT_X21Y113 INT 1
		(primitive_site TIEOFF_X31Y226 TIEOFF internal 3)
	)
	(tile 85 51 CLEXM_X21Y113 CLEXM 2
		(primitive_site SLICE_X34Y111 SLICEM internal 50)
		(primitive_site SLICE_X35Y111 SLICEX internal 43)
	)
	(tile 85 52 INT_X22Y113 INT 1
		(primitive_site TIEOFF_X33Y226 TIEOFF internal 3)
	)
	(tile 85 53 CLEXL_X22Y113 CLEXL 2
		(primitive_site SLICE_X36Y111 SLICEL internal 45)
		(primitive_site SLICE_X37Y111 SLICEX internal 43)
	)
	(tile 85 54 INT_X23Y113 INT 1
		(primitive_site TIEOFF_X35Y226 TIEOFF internal 3)
	)
	(tile 85 55 CLEXM_X23Y113 CLEXM 2
		(primitive_site SLICE_X38Y111 SLICEM internal 50)
		(primitive_site SLICE_X39Y111 SLICEX internal 43)
	)
	(tile 85 56 INT_X24Y113 INT 1
		(primitive_site TIEOFF_X36Y226 TIEOFF internal 3)
	)
	(tile 85 57 CLEXL_X24Y113 CLEXL 2
		(primitive_site SLICE_X40Y111 SLICEL internal 45)
		(primitive_site SLICE_X41Y111 SLICEX internal 43)
	)
	(tile 85 58 INT_X25Y113 INT 1
		(primitive_site TIEOFF_X37Y226 TIEOFF internal 3)
	)
	(tile 85 59 CLEXM_X25Y113 CLEXM 2
		(primitive_site SLICE_X42Y111 SLICEM internal 50)
		(primitive_site SLICE_X43Y111 SLICEX internal 43)
	)
	(tile 85 60 INT_X26Y113 INT 1
		(primitive_site TIEOFF_X38Y226 TIEOFF internal 3)
	)
	(tile 85 61 CLEXL_X26Y113 CLEXL 2
		(primitive_site SLICE_X44Y111 SLICEL internal 45)
		(primitive_site SLICE_X45Y111 SLICEX internal 43)
	)
	(tile 85 62 INT_BRAM_X27Y113 INT_BRAM 1
		(primitive_site TIEOFF_X39Y226 TIEOFF internal 3)
	)
	(tile 85 63 INT_INTERFACE_X27Y113 INT_INTERFACE 0
	)
	(tile 85 64 NULL_X64Y123 NULL 0
	)
	(tile 85 65 INT_X28Y113 INT 1
		(primitive_site TIEOFF_X40Y226 TIEOFF internal 3)
	)
	(tile 85 66 CLEXL_X28Y113 CLEXL 2
		(primitive_site SLICE_X46Y111 SLICEL internal 45)
		(primitive_site SLICE_X47Y111 SLICEX internal 43)
	)
	(tile 85 67 INT_X29Y113 INT 1
		(primitive_site TIEOFF_X41Y226 TIEOFF internal 3)
	)
	(tile 85 68 CLEXM_X29Y113 CLEXM 2
		(primitive_site SLICE_X48Y111 SLICEM internal 50)
		(primitive_site SLICE_X49Y111 SLICEX internal 43)
	)
	(tile 85 69 INT_X30Y113 INT 1
		(primitive_site TIEOFF_X42Y226 TIEOFF internal 3)
	)
	(tile 85 70 CLEXL_X30Y113 CLEXL 2
		(primitive_site SLICE_X50Y111 SLICEL internal 45)
		(primitive_site SLICE_X51Y111 SLICEX internal 43)
	)
	(tile 85 71 INT_X31Y113 INT 1
		(primitive_site TIEOFF_X43Y226 TIEOFF internal 3)
	)
	(tile 85 72 CLEXM_X31Y113 CLEXM 2
		(primitive_site SLICE_X52Y111 SLICEM internal 50)
		(primitive_site SLICE_X53Y111 SLICEX internal 43)
	)
	(tile 85 73 INT_X32Y113 INT 1
		(primitive_site TIEOFF_X44Y226 TIEOFF internal 3)
	)
	(tile 85 74 CLEXL_X32Y113 CLEXL 2
		(primitive_site SLICE_X54Y111 SLICEL internal 45)
		(primitive_site SLICE_X55Y111 SLICEX internal 43)
	)
	(tile 85 75 INT_X33Y113 INT 1
		(primitive_site TIEOFF_X45Y226 TIEOFF internal 3)
	)
	(tile 85 76 INT_INTERFACE_X33Y113 INT_INTERFACE 0
	)
	(tile 85 77 NULL_X77Y123 NULL 0
	)
	(tile 85 78 INT_X34Y113 INT 1
		(primitive_site TIEOFF_X46Y226 TIEOFF internal 3)
	)
	(tile 85 79 CLEXM_X34Y113 CLEXM 2
		(primitive_site SLICE_X56Y111 SLICEM internal 50)
		(primitive_site SLICE_X57Y111 SLICEX internal 43)
	)
	(tile 85 80 INT_X35Y113 INT 1
		(primitive_site TIEOFF_X48Y226 TIEOFF internal 3)
	)
	(tile 85 81 CLEXL_X35Y113 CLEXL 2
		(primitive_site SLICE_X58Y111 SLICEL internal 45)
		(primitive_site SLICE_X59Y111 SLICEX internal 43)
	)
	(tile 85 82 INT_X36Y113 INT 1
		(primitive_site TIEOFF_X50Y226 TIEOFF internal 3)
	)
	(tile 85 83 INT_INTERFACE_X36Y113 INT_INTERFACE 0
	)
	(tile 85 84 NULL_X84Y123 NULL 0
	)
	(tile 85 85 INT_X37Y113 INT 1
		(primitive_site TIEOFF_X51Y226 TIEOFF internal 3)
	)
	(tile 85 86 CLEXM_X37Y113 CLEXM 2
		(primitive_site SLICE_X60Y111 SLICEM internal 50)
		(primitive_site SLICE_X61Y111 SLICEX internal 43)
	)
	(tile 85 87 INT_X38Y113 INT 1
		(primitive_site TIEOFF_X53Y226 TIEOFF internal 3)
	)
	(tile 85 88 CLEXL_X38Y113 CLEXL 2
		(primitive_site SLICE_X62Y111 SLICEL internal 45)
		(primitive_site SLICE_X63Y111 SLICEX internal 43)
	)
	(tile 85 89 INT_BRAM_X39Y113 INT_BRAM 1
		(primitive_site TIEOFF_X55Y226 TIEOFF internal 3)
	)
	(tile 85 90 INT_INTERFACE_X39Y113 INT_INTERFACE 0
	)
	(tile 85 91 NULL_X91Y123 NULL 0
	)
	(tile 85 92 INT_X40Y113 INT 1
		(primitive_site TIEOFF_X56Y226 TIEOFF internal 3)
	)
	(tile 85 93 CLEXM_X40Y113 CLEXM 2
		(primitive_site SLICE_X64Y111 SLICEM internal 50)
		(primitive_site SLICE_X65Y111 SLICEX internal 43)
	)
	(tile 85 94 INT_X41Y113 INT 1
		(primitive_site TIEOFF_X58Y226 TIEOFF internal 3)
	)
	(tile 85 95 CLEXL_X41Y113 CLEXL 2
		(primitive_site SLICE_X66Y111 SLICEL internal 45)
		(primitive_site SLICE_X67Y111 SLICEX internal 43)
	)
	(tile 85 96 INT_X42Y113 INT 1
		(primitive_site TIEOFF_X60Y226 TIEOFF internal 3)
	)
	(tile 85 97 INT_INTERFACE_X42Y113 INT_INTERFACE 0
	)
	(tile 85 98 NULL_X98Y123 NULL 0
	)
	(tile 85 99 IOI_RTERM_X99Y123 IOI_RTERM 0
	)
	(tile 85 100 EMP_RIOB_X42Y113 EMP_RIOB 0
	)
	(tile 86 0 EMP_LIOB_X0Y122 EMP_LIOB 0
	)
	(tile 86 1 IOI_LTERM_X1Y122 IOI_LTERM 0
	)
	(tile 86 2 INT_X0Y112 INT_BRK 1
		(primitive_site TIEOFF_X0Y224 TIEOFF internal 3)
	)
	(tile 86 3 INT_INTERFACE_CARRY_X0Y112 INT_INTERFACE_CARRY 0
	)
	(tile 86 4 NULL_X4Y122 NULL 0
	)
	(tile 86 5 INT_X1Y112 INT_BRK 1
		(primitive_site TIEOFF_X2Y224 TIEOFF internal 3)
	)
	(tile 86 6 CLEXL_X1Y112 CLEXL 2
		(primitive_site SLICE_X0Y110 SLICEL internal 45)
		(primitive_site SLICE_X1Y110 SLICEX internal 43)
	)
	(tile 86 7 INT_X2Y112 INT_BRK 1
		(primitive_site TIEOFF_X4Y224 TIEOFF internal 3)
	)
	(tile 86 8 CLEXM_X2Y112 CLEXM 2
		(primitive_site SLICE_X2Y110 SLICEM internal 50)
		(primitive_site SLICE_X3Y110 SLICEX internal 43)
	)
	(tile 86 9 INT_BRAM_BRK_X3Y112 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y224 TIEOFF internal 3)
	)
	(tile 86 10 INT_INTERFACE_X3Y112 INT_INTERFACE 0
	)
	(tile 86 11 BRAMSITE2_X3Y112 BRAMSITE2 3
		(primitive_site RAMB16_X0Y56 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y56 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y57 RAMB8BWER internal 110)
	)
	(tile 86 12 INT_X4Y112 INT_BRK 1
		(primitive_site TIEOFF_X7Y224 TIEOFF internal 3)
	)
	(tile 86 13 CLEXL_X4Y112 CLEXL 2
		(primitive_site SLICE_X4Y110 SLICEL internal 45)
		(primitive_site SLICE_X5Y110 SLICEX internal 43)
	)
	(tile 86 14 INT_X5Y112 INT_BRK 1
		(primitive_site TIEOFF_X9Y224 TIEOFF internal 3)
	)
	(tile 86 15 CLEXM_X5Y112 CLEXM 2
		(primitive_site SLICE_X6Y110 SLICEM internal 50)
		(primitive_site SLICE_X7Y110 SLICEX internal 43)
	)
	(tile 86 16 INT_X6Y112 INT_BRK 1
		(primitive_site TIEOFF_X11Y224 TIEOFF internal 3)
	)
	(tile 86 17 CLEXL_X6Y112 CLEXL 2
		(primitive_site SLICE_X8Y110 SLICEL internal 45)
		(primitive_site SLICE_X9Y110 SLICEX internal 43)
	)
	(tile 86 18 INT_X7Y112 INT_BRK 1
		(primitive_site TIEOFF_X13Y224 TIEOFF internal 3)
	)
	(tile 86 19 CLEXM_X7Y112 CLEXM 2
		(primitive_site SLICE_X10Y110 SLICEM internal 50)
		(primitive_site SLICE_X11Y110 SLICEX internal 43)
	)
	(tile 86 20 INT_X8Y112 INT_BRK 1
		(primitive_site TIEOFF_X15Y224 TIEOFF internal 3)
	)
	(tile 86 21 INT_INTERFACE_X8Y112 INT_INTERFACE 0
	)
	(tile 86 22 MACCSITE2_X8Y112 MACCSITE2 1
		(primitive_site DSP48_X0Y28 DSP48A1 internal 346)
	)
	(tile 86 23 INT_X9Y112 INT_BRK 1
		(primitive_site TIEOFF_X16Y224 TIEOFF internal 3)
	)
	(tile 86 24 CLEXL_X9Y112 CLEXL 2
		(primitive_site SLICE_X12Y110 SLICEL internal 45)
		(primitive_site SLICE_X13Y110 SLICEX internal 43)
	)
	(tile 86 25 INT_X10Y112 INT_BRK 1
		(primitive_site TIEOFF_X17Y224 TIEOFF internal 3)
	)
	(tile 86 26 CLEXM_X10Y112 CLEXM 2
		(primitive_site SLICE_X14Y110 SLICEM internal 50)
		(primitive_site SLICE_X15Y110 SLICEX internal 43)
	)
	(tile 86 27 INT_X11Y112 INT_BRK 1
		(primitive_site TIEOFF_X18Y224 TIEOFF internal 3)
	)
	(tile 86 28 CLEXL_X11Y112 CLEXL 2
		(primitive_site SLICE_X16Y110 SLICEL internal 45)
		(primitive_site SLICE_X17Y110 SLICEX internal 43)
	)
	(tile 86 29 INT_X12Y112 INT_BRK 1
		(primitive_site TIEOFF_X19Y224 TIEOFF internal 3)
	)
	(tile 86 30 CLEXM_X12Y112 CLEXM 2
		(primitive_site SLICE_X18Y110 SLICEM internal 50)
		(primitive_site SLICE_X19Y110 SLICEX internal 43)
	)
	(tile 86 31 INT_X13Y112 INT_BRK 1
		(primitive_site TIEOFF_X20Y224 TIEOFF internal 3)
	)
	(tile 86 32 CLEXL_X13Y112 CLEXL 2
		(primitive_site SLICE_X20Y110 SLICEL internal 45)
		(primitive_site SLICE_X21Y110 SLICEX internal 43)
	)
	(tile 86 33 INT_BRAM_BRK_X14Y112 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y224 TIEOFF internal 3)
	)
	(tile 86 34 INT_INTERFACE_X14Y112 INT_INTERFACE 0
	)
	(tile 86 35 BRAMSITE2_X14Y112 BRAMSITE2 3
		(primitive_site RAMB16_X1Y56 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y56 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y57 RAMB8BWER internal 110)
	)
	(tile 86 36 INT_X15Y112 INT_BRK 1
		(primitive_site TIEOFF_X22Y224 TIEOFF internal 3)
	)
	(tile 86 37 CLEXM_X15Y112 CLEXM 2
		(primitive_site SLICE_X22Y110 SLICEM internal 50)
		(primitive_site SLICE_X23Y110 SLICEX internal 43)
	)
	(tile 86 38 INT_X16Y112 INT_BRK 1
		(primitive_site TIEOFF_X23Y224 TIEOFF internal 3)
	)
	(tile 86 39 CLEXL_X16Y112 CLEXL 2
		(primitive_site SLICE_X24Y110 SLICEL internal 45)
		(primitive_site SLICE_X25Y110 SLICEX internal 43)
	)
	(tile 86 40 INT_X17Y112 INT_BRK 1
		(primitive_site TIEOFF_X24Y224 TIEOFF internal 3)
	)
	(tile 86 41 CLEXM_X17Y112 CLEXM 2
		(primitive_site SLICE_X26Y110 SLICEM internal 50)
		(primitive_site SLICE_X27Y110 SLICEX internal 43)
	)
	(tile 86 42 INT_X18Y112 INT_BRK 1
		(primitive_site TIEOFF_X25Y224 TIEOFF internal 3)
	)
	(tile 86 43 CLEXL_X18Y112 CLEXL 2
		(primitive_site SLICE_X28Y110 SLICEL internal 45)
		(primitive_site SLICE_X29Y110 SLICEX internal 43)
	)
	(tile 86 44 INT_X19Y112 INT_BRK 1
		(primitive_site TIEOFF_X26Y224 TIEOFF internal 3)
	)
	(tile 86 45 CLEXM_X19Y112 CLEXM 2
		(primitive_site SLICE_X30Y110 SLICEM internal 50)
		(primitive_site SLICE_X31Y110 SLICEX internal 43)
	)
	(tile 86 46 INT_X20Y112 INT_BRK 1
		(primitive_site TIEOFF_X28Y224 TIEOFF internal 3)
	)
	(tile 86 47 CLEXL_X20Y112 CLEXL 2
		(primitive_site SLICE_X32Y110 SLICEL internal 45)
		(primitive_site SLICE_X33Y110 SLICEX internal 43)
	)
	(tile 86 48 NULL_X48Y122 NULL 0
	)
	(tile 86 49 REG_V_BRK_X20Y112 REG_V_BRK 0
	)
	(tile 86 50 INT_X21Y112 INT_BRK 1
		(primitive_site TIEOFF_X31Y224 TIEOFF internal 3)
	)
	(tile 86 51 CLEXM_X21Y112 CLEXM 2
		(primitive_site SLICE_X34Y110 SLICEM internal 50)
		(primitive_site SLICE_X35Y110 SLICEX internal 43)
	)
	(tile 86 52 INT_X22Y112 INT_BRK 1
		(primitive_site TIEOFF_X33Y224 TIEOFF internal 3)
	)
	(tile 86 53 CLEXL_X22Y112 CLEXL 2
		(primitive_site SLICE_X36Y110 SLICEL internal 45)
		(primitive_site SLICE_X37Y110 SLICEX internal 43)
	)
	(tile 86 54 INT_X23Y112 INT_BRK 1
		(primitive_site TIEOFF_X35Y224 TIEOFF internal 3)
	)
	(tile 86 55 CLEXM_X23Y112 CLEXM 2
		(primitive_site SLICE_X38Y110 SLICEM internal 50)
		(primitive_site SLICE_X39Y110 SLICEX internal 43)
	)
	(tile 86 56 INT_X24Y112 INT_BRK 1
		(primitive_site TIEOFF_X36Y224 TIEOFF internal 3)
	)
	(tile 86 57 CLEXL_X24Y112 CLEXL 2
		(primitive_site SLICE_X40Y110 SLICEL internal 45)
		(primitive_site SLICE_X41Y110 SLICEX internal 43)
	)
	(tile 86 58 INT_X25Y112 INT_BRK 1
		(primitive_site TIEOFF_X37Y224 TIEOFF internal 3)
	)
	(tile 86 59 CLEXM_X25Y112 CLEXM 2
		(primitive_site SLICE_X42Y110 SLICEM internal 50)
		(primitive_site SLICE_X43Y110 SLICEX internal 43)
	)
	(tile 86 60 INT_X26Y112 INT_BRK 1
		(primitive_site TIEOFF_X38Y224 TIEOFF internal 3)
	)
	(tile 86 61 CLEXL_X26Y112 CLEXL 2
		(primitive_site SLICE_X44Y110 SLICEL internal 45)
		(primitive_site SLICE_X45Y110 SLICEX internal 43)
	)
	(tile 86 62 INT_BRAM_BRK_X27Y112 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y224 TIEOFF internal 3)
	)
	(tile 86 63 INT_INTERFACE_X27Y112 INT_INTERFACE 0
	)
	(tile 86 64 BRAMSITE2_X27Y112 BRAMSITE2 3
		(primitive_site RAMB16_X2Y56 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y56 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y57 RAMB8BWER internal 110)
	)
	(tile 86 65 INT_X28Y112 INT_BRK 1
		(primitive_site TIEOFF_X40Y224 TIEOFF internal 3)
	)
	(tile 86 66 CLEXL_X28Y112 CLEXL 2
		(primitive_site SLICE_X46Y110 SLICEL internal 45)
		(primitive_site SLICE_X47Y110 SLICEX internal 43)
	)
	(tile 86 67 INT_X29Y112 INT_BRK 1
		(primitive_site TIEOFF_X41Y224 TIEOFF internal 3)
	)
	(tile 86 68 CLEXM_X29Y112 CLEXM 2
		(primitive_site SLICE_X48Y110 SLICEM internal 50)
		(primitive_site SLICE_X49Y110 SLICEX internal 43)
	)
	(tile 86 69 INT_X30Y112 INT_BRK 1
		(primitive_site TIEOFF_X42Y224 TIEOFF internal 3)
	)
	(tile 86 70 CLEXL_X30Y112 CLEXL 2
		(primitive_site SLICE_X50Y110 SLICEL internal 45)
		(primitive_site SLICE_X51Y110 SLICEX internal 43)
	)
	(tile 86 71 INT_X31Y112 INT_BRK 1
		(primitive_site TIEOFF_X43Y224 TIEOFF internal 3)
	)
	(tile 86 72 CLEXM_X31Y112 CLEXM 2
		(primitive_site SLICE_X52Y110 SLICEM internal 50)
		(primitive_site SLICE_X53Y110 SLICEX internal 43)
	)
	(tile 86 73 INT_X32Y112 INT_BRK 1
		(primitive_site TIEOFF_X44Y224 TIEOFF internal 3)
	)
	(tile 86 74 CLEXL_X32Y112 CLEXL 2
		(primitive_site SLICE_X54Y110 SLICEL internal 45)
		(primitive_site SLICE_X55Y110 SLICEX internal 43)
	)
	(tile 86 75 INT_X33Y112 INT_BRK 1
		(primitive_site TIEOFF_X45Y224 TIEOFF internal 3)
	)
	(tile 86 76 INT_INTERFACE_X33Y112 INT_INTERFACE 0
	)
	(tile 86 77 MACCSITE2_X33Y112 MACCSITE2 1
		(primitive_site DSP48_X1Y28 DSP48A1 internal 346)
	)
	(tile 86 78 INT_X34Y112 INT_BRK 1
		(primitive_site TIEOFF_X46Y224 TIEOFF internal 3)
	)
	(tile 86 79 CLEXM_X34Y112 CLEXM 2
		(primitive_site SLICE_X56Y110 SLICEM internal 50)
		(primitive_site SLICE_X57Y110 SLICEX internal 43)
	)
	(tile 86 80 INT_X35Y112 INT_BRK 1
		(primitive_site TIEOFF_X48Y224 TIEOFF internal 3)
	)
	(tile 86 81 CLEXL_X35Y112 CLEXL 2
		(primitive_site SLICE_X58Y110 SLICEL internal 45)
		(primitive_site SLICE_X59Y110 SLICEX internal 43)
	)
	(tile 86 82 INT_X36Y112 INT_BRK 1
		(primitive_site TIEOFF_X50Y224 TIEOFF internal 3)
	)
	(tile 86 83 INT_INTERFACE_X36Y112 INT_INTERFACE 0
	)
	(tile 86 84 MACCSITE2_X36Y112 MACCSITE2 1
		(primitive_site DSP48_X2Y28 DSP48A1 internal 346)
	)
	(tile 86 85 INT_X37Y112 INT_BRK 1
		(primitive_site TIEOFF_X51Y224 TIEOFF internal 3)
	)
	(tile 86 86 CLEXM_X37Y112 CLEXM 2
		(primitive_site SLICE_X60Y110 SLICEM internal 50)
		(primitive_site SLICE_X61Y110 SLICEX internal 43)
	)
	(tile 86 87 INT_X38Y112 INT_BRK 1
		(primitive_site TIEOFF_X53Y224 TIEOFF internal 3)
	)
	(tile 86 88 CLEXL_X38Y112 CLEXL 2
		(primitive_site SLICE_X62Y110 SLICEL internal 45)
		(primitive_site SLICE_X63Y110 SLICEX internal 43)
	)
	(tile 86 89 INT_BRAM_BRK_X39Y112 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y224 TIEOFF internal 3)
	)
	(tile 86 90 INT_INTERFACE_X39Y112 INT_INTERFACE 0
	)
	(tile 86 91 BRAMSITE2_X39Y112 BRAMSITE2 3
		(primitive_site RAMB16_X3Y56 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y56 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y57 RAMB8BWER internal 110)
	)
	(tile 86 92 INT_X40Y112 INT_BRK 1
		(primitive_site TIEOFF_X56Y224 TIEOFF internal 3)
	)
	(tile 86 93 CLEXM_X40Y112 CLEXM 2
		(primitive_site SLICE_X64Y110 SLICEM internal 50)
		(primitive_site SLICE_X65Y110 SLICEX internal 43)
	)
	(tile 86 94 INT_X41Y112 INT_BRK 1
		(primitive_site TIEOFF_X58Y224 TIEOFF internal 3)
	)
	(tile 86 95 CLEXL_X41Y112 CLEXL 2
		(primitive_site SLICE_X66Y110 SLICEL internal 45)
		(primitive_site SLICE_X67Y110 SLICEX internal 43)
	)
	(tile 86 96 INT_X42Y112 INT_BRK 1
		(primitive_site TIEOFF_X60Y224 TIEOFF internal 3)
	)
	(tile 86 97 INT_INTERFACE_CARRY_X42Y112 INT_INTERFACE_CARRY 0
	)
	(tile 86 98 NULL_X98Y122 NULL 0
	)
	(tile 86 99 IOI_RTERM_X99Y122 IOI_RTERM 0
	)
	(tile 86 100 EMP_RIOB_X42Y112 EMP_RIOB 0
	)
	(tile 87 0 EMP_LIOB_X0Y121 EMP_LIOB 0
	)
	(tile 87 1 IOI_LTERM_X1Y121 IOI_LTERM 0
	)
	(tile 87 2 INT_X0Y111 INT 1
		(primitive_site TIEOFF_X0Y222 TIEOFF internal 3)
	)
	(tile 87 3 INT_INTERFACE_X0Y111 INT_INTERFACE 0
	)
	(tile 87 4 NULL_X4Y121 NULL 0
	)
	(tile 87 5 INT_X1Y111 INT 1
		(primitive_site TIEOFF_X2Y222 TIEOFF internal 3)
	)
	(tile 87 6 CLEXL_X1Y111 CLEXL 2
		(primitive_site SLICE_X0Y109 SLICEL internal 45)
		(primitive_site SLICE_X1Y109 SLICEX internal 43)
	)
	(tile 87 7 INT_X2Y111 INT 1
		(primitive_site TIEOFF_X4Y222 TIEOFF internal 3)
	)
	(tile 87 8 CLEXM_X2Y111 CLEXM 2
		(primitive_site SLICE_X2Y109 SLICEM internal 50)
		(primitive_site SLICE_X3Y109 SLICEX internal 43)
	)
	(tile 87 9 INT_BRAM_X3Y111 INT_BRAM 1
		(primitive_site TIEOFF_X6Y222 TIEOFF internal 3)
	)
	(tile 87 10 INT_INTERFACE_X3Y111 INT_INTERFACE 0
	)
	(tile 87 11 NULL_X11Y121 NULL 0
	)
	(tile 87 12 INT_X4Y111 INT 1
		(primitive_site TIEOFF_X7Y222 TIEOFF internal 3)
	)
	(tile 87 13 CLEXL_X4Y111 CLEXL 2
		(primitive_site SLICE_X4Y109 SLICEL internal 45)
		(primitive_site SLICE_X5Y109 SLICEX internal 43)
	)
	(tile 87 14 INT_X5Y111 INT 1
		(primitive_site TIEOFF_X9Y222 TIEOFF internal 3)
	)
	(tile 87 15 CLEXM_X5Y111 CLEXM 2
		(primitive_site SLICE_X6Y109 SLICEM internal 50)
		(primitive_site SLICE_X7Y109 SLICEX internal 43)
	)
	(tile 87 16 INT_X6Y111 INT 1
		(primitive_site TIEOFF_X11Y222 TIEOFF internal 3)
	)
	(tile 87 17 CLEXL_X6Y111 CLEXL 2
		(primitive_site SLICE_X8Y109 SLICEL internal 45)
		(primitive_site SLICE_X9Y109 SLICEX internal 43)
	)
	(tile 87 18 INT_X7Y111 INT 1
		(primitive_site TIEOFF_X13Y222 TIEOFF internal 3)
	)
	(tile 87 19 CLEXM_X7Y111 CLEXM 2
		(primitive_site SLICE_X10Y109 SLICEM internal 50)
		(primitive_site SLICE_X11Y109 SLICEX internal 43)
	)
	(tile 87 20 INT_X8Y111 INT 1
		(primitive_site TIEOFF_X15Y222 TIEOFF internal 3)
	)
	(tile 87 21 INT_INTERFACE_X8Y111 INT_INTERFACE 0
	)
	(tile 87 22 NULL_X22Y121 NULL 0
	)
	(tile 87 23 INT_X9Y111 INT 1
		(primitive_site TIEOFF_X16Y222 TIEOFF internal 3)
	)
	(tile 87 24 CLEXL_X9Y111 CLEXL 2
		(primitive_site SLICE_X12Y109 SLICEL internal 45)
		(primitive_site SLICE_X13Y109 SLICEX internal 43)
	)
	(tile 87 25 INT_X10Y111 INT 1
		(primitive_site TIEOFF_X17Y222 TIEOFF internal 3)
	)
	(tile 87 26 CLEXM_X10Y111 CLEXM 2
		(primitive_site SLICE_X14Y109 SLICEM internal 50)
		(primitive_site SLICE_X15Y109 SLICEX internal 43)
	)
	(tile 87 27 INT_X11Y111 INT 1
		(primitive_site TIEOFF_X18Y222 TIEOFF internal 3)
	)
	(tile 87 28 CLEXL_X11Y111 CLEXL 2
		(primitive_site SLICE_X16Y109 SLICEL internal 45)
		(primitive_site SLICE_X17Y109 SLICEX internal 43)
	)
	(tile 87 29 INT_X12Y111 INT 1
		(primitive_site TIEOFF_X19Y222 TIEOFF internal 3)
	)
	(tile 87 30 CLEXM_X12Y111 CLEXM 2
		(primitive_site SLICE_X18Y109 SLICEM internal 50)
		(primitive_site SLICE_X19Y109 SLICEX internal 43)
	)
	(tile 87 31 INT_X13Y111 INT 1
		(primitive_site TIEOFF_X20Y222 TIEOFF internal 3)
	)
	(tile 87 32 CLEXL_X13Y111 CLEXL 2
		(primitive_site SLICE_X20Y109 SLICEL internal 45)
		(primitive_site SLICE_X21Y109 SLICEX internal 43)
	)
	(tile 87 33 INT_BRAM_X14Y111 INT_BRAM 1
		(primitive_site TIEOFF_X21Y222 TIEOFF internal 3)
	)
	(tile 87 34 INT_INTERFACE_X14Y111 INT_INTERFACE 0
	)
	(tile 87 35 NULL_X35Y121 NULL 0
	)
	(tile 87 36 INT_X15Y111 INT 1
		(primitive_site TIEOFF_X22Y222 TIEOFF internal 3)
	)
	(tile 87 37 CLEXM_X15Y111 CLEXM 2
		(primitive_site SLICE_X22Y109 SLICEM internal 50)
		(primitive_site SLICE_X23Y109 SLICEX internal 43)
	)
	(tile 87 38 INT_X16Y111 INT 1
		(primitive_site TIEOFF_X23Y222 TIEOFF internal 3)
	)
	(tile 87 39 CLEXL_X16Y111 CLEXL 2
		(primitive_site SLICE_X24Y109 SLICEL internal 45)
		(primitive_site SLICE_X25Y109 SLICEX internal 43)
	)
	(tile 87 40 INT_X17Y111 INT 1
		(primitive_site TIEOFF_X24Y222 TIEOFF internal 3)
	)
	(tile 87 41 CLEXM_X17Y111 CLEXM 2
		(primitive_site SLICE_X26Y109 SLICEM internal 50)
		(primitive_site SLICE_X27Y109 SLICEX internal 43)
	)
	(tile 87 42 INT_X18Y111 INT 1
		(primitive_site TIEOFF_X25Y222 TIEOFF internal 3)
	)
	(tile 87 43 CLEXL_X18Y111 CLEXL 2
		(primitive_site SLICE_X28Y109 SLICEL internal 45)
		(primitive_site SLICE_X29Y109 SLICEX internal 43)
	)
	(tile 87 44 INT_X19Y111 INT 1
		(primitive_site TIEOFF_X26Y222 TIEOFF internal 3)
	)
	(tile 87 45 CLEXM_X19Y111 CLEXM 2
		(primitive_site SLICE_X30Y109 SLICEM internal 50)
		(primitive_site SLICE_X31Y109 SLICEX internal 43)
	)
	(tile 87 46 INT_X20Y111 INT 1
		(primitive_site TIEOFF_X28Y222 TIEOFF internal 3)
	)
	(tile 87 47 CLEXL_X20Y111 CLEXL 2
		(primitive_site SLICE_X32Y109 SLICEL internal 45)
		(primitive_site SLICE_X33Y109 SLICEX internal 43)
	)
	(tile 87 48 NULL_X48Y121 NULL 0
	)
	(tile 87 49 REG_V_X20Y111 REG_V 0
	)
	(tile 87 50 INT_X21Y111 INT 1
		(primitive_site TIEOFF_X31Y222 TIEOFF internal 3)
	)
	(tile 87 51 CLEXM_X21Y111 CLEXM 2
		(primitive_site SLICE_X34Y109 SLICEM internal 50)
		(primitive_site SLICE_X35Y109 SLICEX internal 43)
	)
	(tile 87 52 INT_X22Y111 INT 1
		(primitive_site TIEOFF_X33Y222 TIEOFF internal 3)
	)
	(tile 87 53 CLEXL_X22Y111 CLEXL 2
		(primitive_site SLICE_X36Y109 SLICEL internal 45)
		(primitive_site SLICE_X37Y109 SLICEX internal 43)
	)
	(tile 87 54 INT_X23Y111 INT 1
		(primitive_site TIEOFF_X35Y222 TIEOFF internal 3)
	)
	(tile 87 55 CLEXM_X23Y111 CLEXM 2
		(primitive_site SLICE_X38Y109 SLICEM internal 50)
		(primitive_site SLICE_X39Y109 SLICEX internal 43)
	)
	(tile 87 56 INT_X24Y111 INT 1
		(primitive_site TIEOFF_X36Y222 TIEOFF internal 3)
	)
	(tile 87 57 CLEXL_X24Y111 CLEXL 2
		(primitive_site SLICE_X40Y109 SLICEL internal 45)
		(primitive_site SLICE_X41Y109 SLICEX internal 43)
	)
	(tile 87 58 INT_X25Y111 INT 1
		(primitive_site TIEOFF_X37Y222 TIEOFF internal 3)
	)
	(tile 87 59 CLEXM_X25Y111 CLEXM 2
		(primitive_site SLICE_X42Y109 SLICEM internal 50)
		(primitive_site SLICE_X43Y109 SLICEX internal 43)
	)
	(tile 87 60 INT_X26Y111 INT 1
		(primitive_site TIEOFF_X38Y222 TIEOFF internal 3)
	)
	(tile 87 61 CLEXL_X26Y111 CLEXL 2
		(primitive_site SLICE_X44Y109 SLICEL internal 45)
		(primitive_site SLICE_X45Y109 SLICEX internal 43)
	)
	(tile 87 62 INT_BRAM_X27Y111 INT_BRAM 1
		(primitive_site TIEOFF_X39Y222 TIEOFF internal 3)
	)
	(tile 87 63 INT_INTERFACE_X27Y111 INT_INTERFACE 0
	)
	(tile 87 64 NULL_X64Y121 NULL 0
	)
	(tile 87 65 INT_X28Y111 INT 1
		(primitive_site TIEOFF_X40Y222 TIEOFF internal 3)
	)
	(tile 87 66 CLEXL_X28Y111 CLEXL 2
		(primitive_site SLICE_X46Y109 SLICEL internal 45)
		(primitive_site SLICE_X47Y109 SLICEX internal 43)
	)
	(tile 87 67 INT_X29Y111 INT 1
		(primitive_site TIEOFF_X41Y222 TIEOFF internal 3)
	)
	(tile 87 68 CLEXM_X29Y111 CLEXM 2
		(primitive_site SLICE_X48Y109 SLICEM internal 50)
		(primitive_site SLICE_X49Y109 SLICEX internal 43)
	)
	(tile 87 69 INT_X30Y111 INT 1
		(primitive_site TIEOFF_X42Y222 TIEOFF internal 3)
	)
	(tile 87 70 CLEXL_X30Y111 CLEXL 2
		(primitive_site SLICE_X50Y109 SLICEL internal 45)
		(primitive_site SLICE_X51Y109 SLICEX internal 43)
	)
	(tile 87 71 INT_X31Y111 INT 1
		(primitive_site TIEOFF_X43Y222 TIEOFF internal 3)
	)
	(tile 87 72 CLEXM_X31Y111 CLEXM 2
		(primitive_site SLICE_X52Y109 SLICEM internal 50)
		(primitive_site SLICE_X53Y109 SLICEX internal 43)
	)
	(tile 87 73 INT_X32Y111 INT 1
		(primitive_site TIEOFF_X44Y222 TIEOFF internal 3)
	)
	(tile 87 74 CLEXL_X32Y111 CLEXL 2
		(primitive_site SLICE_X54Y109 SLICEL internal 45)
		(primitive_site SLICE_X55Y109 SLICEX internal 43)
	)
	(tile 87 75 INT_X33Y111 INT 1
		(primitive_site TIEOFF_X45Y222 TIEOFF internal 3)
	)
	(tile 87 76 INT_INTERFACE_X33Y111 INT_INTERFACE 0
	)
	(tile 87 77 NULL_X77Y121 NULL 0
	)
	(tile 87 78 INT_X34Y111 INT 1
		(primitive_site TIEOFF_X46Y222 TIEOFF internal 3)
	)
	(tile 87 79 CLEXM_X34Y111 CLEXM 2
		(primitive_site SLICE_X56Y109 SLICEM internal 50)
		(primitive_site SLICE_X57Y109 SLICEX internal 43)
	)
	(tile 87 80 INT_X35Y111 INT 1
		(primitive_site TIEOFF_X48Y222 TIEOFF internal 3)
	)
	(tile 87 81 CLEXL_X35Y111 CLEXL 2
		(primitive_site SLICE_X58Y109 SLICEL internal 45)
		(primitive_site SLICE_X59Y109 SLICEX internal 43)
	)
	(tile 87 82 INT_X36Y111 INT 1
		(primitive_site TIEOFF_X50Y222 TIEOFF internal 3)
	)
	(tile 87 83 INT_INTERFACE_X36Y111 INT_INTERFACE 0
	)
	(tile 87 84 NULL_X84Y121 NULL 0
	)
	(tile 87 85 INT_X37Y111 INT 1
		(primitive_site TIEOFF_X51Y222 TIEOFF internal 3)
	)
	(tile 87 86 CLEXM_X37Y111 CLEXM 2
		(primitive_site SLICE_X60Y109 SLICEM internal 50)
		(primitive_site SLICE_X61Y109 SLICEX internal 43)
	)
	(tile 87 87 INT_X38Y111 INT 1
		(primitive_site TIEOFF_X53Y222 TIEOFF internal 3)
	)
	(tile 87 88 CLEXL_X38Y111 CLEXL 2
		(primitive_site SLICE_X62Y109 SLICEL internal 45)
		(primitive_site SLICE_X63Y109 SLICEX internal 43)
	)
	(tile 87 89 INT_BRAM_X39Y111 INT_BRAM 1
		(primitive_site TIEOFF_X55Y222 TIEOFF internal 3)
	)
	(tile 87 90 INT_INTERFACE_X39Y111 INT_INTERFACE 0
	)
	(tile 87 91 NULL_X91Y121 NULL 0
	)
	(tile 87 92 INT_X40Y111 INT 1
		(primitive_site TIEOFF_X56Y222 TIEOFF internal 3)
	)
	(tile 87 93 CLEXM_X40Y111 CLEXM 2
		(primitive_site SLICE_X64Y109 SLICEM internal 50)
		(primitive_site SLICE_X65Y109 SLICEX internal 43)
	)
	(tile 87 94 INT_X41Y111 INT 1
		(primitive_site TIEOFF_X58Y222 TIEOFF internal 3)
	)
	(tile 87 95 CLEXL_X41Y111 CLEXL 2
		(primitive_site SLICE_X66Y109 SLICEL internal 45)
		(primitive_site SLICE_X67Y109 SLICEX internal 43)
	)
	(tile 87 96 INT_X42Y111 INT 1
		(primitive_site TIEOFF_X60Y222 TIEOFF internal 3)
	)
	(tile 87 97 INT_INTERFACE_X42Y111 INT_INTERFACE 0
	)
	(tile 87 98 NULL_X98Y121 NULL 0
	)
	(tile 87 99 IOI_RTERM_X99Y121 IOI_RTERM 0
	)
	(tile 87 100 EMP_RIOB_X42Y111 EMP_RIOB 0
	)
	(tile 88 0 EMP_LIOB_X0Y120 EMP_LIOB 0
	)
	(tile 88 1 IOI_LTERM_X1Y120 IOI_LTERM 0
	)
	(tile 88 2 INT_X0Y110 INT 1
		(primitive_site TIEOFF_X0Y220 TIEOFF internal 3)
	)
	(tile 88 3 INT_INTERFACE_X0Y110 INT_INTERFACE 0
	)
	(tile 88 4 MCB_L_X0Y110 MCB_L 1
		(primitive_site MCB_X0Y1 MCB internal 1226)
	)
	(tile 88 5 INT_X1Y110 INT 1
		(primitive_site TIEOFF_X2Y220 TIEOFF internal 3)
	)
	(tile 88 6 CLEXL_X1Y110 CLEXL 2
		(primitive_site SLICE_X0Y108 SLICEL internal 45)
		(primitive_site SLICE_X1Y108 SLICEX internal 43)
	)
	(tile 88 7 INT_X2Y110 INT 1
		(primitive_site TIEOFF_X4Y220 TIEOFF internal 3)
	)
	(tile 88 8 CLEXM_X2Y110 CLEXM 2
		(primitive_site SLICE_X2Y108 SLICEM internal 50)
		(primitive_site SLICE_X3Y108 SLICEX internal 43)
	)
	(tile 88 9 INT_BRAM_X3Y110 INT_BRAM 1
		(primitive_site TIEOFF_X6Y220 TIEOFF internal 3)
	)
	(tile 88 10 INT_INTERFACE_X3Y110 INT_INTERFACE 0
	)
	(tile 88 11 NULL_X11Y120 NULL 0
	)
	(tile 88 12 INT_X4Y110 INT 1
		(primitive_site TIEOFF_X7Y220 TIEOFF internal 3)
	)
	(tile 88 13 CLEXL_X4Y110 CLEXL 2
		(primitive_site SLICE_X4Y108 SLICEL internal 45)
		(primitive_site SLICE_X5Y108 SLICEX internal 43)
	)
	(tile 88 14 INT_X5Y110 INT 1
		(primitive_site TIEOFF_X9Y220 TIEOFF internal 3)
	)
	(tile 88 15 CLEXM_X5Y110 CLEXM 2
		(primitive_site SLICE_X6Y108 SLICEM internal 50)
		(primitive_site SLICE_X7Y108 SLICEX internal 43)
	)
	(tile 88 16 INT_X6Y110 INT 1
		(primitive_site TIEOFF_X11Y220 TIEOFF internal 3)
	)
	(tile 88 17 CLEXL_X6Y110 CLEXL 2
		(primitive_site SLICE_X8Y108 SLICEL internal 45)
		(primitive_site SLICE_X9Y108 SLICEX internal 43)
	)
	(tile 88 18 INT_X7Y110 INT 1
		(primitive_site TIEOFF_X13Y220 TIEOFF internal 3)
	)
	(tile 88 19 CLEXM_X7Y110 CLEXM 2
		(primitive_site SLICE_X10Y108 SLICEM internal 50)
		(primitive_site SLICE_X11Y108 SLICEX internal 43)
	)
	(tile 88 20 INT_X8Y110 INT 1
		(primitive_site TIEOFF_X15Y220 TIEOFF internal 3)
	)
	(tile 88 21 INT_INTERFACE_X8Y110 INT_INTERFACE 0
	)
	(tile 88 22 NULL_X22Y120 NULL 0
	)
	(tile 88 23 INT_X9Y110 INT 1
		(primitive_site TIEOFF_X16Y220 TIEOFF internal 3)
	)
	(tile 88 24 CLEXL_X9Y110 CLEXL 2
		(primitive_site SLICE_X12Y108 SLICEL internal 45)
		(primitive_site SLICE_X13Y108 SLICEX internal 43)
	)
	(tile 88 25 INT_X10Y110 INT 1
		(primitive_site TIEOFF_X17Y220 TIEOFF internal 3)
	)
	(tile 88 26 CLEXM_X10Y110 CLEXM 2
		(primitive_site SLICE_X14Y108 SLICEM internal 50)
		(primitive_site SLICE_X15Y108 SLICEX internal 43)
	)
	(tile 88 27 INT_X11Y110 INT 1
		(primitive_site TIEOFF_X18Y220 TIEOFF internal 3)
	)
	(tile 88 28 CLEXL_X11Y110 CLEXL 2
		(primitive_site SLICE_X16Y108 SLICEL internal 45)
		(primitive_site SLICE_X17Y108 SLICEX internal 43)
	)
	(tile 88 29 INT_X12Y110 INT 1
		(primitive_site TIEOFF_X19Y220 TIEOFF internal 3)
	)
	(tile 88 30 CLEXM_X12Y110 CLEXM 2
		(primitive_site SLICE_X18Y108 SLICEM internal 50)
		(primitive_site SLICE_X19Y108 SLICEX internal 43)
	)
	(tile 88 31 INT_X13Y110 INT 1
		(primitive_site TIEOFF_X20Y220 TIEOFF internal 3)
	)
	(tile 88 32 CLEXL_X13Y110 CLEXL 2
		(primitive_site SLICE_X20Y108 SLICEL internal 45)
		(primitive_site SLICE_X21Y108 SLICEX internal 43)
	)
	(tile 88 33 INT_BRAM_X14Y110 INT_BRAM 1
		(primitive_site TIEOFF_X21Y220 TIEOFF internal 3)
	)
	(tile 88 34 INT_INTERFACE_X14Y110 INT_INTERFACE 0
	)
	(tile 88 35 NULL_X35Y120 NULL 0
	)
	(tile 88 36 INT_X15Y110 INT 1
		(primitive_site TIEOFF_X22Y220 TIEOFF internal 3)
	)
	(tile 88 37 CLEXM_X15Y110 CLEXM 2
		(primitive_site SLICE_X22Y108 SLICEM internal 50)
		(primitive_site SLICE_X23Y108 SLICEX internal 43)
	)
	(tile 88 38 INT_X16Y110 INT 1
		(primitive_site TIEOFF_X23Y220 TIEOFF internal 3)
	)
	(tile 88 39 CLEXL_X16Y110 CLEXL 2
		(primitive_site SLICE_X24Y108 SLICEL internal 45)
		(primitive_site SLICE_X25Y108 SLICEX internal 43)
	)
	(tile 88 40 INT_X17Y110 INT 1
		(primitive_site TIEOFF_X24Y220 TIEOFF internal 3)
	)
	(tile 88 41 CLEXM_X17Y110 CLEXM 2
		(primitive_site SLICE_X26Y108 SLICEM internal 50)
		(primitive_site SLICE_X27Y108 SLICEX internal 43)
	)
	(tile 88 42 INT_X18Y110 INT 1
		(primitive_site TIEOFF_X25Y220 TIEOFF internal 3)
	)
	(tile 88 43 CLEXL_X18Y110 CLEXL 2
		(primitive_site SLICE_X28Y108 SLICEL internal 45)
		(primitive_site SLICE_X29Y108 SLICEX internal 43)
	)
	(tile 88 44 INT_X19Y110 INT 1
		(primitive_site TIEOFF_X26Y220 TIEOFF internal 3)
	)
	(tile 88 45 CLEXM_X19Y110 CLEXM 2
		(primitive_site SLICE_X30Y108 SLICEM internal 50)
		(primitive_site SLICE_X31Y108 SLICEX internal 43)
	)
	(tile 88 46 INT_X20Y110 INT 1
		(primitive_site TIEOFF_X28Y220 TIEOFF internal 3)
	)
	(tile 88 47 CLEXL_X20Y110 CLEXL 2
		(primitive_site SLICE_X32Y108 SLICEL internal 45)
		(primitive_site SLICE_X33Y108 SLICEX internal 43)
	)
	(tile 88 48 NULL_X48Y120 NULL 0
	)
	(tile 88 49 REG_V_X20Y110 REG_V 0
	)
	(tile 88 50 INT_X21Y110 INT 1
		(primitive_site TIEOFF_X31Y220 TIEOFF internal 3)
	)
	(tile 88 51 CLEXM_X21Y110 CLEXM 2
		(primitive_site SLICE_X34Y108 SLICEM internal 50)
		(primitive_site SLICE_X35Y108 SLICEX internal 43)
	)
	(tile 88 52 INT_X22Y110 INT 1
		(primitive_site TIEOFF_X33Y220 TIEOFF internal 3)
	)
	(tile 88 53 CLEXL_X22Y110 CLEXL 2
		(primitive_site SLICE_X36Y108 SLICEL internal 45)
		(primitive_site SLICE_X37Y108 SLICEX internal 43)
	)
	(tile 88 54 INT_X23Y110 INT 1
		(primitive_site TIEOFF_X35Y220 TIEOFF internal 3)
	)
	(tile 88 55 CLEXM_X23Y110 CLEXM 2
		(primitive_site SLICE_X38Y108 SLICEM internal 50)
		(primitive_site SLICE_X39Y108 SLICEX internal 43)
	)
	(tile 88 56 INT_X24Y110 INT 1
		(primitive_site TIEOFF_X36Y220 TIEOFF internal 3)
	)
	(tile 88 57 CLEXL_X24Y110 CLEXL 2
		(primitive_site SLICE_X40Y108 SLICEL internal 45)
		(primitive_site SLICE_X41Y108 SLICEX internal 43)
	)
	(tile 88 58 INT_X25Y110 INT 1
		(primitive_site TIEOFF_X37Y220 TIEOFF internal 3)
	)
	(tile 88 59 CLEXM_X25Y110 CLEXM 2
		(primitive_site SLICE_X42Y108 SLICEM internal 50)
		(primitive_site SLICE_X43Y108 SLICEX internal 43)
	)
	(tile 88 60 INT_X26Y110 INT 1
		(primitive_site TIEOFF_X38Y220 TIEOFF internal 3)
	)
	(tile 88 61 CLEXL_X26Y110 CLEXL 2
		(primitive_site SLICE_X44Y108 SLICEL internal 45)
		(primitive_site SLICE_X45Y108 SLICEX internal 43)
	)
	(tile 88 62 INT_BRAM_X27Y110 INT_BRAM 1
		(primitive_site TIEOFF_X39Y220 TIEOFF internal 3)
	)
	(tile 88 63 INT_INTERFACE_X27Y110 INT_INTERFACE 0
	)
	(tile 88 64 NULL_X64Y120 NULL 0
	)
	(tile 88 65 INT_X28Y110 INT 1
		(primitive_site TIEOFF_X40Y220 TIEOFF internal 3)
	)
	(tile 88 66 CLEXL_X28Y110 CLEXL 2
		(primitive_site SLICE_X46Y108 SLICEL internal 45)
		(primitive_site SLICE_X47Y108 SLICEX internal 43)
	)
	(tile 88 67 INT_X29Y110 INT 1
		(primitive_site TIEOFF_X41Y220 TIEOFF internal 3)
	)
	(tile 88 68 CLEXM_X29Y110 CLEXM 2
		(primitive_site SLICE_X48Y108 SLICEM internal 50)
		(primitive_site SLICE_X49Y108 SLICEX internal 43)
	)
	(tile 88 69 INT_X30Y110 INT 1
		(primitive_site TIEOFF_X42Y220 TIEOFF internal 3)
	)
	(tile 88 70 CLEXL_X30Y110 CLEXL 2
		(primitive_site SLICE_X50Y108 SLICEL internal 45)
		(primitive_site SLICE_X51Y108 SLICEX internal 43)
	)
	(tile 88 71 INT_X31Y110 INT 1
		(primitive_site TIEOFF_X43Y220 TIEOFF internal 3)
	)
	(tile 88 72 CLEXM_X31Y110 CLEXM 2
		(primitive_site SLICE_X52Y108 SLICEM internal 50)
		(primitive_site SLICE_X53Y108 SLICEX internal 43)
	)
	(tile 88 73 INT_X32Y110 INT 1
		(primitive_site TIEOFF_X44Y220 TIEOFF internal 3)
	)
	(tile 88 74 CLEXL_X32Y110 CLEXL 2
		(primitive_site SLICE_X54Y108 SLICEL internal 45)
		(primitive_site SLICE_X55Y108 SLICEX internal 43)
	)
	(tile 88 75 INT_X33Y110 INT 1
		(primitive_site TIEOFF_X45Y220 TIEOFF internal 3)
	)
	(tile 88 76 INT_INTERFACE_X33Y110 INT_INTERFACE 0
	)
	(tile 88 77 NULL_X77Y120 NULL 0
	)
	(tile 88 78 INT_X34Y110 INT 1
		(primitive_site TIEOFF_X46Y220 TIEOFF internal 3)
	)
	(tile 88 79 CLEXM_X34Y110 CLEXM 2
		(primitive_site SLICE_X56Y108 SLICEM internal 50)
		(primitive_site SLICE_X57Y108 SLICEX internal 43)
	)
	(tile 88 80 INT_X35Y110 INT 1
		(primitive_site TIEOFF_X48Y220 TIEOFF internal 3)
	)
	(tile 88 81 CLEXL_X35Y110 CLEXL 2
		(primitive_site SLICE_X58Y108 SLICEL internal 45)
		(primitive_site SLICE_X59Y108 SLICEX internal 43)
	)
	(tile 88 82 INT_X36Y110 INT 1
		(primitive_site TIEOFF_X50Y220 TIEOFF internal 3)
	)
	(tile 88 83 INT_INTERFACE_X36Y110 INT_INTERFACE 0
	)
	(tile 88 84 NULL_X84Y120 NULL 0
	)
	(tile 88 85 INT_X37Y110 INT 1
		(primitive_site TIEOFF_X51Y220 TIEOFF internal 3)
	)
	(tile 88 86 CLEXM_X37Y110 CLEXM 2
		(primitive_site SLICE_X60Y108 SLICEM internal 50)
		(primitive_site SLICE_X61Y108 SLICEX internal 43)
	)
	(tile 88 87 INT_X38Y110 INT 1
		(primitive_site TIEOFF_X53Y220 TIEOFF internal 3)
	)
	(tile 88 88 CLEXL_X38Y110 CLEXL 2
		(primitive_site SLICE_X62Y108 SLICEL internal 45)
		(primitive_site SLICE_X63Y108 SLICEX internal 43)
	)
	(tile 88 89 INT_BRAM_X39Y110 INT_BRAM 1
		(primitive_site TIEOFF_X55Y220 TIEOFF internal 3)
	)
	(tile 88 90 INT_INTERFACE_X39Y110 INT_INTERFACE 0
	)
	(tile 88 91 NULL_X91Y120 NULL 0
	)
	(tile 88 92 INT_X40Y110 INT 1
		(primitive_site TIEOFF_X56Y220 TIEOFF internal 3)
	)
	(tile 88 93 CLEXM_X40Y110 CLEXM 2
		(primitive_site SLICE_X64Y108 SLICEM internal 50)
		(primitive_site SLICE_X65Y108 SLICEX internal 43)
	)
	(tile 88 94 INT_X41Y110 INT 1
		(primitive_site TIEOFF_X58Y220 TIEOFF internal 3)
	)
	(tile 88 95 CLEXL_X41Y110 CLEXL 2
		(primitive_site SLICE_X66Y108 SLICEL internal 45)
		(primitive_site SLICE_X67Y108 SLICEX internal 43)
	)
	(tile 88 96 INT_X42Y110 INT 1
		(primitive_site TIEOFF_X60Y220 TIEOFF internal 3)
	)
	(tile 88 97 INT_INTERFACE_X42Y110 INT_INTERFACE 0
	)
	(tile 88 98 MCB_L_X42Y110 MCB_L 1
		(primitive_site MCB_X1Y1 MCB internal 1226)
	)
	(tile 88 99 IOI_RTERM_X99Y120 IOI_RTERM 0
	)
	(tile 88 100 EMP_RIOB_X42Y110 EMP_RIOB 0
	)
	(tile 89 0 EMP_LIOB_X0Y119 EMP_LIOB 0
	)
	(tile 89 1 IOI_LTERM_X1Y119 IOI_LTERM 0
	)
	(tile 89 2 INT_X0Y109 INT 1
		(primitive_site TIEOFF_X0Y218 TIEOFF internal 3)
	)
	(tile 89 3 INT_INTERFACE_X0Y109 INT_INTERFACE 0
	)
	(tile 89 4 NULL_X4Y119 NULL 0
	)
	(tile 89 5 INT_X1Y109 INT 1
		(primitive_site TIEOFF_X2Y218 TIEOFF internal 3)
	)
	(tile 89 6 CLEXL_X1Y109 CLEXL 2
		(primitive_site SLICE_X0Y107 SLICEL internal 45)
		(primitive_site SLICE_X1Y107 SLICEX internal 43)
	)
	(tile 89 7 INT_X2Y109 INT 1
		(primitive_site TIEOFF_X4Y218 TIEOFF internal 3)
	)
	(tile 89 8 CLEXM_X2Y109 CLEXM 2
		(primitive_site SLICE_X2Y107 SLICEM internal 50)
		(primitive_site SLICE_X3Y107 SLICEX internal 43)
	)
	(tile 89 9 INT_BRAM_X3Y109 INT_BRAM 1
		(primitive_site TIEOFF_X6Y218 TIEOFF internal 3)
	)
	(tile 89 10 INT_INTERFACE_X3Y109 INT_INTERFACE 0
	)
	(tile 89 11 NULL_X11Y119 NULL 0
	)
	(tile 89 12 INT_X4Y109 INT 1
		(primitive_site TIEOFF_X7Y218 TIEOFF internal 3)
	)
	(tile 89 13 CLEXL_X4Y109 CLEXL 2
		(primitive_site SLICE_X4Y107 SLICEL internal 45)
		(primitive_site SLICE_X5Y107 SLICEX internal 43)
	)
	(tile 89 14 INT_X5Y109 INT 1
		(primitive_site TIEOFF_X9Y218 TIEOFF internal 3)
	)
	(tile 89 15 CLEXM_X5Y109 CLEXM 2
		(primitive_site SLICE_X6Y107 SLICEM internal 50)
		(primitive_site SLICE_X7Y107 SLICEX internal 43)
	)
	(tile 89 16 INT_X6Y109 INT 1
		(primitive_site TIEOFF_X11Y218 TIEOFF internal 3)
	)
	(tile 89 17 CLEXL_X6Y109 CLEXL 2
		(primitive_site SLICE_X8Y107 SLICEL internal 45)
		(primitive_site SLICE_X9Y107 SLICEX internal 43)
	)
	(tile 89 18 INT_X7Y109 INT 1
		(primitive_site TIEOFF_X13Y218 TIEOFF internal 3)
	)
	(tile 89 19 CLEXM_X7Y109 CLEXM 2
		(primitive_site SLICE_X10Y107 SLICEM internal 50)
		(primitive_site SLICE_X11Y107 SLICEX internal 43)
	)
	(tile 89 20 INT_X8Y109 INT 1
		(primitive_site TIEOFF_X15Y218 TIEOFF internal 3)
	)
	(tile 89 21 INT_INTERFACE_X8Y109 INT_INTERFACE 0
	)
	(tile 89 22 NULL_X22Y119 NULL 0
	)
	(tile 89 23 INT_X9Y109 INT 1
		(primitive_site TIEOFF_X16Y218 TIEOFF internal 3)
	)
	(tile 89 24 CLEXL_X9Y109 CLEXL 2
		(primitive_site SLICE_X12Y107 SLICEL internal 45)
		(primitive_site SLICE_X13Y107 SLICEX internal 43)
	)
	(tile 89 25 INT_X10Y109 INT 1
		(primitive_site TIEOFF_X17Y218 TIEOFF internal 3)
	)
	(tile 89 26 CLEXM_X10Y109 CLEXM 2
		(primitive_site SLICE_X14Y107 SLICEM internal 50)
		(primitive_site SLICE_X15Y107 SLICEX internal 43)
	)
	(tile 89 27 INT_X11Y109 INT 1
		(primitive_site TIEOFF_X18Y218 TIEOFF internal 3)
	)
	(tile 89 28 CLEXL_X11Y109 CLEXL 2
		(primitive_site SLICE_X16Y107 SLICEL internal 45)
		(primitive_site SLICE_X17Y107 SLICEX internal 43)
	)
	(tile 89 29 INT_X12Y109 INT 1
		(primitive_site TIEOFF_X19Y218 TIEOFF internal 3)
	)
	(tile 89 30 CLEXM_X12Y109 CLEXM 2
		(primitive_site SLICE_X18Y107 SLICEM internal 50)
		(primitive_site SLICE_X19Y107 SLICEX internal 43)
	)
	(tile 89 31 INT_X13Y109 INT 1
		(primitive_site TIEOFF_X20Y218 TIEOFF internal 3)
	)
	(tile 89 32 CLEXL_X13Y109 CLEXL 2
		(primitive_site SLICE_X20Y107 SLICEL internal 45)
		(primitive_site SLICE_X21Y107 SLICEX internal 43)
	)
	(tile 89 33 INT_BRAM_X14Y109 INT_BRAM 1
		(primitive_site TIEOFF_X21Y218 TIEOFF internal 3)
	)
	(tile 89 34 INT_INTERFACE_X14Y109 INT_INTERFACE 0
	)
	(tile 89 35 NULL_X35Y119 NULL 0
	)
	(tile 89 36 INT_X15Y109 INT 1
		(primitive_site TIEOFF_X22Y218 TIEOFF internal 3)
	)
	(tile 89 37 CLEXM_X15Y109 CLEXM 2
		(primitive_site SLICE_X22Y107 SLICEM internal 50)
		(primitive_site SLICE_X23Y107 SLICEX internal 43)
	)
	(tile 89 38 INT_X16Y109 INT 1
		(primitive_site TIEOFF_X23Y218 TIEOFF internal 3)
	)
	(tile 89 39 CLEXL_X16Y109 CLEXL 2
		(primitive_site SLICE_X24Y107 SLICEL internal 45)
		(primitive_site SLICE_X25Y107 SLICEX internal 43)
	)
	(tile 89 40 INT_X17Y109 INT 1
		(primitive_site TIEOFF_X24Y218 TIEOFF internal 3)
	)
	(tile 89 41 CLEXM_X17Y109 CLEXM 2
		(primitive_site SLICE_X26Y107 SLICEM internal 50)
		(primitive_site SLICE_X27Y107 SLICEX internal 43)
	)
	(tile 89 42 INT_X18Y109 INT 1
		(primitive_site TIEOFF_X25Y218 TIEOFF internal 3)
	)
	(tile 89 43 CLEXL_X18Y109 CLEXL 2
		(primitive_site SLICE_X28Y107 SLICEL internal 45)
		(primitive_site SLICE_X29Y107 SLICEX internal 43)
	)
	(tile 89 44 INT_X19Y109 INT 1
		(primitive_site TIEOFF_X26Y218 TIEOFF internal 3)
	)
	(tile 89 45 CLEXM_X19Y109 CLEXM 2
		(primitive_site SLICE_X30Y107 SLICEM internal 50)
		(primitive_site SLICE_X31Y107 SLICEX internal 43)
	)
	(tile 89 46 INT_X20Y109 INT 1
		(primitive_site TIEOFF_X28Y218 TIEOFF internal 3)
	)
	(tile 89 47 CLEXL_X20Y109 CLEXL 2
		(primitive_site SLICE_X32Y107 SLICEL internal 45)
		(primitive_site SLICE_X33Y107 SLICEX internal 43)
	)
	(tile 89 48 NULL_X48Y119 NULL 0
	)
	(tile 89 49 REG_V_X20Y109 REG_V 0
	)
	(tile 89 50 INT_X21Y109 INT 1
		(primitive_site TIEOFF_X31Y218 TIEOFF internal 3)
	)
	(tile 89 51 CLEXM_X21Y109 CLEXM 2
		(primitive_site SLICE_X34Y107 SLICEM internal 50)
		(primitive_site SLICE_X35Y107 SLICEX internal 43)
	)
	(tile 89 52 INT_X22Y109 INT 1
		(primitive_site TIEOFF_X33Y218 TIEOFF internal 3)
	)
	(tile 89 53 CLEXL_X22Y109 CLEXL 2
		(primitive_site SLICE_X36Y107 SLICEL internal 45)
		(primitive_site SLICE_X37Y107 SLICEX internal 43)
	)
	(tile 89 54 INT_X23Y109 INT 1
		(primitive_site TIEOFF_X35Y218 TIEOFF internal 3)
	)
	(tile 89 55 CLEXM_X23Y109 CLEXM 2
		(primitive_site SLICE_X38Y107 SLICEM internal 50)
		(primitive_site SLICE_X39Y107 SLICEX internal 43)
	)
	(tile 89 56 INT_X24Y109 INT 1
		(primitive_site TIEOFF_X36Y218 TIEOFF internal 3)
	)
	(tile 89 57 CLEXL_X24Y109 CLEXL 2
		(primitive_site SLICE_X40Y107 SLICEL internal 45)
		(primitive_site SLICE_X41Y107 SLICEX internal 43)
	)
	(tile 89 58 INT_X25Y109 INT 1
		(primitive_site TIEOFF_X37Y218 TIEOFF internal 3)
	)
	(tile 89 59 CLEXM_X25Y109 CLEXM 2
		(primitive_site SLICE_X42Y107 SLICEM internal 50)
		(primitive_site SLICE_X43Y107 SLICEX internal 43)
	)
	(tile 89 60 INT_X26Y109 INT 1
		(primitive_site TIEOFF_X38Y218 TIEOFF internal 3)
	)
	(tile 89 61 CLEXL_X26Y109 CLEXL 2
		(primitive_site SLICE_X44Y107 SLICEL internal 45)
		(primitive_site SLICE_X45Y107 SLICEX internal 43)
	)
	(tile 89 62 INT_BRAM_X27Y109 INT_BRAM 1
		(primitive_site TIEOFF_X39Y218 TIEOFF internal 3)
	)
	(tile 89 63 INT_INTERFACE_X27Y109 INT_INTERFACE 0
	)
	(tile 89 64 NULL_X64Y119 NULL 0
	)
	(tile 89 65 INT_X28Y109 INT 1
		(primitive_site TIEOFF_X40Y218 TIEOFF internal 3)
	)
	(tile 89 66 CLEXL_X28Y109 CLEXL 2
		(primitive_site SLICE_X46Y107 SLICEL internal 45)
		(primitive_site SLICE_X47Y107 SLICEX internal 43)
	)
	(tile 89 67 INT_X29Y109 INT 1
		(primitive_site TIEOFF_X41Y218 TIEOFF internal 3)
	)
	(tile 89 68 CLEXM_X29Y109 CLEXM 2
		(primitive_site SLICE_X48Y107 SLICEM internal 50)
		(primitive_site SLICE_X49Y107 SLICEX internal 43)
	)
	(tile 89 69 INT_X30Y109 INT 1
		(primitive_site TIEOFF_X42Y218 TIEOFF internal 3)
	)
	(tile 89 70 CLEXL_X30Y109 CLEXL 2
		(primitive_site SLICE_X50Y107 SLICEL internal 45)
		(primitive_site SLICE_X51Y107 SLICEX internal 43)
	)
	(tile 89 71 INT_X31Y109 INT 1
		(primitive_site TIEOFF_X43Y218 TIEOFF internal 3)
	)
	(tile 89 72 CLEXM_X31Y109 CLEXM 2
		(primitive_site SLICE_X52Y107 SLICEM internal 50)
		(primitive_site SLICE_X53Y107 SLICEX internal 43)
	)
	(tile 89 73 INT_X32Y109 INT 1
		(primitive_site TIEOFF_X44Y218 TIEOFF internal 3)
	)
	(tile 89 74 CLEXL_X32Y109 CLEXL 2
		(primitive_site SLICE_X54Y107 SLICEL internal 45)
		(primitive_site SLICE_X55Y107 SLICEX internal 43)
	)
	(tile 89 75 INT_X33Y109 INT 1
		(primitive_site TIEOFF_X45Y218 TIEOFF internal 3)
	)
	(tile 89 76 INT_INTERFACE_X33Y109 INT_INTERFACE 0
	)
	(tile 89 77 NULL_X77Y119 NULL 0
	)
	(tile 89 78 INT_X34Y109 INT 1
		(primitive_site TIEOFF_X46Y218 TIEOFF internal 3)
	)
	(tile 89 79 CLEXM_X34Y109 CLEXM 2
		(primitive_site SLICE_X56Y107 SLICEM internal 50)
		(primitive_site SLICE_X57Y107 SLICEX internal 43)
	)
	(tile 89 80 INT_X35Y109 INT 1
		(primitive_site TIEOFF_X48Y218 TIEOFF internal 3)
	)
	(tile 89 81 CLEXL_X35Y109 CLEXL 2
		(primitive_site SLICE_X58Y107 SLICEL internal 45)
		(primitive_site SLICE_X59Y107 SLICEX internal 43)
	)
	(tile 89 82 INT_X36Y109 INT 1
		(primitive_site TIEOFF_X50Y218 TIEOFF internal 3)
	)
	(tile 89 83 INT_INTERFACE_X36Y109 INT_INTERFACE 0
	)
	(tile 89 84 NULL_X84Y119 NULL 0
	)
	(tile 89 85 INT_X37Y109 INT 1
		(primitive_site TIEOFF_X51Y218 TIEOFF internal 3)
	)
	(tile 89 86 CLEXM_X37Y109 CLEXM 2
		(primitive_site SLICE_X60Y107 SLICEM internal 50)
		(primitive_site SLICE_X61Y107 SLICEX internal 43)
	)
	(tile 89 87 INT_X38Y109 INT 1
		(primitive_site TIEOFF_X53Y218 TIEOFF internal 3)
	)
	(tile 89 88 CLEXL_X38Y109 CLEXL 2
		(primitive_site SLICE_X62Y107 SLICEL internal 45)
		(primitive_site SLICE_X63Y107 SLICEX internal 43)
	)
	(tile 89 89 INT_BRAM_X39Y109 INT_BRAM 1
		(primitive_site TIEOFF_X55Y218 TIEOFF internal 3)
	)
	(tile 89 90 INT_INTERFACE_X39Y109 INT_INTERFACE 0
	)
	(tile 89 91 NULL_X91Y119 NULL 0
	)
	(tile 89 92 INT_X40Y109 INT 1
		(primitive_site TIEOFF_X56Y218 TIEOFF internal 3)
	)
	(tile 89 93 CLEXM_X40Y109 CLEXM 2
		(primitive_site SLICE_X64Y107 SLICEM internal 50)
		(primitive_site SLICE_X65Y107 SLICEX internal 43)
	)
	(tile 89 94 INT_X41Y109 INT 1
		(primitive_site TIEOFF_X58Y218 TIEOFF internal 3)
	)
	(tile 89 95 CLEXL_X41Y109 CLEXL 2
		(primitive_site SLICE_X66Y107 SLICEL internal 45)
		(primitive_site SLICE_X67Y107 SLICEX internal 43)
	)
	(tile 89 96 INT_X42Y109 INT 1
		(primitive_site TIEOFF_X60Y218 TIEOFF internal 3)
	)
	(tile 89 97 INT_INTERFACE_X42Y109 INT_INTERFACE 0
	)
	(tile 89 98 NULL_X98Y119 NULL 0
	)
	(tile 89 99 IOI_RTERM_X99Y119 IOI_RTERM 0
	)
	(tile 89 100 EMP_RIOB_X42Y109 EMP_RIOB 0
	)
	(tile 90 0 EMP_LIOB_X0Y118 EMP_LIOB 0
	)
	(tile 90 1 IOI_LTERM_X1Y118 IOI_LTERM 0
	)
	(tile 90 2 INT_X0Y108 INT 1
		(primitive_site TIEOFF_X0Y216 TIEOFF internal 3)
	)
	(tile 90 3 INT_INTERFACE_X0Y108 INT_INTERFACE 0
	)
	(tile 90 4 NULL_X4Y118 NULL 0
	)
	(tile 90 5 INT_X1Y108 INT 1
		(primitive_site TIEOFF_X2Y216 TIEOFF internal 3)
	)
	(tile 90 6 CLEXL_X1Y108 CLEXL 2
		(primitive_site SLICE_X0Y106 SLICEL internal 45)
		(primitive_site SLICE_X1Y106 SLICEX internal 43)
	)
	(tile 90 7 INT_X2Y108 INT 1
		(primitive_site TIEOFF_X4Y216 TIEOFF internal 3)
	)
	(tile 90 8 CLEXM_X2Y108 CLEXM 2
		(primitive_site SLICE_X2Y106 SLICEM internal 50)
		(primitive_site SLICE_X3Y106 SLICEX internal 43)
	)
	(tile 90 9 INT_BRAM_X3Y108 INT_BRAM 1
		(primitive_site TIEOFF_X6Y216 TIEOFF internal 3)
	)
	(tile 90 10 INT_INTERFACE_X3Y108 INT_INTERFACE 0
	)
	(tile 90 11 BRAMSITE2_X3Y108 BRAMSITE2 3
		(primitive_site RAMB16_X0Y54 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y54 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y55 RAMB8BWER internal 110)
	)
	(tile 90 12 INT_X4Y108 INT 1
		(primitive_site TIEOFF_X7Y216 TIEOFF internal 3)
	)
	(tile 90 13 CLEXL_X4Y108 CLEXL 2
		(primitive_site SLICE_X4Y106 SLICEL internal 45)
		(primitive_site SLICE_X5Y106 SLICEX internal 43)
	)
	(tile 90 14 INT_X5Y108 INT 1
		(primitive_site TIEOFF_X9Y216 TIEOFF internal 3)
	)
	(tile 90 15 CLEXM_X5Y108 CLEXM 2
		(primitive_site SLICE_X6Y106 SLICEM internal 50)
		(primitive_site SLICE_X7Y106 SLICEX internal 43)
	)
	(tile 90 16 INT_X6Y108 INT 1
		(primitive_site TIEOFF_X11Y216 TIEOFF internal 3)
	)
	(tile 90 17 CLEXL_X6Y108 CLEXL 2
		(primitive_site SLICE_X8Y106 SLICEL internal 45)
		(primitive_site SLICE_X9Y106 SLICEX internal 43)
	)
	(tile 90 18 INT_X7Y108 INT 1
		(primitive_site TIEOFF_X13Y216 TIEOFF internal 3)
	)
	(tile 90 19 CLEXM_X7Y108 CLEXM 2
		(primitive_site SLICE_X10Y106 SLICEM internal 50)
		(primitive_site SLICE_X11Y106 SLICEX internal 43)
	)
	(tile 90 20 INT_X8Y108 INT 1
		(primitive_site TIEOFF_X15Y216 TIEOFF internal 3)
	)
	(tile 90 21 INT_INTERFACE_X8Y108 INT_INTERFACE 0
	)
	(tile 90 22 MACCSITE2_X8Y108 MACCSITE2 1
		(primitive_site DSP48_X0Y27 DSP48A1 internal 346)
	)
	(tile 90 23 INT_X9Y108 INT 1
		(primitive_site TIEOFF_X16Y216 TIEOFF internal 3)
	)
	(tile 90 24 CLEXL_X9Y108 CLEXL 2
		(primitive_site SLICE_X12Y106 SLICEL internal 45)
		(primitive_site SLICE_X13Y106 SLICEX internal 43)
	)
	(tile 90 25 INT_X10Y108 INT 1
		(primitive_site TIEOFF_X17Y216 TIEOFF internal 3)
	)
	(tile 90 26 CLEXM_X10Y108 CLEXM 2
		(primitive_site SLICE_X14Y106 SLICEM internal 50)
		(primitive_site SLICE_X15Y106 SLICEX internal 43)
	)
	(tile 90 27 INT_X11Y108 INT 1
		(primitive_site TIEOFF_X18Y216 TIEOFF internal 3)
	)
	(tile 90 28 CLEXL_X11Y108 CLEXL 2
		(primitive_site SLICE_X16Y106 SLICEL internal 45)
		(primitive_site SLICE_X17Y106 SLICEX internal 43)
	)
	(tile 90 29 INT_X12Y108 INT 1
		(primitive_site TIEOFF_X19Y216 TIEOFF internal 3)
	)
	(tile 90 30 CLEXM_X12Y108 CLEXM 2
		(primitive_site SLICE_X18Y106 SLICEM internal 50)
		(primitive_site SLICE_X19Y106 SLICEX internal 43)
	)
	(tile 90 31 INT_X13Y108 INT 1
		(primitive_site TIEOFF_X20Y216 TIEOFF internal 3)
	)
	(tile 90 32 CLEXL_X13Y108 CLEXL 2
		(primitive_site SLICE_X20Y106 SLICEL internal 45)
		(primitive_site SLICE_X21Y106 SLICEX internal 43)
	)
	(tile 90 33 INT_BRAM_X14Y108 INT_BRAM 1
		(primitive_site TIEOFF_X21Y216 TIEOFF internal 3)
	)
	(tile 90 34 INT_INTERFACE_X14Y108 INT_INTERFACE 0
	)
	(tile 90 35 BRAMSITE2_X14Y108 BRAMSITE2 3
		(primitive_site RAMB16_X1Y54 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y54 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y55 RAMB8BWER internal 110)
	)
	(tile 90 36 INT_X15Y108 INT 1
		(primitive_site TIEOFF_X22Y216 TIEOFF internal 3)
	)
	(tile 90 37 CLEXM_X15Y108 CLEXM 2
		(primitive_site SLICE_X22Y106 SLICEM internal 50)
		(primitive_site SLICE_X23Y106 SLICEX internal 43)
	)
	(tile 90 38 INT_X16Y108 INT 1
		(primitive_site TIEOFF_X23Y216 TIEOFF internal 3)
	)
	(tile 90 39 CLEXL_X16Y108 CLEXL 2
		(primitive_site SLICE_X24Y106 SLICEL internal 45)
		(primitive_site SLICE_X25Y106 SLICEX internal 43)
	)
	(tile 90 40 INT_X17Y108 INT 1
		(primitive_site TIEOFF_X24Y216 TIEOFF internal 3)
	)
	(tile 90 41 CLEXM_X17Y108 CLEXM 2
		(primitive_site SLICE_X26Y106 SLICEM internal 50)
		(primitive_site SLICE_X27Y106 SLICEX internal 43)
	)
	(tile 90 42 INT_X18Y108 INT 1
		(primitive_site TIEOFF_X25Y216 TIEOFF internal 3)
	)
	(tile 90 43 CLEXL_X18Y108 CLEXL 2
		(primitive_site SLICE_X28Y106 SLICEL internal 45)
		(primitive_site SLICE_X29Y106 SLICEX internal 43)
	)
	(tile 90 44 INT_X19Y108 INT 1
		(primitive_site TIEOFF_X26Y216 TIEOFF internal 3)
	)
	(tile 90 45 CLEXM_X19Y108 CLEXM 2
		(primitive_site SLICE_X30Y106 SLICEM internal 50)
		(primitive_site SLICE_X31Y106 SLICEX internal 43)
	)
	(tile 90 46 INT_X20Y108 INT 1
		(primitive_site TIEOFF_X28Y216 TIEOFF internal 3)
	)
	(tile 90 47 CLEXL_X20Y108 CLEXL 2
		(primitive_site SLICE_X32Y106 SLICEL internal 45)
		(primitive_site SLICE_X33Y106 SLICEX internal 43)
	)
	(tile 90 48 NULL_X48Y118 NULL 0
	)
	(tile 90 49 REG_V_X20Y108 REG_V 0
	)
	(tile 90 50 INT_X21Y108 INT 1
		(primitive_site TIEOFF_X31Y216 TIEOFF internal 3)
	)
	(tile 90 51 CLEXM_X21Y108 CLEXM 2
		(primitive_site SLICE_X34Y106 SLICEM internal 50)
		(primitive_site SLICE_X35Y106 SLICEX internal 43)
	)
	(tile 90 52 INT_X22Y108 INT 1
		(primitive_site TIEOFF_X33Y216 TIEOFF internal 3)
	)
	(tile 90 53 CLEXL_X22Y108 CLEXL 2
		(primitive_site SLICE_X36Y106 SLICEL internal 45)
		(primitive_site SLICE_X37Y106 SLICEX internal 43)
	)
	(tile 90 54 INT_X23Y108 INT 1
		(primitive_site TIEOFF_X35Y216 TIEOFF internal 3)
	)
	(tile 90 55 CLEXM_X23Y108 CLEXM 2
		(primitive_site SLICE_X38Y106 SLICEM internal 50)
		(primitive_site SLICE_X39Y106 SLICEX internal 43)
	)
	(tile 90 56 INT_X24Y108 INT 1
		(primitive_site TIEOFF_X36Y216 TIEOFF internal 3)
	)
	(tile 90 57 CLEXL_X24Y108 CLEXL 2
		(primitive_site SLICE_X40Y106 SLICEL internal 45)
		(primitive_site SLICE_X41Y106 SLICEX internal 43)
	)
	(tile 90 58 INT_X25Y108 INT 1
		(primitive_site TIEOFF_X37Y216 TIEOFF internal 3)
	)
	(tile 90 59 CLEXM_X25Y108 CLEXM 2
		(primitive_site SLICE_X42Y106 SLICEM internal 50)
		(primitive_site SLICE_X43Y106 SLICEX internal 43)
	)
	(tile 90 60 INT_X26Y108 INT 1
		(primitive_site TIEOFF_X38Y216 TIEOFF internal 3)
	)
	(tile 90 61 CLEXL_X26Y108 CLEXL 2
		(primitive_site SLICE_X44Y106 SLICEL internal 45)
		(primitive_site SLICE_X45Y106 SLICEX internal 43)
	)
	(tile 90 62 INT_BRAM_X27Y108 INT_BRAM 1
		(primitive_site TIEOFF_X39Y216 TIEOFF internal 3)
	)
	(tile 90 63 INT_INTERFACE_X27Y108 INT_INTERFACE 0
	)
	(tile 90 64 BRAMSITE2_X27Y108 BRAMSITE2 3
		(primitive_site RAMB16_X2Y54 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y54 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y55 RAMB8BWER internal 110)
	)
	(tile 90 65 INT_X28Y108 INT 1
		(primitive_site TIEOFF_X40Y216 TIEOFF internal 3)
	)
	(tile 90 66 CLEXL_X28Y108 CLEXL 2
		(primitive_site SLICE_X46Y106 SLICEL internal 45)
		(primitive_site SLICE_X47Y106 SLICEX internal 43)
	)
	(tile 90 67 INT_X29Y108 INT 1
		(primitive_site TIEOFF_X41Y216 TIEOFF internal 3)
	)
	(tile 90 68 CLEXM_X29Y108 CLEXM 2
		(primitive_site SLICE_X48Y106 SLICEM internal 50)
		(primitive_site SLICE_X49Y106 SLICEX internal 43)
	)
	(tile 90 69 INT_X30Y108 INT 1
		(primitive_site TIEOFF_X42Y216 TIEOFF internal 3)
	)
	(tile 90 70 CLEXL_X30Y108 CLEXL 2
		(primitive_site SLICE_X50Y106 SLICEL internal 45)
		(primitive_site SLICE_X51Y106 SLICEX internal 43)
	)
	(tile 90 71 INT_X31Y108 INT 1
		(primitive_site TIEOFF_X43Y216 TIEOFF internal 3)
	)
	(tile 90 72 CLEXM_X31Y108 CLEXM 2
		(primitive_site SLICE_X52Y106 SLICEM internal 50)
		(primitive_site SLICE_X53Y106 SLICEX internal 43)
	)
	(tile 90 73 INT_X32Y108 INT 1
		(primitive_site TIEOFF_X44Y216 TIEOFF internal 3)
	)
	(tile 90 74 CLEXL_X32Y108 CLEXL 2
		(primitive_site SLICE_X54Y106 SLICEL internal 45)
		(primitive_site SLICE_X55Y106 SLICEX internal 43)
	)
	(tile 90 75 INT_X33Y108 INT 1
		(primitive_site TIEOFF_X45Y216 TIEOFF internal 3)
	)
	(tile 90 76 INT_INTERFACE_X33Y108 INT_INTERFACE 0
	)
	(tile 90 77 MACCSITE2_X33Y108 MACCSITE2 1
		(primitive_site DSP48_X1Y27 DSP48A1 internal 346)
	)
	(tile 90 78 INT_X34Y108 INT 1
		(primitive_site TIEOFF_X46Y216 TIEOFF internal 3)
	)
	(tile 90 79 CLEXM_X34Y108 CLEXM 2
		(primitive_site SLICE_X56Y106 SLICEM internal 50)
		(primitive_site SLICE_X57Y106 SLICEX internal 43)
	)
	(tile 90 80 INT_X35Y108 INT 1
		(primitive_site TIEOFF_X48Y216 TIEOFF internal 3)
	)
	(tile 90 81 CLEXL_X35Y108 CLEXL 2
		(primitive_site SLICE_X58Y106 SLICEL internal 45)
		(primitive_site SLICE_X59Y106 SLICEX internal 43)
	)
	(tile 90 82 INT_X36Y108 INT 1
		(primitive_site TIEOFF_X50Y216 TIEOFF internal 3)
	)
	(tile 90 83 INT_INTERFACE_X36Y108 INT_INTERFACE 0
	)
	(tile 90 84 MACCSITE2_X36Y108 MACCSITE2 1
		(primitive_site DSP48_X2Y27 DSP48A1 internal 346)
	)
	(tile 90 85 INT_X37Y108 INT 1
		(primitive_site TIEOFF_X51Y216 TIEOFF internal 3)
	)
	(tile 90 86 CLEXM_X37Y108 CLEXM 2
		(primitive_site SLICE_X60Y106 SLICEM internal 50)
		(primitive_site SLICE_X61Y106 SLICEX internal 43)
	)
	(tile 90 87 INT_X38Y108 INT 1
		(primitive_site TIEOFF_X53Y216 TIEOFF internal 3)
	)
	(tile 90 88 CLEXL_X38Y108 CLEXL 2
		(primitive_site SLICE_X62Y106 SLICEL internal 45)
		(primitive_site SLICE_X63Y106 SLICEX internal 43)
	)
	(tile 90 89 INT_BRAM_X39Y108 INT_BRAM 1
		(primitive_site TIEOFF_X55Y216 TIEOFF internal 3)
	)
	(tile 90 90 INT_INTERFACE_X39Y108 INT_INTERFACE 0
	)
	(tile 90 91 BRAMSITE2_X39Y108 BRAMSITE2 3
		(primitive_site RAMB16_X3Y54 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y54 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y55 RAMB8BWER internal 110)
	)
	(tile 90 92 INT_X40Y108 INT 1
		(primitive_site TIEOFF_X56Y216 TIEOFF internal 3)
	)
	(tile 90 93 CLEXM_X40Y108 CLEXM 2
		(primitive_site SLICE_X64Y106 SLICEM internal 50)
		(primitive_site SLICE_X65Y106 SLICEX internal 43)
	)
	(tile 90 94 INT_X41Y108 INT 1
		(primitive_site TIEOFF_X58Y216 TIEOFF internal 3)
	)
	(tile 90 95 CLEXL_X41Y108 CLEXL 2
		(primitive_site SLICE_X66Y106 SLICEL internal 45)
		(primitive_site SLICE_X67Y106 SLICEX internal 43)
	)
	(tile 90 96 INT_X42Y108 INT 1
		(primitive_site TIEOFF_X60Y216 TIEOFF internal 3)
	)
	(tile 90 97 INT_INTERFACE_X42Y108 INT_INTERFACE 0
	)
	(tile 90 98 NULL_X98Y118 NULL 0
	)
	(tile 90 99 IOI_RTERM_X99Y118 IOI_RTERM 0
	)
	(tile 90 100 EMP_RIOB_X42Y108 EMP_RIOB 0
	)
	(tile 91 0 EMP_LIOB_X0Y117 EMP_LIOB 0
	)
	(tile 91 1 IOI_LTERM_X1Y117 IOI_LTERM 0
	)
	(tile 91 2 INT_X0Y107 INT 1
		(primitive_site TIEOFF_X0Y214 TIEOFF internal 3)
	)
	(tile 91 3 INT_INTERFACE_X0Y107 INT_INTERFACE 0
	)
	(tile 91 4 NULL_X4Y117 NULL 0
	)
	(tile 91 5 INT_X1Y107 INT 1
		(primitive_site TIEOFF_X2Y214 TIEOFF internal 3)
	)
	(tile 91 6 CLEXL_X1Y107 CLEXL 2
		(primitive_site SLICE_X0Y105 SLICEL internal 45)
		(primitive_site SLICE_X1Y105 SLICEX internal 43)
	)
	(tile 91 7 INT_X2Y107 INT 1
		(primitive_site TIEOFF_X4Y214 TIEOFF internal 3)
	)
	(tile 91 8 CLEXM_X2Y107 CLEXM 2
		(primitive_site SLICE_X2Y105 SLICEM internal 50)
		(primitive_site SLICE_X3Y105 SLICEX internal 43)
	)
	(tile 91 9 INT_BRAM_X3Y107 INT_BRAM 1
		(primitive_site TIEOFF_X6Y214 TIEOFF internal 3)
	)
	(tile 91 10 INT_INTERFACE_X3Y107 INT_INTERFACE 0
	)
	(tile 91 11 NULL_X11Y117 NULL 0
	)
	(tile 91 12 INT_X4Y107 INT 1
		(primitive_site TIEOFF_X7Y214 TIEOFF internal 3)
	)
	(tile 91 13 CLEXL_X4Y107 CLEXL 2
		(primitive_site SLICE_X4Y105 SLICEL internal 45)
		(primitive_site SLICE_X5Y105 SLICEX internal 43)
	)
	(tile 91 14 INT_X5Y107 INT 1
		(primitive_site TIEOFF_X9Y214 TIEOFF internal 3)
	)
	(tile 91 15 CLEXM_X5Y107 CLEXM 2
		(primitive_site SLICE_X6Y105 SLICEM internal 50)
		(primitive_site SLICE_X7Y105 SLICEX internal 43)
	)
	(tile 91 16 INT_X6Y107 INT 1
		(primitive_site TIEOFF_X11Y214 TIEOFF internal 3)
	)
	(tile 91 17 CLEXL_X6Y107 CLEXL 2
		(primitive_site SLICE_X8Y105 SLICEL internal 45)
		(primitive_site SLICE_X9Y105 SLICEX internal 43)
	)
	(tile 91 18 INT_X7Y107 INT 1
		(primitive_site TIEOFF_X13Y214 TIEOFF internal 3)
	)
	(tile 91 19 CLEXM_X7Y107 CLEXM 2
		(primitive_site SLICE_X10Y105 SLICEM internal 50)
		(primitive_site SLICE_X11Y105 SLICEX internal 43)
	)
	(tile 91 20 INT_X8Y107 INT 1
		(primitive_site TIEOFF_X15Y214 TIEOFF internal 3)
	)
	(tile 91 21 INT_INTERFACE_X8Y107 INT_INTERFACE 0
	)
	(tile 91 22 NULL_X22Y117 NULL 0
	)
	(tile 91 23 INT_X9Y107 INT 1
		(primitive_site TIEOFF_X16Y214 TIEOFF internal 3)
	)
	(tile 91 24 CLEXL_X9Y107 CLEXL 2
		(primitive_site SLICE_X12Y105 SLICEL internal 45)
		(primitive_site SLICE_X13Y105 SLICEX internal 43)
	)
	(tile 91 25 INT_X10Y107 INT 1
		(primitive_site TIEOFF_X17Y214 TIEOFF internal 3)
	)
	(tile 91 26 CLEXM_X10Y107 CLEXM 2
		(primitive_site SLICE_X14Y105 SLICEM internal 50)
		(primitive_site SLICE_X15Y105 SLICEX internal 43)
	)
	(tile 91 27 INT_X11Y107 INT 1
		(primitive_site TIEOFF_X18Y214 TIEOFF internal 3)
	)
	(tile 91 28 CLEXL_X11Y107 CLEXL 2
		(primitive_site SLICE_X16Y105 SLICEL internal 45)
		(primitive_site SLICE_X17Y105 SLICEX internal 43)
	)
	(tile 91 29 INT_X12Y107 INT 1
		(primitive_site TIEOFF_X19Y214 TIEOFF internal 3)
	)
	(tile 91 30 CLEXM_X12Y107 CLEXM 2
		(primitive_site SLICE_X18Y105 SLICEM internal 50)
		(primitive_site SLICE_X19Y105 SLICEX internal 43)
	)
	(tile 91 31 INT_X13Y107 INT 1
		(primitive_site TIEOFF_X20Y214 TIEOFF internal 3)
	)
	(tile 91 32 CLEXL_X13Y107 CLEXL 2
		(primitive_site SLICE_X20Y105 SLICEL internal 45)
		(primitive_site SLICE_X21Y105 SLICEX internal 43)
	)
	(tile 91 33 INT_BRAM_X14Y107 INT_BRAM 1
		(primitive_site TIEOFF_X21Y214 TIEOFF internal 3)
	)
	(tile 91 34 INT_INTERFACE_X14Y107 INT_INTERFACE 0
	)
	(tile 91 35 NULL_X35Y117 NULL 0
	)
	(tile 91 36 INT_X15Y107 INT 1
		(primitive_site TIEOFF_X22Y214 TIEOFF internal 3)
	)
	(tile 91 37 CLEXM_X15Y107 CLEXM 2
		(primitive_site SLICE_X22Y105 SLICEM internal 50)
		(primitive_site SLICE_X23Y105 SLICEX internal 43)
	)
	(tile 91 38 INT_X16Y107 INT 1
		(primitive_site TIEOFF_X23Y214 TIEOFF internal 3)
	)
	(tile 91 39 CLEXL_X16Y107 CLEXL 2
		(primitive_site SLICE_X24Y105 SLICEL internal 45)
		(primitive_site SLICE_X25Y105 SLICEX internal 43)
	)
	(tile 91 40 INT_X17Y107 INT 1
		(primitive_site TIEOFF_X24Y214 TIEOFF internal 3)
	)
	(tile 91 41 CLEXM_X17Y107 CLEXM 2
		(primitive_site SLICE_X26Y105 SLICEM internal 50)
		(primitive_site SLICE_X27Y105 SLICEX internal 43)
	)
	(tile 91 42 INT_X18Y107 INT 1
		(primitive_site TIEOFF_X25Y214 TIEOFF internal 3)
	)
	(tile 91 43 CLEXL_X18Y107 CLEXL 2
		(primitive_site SLICE_X28Y105 SLICEL internal 45)
		(primitive_site SLICE_X29Y105 SLICEX internal 43)
	)
	(tile 91 44 INT_X19Y107 INT 1
		(primitive_site TIEOFF_X26Y214 TIEOFF internal 3)
	)
	(tile 91 45 CLEXM_X19Y107 CLEXM 2
		(primitive_site SLICE_X30Y105 SLICEM internal 50)
		(primitive_site SLICE_X31Y105 SLICEX internal 43)
	)
	(tile 91 46 INT_X20Y107 INT 1
		(primitive_site TIEOFF_X28Y214 TIEOFF internal 3)
	)
	(tile 91 47 CLEXL_X20Y107 CLEXL 2
		(primitive_site SLICE_X32Y105 SLICEL internal 45)
		(primitive_site SLICE_X33Y105 SLICEX internal 43)
	)
	(tile 91 48 NULL_X48Y117 NULL 0
	)
	(tile 91 49 REG_V_X20Y107 REG_V 0
	)
	(tile 91 50 INT_X21Y107 INT 1
		(primitive_site TIEOFF_X31Y214 TIEOFF internal 3)
	)
	(tile 91 51 CLEXM_X21Y107 CLEXM 2
		(primitive_site SLICE_X34Y105 SLICEM internal 50)
		(primitive_site SLICE_X35Y105 SLICEX internal 43)
	)
	(tile 91 52 INT_X22Y107 INT 1
		(primitive_site TIEOFF_X33Y214 TIEOFF internal 3)
	)
	(tile 91 53 CLEXL_X22Y107 CLEXL 2
		(primitive_site SLICE_X36Y105 SLICEL internal 45)
		(primitive_site SLICE_X37Y105 SLICEX internal 43)
	)
	(tile 91 54 INT_X23Y107 INT 1
		(primitive_site TIEOFF_X35Y214 TIEOFF internal 3)
	)
	(tile 91 55 CLEXM_X23Y107 CLEXM 2
		(primitive_site SLICE_X38Y105 SLICEM internal 50)
		(primitive_site SLICE_X39Y105 SLICEX internal 43)
	)
	(tile 91 56 INT_X24Y107 INT 1
		(primitive_site TIEOFF_X36Y214 TIEOFF internal 3)
	)
	(tile 91 57 CLEXL_X24Y107 CLEXL 2
		(primitive_site SLICE_X40Y105 SLICEL internal 45)
		(primitive_site SLICE_X41Y105 SLICEX internal 43)
	)
	(tile 91 58 INT_X25Y107 INT 1
		(primitive_site TIEOFF_X37Y214 TIEOFF internal 3)
	)
	(tile 91 59 CLEXM_X25Y107 CLEXM 2
		(primitive_site SLICE_X42Y105 SLICEM internal 50)
		(primitive_site SLICE_X43Y105 SLICEX internal 43)
	)
	(tile 91 60 INT_X26Y107 INT 1
		(primitive_site TIEOFF_X38Y214 TIEOFF internal 3)
	)
	(tile 91 61 CLEXL_X26Y107 CLEXL 2
		(primitive_site SLICE_X44Y105 SLICEL internal 45)
		(primitive_site SLICE_X45Y105 SLICEX internal 43)
	)
	(tile 91 62 INT_BRAM_X27Y107 INT_BRAM 1
		(primitive_site TIEOFF_X39Y214 TIEOFF internal 3)
	)
	(tile 91 63 INT_INTERFACE_X27Y107 INT_INTERFACE 0
	)
	(tile 91 64 NULL_X64Y117 NULL 0
	)
	(tile 91 65 INT_X28Y107 INT 1
		(primitive_site TIEOFF_X40Y214 TIEOFF internal 3)
	)
	(tile 91 66 CLEXL_X28Y107 CLEXL 2
		(primitive_site SLICE_X46Y105 SLICEL internal 45)
		(primitive_site SLICE_X47Y105 SLICEX internal 43)
	)
	(tile 91 67 INT_X29Y107 INT 1
		(primitive_site TIEOFF_X41Y214 TIEOFF internal 3)
	)
	(tile 91 68 CLEXM_X29Y107 CLEXM 2
		(primitive_site SLICE_X48Y105 SLICEM internal 50)
		(primitive_site SLICE_X49Y105 SLICEX internal 43)
	)
	(tile 91 69 INT_X30Y107 INT 1
		(primitive_site TIEOFF_X42Y214 TIEOFF internal 3)
	)
	(tile 91 70 CLEXL_X30Y107 CLEXL 2
		(primitive_site SLICE_X50Y105 SLICEL internal 45)
		(primitive_site SLICE_X51Y105 SLICEX internal 43)
	)
	(tile 91 71 INT_X31Y107 INT 1
		(primitive_site TIEOFF_X43Y214 TIEOFF internal 3)
	)
	(tile 91 72 CLEXM_X31Y107 CLEXM 2
		(primitive_site SLICE_X52Y105 SLICEM internal 50)
		(primitive_site SLICE_X53Y105 SLICEX internal 43)
	)
	(tile 91 73 INT_X32Y107 INT 1
		(primitive_site TIEOFF_X44Y214 TIEOFF internal 3)
	)
	(tile 91 74 CLEXL_X32Y107 CLEXL 2
		(primitive_site SLICE_X54Y105 SLICEL internal 45)
		(primitive_site SLICE_X55Y105 SLICEX internal 43)
	)
	(tile 91 75 INT_X33Y107 INT 1
		(primitive_site TIEOFF_X45Y214 TIEOFF internal 3)
	)
	(tile 91 76 INT_INTERFACE_X33Y107 INT_INTERFACE 0
	)
	(tile 91 77 NULL_X77Y117 NULL 0
	)
	(tile 91 78 INT_X34Y107 INT 1
		(primitive_site TIEOFF_X46Y214 TIEOFF internal 3)
	)
	(tile 91 79 CLEXM_X34Y107 CLEXM 2
		(primitive_site SLICE_X56Y105 SLICEM internal 50)
		(primitive_site SLICE_X57Y105 SLICEX internal 43)
	)
	(tile 91 80 INT_X35Y107 INT 1
		(primitive_site TIEOFF_X48Y214 TIEOFF internal 3)
	)
	(tile 91 81 CLEXL_X35Y107 CLEXL 2
		(primitive_site SLICE_X58Y105 SLICEL internal 45)
		(primitive_site SLICE_X59Y105 SLICEX internal 43)
	)
	(tile 91 82 INT_X36Y107 INT 1
		(primitive_site TIEOFF_X50Y214 TIEOFF internal 3)
	)
	(tile 91 83 INT_INTERFACE_X36Y107 INT_INTERFACE 0
	)
	(tile 91 84 NULL_X84Y117 NULL 0
	)
	(tile 91 85 INT_X37Y107 INT 1
		(primitive_site TIEOFF_X51Y214 TIEOFF internal 3)
	)
	(tile 91 86 CLEXM_X37Y107 CLEXM 2
		(primitive_site SLICE_X60Y105 SLICEM internal 50)
		(primitive_site SLICE_X61Y105 SLICEX internal 43)
	)
	(tile 91 87 INT_X38Y107 INT 1
		(primitive_site TIEOFF_X53Y214 TIEOFF internal 3)
	)
	(tile 91 88 CLEXL_X38Y107 CLEXL 2
		(primitive_site SLICE_X62Y105 SLICEL internal 45)
		(primitive_site SLICE_X63Y105 SLICEX internal 43)
	)
	(tile 91 89 INT_BRAM_X39Y107 INT_BRAM 1
		(primitive_site TIEOFF_X55Y214 TIEOFF internal 3)
	)
	(tile 91 90 INT_INTERFACE_X39Y107 INT_INTERFACE 0
	)
	(tile 91 91 NULL_X91Y117 NULL 0
	)
	(tile 91 92 INT_X40Y107 INT 1
		(primitive_site TIEOFF_X56Y214 TIEOFF internal 3)
	)
	(tile 91 93 CLEXM_X40Y107 CLEXM 2
		(primitive_site SLICE_X64Y105 SLICEM internal 50)
		(primitive_site SLICE_X65Y105 SLICEX internal 43)
	)
	(tile 91 94 INT_X41Y107 INT 1
		(primitive_site TIEOFF_X58Y214 TIEOFF internal 3)
	)
	(tile 91 95 CLEXL_X41Y107 CLEXL 2
		(primitive_site SLICE_X66Y105 SLICEL internal 45)
		(primitive_site SLICE_X67Y105 SLICEX internal 43)
	)
	(tile 91 96 INT_X42Y107 INT 1
		(primitive_site TIEOFF_X60Y214 TIEOFF internal 3)
	)
	(tile 91 97 INT_INTERFACE_X42Y107 INT_INTERFACE 0
	)
	(tile 91 98 NULL_X98Y117 NULL 0
	)
	(tile 91 99 IOI_RTERM_X99Y117 IOI_RTERM 0
	)
	(tile 91 100 EMP_RIOB_X42Y107 EMP_RIOB 0
	)
	(tile 92 0 EMP_LIOB_X0Y116 EMP_LIOB 0
	)
	(tile 92 1 IOI_LTERM_X1Y116 IOI_LTERM 0
	)
	(tile 92 2 INT_X0Y106 INT 1
		(primitive_site TIEOFF_X0Y212 TIEOFF internal 3)
	)
	(tile 92 3 INT_INTERFACE_X0Y106 INT_INTERFACE 0
	)
	(tile 92 4 NULL_X4Y116 NULL 0
	)
	(tile 92 5 INT_X1Y106 INT 1
		(primitive_site TIEOFF_X2Y212 TIEOFF internal 3)
	)
	(tile 92 6 CLEXL_X1Y106 CLEXL 2
		(primitive_site SLICE_X0Y104 SLICEL internal 45)
		(primitive_site SLICE_X1Y104 SLICEX internal 43)
	)
	(tile 92 7 INT_X2Y106 INT 1
		(primitive_site TIEOFF_X4Y212 TIEOFF internal 3)
	)
	(tile 92 8 CLEXM_X2Y106 CLEXM 2
		(primitive_site SLICE_X2Y104 SLICEM internal 50)
		(primitive_site SLICE_X3Y104 SLICEX internal 43)
	)
	(tile 92 9 INT_BRAM_X3Y106 INT_BRAM 1
		(primitive_site TIEOFF_X6Y212 TIEOFF internal 3)
	)
	(tile 92 10 INT_INTERFACE_X3Y106 INT_INTERFACE 0
	)
	(tile 92 11 NULL_X11Y116 NULL 0
	)
	(tile 92 12 INT_X4Y106 INT 1
		(primitive_site TIEOFF_X7Y212 TIEOFF internal 3)
	)
	(tile 92 13 CLEXL_X4Y106 CLEXL 2
		(primitive_site SLICE_X4Y104 SLICEL internal 45)
		(primitive_site SLICE_X5Y104 SLICEX internal 43)
	)
	(tile 92 14 INT_X5Y106 INT 1
		(primitive_site TIEOFF_X9Y212 TIEOFF internal 3)
	)
	(tile 92 15 CLEXM_X5Y106 CLEXM 2
		(primitive_site SLICE_X6Y104 SLICEM internal 50)
		(primitive_site SLICE_X7Y104 SLICEX internal 43)
	)
	(tile 92 16 INT_X6Y106 INT 1
		(primitive_site TIEOFF_X11Y212 TIEOFF internal 3)
	)
	(tile 92 17 CLEXL_X6Y106 CLEXL 2
		(primitive_site SLICE_X8Y104 SLICEL internal 45)
		(primitive_site SLICE_X9Y104 SLICEX internal 43)
	)
	(tile 92 18 INT_X7Y106 INT 1
		(primitive_site TIEOFF_X13Y212 TIEOFF internal 3)
	)
	(tile 92 19 CLEXM_X7Y106 CLEXM 2
		(primitive_site SLICE_X10Y104 SLICEM internal 50)
		(primitive_site SLICE_X11Y104 SLICEX internal 43)
	)
	(tile 92 20 INT_X8Y106 INT 1
		(primitive_site TIEOFF_X15Y212 TIEOFF internal 3)
	)
	(tile 92 21 INT_INTERFACE_X8Y106 INT_INTERFACE 0
	)
	(tile 92 22 NULL_X22Y116 NULL 0
	)
	(tile 92 23 INT_X9Y106 INT 1
		(primitive_site TIEOFF_X16Y212 TIEOFF internal 3)
	)
	(tile 92 24 CLEXL_X9Y106 CLEXL 2
		(primitive_site SLICE_X12Y104 SLICEL internal 45)
		(primitive_site SLICE_X13Y104 SLICEX internal 43)
	)
	(tile 92 25 INT_X10Y106 INT 1
		(primitive_site TIEOFF_X17Y212 TIEOFF internal 3)
	)
	(tile 92 26 CLEXM_X10Y106 CLEXM 2
		(primitive_site SLICE_X14Y104 SLICEM internal 50)
		(primitive_site SLICE_X15Y104 SLICEX internal 43)
	)
	(tile 92 27 INT_X11Y106 INT 1
		(primitive_site TIEOFF_X18Y212 TIEOFF internal 3)
	)
	(tile 92 28 CLEXL_X11Y106 CLEXL 2
		(primitive_site SLICE_X16Y104 SLICEL internal 45)
		(primitive_site SLICE_X17Y104 SLICEX internal 43)
	)
	(tile 92 29 INT_X12Y106 INT 1
		(primitive_site TIEOFF_X19Y212 TIEOFF internal 3)
	)
	(tile 92 30 CLEXM_X12Y106 CLEXM 2
		(primitive_site SLICE_X18Y104 SLICEM internal 50)
		(primitive_site SLICE_X19Y104 SLICEX internal 43)
	)
	(tile 92 31 INT_X13Y106 INT 1
		(primitive_site TIEOFF_X20Y212 TIEOFF internal 3)
	)
	(tile 92 32 CLEXL_X13Y106 CLEXL 2
		(primitive_site SLICE_X20Y104 SLICEL internal 45)
		(primitive_site SLICE_X21Y104 SLICEX internal 43)
	)
	(tile 92 33 INT_BRAM_X14Y106 INT_BRAM 1
		(primitive_site TIEOFF_X21Y212 TIEOFF internal 3)
	)
	(tile 92 34 INT_INTERFACE_X14Y106 INT_INTERFACE 0
	)
	(tile 92 35 NULL_X35Y116 NULL 0
	)
	(tile 92 36 INT_X15Y106 INT 1
		(primitive_site TIEOFF_X22Y212 TIEOFF internal 3)
	)
	(tile 92 37 CLEXM_X15Y106 CLEXM 2
		(primitive_site SLICE_X22Y104 SLICEM internal 50)
		(primitive_site SLICE_X23Y104 SLICEX internal 43)
	)
	(tile 92 38 INT_X16Y106 INT 1
		(primitive_site TIEOFF_X23Y212 TIEOFF internal 3)
	)
	(tile 92 39 CLEXL_X16Y106 CLEXL 2
		(primitive_site SLICE_X24Y104 SLICEL internal 45)
		(primitive_site SLICE_X25Y104 SLICEX internal 43)
	)
	(tile 92 40 INT_X17Y106 INT 1
		(primitive_site TIEOFF_X24Y212 TIEOFF internal 3)
	)
	(tile 92 41 CLEXM_X17Y106 CLEXM 2
		(primitive_site SLICE_X26Y104 SLICEM internal 50)
		(primitive_site SLICE_X27Y104 SLICEX internal 43)
	)
	(tile 92 42 INT_X18Y106 INT 1
		(primitive_site TIEOFF_X25Y212 TIEOFF internal 3)
	)
	(tile 92 43 CLEXL_X18Y106 CLEXL 2
		(primitive_site SLICE_X28Y104 SLICEL internal 45)
		(primitive_site SLICE_X29Y104 SLICEX internal 43)
	)
	(tile 92 44 INT_X19Y106 INT 1
		(primitive_site TIEOFF_X26Y212 TIEOFF internal 3)
	)
	(tile 92 45 CLEXM_X19Y106 CLEXM 2
		(primitive_site SLICE_X30Y104 SLICEM internal 50)
		(primitive_site SLICE_X31Y104 SLICEX internal 43)
	)
	(tile 92 46 INT_X20Y106 INT 1
		(primitive_site TIEOFF_X28Y212 TIEOFF internal 3)
	)
	(tile 92 47 CLEXL_X20Y106 CLEXL 2
		(primitive_site SLICE_X32Y104 SLICEL internal 45)
		(primitive_site SLICE_X33Y104 SLICEX internal 43)
	)
	(tile 92 48 NULL_X48Y116 NULL 0
	)
	(tile 92 49 REG_V_X20Y106 REG_V 0
	)
	(tile 92 50 INT_X21Y106 INT 1
		(primitive_site TIEOFF_X31Y212 TIEOFF internal 3)
	)
	(tile 92 51 CLEXM_X21Y106 CLEXM 2
		(primitive_site SLICE_X34Y104 SLICEM internal 50)
		(primitive_site SLICE_X35Y104 SLICEX internal 43)
	)
	(tile 92 52 INT_X22Y106 INT 1
		(primitive_site TIEOFF_X33Y212 TIEOFF internal 3)
	)
	(tile 92 53 CLEXL_X22Y106 CLEXL 2
		(primitive_site SLICE_X36Y104 SLICEL internal 45)
		(primitive_site SLICE_X37Y104 SLICEX internal 43)
	)
	(tile 92 54 INT_X23Y106 INT 1
		(primitive_site TIEOFF_X35Y212 TIEOFF internal 3)
	)
	(tile 92 55 CLEXM_X23Y106 CLEXM 2
		(primitive_site SLICE_X38Y104 SLICEM internal 50)
		(primitive_site SLICE_X39Y104 SLICEX internal 43)
	)
	(tile 92 56 INT_X24Y106 INT 1
		(primitive_site TIEOFF_X36Y212 TIEOFF internal 3)
	)
	(tile 92 57 CLEXL_X24Y106 CLEXL 2
		(primitive_site SLICE_X40Y104 SLICEL internal 45)
		(primitive_site SLICE_X41Y104 SLICEX internal 43)
	)
	(tile 92 58 INT_X25Y106 INT 1
		(primitive_site TIEOFF_X37Y212 TIEOFF internal 3)
	)
	(tile 92 59 CLEXM_X25Y106 CLEXM 2
		(primitive_site SLICE_X42Y104 SLICEM internal 50)
		(primitive_site SLICE_X43Y104 SLICEX internal 43)
	)
	(tile 92 60 INT_X26Y106 INT 1
		(primitive_site TIEOFF_X38Y212 TIEOFF internal 3)
	)
	(tile 92 61 CLEXL_X26Y106 CLEXL 2
		(primitive_site SLICE_X44Y104 SLICEL internal 45)
		(primitive_site SLICE_X45Y104 SLICEX internal 43)
	)
	(tile 92 62 INT_BRAM_X27Y106 INT_BRAM 1
		(primitive_site TIEOFF_X39Y212 TIEOFF internal 3)
	)
	(tile 92 63 INT_INTERFACE_X27Y106 INT_INTERFACE 0
	)
	(tile 92 64 NULL_X64Y116 NULL 0
	)
	(tile 92 65 INT_X28Y106 INT 1
		(primitive_site TIEOFF_X40Y212 TIEOFF internal 3)
	)
	(tile 92 66 CLEXL_X28Y106 CLEXL 2
		(primitive_site SLICE_X46Y104 SLICEL internal 45)
		(primitive_site SLICE_X47Y104 SLICEX internal 43)
	)
	(tile 92 67 INT_X29Y106 INT 1
		(primitive_site TIEOFF_X41Y212 TIEOFF internal 3)
	)
	(tile 92 68 CLEXM_X29Y106 CLEXM 2
		(primitive_site SLICE_X48Y104 SLICEM internal 50)
		(primitive_site SLICE_X49Y104 SLICEX internal 43)
	)
	(tile 92 69 INT_X30Y106 INT 1
		(primitive_site TIEOFF_X42Y212 TIEOFF internal 3)
	)
	(tile 92 70 CLEXL_X30Y106 CLEXL 2
		(primitive_site SLICE_X50Y104 SLICEL internal 45)
		(primitive_site SLICE_X51Y104 SLICEX internal 43)
	)
	(tile 92 71 INT_X31Y106 INT 1
		(primitive_site TIEOFF_X43Y212 TIEOFF internal 3)
	)
	(tile 92 72 CLEXM_X31Y106 CLEXM 2
		(primitive_site SLICE_X52Y104 SLICEM internal 50)
		(primitive_site SLICE_X53Y104 SLICEX internal 43)
	)
	(tile 92 73 INT_X32Y106 INT 1
		(primitive_site TIEOFF_X44Y212 TIEOFF internal 3)
	)
	(tile 92 74 CLEXL_X32Y106 CLEXL 2
		(primitive_site SLICE_X54Y104 SLICEL internal 45)
		(primitive_site SLICE_X55Y104 SLICEX internal 43)
	)
	(tile 92 75 INT_X33Y106 INT 1
		(primitive_site TIEOFF_X45Y212 TIEOFF internal 3)
	)
	(tile 92 76 INT_INTERFACE_X33Y106 INT_INTERFACE 0
	)
	(tile 92 77 NULL_X77Y116 NULL 0
	)
	(tile 92 78 INT_X34Y106 INT 1
		(primitive_site TIEOFF_X46Y212 TIEOFF internal 3)
	)
	(tile 92 79 CLEXM_X34Y106 CLEXM 2
		(primitive_site SLICE_X56Y104 SLICEM internal 50)
		(primitive_site SLICE_X57Y104 SLICEX internal 43)
	)
	(tile 92 80 INT_X35Y106 INT 1
		(primitive_site TIEOFF_X48Y212 TIEOFF internal 3)
	)
	(tile 92 81 CLEXL_X35Y106 CLEXL 2
		(primitive_site SLICE_X58Y104 SLICEL internal 45)
		(primitive_site SLICE_X59Y104 SLICEX internal 43)
	)
	(tile 92 82 INT_X36Y106 INT 1
		(primitive_site TIEOFF_X50Y212 TIEOFF internal 3)
	)
	(tile 92 83 INT_INTERFACE_X36Y106 INT_INTERFACE 0
	)
	(tile 92 84 NULL_X84Y116 NULL 0
	)
	(tile 92 85 INT_X37Y106 INT 1
		(primitive_site TIEOFF_X51Y212 TIEOFF internal 3)
	)
	(tile 92 86 CLEXM_X37Y106 CLEXM 2
		(primitive_site SLICE_X60Y104 SLICEM internal 50)
		(primitive_site SLICE_X61Y104 SLICEX internal 43)
	)
	(tile 92 87 INT_X38Y106 INT 1
		(primitive_site TIEOFF_X53Y212 TIEOFF internal 3)
	)
	(tile 92 88 CLEXL_X38Y106 CLEXL 2
		(primitive_site SLICE_X62Y104 SLICEL internal 45)
		(primitive_site SLICE_X63Y104 SLICEX internal 43)
	)
	(tile 92 89 INT_BRAM_X39Y106 INT_BRAM 1
		(primitive_site TIEOFF_X55Y212 TIEOFF internal 3)
	)
	(tile 92 90 INT_INTERFACE_X39Y106 INT_INTERFACE 0
	)
	(tile 92 91 NULL_X91Y116 NULL 0
	)
	(tile 92 92 INT_X40Y106 INT 1
		(primitive_site TIEOFF_X56Y212 TIEOFF internal 3)
	)
	(tile 92 93 CLEXM_X40Y106 CLEXM 2
		(primitive_site SLICE_X64Y104 SLICEM internal 50)
		(primitive_site SLICE_X65Y104 SLICEX internal 43)
	)
	(tile 92 94 INT_X41Y106 INT 1
		(primitive_site TIEOFF_X58Y212 TIEOFF internal 3)
	)
	(tile 92 95 CLEXL_X41Y106 CLEXL 2
		(primitive_site SLICE_X66Y104 SLICEL internal 45)
		(primitive_site SLICE_X67Y104 SLICEX internal 43)
	)
	(tile 92 96 INT_X42Y106 INT 1
		(primitive_site TIEOFF_X60Y212 TIEOFF internal 3)
	)
	(tile 92 97 INT_INTERFACE_X42Y106 INT_INTERFACE 0
	)
	(tile 92 98 NULL_X98Y116 NULL 0
	)
	(tile 92 99 IOI_RTERM_X99Y116 IOI_RTERM 0
	)
	(tile 92 100 EMP_RIOB_X42Y106 EMP_RIOB 0
	)
	(tile 93 0 EMP_LIOB_X0Y115 EMP_LIOB 0
	)
	(tile 93 1 IOI_LTERM_X1Y115 IOI_LTERM 0
	)
	(tile 93 2 INT_X0Y105 INT 1
		(primitive_site TIEOFF_X0Y210 TIEOFF internal 3)
	)
	(tile 93 3 INT_INTERFACE_X0Y105 INT_INTERFACE 0
	)
	(tile 93 4 NULL_X4Y115 NULL 0
	)
	(tile 93 5 INT_X1Y105 INT 1
		(primitive_site TIEOFF_X2Y210 TIEOFF internal 3)
	)
	(tile 93 6 CLEXL_X1Y105 CLEXL 2
		(primitive_site SLICE_X0Y103 SLICEL internal 45)
		(primitive_site SLICE_X1Y103 SLICEX internal 43)
	)
	(tile 93 7 INT_X2Y105 INT 1
		(primitive_site TIEOFF_X4Y210 TIEOFF internal 3)
	)
	(tile 93 8 CLEXM_X2Y105 CLEXM 2
		(primitive_site SLICE_X2Y103 SLICEM internal 50)
		(primitive_site SLICE_X3Y103 SLICEX internal 43)
	)
	(tile 93 9 INT_BRAM_X3Y105 INT_BRAM 1
		(primitive_site TIEOFF_X6Y210 TIEOFF internal 3)
	)
	(tile 93 10 INT_INTERFACE_X3Y105 INT_INTERFACE 0
	)
	(tile 93 11 NULL_X11Y115 NULL 0
	)
	(tile 93 12 INT_X4Y105 INT 1
		(primitive_site TIEOFF_X7Y210 TIEOFF internal 3)
	)
	(tile 93 13 CLEXL_X4Y105 CLEXL 2
		(primitive_site SLICE_X4Y103 SLICEL internal 45)
		(primitive_site SLICE_X5Y103 SLICEX internal 43)
	)
	(tile 93 14 INT_X5Y105 INT 1
		(primitive_site TIEOFF_X9Y210 TIEOFF internal 3)
	)
	(tile 93 15 CLEXM_X5Y105 CLEXM 2
		(primitive_site SLICE_X6Y103 SLICEM internal 50)
		(primitive_site SLICE_X7Y103 SLICEX internal 43)
	)
	(tile 93 16 INT_X6Y105 INT 1
		(primitive_site TIEOFF_X11Y210 TIEOFF internal 3)
	)
	(tile 93 17 CLEXL_X6Y105 CLEXL 2
		(primitive_site SLICE_X8Y103 SLICEL internal 45)
		(primitive_site SLICE_X9Y103 SLICEX internal 43)
	)
	(tile 93 18 INT_X7Y105 INT 1
		(primitive_site TIEOFF_X13Y210 TIEOFF internal 3)
	)
	(tile 93 19 CLEXM_X7Y105 CLEXM 2
		(primitive_site SLICE_X10Y103 SLICEM internal 50)
		(primitive_site SLICE_X11Y103 SLICEX internal 43)
	)
	(tile 93 20 INT_X8Y105 INT 1
		(primitive_site TIEOFF_X15Y210 TIEOFF internal 3)
	)
	(tile 93 21 INT_INTERFACE_X8Y105 INT_INTERFACE 0
	)
	(tile 93 22 NULL_X22Y115 NULL 0
	)
	(tile 93 23 INT_X9Y105 INT 1
		(primitive_site TIEOFF_X16Y210 TIEOFF internal 3)
	)
	(tile 93 24 CLEXL_X9Y105 CLEXL 2
		(primitive_site SLICE_X12Y103 SLICEL internal 45)
		(primitive_site SLICE_X13Y103 SLICEX internal 43)
	)
	(tile 93 25 INT_X10Y105 INT 1
		(primitive_site TIEOFF_X17Y210 TIEOFF internal 3)
	)
	(tile 93 26 CLEXM_X10Y105 CLEXM 2
		(primitive_site SLICE_X14Y103 SLICEM internal 50)
		(primitive_site SLICE_X15Y103 SLICEX internal 43)
	)
	(tile 93 27 INT_X11Y105 INT 1
		(primitive_site TIEOFF_X18Y210 TIEOFF internal 3)
	)
	(tile 93 28 CLEXL_X11Y105 CLEXL 2
		(primitive_site SLICE_X16Y103 SLICEL internal 45)
		(primitive_site SLICE_X17Y103 SLICEX internal 43)
	)
	(tile 93 29 INT_X12Y105 INT 1
		(primitive_site TIEOFF_X19Y210 TIEOFF internal 3)
	)
	(tile 93 30 CLEXM_X12Y105 CLEXM 2
		(primitive_site SLICE_X18Y103 SLICEM internal 50)
		(primitive_site SLICE_X19Y103 SLICEX internal 43)
	)
	(tile 93 31 INT_X13Y105 INT 1
		(primitive_site TIEOFF_X20Y210 TIEOFF internal 3)
	)
	(tile 93 32 CLEXL_X13Y105 CLEXL 2
		(primitive_site SLICE_X20Y103 SLICEL internal 45)
		(primitive_site SLICE_X21Y103 SLICEX internal 43)
	)
	(tile 93 33 INT_BRAM_X14Y105 INT_BRAM 1
		(primitive_site TIEOFF_X21Y210 TIEOFF internal 3)
	)
	(tile 93 34 INT_INTERFACE_X14Y105 INT_INTERFACE 0
	)
	(tile 93 35 NULL_X35Y115 NULL 0
	)
	(tile 93 36 INT_X15Y105 INT 1
		(primitive_site TIEOFF_X22Y210 TIEOFF internal 3)
	)
	(tile 93 37 CLEXM_X15Y105 CLEXM 2
		(primitive_site SLICE_X22Y103 SLICEM internal 50)
		(primitive_site SLICE_X23Y103 SLICEX internal 43)
	)
	(tile 93 38 INT_X16Y105 INT 1
		(primitive_site TIEOFF_X23Y210 TIEOFF internal 3)
	)
	(tile 93 39 CLEXL_X16Y105 CLEXL 2
		(primitive_site SLICE_X24Y103 SLICEL internal 45)
		(primitive_site SLICE_X25Y103 SLICEX internal 43)
	)
	(tile 93 40 INT_X17Y105 INT 1
		(primitive_site TIEOFF_X24Y210 TIEOFF internal 3)
	)
	(tile 93 41 CLEXM_X17Y105 CLEXM 2
		(primitive_site SLICE_X26Y103 SLICEM internal 50)
		(primitive_site SLICE_X27Y103 SLICEX internal 43)
	)
	(tile 93 42 INT_X18Y105 INT 1
		(primitive_site TIEOFF_X25Y210 TIEOFF internal 3)
	)
	(tile 93 43 CLEXL_X18Y105 CLEXL 2
		(primitive_site SLICE_X28Y103 SLICEL internal 45)
		(primitive_site SLICE_X29Y103 SLICEX internal 43)
	)
	(tile 93 44 INT_X19Y105 INT 1
		(primitive_site TIEOFF_X26Y210 TIEOFF internal 3)
	)
	(tile 93 45 CLEXM_X19Y105 CLEXM 2
		(primitive_site SLICE_X30Y103 SLICEM internal 50)
		(primitive_site SLICE_X31Y103 SLICEX internal 43)
	)
	(tile 93 46 INT_X20Y105 INT 1
		(primitive_site TIEOFF_X28Y210 TIEOFF internal 3)
	)
	(tile 93 47 CLEXL_X20Y105 CLEXL 2
		(primitive_site SLICE_X32Y103 SLICEL internal 45)
		(primitive_site SLICE_X33Y103 SLICEX internal 43)
	)
	(tile 93 48 NULL_X48Y115 NULL 0
	)
	(tile 93 49 REG_V_X20Y105 REG_V 0
	)
	(tile 93 50 INT_X21Y105 INT 1
		(primitive_site TIEOFF_X31Y210 TIEOFF internal 3)
	)
	(tile 93 51 CLEXM_X21Y105 CLEXM 2
		(primitive_site SLICE_X34Y103 SLICEM internal 50)
		(primitive_site SLICE_X35Y103 SLICEX internal 43)
	)
	(tile 93 52 INT_X22Y105 INT 1
		(primitive_site TIEOFF_X33Y210 TIEOFF internal 3)
	)
	(tile 93 53 CLEXL_X22Y105 CLEXL 2
		(primitive_site SLICE_X36Y103 SLICEL internal 45)
		(primitive_site SLICE_X37Y103 SLICEX internal 43)
	)
	(tile 93 54 INT_X23Y105 INT 1
		(primitive_site TIEOFF_X35Y210 TIEOFF internal 3)
	)
	(tile 93 55 CLEXM_X23Y105 CLEXM 2
		(primitive_site SLICE_X38Y103 SLICEM internal 50)
		(primitive_site SLICE_X39Y103 SLICEX internal 43)
	)
	(tile 93 56 INT_X24Y105 INT 1
		(primitive_site TIEOFF_X36Y210 TIEOFF internal 3)
	)
	(tile 93 57 CLEXL_X24Y105 CLEXL 2
		(primitive_site SLICE_X40Y103 SLICEL internal 45)
		(primitive_site SLICE_X41Y103 SLICEX internal 43)
	)
	(tile 93 58 INT_X25Y105 INT 1
		(primitive_site TIEOFF_X37Y210 TIEOFF internal 3)
	)
	(tile 93 59 CLEXM_X25Y105 CLEXM 2
		(primitive_site SLICE_X42Y103 SLICEM internal 50)
		(primitive_site SLICE_X43Y103 SLICEX internal 43)
	)
	(tile 93 60 INT_X26Y105 INT 1
		(primitive_site TIEOFF_X38Y210 TIEOFF internal 3)
	)
	(tile 93 61 CLEXL_X26Y105 CLEXL 2
		(primitive_site SLICE_X44Y103 SLICEL internal 45)
		(primitive_site SLICE_X45Y103 SLICEX internal 43)
	)
	(tile 93 62 INT_BRAM_X27Y105 INT_BRAM 1
		(primitive_site TIEOFF_X39Y210 TIEOFF internal 3)
	)
	(tile 93 63 INT_INTERFACE_X27Y105 INT_INTERFACE 0
	)
	(tile 93 64 NULL_X64Y115 NULL 0
	)
	(tile 93 65 INT_X28Y105 INT 1
		(primitive_site TIEOFF_X40Y210 TIEOFF internal 3)
	)
	(tile 93 66 CLEXL_X28Y105 CLEXL 2
		(primitive_site SLICE_X46Y103 SLICEL internal 45)
		(primitive_site SLICE_X47Y103 SLICEX internal 43)
	)
	(tile 93 67 INT_X29Y105 INT 1
		(primitive_site TIEOFF_X41Y210 TIEOFF internal 3)
	)
	(tile 93 68 CLEXM_X29Y105 CLEXM 2
		(primitive_site SLICE_X48Y103 SLICEM internal 50)
		(primitive_site SLICE_X49Y103 SLICEX internal 43)
	)
	(tile 93 69 INT_X30Y105 INT 1
		(primitive_site TIEOFF_X42Y210 TIEOFF internal 3)
	)
	(tile 93 70 CLEXL_X30Y105 CLEXL 2
		(primitive_site SLICE_X50Y103 SLICEL internal 45)
		(primitive_site SLICE_X51Y103 SLICEX internal 43)
	)
	(tile 93 71 INT_X31Y105 INT 1
		(primitive_site TIEOFF_X43Y210 TIEOFF internal 3)
	)
	(tile 93 72 CLEXM_X31Y105 CLEXM 2
		(primitive_site SLICE_X52Y103 SLICEM internal 50)
		(primitive_site SLICE_X53Y103 SLICEX internal 43)
	)
	(tile 93 73 INT_X32Y105 INT 1
		(primitive_site TIEOFF_X44Y210 TIEOFF internal 3)
	)
	(tile 93 74 CLEXL_X32Y105 CLEXL 2
		(primitive_site SLICE_X54Y103 SLICEL internal 45)
		(primitive_site SLICE_X55Y103 SLICEX internal 43)
	)
	(tile 93 75 INT_X33Y105 INT 1
		(primitive_site TIEOFF_X45Y210 TIEOFF internal 3)
	)
	(tile 93 76 INT_INTERFACE_X33Y105 INT_INTERFACE 0
	)
	(tile 93 77 NULL_X77Y115 NULL 0
	)
	(tile 93 78 INT_X34Y105 INT 1
		(primitive_site TIEOFF_X46Y210 TIEOFF internal 3)
	)
	(tile 93 79 CLEXM_X34Y105 CLEXM 2
		(primitive_site SLICE_X56Y103 SLICEM internal 50)
		(primitive_site SLICE_X57Y103 SLICEX internal 43)
	)
	(tile 93 80 INT_X35Y105 INT 1
		(primitive_site TIEOFF_X48Y210 TIEOFF internal 3)
	)
	(tile 93 81 CLEXL_X35Y105 CLEXL 2
		(primitive_site SLICE_X58Y103 SLICEL internal 45)
		(primitive_site SLICE_X59Y103 SLICEX internal 43)
	)
	(tile 93 82 INT_X36Y105 INT 1
		(primitive_site TIEOFF_X50Y210 TIEOFF internal 3)
	)
	(tile 93 83 INT_INTERFACE_X36Y105 INT_INTERFACE 0
	)
	(tile 93 84 NULL_X84Y115 NULL 0
	)
	(tile 93 85 INT_X37Y105 INT 1
		(primitive_site TIEOFF_X51Y210 TIEOFF internal 3)
	)
	(tile 93 86 CLEXM_X37Y105 CLEXM 2
		(primitive_site SLICE_X60Y103 SLICEM internal 50)
		(primitive_site SLICE_X61Y103 SLICEX internal 43)
	)
	(tile 93 87 INT_X38Y105 INT 1
		(primitive_site TIEOFF_X53Y210 TIEOFF internal 3)
	)
	(tile 93 88 CLEXL_X38Y105 CLEXL 2
		(primitive_site SLICE_X62Y103 SLICEL internal 45)
		(primitive_site SLICE_X63Y103 SLICEX internal 43)
	)
	(tile 93 89 INT_BRAM_X39Y105 INT_BRAM 1
		(primitive_site TIEOFF_X55Y210 TIEOFF internal 3)
	)
	(tile 93 90 INT_INTERFACE_X39Y105 INT_INTERFACE 0
	)
	(tile 93 91 NULL_X91Y115 NULL 0
	)
	(tile 93 92 INT_X40Y105 INT 1
		(primitive_site TIEOFF_X56Y210 TIEOFF internal 3)
	)
	(tile 93 93 CLEXM_X40Y105 CLEXM 2
		(primitive_site SLICE_X64Y103 SLICEM internal 50)
		(primitive_site SLICE_X65Y103 SLICEX internal 43)
	)
	(tile 93 94 INT_X41Y105 INT 1
		(primitive_site TIEOFF_X58Y210 TIEOFF internal 3)
	)
	(tile 93 95 CLEXL_X41Y105 CLEXL 2
		(primitive_site SLICE_X66Y103 SLICEL internal 45)
		(primitive_site SLICE_X67Y103 SLICEX internal 43)
	)
	(tile 93 96 INT_X42Y105 INT 1
		(primitive_site TIEOFF_X60Y210 TIEOFF internal 3)
	)
	(tile 93 97 INT_INTERFACE_X42Y105 INT_INTERFACE 0
	)
	(tile 93 98 NULL_X98Y115 NULL 0
	)
	(tile 93 99 IOI_RTERM_X99Y115 IOI_RTERM 0
	)
	(tile 93 100 EMP_RIOB_X42Y105 EMP_RIOB 0
	)
	(tile 94 0 EMP_LIOB_X0Y114 EMP_LIOB 0
	)
	(tile 94 1 IOI_LTERM_X1Y114 IOI_LTERM 0
	)
	(tile 94 2 INT_X0Y104 INT 1
		(primitive_site TIEOFF_X0Y208 TIEOFF internal 3)
	)
	(tile 94 3 INT_INTERFACE_X0Y104 INT_INTERFACE 0
	)
	(tile 94 4 NULL_X4Y114 NULL 0
	)
	(tile 94 5 INT_X1Y104 INT 1
		(primitive_site TIEOFF_X2Y208 TIEOFF internal 3)
	)
	(tile 94 6 CLEXL_X1Y104 CLEXL 2
		(primitive_site SLICE_X0Y102 SLICEL internal 45)
		(primitive_site SLICE_X1Y102 SLICEX internal 43)
	)
	(tile 94 7 INT_X2Y104 INT 1
		(primitive_site TIEOFF_X4Y208 TIEOFF internal 3)
	)
	(tile 94 8 CLEXM_X2Y104 CLEXM 2
		(primitive_site SLICE_X2Y102 SLICEM internal 50)
		(primitive_site SLICE_X3Y102 SLICEX internal 43)
	)
	(tile 94 9 INT_BRAM_X3Y104 INT_BRAM 1
		(primitive_site TIEOFF_X6Y208 TIEOFF internal 3)
	)
	(tile 94 10 INT_INTERFACE_X3Y104 INT_INTERFACE 0
	)
	(tile 94 11 BRAMSITE2_X3Y104 BRAMSITE2 3
		(primitive_site RAMB16_X0Y52 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y52 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y53 RAMB8BWER internal 110)
	)
	(tile 94 12 INT_X4Y104 INT 1
		(primitive_site TIEOFF_X7Y208 TIEOFF internal 3)
	)
	(tile 94 13 CLEXL_X4Y104 CLEXL 2
		(primitive_site SLICE_X4Y102 SLICEL internal 45)
		(primitive_site SLICE_X5Y102 SLICEX internal 43)
	)
	(tile 94 14 INT_X5Y104 INT 1
		(primitive_site TIEOFF_X9Y208 TIEOFF internal 3)
	)
	(tile 94 15 CLEXM_X5Y104 CLEXM 2
		(primitive_site SLICE_X6Y102 SLICEM internal 50)
		(primitive_site SLICE_X7Y102 SLICEX internal 43)
	)
	(tile 94 16 INT_X6Y104 INT 1
		(primitive_site TIEOFF_X11Y208 TIEOFF internal 3)
	)
	(tile 94 17 CLEXL_X6Y104 CLEXL 2
		(primitive_site SLICE_X8Y102 SLICEL internal 45)
		(primitive_site SLICE_X9Y102 SLICEX internal 43)
	)
	(tile 94 18 INT_X7Y104 INT 1
		(primitive_site TIEOFF_X13Y208 TIEOFF internal 3)
	)
	(tile 94 19 CLEXM_X7Y104 CLEXM 2
		(primitive_site SLICE_X10Y102 SLICEM internal 50)
		(primitive_site SLICE_X11Y102 SLICEX internal 43)
	)
	(tile 94 20 INT_X8Y104 INT 1
		(primitive_site TIEOFF_X15Y208 TIEOFF internal 3)
	)
	(tile 94 21 INT_INTERFACE_X8Y104 INT_INTERFACE 0
	)
	(tile 94 22 MACCSITE2_X8Y104 MACCSITE2 1
		(primitive_site DSP48_X0Y26 DSP48A1 internal 346)
	)
	(tile 94 23 INT_X9Y104 INT 1
		(primitive_site TIEOFF_X16Y208 TIEOFF internal 3)
	)
	(tile 94 24 CLEXL_X9Y104 CLEXL 2
		(primitive_site SLICE_X12Y102 SLICEL internal 45)
		(primitive_site SLICE_X13Y102 SLICEX internal 43)
	)
	(tile 94 25 INT_X10Y104 INT 1
		(primitive_site TIEOFF_X17Y208 TIEOFF internal 3)
	)
	(tile 94 26 CLEXM_X10Y104 CLEXM 2
		(primitive_site SLICE_X14Y102 SLICEM internal 50)
		(primitive_site SLICE_X15Y102 SLICEX internal 43)
	)
	(tile 94 27 INT_X11Y104 INT 1
		(primitive_site TIEOFF_X18Y208 TIEOFF internal 3)
	)
	(tile 94 28 CLEXL_X11Y104 CLEXL 2
		(primitive_site SLICE_X16Y102 SLICEL internal 45)
		(primitive_site SLICE_X17Y102 SLICEX internal 43)
	)
	(tile 94 29 INT_X12Y104 INT 1
		(primitive_site TIEOFF_X19Y208 TIEOFF internal 3)
	)
	(tile 94 30 CLEXM_X12Y104 CLEXM 2
		(primitive_site SLICE_X18Y102 SLICEM internal 50)
		(primitive_site SLICE_X19Y102 SLICEX internal 43)
	)
	(tile 94 31 INT_X13Y104 INT 1
		(primitive_site TIEOFF_X20Y208 TIEOFF internal 3)
	)
	(tile 94 32 CLEXL_X13Y104 CLEXL 2
		(primitive_site SLICE_X20Y102 SLICEL internal 45)
		(primitive_site SLICE_X21Y102 SLICEX internal 43)
	)
	(tile 94 33 INT_BRAM_X14Y104 INT_BRAM 1
		(primitive_site TIEOFF_X21Y208 TIEOFF internal 3)
	)
	(tile 94 34 INT_INTERFACE_X14Y104 INT_INTERFACE 0
	)
	(tile 94 35 BRAMSITE2_X14Y104 BRAMSITE2 3
		(primitive_site RAMB16_X1Y52 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y52 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y53 RAMB8BWER internal 110)
	)
	(tile 94 36 INT_X15Y104 INT 1
		(primitive_site TIEOFF_X22Y208 TIEOFF internal 3)
	)
	(tile 94 37 CLEXM_X15Y104 CLEXM 2
		(primitive_site SLICE_X22Y102 SLICEM internal 50)
		(primitive_site SLICE_X23Y102 SLICEX internal 43)
	)
	(tile 94 38 INT_X16Y104 INT 1
		(primitive_site TIEOFF_X23Y208 TIEOFF internal 3)
	)
	(tile 94 39 CLEXL_X16Y104 CLEXL 2
		(primitive_site SLICE_X24Y102 SLICEL internal 45)
		(primitive_site SLICE_X25Y102 SLICEX internal 43)
	)
	(tile 94 40 INT_X17Y104 INT 1
		(primitive_site TIEOFF_X24Y208 TIEOFF internal 3)
	)
	(tile 94 41 CLEXM_X17Y104 CLEXM 2
		(primitive_site SLICE_X26Y102 SLICEM internal 50)
		(primitive_site SLICE_X27Y102 SLICEX internal 43)
	)
	(tile 94 42 INT_X18Y104 INT 1
		(primitive_site TIEOFF_X25Y208 TIEOFF internal 3)
	)
	(tile 94 43 CLEXL_X18Y104 CLEXL 2
		(primitive_site SLICE_X28Y102 SLICEL internal 45)
		(primitive_site SLICE_X29Y102 SLICEX internal 43)
	)
	(tile 94 44 INT_X19Y104 INT 1
		(primitive_site TIEOFF_X26Y208 TIEOFF internal 3)
	)
	(tile 94 45 CLEXM_X19Y104 CLEXM 2
		(primitive_site SLICE_X30Y102 SLICEM internal 50)
		(primitive_site SLICE_X31Y102 SLICEX internal 43)
	)
	(tile 94 46 IOI_INT_X20Y104 IOI_INT 1
		(primitive_site TIEOFF_X28Y208 TIEOFF internal 3)
	)
	(tile 94 47 INT_INTERFACE_IOI_X20Y104 INT_INTERFACE_IOI 0
	)
	(tile 94 48 CMT_DCM_TOP_X20Y104 CMT_DCM_TOP 2
		(primitive_site DCM_X0Y7 DCM internal 46)
		(primitive_site DCM_X0Y6 DCM internal 46)
	)
	(tile 94 49 REG_V_X20Y104 REG_V 0
	)
	(tile 94 50 INT_X21Y104 INT 1
		(primitive_site TIEOFF_X31Y208 TIEOFF internal 3)
	)
	(tile 94 51 CLEXM_X21Y104 CLEXM 2
		(primitive_site SLICE_X34Y102 SLICEM internal 50)
		(primitive_site SLICE_X35Y102 SLICEX internal 43)
	)
	(tile 94 52 INT_X22Y104 INT 1
		(primitive_site TIEOFF_X33Y208 TIEOFF internal 3)
	)
	(tile 94 53 CLEXL_X22Y104 CLEXL 2
		(primitive_site SLICE_X36Y102 SLICEL internal 45)
		(primitive_site SLICE_X37Y102 SLICEX internal 43)
	)
	(tile 94 54 INT_X23Y104 INT 1
		(primitive_site TIEOFF_X35Y208 TIEOFF internal 3)
	)
	(tile 94 55 CLEXM_X23Y104 CLEXM 2
		(primitive_site SLICE_X38Y102 SLICEM internal 50)
		(primitive_site SLICE_X39Y102 SLICEX internal 43)
	)
	(tile 94 56 INT_X24Y104 INT 1
		(primitive_site TIEOFF_X36Y208 TIEOFF internal 3)
	)
	(tile 94 57 CLEXL_X24Y104 CLEXL 2
		(primitive_site SLICE_X40Y102 SLICEL internal 45)
		(primitive_site SLICE_X41Y102 SLICEX internal 43)
	)
	(tile 94 58 INT_X25Y104 INT 1
		(primitive_site TIEOFF_X37Y208 TIEOFF internal 3)
	)
	(tile 94 59 CLEXM_X25Y104 CLEXM 2
		(primitive_site SLICE_X42Y102 SLICEM internal 50)
		(primitive_site SLICE_X43Y102 SLICEX internal 43)
	)
	(tile 94 60 INT_X26Y104 INT 1
		(primitive_site TIEOFF_X38Y208 TIEOFF internal 3)
	)
	(tile 94 61 CLEXL_X26Y104 CLEXL 2
		(primitive_site SLICE_X44Y102 SLICEL internal 45)
		(primitive_site SLICE_X45Y102 SLICEX internal 43)
	)
	(tile 94 62 INT_BRAM_X27Y104 INT_BRAM 1
		(primitive_site TIEOFF_X39Y208 TIEOFF internal 3)
	)
	(tile 94 63 INT_INTERFACE_X27Y104 INT_INTERFACE 0
	)
	(tile 94 64 BRAMSITE2_X27Y104 BRAMSITE2 3
		(primitive_site RAMB16_X2Y52 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y52 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y53 RAMB8BWER internal 110)
	)
	(tile 94 65 INT_X28Y104 INT 1
		(primitive_site TIEOFF_X40Y208 TIEOFF internal 3)
	)
	(tile 94 66 CLEXL_X28Y104 CLEXL 2
		(primitive_site SLICE_X46Y102 SLICEL internal 45)
		(primitive_site SLICE_X47Y102 SLICEX internal 43)
	)
	(tile 94 67 INT_X29Y104 INT 1
		(primitive_site TIEOFF_X41Y208 TIEOFF internal 3)
	)
	(tile 94 68 CLEXM_X29Y104 CLEXM 2
		(primitive_site SLICE_X48Y102 SLICEM internal 50)
		(primitive_site SLICE_X49Y102 SLICEX internal 43)
	)
	(tile 94 69 INT_X30Y104 INT 1
		(primitive_site TIEOFF_X42Y208 TIEOFF internal 3)
	)
	(tile 94 70 CLEXL_X30Y104 CLEXL 2
		(primitive_site SLICE_X50Y102 SLICEL internal 45)
		(primitive_site SLICE_X51Y102 SLICEX internal 43)
	)
	(tile 94 71 INT_X31Y104 INT 1
		(primitive_site TIEOFF_X43Y208 TIEOFF internal 3)
	)
	(tile 94 72 CLEXM_X31Y104 CLEXM 2
		(primitive_site SLICE_X52Y102 SLICEM internal 50)
		(primitive_site SLICE_X53Y102 SLICEX internal 43)
	)
	(tile 94 73 INT_X32Y104 INT 1
		(primitive_site TIEOFF_X44Y208 TIEOFF internal 3)
	)
	(tile 94 74 CLEXL_X32Y104 CLEXL 2
		(primitive_site SLICE_X54Y102 SLICEL internal 45)
		(primitive_site SLICE_X55Y102 SLICEX internal 43)
	)
	(tile 94 75 INT_X33Y104 INT 1
		(primitive_site TIEOFF_X45Y208 TIEOFF internal 3)
	)
	(tile 94 76 INT_INTERFACE_X33Y104 INT_INTERFACE 0
	)
	(tile 94 77 MACCSITE2_X33Y104 MACCSITE2 1
		(primitive_site DSP48_X1Y26 DSP48A1 internal 346)
	)
	(tile 94 78 INT_X34Y104 INT 1
		(primitive_site TIEOFF_X46Y208 TIEOFF internal 3)
	)
	(tile 94 79 CLEXM_X34Y104 CLEXM 2
		(primitive_site SLICE_X56Y102 SLICEM internal 50)
		(primitive_site SLICE_X57Y102 SLICEX internal 43)
	)
	(tile 94 80 INT_X35Y104 INT 1
		(primitive_site TIEOFF_X48Y208 TIEOFF internal 3)
	)
	(tile 94 81 CLEXL_X35Y104 CLEXL 2
		(primitive_site SLICE_X58Y102 SLICEL internal 45)
		(primitive_site SLICE_X59Y102 SLICEX internal 43)
	)
	(tile 94 82 INT_X36Y104 INT 1
		(primitive_site TIEOFF_X50Y208 TIEOFF internal 3)
	)
	(tile 94 83 INT_INTERFACE_X36Y104 INT_INTERFACE 0
	)
	(tile 94 84 MACCSITE2_X36Y104 MACCSITE2 1
		(primitive_site DSP48_X2Y26 DSP48A1 internal 346)
	)
	(tile 94 85 INT_X37Y104 INT 1
		(primitive_site TIEOFF_X51Y208 TIEOFF internal 3)
	)
	(tile 94 86 CLEXM_X37Y104 CLEXM 2
		(primitive_site SLICE_X60Y102 SLICEM internal 50)
		(primitive_site SLICE_X61Y102 SLICEX internal 43)
	)
	(tile 94 87 INT_X38Y104 INT 1
		(primitive_site TIEOFF_X53Y208 TIEOFF internal 3)
	)
	(tile 94 88 CLEXL_X38Y104 CLEXL 2
		(primitive_site SLICE_X62Y102 SLICEL internal 45)
		(primitive_site SLICE_X63Y102 SLICEX internal 43)
	)
	(tile 94 89 INT_BRAM_X39Y104 INT_BRAM 1
		(primitive_site TIEOFF_X55Y208 TIEOFF internal 3)
	)
	(tile 94 90 INT_INTERFACE_X39Y104 INT_INTERFACE 0
	)
	(tile 94 91 BRAMSITE2_X39Y104 BRAMSITE2 3
		(primitive_site RAMB16_X3Y52 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y52 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y53 RAMB8BWER internal 110)
	)
	(tile 94 92 INT_X40Y104 INT 1
		(primitive_site TIEOFF_X56Y208 TIEOFF internal 3)
	)
	(tile 94 93 CLEXM_X40Y104 CLEXM 2
		(primitive_site SLICE_X64Y102 SLICEM internal 50)
		(primitive_site SLICE_X65Y102 SLICEX internal 43)
	)
	(tile 94 94 INT_X41Y104 INT 1
		(primitive_site TIEOFF_X58Y208 TIEOFF internal 3)
	)
	(tile 94 95 CLEXL_X41Y104 CLEXL 2
		(primitive_site SLICE_X66Y102 SLICEL internal 45)
		(primitive_site SLICE_X67Y102 SLICEX internal 43)
	)
	(tile 94 96 INT_X42Y104 INT 1
		(primitive_site TIEOFF_X60Y208 TIEOFF internal 3)
	)
	(tile 94 97 INT_INTERFACE_X42Y104 INT_INTERFACE 0
	)
	(tile 94 98 NULL_X98Y114 NULL 0
	)
	(tile 94 99 IOI_RTERM_X99Y114 IOI_RTERM 0
	)
	(tile 94 100 EMP_RIOB_X42Y104 EMP_RIOB 0
	)
	(tile 95 0 HCLK_IOIL_EMP_X0Y113 HCLK_IOIL_EMP 0
	)
	(tile 95 1 HCLK_IOI_LTERM_X1Y113 HCLK_IOI_LTERM 0
	)
	(tile 95 2 HCLK_IOIL_INT_FOLD_X0Y103 HCLK_IOIL_INT_FOLD 0
	)
	(tile 95 3 HCLK_IOIL_TOP_DN_X0Y103 HCLK_IOIL_TOP_DN 0
	)
	(tile 95 4 MCB_HCLK_X0Y103 MCB_HCLK 0
	)
	(tile 95 5 HCLK_CLB_XL_INT_FOLD_X1Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 6 HCLK_CLB_XL_CLE_FOLD_X1Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 7 HCLK_CLB_XM_INT_FOLD_X2Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 8 HCLK_CLB_XM_CLE_FOLD_X2Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y103 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y103 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 95 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y103 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 95 12 HCLK_CLB_XL_INT_FOLD_X4Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 13 HCLK_CLB_XL_CLE_FOLD_X4Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 14 HCLK_CLB_XM_INT_FOLD_X5Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 15 HCLK_CLB_XM_CLE_FOLD_X5Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 16 HCLK_CLB_XL_INT_FOLD_X6Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 17 HCLK_CLB_XL_CLE_FOLD_X6Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 18 HCLK_CLB_XM_INT_FOLD_X7Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 19 HCLK_CLB_XM_CLE_FOLD_X7Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y103 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y103 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 22 DSP_HCLK_GCLK_FOLD_X8Y103 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 95 23 HCLK_CLB_XL_INT_FOLD_X9Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 24 HCLK_CLB_XL_CLE_FOLD_X9Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 25 HCLK_CLB_XM_INT_FOLD_X10Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 26 HCLK_CLB_XM_CLE_FOLD_X10Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 27 HCLK_CLB_XL_INT_FOLD_X11Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 28 HCLK_CLB_XL_CLE_FOLD_X11Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 29 HCLK_CLB_XM_INT_FOLD_X12Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 30 HCLK_CLB_XM_CLE_FOLD_X12Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 31 HCLK_CLB_XL_INT_FOLD_X13Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 32 HCLK_CLB_XL_CLE_FOLD_X13Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y103 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y103 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 95 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y103 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 95 36 HCLK_CLB_XM_INT_FOLD_X15Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 37 HCLK_CLB_XM_CLE_FOLD_X15Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 38 HCLK_CLB_XL_INT_FOLD_X16Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 39 HCLK_CLB_XL_CLE_FOLD_X16Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 40 HCLK_CLB_XM_INT_FOLD_X17Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 41 HCLK_CLB_XM_CLE_FOLD_X17Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 42 HCLK_CLB_XL_INT_FOLD_X18Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 43 HCLK_CLB_XL_CLE_FOLD_X18Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 44 HCLK_CLB_XM_INT_FOLD_X19Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 45 HCLK_CLB_XM_CLE_FOLD_X19Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 46 HCLK_CLB_XL_INT_FOLD_X20Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 47 HCLK_CLB_XL_CLE_FOLD_X20Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 48 NULL_X48Y113 NULL 0
	)
	(tile 95 49 REG_V_HCLK_X48Y113 REG_V_HCLK 32
		(primitive_site BUFH_X0Y223 BUFH internal 2)
		(primitive_site BUFH_X0Y222 BUFH internal 2)
		(primitive_site BUFH_X0Y221 BUFH internal 2)
		(primitive_site BUFH_X0Y220 BUFH internal 2)
		(primitive_site BUFH_X0Y219 BUFH internal 2)
		(primitive_site BUFH_X0Y218 BUFH internal 2)
		(primitive_site BUFH_X0Y217 BUFH internal 2)
		(primitive_site BUFH_X0Y216 BUFH internal 2)
		(primitive_site BUFH_X0Y215 BUFH internal 2)
		(primitive_site BUFH_X0Y214 BUFH internal 2)
		(primitive_site BUFH_X0Y213 BUFH internal 2)
		(primitive_site BUFH_X0Y212 BUFH internal 2)
		(primitive_site BUFH_X0Y211 BUFH internal 2)
		(primitive_site BUFH_X0Y210 BUFH internal 2)
		(primitive_site BUFH_X0Y209 BUFH internal 2)
		(primitive_site BUFH_X0Y208 BUFH internal 2)
		(primitive_site BUFH_X3Y207 BUFH internal 2)
		(primitive_site BUFH_X3Y206 BUFH internal 2)
		(primitive_site BUFH_X3Y205 BUFH internal 2)
		(primitive_site BUFH_X3Y204 BUFH internal 2)
		(primitive_site BUFH_X3Y203 BUFH internal 2)
		(primitive_site BUFH_X3Y202 BUFH internal 2)
		(primitive_site BUFH_X3Y201 BUFH internal 2)
		(primitive_site BUFH_X3Y200 BUFH internal 2)
		(primitive_site BUFH_X3Y199 BUFH internal 2)
		(primitive_site BUFH_X3Y198 BUFH internal 2)
		(primitive_site BUFH_X3Y197 BUFH internal 2)
		(primitive_site BUFH_X3Y196 BUFH internal 2)
		(primitive_site BUFH_X3Y195 BUFH internal 2)
		(primitive_site BUFH_X3Y194 BUFH internal 2)
		(primitive_site BUFH_X3Y193 BUFH internal 2)
		(primitive_site BUFH_X3Y192 BUFH internal 2)
	)
	(tile 95 50 HCLK_CLB_XM_INT_FOLD_X21Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 51 HCLK_CLB_XM_CLE_FOLD_X21Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 52 HCLK_CLB_XL_INT_FOLD_X22Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 53 HCLK_CLB_XL_CLE_FOLD_X22Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 54 HCLK_CLB_XM_INT_FOLD_X23Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 55 HCLK_CLB_XM_CLE_FOLD_X23Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 56 HCLK_CLB_XL_INT_FOLD_X24Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 57 HCLK_CLB_XL_CLE_FOLD_X24Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 58 HCLK_CLB_XM_INT_FOLD_X25Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 59 HCLK_CLB_XM_CLE_FOLD_X25Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 60 HCLK_CLB_XL_INT_FOLD_X26Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 61 HCLK_CLB_XL_CLE_FOLD_X26Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y103 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y103 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 95 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y103 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 95 65 HCLK_CLB_XL_INT_FOLD_X28Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 66 HCLK_CLB_XL_CLE_FOLD_X28Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 67 HCLK_CLB_XM_INT_FOLD_X29Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 68 HCLK_CLB_XM_CLE_FOLD_X29Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 69 HCLK_CLB_XL_INT_FOLD_X30Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 70 HCLK_CLB_XL_CLE_FOLD_X30Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 71 HCLK_CLB_XM_INT_FOLD_X31Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 72 HCLK_CLB_XM_CLE_FOLD_X31Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 73 HCLK_CLB_XL_INT_FOLD_X32Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 74 HCLK_CLB_XL_CLE_FOLD_X32Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y103 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y103 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 77 DSP_HCLK_GCLK_FOLD_X33Y103 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 95 78 HCLK_CLB_XM_INT_FOLD_X34Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 79 HCLK_CLB_XM_CLE_FOLD_X34Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 80 HCLK_CLB_XL_INT_FOLD_X35Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 81 HCLK_CLB_XL_CLE_FOLD_X35Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y103 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y103 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 84 DSP_HCLK_GCLK_NOFOLD_X36Y103 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 95 85 HCLK_CLB_XM_INT_FOLD_X37Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 86 HCLK_CLB_XM_CLE_FOLD_X37Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 87 HCLK_CLB_XL_INT_FOLD_X38Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 88 HCLK_CLB_XL_CLE_FOLD_X38Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y103 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 95 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y103 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 95 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y103 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 95 92 HCLK_CLB_XM_INT_FOLD_X40Y103 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 95 93 HCLK_CLB_XM_CLE_FOLD_X40Y103 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 95 94 HCLK_CLB_XL_INT_FOLD_X41Y103 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 95 95 HCLK_CLB_XL_CLE_FOLD_X41Y103 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 95 96 HCLK_IOIR_INT_FOLD_X42Y103 HCLK_IOIR_INT_FOLD 0
	)
	(tile 95 97 HCLK_IOIR_TOP_DN_X42Y103 HCLK_IOIR_TOP_DN 0
	)
	(tile 95 98 MCB_HCLK_X42Y103 MCB_HCLK 0
	)
	(tile 95 99 HCLK_IOI_RTERM_X99Y113 HCLK_IOI_RTERM 0
	)
	(tile 95 100 HCLK_IOIR_EMP_X99Y113 HCLK_IOIR_EMP 0
	)
	(tile 96 0 LIOB_X0Y103 LIOB 2
		(primitive_site E3 IOBM bonded 8)
		(primitive_site E1 IOBS bonded 8)
	)
	(tile 96 1 IOI_LTERM_X1Y112 IOI_LTERM 0
	)
	(tile 96 2 LIOI_INT_X0Y103 LIOI_INT 1
		(primitive_site TIEOFF_X0Y206 TIEOFF internal 3)
	)
	(tile 96 3 LIOI_X0Y103 LIOI 7
		(primitive_site OLOGIC_X0Y100 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y100 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y100 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y101 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y101 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y101 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y206 TIEOFF internal 3)
	)
	(tile 96 4 MCB_INT_X0Y103 MCB_INT 0
	)
	(tile 96 5 INT_X1Y103 INT 1
		(primitive_site TIEOFF_X2Y206 TIEOFF internal 3)
	)
	(tile 96 6 CLEXL_X1Y103 CLEXL 2
		(primitive_site SLICE_X0Y101 SLICEL internal 45)
		(primitive_site SLICE_X1Y101 SLICEX internal 43)
	)
	(tile 96 7 INT_X2Y103 INT 1
		(primitive_site TIEOFF_X4Y206 TIEOFF internal 3)
	)
	(tile 96 8 CLEXM_X2Y103 CLEXM 2
		(primitive_site SLICE_X2Y101 SLICEM internal 50)
		(primitive_site SLICE_X3Y101 SLICEX internal 43)
	)
	(tile 96 9 INT_BRAM_X3Y103 INT_BRAM 1
		(primitive_site TIEOFF_X6Y206 TIEOFF internal 3)
	)
	(tile 96 10 INT_INTERFACE_X3Y103 INT_INTERFACE 0
	)
	(tile 96 11 NULL_X11Y112 NULL 0
	)
	(tile 96 12 INT_X4Y103 INT 1
		(primitive_site TIEOFF_X7Y206 TIEOFF internal 3)
	)
	(tile 96 13 CLEXL_X4Y103 CLEXL 2
		(primitive_site SLICE_X4Y101 SLICEL internal 45)
		(primitive_site SLICE_X5Y101 SLICEX internal 43)
	)
	(tile 96 14 INT_X5Y103 INT 1
		(primitive_site TIEOFF_X9Y206 TIEOFF internal 3)
	)
	(tile 96 15 CLEXM_X5Y103 CLEXM 2
		(primitive_site SLICE_X6Y101 SLICEM internal 50)
		(primitive_site SLICE_X7Y101 SLICEX internal 43)
	)
	(tile 96 16 INT_X6Y103 INT 1
		(primitive_site TIEOFF_X11Y206 TIEOFF internal 3)
	)
	(tile 96 17 CLEXL_X6Y103 CLEXL 2
		(primitive_site SLICE_X8Y101 SLICEL internal 45)
		(primitive_site SLICE_X9Y101 SLICEX internal 43)
	)
	(tile 96 18 INT_X7Y103 INT 1
		(primitive_site TIEOFF_X13Y206 TIEOFF internal 3)
	)
	(tile 96 19 CLEXM_X7Y103 CLEXM 2
		(primitive_site SLICE_X10Y101 SLICEM internal 50)
		(primitive_site SLICE_X11Y101 SLICEX internal 43)
	)
	(tile 96 20 INT_X8Y103 INT 1
		(primitive_site TIEOFF_X15Y206 TIEOFF internal 3)
	)
	(tile 96 21 INT_INTERFACE_X8Y103 INT_INTERFACE 0
	)
	(tile 96 22 NULL_X22Y112 NULL 0
	)
	(tile 96 23 INT_X9Y103 INT 1
		(primitive_site TIEOFF_X16Y206 TIEOFF internal 3)
	)
	(tile 96 24 CLEXL_X9Y103 CLEXL 2
		(primitive_site SLICE_X12Y101 SLICEL internal 45)
		(primitive_site SLICE_X13Y101 SLICEX internal 43)
	)
	(tile 96 25 INT_X10Y103 INT 1
		(primitive_site TIEOFF_X17Y206 TIEOFF internal 3)
	)
	(tile 96 26 CLEXM_X10Y103 CLEXM 2
		(primitive_site SLICE_X14Y101 SLICEM internal 50)
		(primitive_site SLICE_X15Y101 SLICEX internal 43)
	)
	(tile 96 27 INT_X11Y103 INT 1
		(primitive_site TIEOFF_X18Y206 TIEOFF internal 3)
	)
	(tile 96 28 CLEXL_X11Y103 CLEXL 2
		(primitive_site SLICE_X16Y101 SLICEL internal 45)
		(primitive_site SLICE_X17Y101 SLICEX internal 43)
	)
	(tile 96 29 INT_X12Y103 INT 1
		(primitive_site TIEOFF_X19Y206 TIEOFF internal 3)
	)
	(tile 96 30 CLEXM_X12Y103 CLEXM 2
		(primitive_site SLICE_X18Y101 SLICEM internal 50)
		(primitive_site SLICE_X19Y101 SLICEX internal 43)
	)
	(tile 96 31 INT_X13Y103 INT 1
		(primitive_site TIEOFF_X20Y206 TIEOFF internal 3)
	)
	(tile 96 32 CLEXL_X13Y103 CLEXL 2
		(primitive_site SLICE_X20Y101 SLICEL internal 45)
		(primitive_site SLICE_X21Y101 SLICEX internal 43)
	)
	(tile 96 33 INT_BRAM_X14Y103 INT_BRAM 1
		(primitive_site TIEOFF_X21Y206 TIEOFF internal 3)
	)
	(tile 96 34 INT_INTERFACE_X14Y103 INT_INTERFACE 0
	)
	(tile 96 35 NULL_X35Y112 NULL 0
	)
	(tile 96 36 INT_X15Y103 INT 1
		(primitive_site TIEOFF_X22Y206 TIEOFF internal 3)
	)
	(tile 96 37 CLEXM_X15Y103 CLEXM 2
		(primitive_site SLICE_X22Y101 SLICEM internal 50)
		(primitive_site SLICE_X23Y101 SLICEX internal 43)
	)
	(tile 96 38 INT_X16Y103 INT 1
		(primitive_site TIEOFF_X23Y206 TIEOFF internal 3)
	)
	(tile 96 39 CLEXL_X16Y103 CLEXL 2
		(primitive_site SLICE_X24Y101 SLICEL internal 45)
		(primitive_site SLICE_X25Y101 SLICEX internal 43)
	)
	(tile 96 40 INT_X17Y103 INT 1
		(primitive_site TIEOFF_X24Y206 TIEOFF internal 3)
	)
	(tile 96 41 CLEXM_X17Y103 CLEXM 2
		(primitive_site SLICE_X26Y101 SLICEM internal 50)
		(primitive_site SLICE_X27Y101 SLICEX internal 43)
	)
	(tile 96 42 INT_X18Y103 INT 1
		(primitive_site TIEOFF_X25Y206 TIEOFF internal 3)
	)
	(tile 96 43 CLEXL_X18Y103 CLEXL 2
		(primitive_site SLICE_X28Y101 SLICEL internal 45)
		(primitive_site SLICE_X29Y101 SLICEX internal 43)
	)
	(tile 96 44 INT_X19Y103 INT 1
		(primitive_site TIEOFF_X26Y206 TIEOFF internal 3)
	)
	(tile 96 45 CLEXM_X19Y103 CLEXM 2
		(primitive_site SLICE_X30Y101 SLICEM internal 50)
		(primitive_site SLICE_X31Y101 SLICEX internal 43)
	)
	(tile 96 46 IOI_INT_X20Y103 IOI_INT 1
		(primitive_site TIEOFF_X28Y206 TIEOFF internal 3)
	)
	(tile 96 47 INT_INTERFACE_IOI_X20Y103 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 96 48 NULL_X48Y112 NULL 0
	)
	(tile 96 49 REG_V_MEMB_TOP_X20Y103 REG_V_MEMB_TOP 0
	)
	(tile 96 50 INT_X21Y103 INT 1
		(primitive_site TIEOFF_X31Y206 TIEOFF internal 3)
	)
	(tile 96 51 CLEXM_X21Y103 CLEXM 2
		(primitive_site SLICE_X34Y101 SLICEM internal 50)
		(primitive_site SLICE_X35Y101 SLICEX internal 43)
	)
	(tile 96 52 INT_X22Y103 INT 1
		(primitive_site TIEOFF_X33Y206 TIEOFF internal 3)
	)
	(tile 96 53 CLEXL_X22Y103 CLEXL 2
		(primitive_site SLICE_X36Y101 SLICEL internal 45)
		(primitive_site SLICE_X37Y101 SLICEX internal 43)
	)
	(tile 96 54 INT_X23Y103 INT 1
		(primitive_site TIEOFF_X35Y206 TIEOFF internal 3)
	)
	(tile 96 55 CLEXM_X23Y103 CLEXM 2
		(primitive_site SLICE_X38Y101 SLICEM internal 50)
		(primitive_site SLICE_X39Y101 SLICEX internal 43)
	)
	(tile 96 56 INT_X24Y103 INT 1
		(primitive_site TIEOFF_X36Y206 TIEOFF internal 3)
	)
	(tile 96 57 CLEXL_X24Y103 CLEXL 2
		(primitive_site SLICE_X40Y101 SLICEL internal 45)
		(primitive_site SLICE_X41Y101 SLICEX internal 43)
	)
	(tile 96 58 INT_X25Y103 INT 1
		(primitive_site TIEOFF_X37Y206 TIEOFF internal 3)
	)
	(tile 96 59 CLEXM_X25Y103 CLEXM 2
		(primitive_site SLICE_X42Y101 SLICEM internal 50)
		(primitive_site SLICE_X43Y101 SLICEX internal 43)
	)
	(tile 96 60 INT_X26Y103 INT 1
		(primitive_site TIEOFF_X38Y206 TIEOFF internal 3)
	)
	(tile 96 61 CLEXL_X26Y103 CLEXL 2
		(primitive_site SLICE_X44Y101 SLICEL internal 45)
		(primitive_site SLICE_X45Y101 SLICEX internal 43)
	)
	(tile 96 62 INT_BRAM_X27Y103 INT_BRAM 1
		(primitive_site TIEOFF_X39Y206 TIEOFF internal 3)
	)
	(tile 96 63 INT_INTERFACE_X27Y103 INT_INTERFACE 0
	)
	(tile 96 64 NULL_X64Y112 NULL 0
	)
	(tile 96 65 INT_X28Y103 INT 1
		(primitive_site TIEOFF_X40Y206 TIEOFF internal 3)
	)
	(tile 96 66 CLEXL_X28Y103 CLEXL 2
		(primitive_site SLICE_X46Y101 SLICEL internal 45)
		(primitive_site SLICE_X47Y101 SLICEX internal 43)
	)
	(tile 96 67 INT_X29Y103 INT 1
		(primitive_site TIEOFF_X41Y206 TIEOFF internal 3)
	)
	(tile 96 68 CLEXM_X29Y103 CLEXM 2
		(primitive_site SLICE_X48Y101 SLICEM internal 50)
		(primitive_site SLICE_X49Y101 SLICEX internal 43)
	)
	(tile 96 69 INT_X30Y103 INT 1
		(primitive_site TIEOFF_X42Y206 TIEOFF internal 3)
	)
	(tile 96 70 CLEXL_X30Y103 CLEXL 2
		(primitive_site SLICE_X50Y101 SLICEL internal 45)
		(primitive_site SLICE_X51Y101 SLICEX internal 43)
	)
	(tile 96 71 INT_X31Y103 INT 1
		(primitive_site TIEOFF_X43Y206 TIEOFF internal 3)
	)
	(tile 96 72 CLEXM_X31Y103 CLEXM 2
		(primitive_site SLICE_X52Y101 SLICEM internal 50)
		(primitive_site SLICE_X53Y101 SLICEX internal 43)
	)
	(tile 96 73 INT_X32Y103 INT 1
		(primitive_site TIEOFF_X44Y206 TIEOFF internal 3)
	)
	(tile 96 74 CLEXL_X32Y103 CLEXL 2
		(primitive_site SLICE_X54Y101 SLICEL internal 45)
		(primitive_site SLICE_X55Y101 SLICEX internal 43)
	)
	(tile 96 75 INT_X33Y103 INT 1
		(primitive_site TIEOFF_X45Y206 TIEOFF internal 3)
	)
	(tile 96 76 INT_INTERFACE_X33Y103 INT_INTERFACE 0
	)
	(tile 96 77 NULL_X77Y112 NULL 0
	)
	(tile 96 78 INT_X34Y103 INT 1
		(primitive_site TIEOFF_X46Y206 TIEOFF internal 3)
	)
	(tile 96 79 CLEXM_X34Y103 CLEXM 2
		(primitive_site SLICE_X56Y101 SLICEM internal 50)
		(primitive_site SLICE_X57Y101 SLICEX internal 43)
	)
	(tile 96 80 INT_X35Y103 INT 1
		(primitive_site TIEOFF_X48Y206 TIEOFF internal 3)
	)
	(tile 96 81 CLEXL_X35Y103 CLEXL 2
		(primitive_site SLICE_X58Y101 SLICEL internal 45)
		(primitive_site SLICE_X59Y101 SLICEX internal 43)
	)
	(tile 96 82 INT_X36Y103 INT 1
		(primitive_site TIEOFF_X50Y206 TIEOFF internal 3)
	)
	(tile 96 83 INT_INTERFACE_X36Y103 INT_INTERFACE 0
	)
	(tile 96 84 NULL_X84Y112 NULL 0
	)
	(tile 96 85 INT_X37Y103 INT 1
		(primitive_site TIEOFF_X51Y206 TIEOFF internal 3)
	)
	(tile 96 86 CLEXM_X37Y103 CLEXM 2
		(primitive_site SLICE_X60Y101 SLICEM internal 50)
		(primitive_site SLICE_X61Y101 SLICEX internal 43)
	)
	(tile 96 87 INT_X38Y103 INT 1
		(primitive_site TIEOFF_X53Y206 TIEOFF internal 3)
	)
	(tile 96 88 CLEXL_X38Y103 CLEXL 2
		(primitive_site SLICE_X62Y101 SLICEL internal 45)
		(primitive_site SLICE_X63Y101 SLICEX internal 43)
	)
	(tile 96 89 INT_BRAM_X39Y103 INT_BRAM 1
		(primitive_site TIEOFF_X55Y206 TIEOFF internal 3)
	)
	(tile 96 90 INT_INTERFACE_X39Y103 INT_INTERFACE 0
	)
	(tile 96 91 NULL_X91Y112 NULL 0
	)
	(tile 96 92 INT_X40Y103 INT 1
		(primitive_site TIEOFF_X56Y206 TIEOFF internal 3)
	)
	(tile 96 93 CLEXM_X40Y103 CLEXM 2
		(primitive_site SLICE_X64Y101 SLICEM internal 50)
		(primitive_site SLICE_X65Y101 SLICEX internal 43)
	)
	(tile 96 94 INT_X41Y103 INT 1
		(primitive_site TIEOFF_X58Y206 TIEOFF internal 3)
	)
	(tile 96 95 CLEXL_X41Y103 CLEXL 2
		(primitive_site SLICE_X66Y101 SLICEL internal 45)
		(primitive_site SLICE_X67Y101 SLICEX internal 43)
	)
	(tile 96 96 IOI_INT_X42Y103 IOI_INT 1
		(primitive_site TIEOFF_X60Y206 TIEOFF internal 3)
	)
	(tile 96 97 RIOI_X42Y103 RIOI 7
		(primitive_site OLOGIC_X17Y100 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y100 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y100 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y101 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y101 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y101 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y206 TIEOFF internal 3)
	)
	(tile 96 98 MCB_INT_X42Y103 MCB_INT 0
	)
	(tile 96 99 IOI_RTERM_X99Y112 IOI_RTERM 0
	)
	(tile 96 100 RIOB_X42Y103 RIOB 2
		(primitive_site K19 IOBS bonded 8)
		(primitive_site K18 IOBM bonded 8)
	)
	(tile 97 0 LIOB_X0Y102 LIOB 2
		(primitive_site M5 IOBM bonded 8)
		(primitive_site L4 IOBS bonded 8)
	)
	(tile 97 1 IOI_LTERM_X1Y111 IOI_LTERM 0
	)
	(tile 97 2 LIOI_INT_X0Y102 LIOI_INT 1
		(primitive_site TIEOFF_X0Y204 TIEOFF internal 3)
	)
	(tile 97 3 LIOI_X0Y102 LIOI 7
		(primitive_site OLOGIC_X0Y98 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y98 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y98 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y99 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y99 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y99 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y204 TIEOFF internal 3)
	)
	(tile 97 4 MCB_INT_X0Y102 MCB_INT 0
	)
	(tile 97 5 INT_X1Y102 INT 1
		(primitive_site TIEOFF_X2Y204 TIEOFF internal 3)
	)
	(tile 97 6 CLEXL_X1Y102 CLEXL 2
		(primitive_site SLICE_X0Y100 SLICEL internal 45)
		(primitive_site SLICE_X1Y100 SLICEX internal 43)
	)
	(tile 97 7 INT_X2Y102 INT 1
		(primitive_site TIEOFF_X4Y204 TIEOFF internal 3)
	)
	(tile 97 8 CLEXM_X2Y102 CLEXM 2
		(primitive_site SLICE_X2Y100 SLICEM internal 50)
		(primitive_site SLICE_X3Y100 SLICEX internal 43)
	)
	(tile 97 9 INT_BRAM_X3Y102 INT_BRAM 1
		(primitive_site TIEOFF_X6Y204 TIEOFF internal 3)
	)
	(tile 97 10 INT_INTERFACE_X3Y102 INT_INTERFACE 0
	)
	(tile 97 11 NULL_X11Y111 NULL 0
	)
	(tile 97 12 INT_X4Y102 INT 1
		(primitive_site TIEOFF_X7Y204 TIEOFF internal 3)
	)
	(tile 97 13 CLEXL_X4Y102 CLEXL 2
		(primitive_site SLICE_X4Y100 SLICEL internal 45)
		(primitive_site SLICE_X5Y100 SLICEX internal 43)
	)
	(tile 97 14 INT_X5Y102 INT 1
		(primitive_site TIEOFF_X9Y204 TIEOFF internal 3)
	)
	(tile 97 15 CLEXM_X5Y102 CLEXM 2
		(primitive_site SLICE_X6Y100 SLICEM internal 50)
		(primitive_site SLICE_X7Y100 SLICEX internal 43)
	)
	(tile 97 16 INT_X6Y102 INT 1
		(primitive_site TIEOFF_X11Y204 TIEOFF internal 3)
	)
	(tile 97 17 CLEXL_X6Y102 CLEXL 2
		(primitive_site SLICE_X8Y100 SLICEL internal 45)
		(primitive_site SLICE_X9Y100 SLICEX internal 43)
	)
	(tile 97 18 INT_X7Y102 INT 1
		(primitive_site TIEOFF_X13Y204 TIEOFF internal 3)
	)
	(tile 97 19 CLEXM_X7Y102 CLEXM 2
		(primitive_site SLICE_X10Y100 SLICEM internal 50)
		(primitive_site SLICE_X11Y100 SLICEX internal 43)
	)
	(tile 97 20 INT_X8Y102 INT 1
		(primitive_site TIEOFF_X15Y204 TIEOFF internal 3)
	)
	(tile 97 21 INT_INTERFACE_X8Y102 INT_INTERFACE 0
	)
	(tile 97 22 NULL_X22Y111 NULL 0
	)
	(tile 97 23 INT_X9Y102 INT 1
		(primitive_site TIEOFF_X16Y204 TIEOFF internal 3)
	)
	(tile 97 24 CLEXL_X9Y102 CLEXL 2
		(primitive_site SLICE_X12Y100 SLICEL internal 45)
		(primitive_site SLICE_X13Y100 SLICEX internal 43)
	)
	(tile 97 25 INT_X10Y102 INT 1
		(primitive_site TIEOFF_X17Y204 TIEOFF internal 3)
	)
	(tile 97 26 CLEXM_X10Y102 CLEXM 2
		(primitive_site SLICE_X14Y100 SLICEM internal 50)
		(primitive_site SLICE_X15Y100 SLICEX internal 43)
	)
	(tile 97 27 INT_X11Y102 INT 1
		(primitive_site TIEOFF_X18Y204 TIEOFF internal 3)
	)
	(tile 97 28 CLEXL_X11Y102 CLEXL 2
		(primitive_site SLICE_X16Y100 SLICEL internal 45)
		(primitive_site SLICE_X17Y100 SLICEX internal 43)
	)
	(tile 97 29 INT_X12Y102 INT 1
		(primitive_site TIEOFF_X19Y204 TIEOFF internal 3)
	)
	(tile 97 30 CLEXM_X12Y102 CLEXM 2
		(primitive_site SLICE_X18Y100 SLICEM internal 50)
		(primitive_site SLICE_X19Y100 SLICEX internal 43)
	)
	(tile 97 31 INT_X13Y102 INT 1
		(primitive_site TIEOFF_X20Y204 TIEOFF internal 3)
	)
	(tile 97 32 CLEXL_X13Y102 CLEXL 2
		(primitive_site SLICE_X20Y100 SLICEL internal 45)
		(primitive_site SLICE_X21Y100 SLICEX internal 43)
	)
	(tile 97 33 INT_BRAM_X14Y102 INT_BRAM 1
		(primitive_site TIEOFF_X21Y204 TIEOFF internal 3)
	)
	(tile 97 34 INT_INTERFACE_X14Y102 INT_INTERFACE 0
	)
	(tile 97 35 NULL_X35Y111 NULL 0
	)
	(tile 97 36 INT_X15Y102 INT 1
		(primitive_site TIEOFF_X22Y204 TIEOFF internal 3)
	)
	(tile 97 37 CLEXM_X15Y102 CLEXM 2
		(primitive_site SLICE_X22Y100 SLICEM internal 50)
		(primitive_site SLICE_X23Y100 SLICEX internal 43)
	)
	(tile 97 38 INT_X16Y102 INT 1
		(primitive_site TIEOFF_X23Y204 TIEOFF internal 3)
	)
	(tile 97 39 CLEXL_X16Y102 CLEXL 2
		(primitive_site SLICE_X24Y100 SLICEL internal 45)
		(primitive_site SLICE_X25Y100 SLICEX internal 43)
	)
	(tile 97 40 INT_X17Y102 INT 1
		(primitive_site TIEOFF_X24Y204 TIEOFF internal 3)
	)
	(tile 97 41 CLEXM_X17Y102 CLEXM 2
		(primitive_site SLICE_X26Y100 SLICEM internal 50)
		(primitive_site SLICE_X27Y100 SLICEX internal 43)
	)
	(tile 97 42 INT_X18Y102 INT 1
		(primitive_site TIEOFF_X25Y204 TIEOFF internal 3)
	)
	(tile 97 43 CLEXL_X18Y102 CLEXL 2
		(primitive_site SLICE_X28Y100 SLICEL internal 45)
		(primitive_site SLICE_X29Y100 SLICEX internal 43)
	)
	(tile 97 44 INT_X19Y102 INT 1
		(primitive_site TIEOFF_X26Y204 TIEOFF internal 3)
	)
	(tile 97 45 CLEXM_X19Y102 CLEXM 2
		(primitive_site SLICE_X30Y100 SLICEM internal 50)
		(primitive_site SLICE_X31Y100 SLICEX internal 43)
	)
	(tile 97 46 INT_X20Y102 INT 1
		(primitive_site TIEOFF_X28Y204 TIEOFF internal 3)
	)
	(tile 97 47 CLEXL_X20Y102 CLEXL 2
		(primitive_site SLICE_X32Y100 SLICEL internal 45)
		(primitive_site SLICE_X33Y100 SLICEX internal 43)
	)
	(tile 97 48 NULL_X48Y111 NULL 0
	)
	(tile 97 49 REG_V_X20Y102 REG_V 0
	)
	(tile 97 50 INT_X21Y102 INT 1
		(primitive_site TIEOFF_X31Y204 TIEOFF internal 3)
	)
	(tile 97 51 CLEXM_X21Y102 CLEXM 2
		(primitive_site SLICE_X34Y100 SLICEM internal 50)
		(primitive_site SLICE_X35Y100 SLICEX internal 43)
	)
	(tile 97 52 INT_X22Y102 INT 1
		(primitive_site TIEOFF_X33Y204 TIEOFF internal 3)
	)
	(tile 97 53 CLEXL_X22Y102 CLEXL 2
		(primitive_site SLICE_X36Y100 SLICEL internal 45)
		(primitive_site SLICE_X37Y100 SLICEX internal 43)
	)
	(tile 97 54 INT_X23Y102 INT 1
		(primitive_site TIEOFF_X35Y204 TIEOFF internal 3)
	)
	(tile 97 55 CLEXM_X23Y102 CLEXM 2
		(primitive_site SLICE_X38Y100 SLICEM internal 50)
		(primitive_site SLICE_X39Y100 SLICEX internal 43)
	)
	(tile 97 56 INT_X24Y102 INT 1
		(primitive_site TIEOFF_X36Y204 TIEOFF internal 3)
	)
	(tile 97 57 CLEXL_X24Y102 CLEXL 2
		(primitive_site SLICE_X40Y100 SLICEL internal 45)
		(primitive_site SLICE_X41Y100 SLICEX internal 43)
	)
	(tile 97 58 INT_X25Y102 INT 1
		(primitive_site TIEOFF_X37Y204 TIEOFF internal 3)
	)
	(tile 97 59 CLEXM_X25Y102 CLEXM 2
		(primitive_site SLICE_X42Y100 SLICEM internal 50)
		(primitive_site SLICE_X43Y100 SLICEX internal 43)
	)
	(tile 97 60 INT_X26Y102 INT 1
		(primitive_site TIEOFF_X38Y204 TIEOFF internal 3)
	)
	(tile 97 61 CLEXL_X26Y102 CLEXL 2
		(primitive_site SLICE_X44Y100 SLICEL internal 45)
		(primitive_site SLICE_X45Y100 SLICEX internal 43)
	)
	(tile 97 62 INT_BRAM_X27Y102 INT_BRAM 1
		(primitive_site TIEOFF_X39Y204 TIEOFF internal 3)
	)
	(tile 97 63 INT_INTERFACE_X27Y102 INT_INTERFACE 0
	)
	(tile 97 64 NULL_X64Y111 NULL 0
	)
	(tile 97 65 INT_X28Y102 INT 1
		(primitive_site TIEOFF_X40Y204 TIEOFF internal 3)
	)
	(tile 97 66 CLEXL_X28Y102 CLEXL 2
		(primitive_site SLICE_X46Y100 SLICEL internal 45)
		(primitive_site SLICE_X47Y100 SLICEX internal 43)
	)
	(tile 97 67 INT_X29Y102 INT 1
		(primitive_site TIEOFF_X41Y204 TIEOFF internal 3)
	)
	(tile 97 68 CLEXM_X29Y102 CLEXM 2
		(primitive_site SLICE_X48Y100 SLICEM internal 50)
		(primitive_site SLICE_X49Y100 SLICEX internal 43)
	)
	(tile 97 69 INT_X30Y102 INT 1
		(primitive_site TIEOFF_X42Y204 TIEOFF internal 3)
	)
	(tile 97 70 CLEXL_X30Y102 CLEXL 2
		(primitive_site SLICE_X50Y100 SLICEL internal 45)
		(primitive_site SLICE_X51Y100 SLICEX internal 43)
	)
	(tile 97 71 INT_X31Y102 INT 1
		(primitive_site TIEOFF_X43Y204 TIEOFF internal 3)
	)
	(tile 97 72 CLEXM_X31Y102 CLEXM 2
		(primitive_site SLICE_X52Y100 SLICEM internal 50)
		(primitive_site SLICE_X53Y100 SLICEX internal 43)
	)
	(tile 97 73 INT_X32Y102 INT 1
		(primitive_site TIEOFF_X44Y204 TIEOFF internal 3)
	)
	(tile 97 74 CLEXL_X32Y102 CLEXL 2
		(primitive_site SLICE_X54Y100 SLICEL internal 45)
		(primitive_site SLICE_X55Y100 SLICEX internal 43)
	)
	(tile 97 75 INT_X33Y102 INT 1
		(primitive_site TIEOFF_X45Y204 TIEOFF internal 3)
	)
	(tile 97 76 INT_INTERFACE_X33Y102 INT_INTERFACE 0
	)
	(tile 97 77 NULL_X77Y111 NULL 0
	)
	(tile 97 78 INT_X34Y102 INT 1
		(primitive_site TIEOFF_X46Y204 TIEOFF internal 3)
	)
	(tile 97 79 CLEXM_X34Y102 CLEXM 2
		(primitive_site SLICE_X56Y100 SLICEM internal 50)
		(primitive_site SLICE_X57Y100 SLICEX internal 43)
	)
	(tile 97 80 INT_X35Y102 INT 1
		(primitive_site TIEOFF_X48Y204 TIEOFF internal 3)
	)
	(tile 97 81 CLEXL_X35Y102 CLEXL 2
		(primitive_site SLICE_X58Y100 SLICEL internal 45)
		(primitive_site SLICE_X59Y100 SLICEX internal 43)
	)
	(tile 97 82 INT_X36Y102 INT 1
		(primitive_site TIEOFF_X50Y204 TIEOFF internal 3)
	)
	(tile 97 83 INT_INTERFACE_X36Y102 INT_INTERFACE 0
	)
	(tile 97 84 NULL_X84Y111 NULL 0
	)
	(tile 97 85 INT_X37Y102 INT 1
		(primitive_site TIEOFF_X51Y204 TIEOFF internal 3)
	)
	(tile 97 86 CLEXM_X37Y102 CLEXM 2
		(primitive_site SLICE_X60Y100 SLICEM internal 50)
		(primitive_site SLICE_X61Y100 SLICEX internal 43)
	)
	(tile 97 87 INT_X38Y102 INT 1
		(primitive_site TIEOFF_X53Y204 TIEOFF internal 3)
	)
	(tile 97 88 CLEXL_X38Y102 CLEXL 2
		(primitive_site SLICE_X62Y100 SLICEL internal 45)
		(primitive_site SLICE_X63Y100 SLICEX internal 43)
	)
	(tile 97 89 INT_BRAM_X39Y102 INT_BRAM 1
		(primitive_site TIEOFF_X55Y204 TIEOFF internal 3)
	)
	(tile 97 90 INT_INTERFACE_X39Y102 INT_INTERFACE 0
	)
	(tile 97 91 NULL_X91Y111 NULL 0
	)
	(tile 97 92 INT_X40Y102 INT 1
		(primitive_site TIEOFF_X56Y204 TIEOFF internal 3)
	)
	(tile 97 93 CLEXM_X40Y102 CLEXM 2
		(primitive_site SLICE_X64Y100 SLICEM internal 50)
		(primitive_site SLICE_X65Y100 SLICEX internal 43)
	)
	(tile 97 94 INT_X41Y102 INT 1
		(primitive_site TIEOFF_X58Y204 TIEOFF internal 3)
	)
	(tile 97 95 CLEXL_X41Y102 CLEXL 2
		(primitive_site SLICE_X66Y100 SLICEL internal 45)
		(primitive_site SLICE_X67Y100 SLICEX internal 43)
	)
	(tile 97 96 IOI_INT_X42Y102 IOI_INT 1
		(primitive_site TIEOFF_X60Y204 TIEOFF internal 3)
	)
	(tile 97 97 RIOI_X42Y102 RIOI 7
		(primitive_site OLOGIC_X17Y98 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y98 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y98 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y99 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y99 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y99 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y204 TIEOFF internal 3)
	)
	(tile 97 98 MCB_INT_X42Y102 MCB_INT 0
	)
	(tile 97 99 IOI_RTERM_X99Y111 IOI_RTERM 0
	)
	(tile 97 100 RIOB_X42Y102 RIOB 2
		(primitive_site B22 IOBS bonded 8)
		(primitive_site B21 IOBM bonded 8)
	)
	(tile 98 0 LIOB_X0Y101 LIOB 2
		(primitive_site F2 IOBM bonded 8)
		(primitive_site F1 IOBS bonded 8)
	)
	(tile 98 1 IOI_LTERM_X1Y110 IOI_LTERM 0
	)
	(tile 98 2 LIOI_INT_X0Y101 LIOI_INT 1
		(primitive_site TIEOFF_X0Y202 TIEOFF internal 3)
	)
	(tile 98 3 LIOI_X0Y101 LIOI 7
		(primitive_site OLOGIC_X0Y96 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y96 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y96 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y97 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y97 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y97 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y202 TIEOFF internal 3)
	)
	(tile 98 4 MCB_CAP_CLKPN_X0Y101 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X1Y203 TIEOFF internal 3)
	)
	(tile 98 5 INT_X1Y101 INT 1
		(primitive_site TIEOFF_X2Y202 TIEOFF internal 3)
	)
	(tile 98 6 CLEXL_X1Y101 CLEXL 2
		(primitive_site SLICE_X0Y99 SLICEL internal 45)
		(primitive_site SLICE_X1Y99 SLICEX internal 43)
	)
	(tile 98 7 INT_X2Y101 INT 1
		(primitive_site TIEOFF_X4Y202 TIEOFF internal 3)
	)
	(tile 98 8 CLEXM_X2Y101 CLEXM 2
		(primitive_site SLICE_X2Y99 SLICEM internal 50)
		(primitive_site SLICE_X3Y99 SLICEX internal 43)
	)
	(tile 98 9 INT_BRAM_X3Y101 INT_BRAM 1
		(primitive_site TIEOFF_X6Y202 TIEOFF internal 3)
	)
	(tile 98 10 INT_INTERFACE_X3Y101 INT_INTERFACE 0
	)
	(tile 98 11 NULL_X11Y110 NULL 0
	)
	(tile 98 12 INT_X4Y101 INT 1
		(primitive_site TIEOFF_X7Y202 TIEOFF internal 3)
	)
	(tile 98 13 CLEXL_X4Y101 CLEXL 2
		(primitive_site SLICE_X4Y99 SLICEL internal 45)
		(primitive_site SLICE_X5Y99 SLICEX internal 43)
	)
	(tile 98 14 INT_X5Y101 INT 1
		(primitive_site TIEOFF_X9Y202 TIEOFF internal 3)
	)
	(tile 98 15 CLEXM_X5Y101 CLEXM 2
		(primitive_site SLICE_X6Y99 SLICEM internal 50)
		(primitive_site SLICE_X7Y99 SLICEX internal 43)
	)
	(tile 98 16 INT_X6Y101 INT 1
		(primitive_site TIEOFF_X11Y202 TIEOFF internal 3)
	)
	(tile 98 17 CLEXL_X6Y101 CLEXL 2
		(primitive_site SLICE_X8Y99 SLICEL internal 45)
		(primitive_site SLICE_X9Y99 SLICEX internal 43)
	)
	(tile 98 18 INT_X7Y101 INT 1
		(primitive_site TIEOFF_X13Y202 TIEOFF internal 3)
	)
	(tile 98 19 CLEXM_X7Y101 CLEXM 2
		(primitive_site SLICE_X10Y99 SLICEM internal 50)
		(primitive_site SLICE_X11Y99 SLICEX internal 43)
	)
	(tile 98 20 INT_X8Y101 INT 1
		(primitive_site TIEOFF_X15Y202 TIEOFF internal 3)
	)
	(tile 98 21 INT_INTERFACE_X8Y101 INT_INTERFACE 0
	)
	(tile 98 22 NULL_X22Y110 NULL 0
	)
	(tile 98 23 INT_X9Y101 INT 1
		(primitive_site TIEOFF_X16Y202 TIEOFF internal 3)
	)
	(tile 98 24 CLEXL_X9Y101 CLEXL 2
		(primitive_site SLICE_X12Y99 SLICEL internal 45)
		(primitive_site SLICE_X13Y99 SLICEX internal 43)
	)
	(tile 98 25 INT_X10Y101 INT 1
		(primitive_site TIEOFF_X17Y202 TIEOFF internal 3)
	)
	(tile 98 26 CLEXM_X10Y101 CLEXM 2
		(primitive_site SLICE_X14Y99 SLICEM internal 50)
		(primitive_site SLICE_X15Y99 SLICEX internal 43)
	)
	(tile 98 27 INT_X11Y101 INT 1
		(primitive_site TIEOFF_X18Y202 TIEOFF internal 3)
	)
	(tile 98 28 CLEXL_X11Y101 CLEXL 2
		(primitive_site SLICE_X16Y99 SLICEL internal 45)
		(primitive_site SLICE_X17Y99 SLICEX internal 43)
	)
	(tile 98 29 INT_X12Y101 INT 1
		(primitive_site TIEOFF_X19Y202 TIEOFF internal 3)
	)
	(tile 98 30 CLEXM_X12Y101 CLEXM 2
		(primitive_site SLICE_X18Y99 SLICEM internal 50)
		(primitive_site SLICE_X19Y99 SLICEX internal 43)
	)
	(tile 98 31 INT_X13Y101 INT 1
		(primitive_site TIEOFF_X20Y202 TIEOFF internal 3)
	)
	(tile 98 32 CLEXL_X13Y101 CLEXL 2
		(primitive_site SLICE_X20Y99 SLICEL internal 45)
		(primitive_site SLICE_X21Y99 SLICEX internal 43)
	)
	(tile 98 33 INT_BRAM_X14Y101 INT_BRAM 1
		(primitive_site TIEOFF_X21Y202 TIEOFF internal 3)
	)
	(tile 98 34 INT_INTERFACE_X14Y101 INT_INTERFACE 0
	)
	(tile 98 35 NULL_X35Y110 NULL 0
	)
	(tile 98 36 INT_X15Y101 INT 1
		(primitive_site TIEOFF_X22Y202 TIEOFF internal 3)
	)
	(tile 98 37 CLEXM_X15Y101 CLEXM 2
		(primitive_site SLICE_X22Y99 SLICEM internal 50)
		(primitive_site SLICE_X23Y99 SLICEX internal 43)
	)
	(tile 98 38 INT_X16Y101 INT 1
		(primitive_site TIEOFF_X23Y202 TIEOFF internal 3)
	)
	(tile 98 39 CLEXL_X16Y101 CLEXL 2
		(primitive_site SLICE_X24Y99 SLICEL internal 45)
		(primitive_site SLICE_X25Y99 SLICEX internal 43)
	)
	(tile 98 40 INT_X17Y101 INT 1
		(primitive_site TIEOFF_X24Y202 TIEOFF internal 3)
	)
	(tile 98 41 CLEXM_X17Y101 CLEXM 2
		(primitive_site SLICE_X26Y99 SLICEM internal 50)
		(primitive_site SLICE_X27Y99 SLICEX internal 43)
	)
	(tile 98 42 INT_X18Y101 INT 1
		(primitive_site TIEOFF_X25Y202 TIEOFF internal 3)
	)
	(tile 98 43 CLEXL_X18Y101 CLEXL 2
		(primitive_site SLICE_X28Y99 SLICEL internal 45)
		(primitive_site SLICE_X29Y99 SLICEX internal 43)
	)
	(tile 98 44 INT_X19Y101 INT 1
		(primitive_site TIEOFF_X26Y202 TIEOFF internal 3)
	)
	(tile 98 45 CLEXM_X19Y101 CLEXM 2
		(primitive_site SLICE_X30Y99 SLICEM internal 50)
		(primitive_site SLICE_X31Y99 SLICEX internal 43)
	)
	(tile 98 46 INT_X20Y101 INT 1
		(primitive_site TIEOFF_X28Y202 TIEOFF internal 3)
	)
	(tile 98 47 CLEXL_X20Y101 CLEXL 2
		(primitive_site SLICE_X32Y99 SLICEL internal 45)
		(primitive_site SLICE_X33Y99 SLICEX internal 43)
	)
	(tile 98 48 NULL_X48Y110 NULL 0
	)
	(tile 98 49 REG_V_X20Y101 REG_V 0
	)
	(tile 98 50 INT_X21Y101 INT 1
		(primitive_site TIEOFF_X31Y202 TIEOFF internal 3)
	)
	(tile 98 51 CLEXM_X21Y101 CLEXM 2
		(primitive_site SLICE_X34Y99 SLICEM internal 50)
		(primitive_site SLICE_X35Y99 SLICEX internal 43)
	)
	(tile 98 52 INT_X22Y101 INT 1
		(primitive_site TIEOFF_X33Y202 TIEOFF internal 3)
	)
	(tile 98 53 CLEXL_X22Y101 CLEXL 2
		(primitive_site SLICE_X36Y99 SLICEL internal 45)
		(primitive_site SLICE_X37Y99 SLICEX internal 43)
	)
	(tile 98 54 INT_X23Y101 INT 1
		(primitive_site TIEOFF_X35Y202 TIEOFF internal 3)
	)
	(tile 98 55 CLEXM_X23Y101 CLEXM 2
		(primitive_site SLICE_X38Y99 SLICEM internal 50)
		(primitive_site SLICE_X39Y99 SLICEX internal 43)
	)
	(tile 98 56 INT_X24Y101 INT 1
		(primitive_site TIEOFF_X36Y202 TIEOFF internal 3)
	)
	(tile 98 57 CLEXL_X24Y101 CLEXL 2
		(primitive_site SLICE_X40Y99 SLICEL internal 45)
		(primitive_site SLICE_X41Y99 SLICEX internal 43)
	)
	(tile 98 58 INT_X25Y101 INT 1
		(primitive_site TIEOFF_X37Y202 TIEOFF internal 3)
	)
	(tile 98 59 CLEXM_X25Y101 CLEXM 2
		(primitive_site SLICE_X42Y99 SLICEM internal 50)
		(primitive_site SLICE_X43Y99 SLICEX internal 43)
	)
	(tile 98 60 INT_X26Y101 INT 1
		(primitive_site TIEOFF_X38Y202 TIEOFF internal 3)
	)
	(tile 98 61 CLEXL_X26Y101 CLEXL 2
		(primitive_site SLICE_X44Y99 SLICEL internal 45)
		(primitive_site SLICE_X45Y99 SLICEX internal 43)
	)
	(tile 98 62 INT_BRAM_X27Y101 INT_BRAM 1
		(primitive_site TIEOFF_X39Y202 TIEOFF internal 3)
	)
	(tile 98 63 INT_INTERFACE_X27Y101 INT_INTERFACE 0
	)
	(tile 98 64 NULL_X64Y110 NULL 0
	)
	(tile 98 65 INT_X28Y101 INT 1
		(primitive_site TIEOFF_X40Y202 TIEOFF internal 3)
	)
	(tile 98 66 CLEXL_X28Y101 CLEXL 2
		(primitive_site SLICE_X46Y99 SLICEL internal 45)
		(primitive_site SLICE_X47Y99 SLICEX internal 43)
	)
	(tile 98 67 INT_X29Y101 INT 1
		(primitive_site TIEOFF_X41Y202 TIEOFF internal 3)
	)
	(tile 98 68 CLEXM_X29Y101 CLEXM 2
		(primitive_site SLICE_X48Y99 SLICEM internal 50)
		(primitive_site SLICE_X49Y99 SLICEX internal 43)
	)
	(tile 98 69 INT_X30Y101 INT 1
		(primitive_site TIEOFF_X42Y202 TIEOFF internal 3)
	)
	(tile 98 70 CLEXL_X30Y101 CLEXL 2
		(primitive_site SLICE_X50Y99 SLICEL internal 45)
		(primitive_site SLICE_X51Y99 SLICEX internal 43)
	)
	(tile 98 71 INT_X31Y101 INT 1
		(primitive_site TIEOFF_X43Y202 TIEOFF internal 3)
	)
	(tile 98 72 CLEXM_X31Y101 CLEXM 2
		(primitive_site SLICE_X52Y99 SLICEM internal 50)
		(primitive_site SLICE_X53Y99 SLICEX internal 43)
	)
	(tile 98 73 INT_X32Y101 INT 1
		(primitive_site TIEOFF_X44Y202 TIEOFF internal 3)
	)
	(tile 98 74 CLEXL_X32Y101 CLEXL 2
		(primitive_site SLICE_X54Y99 SLICEL internal 45)
		(primitive_site SLICE_X55Y99 SLICEX internal 43)
	)
	(tile 98 75 INT_X33Y101 INT 1
		(primitive_site TIEOFF_X45Y202 TIEOFF internal 3)
	)
	(tile 98 76 INT_INTERFACE_X33Y101 INT_INTERFACE 0
	)
	(tile 98 77 NULL_X77Y110 NULL 0
	)
	(tile 98 78 INT_X34Y101 INT 1
		(primitive_site TIEOFF_X46Y202 TIEOFF internal 3)
	)
	(tile 98 79 CLEXM_X34Y101 CLEXM 2
		(primitive_site SLICE_X56Y99 SLICEM internal 50)
		(primitive_site SLICE_X57Y99 SLICEX internal 43)
	)
	(tile 98 80 INT_X35Y101 INT 1
		(primitive_site TIEOFF_X48Y202 TIEOFF internal 3)
	)
	(tile 98 81 CLEXL_X35Y101 CLEXL 2
		(primitive_site SLICE_X58Y99 SLICEL internal 45)
		(primitive_site SLICE_X59Y99 SLICEX internal 43)
	)
	(tile 98 82 INT_X36Y101 INT 1
		(primitive_site TIEOFF_X50Y202 TIEOFF internal 3)
	)
	(tile 98 83 INT_INTERFACE_X36Y101 INT_INTERFACE 0
	)
	(tile 98 84 NULL_X84Y110 NULL 0
	)
	(tile 98 85 INT_X37Y101 INT 1
		(primitive_site TIEOFF_X51Y202 TIEOFF internal 3)
	)
	(tile 98 86 CLEXM_X37Y101 CLEXM 2
		(primitive_site SLICE_X60Y99 SLICEM internal 50)
		(primitive_site SLICE_X61Y99 SLICEX internal 43)
	)
	(tile 98 87 INT_X38Y101 INT 1
		(primitive_site TIEOFF_X53Y202 TIEOFF internal 3)
	)
	(tile 98 88 CLEXL_X38Y101 CLEXL 2
		(primitive_site SLICE_X62Y99 SLICEL internal 45)
		(primitive_site SLICE_X63Y99 SLICEX internal 43)
	)
	(tile 98 89 INT_BRAM_X39Y101 INT_BRAM 1
		(primitive_site TIEOFF_X55Y202 TIEOFF internal 3)
	)
	(tile 98 90 INT_INTERFACE_X39Y101 INT_INTERFACE 0
	)
	(tile 98 91 NULL_X91Y110 NULL 0
	)
	(tile 98 92 INT_X40Y101 INT 1
		(primitive_site TIEOFF_X56Y202 TIEOFF internal 3)
	)
	(tile 98 93 CLEXM_X40Y101 CLEXM 2
		(primitive_site SLICE_X64Y99 SLICEM internal 50)
		(primitive_site SLICE_X65Y99 SLICEX internal 43)
	)
	(tile 98 94 INT_X41Y101 INT 1
		(primitive_site TIEOFF_X58Y202 TIEOFF internal 3)
	)
	(tile 98 95 CLEXL_X41Y101 CLEXL 2
		(primitive_site SLICE_X66Y99 SLICEL internal 45)
		(primitive_site SLICE_X67Y99 SLICEX internal 43)
	)
	(tile 98 96 IOI_INT_X42Y101 IOI_INT 1
		(primitive_site TIEOFF_X60Y202 TIEOFF internal 3)
	)
	(tile 98 97 RIOI_X42Y101 RIOI 7
		(primitive_site OLOGIC_X17Y96 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y96 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y96 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y97 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y97 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y97 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y202 TIEOFF internal 3)
	)
	(tile 98 98 MCB_CAP_CLKPN_X42Y101 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X61Y203 TIEOFF internal 3)
	)
	(tile 98 99 IOI_RTERM_X99Y110 IOI_RTERM 0
	)
	(tile 98 100 RIOB_X42Y101 RIOB 2
		(primitive_site J19 IOBS bonded 8)
		(primitive_site J17 IOBM bonded 8)
	)
	(tile 99 0 LIOB_X0Y100 LIOB 2
		(primitive_site M4 IOBM bonded 8)
		(primitive_site M3 IOBS bonded 8)
	)
	(tile 99 1 IOI_LTERM_X1Y109 IOI_LTERM 0
	)
	(tile 99 2 LIOI_INT_X0Y100 LIOI_INT 1
		(primitive_site TIEOFF_X0Y200 TIEOFF internal 3)
	)
	(tile 99 3 LIOI_X0Y100 LIOI 7
		(primitive_site OLOGIC_X0Y94 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y94 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y94 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y95 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y95 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y95 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y200 TIEOFF internal 3)
	)
	(tile 99 4 MCB_INT_X0Y100 MCB_INT 0
	)
	(tile 99 5 INT_X1Y100 INT 1
		(primitive_site TIEOFF_X2Y200 TIEOFF internal 3)
	)
	(tile 99 6 CLEXL_X1Y100 CLEXL 2
		(primitive_site SLICE_X0Y98 SLICEL internal 45)
		(primitive_site SLICE_X1Y98 SLICEX internal 43)
	)
	(tile 99 7 INT_X2Y100 INT 1
		(primitive_site TIEOFF_X4Y200 TIEOFF internal 3)
	)
	(tile 99 8 CLEXM_X2Y100 CLEXM 2
		(primitive_site SLICE_X2Y98 SLICEM internal 50)
		(primitive_site SLICE_X3Y98 SLICEX internal 43)
	)
	(tile 99 9 INT_BRAM_X3Y100 INT_BRAM 1
		(primitive_site TIEOFF_X6Y200 TIEOFF internal 3)
	)
	(tile 99 10 INT_INTERFACE_X3Y100 INT_INTERFACE 0
	)
	(tile 99 11 BRAMSITE2_X3Y100 BRAMSITE2 3
		(primitive_site RAMB16_X0Y50 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y50 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y51 RAMB8BWER internal 110)
	)
	(tile 99 12 INT_X4Y100 INT 1
		(primitive_site TIEOFF_X7Y200 TIEOFF internal 3)
	)
	(tile 99 13 CLEXL_X4Y100 CLEXL 2
		(primitive_site SLICE_X4Y98 SLICEL internal 45)
		(primitive_site SLICE_X5Y98 SLICEX internal 43)
	)
	(tile 99 14 INT_X5Y100 INT 1
		(primitive_site TIEOFF_X9Y200 TIEOFF internal 3)
	)
	(tile 99 15 CLEXM_X5Y100 CLEXM 2
		(primitive_site SLICE_X6Y98 SLICEM internal 50)
		(primitive_site SLICE_X7Y98 SLICEX internal 43)
	)
	(tile 99 16 INT_X6Y100 INT 1
		(primitive_site TIEOFF_X11Y200 TIEOFF internal 3)
	)
	(tile 99 17 CLEXL_X6Y100 CLEXL 2
		(primitive_site SLICE_X8Y98 SLICEL internal 45)
		(primitive_site SLICE_X9Y98 SLICEX internal 43)
	)
	(tile 99 18 INT_X7Y100 INT 1
		(primitive_site TIEOFF_X13Y200 TIEOFF internal 3)
	)
	(tile 99 19 CLEXM_X7Y100 CLEXM 2
		(primitive_site SLICE_X10Y98 SLICEM internal 50)
		(primitive_site SLICE_X11Y98 SLICEX internal 43)
	)
	(tile 99 20 INT_X8Y100 INT 1
		(primitive_site TIEOFF_X15Y200 TIEOFF internal 3)
	)
	(tile 99 21 INT_INTERFACE_X8Y100 INT_INTERFACE 0
	)
	(tile 99 22 MACCSITE2_X8Y100 MACCSITE2 1
		(primitive_site DSP48_X0Y25 DSP48A1 internal 346)
	)
	(tile 99 23 INT_X9Y100 INT 1
		(primitive_site TIEOFF_X16Y200 TIEOFF internal 3)
	)
	(tile 99 24 CLEXL_X9Y100 CLEXL 2
		(primitive_site SLICE_X12Y98 SLICEL internal 45)
		(primitive_site SLICE_X13Y98 SLICEX internal 43)
	)
	(tile 99 25 INT_X10Y100 INT 1
		(primitive_site TIEOFF_X17Y200 TIEOFF internal 3)
	)
	(tile 99 26 CLEXM_X10Y100 CLEXM 2
		(primitive_site SLICE_X14Y98 SLICEM internal 50)
		(primitive_site SLICE_X15Y98 SLICEX internal 43)
	)
	(tile 99 27 INT_X11Y100 INT 1
		(primitive_site TIEOFF_X18Y200 TIEOFF internal 3)
	)
	(tile 99 28 CLEXL_X11Y100 CLEXL 2
		(primitive_site SLICE_X16Y98 SLICEL internal 45)
		(primitive_site SLICE_X17Y98 SLICEX internal 43)
	)
	(tile 99 29 INT_X12Y100 INT 1
		(primitive_site TIEOFF_X19Y200 TIEOFF internal 3)
	)
	(tile 99 30 CLEXM_X12Y100 CLEXM 2
		(primitive_site SLICE_X18Y98 SLICEM internal 50)
		(primitive_site SLICE_X19Y98 SLICEX internal 43)
	)
	(tile 99 31 INT_X13Y100 INT 1
		(primitive_site TIEOFF_X20Y200 TIEOFF internal 3)
	)
	(tile 99 32 CLEXL_X13Y100 CLEXL 2
		(primitive_site SLICE_X20Y98 SLICEL internal 45)
		(primitive_site SLICE_X21Y98 SLICEX internal 43)
	)
	(tile 99 33 INT_BRAM_X14Y100 INT_BRAM 1
		(primitive_site TIEOFF_X21Y200 TIEOFF internal 3)
	)
	(tile 99 34 INT_INTERFACE_X14Y100 INT_INTERFACE 0
	)
	(tile 99 35 BRAMSITE2_X14Y100 BRAMSITE2 3
		(primitive_site RAMB16_X1Y50 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y50 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y51 RAMB8BWER internal 110)
	)
	(tile 99 36 INT_X15Y100 INT 1
		(primitive_site TIEOFF_X22Y200 TIEOFF internal 3)
	)
	(tile 99 37 CLEXM_X15Y100 CLEXM 2
		(primitive_site SLICE_X22Y98 SLICEM internal 50)
		(primitive_site SLICE_X23Y98 SLICEX internal 43)
	)
	(tile 99 38 INT_X16Y100 INT 1
		(primitive_site TIEOFF_X23Y200 TIEOFF internal 3)
	)
	(tile 99 39 CLEXL_X16Y100 CLEXL 2
		(primitive_site SLICE_X24Y98 SLICEL internal 45)
		(primitive_site SLICE_X25Y98 SLICEX internal 43)
	)
	(tile 99 40 INT_X17Y100 INT 1
		(primitive_site TIEOFF_X24Y200 TIEOFF internal 3)
	)
	(tile 99 41 CLEXM_X17Y100 CLEXM 2
		(primitive_site SLICE_X26Y98 SLICEM internal 50)
		(primitive_site SLICE_X27Y98 SLICEX internal 43)
	)
	(tile 99 42 INT_X18Y100 INT 1
		(primitive_site TIEOFF_X25Y200 TIEOFF internal 3)
	)
	(tile 99 43 CLEXL_X18Y100 CLEXL 2
		(primitive_site SLICE_X28Y98 SLICEL internal 45)
		(primitive_site SLICE_X29Y98 SLICEX internal 43)
	)
	(tile 99 44 INT_X19Y100 INT 1
		(primitive_site TIEOFF_X26Y200 TIEOFF internal 3)
	)
	(tile 99 45 CLEXM_X19Y100 CLEXM 2
		(primitive_site SLICE_X30Y98 SLICEM internal 50)
		(primitive_site SLICE_X31Y98 SLICEX internal 43)
	)
	(tile 99 46 INT_X20Y100 INT 1
		(primitive_site TIEOFF_X28Y200 TIEOFF internal 3)
	)
	(tile 99 47 CLEXL_X20Y100 CLEXL 2
		(primitive_site SLICE_X32Y98 SLICEL internal 45)
		(primitive_site SLICE_X33Y98 SLICEX internal 43)
	)
	(tile 99 48 NULL_X48Y109 NULL 0
	)
	(tile 99 49 REG_V_X20Y100 REG_V 0
	)
	(tile 99 50 INT_X21Y100 INT 1
		(primitive_site TIEOFF_X31Y200 TIEOFF internal 3)
	)
	(tile 99 51 CLEXM_X21Y100 CLEXM 2
		(primitive_site SLICE_X34Y98 SLICEM internal 50)
		(primitive_site SLICE_X35Y98 SLICEX internal 43)
	)
	(tile 99 52 INT_X22Y100 INT 1
		(primitive_site TIEOFF_X33Y200 TIEOFF internal 3)
	)
	(tile 99 53 CLEXL_X22Y100 CLEXL 2
		(primitive_site SLICE_X36Y98 SLICEL internal 45)
		(primitive_site SLICE_X37Y98 SLICEX internal 43)
	)
	(tile 99 54 INT_X23Y100 INT 1
		(primitive_site TIEOFF_X35Y200 TIEOFF internal 3)
	)
	(tile 99 55 CLEXM_X23Y100 CLEXM 2
		(primitive_site SLICE_X38Y98 SLICEM internal 50)
		(primitive_site SLICE_X39Y98 SLICEX internal 43)
	)
	(tile 99 56 INT_X24Y100 INT 1
		(primitive_site TIEOFF_X36Y200 TIEOFF internal 3)
	)
	(tile 99 57 CLEXL_X24Y100 CLEXL 2
		(primitive_site SLICE_X40Y98 SLICEL internal 45)
		(primitive_site SLICE_X41Y98 SLICEX internal 43)
	)
	(tile 99 58 INT_X25Y100 INT 1
		(primitive_site TIEOFF_X37Y200 TIEOFF internal 3)
	)
	(tile 99 59 CLEXM_X25Y100 CLEXM 2
		(primitive_site SLICE_X42Y98 SLICEM internal 50)
		(primitive_site SLICE_X43Y98 SLICEX internal 43)
	)
	(tile 99 60 INT_X26Y100 INT 1
		(primitive_site TIEOFF_X38Y200 TIEOFF internal 3)
	)
	(tile 99 61 CLEXL_X26Y100 CLEXL 2
		(primitive_site SLICE_X44Y98 SLICEL internal 45)
		(primitive_site SLICE_X45Y98 SLICEX internal 43)
	)
	(tile 99 62 INT_BRAM_X27Y100 INT_BRAM 1
		(primitive_site TIEOFF_X39Y200 TIEOFF internal 3)
	)
	(tile 99 63 INT_INTERFACE_X27Y100 INT_INTERFACE 0
	)
	(tile 99 64 BRAMSITE2_X27Y100 BRAMSITE2 3
		(primitive_site RAMB16_X2Y50 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y50 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y51 RAMB8BWER internal 110)
	)
	(tile 99 65 INT_X28Y100 INT 1
		(primitive_site TIEOFF_X40Y200 TIEOFF internal 3)
	)
	(tile 99 66 CLEXL_X28Y100 CLEXL 2
		(primitive_site SLICE_X46Y98 SLICEL internal 45)
		(primitive_site SLICE_X47Y98 SLICEX internal 43)
	)
	(tile 99 67 INT_X29Y100 INT 1
		(primitive_site TIEOFF_X41Y200 TIEOFF internal 3)
	)
	(tile 99 68 CLEXM_X29Y100 CLEXM 2
		(primitive_site SLICE_X48Y98 SLICEM internal 50)
		(primitive_site SLICE_X49Y98 SLICEX internal 43)
	)
	(tile 99 69 INT_X30Y100 INT 1
		(primitive_site TIEOFF_X42Y200 TIEOFF internal 3)
	)
	(tile 99 70 CLEXL_X30Y100 CLEXL 2
		(primitive_site SLICE_X50Y98 SLICEL internal 45)
		(primitive_site SLICE_X51Y98 SLICEX internal 43)
	)
	(tile 99 71 INT_X31Y100 INT 1
		(primitive_site TIEOFF_X43Y200 TIEOFF internal 3)
	)
	(tile 99 72 CLEXM_X31Y100 CLEXM 2
		(primitive_site SLICE_X52Y98 SLICEM internal 50)
		(primitive_site SLICE_X53Y98 SLICEX internal 43)
	)
	(tile 99 73 INT_X32Y100 INT 1
		(primitive_site TIEOFF_X44Y200 TIEOFF internal 3)
	)
	(tile 99 74 CLEXL_X32Y100 CLEXL 2
		(primitive_site SLICE_X54Y98 SLICEL internal 45)
		(primitive_site SLICE_X55Y98 SLICEX internal 43)
	)
	(tile 99 75 INT_X33Y100 INT 1
		(primitive_site TIEOFF_X45Y200 TIEOFF internal 3)
	)
	(tile 99 76 INT_INTERFACE_X33Y100 INT_INTERFACE 0
	)
	(tile 99 77 MACCSITE2_X33Y100 MACCSITE2 1
		(primitive_site DSP48_X1Y25 DSP48A1 internal 346)
	)
	(tile 99 78 INT_X34Y100 INT 1
		(primitive_site TIEOFF_X46Y200 TIEOFF internal 3)
	)
	(tile 99 79 CLEXM_X34Y100 CLEXM 2
		(primitive_site SLICE_X56Y98 SLICEM internal 50)
		(primitive_site SLICE_X57Y98 SLICEX internal 43)
	)
	(tile 99 80 INT_X35Y100 INT 1
		(primitive_site TIEOFF_X48Y200 TIEOFF internal 3)
	)
	(tile 99 81 CLEXL_X35Y100 CLEXL 2
		(primitive_site SLICE_X58Y98 SLICEL internal 45)
		(primitive_site SLICE_X59Y98 SLICEX internal 43)
	)
	(tile 99 82 INT_X36Y100 INT 1
		(primitive_site TIEOFF_X50Y200 TIEOFF internal 3)
	)
	(tile 99 83 INT_INTERFACE_X36Y100 INT_INTERFACE 0
	)
	(tile 99 84 MACCSITE2_X36Y100 MACCSITE2 1
		(primitive_site DSP48_X2Y25 DSP48A1 internal 346)
	)
	(tile 99 85 INT_X37Y100 INT 1
		(primitive_site TIEOFF_X51Y200 TIEOFF internal 3)
	)
	(tile 99 86 CLEXM_X37Y100 CLEXM 2
		(primitive_site SLICE_X60Y98 SLICEM internal 50)
		(primitive_site SLICE_X61Y98 SLICEX internal 43)
	)
	(tile 99 87 INT_X38Y100 INT 1
		(primitive_site TIEOFF_X53Y200 TIEOFF internal 3)
	)
	(tile 99 88 CLEXL_X38Y100 CLEXL 2
		(primitive_site SLICE_X62Y98 SLICEL internal 45)
		(primitive_site SLICE_X63Y98 SLICEX internal 43)
	)
	(tile 99 89 INT_BRAM_X39Y100 INT_BRAM 1
		(primitive_site TIEOFF_X55Y200 TIEOFF internal 3)
	)
	(tile 99 90 INT_INTERFACE_X39Y100 INT_INTERFACE 0
	)
	(tile 99 91 BRAMSITE2_X39Y100 BRAMSITE2 3
		(primitive_site RAMB16_X3Y50 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y50 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y51 RAMB8BWER internal 110)
	)
	(tile 99 92 INT_X40Y100 INT 1
		(primitive_site TIEOFF_X56Y200 TIEOFF internal 3)
	)
	(tile 99 93 CLEXM_X40Y100 CLEXM 2
		(primitive_site SLICE_X64Y98 SLICEM internal 50)
		(primitive_site SLICE_X65Y98 SLICEX internal 43)
	)
	(tile 99 94 INT_X41Y100 INT 1
		(primitive_site TIEOFF_X58Y200 TIEOFF internal 3)
	)
	(tile 99 95 CLEXL_X41Y100 CLEXL 2
		(primitive_site SLICE_X66Y98 SLICEL internal 45)
		(primitive_site SLICE_X67Y98 SLICEX internal 43)
	)
	(tile 99 96 IOI_INT_X42Y100 IOI_INT 1
		(primitive_site TIEOFF_X60Y200 TIEOFF internal 3)
	)
	(tile 99 97 RIOI_X42Y100 RIOI 7
		(primitive_site OLOGIC_X17Y94 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y94 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y94 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y95 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y95 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y95 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y200 TIEOFF internal 3)
	)
	(tile 99 98 MCB_INT_X42Y100 MCB_INT 0
	)
	(tile 99 99 IOI_RTERM_X99Y109 IOI_RTERM 0
	)
	(tile 99 100 RIOB_X42Y100 RIOB 2
		(primitive_site J22 IOBS bonded 8)
		(primitive_site J21 IOBM bonded 8)
	)
	(tile 100 0 LIOB_X0Y99 LIOB 2
		(primitive_site G3 IOBM bonded 8)
		(primitive_site G1 IOBS bonded 8)
	)
	(tile 100 1 IOI_LTERM_UPPER_TOP_X1Y108 IOI_LTERM_UPPER_TOP 0
	)
	(tile 100 2 LIOI_INT_X0Y99 LIOI_INT 1
		(primitive_site TIEOFF_X0Y198 TIEOFF internal 3)
	)
	(tile 100 3 LIOI_X0Y99 LIOI 7
		(primitive_site OLOGIC_X0Y92 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y92 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y92 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y93 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y93 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y93 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y198 TIEOFF internal 3)
	)
	(tile 100 4 MCB_INT_X0Y99 MCB_INT 0
	)
	(tile 100 5 INT_X1Y99 INT 1
		(primitive_site TIEOFF_X2Y198 TIEOFF internal 3)
	)
	(tile 100 6 CLEXL_X1Y99 CLEXL 2
		(primitive_site SLICE_X0Y97 SLICEL internal 45)
		(primitive_site SLICE_X1Y97 SLICEX internal 43)
	)
	(tile 100 7 INT_X2Y99 INT 1
		(primitive_site TIEOFF_X4Y198 TIEOFF internal 3)
	)
	(tile 100 8 CLEXM_X2Y99 CLEXM 2
		(primitive_site SLICE_X2Y97 SLICEM internal 50)
		(primitive_site SLICE_X3Y97 SLICEX internal 43)
	)
	(tile 100 9 INT_BRAM_X3Y99 INT_BRAM 1
		(primitive_site TIEOFF_X6Y198 TIEOFF internal 3)
	)
	(tile 100 10 INT_INTERFACE_X3Y99 INT_INTERFACE 0
	)
	(tile 100 11 NULL_X11Y108 NULL 0
	)
	(tile 100 12 INT_X4Y99 INT 1
		(primitive_site TIEOFF_X7Y198 TIEOFF internal 3)
	)
	(tile 100 13 CLEXL_X4Y99 CLEXL 2
		(primitive_site SLICE_X4Y97 SLICEL internal 45)
		(primitive_site SLICE_X5Y97 SLICEX internal 43)
	)
	(tile 100 14 INT_X5Y99 INT 1
		(primitive_site TIEOFF_X9Y198 TIEOFF internal 3)
	)
	(tile 100 15 CLEXM_X5Y99 CLEXM 2
		(primitive_site SLICE_X6Y97 SLICEM internal 50)
		(primitive_site SLICE_X7Y97 SLICEX internal 43)
	)
	(tile 100 16 INT_X6Y99 INT 1
		(primitive_site TIEOFF_X11Y198 TIEOFF internal 3)
	)
	(tile 100 17 CLEXL_X6Y99 CLEXL 2
		(primitive_site SLICE_X8Y97 SLICEL internal 45)
		(primitive_site SLICE_X9Y97 SLICEX internal 43)
	)
	(tile 100 18 INT_X7Y99 INT 1
		(primitive_site TIEOFF_X13Y198 TIEOFF internal 3)
	)
	(tile 100 19 CLEXM_X7Y99 CLEXM 2
		(primitive_site SLICE_X10Y97 SLICEM internal 50)
		(primitive_site SLICE_X11Y97 SLICEX internal 43)
	)
	(tile 100 20 INT_X8Y99 INT 1
		(primitive_site TIEOFF_X15Y198 TIEOFF internal 3)
	)
	(tile 100 21 INT_INTERFACE_X8Y99 INT_INTERFACE 0
	)
	(tile 100 22 NULL_X22Y108 NULL 0
	)
	(tile 100 23 INT_X9Y99 INT 1
		(primitive_site TIEOFF_X16Y198 TIEOFF internal 3)
	)
	(tile 100 24 CLEXL_X9Y99 CLEXL 2
		(primitive_site SLICE_X12Y97 SLICEL internal 45)
		(primitive_site SLICE_X13Y97 SLICEX internal 43)
	)
	(tile 100 25 INT_X10Y99 INT 1
		(primitive_site TIEOFF_X17Y198 TIEOFF internal 3)
	)
	(tile 100 26 CLEXM_X10Y99 CLEXM 2
		(primitive_site SLICE_X14Y97 SLICEM internal 50)
		(primitive_site SLICE_X15Y97 SLICEX internal 43)
	)
	(tile 100 27 INT_X11Y99 INT 1
		(primitive_site TIEOFF_X18Y198 TIEOFF internal 3)
	)
	(tile 100 28 CLEXL_X11Y99 CLEXL 2
		(primitive_site SLICE_X16Y97 SLICEL internal 45)
		(primitive_site SLICE_X17Y97 SLICEX internal 43)
	)
	(tile 100 29 INT_X12Y99 INT 1
		(primitive_site TIEOFF_X19Y198 TIEOFF internal 3)
	)
	(tile 100 30 CLEXM_X12Y99 CLEXM 2
		(primitive_site SLICE_X18Y97 SLICEM internal 50)
		(primitive_site SLICE_X19Y97 SLICEX internal 43)
	)
	(tile 100 31 INT_X13Y99 INT 1
		(primitive_site TIEOFF_X20Y198 TIEOFF internal 3)
	)
	(tile 100 32 CLEXL_X13Y99 CLEXL 2
		(primitive_site SLICE_X20Y97 SLICEL internal 45)
		(primitive_site SLICE_X21Y97 SLICEX internal 43)
	)
	(tile 100 33 INT_BRAM_X14Y99 INT_BRAM 1
		(primitive_site TIEOFF_X21Y198 TIEOFF internal 3)
	)
	(tile 100 34 INT_INTERFACE_X14Y99 INT_INTERFACE 0
	)
	(tile 100 35 NULL_X35Y108 NULL 0
	)
	(tile 100 36 INT_X15Y99 INT 1
		(primitive_site TIEOFF_X22Y198 TIEOFF internal 3)
	)
	(tile 100 37 CLEXM_X15Y99 CLEXM 2
		(primitive_site SLICE_X22Y97 SLICEM internal 50)
		(primitive_site SLICE_X23Y97 SLICEX internal 43)
	)
	(tile 100 38 INT_X16Y99 INT 1
		(primitive_site TIEOFF_X23Y198 TIEOFF internal 3)
	)
	(tile 100 39 CLEXL_X16Y99 CLEXL 2
		(primitive_site SLICE_X24Y97 SLICEL internal 45)
		(primitive_site SLICE_X25Y97 SLICEX internal 43)
	)
	(tile 100 40 INT_X17Y99 INT 1
		(primitive_site TIEOFF_X24Y198 TIEOFF internal 3)
	)
	(tile 100 41 CLEXM_X17Y99 CLEXM 2
		(primitive_site SLICE_X26Y97 SLICEM internal 50)
		(primitive_site SLICE_X27Y97 SLICEX internal 43)
	)
	(tile 100 42 INT_X18Y99 INT 1
		(primitive_site TIEOFF_X25Y198 TIEOFF internal 3)
	)
	(tile 100 43 CLEXL_X18Y99 CLEXL 2
		(primitive_site SLICE_X28Y97 SLICEL internal 45)
		(primitive_site SLICE_X29Y97 SLICEX internal 43)
	)
	(tile 100 44 INT_X19Y99 INT 1
		(primitive_site TIEOFF_X26Y198 TIEOFF internal 3)
	)
	(tile 100 45 CLEXM_X19Y99 CLEXM 2
		(primitive_site SLICE_X30Y97 SLICEM internal 50)
		(primitive_site SLICE_X31Y97 SLICEX internal 43)
	)
	(tile 100 46 INT_X20Y99 INT 1
		(primitive_site TIEOFF_X28Y198 TIEOFF internal 3)
	)
	(tile 100 47 CLEXL_X20Y99 CLEXL 2
		(primitive_site SLICE_X32Y97 SLICEL internal 45)
		(primitive_site SLICE_X33Y97 SLICEX internal 43)
	)
	(tile 100 48 NULL_X48Y108 NULL 0
	)
	(tile 100 49 REG_V_X20Y99 REG_V 0
	)
	(tile 100 50 INT_X21Y99 INT 1
		(primitive_site TIEOFF_X31Y198 TIEOFF internal 3)
	)
	(tile 100 51 CLEXM_X21Y99 CLEXM 2
		(primitive_site SLICE_X34Y97 SLICEM internal 50)
		(primitive_site SLICE_X35Y97 SLICEX internal 43)
	)
	(tile 100 52 INT_X22Y99 INT 1
		(primitive_site TIEOFF_X33Y198 TIEOFF internal 3)
	)
	(tile 100 53 CLEXL_X22Y99 CLEXL 2
		(primitive_site SLICE_X36Y97 SLICEL internal 45)
		(primitive_site SLICE_X37Y97 SLICEX internal 43)
	)
	(tile 100 54 INT_X23Y99 INT 1
		(primitive_site TIEOFF_X35Y198 TIEOFF internal 3)
	)
	(tile 100 55 CLEXM_X23Y99 CLEXM 2
		(primitive_site SLICE_X38Y97 SLICEM internal 50)
		(primitive_site SLICE_X39Y97 SLICEX internal 43)
	)
	(tile 100 56 INT_X24Y99 INT 1
		(primitive_site TIEOFF_X36Y198 TIEOFF internal 3)
	)
	(tile 100 57 CLEXL_X24Y99 CLEXL 2
		(primitive_site SLICE_X40Y97 SLICEL internal 45)
		(primitive_site SLICE_X41Y97 SLICEX internal 43)
	)
	(tile 100 58 INT_X25Y99 INT 1
		(primitive_site TIEOFF_X37Y198 TIEOFF internal 3)
	)
	(tile 100 59 CLEXM_X25Y99 CLEXM 2
		(primitive_site SLICE_X42Y97 SLICEM internal 50)
		(primitive_site SLICE_X43Y97 SLICEX internal 43)
	)
	(tile 100 60 INT_X26Y99 INT 1
		(primitive_site TIEOFF_X38Y198 TIEOFF internal 3)
	)
	(tile 100 61 CLEXL_X26Y99 CLEXL 2
		(primitive_site SLICE_X44Y97 SLICEL internal 45)
		(primitive_site SLICE_X45Y97 SLICEX internal 43)
	)
	(tile 100 62 INT_BRAM_X27Y99 INT_BRAM 1
		(primitive_site TIEOFF_X39Y198 TIEOFF internal 3)
	)
	(tile 100 63 INT_INTERFACE_X27Y99 INT_INTERFACE 0
	)
	(tile 100 64 NULL_X64Y108 NULL 0
	)
	(tile 100 65 INT_X28Y99 INT 1
		(primitive_site TIEOFF_X40Y198 TIEOFF internal 3)
	)
	(tile 100 66 CLEXL_X28Y99 CLEXL 2
		(primitive_site SLICE_X46Y97 SLICEL internal 45)
		(primitive_site SLICE_X47Y97 SLICEX internal 43)
	)
	(tile 100 67 INT_X29Y99 INT 1
		(primitive_site TIEOFF_X41Y198 TIEOFF internal 3)
	)
	(tile 100 68 CLEXM_X29Y99 CLEXM 2
		(primitive_site SLICE_X48Y97 SLICEM internal 50)
		(primitive_site SLICE_X49Y97 SLICEX internal 43)
	)
	(tile 100 69 INT_X30Y99 INT 1
		(primitive_site TIEOFF_X42Y198 TIEOFF internal 3)
	)
	(tile 100 70 CLEXL_X30Y99 CLEXL 2
		(primitive_site SLICE_X50Y97 SLICEL internal 45)
		(primitive_site SLICE_X51Y97 SLICEX internal 43)
	)
	(tile 100 71 INT_X31Y99 INT 1
		(primitive_site TIEOFF_X43Y198 TIEOFF internal 3)
	)
	(tile 100 72 CLEXM_X31Y99 CLEXM 2
		(primitive_site SLICE_X52Y97 SLICEM internal 50)
		(primitive_site SLICE_X53Y97 SLICEX internal 43)
	)
	(tile 100 73 INT_X32Y99 INT 1
		(primitive_site TIEOFF_X44Y198 TIEOFF internal 3)
	)
	(tile 100 74 CLEXL_X32Y99 CLEXL 2
		(primitive_site SLICE_X54Y97 SLICEL internal 45)
		(primitive_site SLICE_X55Y97 SLICEX internal 43)
	)
	(tile 100 75 INT_X33Y99 INT 1
		(primitive_site TIEOFF_X45Y198 TIEOFF internal 3)
	)
	(tile 100 76 INT_INTERFACE_X33Y99 INT_INTERFACE 0
	)
	(tile 100 77 NULL_X77Y108 NULL 0
	)
	(tile 100 78 INT_X34Y99 INT 1
		(primitive_site TIEOFF_X46Y198 TIEOFF internal 3)
	)
	(tile 100 79 CLEXM_X34Y99 CLEXM 2
		(primitive_site SLICE_X56Y97 SLICEM internal 50)
		(primitive_site SLICE_X57Y97 SLICEX internal 43)
	)
	(tile 100 80 INT_X35Y99 INT 1
		(primitive_site TIEOFF_X48Y198 TIEOFF internal 3)
	)
	(tile 100 81 CLEXL_X35Y99 CLEXL 2
		(primitive_site SLICE_X58Y97 SLICEL internal 45)
		(primitive_site SLICE_X59Y97 SLICEX internal 43)
	)
	(tile 100 82 INT_X36Y99 INT 1
		(primitive_site TIEOFF_X50Y198 TIEOFF internal 3)
	)
	(tile 100 83 INT_INTERFACE_X36Y99 INT_INTERFACE 0
	)
	(tile 100 84 NULL_X84Y108 NULL 0
	)
	(tile 100 85 INT_X37Y99 INT 1
		(primitive_site TIEOFF_X51Y198 TIEOFF internal 3)
	)
	(tile 100 86 CLEXM_X37Y99 CLEXM 2
		(primitive_site SLICE_X60Y97 SLICEM internal 50)
		(primitive_site SLICE_X61Y97 SLICEX internal 43)
	)
	(tile 100 87 INT_X38Y99 INT 1
		(primitive_site TIEOFF_X53Y198 TIEOFF internal 3)
	)
	(tile 100 88 CLEXL_X38Y99 CLEXL 2
		(primitive_site SLICE_X62Y97 SLICEL internal 45)
		(primitive_site SLICE_X63Y97 SLICEX internal 43)
	)
	(tile 100 89 INT_BRAM_X39Y99 INT_BRAM 1
		(primitive_site TIEOFF_X55Y198 TIEOFF internal 3)
	)
	(tile 100 90 INT_INTERFACE_X39Y99 INT_INTERFACE 0
	)
	(tile 100 91 NULL_X91Y108 NULL 0
	)
	(tile 100 92 INT_X40Y99 INT 1
		(primitive_site TIEOFF_X56Y198 TIEOFF internal 3)
	)
	(tile 100 93 CLEXM_X40Y99 CLEXM 2
		(primitive_site SLICE_X64Y97 SLICEM internal 50)
		(primitive_site SLICE_X65Y97 SLICEX internal 43)
	)
	(tile 100 94 INT_X41Y99 INT 1
		(primitive_site TIEOFF_X58Y198 TIEOFF internal 3)
	)
	(tile 100 95 CLEXL_X41Y99 CLEXL 2
		(primitive_site SLICE_X66Y97 SLICEL internal 45)
		(primitive_site SLICE_X67Y97 SLICEX internal 43)
	)
	(tile 100 96 IOI_INT_X42Y99 IOI_INT 1
		(primitive_site TIEOFF_X60Y198 TIEOFF internal 3)
	)
	(tile 100 97 RIOI_X42Y99 RIOI 7
		(primitive_site OLOGIC_X17Y92 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y92 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y92 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y93 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y93 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y93 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y198 TIEOFF internal 3)
	)
	(tile 100 98 MCB_INT_X42Y99 MCB_INT 0
	)
	(tile 100 99 IOI_RTERM_UPPER_TOP_X99Y108 IOI_RTERM_UPPER_TOP 0
	)
	(tile 100 100 RIOB_X42Y99 RIOB 2
		(primitive_site K17 IOBS bonded 8)
		(primitive_site L17 IOBM bonded 8)
	)
	(tile 101 0 LIOB_PCI_X0Y98 LIOB_PCI 2
		(primitive_site N4 IOBM bonded 8)
		(primitive_site P3 IOBS bonded 8)
	)
	(tile 101 1 IOI_LTERM_UPPER_BOT_X1Y107 IOI_LTERM_UPPER_BOT 0
	)
	(tile 101 2 LIOI_INT_X0Y98 LIOI_INT 1
		(primitive_site TIEOFF_X0Y196 TIEOFF internal 3)
	)
	(tile 101 3 LIOI_X0Y98 LIOI 7
		(primitive_site OLOGIC_X0Y90 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y90 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y90 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y91 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y91 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y91 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y196 TIEOFF internal 3)
	)
	(tile 101 4 MCB_INT_X0Y98 MCB_INT 0
	)
	(tile 101 5 INT_X1Y98 INT 1
		(primitive_site TIEOFF_X2Y196 TIEOFF internal 3)
	)
	(tile 101 6 CLEXL_X1Y98 CLEXL 2
		(primitive_site SLICE_X0Y96 SLICEL internal 45)
		(primitive_site SLICE_X1Y96 SLICEX internal 43)
	)
	(tile 101 7 INT_X2Y98 INT 1
		(primitive_site TIEOFF_X4Y196 TIEOFF internal 3)
	)
	(tile 101 8 CLEXM_X2Y98 CLEXM 2
		(primitive_site SLICE_X2Y96 SLICEM internal 50)
		(primitive_site SLICE_X3Y96 SLICEX internal 43)
	)
	(tile 101 9 INT_BRAM_X3Y98 INT_BRAM 1
		(primitive_site TIEOFF_X6Y196 TIEOFF internal 3)
	)
	(tile 101 10 INT_INTERFACE_X3Y98 INT_INTERFACE 0
	)
	(tile 101 11 NULL_X11Y107 NULL 0
	)
	(tile 101 12 INT_X4Y98 INT 1
		(primitive_site TIEOFF_X7Y196 TIEOFF internal 3)
	)
	(tile 101 13 CLEXL_X4Y98 CLEXL 2
		(primitive_site SLICE_X4Y96 SLICEL internal 45)
		(primitive_site SLICE_X5Y96 SLICEX internal 43)
	)
	(tile 101 14 INT_X5Y98 INT 1
		(primitive_site TIEOFF_X9Y196 TIEOFF internal 3)
	)
	(tile 101 15 CLEXM_X5Y98 CLEXM 2
		(primitive_site SLICE_X6Y96 SLICEM internal 50)
		(primitive_site SLICE_X7Y96 SLICEX internal 43)
	)
	(tile 101 16 INT_X6Y98 INT 1
		(primitive_site TIEOFF_X11Y196 TIEOFF internal 3)
	)
	(tile 101 17 CLEXL_X6Y98 CLEXL 2
		(primitive_site SLICE_X8Y96 SLICEL internal 45)
		(primitive_site SLICE_X9Y96 SLICEX internal 43)
	)
	(tile 101 18 INT_X7Y98 INT 1
		(primitive_site TIEOFF_X13Y196 TIEOFF internal 3)
	)
	(tile 101 19 CLEXM_X7Y98 CLEXM 2
		(primitive_site SLICE_X10Y96 SLICEM internal 50)
		(primitive_site SLICE_X11Y96 SLICEX internal 43)
	)
	(tile 101 20 INT_X8Y98 INT 1
		(primitive_site TIEOFF_X15Y196 TIEOFF internal 3)
	)
	(tile 101 21 INT_INTERFACE_X8Y98 INT_INTERFACE 0
	)
	(tile 101 22 NULL_X22Y107 NULL 0
	)
	(tile 101 23 INT_X9Y98 INT 1
		(primitive_site TIEOFF_X16Y196 TIEOFF internal 3)
	)
	(tile 101 24 CLEXL_X9Y98 CLEXL 2
		(primitive_site SLICE_X12Y96 SLICEL internal 45)
		(primitive_site SLICE_X13Y96 SLICEX internal 43)
	)
	(tile 101 25 INT_X10Y98 INT 1
		(primitive_site TIEOFF_X17Y196 TIEOFF internal 3)
	)
	(tile 101 26 CLEXM_X10Y98 CLEXM 2
		(primitive_site SLICE_X14Y96 SLICEM internal 50)
		(primitive_site SLICE_X15Y96 SLICEX internal 43)
	)
	(tile 101 27 INT_X11Y98 INT 1
		(primitive_site TIEOFF_X18Y196 TIEOFF internal 3)
	)
	(tile 101 28 CLEXL_X11Y98 CLEXL 2
		(primitive_site SLICE_X16Y96 SLICEL internal 45)
		(primitive_site SLICE_X17Y96 SLICEX internal 43)
	)
	(tile 101 29 INT_X12Y98 INT 1
		(primitive_site TIEOFF_X19Y196 TIEOFF internal 3)
	)
	(tile 101 30 CLEXM_X12Y98 CLEXM 2
		(primitive_site SLICE_X18Y96 SLICEM internal 50)
		(primitive_site SLICE_X19Y96 SLICEX internal 43)
	)
	(tile 101 31 INT_X13Y98 INT 1
		(primitive_site TIEOFF_X20Y196 TIEOFF internal 3)
	)
	(tile 101 32 CLEXL_X13Y98 CLEXL 2
		(primitive_site SLICE_X20Y96 SLICEL internal 45)
		(primitive_site SLICE_X21Y96 SLICEX internal 43)
	)
	(tile 101 33 INT_BRAM_X14Y98 INT_BRAM 1
		(primitive_site TIEOFF_X21Y196 TIEOFF internal 3)
	)
	(tile 101 34 INT_INTERFACE_X14Y98 INT_INTERFACE 0
	)
	(tile 101 35 NULL_X35Y107 NULL 0
	)
	(tile 101 36 INT_X15Y98 INT 1
		(primitive_site TIEOFF_X22Y196 TIEOFF internal 3)
	)
	(tile 101 37 CLEXM_X15Y98 CLEXM 2
		(primitive_site SLICE_X22Y96 SLICEM internal 50)
		(primitive_site SLICE_X23Y96 SLICEX internal 43)
	)
	(tile 101 38 INT_X16Y98 INT 1
		(primitive_site TIEOFF_X23Y196 TIEOFF internal 3)
	)
	(tile 101 39 CLEXL_X16Y98 CLEXL 2
		(primitive_site SLICE_X24Y96 SLICEL internal 45)
		(primitive_site SLICE_X25Y96 SLICEX internal 43)
	)
	(tile 101 40 INT_X17Y98 INT 1
		(primitive_site TIEOFF_X24Y196 TIEOFF internal 3)
	)
	(tile 101 41 CLEXM_X17Y98 CLEXM 2
		(primitive_site SLICE_X26Y96 SLICEM internal 50)
		(primitive_site SLICE_X27Y96 SLICEX internal 43)
	)
	(tile 101 42 INT_X18Y98 INT 1
		(primitive_site TIEOFF_X25Y196 TIEOFF internal 3)
	)
	(tile 101 43 CLEXL_X18Y98 CLEXL 2
		(primitive_site SLICE_X28Y96 SLICEL internal 45)
		(primitive_site SLICE_X29Y96 SLICEX internal 43)
	)
	(tile 101 44 INT_X19Y98 INT 1
		(primitive_site TIEOFF_X26Y196 TIEOFF internal 3)
	)
	(tile 101 45 CLEXM_X19Y98 CLEXM 2
		(primitive_site SLICE_X30Y96 SLICEM internal 50)
		(primitive_site SLICE_X31Y96 SLICEX internal 43)
	)
	(tile 101 46 INT_X20Y98 INT 1
		(primitive_site TIEOFF_X28Y196 TIEOFF internal 3)
	)
	(tile 101 47 CLEXL_X20Y98 CLEXL 2
		(primitive_site SLICE_X32Y96 SLICEL internal 45)
		(primitive_site SLICE_X33Y96 SLICEX internal 43)
	)
	(tile 101 48 NULL_X48Y107 NULL 0
	)
	(tile 101 49 REG_V_X20Y98 REG_V 0
	)
	(tile 101 50 INT_X21Y98 INT 1
		(primitive_site TIEOFF_X31Y196 TIEOFF internal 3)
	)
	(tile 101 51 CLEXM_X21Y98 CLEXM 2
		(primitive_site SLICE_X34Y96 SLICEM internal 50)
		(primitive_site SLICE_X35Y96 SLICEX internal 43)
	)
	(tile 101 52 INT_X22Y98 INT 1
		(primitive_site TIEOFF_X33Y196 TIEOFF internal 3)
	)
	(tile 101 53 CLEXL_X22Y98 CLEXL 2
		(primitive_site SLICE_X36Y96 SLICEL internal 45)
		(primitive_site SLICE_X37Y96 SLICEX internal 43)
	)
	(tile 101 54 INT_X23Y98 INT 1
		(primitive_site TIEOFF_X35Y196 TIEOFF internal 3)
	)
	(tile 101 55 CLEXM_X23Y98 CLEXM 2
		(primitive_site SLICE_X38Y96 SLICEM internal 50)
		(primitive_site SLICE_X39Y96 SLICEX internal 43)
	)
	(tile 101 56 INT_X24Y98 INT 1
		(primitive_site TIEOFF_X36Y196 TIEOFF internal 3)
	)
	(tile 101 57 CLEXL_X24Y98 CLEXL 2
		(primitive_site SLICE_X40Y96 SLICEL internal 45)
		(primitive_site SLICE_X41Y96 SLICEX internal 43)
	)
	(tile 101 58 INT_X25Y98 INT 1
		(primitive_site TIEOFF_X37Y196 TIEOFF internal 3)
	)
	(tile 101 59 CLEXM_X25Y98 CLEXM 2
		(primitive_site SLICE_X42Y96 SLICEM internal 50)
		(primitive_site SLICE_X43Y96 SLICEX internal 43)
	)
	(tile 101 60 INT_X26Y98 INT 1
		(primitive_site TIEOFF_X38Y196 TIEOFF internal 3)
	)
	(tile 101 61 CLEXL_X26Y98 CLEXL 2
		(primitive_site SLICE_X44Y96 SLICEL internal 45)
		(primitive_site SLICE_X45Y96 SLICEX internal 43)
	)
	(tile 101 62 INT_BRAM_X27Y98 INT_BRAM 1
		(primitive_site TIEOFF_X39Y196 TIEOFF internal 3)
	)
	(tile 101 63 INT_INTERFACE_X27Y98 INT_INTERFACE 0
	)
	(tile 101 64 NULL_X64Y107 NULL 0
	)
	(tile 101 65 INT_X28Y98 INT 1
		(primitive_site TIEOFF_X40Y196 TIEOFF internal 3)
	)
	(tile 101 66 CLEXL_X28Y98 CLEXL 2
		(primitive_site SLICE_X46Y96 SLICEL internal 45)
		(primitive_site SLICE_X47Y96 SLICEX internal 43)
	)
	(tile 101 67 INT_X29Y98 INT 1
		(primitive_site TIEOFF_X41Y196 TIEOFF internal 3)
	)
	(tile 101 68 CLEXM_X29Y98 CLEXM 2
		(primitive_site SLICE_X48Y96 SLICEM internal 50)
		(primitive_site SLICE_X49Y96 SLICEX internal 43)
	)
	(tile 101 69 INT_X30Y98 INT 1
		(primitive_site TIEOFF_X42Y196 TIEOFF internal 3)
	)
	(tile 101 70 CLEXL_X30Y98 CLEXL 2
		(primitive_site SLICE_X50Y96 SLICEL internal 45)
		(primitive_site SLICE_X51Y96 SLICEX internal 43)
	)
	(tile 101 71 INT_X31Y98 INT 1
		(primitive_site TIEOFF_X43Y196 TIEOFF internal 3)
	)
	(tile 101 72 CLEXM_X31Y98 CLEXM 2
		(primitive_site SLICE_X52Y96 SLICEM internal 50)
		(primitive_site SLICE_X53Y96 SLICEX internal 43)
	)
	(tile 101 73 INT_X32Y98 INT 1
		(primitive_site TIEOFF_X44Y196 TIEOFF internal 3)
	)
	(tile 101 74 CLEXL_X32Y98 CLEXL 2
		(primitive_site SLICE_X54Y96 SLICEL internal 45)
		(primitive_site SLICE_X55Y96 SLICEX internal 43)
	)
	(tile 101 75 INT_X33Y98 INT 1
		(primitive_site TIEOFF_X45Y196 TIEOFF internal 3)
	)
	(tile 101 76 INT_INTERFACE_X33Y98 INT_INTERFACE 0
	)
	(tile 101 77 NULL_X77Y107 NULL 0
	)
	(tile 101 78 INT_X34Y98 INT 1
		(primitive_site TIEOFF_X46Y196 TIEOFF internal 3)
	)
	(tile 101 79 CLEXM_X34Y98 CLEXM 2
		(primitive_site SLICE_X56Y96 SLICEM internal 50)
		(primitive_site SLICE_X57Y96 SLICEX internal 43)
	)
	(tile 101 80 INT_X35Y98 INT 1
		(primitive_site TIEOFF_X48Y196 TIEOFF internal 3)
	)
	(tile 101 81 CLEXL_X35Y98 CLEXL 2
		(primitive_site SLICE_X58Y96 SLICEL internal 45)
		(primitive_site SLICE_X59Y96 SLICEX internal 43)
	)
	(tile 101 82 INT_X36Y98 INT 1
		(primitive_site TIEOFF_X50Y196 TIEOFF internal 3)
	)
	(tile 101 83 INT_INTERFACE_X36Y98 INT_INTERFACE 0
	)
	(tile 101 84 NULL_X84Y107 NULL 0
	)
	(tile 101 85 INT_X37Y98 INT 1
		(primitive_site TIEOFF_X51Y196 TIEOFF internal 3)
	)
	(tile 101 86 CLEXM_X37Y98 CLEXM 2
		(primitive_site SLICE_X60Y96 SLICEM internal 50)
		(primitive_site SLICE_X61Y96 SLICEX internal 43)
	)
	(tile 101 87 INT_X38Y98 INT 1
		(primitive_site TIEOFF_X53Y196 TIEOFF internal 3)
	)
	(tile 101 88 CLEXL_X38Y98 CLEXL 2
		(primitive_site SLICE_X62Y96 SLICEL internal 45)
		(primitive_site SLICE_X63Y96 SLICEX internal 43)
	)
	(tile 101 89 INT_BRAM_X39Y98 INT_BRAM 1
		(primitive_site TIEOFF_X55Y196 TIEOFF internal 3)
	)
	(tile 101 90 INT_INTERFACE_X39Y98 INT_INTERFACE 0
	)
	(tile 101 91 NULL_X91Y107 NULL 0
	)
	(tile 101 92 INT_X40Y98 INT 1
		(primitive_site TIEOFF_X56Y196 TIEOFF internal 3)
	)
	(tile 101 93 CLEXM_X40Y98 CLEXM 2
		(primitive_site SLICE_X64Y96 SLICEM internal 50)
		(primitive_site SLICE_X65Y96 SLICEX internal 43)
	)
	(tile 101 94 INT_X41Y98 INT 1
		(primitive_site TIEOFF_X58Y196 TIEOFF internal 3)
	)
	(tile 101 95 CLEXL_X41Y98 CLEXL 2
		(primitive_site SLICE_X66Y96 SLICEL internal 45)
		(primitive_site SLICE_X67Y96 SLICEX internal 43)
	)
	(tile 101 96 IOI_INT_X42Y98 IOI_INT 1
		(primitive_site TIEOFF_X60Y196 TIEOFF internal 3)
	)
	(tile 101 97 RIOI_X42Y98 RIOI 7
		(primitive_site OLOGIC_X17Y90 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y90 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y90 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y91 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y91 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y91 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y196 TIEOFF internal 3)
	)
	(tile 101 98 MCB_INT_X42Y98 MCB_INT 0
	)
	(tile 101 99 IOI_RTERM_UPPER_BOT_X99Y107 IOI_RTERM_UPPER_BOT 0
	)
	(tile 101 100 RIOB_RDY_X42Y98 RIOB_RDY 2
		(primitive_site M19 IOBS bonded 8)
		(primitive_site M18 IOBM bonded 8)
	)
	(tile 102 0 EMP_LIOB_X0Y106 EMP_LIOB 0
	)
	(tile 102 1 IOI_LTERM_X1Y106 IOI_LTERM 0
	)
	(tile 102 2 INT_X0Y97 INT_GCLK 1
		(primitive_site TIEOFF_X0Y194 TIEOFF internal 3)
	)
	(tile 102 3 INT_INTERFACE_X0Y97 INT_INTERFACE 0
	)
	(tile 102 4 MCB_INT_X0Y97 MCB_INT 0
	)
	(tile 102 5 INT_X1Y97 INT 1
		(primitive_site TIEOFF_X2Y194 TIEOFF internal 3)
	)
	(tile 102 6 CLEXL_X1Y97 CLEXL 2
		(primitive_site SLICE_X0Y95 SLICEL internal 45)
		(primitive_site SLICE_X1Y95 SLICEX internal 43)
	)
	(tile 102 7 INT_X2Y97 INT 1
		(primitive_site TIEOFF_X4Y194 TIEOFF internal 3)
	)
	(tile 102 8 CLEXM_X2Y97 CLEXM 2
		(primitive_site SLICE_X2Y95 SLICEM internal 50)
		(primitive_site SLICE_X3Y95 SLICEX internal 43)
	)
	(tile 102 9 INT_BRAM_X3Y97 INT_BRAM 1
		(primitive_site TIEOFF_X6Y194 TIEOFF internal 3)
	)
	(tile 102 10 INT_INTERFACE_X3Y97 INT_INTERFACE 0
	)
	(tile 102 11 NULL_X11Y106 NULL 0
	)
	(tile 102 12 INT_X4Y97 INT 1
		(primitive_site TIEOFF_X7Y194 TIEOFF internal 3)
	)
	(tile 102 13 CLEXL_X4Y97 CLEXL 2
		(primitive_site SLICE_X4Y95 SLICEL internal 45)
		(primitive_site SLICE_X5Y95 SLICEX internal 43)
	)
	(tile 102 14 INT_X5Y97 INT 1
		(primitive_site TIEOFF_X9Y194 TIEOFF internal 3)
	)
	(tile 102 15 CLEXM_X5Y97 CLEXM 2
		(primitive_site SLICE_X6Y95 SLICEM internal 50)
		(primitive_site SLICE_X7Y95 SLICEX internal 43)
	)
	(tile 102 16 INT_X6Y97 INT 1
		(primitive_site TIEOFF_X11Y194 TIEOFF internal 3)
	)
	(tile 102 17 CLEXL_X6Y97 CLEXL 2
		(primitive_site SLICE_X8Y95 SLICEL internal 45)
		(primitive_site SLICE_X9Y95 SLICEX internal 43)
	)
	(tile 102 18 INT_X7Y97 INT 1
		(primitive_site TIEOFF_X13Y194 TIEOFF internal 3)
	)
	(tile 102 19 CLEXM_X7Y97 CLEXM 2
		(primitive_site SLICE_X10Y95 SLICEM internal 50)
		(primitive_site SLICE_X11Y95 SLICEX internal 43)
	)
	(tile 102 20 INT_X8Y97 INT 1
		(primitive_site TIEOFF_X15Y194 TIEOFF internal 3)
	)
	(tile 102 21 INT_INTERFACE_X8Y97 INT_INTERFACE 0
	)
	(tile 102 22 NULL_X22Y106 NULL 0
	)
	(tile 102 23 INT_X9Y97 INT 1
		(primitive_site TIEOFF_X16Y194 TIEOFF internal 3)
	)
	(tile 102 24 CLEXL_X9Y97 CLEXL 2
		(primitive_site SLICE_X12Y95 SLICEL internal 45)
		(primitive_site SLICE_X13Y95 SLICEX internal 43)
	)
	(tile 102 25 INT_X10Y97 INT 1
		(primitive_site TIEOFF_X17Y194 TIEOFF internal 3)
	)
	(tile 102 26 CLEXM_X10Y97 CLEXM 2
		(primitive_site SLICE_X14Y95 SLICEM internal 50)
		(primitive_site SLICE_X15Y95 SLICEX internal 43)
	)
	(tile 102 27 INT_X11Y97 INT 1
		(primitive_site TIEOFF_X18Y194 TIEOFF internal 3)
	)
	(tile 102 28 CLEXL_X11Y97 CLEXL 2
		(primitive_site SLICE_X16Y95 SLICEL internal 45)
		(primitive_site SLICE_X17Y95 SLICEX internal 43)
	)
	(tile 102 29 INT_X12Y97 INT 1
		(primitive_site TIEOFF_X19Y194 TIEOFF internal 3)
	)
	(tile 102 30 CLEXM_X12Y97 CLEXM 2
		(primitive_site SLICE_X18Y95 SLICEM internal 50)
		(primitive_site SLICE_X19Y95 SLICEX internal 43)
	)
	(tile 102 31 INT_X13Y97 INT 1
		(primitive_site TIEOFF_X20Y194 TIEOFF internal 3)
	)
	(tile 102 32 CLEXL_X13Y97 CLEXL 2
		(primitive_site SLICE_X20Y95 SLICEL internal 45)
		(primitive_site SLICE_X21Y95 SLICEX internal 43)
	)
	(tile 102 33 INT_BRAM_X14Y97 INT_BRAM 1
		(primitive_site TIEOFF_X21Y194 TIEOFF internal 3)
	)
	(tile 102 34 INT_INTERFACE_X14Y97 INT_INTERFACE 0
	)
	(tile 102 35 NULL_X35Y106 NULL 0
	)
	(tile 102 36 INT_X15Y97 INT 1
		(primitive_site TIEOFF_X22Y194 TIEOFF internal 3)
	)
	(tile 102 37 CLEXM_X15Y97 CLEXM 2
		(primitive_site SLICE_X22Y95 SLICEM internal 50)
		(primitive_site SLICE_X23Y95 SLICEX internal 43)
	)
	(tile 102 38 INT_X16Y97 INT 1
		(primitive_site TIEOFF_X23Y194 TIEOFF internal 3)
	)
	(tile 102 39 CLEXL_X16Y97 CLEXL 2
		(primitive_site SLICE_X24Y95 SLICEL internal 45)
		(primitive_site SLICE_X25Y95 SLICEX internal 43)
	)
	(tile 102 40 INT_X17Y97 INT 1
		(primitive_site TIEOFF_X24Y194 TIEOFF internal 3)
	)
	(tile 102 41 CLEXM_X17Y97 CLEXM 2
		(primitive_site SLICE_X26Y95 SLICEM internal 50)
		(primitive_site SLICE_X27Y95 SLICEX internal 43)
	)
	(tile 102 42 INT_X18Y97 INT 1
		(primitive_site TIEOFF_X25Y194 TIEOFF internal 3)
	)
	(tile 102 43 CLEXL_X18Y97 CLEXL 2
		(primitive_site SLICE_X28Y95 SLICEL internal 45)
		(primitive_site SLICE_X29Y95 SLICEX internal 43)
	)
	(tile 102 44 INT_X19Y97 INT 1
		(primitive_site TIEOFF_X26Y194 TIEOFF internal 3)
	)
	(tile 102 45 CLEXM_X19Y97 CLEXM 2
		(primitive_site SLICE_X30Y95 SLICEM internal 50)
		(primitive_site SLICE_X31Y95 SLICEX internal 43)
	)
	(tile 102 46 INT_X20Y97 INT 1
		(primitive_site TIEOFF_X28Y194 TIEOFF internal 3)
	)
	(tile 102 47 CLEXL_X20Y97 CLEXL 2
		(primitive_site SLICE_X32Y95 SLICEL internal 45)
		(primitive_site SLICE_X33Y95 SLICEX internal 43)
	)
	(tile 102 48 NULL_X48Y106 NULL 0
	)
	(tile 102 49 REG_V_X20Y97 REG_V 0
	)
	(tile 102 50 INT_X21Y97 INT 1
		(primitive_site TIEOFF_X31Y194 TIEOFF internal 3)
	)
	(tile 102 51 CLEXM_X21Y97 CLEXM 2
		(primitive_site SLICE_X34Y95 SLICEM internal 50)
		(primitive_site SLICE_X35Y95 SLICEX internal 43)
	)
	(tile 102 52 INT_X22Y97 INT 1
		(primitive_site TIEOFF_X33Y194 TIEOFF internal 3)
	)
	(tile 102 53 CLEXL_X22Y97 CLEXL 2
		(primitive_site SLICE_X36Y95 SLICEL internal 45)
		(primitive_site SLICE_X37Y95 SLICEX internal 43)
	)
	(tile 102 54 INT_X23Y97 INT 1
		(primitive_site TIEOFF_X35Y194 TIEOFF internal 3)
	)
	(tile 102 55 CLEXM_X23Y97 CLEXM 2
		(primitive_site SLICE_X38Y95 SLICEM internal 50)
		(primitive_site SLICE_X39Y95 SLICEX internal 43)
	)
	(tile 102 56 INT_X24Y97 INT 1
		(primitive_site TIEOFF_X36Y194 TIEOFF internal 3)
	)
	(tile 102 57 CLEXL_X24Y97 CLEXL 2
		(primitive_site SLICE_X40Y95 SLICEL internal 45)
		(primitive_site SLICE_X41Y95 SLICEX internal 43)
	)
	(tile 102 58 INT_X25Y97 INT 1
		(primitive_site TIEOFF_X37Y194 TIEOFF internal 3)
	)
	(tile 102 59 CLEXM_X25Y97 CLEXM 2
		(primitive_site SLICE_X42Y95 SLICEM internal 50)
		(primitive_site SLICE_X43Y95 SLICEX internal 43)
	)
	(tile 102 60 INT_X26Y97 INT 1
		(primitive_site TIEOFF_X38Y194 TIEOFF internal 3)
	)
	(tile 102 61 CLEXL_X26Y97 CLEXL 2
		(primitive_site SLICE_X44Y95 SLICEL internal 45)
		(primitive_site SLICE_X45Y95 SLICEX internal 43)
	)
	(tile 102 62 INT_BRAM_X27Y97 INT_BRAM 1
		(primitive_site TIEOFF_X39Y194 TIEOFF internal 3)
	)
	(tile 102 63 INT_INTERFACE_X27Y97 INT_INTERFACE 0
	)
	(tile 102 64 NULL_X64Y106 NULL 0
	)
	(tile 102 65 INT_X28Y97 INT 1
		(primitive_site TIEOFF_X40Y194 TIEOFF internal 3)
	)
	(tile 102 66 CLEXL_X28Y97 CLEXL 2
		(primitive_site SLICE_X46Y95 SLICEL internal 45)
		(primitive_site SLICE_X47Y95 SLICEX internal 43)
	)
	(tile 102 67 INT_X29Y97 INT 1
		(primitive_site TIEOFF_X41Y194 TIEOFF internal 3)
	)
	(tile 102 68 CLEXM_X29Y97 CLEXM 2
		(primitive_site SLICE_X48Y95 SLICEM internal 50)
		(primitive_site SLICE_X49Y95 SLICEX internal 43)
	)
	(tile 102 69 INT_X30Y97 INT 1
		(primitive_site TIEOFF_X42Y194 TIEOFF internal 3)
	)
	(tile 102 70 CLEXL_X30Y97 CLEXL 2
		(primitive_site SLICE_X50Y95 SLICEL internal 45)
		(primitive_site SLICE_X51Y95 SLICEX internal 43)
	)
	(tile 102 71 INT_X31Y97 INT 1
		(primitive_site TIEOFF_X43Y194 TIEOFF internal 3)
	)
	(tile 102 72 CLEXM_X31Y97 CLEXM 2
		(primitive_site SLICE_X52Y95 SLICEM internal 50)
		(primitive_site SLICE_X53Y95 SLICEX internal 43)
	)
	(tile 102 73 INT_X32Y97 INT 1
		(primitive_site TIEOFF_X44Y194 TIEOFF internal 3)
	)
	(tile 102 74 CLEXL_X32Y97 CLEXL 2
		(primitive_site SLICE_X54Y95 SLICEL internal 45)
		(primitive_site SLICE_X55Y95 SLICEX internal 43)
	)
	(tile 102 75 INT_X33Y97 INT 1
		(primitive_site TIEOFF_X45Y194 TIEOFF internal 3)
	)
	(tile 102 76 INT_INTERFACE_X33Y97 INT_INTERFACE 0
	)
	(tile 102 77 NULL_X77Y106 NULL 0
	)
	(tile 102 78 INT_X34Y97 INT 1
		(primitive_site TIEOFF_X46Y194 TIEOFF internal 3)
	)
	(tile 102 79 CLEXM_X34Y97 CLEXM 2
		(primitive_site SLICE_X56Y95 SLICEM internal 50)
		(primitive_site SLICE_X57Y95 SLICEX internal 43)
	)
	(tile 102 80 INT_X35Y97 INT 1
		(primitive_site TIEOFF_X48Y194 TIEOFF internal 3)
	)
	(tile 102 81 CLEXL_X35Y97 CLEXL 2
		(primitive_site SLICE_X58Y95 SLICEL internal 45)
		(primitive_site SLICE_X59Y95 SLICEX internal 43)
	)
	(tile 102 82 INT_X36Y97 INT 1
		(primitive_site TIEOFF_X50Y194 TIEOFF internal 3)
	)
	(tile 102 83 INT_INTERFACE_X36Y97 INT_INTERFACE 0
	)
	(tile 102 84 NULL_X84Y106 NULL 0
	)
	(tile 102 85 INT_X37Y97 INT 1
		(primitive_site TIEOFF_X51Y194 TIEOFF internal 3)
	)
	(tile 102 86 CLEXM_X37Y97 CLEXM 2
		(primitive_site SLICE_X60Y95 SLICEM internal 50)
		(primitive_site SLICE_X61Y95 SLICEX internal 43)
	)
	(tile 102 87 INT_X38Y97 INT 1
		(primitive_site TIEOFF_X53Y194 TIEOFF internal 3)
	)
	(tile 102 88 CLEXL_X38Y97 CLEXL 2
		(primitive_site SLICE_X62Y95 SLICEL internal 45)
		(primitive_site SLICE_X63Y95 SLICEX internal 43)
	)
	(tile 102 89 INT_BRAM_X39Y97 INT_BRAM 1
		(primitive_site TIEOFF_X55Y194 TIEOFF internal 3)
	)
	(tile 102 90 INT_INTERFACE_X39Y97 INT_INTERFACE 0
	)
	(tile 102 91 NULL_X91Y106 NULL 0
	)
	(tile 102 92 INT_X40Y97 INT 1
		(primitive_site TIEOFF_X56Y194 TIEOFF internal 3)
	)
	(tile 102 93 CLEXM_X40Y97 CLEXM 2
		(primitive_site SLICE_X64Y95 SLICEM internal 50)
		(primitive_site SLICE_X65Y95 SLICEX internal 43)
	)
	(tile 102 94 INT_X41Y97 INT 1
		(primitive_site TIEOFF_X58Y194 TIEOFF internal 3)
	)
	(tile 102 95 CLEXL_X41Y97 CLEXL 2
		(primitive_site SLICE_X66Y95 SLICEL internal 45)
		(primitive_site SLICE_X67Y95 SLICEX internal 43)
	)
	(tile 102 96 INT_X42Y97 INT_GCLK 1
		(primitive_site TIEOFF_X60Y194 TIEOFF internal 3)
	)
	(tile 102 97 INT_INTERFACE_X42Y97 INT_INTERFACE 0
	)
	(tile 102 98 MCB_INT_X42Y97 MCB_INT 0
	)
	(tile 102 99 IOI_RTERM_X99Y106 IOI_RTERM 0
	)
	(tile 102 100 EMP_RIOB_X42Y97 EMP_RIOB 0
	)
	(tile 103 0 EMP_LIOB_X0Y105 EMP_LIOB 0
	)
	(tile 103 1 IOI_LTERM_X1Y105 IOI_LTERM 0
	)
	(tile 103 2 INT_X0Y96 INT 1
		(primitive_site TIEOFF_X0Y192 TIEOFF internal 3)
	)
	(tile 103 3 INT_INTERFACE_X0Y96 INT_INTERFACE 0
	)
	(tile 103 4 MCB_INT_X0Y96 MCB_INT 0
	)
	(tile 103 5 INT_X1Y96 INT_BRK 1
		(primitive_site TIEOFF_X2Y192 TIEOFF internal 3)
	)
	(tile 103 6 CLEXL_X1Y96 CLEXL 2
		(primitive_site SLICE_X0Y94 SLICEL internal 45)
		(primitive_site SLICE_X1Y94 SLICEX internal 43)
	)
	(tile 103 7 INT_X2Y96 INT_BRK 1
		(primitive_site TIEOFF_X4Y192 TIEOFF internal 3)
	)
	(tile 103 8 CLEXM_X2Y96 CLEXM 2
		(primitive_site SLICE_X2Y94 SLICEM internal 50)
		(primitive_site SLICE_X3Y94 SLICEX internal 43)
	)
	(tile 103 9 INT_BRAM_BRK_X3Y96 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y192 TIEOFF internal 3)
	)
	(tile 103 10 INT_INTERFACE_X3Y96 INT_INTERFACE 0
	)
	(tile 103 11 BRAMSITE2_X3Y96 BRAMSITE2 3
		(primitive_site RAMB16_X0Y48 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y48 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y49 RAMB8BWER internal 110)
	)
	(tile 103 12 INT_X4Y96 INT_BRK 1
		(primitive_site TIEOFF_X7Y192 TIEOFF internal 3)
	)
	(tile 103 13 CLEXL_X4Y96 CLEXL 2
		(primitive_site SLICE_X4Y94 SLICEL internal 45)
		(primitive_site SLICE_X5Y94 SLICEX internal 43)
	)
	(tile 103 14 INT_X5Y96 INT_BRK 1
		(primitive_site TIEOFF_X9Y192 TIEOFF internal 3)
	)
	(tile 103 15 CLEXM_X5Y96 CLEXM 2
		(primitive_site SLICE_X6Y94 SLICEM internal 50)
		(primitive_site SLICE_X7Y94 SLICEX internal 43)
	)
	(tile 103 16 INT_X6Y96 INT_BRK 1
		(primitive_site TIEOFF_X11Y192 TIEOFF internal 3)
	)
	(tile 103 17 CLEXL_X6Y96 CLEXL 2
		(primitive_site SLICE_X8Y94 SLICEL internal 45)
		(primitive_site SLICE_X9Y94 SLICEX internal 43)
	)
	(tile 103 18 INT_X7Y96 INT_BRK 1
		(primitive_site TIEOFF_X13Y192 TIEOFF internal 3)
	)
	(tile 103 19 CLEXM_X7Y96 CLEXM 2
		(primitive_site SLICE_X10Y94 SLICEM internal 50)
		(primitive_site SLICE_X11Y94 SLICEX internal 43)
	)
	(tile 103 20 INT_X8Y96 INT_BRK 1
		(primitive_site TIEOFF_X15Y192 TIEOFF internal 3)
	)
	(tile 103 21 INT_INTERFACE_X8Y96 INT_INTERFACE 0
	)
	(tile 103 22 MACCSITE2_X8Y96 MACCSITE2 1
		(primitive_site DSP48_X0Y24 DSP48A1 internal 346)
	)
	(tile 103 23 INT_X9Y96 INT_BRK 1
		(primitive_site TIEOFF_X16Y192 TIEOFF internal 3)
	)
	(tile 103 24 CLEXL_X9Y96 CLEXL 2
		(primitive_site SLICE_X12Y94 SLICEL internal 45)
		(primitive_site SLICE_X13Y94 SLICEX internal 43)
	)
	(tile 103 25 INT_X10Y96 INT_BRK 1
		(primitive_site TIEOFF_X17Y192 TIEOFF internal 3)
	)
	(tile 103 26 CLEXM_X10Y96 CLEXM 2
		(primitive_site SLICE_X14Y94 SLICEM internal 50)
		(primitive_site SLICE_X15Y94 SLICEX internal 43)
	)
	(tile 103 27 INT_X11Y96 INT_BRK 1
		(primitive_site TIEOFF_X18Y192 TIEOFF internal 3)
	)
	(tile 103 28 CLEXL_X11Y96 CLEXL 2
		(primitive_site SLICE_X16Y94 SLICEL internal 45)
		(primitive_site SLICE_X17Y94 SLICEX internal 43)
	)
	(tile 103 29 INT_X12Y96 INT_BRK 1
		(primitive_site TIEOFF_X19Y192 TIEOFF internal 3)
	)
	(tile 103 30 CLEXM_X12Y96 CLEXM 2
		(primitive_site SLICE_X18Y94 SLICEM internal 50)
		(primitive_site SLICE_X19Y94 SLICEX internal 43)
	)
	(tile 103 31 INT_X13Y96 INT_BRK 1
		(primitive_site TIEOFF_X20Y192 TIEOFF internal 3)
	)
	(tile 103 32 CLEXL_X13Y96 CLEXL 2
		(primitive_site SLICE_X20Y94 SLICEL internal 45)
		(primitive_site SLICE_X21Y94 SLICEX internal 43)
	)
	(tile 103 33 INT_BRAM_BRK_X14Y96 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y192 TIEOFF internal 3)
	)
	(tile 103 34 INT_INTERFACE_X14Y96 INT_INTERFACE 0
	)
	(tile 103 35 BRAMSITE2_X14Y96 BRAMSITE2 3
		(primitive_site RAMB16_X1Y48 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y48 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y49 RAMB8BWER internal 110)
	)
	(tile 103 36 INT_X15Y96 INT_BRK 1
		(primitive_site TIEOFF_X22Y192 TIEOFF internal 3)
	)
	(tile 103 37 CLEXM_X15Y96 CLEXM 2
		(primitive_site SLICE_X22Y94 SLICEM internal 50)
		(primitive_site SLICE_X23Y94 SLICEX internal 43)
	)
	(tile 103 38 INT_X16Y96 INT_BRK 1
		(primitive_site TIEOFF_X23Y192 TIEOFF internal 3)
	)
	(tile 103 39 CLEXL_X16Y96 CLEXL 2
		(primitive_site SLICE_X24Y94 SLICEL internal 45)
		(primitive_site SLICE_X25Y94 SLICEX internal 43)
	)
	(tile 103 40 INT_X17Y96 INT_BRK 1
		(primitive_site TIEOFF_X24Y192 TIEOFF internal 3)
	)
	(tile 103 41 CLEXM_X17Y96 CLEXM 2
		(primitive_site SLICE_X26Y94 SLICEM internal 50)
		(primitive_site SLICE_X27Y94 SLICEX internal 43)
	)
	(tile 103 42 INT_X18Y96 INT_BRK 1
		(primitive_site TIEOFF_X25Y192 TIEOFF internal 3)
	)
	(tile 103 43 CLEXL_X18Y96 CLEXL 2
		(primitive_site SLICE_X28Y94 SLICEL internal 45)
		(primitive_site SLICE_X29Y94 SLICEX internal 43)
	)
	(tile 103 44 INT_X19Y96 INT_BRK 1
		(primitive_site TIEOFF_X26Y192 TIEOFF internal 3)
	)
	(tile 103 45 CLEXM_X19Y96 CLEXM 2
		(primitive_site SLICE_X30Y94 SLICEM internal 50)
		(primitive_site SLICE_X31Y94 SLICEX internal 43)
	)
	(tile 103 46 INT_X20Y96 INT_BRK 1
		(primitive_site TIEOFF_X28Y192 TIEOFF internal 3)
	)
	(tile 103 47 INT_INTERFACE_REGC_X20Y96 INT_INTERFACE_REGC 0
	)
	(tile 103 48 NULL_X48Y105 NULL 0
	)
	(tile 103 49 REG_V_BRK_X20Y96 REG_V_BRK 0
	)
	(tile 103 50 INT_X21Y96 INT_BRK 1
		(primitive_site TIEOFF_X31Y192 TIEOFF internal 3)
	)
	(tile 103 51 CLEXM_X21Y96 CLEXM 2
		(primitive_site SLICE_X34Y94 SLICEM internal 50)
		(primitive_site SLICE_X35Y94 SLICEX internal 43)
	)
	(tile 103 52 INT_X22Y96 INT_BRK 1
		(primitive_site TIEOFF_X33Y192 TIEOFF internal 3)
	)
	(tile 103 53 CLEXL_X22Y96 CLEXL 2
		(primitive_site SLICE_X36Y94 SLICEL internal 45)
		(primitive_site SLICE_X37Y94 SLICEX internal 43)
	)
	(tile 103 54 INT_X23Y96 INT_BRK 1
		(primitive_site TIEOFF_X35Y192 TIEOFF internal 3)
	)
	(tile 103 55 CLEXM_X23Y96 CLEXM 2
		(primitive_site SLICE_X38Y94 SLICEM internal 50)
		(primitive_site SLICE_X39Y94 SLICEX internal 43)
	)
	(tile 103 56 INT_X24Y96 INT_BRK 1
		(primitive_site TIEOFF_X36Y192 TIEOFF internal 3)
	)
	(tile 103 57 CLEXL_X24Y96 CLEXL 2
		(primitive_site SLICE_X40Y94 SLICEL internal 45)
		(primitive_site SLICE_X41Y94 SLICEX internal 43)
	)
	(tile 103 58 INT_X25Y96 INT_BRK 1
		(primitive_site TIEOFF_X37Y192 TIEOFF internal 3)
	)
	(tile 103 59 CLEXM_X25Y96 CLEXM 2
		(primitive_site SLICE_X42Y94 SLICEM internal 50)
		(primitive_site SLICE_X43Y94 SLICEX internal 43)
	)
	(tile 103 60 INT_X26Y96 INT_BRK 1
		(primitive_site TIEOFF_X38Y192 TIEOFF internal 3)
	)
	(tile 103 61 CLEXL_X26Y96 CLEXL 2
		(primitive_site SLICE_X44Y94 SLICEL internal 45)
		(primitive_site SLICE_X45Y94 SLICEX internal 43)
	)
	(tile 103 62 INT_BRAM_BRK_X27Y96 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y192 TIEOFF internal 3)
	)
	(tile 103 63 INT_INTERFACE_X27Y96 INT_INTERFACE 0
	)
	(tile 103 64 BRAMSITE2_X27Y96 BRAMSITE2 3
		(primitive_site RAMB16_X2Y48 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y48 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y49 RAMB8BWER internal 110)
	)
	(tile 103 65 INT_X28Y96 INT_BRK 1
		(primitive_site TIEOFF_X40Y192 TIEOFF internal 3)
	)
	(tile 103 66 CLEXL_X28Y96 CLEXL 2
		(primitive_site SLICE_X46Y94 SLICEL internal 45)
		(primitive_site SLICE_X47Y94 SLICEX internal 43)
	)
	(tile 103 67 INT_X29Y96 INT_BRK 1
		(primitive_site TIEOFF_X41Y192 TIEOFF internal 3)
	)
	(tile 103 68 CLEXM_X29Y96 CLEXM 2
		(primitive_site SLICE_X48Y94 SLICEM internal 50)
		(primitive_site SLICE_X49Y94 SLICEX internal 43)
	)
	(tile 103 69 INT_X30Y96 INT_BRK 1
		(primitive_site TIEOFF_X42Y192 TIEOFF internal 3)
	)
	(tile 103 70 CLEXL_X30Y96 CLEXL 2
		(primitive_site SLICE_X50Y94 SLICEL internal 45)
		(primitive_site SLICE_X51Y94 SLICEX internal 43)
	)
	(tile 103 71 INT_X31Y96 INT_BRK 1
		(primitive_site TIEOFF_X43Y192 TIEOFF internal 3)
	)
	(tile 103 72 CLEXM_X31Y96 CLEXM 2
		(primitive_site SLICE_X52Y94 SLICEM internal 50)
		(primitive_site SLICE_X53Y94 SLICEX internal 43)
	)
	(tile 103 73 INT_X32Y96 INT_BRK 1
		(primitive_site TIEOFF_X44Y192 TIEOFF internal 3)
	)
	(tile 103 74 CLEXL_X32Y96 CLEXL 2
		(primitive_site SLICE_X54Y94 SLICEL internal 45)
		(primitive_site SLICE_X55Y94 SLICEX internal 43)
	)
	(tile 103 75 INT_X33Y96 INT_BRK 1
		(primitive_site TIEOFF_X45Y192 TIEOFF internal 3)
	)
	(tile 103 76 INT_INTERFACE_X33Y96 INT_INTERFACE 0
	)
	(tile 103 77 MACCSITE2_X33Y96 MACCSITE2 1
		(primitive_site DSP48_X1Y24 DSP48A1 internal 346)
	)
	(tile 103 78 INT_X34Y96 INT_BRK 1
		(primitive_site TIEOFF_X46Y192 TIEOFF internal 3)
	)
	(tile 103 79 CLEXM_X34Y96 CLEXM 2
		(primitive_site SLICE_X56Y94 SLICEM internal 50)
		(primitive_site SLICE_X57Y94 SLICEX internal 43)
	)
	(tile 103 80 INT_X35Y96 INT_BRK 1
		(primitive_site TIEOFF_X48Y192 TIEOFF internal 3)
	)
	(tile 103 81 CLEXL_X35Y96 CLEXL 2
		(primitive_site SLICE_X58Y94 SLICEL internal 45)
		(primitive_site SLICE_X59Y94 SLICEX internal 43)
	)
	(tile 103 82 INT_X36Y96 INT_BRK 1
		(primitive_site TIEOFF_X50Y192 TIEOFF internal 3)
	)
	(tile 103 83 INT_INTERFACE_X36Y96 INT_INTERFACE 0
	)
	(tile 103 84 MACCSITE2_X36Y96 MACCSITE2 1
		(primitive_site DSP48_X2Y24 DSP48A1 internal 346)
	)
	(tile 103 85 INT_X37Y96 INT_BRK 1
		(primitive_site TIEOFF_X51Y192 TIEOFF internal 3)
	)
	(tile 103 86 CLEXM_X37Y96 CLEXM 2
		(primitive_site SLICE_X60Y94 SLICEM internal 50)
		(primitive_site SLICE_X61Y94 SLICEX internal 43)
	)
	(tile 103 87 INT_X38Y96 INT_BRK 1
		(primitive_site TIEOFF_X53Y192 TIEOFF internal 3)
	)
	(tile 103 88 CLEXL_X38Y96 CLEXL 2
		(primitive_site SLICE_X62Y94 SLICEL internal 45)
		(primitive_site SLICE_X63Y94 SLICEX internal 43)
	)
	(tile 103 89 INT_BRAM_BRK_X39Y96 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y192 TIEOFF internal 3)
	)
	(tile 103 90 INT_INTERFACE_X39Y96 INT_INTERFACE 0
	)
	(tile 103 91 BRAMSITE2_X39Y96 BRAMSITE2 3
		(primitive_site RAMB16_X3Y48 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y48 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y49 RAMB8BWER internal 110)
	)
	(tile 103 92 INT_X40Y96 INT_BRK 1
		(primitive_site TIEOFF_X56Y192 TIEOFF internal 3)
	)
	(tile 103 93 CLEXM_X40Y96 CLEXM 2
		(primitive_site SLICE_X64Y94 SLICEM internal 50)
		(primitive_site SLICE_X65Y94 SLICEX internal 43)
	)
	(tile 103 94 INT_X41Y96 INT_BRK 1
		(primitive_site TIEOFF_X58Y192 TIEOFF internal 3)
	)
	(tile 103 95 CLEXL_X41Y96 CLEXL 2
		(primitive_site SLICE_X66Y94 SLICEL internal 45)
		(primitive_site SLICE_X67Y94 SLICEX internal 43)
	)
	(tile 103 96 INT_X42Y96 INT 1
		(primitive_site TIEOFF_X60Y192 TIEOFF internal 3)
	)
	(tile 103 97 INT_INTERFACE_X42Y96 INT_INTERFACE 0
	)
	(tile 103 98 MCB_INT_X42Y96 MCB_INT 0
	)
	(tile 103 99 IOI_RTERM_X99Y105 IOI_RTERM 0
	)
	(tile 103 100 EMP_RIOB_X42Y96 EMP_RIOB 0
	)
	(tile 104 0 REG_L_X0Y104 REG_L 20
		(primitive_site BUFIO2_X0Y22 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y16 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y14 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y8 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X0Y22 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X0Y16 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y14 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y8 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y9 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y23 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y15 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y17 BUFIO2 internal 5)
		(primitive_site BUFPLL_X0Y2 BUFPLL internal 6)
		(primitive_site BUFPLL_X0Y3 BUFPLL internal 6)
		(primitive_site BUFIO2FB_X0Y23 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y9 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y15 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X0Y17 BUFIO2FB internal 3)
		(primitive_site BUFPLL_MCB_X0Y5 BUFPLL_MCB internal 9)
		(primitive_site TIEOFF_X1Y191 TIEOFF internal 3)
	)
	(tile 104 1 REGH_IOI_LTERM_X1Y104 REGH_IOI_LTERM 0
	)
	(tile 104 2 REGH_LIOI_INT_X0Y95 REGH_LIOI_INT 1
		(primitive_site PCILOGIC_X0Y0 PCILOGICSE internal 6)
	)
	(tile 104 3 REGH_IOI_X0Y95 REGH_IOI 0
	)
	(tile 104 4 MCB_REGH_X0Y95 MCB_REGH 0
	)
	(tile 104 5 REGH_CLEXL_INT_X1Y95 REGH_CLEXL_INT 0
	)
	(tile 104 6 REGH_CLEXL_CLE_X1Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 7 REGH_CLEXM_INT_X2Y95 REGH_CLEXM_INT 0
	)
	(tile 104 8 REGH_CLEXM_CLE_X2Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 9 BRAM_REGH_FEEDTHRU_X3Y95 BRAM_REGH_FEEDTHRU 0
	)
	(tile 104 10 BRAM_REGH_FEEDTHRU_INTER_X3Y95 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 104 11 REGH_BRAM_FEEDTHRU_X3Y95 REGH_BRAM_FEEDTHRU 0
	)
	(tile 104 12 REGH_CLEXL_INT_X4Y95 REGH_CLEXL_INT 0
	)
	(tile 104 13 REGH_CLEXL_CLE_X4Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 14 REGH_CLEXM_INT_X5Y95 REGH_CLEXM_INT 0
	)
	(tile 104 15 REGH_CLEXM_CLE_X5Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 16 REGH_CLEXL_INT_X6Y95 REGH_CLEXL_INT 0
	)
	(tile 104 17 REGH_CLEXL_CLE_X6Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 18 REGH_CLEXM_INT_X7Y95 REGH_CLEXM_INT 0
	)
	(tile 104 19 REGH_CLEXM_CLE_X7Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 20 REGH_DSP_INT_X8Y95 REGH_DSP_INT 0
	)
	(tile 104 21 REGH_DSP_CLB_X8Y95 REGH_DSP_CLB 0
	)
	(tile 104 22 REGH_DSP_L_NOCLK_X8Y95 REGH_DSP_L_NOCLK 0
	)
	(tile 104 23 REGH_CLEXL_INT_X9Y95 REGH_CLEXL_INT 0
	)
	(tile 104 24 REGH_CLEXL_CLE_X9Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 25 REGH_CLEXM_INT_X10Y95 REGH_CLEXM_INT 0
	)
	(tile 104 26 REGH_CLEXM_CLE_X10Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 27 REGH_CLEXL_INT_X11Y95 REGH_CLEXL_INT 0
	)
	(tile 104 28 REGH_CLEXL_CLE_X11Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 29 REGH_CLEXM_INT_GCLKL_X12Y95 REGH_CLEXM_INT_GCLKL 0
	)
	(tile 104 30 REGH_CLEXM_CLE_X12Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 31 REGH_CLEXL_INT_X13Y95 REGH_CLEXL_INT 0
	)
	(tile 104 32 REGH_CLEXL_CLE_X13Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 33 BRAM_REGH_FEEDTHRU_X14Y95 BRAM_REGH_FEEDTHRU 0
	)
	(tile 104 34 BRAM_REGH_FEEDTHRU_INTER_X14Y95 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 104 35 REGH_BRAM_FEEDTHRU_X14Y95 REGH_BRAM_FEEDTHRU 0
	)
	(tile 104 36 REGH_CLEXM_INT_X15Y95 REGH_CLEXM_INT 0
	)
	(tile 104 37 REGH_CLEXM_CLE_X15Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 38 REGH_CLEXL_INT_X16Y95 REGH_CLEXL_INT 0
	)
	(tile 104 39 REGH_CLEXL_CLE_X16Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 40 REGH_CLEXM_INT_X17Y95 REGH_CLEXM_INT 0
	)
	(tile 104 41 REGH_CLEXM_CLE_X17Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 42 REGH_CLEXL_INT_X18Y95 REGH_CLEXL_INT 0
	)
	(tile 104 43 REGH_CLEXL_CLE_X18Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 44 REGH_CLEXM_INT_X19Y95 REGH_CLEXM_INT 0
	)
	(tile 104 45 REGH_CLEXM_CLE_X19Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 46 REGC_INT_X20Y95 REGC_INT 0
	)
	(tile 104 47 REGC_CLE_X20Y95 REGC_CLE 0
	)
	(tile 104 48 REG_C_CMT_X20Y95 REG_C_CMT 0
	)
	(tile 104 49 CLKC_X20Y95 CLKC 16
		(primitive_site BUFGMUX_X2Y3 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y2 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y1 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y10 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y9 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y8 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y11 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y7 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y6 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y5 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y16 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y15 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y14 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y12 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y4 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y13 BUFGMUX internal 4)
	)
	(tile 104 50 REGH_CLEXM_INT_X21Y95 REGH_CLEXM_INT 0
	)
	(tile 104 51 REGH_CLEXM_CLE_X21Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 52 REGH_CLEXL_INT_X22Y95 REGH_CLEXL_INT 0
	)
	(tile 104 53 REGH_CLEXL_CLE_X22Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 54 REGH_CLEXM_INT_X23Y95 REGH_CLEXM_INT 0
	)
	(tile 104 55 REGH_CLEXM_CLE_X23Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 56 REGH_CLEXL_INT_X24Y95 REGH_CLEXL_INT 0
	)
	(tile 104 57 REGH_CLEXL_CLE_X24Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 58 REGH_CLEXM_INT_X25Y95 REGH_CLEXM_INT 0
	)
	(tile 104 59 REGH_CLEXM_CLE_X25Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 60 REGH_CLEXL_INT_X26Y95 REGH_CLEXL_INT 0
	)
	(tile 104 61 REGH_CLEXL_CLE_X26Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 62 BRAM_REGH_FEEDTHRU_X27Y95 BRAM_REGH_FEEDTHRU 0
	)
	(tile 104 63 BRAM_REGH_FEEDTHRU_INTER_X27Y95 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 104 64 REGH_BRAM_FEEDTHRU_X27Y95 REGH_BRAM_FEEDTHRU 0
	)
	(tile 104 65 REGH_CLEXL_INT_X28Y95 REGH_CLEXL_INT 0
	)
	(tile 104 66 REGH_CLEXL_CLE_X28Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 67 REGH_CLEXM_INT_X29Y95 REGH_CLEXM_INT 0
	)
	(tile 104 68 REGH_CLEXM_CLE_X29Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 69 REGH_CLEXL_INT_X30Y95 REGH_CLEXL_INT 0
	)
	(tile 104 70 REGH_CLEXL_CLE_X30Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 71 REGH_CLEXL_INT_CLK_X31Y95 REGH_CLEXL_INT_CLK 0
	)
	(tile 104 72 REGH_CLEXM_CLE_X31Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 73 REGH_CLEXL_INT_X32Y95 REGH_CLEXL_INT 0
	)
	(tile 104 74 REGH_CLEXL_CLE_X32Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 75 REGH_DSP_INT_X33Y95 REGH_DSP_INT 0
	)
	(tile 104 76 REGH_DSP_CLB_X33Y95 REGH_DSP_CLB 0
	)
	(tile 104 77 REGH_DSP_L_NOCLK_X33Y95 REGH_DSP_L_NOCLK 0
	)
	(tile 104 78 REGH_CLEXM_INT_X34Y95 REGH_CLEXM_INT 0
	)
	(tile 104 79 REGH_CLEXM_CLE_X34Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 80 REGH_CLEXL_INT_X35Y95 REGH_CLEXL_INT 0
	)
	(tile 104 81 REGH_CLEXL_CLE_X35Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 82 REGH_DSP_INT_X36Y95 REGH_DSP_INT 0
	)
	(tile 104 83 REGH_DSP_CLB_X36Y95 REGH_DSP_CLB 0
	)
	(tile 104 84 REGH_DSP_L_NOCLK_X36Y95 REGH_DSP_L_NOCLK 0
	)
	(tile 104 85 REGH_CLEXM_INT_X37Y95 REGH_CLEXM_INT 0
	)
	(tile 104 86 REGH_CLEXM_CLE_X37Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 87 REGH_CLEXL_INT_X38Y95 REGH_CLEXL_INT 0
	)
	(tile 104 88 REGH_CLEXL_CLE_X38Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 89 BRAM_REGH_FEEDTHRU_X39Y95 BRAM_REGH_FEEDTHRU 0
	)
	(tile 104 90 BRAM_REGH_FEEDTHRU_INTER_X39Y95 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 104 91 REGH_BRAM_FEEDTHRU_X39Y95 REGH_BRAM_FEEDTHRU 0
	)
	(tile 104 92 REGH_CLEXM_INT_X40Y95 REGH_CLEXM_INT 0
	)
	(tile 104 93 REGH_CLEXM_CLE_X40Y95 REGH_CLEXM_CLE 0
	)
	(tile 104 94 REGH_CLEXL_INT_X41Y95 REGH_CLEXL_INT 0
	)
	(tile 104 95 REGH_CLEXL_CLE_X41Y95 REGH_CLEXL_CLE 0
	)
	(tile 104 96 REGH_RIOI_INT_X42Y95 REGH_RIOI_INT 0
	)
	(tile 104 97 REGH_RIOI_X42Y95 REGH_RIOI 1
		(primitive_site PCILOGIC_X1Y0 PCILOGICSE internal 6)
	)
	(tile 104 98 MCB_REGH_X42Y95 MCB_REGH 0
	)
	(tile 104 99 REGH_IOI_RTERM_X99Y104 REGH_IOI_RTERM 0
	)
	(tile 104 100 REG_R_X99Y104 REG_R 20
		(primitive_site BUFPLL_MCB_X2Y5 BUFPLL_MCB internal 9)
		(primitive_site TIEOFF_X61Y191 TIEOFF internal 3)
		(primitive_site BUFPLL_X2Y3 BUFPLL internal 6)
		(primitive_site BUFIO2FB_X3Y13 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y19 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y21 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y11 BUFIO2FB internal 3)
		(primitive_site BUFPLL_X2Y2 BUFPLL internal 6)
		(primitive_site BUFIO2_X3Y13 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y19 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y11 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y21 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y20 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y18 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y12 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y10 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y20 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y18 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y12 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y10 BUFIO2 internal 5)
	)
	(tile 105 0 LIOB_RDY_X0Y95 LIOB_RDY 2
		(primitive_site H2 IOBM bonded 8)
		(primitive_site H1 IOBS bonded 8)
	)
	(tile 105 1 IOI_LTERM_LOWER_TOP_X1Y103 IOI_LTERM_LOWER_TOP 0
	)
	(tile 105 2 LIOI_INT_X0Y95 LIOI_INT 1
		(primitive_site TIEOFF_X0Y190 TIEOFF internal 3)
	)
	(tile 105 3 LIOI_X0Y95 LIOI 7
		(primitive_site OLOGIC_X0Y88 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y88 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y88 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y89 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y89 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y89 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y190 TIEOFF internal 3)
	)
	(tile 105 4 MCB_INT_ULDM_X0Y95 MCB_INT_ULDM 0
	)
	(tile 105 5 INT_X1Y95 INT 1
		(primitive_site TIEOFF_X2Y190 TIEOFF internal 3)
	)
	(tile 105 6 CLEXL_X1Y95 CLEXL 2
		(primitive_site SLICE_X0Y93 SLICEL internal 45)
		(primitive_site SLICE_X1Y93 SLICEX internal 43)
	)
	(tile 105 7 INT_X2Y95 INT 1
		(primitive_site TIEOFF_X4Y190 TIEOFF internal 3)
	)
	(tile 105 8 CLEXM_X2Y95 CLEXM 2
		(primitive_site SLICE_X2Y93 SLICEM internal 50)
		(primitive_site SLICE_X3Y93 SLICEX internal 43)
	)
	(tile 105 9 INT_BRAM_X3Y95 INT_BRAM 1
		(primitive_site TIEOFF_X6Y190 TIEOFF internal 3)
	)
	(tile 105 10 INT_INTERFACE_X3Y95 INT_INTERFACE 0
	)
	(tile 105 11 NULL_X11Y103 NULL 0
	)
	(tile 105 12 INT_X4Y95 INT 1
		(primitive_site TIEOFF_X7Y190 TIEOFF internal 3)
	)
	(tile 105 13 CLEXL_X4Y95 CLEXL 2
		(primitive_site SLICE_X4Y93 SLICEL internal 45)
		(primitive_site SLICE_X5Y93 SLICEX internal 43)
	)
	(tile 105 14 INT_X5Y95 INT 1
		(primitive_site TIEOFF_X9Y190 TIEOFF internal 3)
	)
	(tile 105 15 CLEXM_X5Y95 CLEXM 2
		(primitive_site SLICE_X6Y93 SLICEM internal 50)
		(primitive_site SLICE_X7Y93 SLICEX internal 43)
	)
	(tile 105 16 INT_X6Y95 INT 1
		(primitive_site TIEOFF_X11Y190 TIEOFF internal 3)
	)
	(tile 105 17 CLEXL_X6Y95 CLEXL 2
		(primitive_site SLICE_X8Y93 SLICEL internal 45)
		(primitive_site SLICE_X9Y93 SLICEX internal 43)
	)
	(tile 105 18 INT_X7Y95 INT 1
		(primitive_site TIEOFF_X13Y190 TIEOFF internal 3)
	)
	(tile 105 19 CLEXM_X7Y95 CLEXM 2
		(primitive_site SLICE_X10Y93 SLICEM internal 50)
		(primitive_site SLICE_X11Y93 SLICEX internal 43)
	)
	(tile 105 20 INT_X8Y95 INT 1
		(primitive_site TIEOFF_X15Y190 TIEOFF internal 3)
	)
	(tile 105 21 INT_INTERFACE_X8Y95 INT_INTERFACE 0
	)
	(tile 105 22 NULL_X22Y103 NULL 0
	)
	(tile 105 23 INT_X9Y95 INT 1
		(primitive_site TIEOFF_X16Y190 TIEOFF internal 3)
	)
	(tile 105 24 CLEXL_X9Y95 CLEXL 2
		(primitive_site SLICE_X12Y93 SLICEL internal 45)
		(primitive_site SLICE_X13Y93 SLICEX internal 43)
	)
	(tile 105 25 INT_X10Y95 INT 1
		(primitive_site TIEOFF_X17Y190 TIEOFF internal 3)
	)
	(tile 105 26 CLEXM_X10Y95 CLEXM 2
		(primitive_site SLICE_X14Y93 SLICEM internal 50)
		(primitive_site SLICE_X15Y93 SLICEX internal 43)
	)
	(tile 105 27 INT_X11Y95 INT 1
		(primitive_site TIEOFF_X18Y190 TIEOFF internal 3)
	)
	(tile 105 28 CLEXL_X11Y95 CLEXL 2
		(primitive_site SLICE_X16Y93 SLICEL internal 45)
		(primitive_site SLICE_X17Y93 SLICEX internal 43)
	)
	(tile 105 29 INT_X12Y95 INT 1
		(primitive_site TIEOFF_X19Y190 TIEOFF internal 3)
	)
	(tile 105 30 CLEXM_X12Y95 CLEXM 2
		(primitive_site SLICE_X18Y93 SLICEM internal 50)
		(primitive_site SLICE_X19Y93 SLICEX internal 43)
	)
	(tile 105 31 INT_X13Y95 INT 1
		(primitive_site TIEOFF_X20Y190 TIEOFF internal 3)
	)
	(tile 105 32 CLEXL_X13Y95 CLEXL 2
		(primitive_site SLICE_X20Y93 SLICEL internal 45)
		(primitive_site SLICE_X21Y93 SLICEX internal 43)
	)
	(tile 105 33 INT_BRAM_X14Y95 INT_BRAM 1
		(primitive_site TIEOFF_X21Y190 TIEOFF internal 3)
	)
	(tile 105 34 INT_INTERFACE_X14Y95 INT_INTERFACE 0
	)
	(tile 105 35 NULL_X35Y103 NULL 0
	)
	(tile 105 36 INT_X15Y95 INT 1
		(primitive_site TIEOFF_X22Y190 TIEOFF internal 3)
	)
	(tile 105 37 CLEXM_X15Y95 CLEXM 2
		(primitive_site SLICE_X22Y93 SLICEM internal 50)
		(primitive_site SLICE_X23Y93 SLICEX internal 43)
	)
	(tile 105 38 INT_X16Y95 INT 1
		(primitive_site TIEOFF_X23Y190 TIEOFF internal 3)
	)
	(tile 105 39 CLEXL_X16Y95 CLEXL 2
		(primitive_site SLICE_X24Y93 SLICEL internal 45)
		(primitive_site SLICE_X25Y93 SLICEX internal 43)
	)
	(tile 105 40 INT_X17Y95 INT 1
		(primitive_site TIEOFF_X24Y190 TIEOFF internal 3)
	)
	(tile 105 41 CLEXM_X17Y95 CLEXM 2
		(primitive_site SLICE_X26Y93 SLICEM internal 50)
		(primitive_site SLICE_X27Y93 SLICEX internal 43)
	)
	(tile 105 42 INT_X18Y95 INT 1
		(primitive_site TIEOFF_X25Y190 TIEOFF internal 3)
	)
	(tile 105 43 CLEXL_X18Y95 CLEXL 2
		(primitive_site SLICE_X28Y93 SLICEL internal 45)
		(primitive_site SLICE_X29Y93 SLICEX internal 43)
	)
	(tile 105 44 INT_X19Y95 INT 1
		(primitive_site TIEOFF_X26Y190 TIEOFF internal 3)
	)
	(tile 105 45 CLEXM_X19Y95 CLEXM 2
		(primitive_site SLICE_X30Y93 SLICEM internal 50)
		(primitive_site SLICE_X31Y93 SLICEX internal 43)
	)
	(tile 105 46 INT_X20Y95 INT 1
		(primitive_site TIEOFF_X28Y190 TIEOFF internal 3)
	)
	(tile 105 47 CLEXL_X20Y95 CLEXL 2
		(primitive_site SLICE_X32Y93 SLICEL internal 45)
		(primitive_site SLICE_X33Y93 SLICEX internal 43)
	)
	(tile 105 48 NULL_X48Y103 NULL 0
	)
	(tile 105 49 REG_V_X20Y95 REG_V 0
	)
	(tile 105 50 INT_X21Y95 INT 1
		(primitive_site TIEOFF_X31Y190 TIEOFF internal 3)
	)
	(tile 105 51 CLEXM_X21Y95 CLEXM 2
		(primitive_site SLICE_X34Y93 SLICEM internal 50)
		(primitive_site SLICE_X35Y93 SLICEX internal 43)
	)
	(tile 105 52 INT_X22Y95 INT 1
		(primitive_site TIEOFF_X33Y190 TIEOFF internal 3)
	)
	(tile 105 53 CLEXL_X22Y95 CLEXL 2
		(primitive_site SLICE_X36Y93 SLICEL internal 45)
		(primitive_site SLICE_X37Y93 SLICEX internal 43)
	)
	(tile 105 54 INT_X23Y95 INT 1
		(primitive_site TIEOFF_X35Y190 TIEOFF internal 3)
	)
	(tile 105 55 CLEXM_X23Y95 CLEXM 2
		(primitive_site SLICE_X38Y93 SLICEM internal 50)
		(primitive_site SLICE_X39Y93 SLICEX internal 43)
	)
	(tile 105 56 INT_X24Y95 INT 1
		(primitive_site TIEOFF_X36Y190 TIEOFF internal 3)
	)
	(tile 105 57 CLEXL_X24Y95 CLEXL 2
		(primitive_site SLICE_X40Y93 SLICEL internal 45)
		(primitive_site SLICE_X41Y93 SLICEX internal 43)
	)
	(tile 105 58 INT_X25Y95 INT 1
		(primitive_site TIEOFF_X37Y190 TIEOFF internal 3)
	)
	(tile 105 59 CLEXM_X25Y95 CLEXM 2
		(primitive_site SLICE_X42Y93 SLICEM internal 50)
		(primitive_site SLICE_X43Y93 SLICEX internal 43)
	)
	(tile 105 60 INT_X26Y95 INT 1
		(primitive_site TIEOFF_X38Y190 TIEOFF internal 3)
	)
	(tile 105 61 CLEXL_X26Y95 CLEXL 2
		(primitive_site SLICE_X44Y93 SLICEL internal 45)
		(primitive_site SLICE_X45Y93 SLICEX internal 43)
	)
	(tile 105 62 INT_BRAM_X27Y95 INT_BRAM 1
		(primitive_site TIEOFF_X39Y190 TIEOFF internal 3)
	)
	(tile 105 63 INT_INTERFACE_X27Y95 INT_INTERFACE 0
	)
	(tile 105 64 NULL_X64Y103 NULL 0
	)
	(tile 105 65 INT_X28Y95 INT 1
		(primitive_site TIEOFF_X40Y190 TIEOFF internal 3)
	)
	(tile 105 66 CLEXL_X28Y95 CLEXL 2
		(primitive_site SLICE_X46Y93 SLICEL internal 45)
		(primitive_site SLICE_X47Y93 SLICEX internal 43)
	)
	(tile 105 67 INT_X29Y95 INT 1
		(primitive_site TIEOFF_X41Y190 TIEOFF internal 3)
	)
	(tile 105 68 CLEXM_X29Y95 CLEXM 2
		(primitive_site SLICE_X48Y93 SLICEM internal 50)
		(primitive_site SLICE_X49Y93 SLICEX internal 43)
	)
	(tile 105 69 INT_X30Y95 INT 1
		(primitive_site TIEOFF_X42Y190 TIEOFF internal 3)
	)
	(tile 105 70 CLEXL_X30Y95 CLEXL 2
		(primitive_site SLICE_X50Y93 SLICEL internal 45)
		(primitive_site SLICE_X51Y93 SLICEX internal 43)
	)
	(tile 105 71 INT_X31Y95 INT 1
		(primitive_site TIEOFF_X43Y190 TIEOFF internal 3)
	)
	(tile 105 72 CLEXM_X31Y95 CLEXM 2
		(primitive_site SLICE_X52Y93 SLICEM internal 50)
		(primitive_site SLICE_X53Y93 SLICEX internal 43)
	)
	(tile 105 73 INT_X32Y95 INT 1
		(primitive_site TIEOFF_X44Y190 TIEOFF internal 3)
	)
	(tile 105 74 CLEXL_X32Y95 CLEXL 2
		(primitive_site SLICE_X54Y93 SLICEL internal 45)
		(primitive_site SLICE_X55Y93 SLICEX internal 43)
	)
	(tile 105 75 INT_X33Y95 INT 1
		(primitive_site TIEOFF_X45Y190 TIEOFF internal 3)
	)
	(tile 105 76 INT_INTERFACE_X33Y95 INT_INTERFACE 0
	)
	(tile 105 77 NULL_X77Y103 NULL 0
	)
	(tile 105 78 INT_X34Y95 INT 1
		(primitive_site TIEOFF_X46Y190 TIEOFF internal 3)
	)
	(tile 105 79 CLEXM_X34Y95 CLEXM 2
		(primitive_site SLICE_X56Y93 SLICEM internal 50)
		(primitive_site SLICE_X57Y93 SLICEX internal 43)
	)
	(tile 105 80 INT_X35Y95 INT 1
		(primitive_site TIEOFF_X48Y190 TIEOFF internal 3)
	)
	(tile 105 81 CLEXL_X35Y95 CLEXL 2
		(primitive_site SLICE_X58Y93 SLICEL internal 45)
		(primitive_site SLICE_X59Y93 SLICEX internal 43)
	)
	(tile 105 82 INT_X36Y95 INT 1
		(primitive_site TIEOFF_X50Y190 TIEOFF internal 3)
	)
	(tile 105 83 INT_INTERFACE_X36Y95 INT_INTERFACE 0
	)
	(tile 105 84 NULL_X84Y103 NULL 0
	)
	(tile 105 85 INT_X37Y95 INT 1
		(primitive_site TIEOFF_X51Y190 TIEOFF internal 3)
	)
	(tile 105 86 CLEXM_X37Y95 CLEXM 2
		(primitive_site SLICE_X60Y93 SLICEM internal 50)
		(primitive_site SLICE_X61Y93 SLICEX internal 43)
	)
	(tile 105 87 INT_X38Y95 INT 1
		(primitive_site TIEOFF_X53Y190 TIEOFF internal 3)
	)
	(tile 105 88 CLEXL_X38Y95 CLEXL 2
		(primitive_site SLICE_X62Y93 SLICEL internal 45)
		(primitive_site SLICE_X63Y93 SLICEX internal 43)
	)
	(tile 105 89 INT_BRAM_X39Y95 INT_BRAM 1
		(primitive_site TIEOFF_X55Y190 TIEOFF internal 3)
	)
	(tile 105 90 INT_INTERFACE_X39Y95 INT_INTERFACE 0
	)
	(tile 105 91 NULL_X91Y103 NULL 0
	)
	(tile 105 92 INT_X40Y95 INT 1
		(primitive_site TIEOFF_X56Y190 TIEOFF internal 3)
	)
	(tile 105 93 CLEXM_X40Y95 CLEXM 2
		(primitive_site SLICE_X64Y93 SLICEM internal 50)
		(primitive_site SLICE_X65Y93 SLICEX internal 43)
	)
	(tile 105 94 INT_X41Y95 INT 1
		(primitive_site TIEOFF_X58Y190 TIEOFF internal 3)
	)
	(tile 105 95 CLEXL_X41Y95 CLEXL 2
		(primitive_site SLICE_X66Y93 SLICEL internal 45)
		(primitive_site SLICE_X67Y93 SLICEX internal 43)
	)
	(tile 105 96 IOI_INT_X42Y95 IOI_INT 1
		(primitive_site TIEOFF_X60Y190 TIEOFF internal 3)
	)
	(tile 105 97 RIOI_X42Y95 RIOI 7
		(primitive_site OLOGIC_X17Y88 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y88 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y88 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y89 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y89 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y89 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y190 TIEOFF internal 3)
	)
	(tile 105 98 MCB_INT_ULDM_X42Y95 MCB_INT_ULDM 0
	)
	(tile 105 99 IOI_RTERM_LOWER_TOP_X99Y103 IOI_RTERM_LOWER_TOP 0
	)
	(tile 105 100 RIOB_PCI_X42Y95 RIOB_PCI 2
		(primitive_site K20 IOBS bonded 8)
		(primitive_site L19 IOBM bonded 8)
	)
	(tile 106 0 LIOB_X0Y94 LIOB 2
		(primitive_site J3 IOBM bonded 8)
		(primitive_site J1 IOBS bonded 8)
	)
	(tile 106 1 IOI_LTERM_LOWER_BOT_X1Y102 IOI_LTERM_LOWER_BOT 0
	)
	(tile 106 2 LIOI_INT_X0Y94 LIOI_INT 1
		(primitive_site TIEOFF_X0Y188 TIEOFF internal 3)
	)
	(tile 106 3 LIOI_X0Y94 LIOI 7
		(primitive_site OLOGIC_X0Y86 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y86 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y86 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y87 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y87 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y87 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y188 TIEOFF internal 3)
	)
	(tile 106 4 MCB_INT_BOT_X0Y94 MCB_INT_BOT 0
	)
	(tile 106 5 INT_X1Y94 INT 1
		(primitive_site TIEOFF_X2Y188 TIEOFF internal 3)
	)
	(tile 106 6 CLEXL_X1Y94 CLEXL 2
		(primitive_site SLICE_X0Y92 SLICEL internal 45)
		(primitive_site SLICE_X1Y92 SLICEX internal 43)
	)
	(tile 106 7 INT_X2Y94 INT 1
		(primitive_site TIEOFF_X4Y188 TIEOFF internal 3)
	)
	(tile 106 8 CLEXM_X2Y94 CLEXM 2
		(primitive_site SLICE_X2Y92 SLICEM internal 50)
		(primitive_site SLICE_X3Y92 SLICEX internal 43)
	)
	(tile 106 9 INT_BRAM_X3Y94 INT_BRAM 1
		(primitive_site TIEOFF_X6Y188 TIEOFF internal 3)
	)
	(tile 106 10 INT_INTERFACE_X3Y94 INT_INTERFACE 0
	)
	(tile 106 11 NULL_X11Y102 NULL 0
	)
	(tile 106 12 INT_X4Y94 INT 1
		(primitive_site TIEOFF_X7Y188 TIEOFF internal 3)
	)
	(tile 106 13 CLEXL_X4Y94 CLEXL 2
		(primitive_site SLICE_X4Y92 SLICEL internal 45)
		(primitive_site SLICE_X5Y92 SLICEX internal 43)
	)
	(tile 106 14 INT_X5Y94 INT 1
		(primitive_site TIEOFF_X9Y188 TIEOFF internal 3)
	)
	(tile 106 15 CLEXM_X5Y94 CLEXM 2
		(primitive_site SLICE_X6Y92 SLICEM internal 50)
		(primitive_site SLICE_X7Y92 SLICEX internal 43)
	)
	(tile 106 16 INT_X6Y94 INT 1
		(primitive_site TIEOFF_X11Y188 TIEOFF internal 3)
	)
	(tile 106 17 CLEXL_X6Y94 CLEXL 2
		(primitive_site SLICE_X8Y92 SLICEL internal 45)
		(primitive_site SLICE_X9Y92 SLICEX internal 43)
	)
	(tile 106 18 INT_X7Y94 INT 1
		(primitive_site TIEOFF_X13Y188 TIEOFF internal 3)
	)
	(tile 106 19 CLEXM_X7Y94 CLEXM 2
		(primitive_site SLICE_X10Y92 SLICEM internal 50)
		(primitive_site SLICE_X11Y92 SLICEX internal 43)
	)
	(tile 106 20 INT_X8Y94 INT 1
		(primitive_site TIEOFF_X15Y188 TIEOFF internal 3)
	)
	(tile 106 21 INT_INTERFACE_X8Y94 INT_INTERFACE 0
	)
	(tile 106 22 NULL_X22Y102 NULL 0
	)
	(tile 106 23 INT_X9Y94 INT 1
		(primitive_site TIEOFF_X16Y188 TIEOFF internal 3)
	)
	(tile 106 24 CLEXL_X9Y94 CLEXL 2
		(primitive_site SLICE_X12Y92 SLICEL internal 45)
		(primitive_site SLICE_X13Y92 SLICEX internal 43)
	)
	(tile 106 25 INT_X10Y94 INT 1
		(primitive_site TIEOFF_X17Y188 TIEOFF internal 3)
	)
	(tile 106 26 CLEXM_X10Y94 CLEXM 2
		(primitive_site SLICE_X14Y92 SLICEM internal 50)
		(primitive_site SLICE_X15Y92 SLICEX internal 43)
	)
	(tile 106 27 INT_X11Y94 INT 1
		(primitive_site TIEOFF_X18Y188 TIEOFF internal 3)
	)
	(tile 106 28 CLEXL_X11Y94 CLEXL 2
		(primitive_site SLICE_X16Y92 SLICEL internal 45)
		(primitive_site SLICE_X17Y92 SLICEX internal 43)
	)
	(tile 106 29 INT_X12Y94 INT 1
		(primitive_site TIEOFF_X19Y188 TIEOFF internal 3)
	)
	(tile 106 30 CLEXM_X12Y94 CLEXM 2
		(primitive_site SLICE_X18Y92 SLICEM internal 50)
		(primitive_site SLICE_X19Y92 SLICEX internal 43)
	)
	(tile 106 31 INT_X13Y94 INT 1
		(primitive_site TIEOFF_X20Y188 TIEOFF internal 3)
	)
	(tile 106 32 CLEXL_X13Y94 CLEXL 2
		(primitive_site SLICE_X20Y92 SLICEL internal 45)
		(primitive_site SLICE_X21Y92 SLICEX internal 43)
	)
	(tile 106 33 INT_BRAM_X14Y94 INT_BRAM 1
		(primitive_site TIEOFF_X21Y188 TIEOFF internal 3)
	)
	(tile 106 34 INT_INTERFACE_X14Y94 INT_INTERFACE 0
	)
	(tile 106 35 NULL_X35Y102 NULL 0
	)
	(tile 106 36 INT_X15Y94 INT 1
		(primitive_site TIEOFF_X22Y188 TIEOFF internal 3)
	)
	(tile 106 37 CLEXM_X15Y94 CLEXM 2
		(primitive_site SLICE_X22Y92 SLICEM internal 50)
		(primitive_site SLICE_X23Y92 SLICEX internal 43)
	)
	(tile 106 38 INT_X16Y94 INT 1
		(primitive_site TIEOFF_X23Y188 TIEOFF internal 3)
	)
	(tile 106 39 CLEXL_X16Y94 CLEXL 2
		(primitive_site SLICE_X24Y92 SLICEL internal 45)
		(primitive_site SLICE_X25Y92 SLICEX internal 43)
	)
	(tile 106 40 INT_X17Y94 INT 1
		(primitive_site TIEOFF_X24Y188 TIEOFF internal 3)
	)
	(tile 106 41 CLEXM_X17Y94 CLEXM 2
		(primitive_site SLICE_X26Y92 SLICEM internal 50)
		(primitive_site SLICE_X27Y92 SLICEX internal 43)
	)
	(tile 106 42 INT_X18Y94 INT 1
		(primitive_site TIEOFF_X25Y188 TIEOFF internal 3)
	)
	(tile 106 43 CLEXL_X18Y94 CLEXL 2
		(primitive_site SLICE_X28Y92 SLICEL internal 45)
		(primitive_site SLICE_X29Y92 SLICEX internal 43)
	)
	(tile 106 44 INT_X19Y94 INT 1
		(primitive_site TIEOFF_X26Y188 TIEOFF internal 3)
	)
	(tile 106 45 CLEXM_X19Y94 CLEXM 2
		(primitive_site SLICE_X30Y92 SLICEM internal 50)
		(primitive_site SLICE_X31Y92 SLICEX internal 43)
	)
	(tile 106 46 INT_X20Y94 INT 1
		(primitive_site TIEOFF_X28Y188 TIEOFF internal 3)
	)
	(tile 106 47 CLEXL_X20Y94 CLEXL 2
		(primitive_site SLICE_X32Y92 SLICEL internal 45)
		(primitive_site SLICE_X33Y92 SLICEX internal 43)
	)
	(tile 106 48 NULL_X48Y102 NULL 0
	)
	(tile 106 49 REG_V_X20Y94 REG_V 0
	)
	(tile 106 50 INT_X21Y94 INT 1
		(primitive_site TIEOFF_X31Y188 TIEOFF internal 3)
	)
	(tile 106 51 CLEXM_X21Y94 CLEXM 2
		(primitive_site SLICE_X34Y92 SLICEM internal 50)
		(primitive_site SLICE_X35Y92 SLICEX internal 43)
	)
	(tile 106 52 INT_X22Y94 INT 1
		(primitive_site TIEOFF_X33Y188 TIEOFF internal 3)
	)
	(tile 106 53 CLEXL_X22Y94 CLEXL 2
		(primitive_site SLICE_X36Y92 SLICEL internal 45)
		(primitive_site SLICE_X37Y92 SLICEX internal 43)
	)
	(tile 106 54 INT_X23Y94 INT 1
		(primitive_site TIEOFF_X35Y188 TIEOFF internal 3)
	)
	(tile 106 55 CLEXM_X23Y94 CLEXM 2
		(primitive_site SLICE_X38Y92 SLICEM internal 50)
		(primitive_site SLICE_X39Y92 SLICEX internal 43)
	)
	(tile 106 56 INT_X24Y94 INT 1
		(primitive_site TIEOFF_X36Y188 TIEOFF internal 3)
	)
	(tile 106 57 CLEXL_X24Y94 CLEXL 2
		(primitive_site SLICE_X40Y92 SLICEL internal 45)
		(primitive_site SLICE_X41Y92 SLICEX internal 43)
	)
	(tile 106 58 INT_X25Y94 INT 1
		(primitive_site TIEOFF_X37Y188 TIEOFF internal 3)
	)
	(tile 106 59 CLEXM_X25Y94 CLEXM 2
		(primitive_site SLICE_X42Y92 SLICEM internal 50)
		(primitive_site SLICE_X43Y92 SLICEX internal 43)
	)
	(tile 106 60 INT_X26Y94 INT 1
		(primitive_site TIEOFF_X38Y188 TIEOFF internal 3)
	)
	(tile 106 61 CLEXL_X26Y94 CLEXL 2
		(primitive_site SLICE_X44Y92 SLICEL internal 45)
		(primitive_site SLICE_X45Y92 SLICEX internal 43)
	)
	(tile 106 62 INT_BRAM_X27Y94 INT_BRAM 1
		(primitive_site TIEOFF_X39Y188 TIEOFF internal 3)
	)
	(tile 106 63 INT_INTERFACE_X27Y94 INT_INTERFACE 0
	)
	(tile 106 64 NULL_X64Y102 NULL 0
	)
	(tile 106 65 INT_X28Y94 INT 1
		(primitive_site TIEOFF_X40Y188 TIEOFF internal 3)
	)
	(tile 106 66 CLEXL_X28Y94 CLEXL 2
		(primitive_site SLICE_X46Y92 SLICEL internal 45)
		(primitive_site SLICE_X47Y92 SLICEX internal 43)
	)
	(tile 106 67 INT_X29Y94 INT 1
		(primitive_site TIEOFF_X41Y188 TIEOFF internal 3)
	)
	(tile 106 68 CLEXM_X29Y94 CLEXM 2
		(primitive_site SLICE_X48Y92 SLICEM internal 50)
		(primitive_site SLICE_X49Y92 SLICEX internal 43)
	)
	(tile 106 69 INT_X30Y94 INT 1
		(primitive_site TIEOFF_X42Y188 TIEOFF internal 3)
	)
	(tile 106 70 CLEXL_X30Y94 CLEXL 2
		(primitive_site SLICE_X50Y92 SLICEL internal 45)
		(primitive_site SLICE_X51Y92 SLICEX internal 43)
	)
	(tile 106 71 INT_X31Y94 INT 1
		(primitive_site TIEOFF_X43Y188 TIEOFF internal 3)
	)
	(tile 106 72 CLEXM_X31Y94 CLEXM 2
		(primitive_site SLICE_X52Y92 SLICEM internal 50)
		(primitive_site SLICE_X53Y92 SLICEX internal 43)
	)
	(tile 106 73 INT_X32Y94 INT 1
		(primitive_site TIEOFF_X44Y188 TIEOFF internal 3)
	)
	(tile 106 74 CLEXL_X32Y94 CLEXL 2
		(primitive_site SLICE_X54Y92 SLICEL internal 45)
		(primitive_site SLICE_X55Y92 SLICEX internal 43)
	)
	(tile 106 75 INT_X33Y94 INT 1
		(primitive_site TIEOFF_X45Y188 TIEOFF internal 3)
	)
	(tile 106 76 INT_INTERFACE_X33Y94 INT_INTERFACE 0
	)
	(tile 106 77 NULL_X77Y102 NULL 0
	)
	(tile 106 78 INT_X34Y94 INT 1
		(primitive_site TIEOFF_X46Y188 TIEOFF internal 3)
	)
	(tile 106 79 CLEXM_X34Y94 CLEXM 2
		(primitive_site SLICE_X56Y92 SLICEM internal 50)
		(primitive_site SLICE_X57Y92 SLICEX internal 43)
	)
	(tile 106 80 INT_X35Y94 INT 1
		(primitive_site TIEOFF_X48Y188 TIEOFF internal 3)
	)
	(tile 106 81 CLEXL_X35Y94 CLEXL 2
		(primitive_site SLICE_X58Y92 SLICEL internal 45)
		(primitive_site SLICE_X59Y92 SLICEX internal 43)
	)
	(tile 106 82 INT_X36Y94 INT 1
		(primitive_site TIEOFF_X50Y188 TIEOFF internal 3)
	)
	(tile 106 83 INT_INTERFACE_X36Y94 INT_INTERFACE 0
	)
	(tile 106 84 NULL_X84Y102 NULL 0
	)
	(tile 106 85 INT_X37Y94 INT 1
		(primitive_site TIEOFF_X51Y188 TIEOFF internal 3)
	)
	(tile 106 86 CLEXM_X37Y94 CLEXM 2
		(primitive_site SLICE_X60Y92 SLICEM internal 50)
		(primitive_site SLICE_X61Y92 SLICEX internal 43)
	)
	(tile 106 87 INT_X38Y94 INT 1
		(primitive_site TIEOFF_X53Y188 TIEOFF internal 3)
	)
	(tile 106 88 CLEXL_X38Y94 CLEXL 2
		(primitive_site SLICE_X62Y92 SLICEL internal 45)
		(primitive_site SLICE_X63Y92 SLICEX internal 43)
	)
	(tile 106 89 INT_BRAM_X39Y94 INT_BRAM 1
		(primitive_site TIEOFF_X55Y188 TIEOFF internal 3)
	)
	(tile 106 90 INT_INTERFACE_X39Y94 INT_INTERFACE 0
	)
	(tile 106 91 NULL_X91Y102 NULL 0
	)
	(tile 106 92 INT_X40Y94 INT 1
		(primitive_site TIEOFF_X56Y188 TIEOFF internal 3)
	)
	(tile 106 93 CLEXM_X40Y94 CLEXM 2
		(primitive_site SLICE_X64Y92 SLICEM internal 50)
		(primitive_site SLICE_X65Y92 SLICEX internal 43)
	)
	(tile 106 94 INT_X41Y94 INT 1
		(primitive_site TIEOFF_X58Y188 TIEOFF internal 3)
	)
	(tile 106 95 CLEXL_X41Y94 CLEXL 2
		(primitive_site SLICE_X66Y92 SLICEL internal 45)
		(primitive_site SLICE_X67Y92 SLICEX internal 43)
	)
	(tile 106 96 IOI_INT_X42Y94 IOI_INT 1
		(primitive_site TIEOFF_X60Y188 TIEOFF internal 3)
	)
	(tile 106 97 RIOI_X42Y94 RIOI 7
		(primitive_site OLOGIC_X17Y86 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y86 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y86 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y87 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y87 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y87 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y188 TIEOFF internal 3)
	)
	(tile 106 98 MCB_INT_BOT_X42Y94 MCB_INT_BOT 0
	)
	(tile 106 99 IOI_RTERM_LOWER_BOT_X99Y102 IOI_RTERM_LOWER_BOT 0
	)
	(tile 106 100 RIOB_X42Y94 RIOB 2
		(primitive_site L22 IOBS bonded 8)
		(primitive_site L20 IOBM bonded 8)
	)
	(tile 107 0 LIOB_X0Y93 LIOB 2
		(primitive_site K2 IOBM bonded 8)
		(primitive_site K1 IOBS bonded 8)
	)
	(tile 107 1 IOI_LTERM_X1Y101 IOI_LTERM 0
	)
	(tile 107 2 LIOI_INT_X0Y93 LIOI_INT 1
		(primitive_site TIEOFF_X0Y186 TIEOFF internal 3)
	)
	(tile 107 3 LIOI_X0Y93 LIOI 7
		(primitive_site OLOGIC_X0Y84 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y84 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y84 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y85 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y85 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y85 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y186 TIEOFF internal 3)
	)
	(tile 107 4 MCB_INT_BOT_X0Y93 MCB_INT_BOT 0
	)
	(tile 107 5 INT_X1Y93 INT 1
		(primitive_site TIEOFF_X2Y186 TIEOFF internal 3)
	)
	(tile 107 6 CLEXL_X1Y93 CLEXL 2
		(primitive_site SLICE_X0Y91 SLICEL internal 45)
		(primitive_site SLICE_X1Y91 SLICEX internal 43)
	)
	(tile 107 7 INT_X2Y93 INT 1
		(primitive_site TIEOFF_X4Y186 TIEOFF internal 3)
	)
	(tile 107 8 CLEXM_X2Y93 CLEXM 2
		(primitive_site SLICE_X2Y91 SLICEM internal 50)
		(primitive_site SLICE_X3Y91 SLICEX internal 43)
	)
	(tile 107 9 INT_BRAM_X3Y93 INT_BRAM 1
		(primitive_site TIEOFF_X6Y186 TIEOFF internal 3)
	)
	(tile 107 10 INT_INTERFACE_X3Y93 INT_INTERFACE 0
	)
	(tile 107 11 NULL_X11Y101 NULL 0
	)
	(tile 107 12 INT_X4Y93 INT 1
		(primitive_site TIEOFF_X7Y186 TIEOFF internal 3)
	)
	(tile 107 13 CLEXL_X4Y93 CLEXL 2
		(primitive_site SLICE_X4Y91 SLICEL internal 45)
		(primitive_site SLICE_X5Y91 SLICEX internal 43)
	)
	(tile 107 14 INT_X5Y93 INT 1
		(primitive_site TIEOFF_X9Y186 TIEOFF internal 3)
	)
	(tile 107 15 CLEXM_X5Y93 CLEXM 2
		(primitive_site SLICE_X6Y91 SLICEM internal 50)
		(primitive_site SLICE_X7Y91 SLICEX internal 43)
	)
	(tile 107 16 INT_X6Y93 INT 1
		(primitive_site TIEOFF_X11Y186 TIEOFF internal 3)
	)
	(tile 107 17 CLEXL_X6Y93 CLEXL 2
		(primitive_site SLICE_X8Y91 SLICEL internal 45)
		(primitive_site SLICE_X9Y91 SLICEX internal 43)
	)
	(tile 107 18 INT_X7Y93 INT 1
		(primitive_site TIEOFF_X13Y186 TIEOFF internal 3)
	)
	(tile 107 19 CLEXM_X7Y93 CLEXM 2
		(primitive_site SLICE_X10Y91 SLICEM internal 50)
		(primitive_site SLICE_X11Y91 SLICEX internal 43)
	)
	(tile 107 20 INT_X8Y93 INT 1
		(primitive_site TIEOFF_X15Y186 TIEOFF internal 3)
	)
	(tile 107 21 INT_INTERFACE_X8Y93 INT_INTERFACE 0
	)
	(tile 107 22 NULL_X22Y101 NULL 0
	)
	(tile 107 23 INT_X9Y93 INT 1
		(primitive_site TIEOFF_X16Y186 TIEOFF internal 3)
	)
	(tile 107 24 CLEXL_X9Y93 CLEXL 2
		(primitive_site SLICE_X12Y91 SLICEL internal 45)
		(primitive_site SLICE_X13Y91 SLICEX internal 43)
	)
	(tile 107 25 INT_X10Y93 INT 1
		(primitive_site TIEOFF_X17Y186 TIEOFF internal 3)
	)
	(tile 107 26 CLEXM_X10Y93 CLEXM 2
		(primitive_site SLICE_X14Y91 SLICEM internal 50)
		(primitive_site SLICE_X15Y91 SLICEX internal 43)
	)
	(tile 107 27 INT_X11Y93 INT 1
		(primitive_site TIEOFF_X18Y186 TIEOFF internal 3)
	)
	(tile 107 28 CLEXL_X11Y93 CLEXL 2
		(primitive_site SLICE_X16Y91 SLICEL internal 45)
		(primitive_site SLICE_X17Y91 SLICEX internal 43)
	)
	(tile 107 29 INT_X12Y93 INT 1
		(primitive_site TIEOFF_X19Y186 TIEOFF internal 3)
	)
	(tile 107 30 CLEXM_X12Y93 CLEXM 2
		(primitive_site SLICE_X18Y91 SLICEM internal 50)
		(primitive_site SLICE_X19Y91 SLICEX internal 43)
	)
	(tile 107 31 INT_X13Y93 INT 1
		(primitive_site TIEOFF_X20Y186 TIEOFF internal 3)
	)
	(tile 107 32 CLEXL_X13Y93 CLEXL 2
		(primitive_site SLICE_X20Y91 SLICEL internal 45)
		(primitive_site SLICE_X21Y91 SLICEX internal 43)
	)
	(tile 107 33 INT_BRAM_X14Y93 INT_BRAM 1
		(primitive_site TIEOFF_X21Y186 TIEOFF internal 3)
	)
	(tile 107 34 INT_INTERFACE_X14Y93 INT_INTERFACE 0
	)
	(tile 107 35 NULL_X35Y101 NULL 0
	)
	(tile 107 36 INT_X15Y93 INT 1
		(primitive_site TIEOFF_X22Y186 TIEOFF internal 3)
	)
	(tile 107 37 CLEXM_X15Y93 CLEXM 2
		(primitive_site SLICE_X22Y91 SLICEM internal 50)
		(primitive_site SLICE_X23Y91 SLICEX internal 43)
	)
	(tile 107 38 INT_X16Y93 INT 1
		(primitive_site TIEOFF_X23Y186 TIEOFF internal 3)
	)
	(tile 107 39 CLEXL_X16Y93 CLEXL 2
		(primitive_site SLICE_X24Y91 SLICEL internal 45)
		(primitive_site SLICE_X25Y91 SLICEX internal 43)
	)
	(tile 107 40 INT_X17Y93 INT 1
		(primitive_site TIEOFF_X24Y186 TIEOFF internal 3)
	)
	(tile 107 41 CLEXM_X17Y93 CLEXM 2
		(primitive_site SLICE_X26Y91 SLICEM internal 50)
		(primitive_site SLICE_X27Y91 SLICEX internal 43)
	)
	(tile 107 42 INT_X18Y93 INT 1
		(primitive_site TIEOFF_X25Y186 TIEOFF internal 3)
	)
	(tile 107 43 CLEXL_X18Y93 CLEXL 2
		(primitive_site SLICE_X28Y91 SLICEL internal 45)
		(primitive_site SLICE_X29Y91 SLICEX internal 43)
	)
	(tile 107 44 INT_X19Y93 INT 1
		(primitive_site TIEOFF_X26Y186 TIEOFF internal 3)
	)
	(tile 107 45 CLEXM_X19Y93 CLEXM 2
		(primitive_site SLICE_X30Y91 SLICEM internal 50)
		(primitive_site SLICE_X31Y91 SLICEX internal 43)
	)
	(tile 107 46 INT_X20Y93 INT 1
		(primitive_site TIEOFF_X28Y186 TIEOFF internal 3)
	)
	(tile 107 47 CLEXL_X20Y93 CLEXL 2
		(primitive_site SLICE_X32Y91 SLICEL internal 45)
		(primitive_site SLICE_X33Y91 SLICEX internal 43)
	)
	(tile 107 48 NULL_X48Y101 NULL 0
	)
	(tile 107 49 REG_V_X20Y93 REG_V 0
	)
	(tile 107 50 INT_X21Y93 INT 1
		(primitive_site TIEOFF_X31Y186 TIEOFF internal 3)
	)
	(tile 107 51 CLEXM_X21Y93 CLEXM 2
		(primitive_site SLICE_X34Y91 SLICEM internal 50)
		(primitive_site SLICE_X35Y91 SLICEX internal 43)
	)
	(tile 107 52 INT_X22Y93 INT 1
		(primitive_site TIEOFF_X33Y186 TIEOFF internal 3)
	)
	(tile 107 53 CLEXL_X22Y93 CLEXL 2
		(primitive_site SLICE_X36Y91 SLICEL internal 45)
		(primitive_site SLICE_X37Y91 SLICEX internal 43)
	)
	(tile 107 54 INT_X23Y93 INT 1
		(primitive_site TIEOFF_X35Y186 TIEOFF internal 3)
	)
	(tile 107 55 CLEXM_X23Y93 CLEXM 2
		(primitive_site SLICE_X38Y91 SLICEM internal 50)
		(primitive_site SLICE_X39Y91 SLICEX internal 43)
	)
	(tile 107 56 INT_X24Y93 INT 1
		(primitive_site TIEOFF_X36Y186 TIEOFF internal 3)
	)
	(tile 107 57 CLEXL_X24Y93 CLEXL 2
		(primitive_site SLICE_X40Y91 SLICEL internal 45)
		(primitive_site SLICE_X41Y91 SLICEX internal 43)
	)
	(tile 107 58 INT_X25Y93 INT 1
		(primitive_site TIEOFF_X37Y186 TIEOFF internal 3)
	)
	(tile 107 59 CLEXM_X25Y93 CLEXM 2
		(primitive_site SLICE_X42Y91 SLICEM internal 50)
		(primitive_site SLICE_X43Y91 SLICEX internal 43)
	)
	(tile 107 60 INT_X26Y93 INT 1
		(primitive_site TIEOFF_X38Y186 TIEOFF internal 3)
	)
	(tile 107 61 CLEXL_X26Y93 CLEXL 2
		(primitive_site SLICE_X44Y91 SLICEL internal 45)
		(primitive_site SLICE_X45Y91 SLICEX internal 43)
	)
	(tile 107 62 INT_BRAM_X27Y93 INT_BRAM 1
		(primitive_site TIEOFF_X39Y186 TIEOFF internal 3)
	)
	(tile 107 63 INT_INTERFACE_X27Y93 INT_INTERFACE 0
	)
	(tile 107 64 NULL_X64Y101 NULL 0
	)
	(tile 107 65 INT_X28Y93 INT 1
		(primitive_site TIEOFF_X40Y186 TIEOFF internal 3)
	)
	(tile 107 66 CLEXL_X28Y93 CLEXL 2
		(primitive_site SLICE_X46Y91 SLICEL internal 45)
		(primitive_site SLICE_X47Y91 SLICEX internal 43)
	)
	(tile 107 67 INT_X29Y93 INT 1
		(primitive_site TIEOFF_X41Y186 TIEOFF internal 3)
	)
	(tile 107 68 CLEXM_X29Y93 CLEXM 2
		(primitive_site SLICE_X48Y91 SLICEM internal 50)
		(primitive_site SLICE_X49Y91 SLICEX internal 43)
	)
	(tile 107 69 INT_X30Y93 INT 1
		(primitive_site TIEOFF_X42Y186 TIEOFF internal 3)
	)
	(tile 107 70 CLEXL_X30Y93 CLEXL 2
		(primitive_site SLICE_X50Y91 SLICEL internal 45)
		(primitive_site SLICE_X51Y91 SLICEX internal 43)
	)
	(tile 107 71 INT_X31Y93 INT 1
		(primitive_site TIEOFF_X43Y186 TIEOFF internal 3)
	)
	(tile 107 72 CLEXM_X31Y93 CLEXM 2
		(primitive_site SLICE_X52Y91 SLICEM internal 50)
		(primitive_site SLICE_X53Y91 SLICEX internal 43)
	)
	(tile 107 73 INT_X32Y93 INT 1
		(primitive_site TIEOFF_X44Y186 TIEOFF internal 3)
	)
	(tile 107 74 CLEXL_X32Y93 CLEXL 2
		(primitive_site SLICE_X54Y91 SLICEL internal 45)
		(primitive_site SLICE_X55Y91 SLICEX internal 43)
	)
	(tile 107 75 INT_X33Y93 INT 1
		(primitive_site TIEOFF_X45Y186 TIEOFF internal 3)
	)
	(tile 107 76 INT_INTERFACE_X33Y93 INT_INTERFACE 0
	)
	(tile 107 77 NULL_X77Y101 NULL 0
	)
	(tile 107 78 INT_X34Y93 INT 1
		(primitive_site TIEOFF_X46Y186 TIEOFF internal 3)
	)
	(tile 107 79 CLEXM_X34Y93 CLEXM 2
		(primitive_site SLICE_X56Y91 SLICEM internal 50)
		(primitive_site SLICE_X57Y91 SLICEX internal 43)
	)
	(tile 107 80 INT_X35Y93 INT 1
		(primitive_site TIEOFF_X48Y186 TIEOFF internal 3)
	)
	(tile 107 81 CLEXL_X35Y93 CLEXL 2
		(primitive_site SLICE_X58Y91 SLICEL internal 45)
		(primitive_site SLICE_X59Y91 SLICEX internal 43)
	)
	(tile 107 82 INT_X36Y93 INT 1
		(primitive_site TIEOFF_X50Y186 TIEOFF internal 3)
	)
	(tile 107 83 INT_INTERFACE_X36Y93 INT_INTERFACE 0
	)
	(tile 107 84 NULL_X84Y101 NULL 0
	)
	(tile 107 85 INT_X37Y93 INT 1
		(primitive_site TIEOFF_X51Y186 TIEOFF internal 3)
	)
	(tile 107 86 CLEXM_X37Y93 CLEXM 2
		(primitive_site SLICE_X60Y91 SLICEM internal 50)
		(primitive_site SLICE_X61Y91 SLICEX internal 43)
	)
	(tile 107 87 INT_X38Y93 INT 1
		(primitive_site TIEOFF_X53Y186 TIEOFF internal 3)
	)
	(tile 107 88 CLEXL_X38Y93 CLEXL 2
		(primitive_site SLICE_X62Y91 SLICEL internal 45)
		(primitive_site SLICE_X63Y91 SLICEX internal 43)
	)
	(tile 107 89 INT_BRAM_X39Y93 INT_BRAM 1
		(primitive_site TIEOFF_X55Y186 TIEOFF internal 3)
	)
	(tile 107 90 INT_INTERFACE_X39Y93 INT_INTERFACE 0
	)
	(tile 107 91 NULL_X91Y101 NULL 0
	)
	(tile 107 92 INT_X40Y93 INT 1
		(primitive_site TIEOFF_X56Y186 TIEOFF internal 3)
	)
	(tile 107 93 CLEXM_X40Y93 CLEXM 2
		(primitive_site SLICE_X64Y91 SLICEM internal 50)
		(primitive_site SLICE_X65Y91 SLICEX internal 43)
	)
	(tile 107 94 INT_X41Y93 INT 1
		(primitive_site TIEOFF_X58Y186 TIEOFF internal 3)
	)
	(tile 107 95 CLEXL_X41Y93 CLEXL 2
		(primitive_site SLICE_X66Y91 SLICEL internal 45)
		(primitive_site SLICE_X67Y91 SLICEX internal 43)
	)
	(tile 107 96 IOI_INT_X42Y93 IOI_INT 1
		(primitive_site TIEOFF_X60Y186 TIEOFF internal 3)
	)
	(tile 107 97 RIOI_X42Y93 RIOI 7
		(primitive_site OLOGIC_X17Y84 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y84 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y84 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y85 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y85 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y85 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y186 TIEOFF internal 3)
	)
	(tile 107 98 MCB_INT_BOT_X42Y93 MCB_INT_BOT 0
	)
	(tile 107 99 IOI_RTERM_X99Y101 IOI_RTERM 0
	)
	(tile 107 100 RIOB_X42Y93 RIOB 2
		(primitive_site K22 IOBS bonded 8)
		(primitive_site K21 IOBM bonded 8)
	)
	(tile 108 0 EMP_LIOB_X0Y100 EMP_LIOB 0
	)
	(tile 108 1 IOI_LTERM_X1Y100 IOI_LTERM 0
	)
	(tile 108 2 INT_X0Y92 INT 1
		(primitive_site TIEOFF_X0Y184 TIEOFF internal 3)
	)
	(tile 108 3 INT_INTERFACE_X0Y92 INT_INTERFACE 0
	)
	(tile 108 4 NULL_X4Y100 NULL 0
	)
	(tile 108 5 INT_X1Y92 INT 1
		(primitive_site TIEOFF_X2Y184 TIEOFF internal 3)
	)
	(tile 108 6 CLEXL_X1Y92 CLEXL 2
		(primitive_site SLICE_X0Y90 SLICEL internal 45)
		(primitive_site SLICE_X1Y90 SLICEX internal 43)
	)
	(tile 108 7 INT_X2Y92 INT 1
		(primitive_site TIEOFF_X4Y184 TIEOFF internal 3)
	)
	(tile 108 8 CLEXM_X2Y92 CLEXM 2
		(primitive_site SLICE_X2Y90 SLICEM internal 50)
		(primitive_site SLICE_X3Y90 SLICEX internal 43)
	)
	(tile 108 9 INT_BRAM_X3Y92 INT_BRAM 1
		(primitive_site TIEOFF_X6Y184 TIEOFF internal 3)
	)
	(tile 108 10 INT_INTERFACE_X3Y92 INT_INTERFACE 0
	)
	(tile 108 11 BRAMSITE2_X3Y92 BRAMSITE2 3
		(primitive_site RAMB16_X0Y46 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y46 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y47 RAMB8BWER internal 110)
	)
	(tile 108 12 INT_X4Y92 INT 1
		(primitive_site TIEOFF_X7Y184 TIEOFF internal 3)
	)
	(tile 108 13 CLEXL_X4Y92 CLEXL 2
		(primitive_site SLICE_X4Y90 SLICEL internal 45)
		(primitive_site SLICE_X5Y90 SLICEX internal 43)
	)
	(tile 108 14 INT_X5Y92 INT 1
		(primitive_site TIEOFF_X9Y184 TIEOFF internal 3)
	)
	(tile 108 15 CLEXM_X5Y92 CLEXM 2
		(primitive_site SLICE_X6Y90 SLICEM internal 50)
		(primitive_site SLICE_X7Y90 SLICEX internal 43)
	)
	(tile 108 16 INT_X6Y92 INT 1
		(primitive_site TIEOFF_X11Y184 TIEOFF internal 3)
	)
	(tile 108 17 CLEXL_X6Y92 CLEXL 2
		(primitive_site SLICE_X8Y90 SLICEL internal 45)
		(primitive_site SLICE_X9Y90 SLICEX internal 43)
	)
	(tile 108 18 INT_X7Y92 INT 1
		(primitive_site TIEOFF_X13Y184 TIEOFF internal 3)
	)
	(tile 108 19 CLEXM_X7Y92 CLEXM 2
		(primitive_site SLICE_X10Y90 SLICEM internal 50)
		(primitive_site SLICE_X11Y90 SLICEX internal 43)
	)
	(tile 108 20 INT_X8Y92 INT 1
		(primitive_site TIEOFF_X15Y184 TIEOFF internal 3)
	)
	(tile 108 21 INT_INTERFACE_X8Y92 INT_INTERFACE 0
	)
	(tile 108 22 MACCSITE2_X8Y92 MACCSITE2 1
		(primitive_site DSP48_X0Y23 DSP48A1 internal 346)
	)
	(tile 108 23 INT_X9Y92 INT 1
		(primitive_site TIEOFF_X16Y184 TIEOFF internal 3)
	)
	(tile 108 24 CLEXL_X9Y92 CLEXL 2
		(primitive_site SLICE_X12Y90 SLICEL internal 45)
		(primitive_site SLICE_X13Y90 SLICEX internal 43)
	)
	(tile 108 25 INT_X10Y92 INT 1
		(primitive_site TIEOFF_X17Y184 TIEOFF internal 3)
	)
	(tile 108 26 CLEXM_X10Y92 CLEXM 2
		(primitive_site SLICE_X14Y90 SLICEM internal 50)
		(primitive_site SLICE_X15Y90 SLICEX internal 43)
	)
	(tile 108 27 INT_X11Y92 INT 1
		(primitive_site TIEOFF_X18Y184 TIEOFF internal 3)
	)
	(tile 108 28 CLEXL_X11Y92 CLEXL 2
		(primitive_site SLICE_X16Y90 SLICEL internal 45)
		(primitive_site SLICE_X17Y90 SLICEX internal 43)
	)
	(tile 108 29 INT_X12Y92 INT 1
		(primitive_site TIEOFF_X19Y184 TIEOFF internal 3)
	)
	(tile 108 30 CLEXM_X12Y92 CLEXM 2
		(primitive_site SLICE_X18Y90 SLICEM internal 50)
		(primitive_site SLICE_X19Y90 SLICEX internal 43)
	)
	(tile 108 31 INT_X13Y92 INT 1
		(primitive_site TIEOFF_X20Y184 TIEOFF internal 3)
	)
	(tile 108 32 CLEXL_X13Y92 CLEXL 2
		(primitive_site SLICE_X20Y90 SLICEL internal 45)
		(primitive_site SLICE_X21Y90 SLICEX internal 43)
	)
	(tile 108 33 INT_BRAM_X14Y92 INT_BRAM 1
		(primitive_site TIEOFF_X21Y184 TIEOFF internal 3)
	)
	(tile 108 34 INT_INTERFACE_X14Y92 INT_INTERFACE 0
	)
	(tile 108 35 BRAMSITE2_X14Y92 BRAMSITE2 3
		(primitive_site RAMB16_X1Y46 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y46 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y47 RAMB8BWER internal 110)
	)
	(tile 108 36 INT_X15Y92 INT 1
		(primitive_site TIEOFF_X22Y184 TIEOFF internal 3)
	)
	(tile 108 37 CLEXM_X15Y92 CLEXM 2
		(primitive_site SLICE_X22Y90 SLICEM internal 50)
		(primitive_site SLICE_X23Y90 SLICEX internal 43)
	)
	(tile 108 38 INT_X16Y92 INT 1
		(primitive_site TIEOFF_X23Y184 TIEOFF internal 3)
	)
	(tile 108 39 CLEXL_X16Y92 CLEXL 2
		(primitive_site SLICE_X24Y90 SLICEL internal 45)
		(primitive_site SLICE_X25Y90 SLICEX internal 43)
	)
	(tile 108 40 INT_X17Y92 INT 1
		(primitive_site TIEOFF_X24Y184 TIEOFF internal 3)
	)
	(tile 108 41 CLEXM_X17Y92 CLEXM 2
		(primitive_site SLICE_X26Y90 SLICEM internal 50)
		(primitive_site SLICE_X27Y90 SLICEX internal 43)
	)
	(tile 108 42 INT_X18Y92 INT 1
		(primitive_site TIEOFF_X25Y184 TIEOFF internal 3)
	)
	(tile 108 43 CLEXL_X18Y92 CLEXL 2
		(primitive_site SLICE_X28Y90 SLICEL internal 45)
		(primitive_site SLICE_X29Y90 SLICEX internal 43)
	)
	(tile 108 44 INT_X19Y92 INT 1
		(primitive_site TIEOFF_X26Y184 TIEOFF internal 3)
	)
	(tile 108 45 CLEXM_X19Y92 CLEXM 2
		(primitive_site SLICE_X30Y90 SLICEM internal 50)
		(primitive_site SLICE_X31Y90 SLICEX internal 43)
	)
	(tile 108 46 INT_X20Y92 INT 1
		(primitive_site TIEOFF_X28Y184 TIEOFF internal 3)
	)
	(tile 108 47 CLEXL_X20Y92 CLEXL 2
		(primitive_site SLICE_X32Y90 SLICEL internal 45)
		(primitive_site SLICE_X33Y90 SLICEX internal 43)
	)
	(tile 108 48 NULL_X48Y100 NULL 0
	)
	(tile 108 49 REG_V_X20Y92 REG_V 0
	)
	(tile 108 50 INT_X21Y92 INT 1
		(primitive_site TIEOFF_X31Y184 TIEOFF internal 3)
	)
	(tile 108 51 CLEXM_X21Y92 CLEXM 2
		(primitive_site SLICE_X34Y90 SLICEM internal 50)
		(primitive_site SLICE_X35Y90 SLICEX internal 43)
	)
	(tile 108 52 INT_X22Y92 INT 1
		(primitive_site TIEOFF_X33Y184 TIEOFF internal 3)
	)
	(tile 108 53 CLEXL_X22Y92 CLEXL 2
		(primitive_site SLICE_X36Y90 SLICEL internal 45)
		(primitive_site SLICE_X37Y90 SLICEX internal 43)
	)
	(tile 108 54 INT_X23Y92 INT 1
		(primitive_site TIEOFF_X35Y184 TIEOFF internal 3)
	)
	(tile 108 55 CLEXM_X23Y92 CLEXM 2
		(primitive_site SLICE_X38Y90 SLICEM internal 50)
		(primitive_site SLICE_X39Y90 SLICEX internal 43)
	)
	(tile 108 56 INT_X24Y92 INT 1
		(primitive_site TIEOFF_X36Y184 TIEOFF internal 3)
	)
	(tile 108 57 CLEXL_X24Y92 CLEXL 2
		(primitive_site SLICE_X40Y90 SLICEL internal 45)
		(primitive_site SLICE_X41Y90 SLICEX internal 43)
	)
	(tile 108 58 INT_X25Y92 INT 1
		(primitive_site TIEOFF_X37Y184 TIEOFF internal 3)
	)
	(tile 108 59 CLEXM_X25Y92 CLEXM 2
		(primitive_site SLICE_X42Y90 SLICEM internal 50)
		(primitive_site SLICE_X43Y90 SLICEX internal 43)
	)
	(tile 108 60 INT_X26Y92 INT 1
		(primitive_site TIEOFF_X38Y184 TIEOFF internal 3)
	)
	(tile 108 61 CLEXL_X26Y92 CLEXL 2
		(primitive_site SLICE_X44Y90 SLICEL internal 45)
		(primitive_site SLICE_X45Y90 SLICEX internal 43)
	)
	(tile 108 62 INT_BRAM_X27Y92 INT_BRAM 1
		(primitive_site TIEOFF_X39Y184 TIEOFF internal 3)
	)
	(tile 108 63 INT_INTERFACE_X27Y92 INT_INTERFACE 0
	)
	(tile 108 64 BRAMSITE2_X27Y92 BRAMSITE2 3
		(primitive_site RAMB16_X2Y46 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y46 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y47 RAMB8BWER internal 110)
	)
	(tile 108 65 INT_X28Y92 INT 1
		(primitive_site TIEOFF_X40Y184 TIEOFF internal 3)
	)
	(tile 108 66 CLEXL_X28Y92 CLEXL 2
		(primitive_site SLICE_X46Y90 SLICEL internal 45)
		(primitive_site SLICE_X47Y90 SLICEX internal 43)
	)
	(tile 108 67 INT_X29Y92 INT 1
		(primitive_site TIEOFF_X41Y184 TIEOFF internal 3)
	)
	(tile 108 68 CLEXM_X29Y92 CLEXM 2
		(primitive_site SLICE_X48Y90 SLICEM internal 50)
		(primitive_site SLICE_X49Y90 SLICEX internal 43)
	)
	(tile 108 69 INT_X30Y92 INT 1
		(primitive_site TIEOFF_X42Y184 TIEOFF internal 3)
	)
	(tile 108 70 CLEXL_X30Y92 CLEXL 2
		(primitive_site SLICE_X50Y90 SLICEL internal 45)
		(primitive_site SLICE_X51Y90 SLICEX internal 43)
	)
	(tile 108 71 INT_X31Y92 INT 1
		(primitive_site TIEOFF_X43Y184 TIEOFF internal 3)
	)
	(tile 108 72 CLEXM_X31Y92 CLEXM 2
		(primitive_site SLICE_X52Y90 SLICEM internal 50)
		(primitive_site SLICE_X53Y90 SLICEX internal 43)
	)
	(tile 108 73 INT_X32Y92 INT 1
		(primitive_site TIEOFF_X44Y184 TIEOFF internal 3)
	)
	(tile 108 74 CLEXL_X32Y92 CLEXL 2
		(primitive_site SLICE_X54Y90 SLICEL internal 45)
		(primitive_site SLICE_X55Y90 SLICEX internal 43)
	)
	(tile 108 75 INT_X33Y92 INT 1
		(primitive_site TIEOFF_X45Y184 TIEOFF internal 3)
	)
	(tile 108 76 INT_INTERFACE_X33Y92 INT_INTERFACE 0
	)
	(tile 108 77 MACCSITE2_X33Y92 MACCSITE2 1
		(primitive_site DSP48_X1Y23 DSP48A1 internal 346)
	)
	(tile 108 78 INT_X34Y92 INT 1
		(primitive_site TIEOFF_X46Y184 TIEOFF internal 3)
	)
	(tile 108 79 CLEXM_X34Y92 CLEXM 2
		(primitive_site SLICE_X56Y90 SLICEM internal 50)
		(primitive_site SLICE_X57Y90 SLICEX internal 43)
	)
	(tile 108 80 INT_X35Y92 INT 1
		(primitive_site TIEOFF_X48Y184 TIEOFF internal 3)
	)
	(tile 108 81 CLEXL_X35Y92 CLEXL 2
		(primitive_site SLICE_X58Y90 SLICEL internal 45)
		(primitive_site SLICE_X59Y90 SLICEX internal 43)
	)
	(tile 108 82 INT_X36Y92 INT 1
		(primitive_site TIEOFF_X50Y184 TIEOFF internal 3)
	)
	(tile 108 83 INT_INTERFACE_X36Y92 INT_INTERFACE 0
	)
	(tile 108 84 MACCSITE2_X36Y92 MACCSITE2 1
		(primitive_site DSP48_X2Y23 DSP48A1 internal 346)
	)
	(tile 108 85 INT_X37Y92 INT 1
		(primitive_site TIEOFF_X51Y184 TIEOFF internal 3)
	)
	(tile 108 86 CLEXM_X37Y92 CLEXM 2
		(primitive_site SLICE_X60Y90 SLICEM internal 50)
		(primitive_site SLICE_X61Y90 SLICEX internal 43)
	)
	(tile 108 87 INT_X38Y92 INT 1
		(primitive_site TIEOFF_X53Y184 TIEOFF internal 3)
	)
	(tile 108 88 CLEXL_X38Y92 CLEXL 2
		(primitive_site SLICE_X62Y90 SLICEL internal 45)
		(primitive_site SLICE_X63Y90 SLICEX internal 43)
	)
	(tile 108 89 INT_BRAM_X39Y92 INT_BRAM 1
		(primitive_site TIEOFF_X55Y184 TIEOFF internal 3)
	)
	(tile 108 90 INT_INTERFACE_X39Y92 INT_INTERFACE 0
	)
	(tile 108 91 BRAMSITE2_X39Y92 BRAMSITE2 3
		(primitive_site RAMB16_X3Y46 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y46 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y47 RAMB8BWER internal 110)
	)
	(tile 108 92 INT_X40Y92 INT 1
		(primitive_site TIEOFF_X56Y184 TIEOFF internal 3)
	)
	(tile 108 93 CLEXM_X40Y92 CLEXM 2
		(primitive_site SLICE_X64Y90 SLICEM internal 50)
		(primitive_site SLICE_X65Y90 SLICEX internal 43)
	)
	(tile 108 94 INT_X41Y92 INT 1
		(primitive_site TIEOFF_X58Y184 TIEOFF internal 3)
	)
	(tile 108 95 CLEXL_X41Y92 CLEXL 2
		(primitive_site SLICE_X66Y90 SLICEL internal 45)
		(primitive_site SLICE_X67Y90 SLICEX internal 43)
	)
	(tile 108 96 INT_X42Y92 INT 1
		(primitive_site TIEOFF_X60Y184 TIEOFF internal 3)
	)
	(tile 108 97 INT_INTERFACE_X42Y92 INT_INTERFACE 0
	)
	(tile 108 98 NULL_X98Y100 NULL 0
	)
	(tile 108 99 IOI_RTERM_X99Y100 IOI_RTERM 0
	)
	(tile 108 100 EMP_RIOB_X42Y92 EMP_RIOB 0
	)
	(tile 109 0 EMP_LIOB_X0Y99 EMP_LIOB 0
	)
	(tile 109 1 IOI_LTERM_X1Y99 IOI_LTERM 0
	)
	(tile 109 2 INT_X0Y91 INT 1
		(primitive_site TIEOFF_X0Y182 TIEOFF internal 3)
	)
	(tile 109 3 INT_INTERFACE_X0Y91 INT_INTERFACE 0
	)
	(tile 109 4 MCB_MUI0R_X0Y91 MCB_MUI0R 0
	)
	(tile 109 5 INT_X1Y91 INT 1
		(primitive_site TIEOFF_X2Y182 TIEOFF internal 3)
	)
	(tile 109 6 CLEXL_X1Y91 CLEXL 2
		(primitive_site SLICE_X0Y89 SLICEL internal 45)
		(primitive_site SLICE_X1Y89 SLICEX internal 43)
	)
	(tile 109 7 INT_X2Y91 INT 1
		(primitive_site TIEOFF_X4Y182 TIEOFF internal 3)
	)
	(tile 109 8 CLEXM_X2Y91 CLEXM 2
		(primitive_site SLICE_X2Y89 SLICEM internal 50)
		(primitive_site SLICE_X3Y89 SLICEX internal 43)
	)
	(tile 109 9 INT_BRAM_X3Y91 INT_BRAM 1
		(primitive_site TIEOFF_X6Y182 TIEOFF internal 3)
	)
	(tile 109 10 INT_INTERFACE_X3Y91 INT_INTERFACE 0
	)
	(tile 109 11 NULL_X11Y99 NULL 0
	)
	(tile 109 12 INT_X4Y91 INT 1
		(primitive_site TIEOFF_X7Y182 TIEOFF internal 3)
	)
	(tile 109 13 CLEXL_X4Y91 CLEXL 2
		(primitive_site SLICE_X4Y89 SLICEL internal 45)
		(primitive_site SLICE_X5Y89 SLICEX internal 43)
	)
	(tile 109 14 INT_X5Y91 INT 1
		(primitive_site TIEOFF_X9Y182 TIEOFF internal 3)
	)
	(tile 109 15 CLEXM_X5Y91 CLEXM 2
		(primitive_site SLICE_X6Y89 SLICEM internal 50)
		(primitive_site SLICE_X7Y89 SLICEX internal 43)
	)
	(tile 109 16 INT_X6Y91 INT 1
		(primitive_site TIEOFF_X11Y182 TIEOFF internal 3)
	)
	(tile 109 17 CLEXL_X6Y91 CLEXL 2
		(primitive_site SLICE_X8Y89 SLICEL internal 45)
		(primitive_site SLICE_X9Y89 SLICEX internal 43)
	)
	(tile 109 18 INT_X7Y91 INT 1
		(primitive_site TIEOFF_X13Y182 TIEOFF internal 3)
	)
	(tile 109 19 CLEXM_X7Y91 CLEXM 2
		(primitive_site SLICE_X10Y89 SLICEM internal 50)
		(primitive_site SLICE_X11Y89 SLICEX internal 43)
	)
	(tile 109 20 INT_X8Y91 INT 1
		(primitive_site TIEOFF_X15Y182 TIEOFF internal 3)
	)
	(tile 109 21 INT_INTERFACE_X8Y91 INT_INTERFACE 0
	)
	(tile 109 22 NULL_X22Y99 NULL 0
	)
	(tile 109 23 INT_X9Y91 INT 1
		(primitive_site TIEOFF_X16Y182 TIEOFF internal 3)
	)
	(tile 109 24 CLEXL_X9Y91 CLEXL 2
		(primitive_site SLICE_X12Y89 SLICEL internal 45)
		(primitive_site SLICE_X13Y89 SLICEX internal 43)
	)
	(tile 109 25 INT_X10Y91 INT 1
		(primitive_site TIEOFF_X17Y182 TIEOFF internal 3)
	)
	(tile 109 26 CLEXM_X10Y91 CLEXM 2
		(primitive_site SLICE_X14Y89 SLICEM internal 50)
		(primitive_site SLICE_X15Y89 SLICEX internal 43)
	)
	(tile 109 27 INT_X11Y91 INT 1
		(primitive_site TIEOFF_X18Y182 TIEOFF internal 3)
	)
	(tile 109 28 CLEXL_X11Y91 CLEXL 2
		(primitive_site SLICE_X16Y89 SLICEL internal 45)
		(primitive_site SLICE_X17Y89 SLICEX internal 43)
	)
	(tile 109 29 INT_X12Y91 INT 1
		(primitive_site TIEOFF_X19Y182 TIEOFF internal 3)
	)
	(tile 109 30 CLEXM_X12Y91 CLEXM 2
		(primitive_site SLICE_X18Y89 SLICEM internal 50)
		(primitive_site SLICE_X19Y89 SLICEX internal 43)
	)
	(tile 109 31 INT_X13Y91 INT 1
		(primitive_site TIEOFF_X20Y182 TIEOFF internal 3)
	)
	(tile 109 32 CLEXL_X13Y91 CLEXL 2
		(primitive_site SLICE_X20Y89 SLICEL internal 45)
		(primitive_site SLICE_X21Y89 SLICEX internal 43)
	)
	(tile 109 33 INT_BRAM_X14Y91 INT_BRAM 1
		(primitive_site TIEOFF_X21Y182 TIEOFF internal 3)
	)
	(tile 109 34 INT_INTERFACE_X14Y91 INT_INTERFACE 0
	)
	(tile 109 35 NULL_X35Y99 NULL 0
	)
	(tile 109 36 INT_X15Y91 INT 1
		(primitive_site TIEOFF_X22Y182 TIEOFF internal 3)
	)
	(tile 109 37 CLEXM_X15Y91 CLEXM 2
		(primitive_site SLICE_X22Y89 SLICEM internal 50)
		(primitive_site SLICE_X23Y89 SLICEX internal 43)
	)
	(tile 109 38 INT_X16Y91 INT 1
		(primitive_site TIEOFF_X23Y182 TIEOFF internal 3)
	)
	(tile 109 39 CLEXL_X16Y91 CLEXL 2
		(primitive_site SLICE_X24Y89 SLICEL internal 45)
		(primitive_site SLICE_X25Y89 SLICEX internal 43)
	)
	(tile 109 40 INT_X17Y91 INT 1
		(primitive_site TIEOFF_X24Y182 TIEOFF internal 3)
	)
	(tile 109 41 CLEXM_X17Y91 CLEXM 2
		(primitive_site SLICE_X26Y89 SLICEM internal 50)
		(primitive_site SLICE_X27Y89 SLICEX internal 43)
	)
	(tile 109 42 INT_X18Y91 INT 1
		(primitive_site TIEOFF_X25Y182 TIEOFF internal 3)
	)
	(tile 109 43 CLEXL_X18Y91 CLEXL 2
		(primitive_site SLICE_X28Y89 SLICEL internal 45)
		(primitive_site SLICE_X29Y89 SLICEX internal 43)
	)
	(tile 109 44 INT_X19Y91 INT 1
		(primitive_site TIEOFF_X26Y182 TIEOFF internal 3)
	)
	(tile 109 45 CLEXM_X19Y91 CLEXM 2
		(primitive_site SLICE_X30Y89 SLICEM internal 50)
		(primitive_site SLICE_X31Y89 SLICEX internal 43)
	)
	(tile 109 46 INT_X20Y91 INT 1
		(primitive_site TIEOFF_X28Y182 TIEOFF internal 3)
	)
	(tile 109 47 CLEXL_X20Y91 CLEXL 2
		(primitive_site SLICE_X32Y89 SLICEL internal 45)
		(primitive_site SLICE_X33Y89 SLICEX internal 43)
	)
	(tile 109 48 NULL_X48Y99 NULL 0
	)
	(tile 109 49 REG_V_X20Y91 REG_V 0
	)
	(tile 109 50 INT_X21Y91 INT 1
		(primitive_site TIEOFF_X31Y182 TIEOFF internal 3)
	)
	(tile 109 51 CLEXM_X21Y91 CLEXM 2
		(primitive_site SLICE_X34Y89 SLICEM internal 50)
		(primitive_site SLICE_X35Y89 SLICEX internal 43)
	)
	(tile 109 52 INT_X22Y91 INT 1
		(primitive_site TIEOFF_X33Y182 TIEOFF internal 3)
	)
	(tile 109 53 CLEXL_X22Y91 CLEXL 2
		(primitive_site SLICE_X36Y89 SLICEL internal 45)
		(primitive_site SLICE_X37Y89 SLICEX internal 43)
	)
	(tile 109 54 INT_X23Y91 INT 1
		(primitive_site TIEOFF_X35Y182 TIEOFF internal 3)
	)
	(tile 109 55 CLEXM_X23Y91 CLEXM 2
		(primitive_site SLICE_X38Y89 SLICEM internal 50)
		(primitive_site SLICE_X39Y89 SLICEX internal 43)
	)
	(tile 109 56 INT_X24Y91 INT 1
		(primitive_site TIEOFF_X36Y182 TIEOFF internal 3)
	)
	(tile 109 57 CLEXL_X24Y91 CLEXL 2
		(primitive_site SLICE_X40Y89 SLICEL internal 45)
		(primitive_site SLICE_X41Y89 SLICEX internal 43)
	)
	(tile 109 58 INT_X25Y91 INT 1
		(primitive_site TIEOFF_X37Y182 TIEOFF internal 3)
	)
	(tile 109 59 CLEXM_X25Y91 CLEXM 2
		(primitive_site SLICE_X42Y89 SLICEM internal 50)
		(primitive_site SLICE_X43Y89 SLICEX internal 43)
	)
	(tile 109 60 INT_X26Y91 INT 1
		(primitive_site TIEOFF_X38Y182 TIEOFF internal 3)
	)
	(tile 109 61 CLEXL_X26Y91 CLEXL 2
		(primitive_site SLICE_X44Y89 SLICEL internal 45)
		(primitive_site SLICE_X45Y89 SLICEX internal 43)
	)
	(tile 109 62 INT_BRAM_X27Y91 INT_BRAM 1
		(primitive_site TIEOFF_X39Y182 TIEOFF internal 3)
	)
	(tile 109 63 INT_INTERFACE_X27Y91 INT_INTERFACE 0
	)
	(tile 109 64 NULL_X64Y99 NULL 0
	)
	(tile 109 65 INT_X28Y91 INT 1
		(primitive_site TIEOFF_X40Y182 TIEOFF internal 3)
	)
	(tile 109 66 CLEXL_X28Y91 CLEXL 2
		(primitive_site SLICE_X46Y89 SLICEL internal 45)
		(primitive_site SLICE_X47Y89 SLICEX internal 43)
	)
	(tile 109 67 INT_X29Y91 INT 1
		(primitive_site TIEOFF_X41Y182 TIEOFF internal 3)
	)
	(tile 109 68 CLEXM_X29Y91 CLEXM 2
		(primitive_site SLICE_X48Y89 SLICEM internal 50)
		(primitive_site SLICE_X49Y89 SLICEX internal 43)
	)
	(tile 109 69 INT_X30Y91 INT 1
		(primitive_site TIEOFF_X42Y182 TIEOFF internal 3)
	)
	(tile 109 70 CLEXL_X30Y91 CLEXL 2
		(primitive_site SLICE_X50Y89 SLICEL internal 45)
		(primitive_site SLICE_X51Y89 SLICEX internal 43)
	)
	(tile 109 71 INT_X31Y91 INT 1
		(primitive_site TIEOFF_X43Y182 TIEOFF internal 3)
	)
	(tile 109 72 CLEXM_X31Y91 CLEXM 2
		(primitive_site SLICE_X52Y89 SLICEM internal 50)
		(primitive_site SLICE_X53Y89 SLICEX internal 43)
	)
	(tile 109 73 INT_X32Y91 INT 1
		(primitive_site TIEOFF_X44Y182 TIEOFF internal 3)
	)
	(tile 109 74 CLEXL_X32Y91 CLEXL 2
		(primitive_site SLICE_X54Y89 SLICEL internal 45)
		(primitive_site SLICE_X55Y89 SLICEX internal 43)
	)
	(tile 109 75 INT_X33Y91 INT 1
		(primitive_site TIEOFF_X45Y182 TIEOFF internal 3)
	)
	(tile 109 76 INT_INTERFACE_X33Y91 INT_INTERFACE 0
	)
	(tile 109 77 NULL_X77Y99 NULL 0
	)
	(tile 109 78 INT_X34Y91 INT 1
		(primitive_site TIEOFF_X46Y182 TIEOFF internal 3)
	)
	(tile 109 79 CLEXM_X34Y91 CLEXM 2
		(primitive_site SLICE_X56Y89 SLICEM internal 50)
		(primitive_site SLICE_X57Y89 SLICEX internal 43)
	)
	(tile 109 80 INT_X35Y91 INT 1
		(primitive_site TIEOFF_X48Y182 TIEOFF internal 3)
	)
	(tile 109 81 CLEXL_X35Y91 CLEXL 2
		(primitive_site SLICE_X58Y89 SLICEL internal 45)
		(primitive_site SLICE_X59Y89 SLICEX internal 43)
	)
	(tile 109 82 INT_X36Y91 INT 1
		(primitive_site TIEOFF_X50Y182 TIEOFF internal 3)
	)
	(tile 109 83 INT_INTERFACE_X36Y91 INT_INTERFACE 0
	)
	(tile 109 84 NULL_X84Y99 NULL 0
	)
	(tile 109 85 INT_X37Y91 INT 1
		(primitive_site TIEOFF_X51Y182 TIEOFF internal 3)
	)
	(tile 109 86 CLEXM_X37Y91 CLEXM 2
		(primitive_site SLICE_X60Y89 SLICEM internal 50)
		(primitive_site SLICE_X61Y89 SLICEX internal 43)
	)
	(tile 109 87 INT_X38Y91 INT 1
		(primitive_site TIEOFF_X53Y182 TIEOFF internal 3)
	)
	(tile 109 88 CLEXL_X38Y91 CLEXL 2
		(primitive_site SLICE_X62Y89 SLICEL internal 45)
		(primitive_site SLICE_X63Y89 SLICEX internal 43)
	)
	(tile 109 89 INT_BRAM_X39Y91 INT_BRAM 1
		(primitive_site TIEOFF_X55Y182 TIEOFF internal 3)
	)
	(tile 109 90 INT_INTERFACE_X39Y91 INT_INTERFACE 0
	)
	(tile 109 91 NULL_X91Y99 NULL 0
	)
	(tile 109 92 INT_X40Y91 INT 1
		(primitive_site TIEOFF_X56Y182 TIEOFF internal 3)
	)
	(tile 109 93 CLEXM_X40Y91 CLEXM 2
		(primitive_site SLICE_X64Y89 SLICEM internal 50)
		(primitive_site SLICE_X65Y89 SLICEX internal 43)
	)
	(tile 109 94 INT_X41Y91 INT 1
		(primitive_site TIEOFF_X58Y182 TIEOFF internal 3)
	)
	(tile 109 95 CLEXL_X41Y91 CLEXL 2
		(primitive_site SLICE_X66Y89 SLICEL internal 45)
		(primitive_site SLICE_X67Y89 SLICEX internal 43)
	)
	(tile 109 96 INT_X42Y91 INT 1
		(primitive_site TIEOFF_X60Y182 TIEOFF internal 3)
	)
	(tile 109 97 INT_INTERFACE_X42Y91 INT_INTERFACE 0
	)
	(tile 109 98 MCB_MUI0R_X42Y91 MCB_MUI0R 0
	)
	(tile 109 99 IOI_RTERM_X99Y99 IOI_RTERM 0
	)
	(tile 109 100 EMP_RIOB_X42Y91 EMP_RIOB 0
	)
	(tile 110 0 LIOB_X0Y90 LIOB 2
		(primitive_site L3 IOBM bonded 8)
		(primitive_site L1 IOBS bonded 8)
	)
	(tile 110 1 IOI_LTERM_X1Y98 IOI_LTERM 0
	)
	(tile 110 2 LIOI_INT_X0Y90 LIOI_INT 1
		(primitive_site TIEOFF_X0Y180 TIEOFF internal 3)
	)
	(tile 110 3 LIOI_X0Y90 LIOI 7
		(primitive_site OLOGIC_X0Y82 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y82 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y82 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y83 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y83 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y83 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y180 TIEOFF internal 3)
	)
	(tile 110 4 MCB_INT_DQI_X0Y90 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y181 TIEOFF internal 3)
	)
	(tile 110 5 INT_X1Y90 INT 1
		(primitive_site TIEOFF_X2Y180 TIEOFF internal 3)
	)
	(tile 110 6 CLEXL_X1Y90 CLEXL 2
		(primitive_site SLICE_X0Y88 SLICEL internal 45)
		(primitive_site SLICE_X1Y88 SLICEX internal 43)
	)
	(tile 110 7 INT_X2Y90 INT 1
		(primitive_site TIEOFF_X4Y180 TIEOFF internal 3)
	)
	(tile 110 8 CLEXM_X2Y90 CLEXM 2
		(primitive_site SLICE_X2Y88 SLICEM internal 50)
		(primitive_site SLICE_X3Y88 SLICEX internal 43)
	)
	(tile 110 9 INT_BRAM_X3Y90 INT_BRAM 1
		(primitive_site TIEOFF_X6Y180 TIEOFF internal 3)
	)
	(tile 110 10 INT_INTERFACE_X3Y90 INT_INTERFACE 0
	)
	(tile 110 11 NULL_X11Y98 NULL 0
	)
	(tile 110 12 INT_X4Y90 INT 1
		(primitive_site TIEOFF_X7Y180 TIEOFF internal 3)
	)
	(tile 110 13 CLEXL_X4Y90 CLEXL 2
		(primitive_site SLICE_X4Y88 SLICEL internal 45)
		(primitive_site SLICE_X5Y88 SLICEX internal 43)
	)
	(tile 110 14 INT_X5Y90 INT 1
		(primitive_site TIEOFF_X9Y180 TIEOFF internal 3)
	)
	(tile 110 15 CLEXM_X5Y90 CLEXM 2
		(primitive_site SLICE_X6Y88 SLICEM internal 50)
		(primitive_site SLICE_X7Y88 SLICEX internal 43)
	)
	(tile 110 16 INT_X6Y90 INT 1
		(primitive_site TIEOFF_X11Y180 TIEOFF internal 3)
	)
	(tile 110 17 CLEXL_X6Y90 CLEXL 2
		(primitive_site SLICE_X8Y88 SLICEL internal 45)
		(primitive_site SLICE_X9Y88 SLICEX internal 43)
	)
	(tile 110 18 INT_X7Y90 INT 1
		(primitive_site TIEOFF_X13Y180 TIEOFF internal 3)
	)
	(tile 110 19 CLEXM_X7Y90 CLEXM 2
		(primitive_site SLICE_X10Y88 SLICEM internal 50)
		(primitive_site SLICE_X11Y88 SLICEX internal 43)
	)
	(tile 110 20 INT_X8Y90 INT 1
		(primitive_site TIEOFF_X15Y180 TIEOFF internal 3)
	)
	(tile 110 21 INT_INTERFACE_X8Y90 INT_INTERFACE 0
	)
	(tile 110 22 NULL_X22Y98 NULL 0
	)
	(tile 110 23 INT_X9Y90 INT 1
		(primitive_site TIEOFF_X16Y180 TIEOFF internal 3)
	)
	(tile 110 24 CLEXL_X9Y90 CLEXL 2
		(primitive_site SLICE_X12Y88 SLICEL internal 45)
		(primitive_site SLICE_X13Y88 SLICEX internal 43)
	)
	(tile 110 25 INT_X10Y90 INT 1
		(primitive_site TIEOFF_X17Y180 TIEOFF internal 3)
	)
	(tile 110 26 CLEXM_X10Y90 CLEXM 2
		(primitive_site SLICE_X14Y88 SLICEM internal 50)
		(primitive_site SLICE_X15Y88 SLICEX internal 43)
	)
	(tile 110 27 INT_X11Y90 INT 1
		(primitive_site TIEOFF_X18Y180 TIEOFF internal 3)
	)
	(tile 110 28 CLEXL_X11Y90 CLEXL 2
		(primitive_site SLICE_X16Y88 SLICEL internal 45)
		(primitive_site SLICE_X17Y88 SLICEX internal 43)
	)
	(tile 110 29 INT_X12Y90 INT 1
		(primitive_site TIEOFF_X19Y180 TIEOFF internal 3)
	)
	(tile 110 30 CLEXM_X12Y90 CLEXM 2
		(primitive_site SLICE_X18Y88 SLICEM internal 50)
		(primitive_site SLICE_X19Y88 SLICEX internal 43)
	)
	(tile 110 31 INT_X13Y90 INT 1
		(primitive_site TIEOFF_X20Y180 TIEOFF internal 3)
	)
	(tile 110 32 CLEXL_X13Y90 CLEXL 2
		(primitive_site SLICE_X20Y88 SLICEL internal 45)
		(primitive_site SLICE_X21Y88 SLICEX internal 43)
	)
	(tile 110 33 INT_BRAM_X14Y90 INT_BRAM 1
		(primitive_site TIEOFF_X21Y180 TIEOFF internal 3)
	)
	(tile 110 34 INT_INTERFACE_X14Y90 INT_INTERFACE 0
	)
	(tile 110 35 NULL_X35Y98 NULL 0
	)
	(tile 110 36 INT_X15Y90 INT 1
		(primitive_site TIEOFF_X22Y180 TIEOFF internal 3)
	)
	(tile 110 37 CLEXM_X15Y90 CLEXM 2
		(primitive_site SLICE_X22Y88 SLICEM internal 50)
		(primitive_site SLICE_X23Y88 SLICEX internal 43)
	)
	(tile 110 38 INT_X16Y90 INT 1
		(primitive_site TIEOFF_X23Y180 TIEOFF internal 3)
	)
	(tile 110 39 CLEXL_X16Y90 CLEXL 2
		(primitive_site SLICE_X24Y88 SLICEL internal 45)
		(primitive_site SLICE_X25Y88 SLICEX internal 43)
	)
	(tile 110 40 INT_X17Y90 INT 1
		(primitive_site TIEOFF_X24Y180 TIEOFF internal 3)
	)
	(tile 110 41 CLEXM_X17Y90 CLEXM 2
		(primitive_site SLICE_X26Y88 SLICEM internal 50)
		(primitive_site SLICE_X27Y88 SLICEX internal 43)
	)
	(tile 110 42 INT_X18Y90 INT 1
		(primitive_site TIEOFF_X25Y180 TIEOFF internal 3)
	)
	(tile 110 43 CLEXL_X18Y90 CLEXL 2
		(primitive_site SLICE_X28Y88 SLICEL internal 45)
		(primitive_site SLICE_X29Y88 SLICEX internal 43)
	)
	(tile 110 44 INT_X19Y90 INT 1
		(primitive_site TIEOFF_X26Y180 TIEOFF internal 3)
	)
	(tile 110 45 CLEXM_X19Y90 CLEXM 2
		(primitive_site SLICE_X30Y88 SLICEM internal 50)
		(primitive_site SLICE_X31Y88 SLICEX internal 43)
	)
	(tile 110 46 INT_X20Y90 INT 1
		(primitive_site TIEOFF_X28Y180 TIEOFF internal 3)
	)
	(tile 110 47 CLEXL_X20Y90 CLEXL 2
		(primitive_site SLICE_X32Y88 SLICEL internal 45)
		(primitive_site SLICE_X33Y88 SLICEX internal 43)
	)
	(tile 110 48 NULL_X48Y98 NULL 0
	)
	(tile 110 49 REG_V_X20Y90 REG_V 0
	)
	(tile 110 50 INT_X21Y90 INT 1
		(primitive_site TIEOFF_X31Y180 TIEOFF internal 3)
	)
	(tile 110 51 CLEXM_X21Y90 CLEXM 2
		(primitive_site SLICE_X34Y88 SLICEM internal 50)
		(primitive_site SLICE_X35Y88 SLICEX internal 43)
	)
	(tile 110 52 INT_X22Y90 INT 1
		(primitive_site TIEOFF_X33Y180 TIEOFF internal 3)
	)
	(tile 110 53 CLEXL_X22Y90 CLEXL 2
		(primitive_site SLICE_X36Y88 SLICEL internal 45)
		(primitive_site SLICE_X37Y88 SLICEX internal 43)
	)
	(tile 110 54 INT_X23Y90 INT 1
		(primitive_site TIEOFF_X35Y180 TIEOFF internal 3)
	)
	(tile 110 55 CLEXM_X23Y90 CLEXM 2
		(primitive_site SLICE_X38Y88 SLICEM internal 50)
		(primitive_site SLICE_X39Y88 SLICEX internal 43)
	)
	(tile 110 56 INT_X24Y90 INT 1
		(primitive_site TIEOFF_X36Y180 TIEOFF internal 3)
	)
	(tile 110 57 CLEXL_X24Y90 CLEXL 2
		(primitive_site SLICE_X40Y88 SLICEL internal 45)
		(primitive_site SLICE_X41Y88 SLICEX internal 43)
	)
	(tile 110 58 INT_X25Y90 INT 1
		(primitive_site TIEOFF_X37Y180 TIEOFF internal 3)
	)
	(tile 110 59 CLEXM_X25Y90 CLEXM 2
		(primitive_site SLICE_X42Y88 SLICEM internal 50)
		(primitive_site SLICE_X43Y88 SLICEX internal 43)
	)
	(tile 110 60 INT_X26Y90 INT 1
		(primitive_site TIEOFF_X38Y180 TIEOFF internal 3)
	)
	(tile 110 61 CLEXL_X26Y90 CLEXL 2
		(primitive_site SLICE_X44Y88 SLICEL internal 45)
		(primitive_site SLICE_X45Y88 SLICEX internal 43)
	)
	(tile 110 62 INT_BRAM_X27Y90 INT_BRAM 1
		(primitive_site TIEOFF_X39Y180 TIEOFF internal 3)
	)
	(tile 110 63 INT_INTERFACE_X27Y90 INT_INTERFACE 0
	)
	(tile 110 64 NULL_X64Y98 NULL 0
	)
	(tile 110 65 INT_X28Y90 INT 1
		(primitive_site TIEOFF_X40Y180 TIEOFF internal 3)
	)
	(tile 110 66 CLEXL_X28Y90 CLEXL 2
		(primitive_site SLICE_X46Y88 SLICEL internal 45)
		(primitive_site SLICE_X47Y88 SLICEX internal 43)
	)
	(tile 110 67 INT_X29Y90 INT 1
		(primitive_site TIEOFF_X41Y180 TIEOFF internal 3)
	)
	(tile 110 68 CLEXM_X29Y90 CLEXM 2
		(primitive_site SLICE_X48Y88 SLICEM internal 50)
		(primitive_site SLICE_X49Y88 SLICEX internal 43)
	)
	(tile 110 69 INT_X30Y90 INT 1
		(primitive_site TIEOFF_X42Y180 TIEOFF internal 3)
	)
	(tile 110 70 CLEXL_X30Y90 CLEXL 2
		(primitive_site SLICE_X50Y88 SLICEL internal 45)
		(primitive_site SLICE_X51Y88 SLICEX internal 43)
	)
	(tile 110 71 INT_X31Y90 INT 1
		(primitive_site TIEOFF_X43Y180 TIEOFF internal 3)
	)
	(tile 110 72 CLEXM_X31Y90 CLEXM 2
		(primitive_site SLICE_X52Y88 SLICEM internal 50)
		(primitive_site SLICE_X53Y88 SLICEX internal 43)
	)
	(tile 110 73 INT_X32Y90 INT 1
		(primitive_site TIEOFF_X44Y180 TIEOFF internal 3)
	)
	(tile 110 74 CLEXL_X32Y90 CLEXL 2
		(primitive_site SLICE_X54Y88 SLICEL internal 45)
		(primitive_site SLICE_X55Y88 SLICEX internal 43)
	)
	(tile 110 75 INT_X33Y90 INT 1
		(primitive_site TIEOFF_X45Y180 TIEOFF internal 3)
	)
	(tile 110 76 INT_INTERFACE_X33Y90 INT_INTERFACE 0
	)
	(tile 110 77 NULL_X77Y98 NULL 0
	)
	(tile 110 78 INT_X34Y90 INT 1
		(primitive_site TIEOFF_X46Y180 TIEOFF internal 3)
	)
	(tile 110 79 CLEXM_X34Y90 CLEXM 2
		(primitive_site SLICE_X56Y88 SLICEM internal 50)
		(primitive_site SLICE_X57Y88 SLICEX internal 43)
	)
	(tile 110 80 INT_X35Y90 INT 1
		(primitive_site TIEOFF_X48Y180 TIEOFF internal 3)
	)
	(tile 110 81 CLEXL_X35Y90 CLEXL 2
		(primitive_site SLICE_X58Y88 SLICEL internal 45)
		(primitive_site SLICE_X59Y88 SLICEX internal 43)
	)
	(tile 110 82 INT_X36Y90 INT 1
		(primitive_site TIEOFF_X50Y180 TIEOFF internal 3)
	)
	(tile 110 83 INT_INTERFACE_X36Y90 INT_INTERFACE 0
	)
	(tile 110 84 NULL_X84Y98 NULL 0
	)
	(tile 110 85 INT_X37Y90 INT 1
		(primitive_site TIEOFF_X51Y180 TIEOFF internal 3)
	)
	(tile 110 86 CLEXM_X37Y90 CLEXM 2
		(primitive_site SLICE_X60Y88 SLICEM internal 50)
		(primitive_site SLICE_X61Y88 SLICEX internal 43)
	)
	(tile 110 87 INT_X38Y90 INT 1
		(primitive_site TIEOFF_X53Y180 TIEOFF internal 3)
	)
	(tile 110 88 CLEXL_X38Y90 CLEXL 2
		(primitive_site SLICE_X62Y88 SLICEL internal 45)
		(primitive_site SLICE_X63Y88 SLICEX internal 43)
	)
	(tile 110 89 INT_BRAM_X39Y90 INT_BRAM 1
		(primitive_site TIEOFF_X55Y180 TIEOFF internal 3)
	)
	(tile 110 90 INT_INTERFACE_X39Y90 INT_INTERFACE 0
	)
	(tile 110 91 NULL_X91Y98 NULL 0
	)
	(tile 110 92 INT_X40Y90 INT 1
		(primitive_site TIEOFF_X56Y180 TIEOFF internal 3)
	)
	(tile 110 93 CLEXM_X40Y90 CLEXM 2
		(primitive_site SLICE_X64Y88 SLICEM internal 50)
		(primitive_site SLICE_X65Y88 SLICEX internal 43)
	)
	(tile 110 94 INT_X41Y90 INT 1
		(primitive_site TIEOFF_X58Y180 TIEOFF internal 3)
	)
	(tile 110 95 CLEXL_X41Y90 CLEXL 2
		(primitive_site SLICE_X66Y88 SLICEL internal 45)
		(primitive_site SLICE_X67Y88 SLICEX internal 43)
	)
	(tile 110 96 IOI_INT_X42Y90 IOI_INT 1
		(primitive_site TIEOFF_X60Y180 TIEOFF internal 3)
	)
	(tile 110 97 RIOI_X42Y90 RIOI 7
		(primitive_site OLOGIC_X17Y82 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y82 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y82 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y83 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y83 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y83 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y180 TIEOFF internal 3)
	)
	(tile 110 98 MCB_INT_DQI_X42Y90 MCB_INT_DQI 1
		(primitive_site TIEOFF_X61Y181 TIEOFF internal 3)
	)
	(tile 110 99 IOI_RTERM_X99Y98 IOI_RTERM 0
	)
	(tile 110 100 RIOB_X42Y90 RIOB 2
		(primitive_site M22 IOBS bonded 8)
		(primitive_site M21 IOBM bonded 8)
	)
	(tile 111 0 EMP_LIOB_X0Y97 EMP_LIOB 0
	)
	(tile 111 1 IOI_LTERM_X1Y97 IOI_LTERM 0
	)
	(tile 111 2 INT_X0Y89 INT 1
		(primitive_site TIEOFF_X0Y178 TIEOFF internal 3)
	)
	(tile 111 3 INT_INTERFACE_X0Y89 INT_INTERFACE 0
	)
	(tile 111 4 NULL_X4Y97 NULL 0
	)
	(tile 111 5 INT_X1Y89 INT 1
		(primitive_site TIEOFF_X2Y178 TIEOFF internal 3)
	)
	(tile 111 6 CLEXL_X1Y89 CLEXL 2
		(primitive_site SLICE_X0Y87 SLICEL internal 45)
		(primitive_site SLICE_X1Y87 SLICEX internal 43)
	)
	(tile 111 7 INT_X2Y89 INT 1
		(primitive_site TIEOFF_X4Y178 TIEOFF internal 3)
	)
	(tile 111 8 CLEXM_X2Y89 CLEXM 2
		(primitive_site SLICE_X2Y87 SLICEM internal 50)
		(primitive_site SLICE_X3Y87 SLICEX internal 43)
	)
	(tile 111 9 INT_BRAM_X3Y89 INT_BRAM 1
		(primitive_site TIEOFF_X6Y178 TIEOFF internal 3)
	)
	(tile 111 10 INT_INTERFACE_X3Y89 INT_INTERFACE 0
	)
	(tile 111 11 NULL_X11Y97 NULL 0
	)
	(tile 111 12 INT_X4Y89 INT 1
		(primitive_site TIEOFF_X7Y178 TIEOFF internal 3)
	)
	(tile 111 13 CLEXL_X4Y89 CLEXL 2
		(primitive_site SLICE_X4Y87 SLICEL internal 45)
		(primitive_site SLICE_X5Y87 SLICEX internal 43)
	)
	(tile 111 14 INT_X5Y89 INT 1
		(primitive_site TIEOFF_X9Y178 TIEOFF internal 3)
	)
	(tile 111 15 CLEXM_X5Y89 CLEXM 2
		(primitive_site SLICE_X6Y87 SLICEM internal 50)
		(primitive_site SLICE_X7Y87 SLICEX internal 43)
	)
	(tile 111 16 INT_X6Y89 INT 1
		(primitive_site TIEOFF_X11Y178 TIEOFF internal 3)
	)
	(tile 111 17 CLEXL_X6Y89 CLEXL 2
		(primitive_site SLICE_X8Y87 SLICEL internal 45)
		(primitive_site SLICE_X9Y87 SLICEX internal 43)
	)
	(tile 111 18 INT_X7Y89 INT 1
		(primitive_site TIEOFF_X13Y178 TIEOFF internal 3)
	)
	(tile 111 19 CLEXM_X7Y89 CLEXM 2
		(primitive_site SLICE_X10Y87 SLICEM internal 50)
		(primitive_site SLICE_X11Y87 SLICEX internal 43)
	)
	(tile 111 20 INT_X8Y89 INT 1
		(primitive_site TIEOFF_X15Y178 TIEOFF internal 3)
	)
	(tile 111 21 INT_INTERFACE_X8Y89 INT_INTERFACE 0
	)
	(tile 111 22 NULL_X22Y97 NULL 0
	)
	(tile 111 23 INT_X9Y89 INT 1
		(primitive_site TIEOFF_X16Y178 TIEOFF internal 3)
	)
	(tile 111 24 CLEXL_X9Y89 CLEXL 2
		(primitive_site SLICE_X12Y87 SLICEL internal 45)
		(primitive_site SLICE_X13Y87 SLICEX internal 43)
	)
	(tile 111 25 INT_X10Y89 INT 1
		(primitive_site TIEOFF_X17Y178 TIEOFF internal 3)
	)
	(tile 111 26 CLEXM_X10Y89 CLEXM 2
		(primitive_site SLICE_X14Y87 SLICEM internal 50)
		(primitive_site SLICE_X15Y87 SLICEX internal 43)
	)
	(tile 111 27 INT_X11Y89 INT 1
		(primitive_site TIEOFF_X18Y178 TIEOFF internal 3)
	)
	(tile 111 28 CLEXL_X11Y89 CLEXL 2
		(primitive_site SLICE_X16Y87 SLICEL internal 45)
		(primitive_site SLICE_X17Y87 SLICEX internal 43)
	)
	(tile 111 29 INT_X12Y89 INT 1
		(primitive_site TIEOFF_X19Y178 TIEOFF internal 3)
	)
	(tile 111 30 CLEXM_X12Y89 CLEXM 2
		(primitive_site SLICE_X18Y87 SLICEM internal 50)
		(primitive_site SLICE_X19Y87 SLICEX internal 43)
	)
	(tile 111 31 INT_X13Y89 INT 1
		(primitive_site TIEOFF_X20Y178 TIEOFF internal 3)
	)
	(tile 111 32 CLEXL_X13Y89 CLEXL 2
		(primitive_site SLICE_X20Y87 SLICEL internal 45)
		(primitive_site SLICE_X21Y87 SLICEX internal 43)
	)
	(tile 111 33 INT_BRAM_X14Y89 INT_BRAM 1
		(primitive_site TIEOFF_X21Y178 TIEOFF internal 3)
	)
	(tile 111 34 INT_INTERFACE_X14Y89 INT_INTERFACE 0
	)
	(tile 111 35 NULL_X35Y97 NULL 0
	)
	(tile 111 36 INT_X15Y89 INT 1
		(primitive_site TIEOFF_X22Y178 TIEOFF internal 3)
	)
	(tile 111 37 CLEXM_X15Y89 CLEXM 2
		(primitive_site SLICE_X22Y87 SLICEM internal 50)
		(primitive_site SLICE_X23Y87 SLICEX internal 43)
	)
	(tile 111 38 INT_X16Y89 INT 1
		(primitive_site TIEOFF_X23Y178 TIEOFF internal 3)
	)
	(tile 111 39 CLEXL_X16Y89 CLEXL 2
		(primitive_site SLICE_X24Y87 SLICEL internal 45)
		(primitive_site SLICE_X25Y87 SLICEX internal 43)
	)
	(tile 111 40 INT_X17Y89 INT 1
		(primitive_site TIEOFF_X24Y178 TIEOFF internal 3)
	)
	(tile 111 41 CLEXM_X17Y89 CLEXM 2
		(primitive_site SLICE_X26Y87 SLICEM internal 50)
		(primitive_site SLICE_X27Y87 SLICEX internal 43)
	)
	(tile 111 42 INT_X18Y89 INT 1
		(primitive_site TIEOFF_X25Y178 TIEOFF internal 3)
	)
	(tile 111 43 CLEXL_X18Y89 CLEXL 2
		(primitive_site SLICE_X28Y87 SLICEL internal 45)
		(primitive_site SLICE_X29Y87 SLICEX internal 43)
	)
	(tile 111 44 INT_X19Y89 INT 1
		(primitive_site TIEOFF_X26Y178 TIEOFF internal 3)
	)
	(tile 111 45 CLEXM_X19Y89 CLEXM 2
		(primitive_site SLICE_X30Y87 SLICEM internal 50)
		(primitive_site SLICE_X31Y87 SLICEX internal 43)
	)
	(tile 111 46 INT_X20Y89 INT 1
		(primitive_site TIEOFF_X28Y178 TIEOFF internal 3)
	)
	(tile 111 47 CLEXL_X20Y89 CLEXL 2
		(primitive_site SLICE_X32Y87 SLICEL internal 45)
		(primitive_site SLICE_X33Y87 SLICEX internal 43)
	)
	(tile 111 48 NULL_X48Y97 NULL 0
	)
	(tile 111 49 REG_V_X20Y89 REG_V 0
	)
	(tile 111 50 INT_X21Y89 INT 1
		(primitive_site TIEOFF_X31Y178 TIEOFF internal 3)
	)
	(tile 111 51 CLEXM_X21Y89 CLEXM 2
		(primitive_site SLICE_X34Y87 SLICEM internal 50)
		(primitive_site SLICE_X35Y87 SLICEX internal 43)
	)
	(tile 111 52 INT_X22Y89 INT 1
		(primitive_site TIEOFF_X33Y178 TIEOFF internal 3)
	)
	(tile 111 53 CLEXL_X22Y89 CLEXL 2
		(primitive_site SLICE_X36Y87 SLICEL internal 45)
		(primitive_site SLICE_X37Y87 SLICEX internal 43)
	)
	(tile 111 54 INT_X23Y89 INT 1
		(primitive_site TIEOFF_X35Y178 TIEOFF internal 3)
	)
	(tile 111 55 CLEXM_X23Y89 CLEXM 2
		(primitive_site SLICE_X38Y87 SLICEM internal 50)
		(primitive_site SLICE_X39Y87 SLICEX internal 43)
	)
	(tile 111 56 INT_X24Y89 INT 1
		(primitive_site TIEOFF_X36Y178 TIEOFF internal 3)
	)
	(tile 111 57 CLEXL_X24Y89 CLEXL 2
		(primitive_site SLICE_X40Y87 SLICEL internal 45)
		(primitive_site SLICE_X41Y87 SLICEX internal 43)
	)
	(tile 111 58 INT_X25Y89 INT 1
		(primitive_site TIEOFF_X37Y178 TIEOFF internal 3)
	)
	(tile 111 59 CLEXM_X25Y89 CLEXM 2
		(primitive_site SLICE_X42Y87 SLICEM internal 50)
		(primitive_site SLICE_X43Y87 SLICEX internal 43)
	)
	(tile 111 60 INT_X26Y89 INT 1
		(primitive_site TIEOFF_X38Y178 TIEOFF internal 3)
	)
	(tile 111 61 CLEXL_X26Y89 CLEXL 2
		(primitive_site SLICE_X44Y87 SLICEL internal 45)
		(primitive_site SLICE_X45Y87 SLICEX internal 43)
	)
	(tile 111 62 INT_BRAM_X27Y89 INT_BRAM 1
		(primitive_site TIEOFF_X39Y178 TIEOFF internal 3)
	)
	(tile 111 63 INT_INTERFACE_X27Y89 INT_INTERFACE 0
	)
	(tile 111 64 NULL_X64Y97 NULL 0
	)
	(tile 111 65 INT_X28Y89 INT 1
		(primitive_site TIEOFF_X40Y178 TIEOFF internal 3)
	)
	(tile 111 66 CLEXL_X28Y89 CLEXL 2
		(primitive_site SLICE_X46Y87 SLICEL internal 45)
		(primitive_site SLICE_X47Y87 SLICEX internal 43)
	)
	(tile 111 67 INT_X29Y89 INT 1
		(primitive_site TIEOFF_X41Y178 TIEOFF internal 3)
	)
	(tile 111 68 CLEXM_X29Y89 CLEXM 2
		(primitive_site SLICE_X48Y87 SLICEM internal 50)
		(primitive_site SLICE_X49Y87 SLICEX internal 43)
	)
	(tile 111 69 INT_X30Y89 INT 1
		(primitive_site TIEOFF_X42Y178 TIEOFF internal 3)
	)
	(tile 111 70 CLEXL_X30Y89 CLEXL 2
		(primitive_site SLICE_X50Y87 SLICEL internal 45)
		(primitive_site SLICE_X51Y87 SLICEX internal 43)
	)
	(tile 111 71 INT_X31Y89 INT 1
		(primitive_site TIEOFF_X43Y178 TIEOFF internal 3)
	)
	(tile 111 72 CLEXM_X31Y89 CLEXM 2
		(primitive_site SLICE_X52Y87 SLICEM internal 50)
		(primitive_site SLICE_X53Y87 SLICEX internal 43)
	)
	(tile 111 73 INT_X32Y89 INT 1
		(primitive_site TIEOFF_X44Y178 TIEOFF internal 3)
	)
	(tile 111 74 CLEXL_X32Y89 CLEXL 2
		(primitive_site SLICE_X54Y87 SLICEL internal 45)
		(primitive_site SLICE_X55Y87 SLICEX internal 43)
	)
	(tile 111 75 INT_X33Y89 INT 1
		(primitive_site TIEOFF_X45Y178 TIEOFF internal 3)
	)
	(tile 111 76 INT_INTERFACE_X33Y89 INT_INTERFACE 0
	)
	(tile 111 77 NULL_X77Y97 NULL 0
	)
	(tile 111 78 INT_X34Y89 INT 1
		(primitive_site TIEOFF_X46Y178 TIEOFF internal 3)
	)
	(tile 111 79 CLEXM_X34Y89 CLEXM 2
		(primitive_site SLICE_X56Y87 SLICEM internal 50)
		(primitive_site SLICE_X57Y87 SLICEX internal 43)
	)
	(tile 111 80 INT_X35Y89 INT 1
		(primitive_site TIEOFF_X48Y178 TIEOFF internal 3)
	)
	(tile 111 81 CLEXL_X35Y89 CLEXL 2
		(primitive_site SLICE_X58Y87 SLICEL internal 45)
		(primitive_site SLICE_X59Y87 SLICEX internal 43)
	)
	(tile 111 82 INT_X36Y89 INT 1
		(primitive_site TIEOFF_X50Y178 TIEOFF internal 3)
	)
	(tile 111 83 INT_INTERFACE_X36Y89 INT_INTERFACE 0
	)
	(tile 111 84 NULL_X84Y97 NULL 0
	)
	(tile 111 85 INT_X37Y89 INT 1
		(primitive_site TIEOFF_X51Y178 TIEOFF internal 3)
	)
	(tile 111 86 CLEXM_X37Y89 CLEXM 2
		(primitive_site SLICE_X60Y87 SLICEM internal 50)
		(primitive_site SLICE_X61Y87 SLICEX internal 43)
	)
	(tile 111 87 INT_X38Y89 INT 1
		(primitive_site TIEOFF_X53Y178 TIEOFF internal 3)
	)
	(tile 111 88 CLEXL_X38Y89 CLEXL 2
		(primitive_site SLICE_X62Y87 SLICEL internal 45)
		(primitive_site SLICE_X63Y87 SLICEX internal 43)
	)
	(tile 111 89 INT_BRAM_X39Y89 INT_BRAM 1
		(primitive_site TIEOFF_X55Y178 TIEOFF internal 3)
	)
	(tile 111 90 INT_INTERFACE_X39Y89 INT_INTERFACE 0
	)
	(tile 111 91 NULL_X91Y97 NULL 0
	)
	(tile 111 92 INT_X40Y89 INT 1
		(primitive_site TIEOFF_X56Y178 TIEOFF internal 3)
	)
	(tile 111 93 CLEXM_X40Y89 CLEXM 2
		(primitive_site SLICE_X64Y87 SLICEM internal 50)
		(primitive_site SLICE_X65Y87 SLICEX internal 43)
	)
	(tile 111 94 INT_X41Y89 INT 1
		(primitive_site TIEOFF_X58Y178 TIEOFF internal 3)
	)
	(tile 111 95 CLEXL_X41Y89 CLEXL 2
		(primitive_site SLICE_X66Y87 SLICEL internal 45)
		(primitive_site SLICE_X67Y87 SLICEX internal 43)
	)
	(tile 111 96 INT_X42Y89 INT 1
		(primitive_site TIEOFF_X60Y178 TIEOFF internal 3)
	)
	(tile 111 97 INT_INTERFACE_X42Y89 INT_INTERFACE 0
	)
	(tile 111 98 NULL_X98Y97 NULL 0
	)
	(tile 111 99 IOI_RTERM_X99Y97 IOI_RTERM 0
	)
	(tile 111 100 EMP_RIOB_X42Y89 EMP_RIOB 0
	)
	(tile 112 0 EMP_LIOB_X0Y96 EMP_LIOB 0
	)
	(tile 112 1 IOI_LTERM_X1Y96 IOI_LTERM 0
	)
	(tile 112 2 INT_X0Y88 INT 1
		(primitive_site TIEOFF_X0Y176 TIEOFF internal 3)
	)
	(tile 112 3 INT_INTERFACE_X0Y88 INT_INTERFACE 0
	)
	(tile 112 4 MCB_MUI0W_X0Y88 MCB_MUI0W 0
	)
	(tile 112 5 INT_X1Y88 INT 1
		(primitive_site TIEOFF_X2Y176 TIEOFF internal 3)
	)
	(tile 112 6 CLEXL_X1Y88 CLEXL 2
		(primitive_site SLICE_X0Y86 SLICEL internal 45)
		(primitive_site SLICE_X1Y86 SLICEX internal 43)
	)
	(tile 112 7 INT_X2Y88 INT 1
		(primitive_site TIEOFF_X4Y176 TIEOFF internal 3)
	)
	(tile 112 8 CLEXM_X2Y88 CLEXM 2
		(primitive_site SLICE_X2Y86 SLICEM internal 50)
		(primitive_site SLICE_X3Y86 SLICEX internal 43)
	)
	(tile 112 9 INT_BRAM_X3Y88 INT_BRAM 1
		(primitive_site TIEOFF_X6Y176 TIEOFF internal 3)
	)
	(tile 112 10 INT_INTERFACE_X3Y88 INT_INTERFACE 0
	)
	(tile 112 11 BRAMSITE2_X3Y88 BRAMSITE2 3
		(primitive_site RAMB16_X0Y44 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y44 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y45 RAMB8BWER internal 110)
	)
	(tile 112 12 INT_X4Y88 INT 1
		(primitive_site TIEOFF_X7Y176 TIEOFF internal 3)
	)
	(tile 112 13 CLEXL_X4Y88 CLEXL 2
		(primitive_site SLICE_X4Y86 SLICEL internal 45)
		(primitive_site SLICE_X5Y86 SLICEX internal 43)
	)
	(tile 112 14 INT_X5Y88 INT 1
		(primitive_site TIEOFF_X9Y176 TIEOFF internal 3)
	)
	(tile 112 15 CLEXM_X5Y88 CLEXM 2
		(primitive_site SLICE_X6Y86 SLICEM internal 50)
		(primitive_site SLICE_X7Y86 SLICEX internal 43)
	)
	(tile 112 16 INT_X6Y88 INT 1
		(primitive_site TIEOFF_X11Y176 TIEOFF internal 3)
	)
	(tile 112 17 CLEXL_X6Y88 CLEXL 2
		(primitive_site SLICE_X8Y86 SLICEL internal 45)
		(primitive_site SLICE_X9Y86 SLICEX internal 43)
	)
	(tile 112 18 INT_X7Y88 INT 1
		(primitive_site TIEOFF_X13Y176 TIEOFF internal 3)
	)
	(tile 112 19 CLEXM_X7Y88 CLEXM 2
		(primitive_site SLICE_X10Y86 SLICEM internal 50)
		(primitive_site SLICE_X11Y86 SLICEX internal 43)
	)
	(tile 112 20 INT_X8Y88 INT 1
		(primitive_site TIEOFF_X15Y176 TIEOFF internal 3)
	)
	(tile 112 21 INT_INTERFACE_X8Y88 INT_INTERFACE 0
	)
	(tile 112 22 MACCSITE2_X8Y88 MACCSITE2 1
		(primitive_site DSP48_X0Y22 DSP48A1 internal 346)
	)
	(tile 112 23 INT_X9Y88 INT 1
		(primitive_site TIEOFF_X16Y176 TIEOFF internal 3)
	)
	(tile 112 24 CLEXL_X9Y88 CLEXL 2
		(primitive_site SLICE_X12Y86 SLICEL internal 45)
		(primitive_site SLICE_X13Y86 SLICEX internal 43)
	)
	(tile 112 25 INT_X10Y88 INT 1
		(primitive_site TIEOFF_X17Y176 TIEOFF internal 3)
	)
	(tile 112 26 CLEXM_X10Y88 CLEXM 2
		(primitive_site SLICE_X14Y86 SLICEM internal 50)
		(primitive_site SLICE_X15Y86 SLICEX internal 43)
	)
	(tile 112 27 INT_X11Y88 INT 1
		(primitive_site TIEOFF_X18Y176 TIEOFF internal 3)
	)
	(tile 112 28 CLEXL_X11Y88 CLEXL 2
		(primitive_site SLICE_X16Y86 SLICEL internal 45)
		(primitive_site SLICE_X17Y86 SLICEX internal 43)
	)
	(tile 112 29 INT_X12Y88 INT 1
		(primitive_site TIEOFF_X19Y176 TIEOFF internal 3)
	)
	(tile 112 30 CLEXM_X12Y88 CLEXM 2
		(primitive_site SLICE_X18Y86 SLICEM internal 50)
		(primitive_site SLICE_X19Y86 SLICEX internal 43)
	)
	(tile 112 31 INT_X13Y88 INT 1
		(primitive_site TIEOFF_X20Y176 TIEOFF internal 3)
	)
	(tile 112 32 CLEXL_X13Y88 CLEXL 2
		(primitive_site SLICE_X20Y86 SLICEL internal 45)
		(primitive_site SLICE_X21Y86 SLICEX internal 43)
	)
	(tile 112 33 INT_BRAM_X14Y88 INT_BRAM 1
		(primitive_site TIEOFF_X21Y176 TIEOFF internal 3)
	)
	(tile 112 34 INT_INTERFACE_X14Y88 INT_INTERFACE 0
	)
	(tile 112 35 BRAMSITE2_X14Y88 BRAMSITE2 3
		(primitive_site RAMB16_X1Y44 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y44 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y45 RAMB8BWER internal 110)
	)
	(tile 112 36 INT_X15Y88 INT 1
		(primitive_site TIEOFF_X22Y176 TIEOFF internal 3)
	)
	(tile 112 37 CLEXM_X15Y88 CLEXM 2
		(primitive_site SLICE_X22Y86 SLICEM internal 50)
		(primitive_site SLICE_X23Y86 SLICEX internal 43)
	)
	(tile 112 38 INT_X16Y88 INT 1
		(primitive_site TIEOFF_X23Y176 TIEOFF internal 3)
	)
	(tile 112 39 CLEXL_X16Y88 CLEXL 2
		(primitive_site SLICE_X24Y86 SLICEL internal 45)
		(primitive_site SLICE_X25Y86 SLICEX internal 43)
	)
	(tile 112 40 INT_X17Y88 INT 1
		(primitive_site TIEOFF_X24Y176 TIEOFF internal 3)
	)
	(tile 112 41 CLEXM_X17Y88 CLEXM 2
		(primitive_site SLICE_X26Y86 SLICEM internal 50)
		(primitive_site SLICE_X27Y86 SLICEX internal 43)
	)
	(tile 112 42 INT_X18Y88 INT 1
		(primitive_site TIEOFF_X25Y176 TIEOFF internal 3)
	)
	(tile 112 43 CLEXL_X18Y88 CLEXL 2
		(primitive_site SLICE_X28Y86 SLICEL internal 45)
		(primitive_site SLICE_X29Y86 SLICEX internal 43)
	)
	(tile 112 44 INT_X19Y88 INT 1
		(primitive_site TIEOFF_X26Y176 TIEOFF internal 3)
	)
	(tile 112 45 CLEXM_X19Y88 CLEXM 2
		(primitive_site SLICE_X30Y86 SLICEM internal 50)
		(primitive_site SLICE_X31Y86 SLICEX internal 43)
	)
	(tile 112 46 IOI_INT_X20Y88 IOI_INT 1
		(primitive_site TIEOFF_X28Y176 TIEOFF internal 3)
	)
	(tile 112 47 INT_INTERFACE_IOI_X20Y88 INT_INTERFACE_IOI 0
	)
	(tile 112 48 CMT_PLL2_BOT_X20Y88 CMT_PLL2_BOT 2
		(primitive_site TIEOFF_X30Y177 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y2 PLL_ADV internal 99)
	)
	(tile 112 49 REG_V_X20Y88 REG_V 0
	)
	(tile 112 50 INT_X21Y88 INT 1
		(primitive_site TIEOFF_X31Y176 TIEOFF internal 3)
	)
	(tile 112 51 CLEXM_X21Y88 CLEXM 2
		(primitive_site SLICE_X34Y86 SLICEM internal 50)
		(primitive_site SLICE_X35Y86 SLICEX internal 43)
	)
	(tile 112 52 INT_X22Y88 INT 1
		(primitive_site TIEOFF_X33Y176 TIEOFF internal 3)
	)
	(tile 112 53 CLEXL_X22Y88 CLEXL 2
		(primitive_site SLICE_X36Y86 SLICEL internal 45)
		(primitive_site SLICE_X37Y86 SLICEX internal 43)
	)
	(tile 112 54 INT_X23Y88 INT 1
		(primitive_site TIEOFF_X35Y176 TIEOFF internal 3)
	)
	(tile 112 55 CLEXM_X23Y88 CLEXM 2
		(primitive_site SLICE_X38Y86 SLICEM internal 50)
		(primitive_site SLICE_X39Y86 SLICEX internal 43)
	)
	(tile 112 56 INT_X24Y88 INT 1
		(primitive_site TIEOFF_X36Y176 TIEOFF internal 3)
	)
	(tile 112 57 CLEXL_X24Y88 CLEXL 2
		(primitive_site SLICE_X40Y86 SLICEL internal 45)
		(primitive_site SLICE_X41Y86 SLICEX internal 43)
	)
	(tile 112 58 INT_X25Y88 INT 1
		(primitive_site TIEOFF_X37Y176 TIEOFF internal 3)
	)
	(tile 112 59 CLEXM_X25Y88 CLEXM 2
		(primitive_site SLICE_X42Y86 SLICEM internal 50)
		(primitive_site SLICE_X43Y86 SLICEX internal 43)
	)
	(tile 112 60 INT_X26Y88 INT 1
		(primitive_site TIEOFF_X38Y176 TIEOFF internal 3)
	)
	(tile 112 61 CLEXL_X26Y88 CLEXL 2
		(primitive_site SLICE_X44Y86 SLICEL internal 45)
		(primitive_site SLICE_X45Y86 SLICEX internal 43)
	)
	(tile 112 62 INT_BRAM_X27Y88 INT_BRAM 1
		(primitive_site TIEOFF_X39Y176 TIEOFF internal 3)
	)
	(tile 112 63 INT_INTERFACE_X27Y88 INT_INTERFACE 0
	)
	(tile 112 64 BRAMSITE2_X27Y88 BRAMSITE2 3
		(primitive_site RAMB16_X2Y44 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y44 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y45 RAMB8BWER internal 110)
	)
	(tile 112 65 INT_X28Y88 INT 1
		(primitive_site TIEOFF_X40Y176 TIEOFF internal 3)
	)
	(tile 112 66 CLEXL_X28Y88 CLEXL 2
		(primitive_site SLICE_X46Y86 SLICEL internal 45)
		(primitive_site SLICE_X47Y86 SLICEX internal 43)
	)
	(tile 112 67 INT_X29Y88 INT 1
		(primitive_site TIEOFF_X41Y176 TIEOFF internal 3)
	)
	(tile 112 68 CLEXM_X29Y88 CLEXM 2
		(primitive_site SLICE_X48Y86 SLICEM internal 50)
		(primitive_site SLICE_X49Y86 SLICEX internal 43)
	)
	(tile 112 69 INT_X30Y88 INT 1
		(primitive_site TIEOFF_X42Y176 TIEOFF internal 3)
	)
	(tile 112 70 CLEXL_X30Y88 CLEXL 2
		(primitive_site SLICE_X50Y86 SLICEL internal 45)
		(primitive_site SLICE_X51Y86 SLICEX internal 43)
	)
	(tile 112 71 INT_X31Y88 INT 1
		(primitive_site TIEOFF_X43Y176 TIEOFF internal 3)
	)
	(tile 112 72 CLEXM_X31Y88 CLEXM 2
		(primitive_site SLICE_X52Y86 SLICEM internal 50)
		(primitive_site SLICE_X53Y86 SLICEX internal 43)
	)
	(tile 112 73 INT_X32Y88 INT 1
		(primitive_site TIEOFF_X44Y176 TIEOFF internal 3)
	)
	(tile 112 74 CLEXL_X32Y88 CLEXL 2
		(primitive_site SLICE_X54Y86 SLICEL internal 45)
		(primitive_site SLICE_X55Y86 SLICEX internal 43)
	)
	(tile 112 75 INT_X33Y88 INT 1
		(primitive_site TIEOFF_X45Y176 TIEOFF internal 3)
	)
	(tile 112 76 INT_INTERFACE_X33Y88 INT_INTERFACE 0
	)
	(tile 112 77 MACCSITE2_X33Y88 MACCSITE2 1
		(primitive_site DSP48_X1Y22 DSP48A1 internal 346)
	)
	(tile 112 78 INT_X34Y88 INT 1
		(primitive_site TIEOFF_X46Y176 TIEOFF internal 3)
	)
	(tile 112 79 CLEXM_X34Y88 CLEXM 2
		(primitive_site SLICE_X56Y86 SLICEM internal 50)
		(primitive_site SLICE_X57Y86 SLICEX internal 43)
	)
	(tile 112 80 INT_X35Y88 INT 1
		(primitive_site TIEOFF_X48Y176 TIEOFF internal 3)
	)
	(tile 112 81 CLEXL_X35Y88 CLEXL 2
		(primitive_site SLICE_X58Y86 SLICEL internal 45)
		(primitive_site SLICE_X59Y86 SLICEX internal 43)
	)
	(tile 112 82 INT_X36Y88 INT 1
		(primitive_site TIEOFF_X50Y176 TIEOFF internal 3)
	)
	(tile 112 83 INT_INTERFACE_X36Y88 INT_INTERFACE 0
	)
	(tile 112 84 MACCSITE2_X36Y88 MACCSITE2 1
		(primitive_site DSP48_X2Y22 DSP48A1 internal 346)
	)
	(tile 112 85 INT_X37Y88 INT 1
		(primitive_site TIEOFF_X51Y176 TIEOFF internal 3)
	)
	(tile 112 86 CLEXM_X37Y88 CLEXM 2
		(primitive_site SLICE_X60Y86 SLICEM internal 50)
		(primitive_site SLICE_X61Y86 SLICEX internal 43)
	)
	(tile 112 87 INT_X38Y88 INT 1
		(primitive_site TIEOFF_X53Y176 TIEOFF internal 3)
	)
	(tile 112 88 CLEXL_X38Y88 CLEXL 2
		(primitive_site SLICE_X62Y86 SLICEL internal 45)
		(primitive_site SLICE_X63Y86 SLICEX internal 43)
	)
	(tile 112 89 INT_BRAM_X39Y88 INT_BRAM 1
		(primitive_site TIEOFF_X55Y176 TIEOFF internal 3)
	)
	(tile 112 90 INT_INTERFACE_X39Y88 INT_INTERFACE 0
	)
	(tile 112 91 BRAMSITE2_X39Y88 BRAMSITE2 3
		(primitive_site RAMB16_X3Y44 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y44 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y45 RAMB8BWER internal 110)
	)
	(tile 112 92 INT_X40Y88 INT 1
		(primitive_site TIEOFF_X56Y176 TIEOFF internal 3)
	)
	(tile 112 93 CLEXM_X40Y88 CLEXM 2
		(primitive_site SLICE_X64Y86 SLICEM internal 50)
		(primitive_site SLICE_X65Y86 SLICEX internal 43)
	)
	(tile 112 94 INT_X41Y88 INT 1
		(primitive_site TIEOFF_X58Y176 TIEOFF internal 3)
	)
	(tile 112 95 CLEXL_X41Y88 CLEXL 2
		(primitive_site SLICE_X66Y86 SLICEL internal 45)
		(primitive_site SLICE_X67Y86 SLICEX internal 43)
	)
	(tile 112 96 INT_X42Y88 INT 1
		(primitive_site TIEOFF_X60Y176 TIEOFF internal 3)
	)
	(tile 112 97 INT_INTERFACE_X42Y88 INT_INTERFACE 0
	)
	(tile 112 98 MCB_MUI0W_X42Y88 MCB_MUI0W 0
	)
	(tile 112 99 IOI_RTERM_X99Y96 IOI_RTERM 0
	)
	(tile 112 100 EMP_RIOB_X42Y88 EMP_RIOB 0
	)
	(tile 113 0 HCLK_IOIL_EMP_X0Y95 HCLK_IOIL_EMP 0
	)
	(tile 113 1 HCLK_IOI_LTERM_X1Y95 HCLK_IOI_LTERM 0
	)
	(tile 113 2 HCLK_IOIL_INT_FOLD_X0Y87 HCLK_IOIL_INT_FOLD 0
	)
	(tile 113 3 HCLK_IOIL_BOT_UP_X0Y87 HCLK_IOIL_BOT_UP 0
	)
	(tile 113 4 MCB_HCLK_X0Y87 MCB_HCLK 0
	)
	(tile 113 5 HCLK_CLB_XL_INT_FOLD_X1Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 6 HCLK_CLB_XL_CLE_FOLD_X1Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 7 HCLK_CLB_XM_INT_FOLD_X2Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 8 HCLK_CLB_XM_CLE_FOLD_X2Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y87 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y87 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 113 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y87 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 113 12 HCLK_CLB_XL_INT_FOLD_X4Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 13 HCLK_CLB_XL_CLE_FOLD_X4Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 14 HCLK_CLB_XM_INT_FOLD_X5Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 15 HCLK_CLB_XM_CLE_FOLD_X5Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 16 HCLK_CLB_XL_INT_FOLD_X6Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 17 HCLK_CLB_XL_CLE_FOLD_X6Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 18 HCLK_CLB_XM_INT_FOLD_X7Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 19 HCLK_CLB_XM_CLE_FOLD_X7Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y87 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y87 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 22 DSP_HCLK_GCLK_FOLD_X8Y87 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 113 23 HCLK_CLB_XL_INT_FOLD_X9Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 24 HCLK_CLB_XL_CLE_FOLD_X9Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 25 HCLK_CLB_XM_INT_FOLD_X10Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 26 HCLK_CLB_XM_CLE_FOLD_X10Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 27 HCLK_CLB_XL_INT_FOLD_X11Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 28 HCLK_CLB_XL_CLE_FOLD_X11Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 29 HCLK_CLB_XM_INT_FOLD_X12Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 30 HCLK_CLB_XM_CLE_FOLD_X12Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 31 HCLK_CLB_XL_INT_FOLD_X13Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 32 HCLK_CLB_XL_CLE_FOLD_X13Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y87 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y87 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 113 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y87 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 113 36 HCLK_CLB_XM_INT_FOLD_X15Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 37 HCLK_CLB_XM_CLE_FOLD_X15Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 38 HCLK_CLB_XL_INT_FOLD_X16Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 39 HCLK_CLB_XL_CLE_FOLD_X16Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 40 HCLK_CLB_XM_INT_FOLD_X17Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 41 HCLK_CLB_XM_CLE_FOLD_X17Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 42 HCLK_CLB_XL_INT_FOLD_X18Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 43 HCLK_CLB_XL_CLE_FOLD_X18Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 44 HCLK_CLB_XM_INT_FOLD_X19Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 45 HCLK_CLB_XM_CLE_FOLD_X19Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 46 HCLK_CLB_XL_INT_FOLD_X20Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 47 HCLK_CLB_XL_CLE_FOLD_X20Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 48 NULL_X48Y95 NULL 0
	)
	(tile 113 49 REG_V_HCLK_X48Y95 REG_V_HCLK 32
		(primitive_site BUFH_X0Y191 BUFH internal 2)
		(primitive_site BUFH_X0Y190 BUFH internal 2)
		(primitive_site BUFH_X0Y189 BUFH internal 2)
		(primitive_site BUFH_X0Y188 BUFH internal 2)
		(primitive_site BUFH_X0Y187 BUFH internal 2)
		(primitive_site BUFH_X0Y186 BUFH internal 2)
		(primitive_site BUFH_X0Y185 BUFH internal 2)
		(primitive_site BUFH_X0Y184 BUFH internal 2)
		(primitive_site BUFH_X0Y183 BUFH internal 2)
		(primitive_site BUFH_X0Y182 BUFH internal 2)
		(primitive_site BUFH_X0Y181 BUFH internal 2)
		(primitive_site BUFH_X0Y180 BUFH internal 2)
		(primitive_site BUFH_X0Y179 BUFH internal 2)
		(primitive_site BUFH_X0Y178 BUFH internal 2)
		(primitive_site BUFH_X0Y177 BUFH internal 2)
		(primitive_site BUFH_X0Y176 BUFH internal 2)
		(primitive_site BUFH_X3Y175 BUFH internal 2)
		(primitive_site BUFH_X3Y174 BUFH internal 2)
		(primitive_site BUFH_X3Y173 BUFH internal 2)
		(primitive_site BUFH_X3Y172 BUFH internal 2)
		(primitive_site BUFH_X3Y171 BUFH internal 2)
		(primitive_site BUFH_X3Y170 BUFH internal 2)
		(primitive_site BUFH_X3Y169 BUFH internal 2)
		(primitive_site BUFH_X3Y168 BUFH internal 2)
		(primitive_site BUFH_X3Y167 BUFH internal 2)
		(primitive_site BUFH_X3Y166 BUFH internal 2)
		(primitive_site BUFH_X3Y165 BUFH internal 2)
		(primitive_site BUFH_X3Y164 BUFH internal 2)
		(primitive_site BUFH_X3Y163 BUFH internal 2)
		(primitive_site BUFH_X3Y162 BUFH internal 2)
		(primitive_site BUFH_X3Y161 BUFH internal 2)
		(primitive_site BUFH_X3Y160 BUFH internal 2)
	)
	(tile 113 50 HCLK_CLB_XM_INT_FOLD_X21Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 51 HCLK_CLB_XM_CLE_FOLD_X21Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 52 HCLK_CLB_XL_INT_FOLD_X22Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 53 HCLK_CLB_XL_CLE_FOLD_X22Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 54 HCLK_CLB_XM_INT_FOLD_X23Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 55 HCLK_CLB_XM_CLE_FOLD_X23Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 56 HCLK_CLB_XL_INT_FOLD_X24Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 57 HCLK_CLB_XL_CLE_FOLD_X24Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 58 HCLK_CLB_XM_INT_FOLD_X25Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 59 HCLK_CLB_XM_CLE_FOLD_X25Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 60 HCLK_CLB_XL_INT_FOLD_X26Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 61 HCLK_CLB_XL_CLE_FOLD_X26Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y87 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y87 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 113 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y87 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 113 65 HCLK_CLB_XL_INT_FOLD_X28Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 66 HCLK_CLB_XL_CLE_FOLD_X28Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 67 HCLK_CLB_XM_INT_FOLD_X29Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 68 HCLK_CLB_XM_CLE_FOLD_X29Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 69 HCLK_CLB_XL_INT_FOLD_X30Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 70 HCLK_CLB_XL_CLE_FOLD_X30Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 71 HCLK_CLB_XM_INT_FOLD_X31Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 72 HCLK_CLB_XM_CLE_FOLD_X31Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 73 HCLK_CLB_XL_INT_FOLD_X32Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 74 HCLK_CLB_XL_CLE_FOLD_X32Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y87 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y87 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 77 DSP_HCLK_GCLK_FOLD_X33Y87 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 113 78 HCLK_CLB_XM_INT_FOLD_X34Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 79 HCLK_CLB_XM_CLE_FOLD_X34Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 80 HCLK_CLB_XL_INT_FOLD_X35Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 81 HCLK_CLB_XL_CLE_FOLD_X35Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y87 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y87 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 84 DSP_HCLK_GCLK_NOFOLD_X36Y87 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 113 85 HCLK_CLB_XM_INT_FOLD_X37Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 86 HCLK_CLB_XM_CLE_FOLD_X37Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 87 HCLK_CLB_XL_INT_FOLD_X38Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 88 HCLK_CLB_XL_CLE_FOLD_X38Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y87 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 113 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y87 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 113 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y87 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 113 92 HCLK_CLB_XM_INT_FOLD_X40Y87 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 113 93 HCLK_CLB_XM_CLE_FOLD_X40Y87 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 113 94 HCLK_CLB_XL_INT_FOLD_X41Y87 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 113 95 HCLK_CLB_XL_CLE_FOLD_X41Y87 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 113 96 HCLK_IOIR_INT_FOLD_X42Y87 HCLK_IOIR_INT_FOLD 0
	)
	(tile 113 97 HCLK_IOIR_BOT_UP_X42Y87 HCLK_IOIR_BOT_UP 0
	)
	(tile 113 98 MCB_HCLK_X42Y87 MCB_HCLK 0
	)
	(tile 113 99 HCLK_IOI_RTERM_X99Y95 HCLK_IOI_RTERM 0
	)
	(tile 113 100 HCLK_IOIR_EMP_X99Y95 HCLK_IOIR_EMP 0
	)
	(tile 114 0 LIOB_X0Y87 LIOB 2
		(primitive_site M2 IOBM bonded 8)
		(primitive_site M1 IOBS bonded 8)
	)
	(tile 114 1 IOI_LTERM_X1Y94 IOI_LTERM 0
	)
	(tile 114 2 LIOI_INT_X0Y87 LIOI_INT 1
		(primitive_site TIEOFF_X0Y174 TIEOFF internal 3)
	)
	(tile 114 3 LIOI_X0Y87 LIOI 7
		(primitive_site OLOGIC_X0Y80 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y80 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y80 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y81 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y81 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y81 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y174 TIEOFF internal 3)
	)
	(tile 114 4 MCB_INT_BOT_X0Y87 MCB_INT_BOT 0
	)
	(tile 114 5 INT_X1Y87 INT 1
		(primitive_site TIEOFF_X2Y174 TIEOFF internal 3)
	)
	(tile 114 6 CLEXL_X1Y87 CLEXL 2
		(primitive_site SLICE_X0Y85 SLICEL internal 45)
		(primitive_site SLICE_X1Y85 SLICEX internal 43)
	)
	(tile 114 7 INT_X2Y87 INT 1
		(primitive_site TIEOFF_X4Y174 TIEOFF internal 3)
	)
	(tile 114 8 CLEXM_X2Y87 CLEXM 2
		(primitive_site SLICE_X2Y85 SLICEM internal 50)
		(primitive_site SLICE_X3Y85 SLICEX internal 43)
	)
	(tile 114 9 INT_BRAM_X3Y87 INT_BRAM 1
		(primitive_site TIEOFF_X6Y174 TIEOFF internal 3)
	)
	(tile 114 10 INT_INTERFACE_X3Y87 INT_INTERFACE 0
	)
	(tile 114 11 NULL_X11Y94 NULL 0
	)
	(tile 114 12 INT_X4Y87 INT 1
		(primitive_site TIEOFF_X7Y174 TIEOFF internal 3)
	)
	(tile 114 13 CLEXL_X4Y87 CLEXL 2
		(primitive_site SLICE_X4Y85 SLICEL internal 45)
		(primitive_site SLICE_X5Y85 SLICEX internal 43)
	)
	(tile 114 14 INT_X5Y87 INT 1
		(primitive_site TIEOFF_X9Y174 TIEOFF internal 3)
	)
	(tile 114 15 CLEXM_X5Y87 CLEXM 2
		(primitive_site SLICE_X6Y85 SLICEM internal 50)
		(primitive_site SLICE_X7Y85 SLICEX internal 43)
	)
	(tile 114 16 INT_X6Y87 INT 1
		(primitive_site TIEOFF_X11Y174 TIEOFF internal 3)
	)
	(tile 114 17 CLEXL_X6Y87 CLEXL 2
		(primitive_site SLICE_X8Y85 SLICEL internal 45)
		(primitive_site SLICE_X9Y85 SLICEX internal 43)
	)
	(tile 114 18 INT_X7Y87 INT 1
		(primitive_site TIEOFF_X13Y174 TIEOFF internal 3)
	)
	(tile 114 19 CLEXM_X7Y87 CLEXM 2
		(primitive_site SLICE_X10Y85 SLICEM internal 50)
		(primitive_site SLICE_X11Y85 SLICEX internal 43)
	)
	(tile 114 20 INT_X8Y87 INT 1
		(primitive_site TIEOFF_X15Y174 TIEOFF internal 3)
	)
	(tile 114 21 INT_INTERFACE_X8Y87 INT_INTERFACE 0
	)
	(tile 114 22 NULL_X22Y94 NULL 0
	)
	(tile 114 23 INT_X9Y87 INT 1
		(primitive_site TIEOFF_X16Y174 TIEOFF internal 3)
	)
	(tile 114 24 CLEXL_X9Y87 CLEXL 2
		(primitive_site SLICE_X12Y85 SLICEL internal 45)
		(primitive_site SLICE_X13Y85 SLICEX internal 43)
	)
	(tile 114 25 INT_X10Y87 INT 1
		(primitive_site TIEOFF_X17Y174 TIEOFF internal 3)
	)
	(tile 114 26 CLEXM_X10Y87 CLEXM 2
		(primitive_site SLICE_X14Y85 SLICEM internal 50)
		(primitive_site SLICE_X15Y85 SLICEX internal 43)
	)
	(tile 114 27 INT_X11Y87 INT 1
		(primitive_site TIEOFF_X18Y174 TIEOFF internal 3)
	)
	(tile 114 28 CLEXL_X11Y87 CLEXL 2
		(primitive_site SLICE_X16Y85 SLICEL internal 45)
		(primitive_site SLICE_X17Y85 SLICEX internal 43)
	)
	(tile 114 29 INT_X12Y87 INT 1
		(primitive_site TIEOFF_X19Y174 TIEOFF internal 3)
	)
	(tile 114 30 CLEXM_X12Y87 CLEXM 2
		(primitive_site SLICE_X18Y85 SLICEM internal 50)
		(primitive_site SLICE_X19Y85 SLICEX internal 43)
	)
	(tile 114 31 INT_X13Y87 INT 1
		(primitive_site TIEOFF_X20Y174 TIEOFF internal 3)
	)
	(tile 114 32 CLEXL_X13Y87 CLEXL 2
		(primitive_site SLICE_X20Y85 SLICEL internal 45)
		(primitive_site SLICE_X21Y85 SLICEX internal 43)
	)
	(tile 114 33 INT_BRAM_X14Y87 INT_BRAM 1
		(primitive_site TIEOFF_X21Y174 TIEOFF internal 3)
	)
	(tile 114 34 INT_INTERFACE_X14Y87 INT_INTERFACE 0
	)
	(tile 114 35 NULL_X35Y94 NULL 0
	)
	(tile 114 36 INT_X15Y87 INT 1
		(primitive_site TIEOFF_X22Y174 TIEOFF internal 3)
	)
	(tile 114 37 CLEXM_X15Y87 CLEXM 2
		(primitive_site SLICE_X22Y85 SLICEM internal 50)
		(primitive_site SLICE_X23Y85 SLICEX internal 43)
	)
	(tile 114 38 INT_X16Y87 INT 1
		(primitive_site TIEOFF_X23Y174 TIEOFF internal 3)
	)
	(tile 114 39 CLEXL_X16Y87 CLEXL 2
		(primitive_site SLICE_X24Y85 SLICEL internal 45)
		(primitive_site SLICE_X25Y85 SLICEX internal 43)
	)
	(tile 114 40 INT_X17Y87 INT 1
		(primitive_site TIEOFF_X24Y174 TIEOFF internal 3)
	)
	(tile 114 41 CLEXM_X17Y87 CLEXM 2
		(primitive_site SLICE_X26Y85 SLICEM internal 50)
		(primitive_site SLICE_X27Y85 SLICEX internal 43)
	)
	(tile 114 42 INT_X18Y87 INT 1
		(primitive_site TIEOFF_X25Y174 TIEOFF internal 3)
	)
	(tile 114 43 CLEXL_X18Y87 CLEXL 2
		(primitive_site SLICE_X28Y85 SLICEL internal 45)
		(primitive_site SLICE_X29Y85 SLICEX internal 43)
	)
	(tile 114 44 INT_X19Y87 INT 1
		(primitive_site TIEOFF_X26Y174 TIEOFF internal 3)
	)
	(tile 114 45 CLEXM_X19Y87 CLEXM 2
		(primitive_site SLICE_X30Y85 SLICEM internal 50)
		(primitive_site SLICE_X31Y85 SLICEX internal 43)
	)
	(tile 114 46 INT_X20Y87 INT 1
		(primitive_site TIEOFF_X28Y174 TIEOFF internal 3)
	)
	(tile 114 47 INT_INTERFACE_CARRY_X20Y87 INT_INTERFACE_CARRY 0
	)
	(tile 114 48 NULL_X48Y94 NULL 0
	)
	(tile 114 49 REG_V_MEMB_BOT_X20Y87 REG_V_MEMB_BOT 0
	)
	(tile 114 50 INT_X21Y87 INT 1
		(primitive_site TIEOFF_X31Y174 TIEOFF internal 3)
	)
	(tile 114 51 CLEXM_X21Y87 CLEXM 2
		(primitive_site SLICE_X34Y85 SLICEM internal 50)
		(primitive_site SLICE_X35Y85 SLICEX internal 43)
	)
	(tile 114 52 INT_X22Y87 INT 1
		(primitive_site TIEOFF_X33Y174 TIEOFF internal 3)
	)
	(tile 114 53 CLEXL_X22Y87 CLEXL 2
		(primitive_site SLICE_X36Y85 SLICEL internal 45)
		(primitive_site SLICE_X37Y85 SLICEX internal 43)
	)
	(tile 114 54 INT_X23Y87 INT 1
		(primitive_site TIEOFF_X35Y174 TIEOFF internal 3)
	)
	(tile 114 55 CLEXM_X23Y87 CLEXM 2
		(primitive_site SLICE_X38Y85 SLICEM internal 50)
		(primitive_site SLICE_X39Y85 SLICEX internal 43)
	)
	(tile 114 56 INT_X24Y87 INT 1
		(primitive_site TIEOFF_X36Y174 TIEOFF internal 3)
	)
	(tile 114 57 CLEXL_X24Y87 CLEXL 2
		(primitive_site SLICE_X40Y85 SLICEL internal 45)
		(primitive_site SLICE_X41Y85 SLICEX internal 43)
	)
	(tile 114 58 INT_X25Y87 INT 1
		(primitive_site TIEOFF_X37Y174 TIEOFF internal 3)
	)
	(tile 114 59 CLEXM_X25Y87 CLEXM 2
		(primitive_site SLICE_X42Y85 SLICEM internal 50)
		(primitive_site SLICE_X43Y85 SLICEX internal 43)
	)
	(tile 114 60 INT_X26Y87 INT 1
		(primitive_site TIEOFF_X38Y174 TIEOFF internal 3)
	)
	(tile 114 61 CLEXL_X26Y87 CLEXL 2
		(primitive_site SLICE_X44Y85 SLICEL internal 45)
		(primitive_site SLICE_X45Y85 SLICEX internal 43)
	)
	(tile 114 62 INT_BRAM_X27Y87 INT_BRAM 1
		(primitive_site TIEOFF_X39Y174 TIEOFF internal 3)
	)
	(tile 114 63 INT_INTERFACE_X27Y87 INT_INTERFACE 0
	)
	(tile 114 64 NULL_X64Y94 NULL 0
	)
	(tile 114 65 INT_X28Y87 INT 1
		(primitive_site TIEOFF_X40Y174 TIEOFF internal 3)
	)
	(tile 114 66 CLEXL_X28Y87 CLEXL 2
		(primitive_site SLICE_X46Y85 SLICEL internal 45)
		(primitive_site SLICE_X47Y85 SLICEX internal 43)
	)
	(tile 114 67 INT_X29Y87 INT 1
		(primitive_site TIEOFF_X41Y174 TIEOFF internal 3)
	)
	(tile 114 68 CLEXM_X29Y87 CLEXM 2
		(primitive_site SLICE_X48Y85 SLICEM internal 50)
		(primitive_site SLICE_X49Y85 SLICEX internal 43)
	)
	(tile 114 69 INT_X30Y87 INT 1
		(primitive_site TIEOFF_X42Y174 TIEOFF internal 3)
	)
	(tile 114 70 CLEXL_X30Y87 CLEXL 2
		(primitive_site SLICE_X50Y85 SLICEL internal 45)
		(primitive_site SLICE_X51Y85 SLICEX internal 43)
	)
	(tile 114 71 INT_X31Y87 INT 1
		(primitive_site TIEOFF_X43Y174 TIEOFF internal 3)
	)
	(tile 114 72 CLEXM_X31Y87 CLEXM 2
		(primitive_site SLICE_X52Y85 SLICEM internal 50)
		(primitive_site SLICE_X53Y85 SLICEX internal 43)
	)
	(tile 114 73 INT_X32Y87 INT 1
		(primitive_site TIEOFF_X44Y174 TIEOFF internal 3)
	)
	(tile 114 74 CLEXL_X32Y87 CLEXL 2
		(primitive_site SLICE_X54Y85 SLICEL internal 45)
		(primitive_site SLICE_X55Y85 SLICEX internal 43)
	)
	(tile 114 75 INT_X33Y87 INT 1
		(primitive_site TIEOFF_X45Y174 TIEOFF internal 3)
	)
	(tile 114 76 INT_INTERFACE_X33Y87 INT_INTERFACE 0
	)
	(tile 114 77 NULL_X77Y94 NULL 0
	)
	(tile 114 78 INT_X34Y87 INT 1
		(primitive_site TIEOFF_X46Y174 TIEOFF internal 3)
	)
	(tile 114 79 CLEXM_X34Y87 CLEXM 2
		(primitive_site SLICE_X56Y85 SLICEM internal 50)
		(primitive_site SLICE_X57Y85 SLICEX internal 43)
	)
	(tile 114 80 INT_X35Y87 INT 1
		(primitive_site TIEOFF_X48Y174 TIEOFF internal 3)
	)
	(tile 114 81 CLEXL_X35Y87 CLEXL 2
		(primitive_site SLICE_X58Y85 SLICEL internal 45)
		(primitive_site SLICE_X59Y85 SLICEX internal 43)
	)
	(tile 114 82 INT_X36Y87 INT 1
		(primitive_site TIEOFF_X50Y174 TIEOFF internal 3)
	)
	(tile 114 83 INT_INTERFACE_X36Y87 INT_INTERFACE 0
	)
	(tile 114 84 NULL_X84Y94 NULL 0
	)
	(tile 114 85 INT_X37Y87 INT 1
		(primitive_site TIEOFF_X51Y174 TIEOFF internal 3)
	)
	(tile 114 86 CLEXM_X37Y87 CLEXM 2
		(primitive_site SLICE_X60Y85 SLICEM internal 50)
		(primitive_site SLICE_X61Y85 SLICEX internal 43)
	)
	(tile 114 87 INT_X38Y87 INT 1
		(primitive_site TIEOFF_X53Y174 TIEOFF internal 3)
	)
	(tile 114 88 CLEXL_X38Y87 CLEXL 2
		(primitive_site SLICE_X62Y85 SLICEL internal 45)
		(primitive_site SLICE_X63Y85 SLICEX internal 43)
	)
	(tile 114 89 INT_BRAM_X39Y87 INT_BRAM 1
		(primitive_site TIEOFF_X55Y174 TIEOFF internal 3)
	)
	(tile 114 90 INT_INTERFACE_X39Y87 INT_INTERFACE 0
	)
	(tile 114 91 NULL_X91Y94 NULL 0
	)
	(tile 114 92 INT_X40Y87 INT 1
		(primitive_site TIEOFF_X56Y174 TIEOFF internal 3)
	)
	(tile 114 93 CLEXM_X40Y87 CLEXM 2
		(primitive_site SLICE_X64Y85 SLICEM internal 50)
		(primitive_site SLICE_X65Y85 SLICEX internal 43)
	)
	(tile 114 94 INT_X41Y87 INT 1
		(primitive_site TIEOFF_X58Y174 TIEOFF internal 3)
	)
	(tile 114 95 CLEXL_X41Y87 CLEXL 2
		(primitive_site SLICE_X66Y85 SLICEL internal 45)
		(primitive_site SLICE_X67Y85 SLICEX internal 43)
	)
	(tile 114 96 IOI_INT_X42Y87 IOI_INT 1
		(primitive_site TIEOFF_X60Y174 TIEOFF internal 3)
	)
	(tile 114 97 RIOI_X42Y87 RIOI 7
		(primitive_site OLOGIC_X17Y80 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y80 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y80 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y81 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y81 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y81 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y174 TIEOFF internal 3)
	)
	(tile 114 98 MCB_INT_BOT_X42Y87 MCB_INT_BOT 0
	)
	(tile 114 99 IOI_RTERM_X99Y94 IOI_RTERM 0
	)
	(tile 114 100 RIOB_X42Y87 RIOB 2
		(primitive_site M20 IOBS bonded 8)
		(primitive_site N19 IOBM bonded 8)
	)
	(tile 115 0 EMP_LIOB_X0Y93 EMP_LIOB 0
	)
	(tile 115 1 IOI_LTERM_X1Y93 IOI_LTERM 0
	)
	(tile 115 2 INT_X0Y86 INT 1
		(primitive_site TIEOFF_X0Y172 TIEOFF internal 3)
	)
	(tile 115 3 INT_INTERFACE_X0Y86 INT_INTERFACE 0
	)
	(tile 115 4 NULL_X4Y93 NULL 0
	)
	(tile 115 5 INT_X1Y86 INT 1
		(primitive_site TIEOFF_X2Y172 TIEOFF internal 3)
	)
	(tile 115 6 CLEXL_X1Y86 CLEXL 2
		(primitive_site SLICE_X0Y84 SLICEL internal 45)
		(primitive_site SLICE_X1Y84 SLICEX internal 43)
	)
	(tile 115 7 INT_X2Y86 INT 1
		(primitive_site TIEOFF_X4Y172 TIEOFF internal 3)
	)
	(tile 115 8 CLEXM_X2Y86 CLEXM 2
		(primitive_site SLICE_X2Y84 SLICEM internal 50)
		(primitive_site SLICE_X3Y84 SLICEX internal 43)
	)
	(tile 115 9 INT_BRAM_X3Y86 INT_BRAM 1
		(primitive_site TIEOFF_X6Y172 TIEOFF internal 3)
	)
	(tile 115 10 INT_INTERFACE_X3Y86 INT_INTERFACE 0
	)
	(tile 115 11 NULL_X11Y93 NULL 0
	)
	(tile 115 12 INT_X4Y86 INT 1
		(primitive_site TIEOFF_X7Y172 TIEOFF internal 3)
	)
	(tile 115 13 CLEXL_X4Y86 CLEXL 2
		(primitive_site SLICE_X4Y84 SLICEL internal 45)
		(primitive_site SLICE_X5Y84 SLICEX internal 43)
	)
	(tile 115 14 INT_X5Y86 INT 1
		(primitive_site TIEOFF_X9Y172 TIEOFF internal 3)
	)
	(tile 115 15 CLEXM_X5Y86 CLEXM 2
		(primitive_site SLICE_X6Y84 SLICEM internal 50)
		(primitive_site SLICE_X7Y84 SLICEX internal 43)
	)
	(tile 115 16 INT_X6Y86 INT 1
		(primitive_site TIEOFF_X11Y172 TIEOFF internal 3)
	)
	(tile 115 17 CLEXL_X6Y86 CLEXL 2
		(primitive_site SLICE_X8Y84 SLICEL internal 45)
		(primitive_site SLICE_X9Y84 SLICEX internal 43)
	)
	(tile 115 18 INT_X7Y86 INT 1
		(primitive_site TIEOFF_X13Y172 TIEOFF internal 3)
	)
	(tile 115 19 CLEXM_X7Y86 CLEXM 2
		(primitive_site SLICE_X10Y84 SLICEM internal 50)
		(primitive_site SLICE_X11Y84 SLICEX internal 43)
	)
	(tile 115 20 INT_X8Y86 INT 1
		(primitive_site TIEOFF_X15Y172 TIEOFF internal 3)
	)
	(tile 115 21 INT_INTERFACE_X8Y86 INT_INTERFACE 0
	)
	(tile 115 22 NULL_X22Y93 NULL 0
	)
	(tile 115 23 INT_X9Y86 INT 1
		(primitive_site TIEOFF_X16Y172 TIEOFF internal 3)
	)
	(tile 115 24 CLEXL_X9Y86 CLEXL 2
		(primitive_site SLICE_X12Y84 SLICEL internal 45)
		(primitive_site SLICE_X13Y84 SLICEX internal 43)
	)
	(tile 115 25 INT_X10Y86 INT 1
		(primitive_site TIEOFF_X17Y172 TIEOFF internal 3)
	)
	(tile 115 26 CLEXM_X10Y86 CLEXM 2
		(primitive_site SLICE_X14Y84 SLICEM internal 50)
		(primitive_site SLICE_X15Y84 SLICEX internal 43)
	)
	(tile 115 27 INT_X11Y86 INT 1
		(primitive_site TIEOFF_X18Y172 TIEOFF internal 3)
	)
	(tile 115 28 CLEXL_X11Y86 CLEXL 2
		(primitive_site SLICE_X16Y84 SLICEL internal 45)
		(primitive_site SLICE_X17Y84 SLICEX internal 43)
	)
	(tile 115 29 INT_X12Y86 INT 1
		(primitive_site TIEOFF_X19Y172 TIEOFF internal 3)
	)
	(tile 115 30 CLEXM_X12Y86 CLEXM 2
		(primitive_site SLICE_X18Y84 SLICEM internal 50)
		(primitive_site SLICE_X19Y84 SLICEX internal 43)
	)
	(tile 115 31 INT_X13Y86 INT 1
		(primitive_site TIEOFF_X20Y172 TIEOFF internal 3)
	)
	(tile 115 32 CLEXL_X13Y86 CLEXL 2
		(primitive_site SLICE_X20Y84 SLICEL internal 45)
		(primitive_site SLICE_X21Y84 SLICEX internal 43)
	)
	(tile 115 33 INT_BRAM_X14Y86 INT_BRAM 1
		(primitive_site TIEOFF_X21Y172 TIEOFF internal 3)
	)
	(tile 115 34 INT_INTERFACE_X14Y86 INT_INTERFACE 0
	)
	(tile 115 35 NULL_X35Y93 NULL 0
	)
	(tile 115 36 INT_X15Y86 INT 1
		(primitive_site TIEOFF_X22Y172 TIEOFF internal 3)
	)
	(tile 115 37 CLEXM_X15Y86 CLEXM 2
		(primitive_site SLICE_X22Y84 SLICEM internal 50)
		(primitive_site SLICE_X23Y84 SLICEX internal 43)
	)
	(tile 115 38 INT_X16Y86 INT 1
		(primitive_site TIEOFF_X23Y172 TIEOFF internal 3)
	)
	(tile 115 39 CLEXL_X16Y86 CLEXL 2
		(primitive_site SLICE_X24Y84 SLICEL internal 45)
		(primitive_site SLICE_X25Y84 SLICEX internal 43)
	)
	(tile 115 40 INT_X17Y86 INT 1
		(primitive_site TIEOFF_X24Y172 TIEOFF internal 3)
	)
	(tile 115 41 CLEXM_X17Y86 CLEXM 2
		(primitive_site SLICE_X26Y84 SLICEM internal 50)
		(primitive_site SLICE_X27Y84 SLICEX internal 43)
	)
	(tile 115 42 INT_X18Y86 INT 1
		(primitive_site TIEOFF_X25Y172 TIEOFF internal 3)
	)
	(tile 115 43 CLEXL_X18Y86 CLEXL 2
		(primitive_site SLICE_X28Y84 SLICEL internal 45)
		(primitive_site SLICE_X29Y84 SLICEX internal 43)
	)
	(tile 115 44 INT_X19Y86 INT 1
		(primitive_site TIEOFF_X26Y172 TIEOFF internal 3)
	)
	(tile 115 45 CLEXM_X19Y86 CLEXM 2
		(primitive_site SLICE_X30Y84 SLICEM internal 50)
		(primitive_site SLICE_X31Y84 SLICEX internal 43)
	)
	(tile 115 46 INT_X20Y86 INT 1
		(primitive_site TIEOFF_X28Y172 TIEOFF internal 3)
	)
	(tile 115 47 CLEXL_X20Y86 CLEXL 2
		(primitive_site SLICE_X32Y84 SLICEL internal 45)
		(primitive_site SLICE_X33Y84 SLICEX internal 43)
	)
	(tile 115 48 NULL_X48Y93 NULL 0
	)
	(tile 115 49 REG_V_X20Y86 REG_V 0
	)
	(tile 115 50 INT_X21Y86 INT 1
		(primitive_site TIEOFF_X31Y172 TIEOFF internal 3)
	)
	(tile 115 51 CLEXM_X21Y86 CLEXM 2
		(primitive_site SLICE_X34Y84 SLICEM internal 50)
		(primitive_site SLICE_X35Y84 SLICEX internal 43)
	)
	(tile 115 52 INT_X22Y86 INT 1
		(primitive_site TIEOFF_X33Y172 TIEOFF internal 3)
	)
	(tile 115 53 CLEXL_X22Y86 CLEXL 2
		(primitive_site SLICE_X36Y84 SLICEL internal 45)
		(primitive_site SLICE_X37Y84 SLICEX internal 43)
	)
	(tile 115 54 INT_X23Y86 INT 1
		(primitive_site TIEOFF_X35Y172 TIEOFF internal 3)
	)
	(tile 115 55 CLEXM_X23Y86 CLEXM 2
		(primitive_site SLICE_X38Y84 SLICEM internal 50)
		(primitive_site SLICE_X39Y84 SLICEX internal 43)
	)
	(tile 115 56 INT_X24Y86 INT 1
		(primitive_site TIEOFF_X36Y172 TIEOFF internal 3)
	)
	(tile 115 57 CLEXL_X24Y86 CLEXL 2
		(primitive_site SLICE_X40Y84 SLICEL internal 45)
		(primitive_site SLICE_X41Y84 SLICEX internal 43)
	)
	(tile 115 58 INT_X25Y86 INT 1
		(primitive_site TIEOFF_X37Y172 TIEOFF internal 3)
	)
	(tile 115 59 CLEXM_X25Y86 CLEXM 2
		(primitive_site SLICE_X42Y84 SLICEM internal 50)
		(primitive_site SLICE_X43Y84 SLICEX internal 43)
	)
	(tile 115 60 INT_X26Y86 INT 1
		(primitive_site TIEOFF_X38Y172 TIEOFF internal 3)
	)
	(tile 115 61 CLEXL_X26Y86 CLEXL 2
		(primitive_site SLICE_X44Y84 SLICEL internal 45)
		(primitive_site SLICE_X45Y84 SLICEX internal 43)
	)
	(tile 115 62 INT_BRAM_X27Y86 INT_BRAM 1
		(primitive_site TIEOFF_X39Y172 TIEOFF internal 3)
	)
	(tile 115 63 INT_INTERFACE_X27Y86 INT_INTERFACE 0
	)
	(tile 115 64 NULL_X64Y93 NULL 0
	)
	(tile 115 65 INT_X28Y86 INT 1
		(primitive_site TIEOFF_X40Y172 TIEOFF internal 3)
	)
	(tile 115 66 CLEXL_X28Y86 CLEXL 2
		(primitive_site SLICE_X46Y84 SLICEL internal 45)
		(primitive_site SLICE_X47Y84 SLICEX internal 43)
	)
	(tile 115 67 INT_X29Y86 INT 1
		(primitive_site TIEOFF_X41Y172 TIEOFF internal 3)
	)
	(tile 115 68 CLEXM_X29Y86 CLEXM 2
		(primitive_site SLICE_X48Y84 SLICEM internal 50)
		(primitive_site SLICE_X49Y84 SLICEX internal 43)
	)
	(tile 115 69 INT_X30Y86 INT 1
		(primitive_site TIEOFF_X42Y172 TIEOFF internal 3)
	)
	(tile 115 70 CLEXL_X30Y86 CLEXL 2
		(primitive_site SLICE_X50Y84 SLICEL internal 45)
		(primitive_site SLICE_X51Y84 SLICEX internal 43)
	)
	(tile 115 71 INT_X31Y86 INT 1
		(primitive_site TIEOFF_X43Y172 TIEOFF internal 3)
	)
	(tile 115 72 CLEXM_X31Y86 CLEXM 2
		(primitive_site SLICE_X52Y84 SLICEM internal 50)
		(primitive_site SLICE_X53Y84 SLICEX internal 43)
	)
	(tile 115 73 INT_X32Y86 INT 1
		(primitive_site TIEOFF_X44Y172 TIEOFF internal 3)
	)
	(tile 115 74 CLEXL_X32Y86 CLEXL 2
		(primitive_site SLICE_X54Y84 SLICEL internal 45)
		(primitive_site SLICE_X55Y84 SLICEX internal 43)
	)
	(tile 115 75 INT_X33Y86 INT 1
		(primitive_site TIEOFF_X45Y172 TIEOFF internal 3)
	)
	(tile 115 76 INT_INTERFACE_X33Y86 INT_INTERFACE 0
	)
	(tile 115 77 NULL_X77Y93 NULL 0
	)
	(tile 115 78 INT_X34Y86 INT 1
		(primitive_site TIEOFF_X46Y172 TIEOFF internal 3)
	)
	(tile 115 79 CLEXM_X34Y86 CLEXM 2
		(primitive_site SLICE_X56Y84 SLICEM internal 50)
		(primitive_site SLICE_X57Y84 SLICEX internal 43)
	)
	(tile 115 80 INT_X35Y86 INT 1
		(primitive_site TIEOFF_X48Y172 TIEOFF internal 3)
	)
	(tile 115 81 CLEXL_X35Y86 CLEXL 2
		(primitive_site SLICE_X58Y84 SLICEL internal 45)
		(primitive_site SLICE_X59Y84 SLICEX internal 43)
	)
	(tile 115 82 INT_X36Y86 INT 1
		(primitive_site TIEOFF_X50Y172 TIEOFF internal 3)
	)
	(tile 115 83 INT_INTERFACE_X36Y86 INT_INTERFACE 0
	)
	(tile 115 84 NULL_X84Y93 NULL 0
	)
	(tile 115 85 INT_X37Y86 INT 1
		(primitive_site TIEOFF_X51Y172 TIEOFF internal 3)
	)
	(tile 115 86 CLEXM_X37Y86 CLEXM 2
		(primitive_site SLICE_X60Y84 SLICEM internal 50)
		(primitive_site SLICE_X61Y84 SLICEX internal 43)
	)
	(tile 115 87 INT_X38Y86 INT 1
		(primitive_site TIEOFF_X53Y172 TIEOFF internal 3)
	)
	(tile 115 88 CLEXL_X38Y86 CLEXL 2
		(primitive_site SLICE_X62Y84 SLICEL internal 45)
		(primitive_site SLICE_X63Y84 SLICEX internal 43)
	)
	(tile 115 89 INT_BRAM_X39Y86 INT_BRAM 1
		(primitive_site TIEOFF_X55Y172 TIEOFF internal 3)
	)
	(tile 115 90 INT_INTERFACE_X39Y86 INT_INTERFACE 0
	)
	(tile 115 91 NULL_X91Y93 NULL 0
	)
	(tile 115 92 INT_X40Y86 INT 1
		(primitive_site TIEOFF_X56Y172 TIEOFF internal 3)
	)
	(tile 115 93 CLEXM_X40Y86 CLEXM 2
		(primitive_site SLICE_X64Y84 SLICEM internal 50)
		(primitive_site SLICE_X65Y84 SLICEX internal 43)
	)
	(tile 115 94 INT_X41Y86 INT 1
		(primitive_site TIEOFF_X58Y172 TIEOFF internal 3)
	)
	(tile 115 95 CLEXL_X41Y86 CLEXL 2
		(primitive_site SLICE_X66Y84 SLICEL internal 45)
		(primitive_site SLICE_X67Y84 SLICEX internal 43)
	)
	(tile 115 96 INT_X42Y86 INT 1
		(primitive_site TIEOFF_X60Y172 TIEOFF internal 3)
	)
	(tile 115 97 INT_INTERFACE_X42Y86 INT_INTERFACE 0
	)
	(tile 115 98 NULL_X98Y93 NULL 0
	)
	(tile 115 99 IOI_RTERM_X99Y93 IOI_RTERM 0
	)
	(tile 115 100 EMP_RIOB_X42Y86 EMP_RIOB 0
	)
	(tile 116 0 EMP_LIOB_X0Y92 EMP_LIOB 0
	)
	(tile 116 1 IOI_LTERM_X1Y92 IOI_LTERM 0
	)
	(tile 116 2 INT_X0Y85 INT 1
		(primitive_site TIEOFF_X0Y170 TIEOFF internal 3)
	)
	(tile 116 3 INT_INTERFACE_X0Y85 INT_INTERFACE 0
	)
	(tile 116 4 MCB_MUI1R_X0Y85 MCB_MUI1R 0
	)
	(tile 116 5 INT_X1Y85 INT 1
		(primitive_site TIEOFF_X2Y170 TIEOFF internal 3)
	)
	(tile 116 6 CLEXL_X1Y85 CLEXL 2
		(primitive_site SLICE_X0Y83 SLICEL internal 45)
		(primitive_site SLICE_X1Y83 SLICEX internal 43)
	)
	(tile 116 7 INT_X2Y85 INT 1
		(primitive_site TIEOFF_X4Y170 TIEOFF internal 3)
	)
	(tile 116 8 CLEXM_X2Y85 CLEXM 2
		(primitive_site SLICE_X2Y83 SLICEM internal 50)
		(primitive_site SLICE_X3Y83 SLICEX internal 43)
	)
	(tile 116 9 INT_BRAM_X3Y85 INT_BRAM 1
		(primitive_site TIEOFF_X6Y170 TIEOFF internal 3)
	)
	(tile 116 10 INT_INTERFACE_X3Y85 INT_INTERFACE 0
	)
	(tile 116 11 NULL_X11Y92 NULL 0
	)
	(tile 116 12 INT_X4Y85 INT 1
		(primitive_site TIEOFF_X7Y170 TIEOFF internal 3)
	)
	(tile 116 13 CLEXL_X4Y85 CLEXL 2
		(primitive_site SLICE_X4Y83 SLICEL internal 45)
		(primitive_site SLICE_X5Y83 SLICEX internal 43)
	)
	(tile 116 14 INT_X5Y85 INT 1
		(primitive_site TIEOFF_X9Y170 TIEOFF internal 3)
	)
	(tile 116 15 CLEXM_X5Y85 CLEXM 2
		(primitive_site SLICE_X6Y83 SLICEM internal 50)
		(primitive_site SLICE_X7Y83 SLICEX internal 43)
	)
	(tile 116 16 INT_X6Y85 INT 1
		(primitive_site TIEOFF_X11Y170 TIEOFF internal 3)
	)
	(tile 116 17 CLEXL_X6Y85 CLEXL 2
		(primitive_site SLICE_X8Y83 SLICEL internal 45)
		(primitive_site SLICE_X9Y83 SLICEX internal 43)
	)
	(tile 116 18 INT_X7Y85 INT 1
		(primitive_site TIEOFF_X13Y170 TIEOFF internal 3)
	)
	(tile 116 19 CLEXM_X7Y85 CLEXM 2
		(primitive_site SLICE_X10Y83 SLICEM internal 50)
		(primitive_site SLICE_X11Y83 SLICEX internal 43)
	)
	(tile 116 20 INT_X8Y85 INT 1
		(primitive_site TIEOFF_X15Y170 TIEOFF internal 3)
	)
	(tile 116 21 INT_INTERFACE_X8Y85 INT_INTERFACE 0
	)
	(tile 116 22 NULL_X22Y92 NULL 0
	)
	(tile 116 23 INT_X9Y85 INT 1
		(primitive_site TIEOFF_X16Y170 TIEOFF internal 3)
	)
	(tile 116 24 CLEXL_X9Y85 CLEXL 2
		(primitive_site SLICE_X12Y83 SLICEL internal 45)
		(primitive_site SLICE_X13Y83 SLICEX internal 43)
	)
	(tile 116 25 INT_X10Y85 INT 1
		(primitive_site TIEOFF_X17Y170 TIEOFF internal 3)
	)
	(tile 116 26 CLEXM_X10Y85 CLEXM 2
		(primitive_site SLICE_X14Y83 SLICEM internal 50)
		(primitive_site SLICE_X15Y83 SLICEX internal 43)
	)
	(tile 116 27 INT_X11Y85 INT 1
		(primitive_site TIEOFF_X18Y170 TIEOFF internal 3)
	)
	(tile 116 28 CLEXL_X11Y85 CLEXL 2
		(primitive_site SLICE_X16Y83 SLICEL internal 45)
		(primitive_site SLICE_X17Y83 SLICEX internal 43)
	)
	(tile 116 29 INT_X12Y85 INT 1
		(primitive_site TIEOFF_X19Y170 TIEOFF internal 3)
	)
	(tile 116 30 CLEXM_X12Y85 CLEXM 2
		(primitive_site SLICE_X18Y83 SLICEM internal 50)
		(primitive_site SLICE_X19Y83 SLICEX internal 43)
	)
	(tile 116 31 INT_X13Y85 INT 1
		(primitive_site TIEOFF_X20Y170 TIEOFF internal 3)
	)
	(tile 116 32 CLEXL_X13Y85 CLEXL 2
		(primitive_site SLICE_X20Y83 SLICEL internal 45)
		(primitive_site SLICE_X21Y83 SLICEX internal 43)
	)
	(tile 116 33 INT_BRAM_X14Y85 INT_BRAM 1
		(primitive_site TIEOFF_X21Y170 TIEOFF internal 3)
	)
	(tile 116 34 INT_INTERFACE_X14Y85 INT_INTERFACE 0
	)
	(tile 116 35 NULL_X35Y92 NULL 0
	)
	(tile 116 36 INT_X15Y85 INT 1
		(primitive_site TIEOFF_X22Y170 TIEOFF internal 3)
	)
	(tile 116 37 CLEXM_X15Y85 CLEXM 2
		(primitive_site SLICE_X22Y83 SLICEM internal 50)
		(primitive_site SLICE_X23Y83 SLICEX internal 43)
	)
	(tile 116 38 INT_X16Y85 INT 1
		(primitive_site TIEOFF_X23Y170 TIEOFF internal 3)
	)
	(tile 116 39 CLEXL_X16Y85 CLEXL 2
		(primitive_site SLICE_X24Y83 SLICEL internal 45)
		(primitive_site SLICE_X25Y83 SLICEX internal 43)
	)
	(tile 116 40 INT_X17Y85 INT 1
		(primitive_site TIEOFF_X24Y170 TIEOFF internal 3)
	)
	(tile 116 41 CLEXM_X17Y85 CLEXM 2
		(primitive_site SLICE_X26Y83 SLICEM internal 50)
		(primitive_site SLICE_X27Y83 SLICEX internal 43)
	)
	(tile 116 42 INT_X18Y85 INT 1
		(primitive_site TIEOFF_X25Y170 TIEOFF internal 3)
	)
	(tile 116 43 CLEXL_X18Y85 CLEXL 2
		(primitive_site SLICE_X28Y83 SLICEL internal 45)
		(primitive_site SLICE_X29Y83 SLICEX internal 43)
	)
	(tile 116 44 INT_X19Y85 INT 1
		(primitive_site TIEOFF_X26Y170 TIEOFF internal 3)
	)
	(tile 116 45 CLEXM_X19Y85 CLEXM 2
		(primitive_site SLICE_X30Y83 SLICEM internal 50)
		(primitive_site SLICE_X31Y83 SLICEX internal 43)
	)
	(tile 116 46 INT_X20Y85 INT 1
		(primitive_site TIEOFF_X28Y170 TIEOFF internal 3)
	)
	(tile 116 47 CLEXL_X20Y85 CLEXL 2
		(primitive_site SLICE_X32Y83 SLICEL internal 45)
		(primitive_site SLICE_X33Y83 SLICEX internal 43)
	)
	(tile 116 48 NULL_X48Y92 NULL 0
	)
	(tile 116 49 REG_V_X20Y85 REG_V 0
	)
	(tile 116 50 INT_X21Y85 INT 1
		(primitive_site TIEOFF_X31Y170 TIEOFF internal 3)
	)
	(tile 116 51 CLEXM_X21Y85 CLEXM 2
		(primitive_site SLICE_X34Y83 SLICEM internal 50)
		(primitive_site SLICE_X35Y83 SLICEX internal 43)
	)
	(tile 116 52 INT_X22Y85 INT 1
		(primitive_site TIEOFF_X33Y170 TIEOFF internal 3)
	)
	(tile 116 53 CLEXL_X22Y85 CLEXL 2
		(primitive_site SLICE_X36Y83 SLICEL internal 45)
		(primitive_site SLICE_X37Y83 SLICEX internal 43)
	)
	(tile 116 54 INT_X23Y85 INT 1
		(primitive_site TIEOFF_X35Y170 TIEOFF internal 3)
	)
	(tile 116 55 CLEXM_X23Y85 CLEXM 2
		(primitive_site SLICE_X38Y83 SLICEM internal 50)
		(primitive_site SLICE_X39Y83 SLICEX internal 43)
	)
	(tile 116 56 INT_X24Y85 INT 1
		(primitive_site TIEOFF_X36Y170 TIEOFF internal 3)
	)
	(tile 116 57 CLEXL_X24Y85 CLEXL 2
		(primitive_site SLICE_X40Y83 SLICEL internal 45)
		(primitive_site SLICE_X41Y83 SLICEX internal 43)
	)
	(tile 116 58 INT_X25Y85 INT 1
		(primitive_site TIEOFF_X37Y170 TIEOFF internal 3)
	)
	(tile 116 59 CLEXM_X25Y85 CLEXM 2
		(primitive_site SLICE_X42Y83 SLICEM internal 50)
		(primitive_site SLICE_X43Y83 SLICEX internal 43)
	)
	(tile 116 60 INT_X26Y85 INT 1
		(primitive_site TIEOFF_X38Y170 TIEOFF internal 3)
	)
	(tile 116 61 CLEXL_X26Y85 CLEXL 2
		(primitive_site SLICE_X44Y83 SLICEL internal 45)
		(primitive_site SLICE_X45Y83 SLICEX internal 43)
	)
	(tile 116 62 INT_BRAM_X27Y85 INT_BRAM 1
		(primitive_site TIEOFF_X39Y170 TIEOFF internal 3)
	)
	(tile 116 63 INT_INTERFACE_X27Y85 INT_INTERFACE 0
	)
	(tile 116 64 NULL_X64Y92 NULL 0
	)
	(tile 116 65 INT_X28Y85 INT 1
		(primitive_site TIEOFF_X40Y170 TIEOFF internal 3)
	)
	(tile 116 66 CLEXL_X28Y85 CLEXL 2
		(primitive_site SLICE_X46Y83 SLICEL internal 45)
		(primitive_site SLICE_X47Y83 SLICEX internal 43)
	)
	(tile 116 67 INT_X29Y85 INT 1
		(primitive_site TIEOFF_X41Y170 TIEOFF internal 3)
	)
	(tile 116 68 CLEXM_X29Y85 CLEXM 2
		(primitive_site SLICE_X48Y83 SLICEM internal 50)
		(primitive_site SLICE_X49Y83 SLICEX internal 43)
	)
	(tile 116 69 INT_X30Y85 INT 1
		(primitive_site TIEOFF_X42Y170 TIEOFF internal 3)
	)
	(tile 116 70 CLEXL_X30Y85 CLEXL 2
		(primitive_site SLICE_X50Y83 SLICEL internal 45)
		(primitive_site SLICE_X51Y83 SLICEX internal 43)
	)
	(tile 116 71 INT_X31Y85 INT 1
		(primitive_site TIEOFF_X43Y170 TIEOFF internal 3)
	)
	(tile 116 72 CLEXM_X31Y85 CLEXM 2
		(primitive_site SLICE_X52Y83 SLICEM internal 50)
		(primitive_site SLICE_X53Y83 SLICEX internal 43)
	)
	(tile 116 73 INT_X32Y85 INT 1
		(primitive_site TIEOFF_X44Y170 TIEOFF internal 3)
	)
	(tile 116 74 CLEXL_X32Y85 CLEXL 2
		(primitive_site SLICE_X54Y83 SLICEL internal 45)
		(primitive_site SLICE_X55Y83 SLICEX internal 43)
	)
	(tile 116 75 INT_X33Y85 INT 1
		(primitive_site TIEOFF_X45Y170 TIEOFF internal 3)
	)
	(tile 116 76 INT_INTERFACE_X33Y85 INT_INTERFACE 0
	)
	(tile 116 77 NULL_X77Y92 NULL 0
	)
	(tile 116 78 INT_X34Y85 INT 1
		(primitive_site TIEOFF_X46Y170 TIEOFF internal 3)
	)
	(tile 116 79 CLEXM_X34Y85 CLEXM 2
		(primitive_site SLICE_X56Y83 SLICEM internal 50)
		(primitive_site SLICE_X57Y83 SLICEX internal 43)
	)
	(tile 116 80 INT_X35Y85 INT 1
		(primitive_site TIEOFF_X48Y170 TIEOFF internal 3)
	)
	(tile 116 81 CLEXL_X35Y85 CLEXL 2
		(primitive_site SLICE_X58Y83 SLICEL internal 45)
		(primitive_site SLICE_X59Y83 SLICEX internal 43)
	)
	(tile 116 82 INT_X36Y85 INT 1
		(primitive_site TIEOFF_X50Y170 TIEOFF internal 3)
	)
	(tile 116 83 INT_INTERFACE_X36Y85 INT_INTERFACE 0
	)
	(tile 116 84 NULL_X84Y92 NULL 0
	)
	(tile 116 85 INT_X37Y85 INT 1
		(primitive_site TIEOFF_X51Y170 TIEOFF internal 3)
	)
	(tile 116 86 CLEXM_X37Y85 CLEXM 2
		(primitive_site SLICE_X60Y83 SLICEM internal 50)
		(primitive_site SLICE_X61Y83 SLICEX internal 43)
	)
	(tile 116 87 INT_X38Y85 INT 1
		(primitive_site TIEOFF_X53Y170 TIEOFF internal 3)
	)
	(tile 116 88 CLEXL_X38Y85 CLEXL 2
		(primitive_site SLICE_X62Y83 SLICEL internal 45)
		(primitive_site SLICE_X63Y83 SLICEX internal 43)
	)
	(tile 116 89 INT_BRAM_X39Y85 INT_BRAM 1
		(primitive_site TIEOFF_X55Y170 TIEOFF internal 3)
	)
	(tile 116 90 INT_INTERFACE_X39Y85 INT_INTERFACE 0
	)
	(tile 116 91 NULL_X91Y92 NULL 0
	)
	(tile 116 92 INT_X40Y85 INT 1
		(primitive_site TIEOFF_X56Y170 TIEOFF internal 3)
	)
	(tile 116 93 CLEXM_X40Y85 CLEXM 2
		(primitive_site SLICE_X64Y83 SLICEM internal 50)
		(primitive_site SLICE_X65Y83 SLICEX internal 43)
	)
	(tile 116 94 INT_X41Y85 INT 1
		(primitive_site TIEOFF_X58Y170 TIEOFF internal 3)
	)
	(tile 116 95 CLEXL_X41Y85 CLEXL 2
		(primitive_site SLICE_X66Y83 SLICEL internal 45)
		(primitive_site SLICE_X67Y83 SLICEX internal 43)
	)
	(tile 116 96 INT_X42Y85 INT 1
		(primitive_site TIEOFF_X60Y170 TIEOFF internal 3)
	)
	(tile 116 97 INT_INTERFACE_X42Y85 INT_INTERFACE 0
	)
	(tile 116 98 MCB_MUI1R_X42Y85 MCB_MUI1R 0
	)
	(tile 116 99 IOI_RTERM_X99Y92 IOI_RTERM 0
	)
	(tile 116 100 EMP_RIOB_X42Y85 EMP_RIOB 0
	)
	(tile 117 0 LIOB_X0Y84 LIOB 2
		(primitive_site N3 IOBM bonded 8)
		(primitive_site N1 IOBS bonded 8)
	)
	(tile 117 1 IOI_LTERM_X1Y91 IOI_LTERM 0
	)
	(tile 117 2 LIOI_INT_X0Y84 LIOI_INT 1
		(primitive_site TIEOFF_X0Y168 TIEOFF internal 3)
	)
	(tile 117 3 LIOI_X0Y84 LIOI 7
		(primitive_site OLOGIC_X0Y78 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y78 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y78 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y79 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y79 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y79 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y168 TIEOFF internal 3)
	)
	(tile 117 4 MCB_INT_BOT_X0Y84 MCB_INT_BOT 0
	)
	(tile 117 5 INT_X1Y84 INT 1
		(primitive_site TIEOFF_X2Y168 TIEOFF internal 3)
	)
	(tile 117 6 CLEXL_X1Y84 CLEXL 2
		(primitive_site SLICE_X0Y82 SLICEL internal 45)
		(primitive_site SLICE_X1Y82 SLICEX internal 43)
	)
	(tile 117 7 INT_X2Y84 INT 1
		(primitive_site TIEOFF_X4Y168 TIEOFF internal 3)
	)
	(tile 117 8 CLEXM_X2Y84 CLEXM 2
		(primitive_site SLICE_X2Y82 SLICEM internal 50)
		(primitive_site SLICE_X3Y82 SLICEX internal 43)
	)
	(tile 117 9 INT_BRAM_X3Y84 INT_BRAM 1
		(primitive_site TIEOFF_X6Y168 TIEOFF internal 3)
	)
	(tile 117 10 INT_INTERFACE_X3Y84 INT_INTERFACE 0
	)
	(tile 117 11 BRAMSITE2_X3Y84 BRAMSITE2 3
		(primitive_site RAMB16_X0Y42 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y42 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y43 RAMB8BWER internal 110)
	)
	(tile 117 12 INT_X4Y84 INT 1
		(primitive_site TIEOFF_X7Y168 TIEOFF internal 3)
	)
	(tile 117 13 CLEXL_X4Y84 CLEXL 2
		(primitive_site SLICE_X4Y82 SLICEL internal 45)
		(primitive_site SLICE_X5Y82 SLICEX internal 43)
	)
	(tile 117 14 INT_X5Y84 INT 1
		(primitive_site TIEOFF_X9Y168 TIEOFF internal 3)
	)
	(tile 117 15 CLEXM_X5Y84 CLEXM 2
		(primitive_site SLICE_X6Y82 SLICEM internal 50)
		(primitive_site SLICE_X7Y82 SLICEX internal 43)
	)
	(tile 117 16 INT_X6Y84 INT 1
		(primitive_site TIEOFF_X11Y168 TIEOFF internal 3)
	)
	(tile 117 17 CLEXL_X6Y84 CLEXL 2
		(primitive_site SLICE_X8Y82 SLICEL internal 45)
		(primitive_site SLICE_X9Y82 SLICEX internal 43)
	)
	(tile 117 18 INT_X7Y84 INT 1
		(primitive_site TIEOFF_X13Y168 TIEOFF internal 3)
	)
	(tile 117 19 CLEXM_X7Y84 CLEXM 2
		(primitive_site SLICE_X10Y82 SLICEM internal 50)
		(primitive_site SLICE_X11Y82 SLICEX internal 43)
	)
	(tile 117 20 INT_X8Y84 INT 1
		(primitive_site TIEOFF_X15Y168 TIEOFF internal 3)
	)
	(tile 117 21 INT_INTERFACE_X8Y84 INT_INTERFACE 0
	)
	(tile 117 22 MACCSITE2_X8Y84 MACCSITE2 1
		(primitive_site DSP48_X0Y21 DSP48A1 internal 346)
	)
	(tile 117 23 INT_X9Y84 INT 1
		(primitive_site TIEOFF_X16Y168 TIEOFF internal 3)
	)
	(tile 117 24 CLEXL_X9Y84 CLEXL 2
		(primitive_site SLICE_X12Y82 SLICEL internal 45)
		(primitive_site SLICE_X13Y82 SLICEX internal 43)
	)
	(tile 117 25 INT_X10Y84 INT 1
		(primitive_site TIEOFF_X17Y168 TIEOFF internal 3)
	)
	(tile 117 26 CLEXM_X10Y84 CLEXM 2
		(primitive_site SLICE_X14Y82 SLICEM internal 50)
		(primitive_site SLICE_X15Y82 SLICEX internal 43)
	)
	(tile 117 27 INT_X11Y84 INT 1
		(primitive_site TIEOFF_X18Y168 TIEOFF internal 3)
	)
	(tile 117 28 CLEXL_X11Y84 CLEXL 2
		(primitive_site SLICE_X16Y82 SLICEL internal 45)
		(primitive_site SLICE_X17Y82 SLICEX internal 43)
	)
	(tile 117 29 INT_X12Y84 INT 1
		(primitive_site TIEOFF_X19Y168 TIEOFF internal 3)
	)
	(tile 117 30 CLEXM_X12Y84 CLEXM 2
		(primitive_site SLICE_X18Y82 SLICEM internal 50)
		(primitive_site SLICE_X19Y82 SLICEX internal 43)
	)
	(tile 117 31 INT_X13Y84 INT 1
		(primitive_site TIEOFF_X20Y168 TIEOFF internal 3)
	)
	(tile 117 32 CLEXL_X13Y84 CLEXL 2
		(primitive_site SLICE_X20Y82 SLICEL internal 45)
		(primitive_site SLICE_X21Y82 SLICEX internal 43)
	)
	(tile 117 33 INT_BRAM_X14Y84 INT_BRAM 1
		(primitive_site TIEOFF_X21Y168 TIEOFF internal 3)
	)
	(tile 117 34 INT_INTERFACE_X14Y84 INT_INTERFACE 0
	)
	(tile 117 35 BRAMSITE2_X14Y84 BRAMSITE2 3
		(primitive_site RAMB16_X1Y42 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y42 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y43 RAMB8BWER internal 110)
	)
	(tile 117 36 INT_X15Y84 INT 1
		(primitive_site TIEOFF_X22Y168 TIEOFF internal 3)
	)
	(tile 117 37 CLEXM_X15Y84 CLEXM 2
		(primitive_site SLICE_X22Y82 SLICEM internal 50)
		(primitive_site SLICE_X23Y82 SLICEX internal 43)
	)
	(tile 117 38 INT_X16Y84 INT 1
		(primitive_site TIEOFF_X23Y168 TIEOFF internal 3)
	)
	(tile 117 39 CLEXL_X16Y84 CLEXL 2
		(primitive_site SLICE_X24Y82 SLICEL internal 45)
		(primitive_site SLICE_X25Y82 SLICEX internal 43)
	)
	(tile 117 40 INT_X17Y84 INT 1
		(primitive_site TIEOFF_X24Y168 TIEOFF internal 3)
	)
	(tile 117 41 CLEXM_X17Y84 CLEXM 2
		(primitive_site SLICE_X26Y82 SLICEM internal 50)
		(primitive_site SLICE_X27Y82 SLICEX internal 43)
	)
	(tile 117 42 INT_X18Y84 INT 1
		(primitive_site TIEOFF_X25Y168 TIEOFF internal 3)
	)
	(tile 117 43 CLEXL_X18Y84 CLEXL 2
		(primitive_site SLICE_X28Y82 SLICEL internal 45)
		(primitive_site SLICE_X29Y82 SLICEX internal 43)
	)
	(tile 117 44 INT_X19Y84 INT 1
		(primitive_site TIEOFF_X26Y168 TIEOFF internal 3)
	)
	(tile 117 45 CLEXM_X19Y84 CLEXM 2
		(primitive_site SLICE_X30Y82 SLICEM internal 50)
		(primitive_site SLICE_X31Y82 SLICEX internal 43)
	)
	(tile 117 46 INT_X20Y84 INT 1
		(primitive_site TIEOFF_X28Y168 TIEOFF internal 3)
	)
	(tile 117 47 CLEXL_X20Y84 CLEXL 2
		(primitive_site SLICE_X32Y82 SLICEL internal 45)
		(primitive_site SLICE_X33Y82 SLICEX internal 43)
	)
	(tile 117 48 NULL_X48Y91 NULL 0
	)
	(tile 117 49 REG_V_X20Y84 REG_V 0
	)
	(tile 117 50 INT_X21Y84 INT 1
		(primitive_site TIEOFF_X31Y168 TIEOFF internal 3)
	)
	(tile 117 51 CLEXM_X21Y84 CLEXM 2
		(primitive_site SLICE_X34Y82 SLICEM internal 50)
		(primitive_site SLICE_X35Y82 SLICEX internal 43)
	)
	(tile 117 52 INT_X22Y84 INT 1
		(primitive_site TIEOFF_X33Y168 TIEOFF internal 3)
	)
	(tile 117 53 CLEXL_X22Y84 CLEXL 2
		(primitive_site SLICE_X36Y82 SLICEL internal 45)
		(primitive_site SLICE_X37Y82 SLICEX internal 43)
	)
	(tile 117 54 INT_X23Y84 INT 1
		(primitive_site TIEOFF_X35Y168 TIEOFF internal 3)
	)
	(tile 117 55 CLEXM_X23Y84 CLEXM 2
		(primitive_site SLICE_X38Y82 SLICEM internal 50)
		(primitive_site SLICE_X39Y82 SLICEX internal 43)
	)
	(tile 117 56 INT_X24Y84 INT 1
		(primitive_site TIEOFF_X36Y168 TIEOFF internal 3)
	)
	(tile 117 57 CLEXL_X24Y84 CLEXL 2
		(primitive_site SLICE_X40Y82 SLICEL internal 45)
		(primitive_site SLICE_X41Y82 SLICEX internal 43)
	)
	(tile 117 58 INT_X25Y84 INT 1
		(primitive_site TIEOFF_X37Y168 TIEOFF internal 3)
	)
	(tile 117 59 CLEXM_X25Y84 CLEXM 2
		(primitive_site SLICE_X42Y82 SLICEM internal 50)
		(primitive_site SLICE_X43Y82 SLICEX internal 43)
	)
	(tile 117 60 INT_X26Y84 INT 1
		(primitive_site TIEOFF_X38Y168 TIEOFF internal 3)
	)
	(tile 117 61 CLEXL_X26Y84 CLEXL 2
		(primitive_site SLICE_X44Y82 SLICEL internal 45)
		(primitive_site SLICE_X45Y82 SLICEX internal 43)
	)
	(tile 117 62 INT_BRAM_X27Y84 INT_BRAM 1
		(primitive_site TIEOFF_X39Y168 TIEOFF internal 3)
	)
	(tile 117 63 INT_INTERFACE_X27Y84 INT_INTERFACE 0
	)
	(tile 117 64 BRAMSITE2_X27Y84 BRAMSITE2 3
		(primitive_site RAMB16_X2Y42 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y42 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y43 RAMB8BWER internal 110)
	)
	(tile 117 65 INT_X28Y84 INT 1
		(primitive_site TIEOFF_X40Y168 TIEOFF internal 3)
	)
	(tile 117 66 CLEXL_X28Y84 CLEXL 2
		(primitive_site SLICE_X46Y82 SLICEL internal 45)
		(primitive_site SLICE_X47Y82 SLICEX internal 43)
	)
	(tile 117 67 INT_X29Y84 INT 1
		(primitive_site TIEOFF_X41Y168 TIEOFF internal 3)
	)
	(tile 117 68 CLEXM_X29Y84 CLEXM 2
		(primitive_site SLICE_X48Y82 SLICEM internal 50)
		(primitive_site SLICE_X49Y82 SLICEX internal 43)
	)
	(tile 117 69 INT_X30Y84 INT 1
		(primitive_site TIEOFF_X42Y168 TIEOFF internal 3)
	)
	(tile 117 70 CLEXL_X30Y84 CLEXL 2
		(primitive_site SLICE_X50Y82 SLICEL internal 45)
		(primitive_site SLICE_X51Y82 SLICEX internal 43)
	)
	(tile 117 71 INT_X31Y84 INT 1
		(primitive_site TIEOFF_X43Y168 TIEOFF internal 3)
	)
	(tile 117 72 CLEXM_X31Y84 CLEXM 2
		(primitive_site SLICE_X52Y82 SLICEM internal 50)
		(primitive_site SLICE_X53Y82 SLICEX internal 43)
	)
	(tile 117 73 INT_X32Y84 INT 1
		(primitive_site TIEOFF_X44Y168 TIEOFF internal 3)
	)
	(tile 117 74 CLEXL_X32Y84 CLEXL 2
		(primitive_site SLICE_X54Y82 SLICEL internal 45)
		(primitive_site SLICE_X55Y82 SLICEX internal 43)
	)
	(tile 117 75 INT_X33Y84 INT 1
		(primitive_site TIEOFF_X45Y168 TIEOFF internal 3)
	)
	(tile 117 76 INT_INTERFACE_X33Y84 INT_INTERFACE 0
	)
	(tile 117 77 MACCSITE2_X33Y84 MACCSITE2 1
		(primitive_site DSP48_X1Y21 DSP48A1 internal 346)
	)
	(tile 117 78 INT_X34Y84 INT 1
		(primitive_site TIEOFF_X46Y168 TIEOFF internal 3)
	)
	(tile 117 79 CLEXM_X34Y84 CLEXM 2
		(primitive_site SLICE_X56Y82 SLICEM internal 50)
		(primitive_site SLICE_X57Y82 SLICEX internal 43)
	)
	(tile 117 80 INT_X35Y84 INT 1
		(primitive_site TIEOFF_X48Y168 TIEOFF internal 3)
	)
	(tile 117 81 CLEXL_X35Y84 CLEXL 2
		(primitive_site SLICE_X58Y82 SLICEL internal 45)
		(primitive_site SLICE_X59Y82 SLICEX internal 43)
	)
	(tile 117 82 INT_X36Y84 INT 1
		(primitive_site TIEOFF_X50Y168 TIEOFF internal 3)
	)
	(tile 117 83 INT_INTERFACE_X36Y84 INT_INTERFACE 0
	)
	(tile 117 84 MACCSITE2_X36Y84 MACCSITE2 1
		(primitive_site DSP48_X2Y21 DSP48A1 internal 346)
	)
	(tile 117 85 INT_X37Y84 INT 1
		(primitive_site TIEOFF_X51Y168 TIEOFF internal 3)
	)
	(tile 117 86 CLEXM_X37Y84 CLEXM 2
		(primitive_site SLICE_X60Y82 SLICEM internal 50)
		(primitive_site SLICE_X61Y82 SLICEX internal 43)
	)
	(tile 117 87 INT_X38Y84 INT 1
		(primitive_site TIEOFF_X53Y168 TIEOFF internal 3)
	)
	(tile 117 88 CLEXL_X38Y84 CLEXL 2
		(primitive_site SLICE_X62Y82 SLICEL internal 45)
		(primitive_site SLICE_X63Y82 SLICEX internal 43)
	)
	(tile 117 89 INT_BRAM_X39Y84 INT_BRAM 1
		(primitive_site TIEOFF_X55Y168 TIEOFF internal 3)
	)
	(tile 117 90 INT_INTERFACE_X39Y84 INT_INTERFACE 0
	)
	(tile 117 91 BRAMSITE2_X39Y84 BRAMSITE2 3
		(primitive_site RAMB16_X3Y42 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y42 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y43 RAMB8BWER internal 110)
	)
	(tile 117 92 INT_X40Y84 INT 1
		(primitive_site TIEOFF_X56Y168 TIEOFF internal 3)
	)
	(tile 117 93 CLEXM_X40Y84 CLEXM 2
		(primitive_site SLICE_X64Y82 SLICEM internal 50)
		(primitive_site SLICE_X65Y82 SLICEX internal 43)
	)
	(tile 117 94 INT_X41Y84 INT 1
		(primitive_site TIEOFF_X58Y168 TIEOFF internal 3)
	)
	(tile 117 95 CLEXL_X41Y84 CLEXL 2
		(primitive_site SLICE_X66Y82 SLICEL internal 45)
		(primitive_site SLICE_X67Y82 SLICEX internal 43)
	)
	(tile 117 96 IOI_INT_X42Y84 IOI_INT 1
		(primitive_site TIEOFF_X60Y168 TIEOFF internal 3)
	)
	(tile 117 97 RIOI_X42Y84 RIOI 7
		(primitive_site OLOGIC_X17Y78 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y78 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y78 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y79 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y79 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y79 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y168 TIEOFF internal 3)
	)
	(tile 117 98 MCB_INT_BOT_X42Y84 MCB_INT_BOT 0
	)
	(tile 117 99 IOI_RTERM_X99Y91 IOI_RTERM 0
	)
	(tile 117 100 RIOB_X42Y84 RIOB 2
		(primitive_site N22 IOBS bonded 8)
		(primitive_site N20 IOBM bonded 8)
	)
	(tile 118 0 EMP_LIOB_X0Y90 EMP_LIOB 0
	)
	(tile 118 1 IOI_LTERM_X1Y90 IOI_LTERM 0
	)
	(tile 118 2 INT_X0Y83 INT 1
		(primitive_site TIEOFF_X0Y166 TIEOFF internal 3)
	)
	(tile 118 3 INT_INTERFACE_X0Y83 INT_INTERFACE 0
	)
	(tile 118 4 NULL_X4Y90 NULL 0
	)
	(tile 118 5 INT_X1Y83 INT 1
		(primitive_site TIEOFF_X2Y166 TIEOFF internal 3)
	)
	(tile 118 6 CLEXL_X1Y83 CLEXL 2
		(primitive_site SLICE_X0Y81 SLICEL internal 45)
		(primitive_site SLICE_X1Y81 SLICEX internal 43)
	)
	(tile 118 7 INT_X2Y83 INT 1
		(primitive_site TIEOFF_X4Y166 TIEOFF internal 3)
	)
	(tile 118 8 CLEXM_X2Y83 CLEXM 2
		(primitive_site SLICE_X2Y81 SLICEM internal 50)
		(primitive_site SLICE_X3Y81 SLICEX internal 43)
	)
	(tile 118 9 INT_BRAM_X3Y83 INT_BRAM 1
		(primitive_site TIEOFF_X6Y166 TIEOFF internal 3)
	)
	(tile 118 10 INT_INTERFACE_X3Y83 INT_INTERFACE 0
	)
	(tile 118 11 NULL_X11Y90 NULL 0
	)
	(tile 118 12 INT_X4Y83 INT 1
		(primitive_site TIEOFF_X7Y166 TIEOFF internal 3)
	)
	(tile 118 13 CLEXL_X4Y83 CLEXL 2
		(primitive_site SLICE_X4Y81 SLICEL internal 45)
		(primitive_site SLICE_X5Y81 SLICEX internal 43)
	)
	(tile 118 14 INT_X5Y83 INT 1
		(primitive_site TIEOFF_X9Y166 TIEOFF internal 3)
	)
	(tile 118 15 CLEXM_X5Y83 CLEXM 2
		(primitive_site SLICE_X6Y81 SLICEM internal 50)
		(primitive_site SLICE_X7Y81 SLICEX internal 43)
	)
	(tile 118 16 INT_X6Y83 INT 1
		(primitive_site TIEOFF_X11Y166 TIEOFF internal 3)
	)
	(tile 118 17 CLEXL_X6Y83 CLEXL 2
		(primitive_site SLICE_X8Y81 SLICEL internal 45)
		(primitive_site SLICE_X9Y81 SLICEX internal 43)
	)
	(tile 118 18 INT_X7Y83 INT 1
		(primitive_site TIEOFF_X13Y166 TIEOFF internal 3)
	)
	(tile 118 19 CLEXM_X7Y83 CLEXM 2
		(primitive_site SLICE_X10Y81 SLICEM internal 50)
		(primitive_site SLICE_X11Y81 SLICEX internal 43)
	)
	(tile 118 20 INT_X8Y83 INT 1
		(primitive_site TIEOFF_X15Y166 TIEOFF internal 3)
	)
	(tile 118 21 INT_INTERFACE_X8Y83 INT_INTERFACE 0
	)
	(tile 118 22 NULL_X22Y90 NULL 0
	)
	(tile 118 23 INT_X9Y83 INT 1
		(primitive_site TIEOFF_X16Y166 TIEOFF internal 3)
	)
	(tile 118 24 CLEXL_X9Y83 CLEXL 2
		(primitive_site SLICE_X12Y81 SLICEL internal 45)
		(primitive_site SLICE_X13Y81 SLICEX internal 43)
	)
	(tile 118 25 INT_X10Y83 INT 1
		(primitive_site TIEOFF_X17Y166 TIEOFF internal 3)
	)
	(tile 118 26 CLEXM_X10Y83 CLEXM 2
		(primitive_site SLICE_X14Y81 SLICEM internal 50)
		(primitive_site SLICE_X15Y81 SLICEX internal 43)
	)
	(tile 118 27 INT_X11Y83 INT 1
		(primitive_site TIEOFF_X18Y166 TIEOFF internal 3)
	)
	(tile 118 28 CLEXL_X11Y83 CLEXL 2
		(primitive_site SLICE_X16Y81 SLICEL internal 45)
		(primitive_site SLICE_X17Y81 SLICEX internal 43)
	)
	(tile 118 29 INT_X12Y83 INT 1
		(primitive_site TIEOFF_X19Y166 TIEOFF internal 3)
	)
	(tile 118 30 CLEXM_X12Y83 CLEXM 2
		(primitive_site SLICE_X18Y81 SLICEM internal 50)
		(primitive_site SLICE_X19Y81 SLICEX internal 43)
	)
	(tile 118 31 INT_X13Y83 INT 1
		(primitive_site TIEOFF_X20Y166 TIEOFF internal 3)
	)
	(tile 118 32 CLEXL_X13Y83 CLEXL 2
		(primitive_site SLICE_X20Y81 SLICEL internal 45)
		(primitive_site SLICE_X21Y81 SLICEX internal 43)
	)
	(tile 118 33 INT_BRAM_X14Y83 INT_BRAM 1
		(primitive_site TIEOFF_X21Y166 TIEOFF internal 3)
	)
	(tile 118 34 INT_INTERFACE_X14Y83 INT_INTERFACE 0
	)
	(tile 118 35 NULL_X35Y90 NULL 0
	)
	(tile 118 36 INT_X15Y83 INT 1
		(primitive_site TIEOFF_X22Y166 TIEOFF internal 3)
	)
	(tile 118 37 CLEXM_X15Y83 CLEXM 2
		(primitive_site SLICE_X22Y81 SLICEM internal 50)
		(primitive_site SLICE_X23Y81 SLICEX internal 43)
	)
	(tile 118 38 INT_X16Y83 INT 1
		(primitive_site TIEOFF_X23Y166 TIEOFF internal 3)
	)
	(tile 118 39 CLEXL_X16Y83 CLEXL 2
		(primitive_site SLICE_X24Y81 SLICEL internal 45)
		(primitive_site SLICE_X25Y81 SLICEX internal 43)
	)
	(tile 118 40 INT_X17Y83 INT 1
		(primitive_site TIEOFF_X24Y166 TIEOFF internal 3)
	)
	(tile 118 41 CLEXM_X17Y83 CLEXM 2
		(primitive_site SLICE_X26Y81 SLICEM internal 50)
		(primitive_site SLICE_X27Y81 SLICEX internal 43)
	)
	(tile 118 42 INT_X18Y83 INT 1
		(primitive_site TIEOFF_X25Y166 TIEOFF internal 3)
	)
	(tile 118 43 CLEXL_X18Y83 CLEXL 2
		(primitive_site SLICE_X28Y81 SLICEL internal 45)
		(primitive_site SLICE_X29Y81 SLICEX internal 43)
	)
	(tile 118 44 INT_X19Y83 INT 1
		(primitive_site TIEOFF_X26Y166 TIEOFF internal 3)
	)
	(tile 118 45 CLEXM_X19Y83 CLEXM 2
		(primitive_site SLICE_X30Y81 SLICEM internal 50)
		(primitive_site SLICE_X31Y81 SLICEX internal 43)
	)
	(tile 118 46 INT_X20Y83 INT 1
		(primitive_site TIEOFF_X28Y166 TIEOFF internal 3)
	)
	(tile 118 47 CLEXL_X20Y83 CLEXL 2
		(primitive_site SLICE_X32Y81 SLICEL internal 45)
		(primitive_site SLICE_X33Y81 SLICEX internal 43)
	)
	(tile 118 48 NULL_X48Y90 NULL 0
	)
	(tile 118 49 REG_V_X20Y83 REG_V 0
	)
	(tile 118 50 INT_X21Y83 INT 1
		(primitive_site TIEOFF_X31Y166 TIEOFF internal 3)
	)
	(tile 118 51 CLEXM_X21Y83 CLEXM 2
		(primitive_site SLICE_X34Y81 SLICEM internal 50)
		(primitive_site SLICE_X35Y81 SLICEX internal 43)
	)
	(tile 118 52 INT_X22Y83 INT 1
		(primitive_site TIEOFF_X33Y166 TIEOFF internal 3)
	)
	(tile 118 53 CLEXL_X22Y83 CLEXL 2
		(primitive_site SLICE_X36Y81 SLICEL internal 45)
		(primitive_site SLICE_X37Y81 SLICEX internal 43)
	)
	(tile 118 54 INT_X23Y83 INT 1
		(primitive_site TIEOFF_X35Y166 TIEOFF internal 3)
	)
	(tile 118 55 CLEXM_X23Y83 CLEXM 2
		(primitive_site SLICE_X38Y81 SLICEM internal 50)
		(primitive_site SLICE_X39Y81 SLICEX internal 43)
	)
	(tile 118 56 INT_X24Y83 INT 1
		(primitive_site TIEOFF_X36Y166 TIEOFF internal 3)
	)
	(tile 118 57 CLEXL_X24Y83 CLEXL 2
		(primitive_site SLICE_X40Y81 SLICEL internal 45)
		(primitive_site SLICE_X41Y81 SLICEX internal 43)
	)
	(tile 118 58 INT_X25Y83 INT 1
		(primitive_site TIEOFF_X37Y166 TIEOFF internal 3)
	)
	(tile 118 59 CLEXM_X25Y83 CLEXM 2
		(primitive_site SLICE_X42Y81 SLICEM internal 50)
		(primitive_site SLICE_X43Y81 SLICEX internal 43)
	)
	(tile 118 60 INT_X26Y83 INT 1
		(primitive_site TIEOFF_X38Y166 TIEOFF internal 3)
	)
	(tile 118 61 CLEXL_X26Y83 CLEXL 2
		(primitive_site SLICE_X44Y81 SLICEL internal 45)
		(primitive_site SLICE_X45Y81 SLICEX internal 43)
	)
	(tile 118 62 INT_BRAM_X27Y83 INT_BRAM 1
		(primitive_site TIEOFF_X39Y166 TIEOFF internal 3)
	)
	(tile 118 63 INT_INTERFACE_X27Y83 INT_INTERFACE 0
	)
	(tile 118 64 NULL_X64Y90 NULL 0
	)
	(tile 118 65 INT_X28Y83 INT 1
		(primitive_site TIEOFF_X40Y166 TIEOFF internal 3)
	)
	(tile 118 66 CLEXL_X28Y83 CLEXL 2
		(primitive_site SLICE_X46Y81 SLICEL internal 45)
		(primitive_site SLICE_X47Y81 SLICEX internal 43)
	)
	(tile 118 67 INT_X29Y83 INT 1
		(primitive_site TIEOFF_X41Y166 TIEOFF internal 3)
	)
	(tile 118 68 CLEXM_X29Y83 CLEXM 2
		(primitive_site SLICE_X48Y81 SLICEM internal 50)
		(primitive_site SLICE_X49Y81 SLICEX internal 43)
	)
	(tile 118 69 INT_X30Y83 INT 1
		(primitive_site TIEOFF_X42Y166 TIEOFF internal 3)
	)
	(tile 118 70 CLEXL_X30Y83 CLEXL 2
		(primitive_site SLICE_X50Y81 SLICEL internal 45)
		(primitive_site SLICE_X51Y81 SLICEX internal 43)
	)
	(tile 118 71 INT_X31Y83 INT 1
		(primitive_site TIEOFF_X43Y166 TIEOFF internal 3)
	)
	(tile 118 72 CLEXM_X31Y83 CLEXM 2
		(primitive_site SLICE_X52Y81 SLICEM internal 50)
		(primitive_site SLICE_X53Y81 SLICEX internal 43)
	)
	(tile 118 73 INT_X32Y83 INT 1
		(primitive_site TIEOFF_X44Y166 TIEOFF internal 3)
	)
	(tile 118 74 CLEXL_X32Y83 CLEXL 2
		(primitive_site SLICE_X54Y81 SLICEL internal 45)
		(primitive_site SLICE_X55Y81 SLICEX internal 43)
	)
	(tile 118 75 INT_X33Y83 INT 1
		(primitive_site TIEOFF_X45Y166 TIEOFF internal 3)
	)
	(tile 118 76 INT_INTERFACE_X33Y83 INT_INTERFACE 0
	)
	(tile 118 77 NULL_X77Y90 NULL 0
	)
	(tile 118 78 INT_X34Y83 INT 1
		(primitive_site TIEOFF_X46Y166 TIEOFF internal 3)
	)
	(tile 118 79 CLEXM_X34Y83 CLEXM 2
		(primitive_site SLICE_X56Y81 SLICEM internal 50)
		(primitive_site SLICE_X57Y81 SLICEX internal 43)
	)
	(tile 118 80 INT_X35Y83 INT 1
		(primitive_site TIEOFF_X48Y166 TIEOFF internal 3)
	)
	(tile 118 81 CLEXL_X35Y83 CLEXL 2
		(primitive_site SLICE_X58Y81 SLICEL internal 45)
		(primitive_site SLICE_X59Y81 SLICEX internal 43)
	)
	(tile 118 82 INT_X36Y83 INT 1
		(primitive_site TIEOFF_X50Y166 TIEOFF internal 3)
	)
	(tile 118 83 INT_INTERFACE_X36Y83 INT_INTERFACE 0
	)
	(tile 118 84 NULL_X84Y90 NULL 0
	)
	(tile 118 85 INT_X37Y83 INT 1
		(primitive_site TIEOFF_X51Y166 TIEOFF internal 3)
	)
	(tile 118 86 CLEXM_X37Y83 CLEXM 2
		(primitive_site SLICE_X60Y81 SLICEM internal 50)
		(primitive_site SLICE_X61Y81 SLICEX internal 43)
	)
	(tile 118 87 INT_X38Y83 INT 1
		(primitive_site TIEOFF_X53Y166 TIEOFF internal 3)
	)
	(tile 118 88 CLEXL_X38Y83 CLEXL 2
		(primitive_site SLICE_X62Y81 SLICEL internal 45)
		(primitive_site SLICE_X63Y81 SLICEX internal 43)
	)
	(tile 118 89 INT_BRAM_X39Y83 INT_BRAM 1
		(primitive_site TIEOFF_X55Y166 TIEOFF internal 3)
	)
	(tile 118 90 INT_INTERFACE_X39Y83 INT_INTERFACE 0
	)
	(tile 118 91 NULL_X91Y90 NULL 0
	)
	(tile 118 92 INT_X40Y83 INT 1
		(primitive_site TIEOFF_X56Y166 TIEOFF internal 3)
	)
	(tile 118 93 CLEXM_X40Y83 CLEXM 2
		(primitive_site SLICE_X64Y81 SLICEM internal 50)
		(primitive_site SLICE_X65Y81 SLICEX internal 43)
	)
	(tile 118 94 INT_X41Y83 INT 1
		(primitive_site TIEOFF_X58Y166 TIEOFF internal 3)
	)
	(tile 118 95 CLEXL_X41Y83 CLEXL 2
		(primitive_site SLICE_X66Y81 SLICEL internal 45)
		(primitive_site SLICE_X67Y81 SLICEX internal 43)
	)
	(tile 118 96 INT_X42Y83 INT 1
		(primitive_site TIEOFF_X60Y166 TIEOFF internal 3)
	)
	(tile 118 97 INT_INTERFACE_X42Y83 INT_INTERFACE 0
	)
	(tile 118 98 NULL_X98Y90 NULL 0
	)
	(tile 118 99 IOI_RTERM_X99Y90 IOI_RTERM 0
	)
	(tile 118 100 EMP_RIOB_X42Y83 EMP_RIOB 0
	)
	(tile 119 0 EMP_LIOB_X0Y89 EMP_LIOB 0
	)
	(tile 119 1 IOI_LTERM_X1Y89 IOI_LTERM 0
	)
	(tile 119 2 INT_X0Y82 INT 1
		(primitive_site TIEOFF_X0Y164 TIEOFF internal 3)
	)
	(tile 119 3 INT_INTERFACE_X0Y82 INT_INTERFACE 0
	)
	(tile 119 4 MCB_MUI1W_X0Y82 MCB_MUI1W 0
	)
	(tile 119 5 INT_X1Y82 INT 1
		(primitive_site TIEOFF_X2Y164 TIEOFF internal 3)
	)
	(tile 119 6 CLEXL_X1Y82 CLEXL 2
		(primitive_site SLICE_X0Y80 SLICEL internal 45)
		(primitive_site SLICE_X1Y80 SLICEX internal 43)
	)
	(tile 119 7 INT_X2Y82 INT 1
		(primitive_site TIEOFF_X4Y164 TIEOFF internal 3)
	)
	(tile 119 8 CLEXM_X2Y82 CLEXM 2
		(primitive_site SLICE_X2Y80 SLICEM internal 50)
		(primitive_site SLICE_X3Y80 SLICEX internal 43)
	)
	(tile 119 9 INT_BRAM_X3Y82 INT_BRAM 1
		(primitive_site TIEOFF_X6Y164 TIEOFF internal 3)
	)
	(tile 119 10 INT_INTERFACE_X3Y82 INT_INTERFACE 0
	)
	(tile 119 11 NULL_X11Y89 NULL 0
	)
	(tile 119 12 INT_X4Y82 INT 1
		(primitive_site TIEOFF_X7Y164 TIEOFF internal 3)
	)
	(tile 119 13 CLEXL_X4Y82 CLEXL 2
		(primitive_site SLICE_X4Y80 SLICEL internal 45)
		(primitive_site SLICE_X5Y80 SLICEX internal 43)
	)
	(tile 119 14 INT_X5Y82 INT 1
		(primitive_site TIEOFF_X9Y164 TIEOFF internal 3)
	)
	(tile 119 15 CLEXM_X5Y82 CLEXM 2
		(primitive_site SLICE_X6Y80 SLICEM internal 50)
		(primitive_site SLICE_X7Y80 SLICEX internal 43)
	)
	(tile 119 16 INT_X6Y82 INT 1
		(primitive_site TIEOFF_X11Y164 TIEOFF internal 3)
	)
	(tile 119 17 CLEXL_X6Y82 CLEXL 2
		(primitive_site SLICE_X8Y80 SLICEL internal 45)
		(primitive_site SLICE_X9Y80 SLICEX internal 43)
	)
	(tile 119 18 INT_X7Y82 INT 1
		(primitive_site TIEOFF_X13Y164 TIEOFF internal 3)
	)
	(tile 119 19 CLEXM_X7Y82 CLEXM 2
		(primitive_site SLICE_X10Y80 SLICEM internal 50)
		(primitive_site SLICE_X11Y80 SLICEX internal 43)
	)
	(tile 119 20 INT_X8Y82 INT 1
		(primitive_site TIEOFF_X15Y164 TIEOFF internal 3)
	)
	(tile 119 21 INT_INTERFACE_X8Y82 INT_INTERFACE 0
	)
	(tile 119 22 NULL_X22Y89 NULL 0
	)
	(tile 119 23 INT_X9Y82 INT 1
		(primitive_site TIEOFF_X16Y164 TIEOFF internal 3)
	)
	(tile 119 24 CLEXL_X9Y82 CLEXL 2
		(primitive_site SLICE_X12Y80 SLICEL internal 45)
		(primitive_site SLICE_X13Y80 SLICEX internal 43)
	)
	(tile 119 25 INT_X10Y82 INT 1
		(primitive_site TIEOFF_X17Y164 TIEOFF internal 3)
	)
	(tile 119 26 CLEXM_X10Y82 CLEXM 2
		(primitive_site SLICE_X14Y80 SLICEM internal 50)
		(primitive_site SLICE_X15Y80 SLICEX internal 43)
	)
	(tile 119 27 INT_X11Y82 INT 1
		(primitive_site TIEOFF_X18Y164 TIEOFF internal 3)
	)
	(tile 119 28 CLEXL_X11Y82 CLEXL 2
		(primitive_site SLICE_X16Y80 SLICEL internal 45)
		(primitive_site SLICE_X17Y80 SLICEX internal 43)
	)
	(tile 119 29 INT_X12Y82 INT 1
		(primitive_site TIEOFF_X19Y164 TIEOFF internal 3)
	)
	(tile 119 30 CLEXM_X12Y82 CLEXM 2
		(primitive_site SLICE_X18Y80 SLICEM internal 50)
		(primitive_site SLICE_X19Y80 SLICEX internal 43)
	)
	(tile 119 31 INT_X13Y82 INT 1
		(primitive_site TIEOFF_X20Y164 TIEOFF internal 3)
	)
	(tile 119 32 CLEXL_X13Y82 CLEXL 2
		(primitive_site SLICE_X20Y80 SLICEL internal 45)
		(primitive_site SLICE_X21Y80 SLICEX internal 43)
	)
	(tile 119 33 INT_BRAM_X14Y82 INT_BRAM 1
		(primitive_site TIEOFF_X21Y164 TIEOFF internal 3)
	)
	(tile 119 34 INT_INTERFACE_X14Y82 INT_INTERFACE 0
	)
	(tile 119 35 NULL_X35Y89 NULL 0
	)
	(tile 119 36 INT_X15Y82 INT 1
		(primitive_site TIEOFF_X22Y164 TIEOFF internal 3)
	)
	(tile 119 37 CLEXM_X15Y82 CLEXM 2
		(primitive_site SLICE_X22Y80 SLICEM internal 50)
		(primitive_site SLICE_X23Y80 SLICEX internal 43)
	)
	(tile 119 38 INT_X16Y82 INT 1
		(primitive_site TIEOFF_X23Y164 TIEOFF internal 3)
	)
	(tile 119 39 CLEXL_X16Y82 CLEXL 2
		(primitive_site SLICE_X24Y80 SLICEL internal 45)
		(primitive_site SLICE_X25Y80 SLICEX internal 43)
	)
	(tile 119 40 INT_X17Y82 INT 1
		(primitive_site TIEOFF_X24Y164 TIEOFF internal 3)
	)
	(tile 119 41 CLEXM_X17Y82 CLEXM 2
		(primitive_site SLICE_X26Y80 SLICEM internal 50)
		(primitive_site SLICE_X27Y80 SLICEX internal 43)
	)
	(tile 119 42 INT_X18Y82 INT 1
		(primitive_site TIEOFF_X25Y164 TIEOFF internal 3)
	)
	(tile 119 43 CLEXL_X18Y82 CLEXL 2
		(primitive_site SLICE_X28Y80 SLICEL internal 45)
		(primitive_site SLICE_X29Y80 SLICEX internal 43)
	)
	(tile 119 44 INT_X19Y82 INT 1
		(primitive_site TIEOFF_X26Y164 TIEOFF internal 3)
	)
	(tile 119 45 CLEXM_X19Y82 CLEXM 2
		(primitive_site SLICE_X30Y80 SLICEM internal 50)
		(primitive_site SLICE_X31Y80 SLICEX internal 43)
	)
	(tile 119 46 INT_X20Y82 INT 1
		(primitive_site TIEOFF_X28Y164 TIEOFF internal 3)
	)
	(tile 119 47 CLEXL_X20Y82 CLEXL 2
		(primitive_site SLICE_X32Y80 SLICEL internal 45)
		(primitive_site SLICE_X33Y80 SLICEX internal 43)
	)
	(tile 119 48 NULL_X48Y89 NULL 0
	)
	(tile 119 49 REG_V_X20Y82 REG_V 0
	)
	(tile 119 50 INT_X21Y82 INT 1
		(primitive_site TIEOFF_X31Y164 TIEOFF internal 3)
	)
	(tile 119 51 CLEXM_X21Y82 CLEXM 2
		(primitive_site SLICE_X34Y80 SLICEM internal 50)
		(primitive_site SLICE_X35Y80 SLICEX internal 43)
	)
	(tile 119 52 INT_X22Y82 INT 1
		(primitive_site TIEOFF_X33Y164 TIEOFF internal 3)
	)
	(tile 119 53 CLEXL_X22Y82 CLEXL 2
		(primitive_site SLICE_X36Y80 SLICEL internal 45)
		(primitive_site SLICE_X37Y80 SLICEX internal 43)
	)
	(tile 119 54 INT_X23Y82 INT 1
		(primitive_site TIEOFF_X35Y164 TIEOFF internal 3)
	)
	(tile 119 55 CLEXM_X23Y82 CLEXM 2
		(primitive_site SLICE_X38Y80 SLICEM internal 50)
		(primitive_site SLICE_X39Y80 SLICEX internal 43)
	)
	(tile 119 56 INT_X24Y82 INT 1
		(primitive_site TIEOFF_X36Y164 TIEOFF internal 3)
	)
	(tile 119 57 CLEXL_X24Y82 CLEXL 2
		(primitive_site SLICE_X40Y80 SLICEL internal 45)
		(primitive_site SLICE_X41Y80 SLICEX internal 43)
	)
	(tile 119 58 INT_X25Y82 INT 1
		(primitive_site TIEOFF_X37Y164 TIEOFF internal 3)
	)
	(tile 119 59 CLEXM_X25Y82 CLEXM 2
		(primitive_site SLICE_X42Y80 SLICEM internal 50)
		(primitive_site SLICE_X43Y80 SLICEX internal 43)
	)
	(tile 119 60 INT_X26Y82 INT 1
		(primitive_site TIEOFF_X38Y164 TIEOFF internal 3)
	)
	(tile 119 61 CLEXL_X26Y82 CLEXL 2
		(primitive_site SLICE_X44Y80 SLICEL internal 45)
		(primitive_site SLICE_X45Y80 SLICEX internal 43)
	)
	(tile 119 62 INT_BRAM_X27Y82 INT_BRAM 1
		(primitive_site TIEOFF_X39Y164 TIEOFF internal 3)
	)
	(tile 119 63 INT_INTERFACE_X27Y82 INT_INTERFACE 0
	)
	(tile 119 64 NULL_X64Y89 NULL 0
	)
	(tile 119 65 INT_X28Y82 INT 1
		(primitive_site TIEOFF_X40Y164 TIEOFF internal 3)
	)
	(tile 119 66 CLEXL_X28Y82 CLEXL 2
		(primitive_site SLICE_X46Y80 SLICEL internal 45)
		(primitive_site SLICE_X47Y80 SLICEX internal 43)
	)
	(tile 119 67 INT_X29Y82 INT 1
		(primitive_site TIEOFF_X41Y164 TIEOFF internal 3)
	)
	(tile 119 68 CLEXM_X29Y82 CLEXM 2
		(primitive_site SLICE_X48Y80 SLICEM internal 50)
		(primitive_site SLICE_X49Y80 SLICEX internal 43)
	)
	(tile 119 69 INT_X30Y82 INT 1
		(primitive_site TIEOFF_X42Y164 TIEOFF internal 3)
	)
	(tile 119 70 CLEXL_X30Y82 CLEXL 2
		(primitive_site SLICE_X50Y80 SLICEL internal 45)
		(primitive_site SLICE_X51Y80 SLICEX internal 43)
	)
	(tile 119 71 INT_X31Y82 INT 1
		(primitive_site TIEOFF_X43Y164 TIEOFF internal 3)
	)
	(tile 119 72 CLEXM_X31Y82 CLEXM 2
		(primitive_site SLICE_X52Y80 SLICEM internal 50)
		(primitive_site SLICE_X53Y80 SLICEX internal 43)
	)
	(tile 119 73 INT_X32Y82 INT 1
		(primitive_site TIEOFF_X44Y164 TIEOFF internal 3)
	)
	(tile 119 74 CLEXL_X32Y82 CLEXL 2
		(primitive_site SLICE_X54Y80 SLICEL internal 45)
		(primitive_site SLICE_X55Y80 SLICEX internal 43)
	)
	(tile 119 75 INT_X33Y82 INT 1
		(primitive_site TIEOFF_X45Y164 TIEOFF internal 3)
	)
	(tile 119 76 INT_INTERFACE_X33Y82 INT_INTERFACE 0
	)
	(tile 119 77 NULL_X77Y89 NULL 0
	)
	(tile 119 78 INT_X34Y82 INT 1
		(primitive_site TIEOFF_X46Y164 TIEOFF internal 3)
	)
	(tile 119 79 CLEXM_X34Y82 CLEXM 2
		(primitive_site SLICE_X56Y80 SLICEM internal 50)
		(primitive_site SLICE_X57Y80 SLICEX internal 43)
	)
	(tile 119 80 INT_X35Y82 INT 1
		(primitive_site TIEOFF_X48Y164 TIEOFF internal 3)
	)
	(tile 119 81 CLEXL_X35Y82 CLEXL 2
		(primitive_site SLICE_X58Y80 SLICEL internal 45)
		(primitive_site SLICE_X59Y80 SLICEX internal 43)
	)
	(tile 119 82 INT_X36Y82 INT 1
		(primitive_site TIEOFF_X50Y164 TIEOFF internal 3)
	)
	(tile 119 83 INT_INTERFACE_X36Y82 INT_INTERFACE 0
	)
	(tile 119 84 NULL_X84Y89 NULL 0
	)
	(tile 119 85 INT_X37Y82 INT 1
		(primitive_site TIEOFF_X51Y164 TIEOFF internal 3)
	)
	(tile 119 86 CLEXM_X37Y82 CLEXM 2
		(primitive_site SLICE_X60Y80 SLICEM internal 50)
		(primitive_site SLICE_X61Y80 SLICEX internal 43)
	)
	(tile 119 87 INT_X38Y82 INT 1
		(primitive_site TIEOFF_X53Y164 TIEOFF internal 3)
	)
	(tile 119 88 CLEXL_X38Y82 CLEXL 2
		(primitive_site SLICE_X62Y80 SLICEL internal 45)
		(primitive_site SLICE_X63Y80 SLICEX internal 43)
	)
	(tile 119 89 INT_BRAM_X39Y82 INT_BRAM 1
		(primitive_site TIEOFF_X55Y164 TIEOFF internal 3)
	)
	(tile 119 90 INT_INTERFACE_X39Y82 INT_INTERFACE 0
	)
	(tile 119 91 NULL_X91Y89 NULL 0
	)
	(tile 119 92 INT_X40Y82 INT 1
		(primitive_site TIEOFF_X56Y164 TIEOFF internal 3)
	)
	(tile 119 93 CLEXM_X40Y82 CLEXM 2
		(primitive_site SLICE_X64Y80 SLICEM internal 50)
		(primitive_site SLICE_X65Y80 SLICEX internal 43)
	)
	(tile 119 94 INT_X41Y82 INT 1
		(primitive_site TIEOFF_X58Y164 TIEOFF internal 3)
	)
	(tile 119 95 CLEXL_X41Y82 CLEXL 2
		(primitive_site SLICE_X66Y80 SLICEL internal 45)
		(primitive_site SLICE_X67Y80 SLICEX internal 43)
	)
	(tile 119 96 INT_X42Y82 INT 1
		(primitive_site TIEOFF_X60Y164 TIEOFF internal 3)
	)
	(tile 119 97 INT_INTERFACE_X42Y82 INT_INTERFACE 0
	)
	(tile 119 98 MCB_MUI1W_X42Y82 MCB_MUI1W 0
	)
	(tile 119 99 IOI_RTERM_X99Y89 IOI_RTERM 0
	)
	(tile 119 100 EMP_RIOB_X42Y82 EMP_RIOB 0
	)
	(tile 120 0 LIOB_X0Y81 LIOB 2
		(primitive_site P2 IOBM bonded 8)
		(primitive_site P1 IOBS bonded 8)
	)
	(tile 120 1 IOI_LTERM_X1Y88 IOI_LTERM 0
	)
	(tile 120 2 LIOI_INT_X0Y81 LIOI_INT 1
		(primitive_site TIEOFF_X0Y162 TIEOFF internal 3)
	)
	(tile 120 3 LIOI_X0Y81 LIOI 7
		(primitive_site OLOGIC_X0Y76 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y76 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y76 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y77 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y77 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y77 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y162 TIEOFF internal 3)
	)
	(tile 120 4 MCB_INT_BOT_X0Y81 MCB_INT_BOT 0
	)
	(tile 120 5 INT_X1Y81 INT 1
		(primitive_site TIEOFF_X2Y162 TIEOFF internal 3)
	)
	(tile 120 6 CLEXL_X1Y81 CLEXL 2
		(primitive_site SLICE_X0Y79 SLICEL internal 45)
		(primitive_site SLICE_X1Y79 SLICEX internal 43)
	)
	(tile 120 7 INT_X2Y81 INT 1
		(primitive_site TIEOFF_X4Y162 TIEOFF internal 3)
	)
	(tile 120 8 CLEXM_X2Y81 CLEXM 2
		(primitive_site SLICE_X2Y79 SLICEM internal 50)
		(primitive_site SLICE_X3Y79 SLICEX internal 43)
	)
	(tile 120 9 INT_BRAM_X3Y81 INT_BRAM 1
		(primitive_site TIEOFF_X6Y162 TIEOFF internal 3)
	)
	(tile 120 10 INT_INTERFACE_X3Y81 INT_INTERFACE 0
	)
	(tile 120 11 NULL_X11Y88 NULL 0
	)
	(tile 120 12 INT_X4Y81 INT 1
		(primitive_site TIEOFF_X7Y162 TIEOFF internal 3)
	)
	(tile 120 13 CLEXL_X4Y81 CLEXL 2
		(primitive_site SLICE_X4Y79 SLICEL internal 45)
		(primitive_site SLICE_X5Y79 SLICEX internal 43)
	)
	(tile 120 14 INT_X5Y81 INT 1
		(primitive_site TIEOFF_X9Y162 TIEOFF internal 3)
	)
	(tile 120 15 CLEXM_X5Y81 CLEXM 2
		(primitive_site SLICE_X6Y79 SLICEM internal 50)
		(primitive_site SLICE_X7Y79 SLICEX internal 43)
	)
	(tile 120 16 INT_X6Y81 INT 1
		(primitive_site TIEOFF_X11Y162 TIEOFF internal 3)
	)
	(tile 120 17 CLEXL_X6Y81 CLEXL 2
		(primitive_site SLICE_X8Y79 SLICEL internal 45)
		(primitive_site SLICE_X9Y79 SLICEX internal 43)
	)
	(tile 120 18 INT_X7Y81 INT 1
		(primitive_site TIEOFF_X13Y162 TIEOFF internal 3)
	)
	(tile 120 19 CLEXM_X7Y81 CLEXM 2
		(primitive_site SLICE_X10Y79 SLICEM internal 50)
		(primitive_site SLICE_X11Y79 SLICEX internal 43)
	)
	(tile 120 20 INT_X8Y81 INT 1
		(primitive_site TIEOFF_X15Y162 TIEOFF internal 3)
	)
	(tile 120 21 INT_INTERFACE_X8Y81 INT_INTERFACE 0
	)
	(tile 120 22 NULL_X22Y88 NULL 0
	)
	(tile 120 23 INT_X9Y81 INT 1
		(primitive_site TIEOFF_X16Y162 TIEOFF internal 3)
	)
	(tile 120 24 CLEXL_X9Y81 CLEXL 2
		(primitive_site SLICE_X12Y79 SLICEL internal 45)
		(primitive_site SLICE_X13Y79 SLICEX internal 43)
	)
	(tile 120 25 INT_X10Y81 INT 1
		(primitive_site TIEOFF_X17Y162 TIEOFF internal 3)
	)
	(tile 120 26 CLEXM_X10Y81 CLEXM 2
		(primitive_site SLICE_X14Y79 SLICEM internal 50)
		(primitive_site SLICE_X15Y79 SLICEX internal 43)
	)
	(tile 120 27 INT_X11Y81 INT 1
		(primitive_site TIEOFF_X18Y162 TIEOFF internal 3)
	)
	(tile 120 28 CLEXL_X11Y81 CLEXL 2
		(primitive_site SLICE_X16Y79 SLICEL internal 45)
		(primitive_site SLICE_X17Y79 SLICEX internal 43)
	)
	(tile 120 29 INT_X12Y81 INT 1
		(primitive_site TIEOFF_X19Y162 TIEOFF internal 3)
	)
	(tile 120 30 CLEXM_X12Y81 CLEXM 2
		(primitive_site SLICE_X18Y79 SLICEM internal 50)
		(primitive_site SLICE_X19Y79 SLICEX internal 43)
	)
	(tile 120 31 INT_X13Y81 INT 1
		(primitive_site TIEOFF_X20Y162 TIEOFF internal 3)
	)
	(tile 120 32 CLEXL_X13Y81 CLEXL 2
		(primitive_site SLICE_X20Y79 SLICEL internal 45)
		(primitive_site SLICE_X21Y79 SLICEX internal 43)
	)
	(tile 120 33 INT_BRAM_X14Y81 INT_BRAM 1
		(primitive_site TIEOFF_X21Y162 TIEOFF internal 3)
	)
	(tile 120 34 INT_INTERFACE_X14Y81 INT_INTERFACE 0
	)
	(tile 120 35 NULL_X35Y88 NULL 0
	)
	(tile 120 36 INT_X15Y81 INT 1
		(primitive_site TIEOFF_X22Y162 TIEOFF internal 3)
	)
	(tile 120 37 CLEXM_X15Y81 CLEXM 2
		(primitive_site SLICE_X22Y79 SLICEM internal 50)
		(primitive_site SLICE_X23Y79 SLICEX internal 43)
	)
	(tile 120 38 INT_X16Y81 INT 1
		(primitive_site TIEOFF_X23Y162 TIEOFF internal 3)
	)
	(tile 120 39 CLEXL_X16Y81 CLEXL 2
		(primitive_site SLICE_X24Y79 SLICEL internal 45)
		(primitive_site SLICE_X25Y79 SLICEX internal 43)
	)
	(tile 120 40 INT_X17Y81 INT 1
		(primitive_site TIEOFF_X24Y162 TIEOFF internal 3)
	)
	(tile 120 41 CLEXM_X17Y81 CLEXM 2
		(primitive_site SLICE_X26Y79 SLICEM internal 50)
		(primitive_site SLICE_X27Y79 SLICEX internal 43)
	)
	(tile 120 42 INT_X18Y81 INT 1
		(primitive_site TIEOFF_X25Y162 TIEOFF internal 3)
	)
	(tile 120 43 CLEXL_X18Y81 CLEXL 2
		(primitive_site SLICE_X28Y79 SLICEL internal 45)
		(primitive_site SLICE_X29Y79 SLICEX internal 43)
	)
	(tile 120 44 INT_X19Y81 INT 1
		(primitive_site TIEOFF_X26Y162 TIEOFF internal 3)
	)
	(tile 120 45 CLEXM_X19Y81 CLEXM 2
		(primitive_site SLICE_X30Y79 SLICEM internal 50)
		(primitive_site SLICE_X31Y79 SLICEX internal 43)
	)
	(tile 120 46 INT_X20Y81 INT 1
		(primitive_site TIEOFF_X28Y162 TIEOFF internal 3)
	)
	(tile 120 47 CLEXL_X20Y81 CLEXL 2
		(primitive_site SLICE_X32Y79 SLICEL internal 45)
		(primitive_site SLICE_X33Y79 SLICEX internal 43)
	)
	(tile 120 48 NULL_X48Y88 NULL 0
	)
	(tile 120 49 REG_V_X20Y81 REG_V 0
	)
	(tile 120 50 INT_X21Y81 INT 1
		(primitive_site TIEOFF_X31Y162 TIEOFF internal 3)
	)
	(tile 120 51 CLEXM_X21Y81 CLEXM 2
		(primitive_site SLICE_X34Y79 SLICEM internal 50)
		(primitive_site SLICE_X35Y79 SLICEX internal 43)
	)
	(tile 120 52 INT_X22Y81 INT 1
		(primitive_site TIEOFF_X33Y162 TIEOFF internal 3)
	)
	(tile 120 53 CLEXL_X22Y81 CLEXL 2
		(primitive_site SLICE_X36Y79 SLICEL internal 45)
		(primitive_site SLICE_X37Y79 SLICEX internal 43)
	)
	(tile 120 54 INT_X23Y81 INT 1
		(primitive_site TIEOFF_X35Y162 TIEOFF internal 3)
	)
	(tile 120 55 CLEXM_X23Y81 CLEXM 2
		(primitive_site SLICE_X38Y79 SLICEM internal 50)
		(primitive_site SLICE_X39Y79 SLICEX internal 43)
	)
	(tile 120 56 INT_X24Y81 INT 1
		(primitive_site TIEOFF_X36Y162 TIEOFF internal 3)
	)
	(tile 120 57 CLEXL_X24Y81 CLEXL 2
		(primitive_site SLICE_X40Y79 SLICEL internal 45)
		(primitive_site SLICE_X41Y79 SLICEX internal 43)
	)
	(tile 120 58 INT_X25Y81 INT 1
		(primitive_site TIEOFF_X37Y162 TIEOFF internal 3)
	)
	(tile 120 59 CLEXM_X25Y81 CLEXM 2
		(primitive_site SLICE_X42Y79 SLICEM internal 50)
		(primitive_site SLICE_X43Y79 SLICEX internal 43)
	)
	(tile 120 60 INT_X26Y81 INT 1
		(primitive_site TIEOFF_X38Y162 TIEOFF internal 3)
	)
	(tile 120 61 CLEXL_X26Y81 CLEXL 2
		(primitive_site SLICE_X44Y79 SLICEL internal 45)
		(primitive_site SLICE_X45Y79 SLICEX internal 43)
	)
	(tile 120 62 INT_BRAM_X27Y81 INT_BRAM 1
		(primitive_site TIEOFF_X39Y162 TIEOFF internal 3)
	)
	(tile 120 63 INT_INTERFACE_X27Y81 INT_INTERFACE 0
	)
	(tile 120 64 NULL_X64Y88 NULL 0
	)
	(tile 120 65 INT_X28Y81 INT 1
		(primitive_site TIEOFF_X40Y162 TIEOFF internal 3)
	)
	(tile 120 66 CLEXL_X28Y81 CLEXL 2
		(primitive_site SLICE_X46Y79 SLICEL internal 45)
		(primitive_site SLICE_X47Y79 SLICEX internal 43)
	)
	(tile 120 67 INT_X29Y81 INT 1
		(primitive_site TIEOFF_X41Y162 TIEOFF internal 3)
	)
	(tile 120 68 CLEXM_X29Y81 CLEXM 2
		(primitive_site SLICE_X48Y79 SLICEM internal 50)
		(primitive_site SLICE_X49Y79 SLICEX internal 43)
	)
	(tile 120 69 INT_X30Y81 INT 1
		(primitive_site TIEOFF_X42Y162 TIEOFF internal 3)
	)
	(tile 120 70 CLEXL_X30Y81 CLEXL 2
		(primitive_site SLICE_X50Y79 SLICEL internal 45)
		(primitive_site SLICE_X51Y79 SLICEX internal 43)
	)
	(tile 120 71 INT_X31Y81 INT 1
		(primitive_site TIEOFF_X43Y162 TIEOFF internal 3)
	)
	(tile 120 72 CLEXM_X31Y81 CLEXM 2
		(primitive_site SLICE_X52Y79 SLICEM internal 50)
		(primitive_site SLICE_X53Y79 SLICEX internal 43)
	)
	(tile 120 73 INT_X32Y81 INT 1
		(primitive_site TIEOFF_X44Y162 TIEOFF internal 3)
	)
	(tile 120 74 CLEXL_X32Y81 CLEXL 2
		(primitive_site SLICE_X54Y79 SLICEL internal 45)
		(primitive_site SLICE_X55Y79 SLICEX internal 43)
	)
	(tile 120 75 INT_X33Y81 INT 1
		(primitive_site TIEOFF_X45Y162 TIEOFF internal 3)
	)
	(tile 120 76 INT_INTERFACE_X33Y81 INT_INTERFACE 0
	)
	(tile 120 77 NULL_X77Y88 NULL 0
	)
	(tile 120 78 INT_X34Y81 INT 1
		(primitive_site TIEOFF_X46Y162 TIEOFF internal 3)
	)
	(tile 120 79 CLEXM_X34Y81 CLEXM 2
		(primitive_site SLICE_X56Y79 SLICEM internal 50)
		(primitive_site SLICE_X57Y79 SLICEX internal 43)
	)
	(tile 120 80 INT_X35Y81 INT 1
		(primitive_site TIEOFF_X48Y162 TIEOFF internal 3)
	)
	(tile 120 81 CLEXL_X35Y81 CLEXL 2
		(primitive_site SLICE_X58Y79 SLICEL internal 45)
		(primitive_site SLICE_X59Y79 SLICEX internal 43)
	)
	(tile 120 82 INT_X36Y81 INT 1
		(primitive_site TIEOFF_X50Y162 TIEOFF internal 3)
	)
	(tile 120 83 INT_INTERFACE_X36Y81 INT_INTERFACE 0
	)
	(tile 120 84 NULL_X84Y88 NULL 0
	)
	(tile 120 85 INT_X37Y81 INT 1
		(primitive_site TIEOFF_X51Y162 TIEOFF internal 3)
	)
	(tile 120 86 CLEXM_X37Y81 CLEXM 2
		(primitive_site SLICE_X60Y79 SLICEM internal 50)
		(primitive_site SLICE_X61Y79 SLICEX internal 43)
	)
	(tile 120 87 INT_X38Y81 INT 1
		(primitive_site TIEOFF_X53Y162 TIEOFF internal 3)
	)
	(tile 120 88 CLEXL_X38Y81 CLEXL 2
		(primitive_site SLICE_X62Y79 SLICEL internal 45)
		(primitive_site SLICE_X63Y79 SLICEX internal 43)
	)
	(tile 120 89 INT_BRAM_X39Y81 INT_BRAM 1
		(primitive_site TIEOFF_X55Y162 TIEOFF internal 3)
	)
	(tile 120 90 INT_INTERFACE_X39Y81 INT_INTERFACE 0
	)
	(tile 120 91 NULL_X91Y88 NULL 0
	)
	(tile 120 92 INT_X40Y81 INT 1
		(primitive_site TIEOFF_X56Y162 TIEOFF internal 3)
	)
	(tile 120 93 CLEXM_X40Y81 CLEXM 2
		(primitive_site SLICE_X64Y79 SLICEM internal 50)
		(primitive_site SLICE_X65Y79 SLICEX internal 43)
	)
	(tile 120 94 INT_X41Y81 INT 1
		(primitive_site TIEOFF_X58Y162 TIEOFF internal 3)
	)
	(tile 120 95 CLEXL_X41Y81 CLEXL 2
		(primitive_site SLICE_X66Y79 SLICEL internal 45)
		(primitive_site SLICE_X67Y79 SLICEX internal 43)
	)
	(tile 120 96 IOI_INT_X42Y81 IOI_INT 1
		(primitive_site TIEOFF_X60Y162 TIEOFF internal 3)
	)
	(tile 120 97 RIOI_X42Y81 RIOI 7
		(primitive_site OLOGIC_X17Y76 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y76 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y76 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y77 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y77 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y77 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y162 TIEOFF internal 3)
	)
	(tile 120 98 MCB_INT_BOT_X42Y81 MCB_INT_BOT 0
	)
	(tile 120 99 IOI_RTERM_X99Y88 IOI_RTERM 0
	)
	(tile 120 100 RIOB_X42Y81 RIOB 2
		(primitive_site P22 IOBS bonded 8)
		(primitive_site P21 IOBM bonded 8)
	)
	(tile 121 0 EMP_LIOB_X0Y87 EMP_LIOB 0
	)
	(tile 121 1 IOI_LTERM_X1Y87 IOI_LTERM 0
	)
	(tile 121 2 INT_X0Y80 INT_BRK 1
		(primitive_site TIEOFF_X0Y160 TIEOFF internal 3)
	)
	(tile 121 3 INT_INTERFACE_CARRY_X0Y80 INT_INTERFACE_CARRY 0
	)
	(tile 121 4 NULL_X4Y87 NULL 0
	)
	(tile 121 5 INT_X1Y80 INT_BRK 1
		(primitive_site TIEOFF_X2Y160 TIEOFF internal 3)
	)
	(tile 121 6 CLEXL_X1Y80 CLEXL 2
		(primitive_site SLICE_X0Y78 SLICEL internal 45)
		(primitive_site SLICE_X1Y78 SLICEX internal 43)
	)
	(tile 121 7 INT_X2Y80 INT_BRK 1
		(primitive_site TIEOFF_X4Y160 TIEOFF internal 3)
	)
	(tile 121 8 CLEXM_X2Y80 CLEXM 2
		(primitive_site SLICE_X2Y78 SLICEM internal 50)
		(primitive_site SLICE_X3Y78 SLICEX internal 43)
	)
	(tile 121 9 INT_BRAM_BRK_X3Y80 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y160 TIEOFF internal 3)
	)
	(tile 121 10 INT_INTERFACE_X3Y80 INT_INTERFACE 0
	)
	(tile 121 11 BRAMSITE2_X3Y80 BRAMSITE2 3
		(primitive_site RAMB16_X0Y40 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y40 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y41 RAMB8BWER internal 110)
	)
	(tile 121 12 INT_X4Y80 INT_BRK 1
		(primitive_site TIEOFF_X7Y160 TIEOFF internal 3)
	)
	(tile 121 13 CLEXL_X4Y80 CLEXL 2
		(primitive_site SLICE_X4Y78 SLICEL internal 45)
		(primitive_site SLICE_X5Y78 SLICEX internal 43)
	)
	(tile 121 14 INT_X5Y80 INT_BRK 1
		(primitive_site TIEOFF_X9Y160 TIEOFF internal 3)
	)
	(tile 121 15 CLEXM_X5Y80 CLEXM 2
		(primitive_site SLICE_X6Y78 SLICEM internal 50)
		(primitive_site SLICE_X7Y78 SLICEX internal 43)
	)
	(tile 121 16 INT_X6Y80 INT_BRK 1
		(primitive_site TIEOFF_X11Y160 TIEOFF internal 3)
	)
	(tile 121 17 CLEXL_X6Y80 CLEXL 2
		(primitive_site SLICE_X8Y78 SLICEL internal 45)
		(primitive_site SLICE_X9Y78 SLICEX internal 43)
	)
	(tile 121 18 INT_X7Y80 INT_BRK 1
		(primitive_site TIEOFF_X13Y160 TIEOFF internal 3)
	)
	(tile 121 19 CLEXM_X7Y80 CLEXM 2
		(primitive_site SLICE_X10Y78 SLICEM internal 50)
		(primitive_site SLICE_X11Y78 SLICEX internal 43)
	)
	(tile 121 20 INT_X8Y80 INT_BRK 1
		(primitive_site TIEOFF_X15Y160 TIEOFF internal 3)
	)
	(tile 121 21 INT_INTERFACE_X8Y80 INT_INTERFACE 0
	)
	(tile 121 22 MACCSITE2_X8Y80 MACCSITE2 1
		(primitive_site DSP48_X0Y20 DSP48A1 internal 346)
	)
	(tile 121 23 INT_X9Y80 INT_BRK 1
		(primitive_site TIEOFF_X16Y160 TIEOFF internal 3)
	)
	(tile 121 24 CLEXL_X9Y80 CLEXL 2
		(primitive_site SLICE_X12Y78 SLICEL internal 45)
		(primitive_site SLICE_X13Y78 SLICEX internal 43)
	)
	(tile 121 25 INT_X10Y80 INT_BRK 1
		(primitive_site TIEOFF_X17Y160 TIEOFF internal 3)
	)
	(tile 121 26 CLEXM_X10Y80 CLEXM 2
		(primitive_site SLICE_X14Y78 SLICEM internal 50)
		(primitive_site SLICE_X15Y78 SLICEX internal 43)
	)
	(tile 121 27 INT_X11Y80 INT_BRK 1
		(primitive_site TIEOFF_X18Y160 TIEOFF internal 3)
	)
	(tile 121 28 CLEXL_X11Y80 CLEXL 2
		(primitive_site SLICE_X16Y78 SLICEL internal 45)
		(primitive_site SLICE_X17Y78 SLICEX internal 43)
	)
	(tile 121 29 INT_X12Y80 INT_BRK 1
		(primitive_site TIEOFF_X19Y160 TIEOFF internal 3)
	)
	(tile 121 30 CLEXM_X12Y80 CLEXM 2
		(primitive_site SLICE_X18Y78 SLICEM internal 50)
		(primitive_site SLICE_X19Y78 SLICEX internal 43)
	)
	(tile 121 31 INT_X13Y80 INT_BRK 1
		(primitive_site TIEOFF_X20Y160 TIEOFF internal 3)
	)
	(tile 121 32 CLEXL_X13Y80 CLEXL 2
		(primitive_site SLICE_X20Y78 SLICEL internal 45)
		(primitive_site SLICE_X21Y78 SLICEX internal 43)
	)
	(tile 121 33 INT_BRAM_BRK_X14Y80 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y160 TIEOFF internal 3)
	)
	(tile 121 34 INT_INTERFACE_X14Y80 INT_INTERFACE 0
	)
	(tile 121 35 BRAMSITE2_X14Y80 BRAMSITE2 3
		(primitive_site RAMB16_X1Y40 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y40 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y41 RAMB8BWER internal 110)
	)
	(tile 121 36 INT_X15Y80 INT_BRK 1
		(primitive_site TIEOFF_X22Y160 TIEOFF internal 3)
	)
	(tile 121 37 CLEXM_X15Y80 CLEXM 2
		(primitive_site SLICE_X22Y78 SLICEM internal 50)
		(primitive_site SLICE_X23Y78 SLICEX internal 43)
	)
	(tile 121 38 INT_X16Y80 INT_BRK 1
		(primitive_site TIEOFF_X23Y160 TIEOFF internal 3)
	)
	(tile 121 39 CLEXL_X16Y80 CLEXL 2
		(primitive_site SLICE_X24Y78 SLICEL internal 45)
		(primitive_site SLICE_X25Y78 SLICEX internal 43)
	)
	(tile 121 40 INT_X17Y80 INT_BRK 1
		(primitive_site TIEOFF_X24Y160 TIEOFF internal 3)
	)
	(tile 121 41 CLEXM_X17Y80 CLEXM 2
		(primitive_site SLICE_X26Y78 SLICEM internal 50)
		(primitive_site SLICE_X27Y78 SLICEX internal 43)
	)
	(tile 121 42 INT_X18Y80 INT_BRK 1
		(primitive_site TIEOFF_X25Y160 TIEOFF internal 3)
	)
	(tile 121 43 CLEXL_X18Y80 CLEXL 2
		(primitive_site SLICE_X28Y78 SLICEL internal 45)
		(primitive_site SLICE_X29Y78 SLICEX internal 43)
	)
	(tile 121 44 INT_X19Y80 INT_BRK 1
		(primitive_site TIEOFF_X26Y160 TIEOFF internal 3)
	)
	(tile 121 45 CLEXM_X19Y80 CLEXM 2
		(primitive_site SLICE_X30Y78 SLICEM internal 50)
		(primitive_site SLICE_X31Y78 SLICEX internal 43)
	)
	(tile 121 46 INT_X20Y80 INT_BRK 1
		(primitive_site TIEOFF_X28Y160 TIEOFF internal 3)
	)
	(tile 121 47 CLEXL_X20Y80 CLEXL 2
		(primitive_site SLICE_X32Y78 SLICEL internal 45)
		(primitive_site SLICE_X33Y78 SLICEX internal 43)
	)
	(tile 121 48 NULL_X48Y87 NULL 0
	)
	(tile 121 49 REG_V_BRK_X20Y80 REG_V_BRK 0
	)
	(tile 121 50 INT_X21Y80 INT_BRK 1
		(primitive_site TIEOFF_X31Y160 TIEOFF internal 3)
	)
	(tile 121 51 CLEXM_X21Y80 CLEXM 2
		(primitive_site SLICE_X34Y78 SLICEM internal 50)
		(primitive_site SLICE_X35Y78 SLICEX internal 43)
	)
	(tile 121 52 INT_X22Y80 INT_BRK 1
		(primitive_site TIEOFF_X33Y160 TIEOFF internal 3)
	)
	(tile 121 53 CLEXL_X22Y80 CLEXL 2
		(primitive_site SLICE_X36Y78 SLICEL internal 45)
		(primitive_site SLICE_X37Y78 SLICEX internal 43)
	)
	(tile 121 54 INT_X23Y80 INT_BRK 1
		(primitive_site TIEOFF_X35Y160 TIEOFF internal 3)
	)
	(tile 121 55 CLEXM_X23Y80 CLEXM 2
		(primitive_site SLICE_X38Y78 SLICEM internal 50)
		(primitive_site SLICE_X39Y78 SLICEX internal 43)
	)
	(tile 121 56 INT_X24Y80 INT_BRK 1
		(primitive_site TIEOFF_X36Y160 TIEOFF internal 3)
	)
	(tile 121 57 CLEXL_X24Y80 CLEXL 2
		(primitive_site SLICE_X40Y78 SLICEL internal 45)
		(primitive_site SLICE_X41Y78 SLICEX internal 43)
	)
	(tile 121 58 INT_X25Y80 INT_BRK 1
		(primitive_site TIEOFF_X37Y160 TIEOFF internal 3)
	)
	(tile 121 59 CLEXM_X25Y80 CLEXM 2
		(primitive_site SLICE_X42Y78 SLICEM internal 50)
		(primitive_site SLICE_X43Y78 SLICEX internal 43)
	)
	(tile 121 60 INT_X26Y80 INT_BRK 1
		(primitive_site TIEOFF_X38Y160 TIEOFF internal 3)
	)
	(tile 121 61 CLEXL_X26Y80 CLEXL 2
		(primitive_site SLICE_X44Y78 SLICEL internal 45)
		(primitive_site SLICE_X45Y78 SLICEX internal 43)
	)
	(tile 121 62 INT_BRAM_BRK_X27Y80 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y160 TIEOFF internal 3)
	)
	(tile 121 63 INT_INTERFACE_X27Y80 INT_INTERFACE 0
	)
	(tile 121 64 BRAMSITE2_X27Y80 BRAMSITE2 3
		(primitive_site RAMB16_X2Y40 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y40 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y41 RAMB8BWER internal 110)
	)
	(tile 121 65 INT_X28Y80 INT_BRK 1
		(primitive_site TIEOFF_X40Y160 TIEOFF internal 3)
	)
	(tile 121 66 CLEXL_X28Y80 CLEXL 2
		(primitive_site SLICE_X46Y78 SLICEL internal 45)
		(primitive_site SLICE_X47Y78 SLICEX internal 43)
	)
	(tile 121 67 INT_X29Y80 INT_BRK 1
		(primitive_site TIEOFF_X41Y160 TIEOFF internal 3)
	)
	(tile 121 68 CLEXM_X29Y80 CLEXM 2
		(primitive_site SLICE_X48Y78 SLICEM internal 50)
		(primitive_site SLICE_X49Y78 SLICEX internal 43)
	)
	(tile 121 69 INT_X30Y80 INT_BRK 1
		(primitive_site TIEOFF_X42Y160 TIEOFF internal 3)
	)
	(tile 121 70 CLEXL_X30Y80 CLEXL 2
		(primitive_site SLICE_X50Y78 SLICEL internal 45)
		(primitive_site SLICE_X51Y78 SLICEX internal 43)
	)
	(tile 121 71 INT_X31Y80 INT_BRK 1
		(primitive_site TIEOFF_X43Y160 TIEOFF internal 3)
	)
	(tile 121 72 CLEXM_X31Y80 CLEXM 2
		(primitive_site SLICE_X52Y78 SLICEM internal 50)
		(primitive_site SLICE_X53Y78 SLICEX internal 43)
	)
	(tile 121 73 INT_X32Y80 INT_BRK 1
		(primitive_site TIEOFF_X44Y160 TIEOFF internal 3)
	)
	(tile 121 74 CLEXL_X32Y80 CLEXL 2
		(primitive_site SLICE_X54Y78 SLICEL internal 45)
		(primitive_site SLICE_X55Y78 SLICEX internal 43)
	)
	(tile 121 75 INT_X33Y80 INT_BRK 1
		(primitive_site TIEOFF_X45Y160 TIEOFF internal 3)
	)
	(tile 121 76 INT_INTERFACE_X33Y80 INT_INTERFACE 0
	)
	(tile 121 77 MACCSITE2_X33Y80 MACCSITE2 1
		(primitive_site DSP48_X1Y20 DSP48A1 internal 346)
	)
	(tile 121 78 INT_X34Y80 INT_BRK 1
		(primitive_site TIEOFF_X46Y160 TIEOFF internal 3)
	)
	(tile 121 79 CLEXM_X34Y80 CLEXM 2
		(primitive_site SLICE_X56Y78 SLICEM internal 50)
		(primitive_site SLICE_X57Y78 SLICEX internal 43)
	)
	(tile 121 80 INT_X35Y80 INT_BRK 1
		(primitive_site TIEOFF_X48Y160 TIEOFF internal 3)
	)
	(tile 121 81 CLEXL_X35Y80 CLEXL 2
		(primitive_site SLICE_X58Y78 SLICEL internal 45)
		(primitive_site SLICE_X59Y78 SLICEX internal 43)
	)
	(tile 121 82 INT_X36Y80 INT_BRK 1
		(primitive_site TIEOFF_X50Y160 TIEOFF internal 3)
	)
	(tile 121 83 INT_INTERFACE_X36Y80 INT_INTERFACE 0
	)
	(tile 121 84 MACCSITE2_X36Y80 MACCSITE2 1
		(primitive_site DSP48_X2Y20 DSP48A1 internal 346)
	)
	(tile 121 85 INT_X37Y80 INT_BRK 1
		(primitive_site TIEOFF_X51Y160 TIEOFF internal 3)
	)
	(tile 121 86 CLEXM_X37Y80 CLEXM 2
		(primitive_site SLICE_X60Y78 SLICEM internal 50)
		(primitive_site SLICE_X61Y78 SLICEX internal 43)
	)
	(tile 121 87 INT_X38Y80 INT_BRK 1
		(primitive_site TIEOFF_X53Y160 TIEOFF internal 3)
	)
	(tile 121 88 CLEXL_X38Y80 CLEXL 2
		(primitive_site SLICE_X62Y78 SLICEL internal 45)
		(primitive_site SLICE_X63Y78 SLICEX internal 43)
	)
	(tile 121 89 INT_BRAM_BRK_X39Y80 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y160 TIEOFF internal 3)
	)
	(tile 121 90 INT_INTERFACE_X39Y80 INT_INTERFACE 0
	)
	(tile 121 91 BRAMSITE2_X39Y80 BRAMSITE2 3
		(primitive_site RAMB16_X3Y40 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y40 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y41 RAMB8BWER internal 110)
	)
	(tile 121 92 INT_X40Y80 INT_BRK 1
		(primitive_site TIEOFF_X56Y160 TIEOFF internal 3)
	)
	(tile 121 93 CLEXM_X40Y80 CLEXM 2
		(primitive_site SLICE_X64Y78 SLICEM internal 50)
		(primitive_site SLICE_X65Y78 SLICEX internal 43)
	)
	(tile 121 94 INT_X41Y80 INT_BRK 1
		(primitive_site TIEOFF_X58Y160 TIEOFF internal 3)
	)
	(tile 121 95 CLEXL_X41Y80 CLEXL 2
		(primitive_site SLICE_X66Y78 SLICEL internal 45)
		(primitive_site SLICE_X67Y78 SLICEX internal 43)
	)
	(tile 121 96 INT_X42Y80 INT_BRK 1
		(primitive_site TIEOFF_X60Y160 TIEOFF internal 3)
	)
	(tile 121 97 INT_INTERFACE_CARRY_X42Y80 INT_INTERFACE_CARRY 0
	)
	(tile 121 98 NULL_X98Y87 NULL 0
	)
	(tile 121 99 IOI_RTERM_X99Y87 IOI_RTERM 0
	)
	(tile 121 100 EMP_RIOB_X42Y80 EMP_RIOB 0
	)
	(tile 122 0 EMP_LIOB_X0Y86 EMP_LIOB 0
	)
	(tile 122 1 IOI_LTERM_X1Y86 IOI_LTERM 0
	)
	(tile 122 2 INT_X0Y79 INT 1
		(primitive_site TIEOFF_X0Y158 TIEOFF internal 3)
	)
	(tile 122 3 INT_INTERFACE_X0Y79 INT_INTERFACE 0
	)
	(tile 122 4 MCB_MUI2_X0Y79 MCB_MUI2 0
	)
	(tile 122 5 INT_X1Y79 INT 1
		(primitive_site TIEOFF_X2Y158 TIEOFF internal 3)
	)
	(tile 122 6 CLEXL_X1Y79 CLEXL 2
		(primitive_site SLICE_X0Y77 SLICEL internal 45)
		(primitive_site SLICE_X1Y77 SLICEX internal 43)
	)
	(tile 122 7 INT_X2Y79 INT 1
		(primitive_site TIEOFF_X4Y158 TIEOFF internal 3)
	)
	(tile 122 8 CLEXM_X2Y79 CLEXM 2
		(primitive_site SLICE_X2Y77 SLICEM internal 50)
		(primitive_site SLICE_X3Y77 SLICEX internal 43)
	)
	(tile 122 9 INT_BRAM_X3Y79 INT_BRAM 1
		(primitive_site TIEOFF_X6Y158 TIEOFF internal 3)
	)
	(tile 122 10 INT_INTERFACE_X3Y79 INT_INTERFACE 0
	)
	(tile 122 11 NULL_X11Y86 NULL 0
	)
	(tile 122 12 INT_X4Y79 INT 1
		(primitive_site TIEOFF_X7Y158 TIEOFF internal 3)
	)
	(tile 122 13 CLEXL_X4Y79 CLEXL 2
		(primitive_site SLICE_X4Y77 SLICEL internal 45)
		(primitive_site SLICE_X5Y77 SLICEX internal 43)
	)
	(tile 122 14 INT_X5Y79 INT 1
		(primitive_site TIEOFF_X9Y158 TIEOFF internal 3)
	)
	(tile 122 15 CLEXM_X5Y79 CLEXM 2
		(primitive_site SLICE_X6Y77 SLICEM internal 50)
		(primitive_site SLICE_X7Y77 SLICEX internal 43)
	)
	(tile 122 16 INT_X6Y79 INT 1
		(primitive_site TIEOFF_X11Y158 TIEOFF internal 3)
	)
	(tile 122 17 CLEXL_X6Y79 CLEXL 2
		(primitive_site SLICE_X8Y77 SLICEL internal 45)
		(primitive_site SLICE_X9Y77 SLICEX internal 43)
	)
	(tile 122 18 INT_X7Y79 INT 1
		(primitive_site TIEOFF_X13Y158 TIEOFF internal 3)
	)
	(tile 122 19 CLEXM_X7Y79 CLEXM 2
		(primitive_site SLICE_X10Y77 SLICEM internal 50)
		(primitive_site SLICE_X11Y77 SLICEX internal 43)
	)
	(tile 122 20 INT_X8Y79 INT 1
		(primitive_site TIEOFF_X15Y158 TIEOFF internal 3)
	)
	(tile 122 21 INT_INTERFACE_X8Y79 INT_INTERFACE 0
	)
	(tile 122 22 NULL_X22Y86 NULL 0
	)
	(tile 122 23 INT_X9Y79 INT 1
		(primitive_site TIEOFF_X16Y158 TIEOFF internal 3)
	)
	(tile 122 24 CLEXL_X9Y79 CLEXL 2
		(primitive_site SLICE_X12Y77 SLICEL internal 45)
		(primitive_site SLICE_X13Y77 SLICEX internal 43)
	)
	(tile 122 25 INT_X10Y79 INT 1
		(primitive_site TIEOFF_X17Y158 TIEOFF internal 3)
	)
	(tile 122 26 CLEXM_X10Y79 CLEXM 2
		(primitive_site SLICE_X14Y77 SLICEM internal 50)
		(primitive_site SLICE_X15Y77 SLICEX internal 43)
	)
	(tile 122 27 INT_X11Y79 INT 1
		(primitive_site TIEOFF_X18Y158 TIEOFF internal 3)
	)
	(tile 122 28 CLEXL_X11Y79 CLEXL 2
		(primitive_site SLICE_X16Y77 SLICEL internal 45)
		(primitive_site SLICE_X17Y77 SLICEX internal 43)
	)
	(tile 122 29 INT_X12Y79 INT 1
		(primitive_site TIEOFF_X19Y158 TIEOFF internal 3)
	)
	(tile 122 30 CLEXM_X12Y79 CLEXM 2
		(primitive_site SLICE_X18Y77 SLICEM internal 50)
		(primitive_site SLICE_X19Y77 SLICEX internal 43)
	)
	(tile 122 31 INT_X13Y79 INT 1
		(primitive_site TIEOFF_X20Y158 TIEOFF internal 3)
	)
	(tile 122 32 CLEXL_X13Y79 CLEXL 2
		(primitive_site SLICE_X20Y77 SLICEL internal 45)
		(primitive_site SLICE_X21Y77 SLICEX internal 43)
	)
	(tile 122 33 INT_BRAM_X14Y79 INT_BRAM 1
		(primitive_site TIEOFF_X21Y158 TIEOFF internal 3)
	)
	(tile 122 34 INT_INTERFACE_X14Y79 INT_INTERFACE 0
	)
	(tile 122 35 NULL_X35Y86 NULL 0
	)
	(tile 122 36 INT_X15Y79 INT 1
		(primitive_site TIEOFF_X22Y158 TIEOFF internal 3)
	)
	(tile 122 37 CLEXM_X15Y79 CLEXM 2
		(primitive_site SLICE_X22Y77 SLICEM internal 50)
		(primitive_site SLICE_X23Y77 SLICEX internal 43)
	)
	(tile 122 38 INT_X16Y79 INT 1
		(primitive_site TIEOFF_X23Y158 TIEOFF internal 3)
	)
	(tile 122 39 CLEXL_X16Y79 CLEXL 2
		(primitive_site SLICE_X24Y77 SLICEL internal 45)
		(primitive_site SLICE_X25Y77 SLICEX internal 43)
	)
	(tile 122 40 INT_X17Y79 INT 1
		(primitive_site TIEOFF_X24Y158 TIEOFF internal 3)
	)
	(tile 122 41 CLEXM_X17Y79 CLEXM 2
		(primitive_site SLICE_X26Y77 SLICEM internal 50)
		(primitive_site SLICE_X27Y77 SLICEX internal 43)
	)
	(tile 122 42 INT_X18Y79 INT 1
		(primitive_site TIEOFF_X25Y158 TIEOFF internal 3)
	)
	(tile 122 43 CLEXL_X18Y79 CLEXL 2
		(primitive_site SLICE_X28Y77 SLICEL internal 45)
		(primitive_site SLICE_X29Y77 SLICEX internal 43)
	)
	(tile 122 44 INT_X19Y79 INT 1
		(primitive_site TIEOFF_X26Y158 TIEOFF internal 3)
	)
	(tile 122 45 CLEXM_X19Y79 CLEXM 2
		(primitive_site SLICE_X30Y77 SLICEM internal 50)
		(primitive_site SLICE_X31Y77 SLICEX internal 43)
	)
	(tile 122 46 INT_X20Y79 INT 1
		(primitive_site TIEOFF_X28Y158 TIEOFF internal 3)
	)
	(tile 122 47 CLEXL_X20Y79 CLEXL 2
		(primitive_site SLICE_X32Y77 SLICEL internal 45)
		(primitive_site SLICE_X33Y77 SLICEX internal 43)
	)
	(tile 122 48 NULL_X48Y86 NULL 0
	)
	(tile 122 49 REG_V_X20Y79 REG_V 0
	)
	(tile 122 50 INT_X21Y79 INT 1
		(primitive_site TIEOFF_X31Y158 TIEOFF internal 3)
	)
	(tile 122 51 CLEXM_X21Y79 CLEXM 2
		(primitive_site SLICE_X34Y77 SLICEM internal 50)
		(primitive_site SLICE_X35Y77 SLICEX internal 43)
	)
	(tile 122 52 INT_X22Y79 INT 1
		(primitive_site TIEOFF_X33Y158 TIEOFF internal 3)
	)
	(tile 122 53 CLEXL_X22Y79 CLEXL 2
		(primitive_site SLICE_X36Y77 SLICEL internal 45)
		(primitive_site SLICE_X37Y77 SLICEX internal 43)
	)
	(tile 122 54 INT_X23Y79 INT 1
		(primitive_site TIEOFF_X35Y158 TIEOFF internal 3)
	)
	(tile 122 55 CLEXM_X23Y79 CLEXM 2
		(primitive_site SLICE_X38Y77 SLICEM internal 50)
		(primitive_site SLICE_X39Y77 SLICEX internal 43)
	)
	(tile 122 56 INT_X24Y79 INT 1
		(primitive_site TIEOFF_X36Y158 TIEOFF internal 3)
	)
	(tile 122 57 CLEXL_X24Y79 CLEXL 2
		(primitive_site SLICE_X40Y77 SLICEL internal 45)
		(primitive_site SLICE_X41Y77 SLICEX internal 43)
	)
	(tile 122 58 INT_X25Y79 INT 1
		(primitive_site TIEOFF_X37Y158 TIEOFF internal 3)
	)
	(tile 122 59 CLEXM_X25Y79 CLEXM 2
		(primitive_site SLICE_X42Y77 SLICEM internal 50)
		(primitive_site SLICE_X43Y77 SLICEX internal 43)
	)
	(tile 122 60 INT_X26Y79 INT 1
		(primitive_site TIEOFF_X38Y158 TIEOFF internal 3)
	)
	(tile 122 61 CLEXL_X26Y79 CLEXL 2
		(primitive_site SLICE_X44Y77 SLICEL internal 45)
		(primitive_site SLICE_X45Y77 SLICEX internal 43)
	)
	(tile 122 62 INT_BRAM_X27Y79 INT_BRAM 1
		(primitive_site TIEOFF_X39Y158 TIEOFF internal 3)
	)
	(tile 122 63 INT_INTERFACE_X27Y79 INT_INTERFACE 0
	)
	(tile 122 64 NULL_X64Y86 NULL 0
	)
	(tile 122 65 INT_X28Y79 INT 1
		(primitive_site TIEOFF_X40Y158 TIEOFF internal 3)
	)
	(tile 122 66 CLEXL_X28Y79 CLEXL 2
		(primitive_site SLICE_X46Y77 SLICEL internal 45)
		(primitive_site SLICE_X47Y77 SLICEX internal 43)
	)
	(tile 122 67 INT_X29Y79 INT 1
		(primitive_site TIEOFF_X41Y158 TIEOFF internal 3)
	)
	(tile 122 68 CLEXM_X29Y79 CLEXM 2
		(primitive_site SLICE_X48Y77 SLICEM internal 50)
		(primitive_site SLICE_X49Y77 SLICEX internal 43)
	)
	(tile 122 69 INT_X30Y79 INT 1
		(primitive_site TIEOFF_X42Y158 TIEOFF internal 3)
	)
	(tile 122 70 CLEXL_X30Y79 CLEXL 2
		(primitive_site SLICE_X50Y77 SLICEL internal 45)
		(primitive_site SLICE_X51Y77 SLICEX internal 43)
	)
	(tile 122 71 INT_X31Y79 INT 1
		(primitive_site TIEOFF_X43Y158 TIEOFF internal 3)
	)
	(tile 122 72 CLEXM_X31Y79 CLEXM 2
		(primitive_site SLICE_X52Y77 SLICEM internal 50)
		(primitive_site SLICE_X53Y77 SLICEX internal 43)
	)
	(tile 122 73 INT_X32Y79 INT 1
		(primitive_site TIEOFF_X44Y158 TIEOFF internal 3)
	)
	(tile 122 74 CLEXL_X32Y79 CLEXL 2
		(primitive_site SLICE_X54Y77 SLICEL internal 45)
		(primitive_site SLICE_X55Y77 SLICEX internal 43)
	)
	(tile 122 75 INT_X33Y79 INT 1
		(primitive_site TIEOFF_X45Y158 TIEOFF internal 3)
	)
	(tile 122 76 INT_INTERFACE_X33Y79 INT_INTERFACE 0
	)
	(tile 122 77 NULL_X77Y86 NULL 0
	)
	(tile 122 78 INT_X34Y79 INT 1
		(primitive_site TIEOFF_X46Y158 TIEOFF internal 3)
	)
	(tile 122 79 CLEXM_X34Y79 CLEXM 2
		(primitive_site SLICE_X56Y77 SLICEM internal 50)
		(primitive_site SLICE_X57Y77 SLICEX internal 43)
	)
	(tile 122 80 INT_X35Y79 INT 1
		(primitive_site TIEOFF_X48Y158 TIEOFF internal 3)
	)
	(tile 122 81 CLEXL_X35Y79 CLEXL 2
		(primitive_site SLICE_X58Y77 SLICEL internal 45)
		(primitive_site SLICE_X59Y77 SLICEX internal 43)
	)
	(tile 122 82 INT_X36Y79 INT 1
		(primitive_site TIEOFF_X50Y158 TIEOFF internal 3)
	)
	(tile 122 83 INT_INTERFACE_X36Y79 INT_INTERFACE 0
	)
	(tile 122 84 NULL_X84Y86 NULL 0
	)
	(tile 122 85 INT_X37Y79 INT 1
		(primitive_site TIEOFF_X51Y158 TIEOFF internal 3)
	)
	(tile 122 86 CLEXM_X37Y79 CLEXM 2
		(primitive_site SLICE_X60Y77 SLICEM internal 50)
		(primitive_site SLICE_X61Y77 SLICEX internal 43)
	)
	(tile 122 87 INT_X38Y79 INT 1
		(primitive_site TIEOFF_X53Y158 TIEOFF internal 3)
	)
	(tile 122 88 CLEXL_X38Y79 CLEXL 2
		(primitive_site SLICE_X62Y77 SLICEL internal 45)
		(primitive_site SLICE_X63Y77 SLICEX internal 43)
	)
	(tile 122 89 INT_BRAM_X39Y79 INT_BRAM 1
		(primitive_site TIEOFF_X55Y158 TIEOFF internal 3)
	)
	(tile 122 90 INT_INTERFACE_X39Y79 INT_INTERFACE 0
	)
	(tile 122 91 NULL_X91Y86 NULL 0
	)
	(tile 122 92 INT_X40Y79 INT 1
		(primitive_site TIEOFF_X56Y158 TIEOFF internal 3)
	)
	(tile 122 93 CLEXM_X40Y79 CLEXM 2
		(primitive_site SLICE_X64Y77 SLICEM internal 50)
		(primitive_site SLICE_X65Y77 SLICEX internal 43)
	)
	(tile 122 94 INT_X41Y79 INT 1
		(primitive_site TIEOFF_X58Y158 TIEOFF internal 3)
	)
	(tile 122 95 CLEXL_X41Y79 CLEXL 2
		(primitive_site SLICE_X66Y77 SLICEL internal 45)
		(primitive_site SLICE_X67Y77 SLICEX internal 43)
	)
	(tile 122 96 INT_X42Y79 INT 1
		(primitive_site TIEOFF_X60Y158 TIEOFF internal 3)
	)
	(tile 122 97 INT_INTERFACE_X42Y79 INT_INTERFACE 0
	)
	(tile 122 98 MCB_MUI2_X42Y79 MCB_MUI2 0
	)
	(tile 122 99 IOI_RTERM_X99Y86 IOI_RTERM 0
	)
	(tile 122 100 EMP_RIOB_X42Y79 EMP_RIOB 0
	)
	(tile 123 0 LIOB_X0Y78 LIOB 2
		(primitive_site R3 IOBM bonded 8)
		(primitive_site R1 IOBS bonded 8)
	)
	(tile 123 1 IOI_LTERM_X1Y85 IOI_LTERM 0
	)
	(tile 123 2 LIOI_INT_X0Y78 LIOI_INT 1
		(primitive_site TIEOFF_X0Y156 TIEOFF internal 3)
	)
	(tile 123 3 LIOI_X0Y78 LIOI 7
		(primitive_site OLOGIC_X0Y74 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y74 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y74 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y75 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y75 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y75 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y156 TIEOFF internal 3)
	)
	(tile 123 4 MCB_INT_BOT_X0Y78 MCB_INT_BOT 0
	)
	(tile 123 5 INT_X1Y78 INT 1
		(primitive_site TIEOFF_X2Y156 TIEOFF internal 3)
	)
	(tile 123 6 CLEXL_X1Y78 CLEXL 2
		(primitive_site SLICE_X0Y76 SLICEL internal 45)
		(primitive_site SLICE_X1Y76 SLICEX internal 43)
	)
	(tile 123 7 INT_X2Y78 INT 1
		(primitive_site TIEOFF_X4Y156 TIEOFF internal 3)
	)
	(tile 123 8 CLEXM_X2Y78 CLEXM 2
		(primitive_site SLICE_X2Y76 SLICEM internal 50)
		(primitive_site SLICE_X3Y76 SLICEX internal 43)
	)
	(tile 123 9 INT_BRAM_X3Y78 INT_BRAM 1
		(primitive_site TIEOFF_X6Y156 TIEOFF internal 3)
	)
	(tile 123 10 INT_INTERFACE_X3Y78 INT_INTERFACE 0
	)
	(tile 123 11 NULL_X11Y85 NULL 0
	)
	(tile 123 12 INT_X4Y78 INT 1
		(primitive_site TIEOFF_X7Y156 TIEOFF internal 3)
	)
	(tile 123 13 CLEXL_X4Y78 CLEXL 2
		(primitive_site SLICE_X4Y76 SLICEL internal 45)
		(primitive_site SLICE_X5Y76 SLICEX internal 43)
	)
	(tile 123 14 INT_X5Y78 INT 1
		(primitive_site TIEOFF_X9Y156 TIEOFF internal 3)
	)
	(tile 123 15 CLEXM_X5Y78 CLEXM 2
		(primitive_site SLICE_X6Y76 SLICEM internal 50)
		(primitive_site SLICE_X7Y76 SLICEX internal 43)
	)
	(tile 123 16 INT_X6Y78 INT 1
		(primitive_site TIEOFF_X11Y156 TIEOFF internal 3)
	)
	(tile 123 17 CLEXL_X6Y78 CLEXL 2
		(primitive_site SLICE_X8Y76 SLICEL internal 45)
		(primitive_site SLICE_X9Y76 SLICEX internal 43)
	)
	(tile 123 18 INT_X7Y78 INT 1
		(primitive_site TIEOFF_X13Y156 TIEOFF internal 3)
	)
	(tile 123 19 CLEXM_X7Y78 CLEXM 2
		(primitive_site SLICE_X10Y76 SLICEM internal 50)
		(primitive_site SLICE_X11Y76 SLICEX internal 43)
	)
	(tile 123 20 INT_X8Y78 INT 1
		(primitive_site TIEOFF_X15Y156 TIEOFF internal 3)
	)
	(tile 123 21 INT_INTERFACE_X8Y78 INT_INTERFACE 0
	)
	(tile 123 22 NULL_X22Y85 NULL 0
	)
	(tile 123 23 INT_X9Y78 INT 1
		(primitive_site TIEOFF_X16Y156 TIEOFF internal 3)
	)
	(tile 123 24 CLEXL_X9Y78 CLEXL 2
		(primitive_site SLICE_X12Y76 SLICEL internal 45)
		(primitive_site SLICE_X13Y76 SLICEX internal 43)
	)
	(tile 123 25 INT_X10Y78 INT 1
		(primitive_site TIEOFF_X17Y156 TIEOFF internal 3)
	)
	(tile 123 26 CLEXM_X10Y78 CLEXM 2
		(primitive_site SLICE_X14Y76 SLICEM internal 50)
		(primitive_site SLICE_X15Y76 SLICEX internal 43)
	)
	(tile 123 27 INT_X11Y78 INT 1
		(primitive_site TIEOFF_X18Y156 TIEOFF internal 3)
	)
	(tile 123 28 CLEXL_X11Y78 CLEXL 2
		(primitive_site SLICE_X16Y76 SLICEL internal 45)
		(primitive_site SLICE_X17Y76 SLICEX internal 43)
	)
	(tile 123 29 INT_X12Y78 INT 1
		(primitive_site TIEOFF_X19Y156 TIEOFF internal 3)
	)
	(tile 123 30 CLEXM_X12Y78 CLEXM 2
		(primitive_site SLICE_X18Y76 SLICEM internal 50)
		(primitive_site SLICE_X19Y76 SLICEX internal 43)
	)
	(tile 123 31 INT_X13Y78 INT 1
		(primitive_site TIEOFF_X20Y156 TIEOFF internal 3)
	)
	(tile 123 32 CLEXL_X13Y78 CLEXL 2
		(primitive_site SLICE_X20Y76 SLICEL internal 45)
		(primitive_site SLICE_X21Y76 SLICEX internal 43)
	)
	(tile 123 33 INT_BRAM_X14Y78 INT_BRAM 1
		(primitive_site TIEOFF_X21Y156 TIEOFF internal 3)
	)
	(tile 123 34 INT_INTERFACE_X14Y78 INT_INTERFACE 0
	)
	(tile 123 35 NULL_X35Y85 NULL 0
	)
	(tile 123 36 INT_X15Y78 INT 1
		(primitive_site TIEOFF_X22Y156 TIEOFF internal 3)
	)
	(tile 123 37 CLEXM_X15Y78 CLEXM 2
		(primitive_site SLICE_X22Y76 SLICEM internal 50)
		(primitive_site SLICE_X23Y76 SLICEX internal 43)
	)
	(tile 123 38 INT_X16Y78 INT 1
		(primitive_site TIEOFF_X23Y156 TIEOFF internal 3)
	)
	(tile 123 39 CLEXL_X16Y78 CLEXL 2
		(primitive_site SLICE_X24Y76 SLICEL internal 45)
		(primitive_site SLICE_X25Y76 SLICEX internal 43)
	)
	(tile 123 40 INT_X17Y78 INT 1
		(primitive_site TIEOFF_X24Y156 TIEOFF internal 3)
	)
	(tile 123 41 CLEXM_X17Y78 CLEXM 2
		(primitive_site SLICE_X26Y76 SLICEM internal 50)
		(primitive_site SLICE_X27Y76 SLICEX internal 43)
	)
	(tile 123 42 INT_X18Y78 INT 1
		(primitive_site TIEOFF_X25Y156 TIEOFF internal 3)
	)
	(tile 123 43 CLEXL_X18Y78 CLEXL 2
		(primitive_site SLICE_X28Y76 SLICEL internal 45)
		(primitive_site SLICE_X29Y76 SLICEX internal 43)
	)
	(tile 123 44 INT_X19Y78 INT 1
		(primitive_site TIEOFF_X26Y156 TIEOFF internal 3)
	)
	(tile 123 45 CLEXM_X19Y78 CLEXM 2
		(primitive_site SLICE_X30Y76 SLICEM internal 50)
		(primitive_site SLICE_X31Y76 SLICEX internal 43)
	)
	(tile 123 46 INT_X20Y78 INT 1
		(primitive_site TIEOFF_X28Y156 TIEOFF internal 3)
	)
	(tile 123 47 CLEXL_X20Y78 CLEXL 2
		(primitive_site SLICE_X32Y76 SLICEL internal 45)
		(primitive_site SLICE_X33Y76 SLICEX internal 43)
	)
	(tile 123 48 NULL_X48Y85 NULL 0
	)
	(tile 123 49 REG_V_X20Y78 REG_V 0
	)
	(tile 123 50 INT_X21Y78 INT 1
		(primitive_site TIEOFF_X31Y156 TIEOFF internal 3)
	)
	(tile 123 51 CLEXM_X21Y78 CLEXM 2
		(primitive_site SLICE_X34Y76 SLICEM internal 50)
		(primitive_site SLICE_X35Y76 SLICEX internal 43)
	)
	(tile 123 52 INT_X22Y78 INT 1
		(primitive_site TIEOFF_X33Y156 TIEOFF internal 3)
	)
	(tile 123 53 CLEXL_X22Y78 CLEXL 2
		(primitive_site SLICE_X36Y76 SLICEL internal 45)
		(primitive_site SLICE_X37Y76 SLICEX internal 43)
	)
	(tile 123 54 INT_X23Y78 INT 1
		(primitive_site TIEOFF_X35Y156 TIEOFF internal 3)
	)
	(tile 123 55 CLEXM_X23Y78 CLEXM 2
		(primitive_site SLICE_X38Y76 SLICEM internal 50)
		(primitive_site SLICE_X39Y76 SLICEX internal 43)
	)
	(tile 123 56 INT_X24Y78 INT 1
		(primitive_site TIEOFF_X36Y156 TIEOFF internal 3)
	)
	(tile 123 57 CLEXL_X24Y78 CLEXL 2
		(primitive_site SLICE_X40Y76 SLICEL internal 45)
		(primitive_site SLICE_X41Y76 SLICEX internal 43)
	)
	(tile 123 58 INT_X25Y78 INT 1
		(primitive_site TIEOFF_X37Y156 TIEOFF internal 3)
	)
	(tile 123 59 CLEXM_X25Y78 CLEXM 2
		(primitive_site SLICE_X42Y76 SLICEM internal 50)
		(primitive_site SLICE_X43Y76 SLICEX internal 43)
	)
	(tile 123 60 INT_X26Y78 INT 1
		(primitive_site TIEOFF_X38Y156 TIEOFF internal 3)
	)
	(tile 123 61 CLEXL_X26Y78 CLEXL 2
		(primitive_site SLICE_X44Y76 SLICEL internal 45)
		(primitive_site SLICE_X45Y76 SLICEX internal 43)
	)
	(tile 123 62 INT_BRAM_X27Y78 INT_BRAM 1
		(primitive_site TIEOFF_X39Y156 TIEOFF internal 3)
	)
	(tile 123 63 INT_INTERFACE_X27Y78 INT_INTERFACE 0
	)
	(tile 123 64 NULL_X64Y85 NULL 0
	)
	(tile 123 65 INT_X28Y78 INT 1
		(primitive_site TIEOFF_X40Y156 TIEOFF internal 3)
	)
	(tile 123 66 CLEXL_X28Y78 CLEXL 2
		(primitive_site SLICE_X46Y76 SLICEL internal 45)
		(primitive_site SLICE_X47Y76 SLICEX internal 43)
	)
	(tile 123 67 INT_X29Y78 INT 1
		(primitive_site TIEOFF_X41Y156 TIEOFF internal 3)
	)
	(tile 123 68 CLEXM_X29Y78 CLEXM 2
		(primitive_site SLICE_X48Y76 SLICEM internal 50)
		(primitive_site SLICE_X49Y76 SLICEX internal 43)
	)
	(tile 123 69 INT_X30Y78 INT 1
		(primitive_site TIEOFF_X42Y156 TIEOFF internal 3)
	)
	(tile 123 70 CLEXL_X30Y78 CLEXL 2
		(primitive_site SLICE_X50Y76 SLICEL internal 45)
		(primitive_site SLICE_X51Y76 SLICEX internal 43)
	)
	(tile 123 71 INT_X31Y78 INT 1
		(primitive_site TIEOFF_X43Y156 TIEOFF internal 3)
	)
	(tile 123 72 CLEXM_X31Y78 CLEXM 2
		(primitive_site SLICE_X52Y76 SLICEM internal 50)
		(primitive_site SLICE_X53Y76 SLICEX internal 43)
	)
	(tile 123 73 INT_X32Y78 INT 1
		(primitive_site TIEOFF_X44Y156 TIEOFF internal 3)
	)
	(tile 123 74 CLEXL_X32Y78 CLEXL 2
		(primitive_site SLICE_X54Y76 SLICEL internal 45)
		(primitive_site SLICE_X55Y76 SLICEX internal 43)
	)
	(tile 123 75 INT_X33Y78 INT 1
		(primitive_site TIEOFF_X45Y156 TIEOFF internal 3)
	)
	(tile 123 76 INT_INTERFACE_X33Y78 INT_INTERFACE 0
	)
	(tile 123 77 NULL_X77Y85 NULL 0
	)
	(tile 123 78 INT_X34Y78 INT 1
		(primitive_site TIEOFF_X46Y156 TIEOFF internal 3)
	)
	(tile 123 79 CLEXM_X34Y78 CLEXM 2
		(primitive_site SLICE_X56Y76 SLICEM internal 50)
		(primitive_site SLICE_X57Y76 SLICEX internal 43)
	)
	(tile 123 80 INT_X35Y78 INT 1
		(primitive_site TIEOFF_X48Y156 TIEOFF internal 3)
	)
	(tile 123 81 CLEXL_X35Y78 CLEXL 2
		(primitive_site SLICE_X58Y76 SLICEL internal 45)
		(primitive_site SLICE_X59Y76 SLICEX internal 43)
	)
	(tile 123 82 INT_X36Y78 INT 1
		(primitive_site TIEOFF_X50Y156 TIEOFF internal 3)
	)
	(tile 123 83 INT_INTERFACE_X36Y78 INT_INTERFACE 0
	)
	(tile 123 84 NULL_X84Y85 NULL 0
	)
	(tile 123 85 INT_X37Y78 INT 1
		(primitive_site TIEOFF_X51Y156 TIEOFF internal 3)
	)
	(tile 123 86 CLEXM_X37Y78 CLEXM 2
		(primitive_site SLICE_X60Y76 SLICEM internal 50)
		(primitive_site SLICE_X61Y76 SLICEX internal 43)
	)
	(tile 123 87 INT_X38Y78 INT 1
		(primitive_site TIEOFF_X53Y156 TIEOFF internal 3)
	)
	(tile 123 88 CLEXL_X38Y78 CLEXL 2
		(primitive_site SLICE_X62Y76 SLICEL internal 45)
		(primitive_site SLICE_X63Y76 SLICEX internal 43)
	)
	(tile 123 89 INT_BRAM_X39Y78 INT_BRAM 1
		(primitive_site TIEOFF_X55Y156 TIEOFF internal 3)
	)
	(tile 123 90 INT_INTERFACE_X39Y78 INT_INTERFACE 0
	)
	(tile 123 91 NULL_X91Y85 NULL 0
	)
	(tile 123 92 INT_X40Y78 INT 1
		(primitive_site TIEOFF_X56Y156 TIEOFF internal 3)
	)
	(tile 123 93 CLEXM_X40Y78 CLEXM 2
		(primitive_site SLICE_X64Y76 SLICEM internal 50)
		(primitive_site SLICE_X65Y76 SLICEX internal 43)
	)
	(tile 123 94 INT_X41Y78 INT 1
		(primitive_site TIEOFF_X58Y156 TIEOFF internal 3)
	)
	(tile 123 95 CLEXL_X41Y78 CLEXL 2
		(primitive_site SLICE_X66Y76 SLICEL internal 45)
		(primitive_site SLICE_X67Y76 SLICEX internal 43)
	)
	(tile 123 96 IOI_INT_X42Y78 IOI_INT 1
		(primitive_site TIEOFF_X60Y156 TIEOFF internal 3)
	)
	(tile 123 97 RIOI_X42Y78 RIOI 7
		(primitive_site OLOGIC_X17Y74 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y74 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y74 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y75 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y75 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y75 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y156 TIEOFF internal 3)
	)
	(tile 123 98 MCB_INT_BOT_X42Y78 MCB_INT_BOT 0
	)
	(tile 123 99 IOI_RTERM_X99Y85 IOI_RTERM 0
	)
	(tile 123 100 RIOB_X42Y78 RIOB 2
		(primitive_site R22 IOBS bonded 8)
		(primitive_site R20 IOBM bonded 8)
	)
	(tile 124 0 EMP_LIOB_X0Y84 EMP_LIOB 0
	)
	(tile 124 1 IOI_LTERM_X1Y84 IOI_LTERM 0
	)
	(tile 124 2 INT_X0Y77 INT 1
		(primitive_site TIEOFF_X0Y154 TIEOFF internal 3)
	)
	(tile 124 3 INT_INTERFACE_X0Y77 INT_INTERFACE 0
	)
	(tile 124 4 NULL_X4Y84 NULL 0
	)
	(tile 124 5 INT_X1Y77 INT 1
		(primitive_site TIEOFF_X2Y154 TIEOFF internal 3)
	)
	(tile 124 6 CLEXL_X1Y77 CLEXL 2
		(primitive_site SLICE_X0Y75 SLICEL internal 45)
		(primitive_site SLICE_X1Y75 SLICEX internal 43)
	)
	(tile 124 7 INT_X2Y77 INT 1
		(primitive_site TIEOFF_X4Y154 TIEOFF internal 3)
	)
	(tile 124 8 CLEXM_X2Y77 CLEXM 2
		(primitive_site SLICE_X2Y75 SLICEM internal 50)
		(primitive_site SLICE_X3Y75 SLICEX internal 43)
	)
	(tile 124 9 INT_BRAM_X3Y77 INT_BRAM 1
		(primitive_site TIEOFF_X6Y154 TIEOFF internal 3)
	)
	(tile 124 10 INT_INTERFACE_X3Y77 INT_INTERFACE 0
	)
	(tile 124 11 NULL_X11Y84 NULL 0
	)
	(tile 124 12 INT_X4Y77 INT 1
		(primitive_site TIEOFF_X7Y154 TIEOFF internal 3)
	)
	(tile 124 13 CLEXL_X4Y77 CLEXL 2
		(primitive_site SLICE_X4Y75 SLICEL internal 45)
		(primitive_site SLICE_X5Y75 SLICEX internal 43)
	)
	(tile 124 14 INT_X5Y77 INT 1
		(primitive_site TIEOFF_X9Y154 TIEOFF internal 3)
	)
	(tile 124 15 CLEXM_X5Y77 CLEXM 2
		(primitive_site SLICE_X6Y75 SLICEM internal 50)
		(primitive_site SLICE_X7Y75 SLICEX internal 43)
	)
	(tile 124 16 INT_X6Y77 INT 1
		(primitive_site TIEOFF_X11Y154 TIEOFF internal 3)
	)
	(tile 124 17 CLEXL_X6Y77 CLEXL 2
		(primitive_site SLICE_X8Y75 SLICEL internal 45)
		(primitive_site SLICE_X9Y75 SLICEX internal 43)
	)
	(tile 124 18 INT_X7Y77 INT 1
		(primitive_site TIEOFF_X13Y154 TIEOFF internal 3)
	)
	(tile 124 19 CLEXM_X7Y77 CLEXM 2
		(primitive_site SLICE_X10Y75 SLICEM internal 50)
		(primitive_site SLICE_X11Y75 SLICEX internal 43)
	)
	(tile 124 20 INT_X8Y77 INT 1
		(primitive_site TIEOFF_X15Y154 TIEOFF internal 3)
	)
	(tile 124 21 INT_INTERFACE_X8Y77 INT_INTERFACE 0
	)
	(tile 124 22 NULL_X22Y84 NULL 0
	)
	(tile 124 23 INT_X9Y77 INT 1
		(primitive_site TIEOFF_X16Y154 TIEOFF internal 3)
	)
	(tile 124 24 CLEXL_X9Y77 CLEXL 2
		(primitive_site SLICE_X12Y75 SLICEL internal 45)
		(primitive_site SLICE_X13Y75 SLICEX internal 43)
	)
	(tile 124 25 INT_X10Y77 INT 1
		(primitive_site TIEOFF_X17Y154 TIEOFF internal 3)
	)
	(tile 124 26 CLEXM_X10Y77 CLEXM 2
		(primitive_site SLICE_X14Y75 SLICEM internal 50)
		(primitive_site SLICE_X15Y75 SLICEX internal 43)
	)
	(tile 124 27 INT_X11Y77 INT 1
		(primitive_site TIEOFF_X18Y154 TIEOFF internal 3)
	)
	(tile 124 28 CLEXL_X11Y77 CLEXL 2
		(primitive_site SLICE_X16Y75 SLICEL internal 45)
		(primitive_site SLICE_X17Y75 SLICEX internal 43)
	)
	(tile 124 29 INT_X12Y77 INT 1
		(primitive_site TIEOFF_X19Y154 TIEOFF internal 3)
	)
	(tile 124 30 CLEXM_X12Y77 CLEXM 2
		(primitive_site SLICE_X18Y75 SLICEM internal 50)
		(primitive_site SLICE_X19Y75 SLICEX internal 43)
	)
	(tile 124 31 INT_X13Y77 INT 1
		(primitive_site TIEOFF_X20Y154 TIEOFF internal 3)
	)
	(tile 124 32 CLEXL_X13Y77 CLEXL 2
		(primitive_site SLICE_X20Y75 SLICEL internal 45)
		(primitive_site SLICE_X21Y75 SLICEX internal 43)
	)
	(tile 124 33 INT_BRAM_X14Y77 INT_BRAM 1
		(primitive_site TIEOFF_X21Y154 TIEOFF internal 3)
	)
	(tile 124 34 INT_INTERFACE_X14Y77 INT_INTERFACE 0
	)
	(tile 124 35 NULL_X35Y84 NULL 0
	)
	(tile 124 36 INT_X15Y77 INT 1
		(primitive_site TIEOFF_X22Y154 TIEOFF internal 3)
	)
	(tile 124 37 CLEXM_X15Y77 CLEXM 2
		(primitive_site SLICE_X22Y75 SLICEM internal 50)
		(primitive_site SLICE_X23Y75 SLICEX internal 43)
	)
	(tile 124 38 INT_X16Y77 INT 1
		(primitive_site TIEOFF_X23Y154 TIEOFF internal 3)
	)
	(tile 124 39 CLEXL_X16Y77 CLEXL 2
		(primitive_site SLICE_X24Y75 SLICEL internal 45)
		(primitive_site SLICE_X25Y75 SLICEX internal 43)
	)
	(tile 124 40 INT_X17Y77 INT 1
		(primitive_site TIEOFF_X24Y154 TIEOFF internal 3)
	)
	(tile 124 41 CLEXM_X17Y77 CLEXM 2
		(primitive_site SLICE_X26Y75 SLICEM internal 50)
		(primitive_site SLICE_X27Y75 SLICEX internal 43)
	)
	(tile 124 42 INT_X18Y77 INT 1
		(primitive_site TIEOFF_X25Y154 TIEOFF internal 3)
	)
	(tile 124 43 CLEXL_X18Y77 CLEXL 2
		(primitive_site SLICE_X28Y75 SLICEL internal 45)
		(primitive_site SLICE_X29Y75 SLICEX internal 43)
	)
	(tile 124 44 INT_X19Y77 INT 1
		(primitive_site TIEOFF_X26Y154 TIEOFF internal 3)
	)
	(tile 124 45 CLEXM_X19Y77 CLEXM 2
		(primitive_site SLICE_X30Y75 SLICEM internal 50)
		(primitive_site SLICE_X31Y75 SLICEX internal 43)
	)
	(tile 124 46 INT_X20Y77 INT 1
		(primitive_site TIEOFF_X28Y154 TIEOFF internal 3)
	)
	(tile 124 47 CLEXL_X20Y77 CLEXL 2
		(primitive_site SLICE_X32Y75 SLICEL internal 45)
		(primitive_site SLICE_X33Y75 SLICEX internal 43)
	)
	(tile 124 48 NULL_X48Y84 NULL 0
	)
	(tile 124 49 REG_V_X20Y77 REG_V 0
	)
	(tile 124 50 INT_X21Y77 INT 1
		(primitive_site TIEOFF_X31Y154 TIEOFF internal 3)
	)
	(tile 124 51 CLEXM_X21Y77 CLEXM 2
		(primitive_site SLICE_X34Y75 SLICEM internal 50)
		(primitive_site SLICE_X35Y75 SLICEX internal 43)
	)
	(tile 124 52 INT_X22Y77 INT 1
		(primitive_site TIEOFF_X33Y154 TIEOFF internal 3)
	)
	(tile 124 53 CLEXL_X22Y77 CLEXL 2
		(primitive_site SLICE_X36Y75 SLICEL internal 45)
		(primitive_site SLICE_X37Y75 SLICEX internal 43)
	)
	(tile 124 54 INT_X23Y77 INT 1
		(primitive_site TIEOFF_X35Y154 TIEOFF internal 3)
	)
	(tile 124 55 CLEXM_X23Y77 CLEXM 2
		(primitive_site SLICE_X38Y75 SLICEM internal 50)
		(primitive_site SLICE_X39Y75 SLICEX internal 43)
	)
	(tile 124 56 INT_X24Y77 INT 1
		(primitive_site TIEOFF_X36Y154 TIEOFF internal 3)
	)
	(tile 124 57 CLEXL_X24Y77 CLEXL 2
		(primitive_site SLICE_X40Y75 SLICEL internal 45)
		(primitive_site SLICE_X41Y75 SLICEX internal 43)
	)
	(tile 124 58 INT_X25Y77 INT 1
		(primitive_site TIEOFF_X37Y154 TIEOFF internal 3)
	)
	(tile 124 59 CLEXM_X25Y77 CLEXM 2
		(primitive_site SLICE_X42Y75 SLICEM internal 50)
		(primitive_site SLICE_X43Y75 SLICEX internal 43)
	)
	(tile 124 60 INT_X26Y77 INT 1
		(primitive_site TIEOFF_X38Y154 TIEOFF internal 3)
	)
	(tile 124 61 CLEXL_X26Y77 CLEXL 2
		(primitive_site SLICE_X44Y75 SLICEL internal 45)
		(primitive_site SLICE_X45Y75 SLICEX internal 43)
	)
	(tile 124 62 INT_BRAM_X27Y77 INT_BRAM 1
		(primitive_site TIEOFF_X39Y154 TIEOFF internal 3)
	)
	(tile 124 63 INT_INTERFACE_X27Y77 INT_INTERFACE 0
	)
	(tile 124 64 NULL_X64Y84 NULL 0
	)
	(tile 124 65 INT_X28Y77 INT 1
		(primitive_site TIEOFF_X40Y154 TIEOFF internal 3)
	)
	(tile 124 66 CLEXL_X28Y77 CLEXL 2
		(primitive_site SLICE_X46Y75 SLICEL internal 45)
		(primitive_site SLICE_X47Y75 SLICEX internal 43)
	)
	(tile 124 67 INT_X29Y77 INT 1
		(primitive_site TIEOFF_X41Y154 TIEOFF internal 3)
	)
	(tile 124 68 CLEXM_X29Y77 CLEXM 2
		(primitive_site SLICE_X48Y75 SLICEM internal 50)
		(primitive_site SLICE_X49Y75 SLICEX internal 43)
	)
	(tile 124 69 INT_X30Y77 INT 1
		(primitive_site TIEOFF_X42Y154 TIEOFF internal 3)
	)
	(tile 124 70 CLEXL_X30Y77 CLEXL 2
		(primitive_site SLICE_X50Y75 SLICEL internal 45)
		(primitive_site SLICE_X51Y75 SLICEX internal 43)
	)
	(tile 124 71 INT_X31Y77 INT 1
		(primitive_site TIEOFF_X43Y154 TIEOFF internal 3)
	)
	(tile 124 72 CLEXM_X31Y77 CLEXM 2
		(primitive_site SLICE_X52Y75 SLICEM internal 50)
		(primitive_site SLICE_X53Y75 SLICEX internal 43)
	)
	(tile 124 73 INT_X32Y77 INT 1
		(primitive_site TIEOFF_X44Y154 TIEOFF internal 3)
	)
	(tile 124 74 CLEXL_X32Y77 CLEXL 2
		(primitive_site SLICE_X54Y75 SLICEL internal 45)
		(primitive_site SLICE_X55Y75 SLICEX internal 43)
	)
	(tile 124 75 INT_X33Y77 INT 1
		(primitive_site TIEOFF_X45Y154 TIEOFF internal 3)
	)
	(tile 124 76 INT_INTERFACE_X33Y77 INT_INTERFACE 0
	)
	(tile 124 77 NULL_X77Y84 NULL 0
	)
	(tile 124 78 INT_X34Y77 INT 1
		(primitive_site TIEOFF_X46Y154 TIEOFF internal 3)
	)
	(tile 124 79 CLEXM_X34Y77 CLEXM 2
		(primitive_site SLICE_X56Y75 SLICEM internal 50)
		(primitive_site SLICE_X57Y75 SLICEX internal 43)
	)
	(tile 124 80 INT_X35Y77 INT 1
		(primitive_site TIEOFF_X48Y154 TIEOFF internal 3)
	)
	(tile 124 81 CLEXL_X35Y77 CLEXL 2
		(primitive_site SLICE_X58Y75 SLICEL internal 45)
		(primitive_site SLICE_X59Y75 SLICEX internal 43)
	)
	(tile 124 82 INT_X36Y77 INT 1
		(primitive_site TIEOFF_X50Y154 TIEOFF internal 3)
	)
	(tile 124 83 INT_INTERFACE_X36Y77 INT_INTERFACE 0
	)
	(tile 124 84 NULL_X84Y84 NULL 0
	)
	(tile 124 85 INT_X37Y77 INT 1
		(primitive_site TIEOFF_X51Y154 TIEOFF internal 3)
	)
	(tile 124 86 CLEXM_X37Y77 CLEXM 2
		(primitive_site SLICE_X60Y75 SLICEM internal 50)
		(primitive_site SLICE_X61Y75 SLICEX internal 43)
	)
	(tile 124 87 INT_X38Y77 INT 1
		(primitive_site TIEOFF_X53Y154 TIEOFF internal 3)
	)
	(tile 124 88 CLEXL_X38Y77 CLEXL 2
		(primitive_site SLICE_X62Y75 SLICEL internal 45)
		(primitive_site SLICE_X63Y75 SLICEX internal 43)
	)
	(tile 124 89 INT_BRAM_X39Y77 INT_BRAM 1
		(primitive_site TIEOFF_X55Y154 TIEOFF internal 3)
	)
	(tile 124 90 INT_INTERFACE_X39Y77 INT_INTERFACE 0
	)
	(tile 124 91 NULL_X91Y84 NULL 0
	)
	(tile 124 92 INT_X40Y77 INT 1
		(primitive_site TIEOFF_X56Y154 TIEOFF internal 3)
	)
	(tile 124 93 CLEXM_X40Y77 CLEXM 2
		(primitive_site SLICE_X64Y75 SLICEM internal 50)
		(primitive_site SLICE_X65Y75 SLICEX internal 43)
	)
	(tile 124 94 INT_X41Y77 INT 1
		(primitive_site TIEOFF_X58Y154 TIEOFF internal 3)
	)
	(tile 124 95 CLEXL_X41Y77 CLEXL 2
		(primitive_site SLICE_X66Y75 SLICEL internal 45)
		(primitive_site SLICE_X67Y75 SLICEX internal 43)
	)
	(tile 124 96 INT_X42Y77 INT 1
		(primitive_site TIEOFF_X60Y154 TIEOFF internal 3)
	)
	(tile 124 97 INT_INTERFACE_X42Y77 INT_INTERFACE 0
	)
	(tile 124 98 NULL_X98Y84 NULL 0
	)
	(tile 124 99 IOI_RTERM_X99Y84 IOI_RTERM 0
	)
	(tile 124 100 EMP_RIOB_X42Y77 EMP_RIOB 0
	)
	(tile 125 0 EMP_LIOB_X0Y83 EMP_LIOB 0
	)
	(tile 125 1 IOI_LTERM_X1Y83 IOI_LTERM 0
	)
	(tile 125 2 INT_X0Y76 INT 1
		(primitive_site TIEOFF_X0Y152 TIEOFF internal 3)
	)
	(tile 125 3 INT_INTERFACE_X0Y76 INT_INTERFACE 0
	)
	(tile 125 4 MCB_MUI3_X0Y76 MCB_MUI3 0
	)
	(tile 125 5 INT_X1Y76 INT 1
		(primitive_site TIEOFF_X2Y152 TIEOFF internal 3)
	)
	(tile 125 6 CLEXL_X1Y76 CLEXL 2
		(primitive_site SLICE_X0Y74 SLICEL internal 45)
		(primitive_site SLICE_X1Y74 SLICEX internal 43)
	)
	(tile 125 7 INT_X2Y76 INT 1
		(primitive_site TIEOFF_X4Y152 TIEOFF internal 3)
	)
	(tile 125 8 CLEXM_X2Y76 CLEXM 2
		(primitive_site SLICE_X2Y74 SLICEM internal 50)
		(primitive_site SLICE_X3Y74 SLICEX internal 43)
	)
	(tile 125 9 INT_BRAM_X3Y76 INT_BRAM 1
		(primitive_site TIEOFF_X6Y152 TIEOFF internal 3)
	)
	(tile 125 10 INT_INTERFACE_X3Y76 INT_INTERFACE 0
	)
	(tile 125 11 BRAMSITE2_X3Y76 BRAMSITE2 3
		(primitive_site RAMB16_X0Y38 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y38 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y39 RAMB8BWER internal 110)
	)
	(tile 125 12 INT_X4Y76 INT 1
		(primitive_site TIEOFF_X7Y152 TIEOFF internal 3)
	)
	(tile 125 13 CLEXL_X4Y76 CLEXL 2
		(primitive_site SLICE_X4Y74 SLICEL internal 45)
		(primitive_site SLICE_X5Y74 SLICEX internal 43)
	)
	(tile 125 14 INT_X5Y76 INT 1
		(primitive_site TIEOFF_X9Y152 TIEOFF internal 3)
	)
	(tile 125 15 CLEXM_X5Y76 CLEXM 2
		(primitive_site SLICE_X6Y74 SLICEM internal 50)
		(primitive_site SLICE_X7Y74 SLICEX internal 43)
	)
	(tile 125 16 INT_X6Y76 INT 1
		(primitive_site TIEOFF_X11Y152 TIEOFF internal 3)
	)
	(tile 125 17 CLEXL_X6Y76 CLEXL 2
		(primitive_site SLICE_X8Y74 SLICEL internal 45)
		(primitive_site SLICE_X9Y74 SLICEX internal 43)
	)
	(tile 125 18 INT_X7Y76 INT 1
		(primitive_site TIEOFF_X13Y152 TIEOFF internal 3)
	)
	(tile 125 19 CLEXM_X7Y76 CLEXM 2
		(primitive_site SLICE_X10Y74 SLICEM internal 50)
		(primitive_site SLICE_X11Y74 SLICEX internal 43)
	)
	(tile 125 20 INT_X8Y76 INT 1
		(primitive_site TIEOFF_X15Y152 TIEOFF internal 3)
	)
	(tile 125 21 INT_INTERFACE_X8Y76 INT_INTERFACE 0
	)
	(tile 125 22 MACCSITE2_X8Y76 MACCSITE2 1
		(primitive_site DSP48_X0Y19 DSP48A1 internal 346)
	)
	(tile 125 23 INT_X9Y76 INT 1
		(primitive_site TIEOFF_X16Y152 TIEOFF internal 3)
	)
	(tile 125 24 CLEXL_X9Y76 CLEXL 2
		(primitive_site SLICE_X12Y74 SLICEL internal 45)
		(primitive_site SLICE_X13Y74 SLICEX internal 43)
	)
	(tile 125 25 INT_X10Y76 INT 1
		(primitive_site TIEOFF_X17Y152 TIEOFF internal 3)
	)
	(tile 125 26 CLEXM_X10Y76 CLEXM 2
		(primitive_site SLICE_X14Y74 SLICEM internal 50)
		(primitive_site SLICE_X15Y74 SLICEX internal 43)
	)
	(tile 125 27 INT_X11Y76 INT 1
		(primitive_site TIEOFF_X18Y152 TIEOFF internal 3)
	)
	(tile 125 28 CLEXL_X11Y76 CLEXL 2
		(primitive_site SLICE_X16Y74 SLICEL internal 45)
		(primitive_site SLICE_X17Y74 SLICEX internal 43)
	)
	(tile 125 29 INT_X12Y76 INT 1
		(primitive_site TIEOFF_X19Y152 TIEOFF internal 3)
	)
	(tile 125 30 CLEXM_X12Y76 CLEXM 2
		(primitive_site SLICE_X18Y74 SLICEM internal 50)
		(primitive_site SLICE_X19Y74 SLICEX internal 43)
	)
	(tile 125 31 INT_X13Y76 INT 1
		(primitive_site TIEOFF_X20Y152 TIEOFF internal 3)
	)
	(tile 125 32 CLEXL_X13Y76 CLEXL 2
		(primitive_site SLICE_X20Y74 SLICEL internal 45)
		(primitive_site SLICE_X21Y74 SLICEX internal 43)
	)
	(tile 125 33 INT_BRAM_X14Y76 INT_BRAM 1
		(primitive_site TIEOFF_X21Y152 TIEOFF internal 3)
	)
	(tile 125 34 INT_INTERFACE_X14Y76 INT_INTERFACE 0
	)
	(tile 125 35 BRAMSITE2_X14Y76 BRAMSITE2 3
		(primitive_site RAMB16_X1Y38 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y38 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y39 RAMB8BWER internal 110)
	)
	(tile 125 36 INT_X15Y76 INT 1
		(primitive_site TIEOFF_X22Y152 TIEOFF internal 3)
	)
	(tile 125 37 CLEXM_X15Y76 CLEXM 2
		(primitive_site SLICE_X22Y74 SLICEM internal 50)
		(primitive_site SLICE_X23Y74 SLICEX internal 43)
	)
	(tile 125 38 INT_X16Y76 INT 1
		(primitive_site TIEOFF_X23Y152 TIEOFF internal 3)
	)
	(tile 125 39 CLEXL_X16Y76 CLEXL 2
		(primitive_site SLICE_X24Y74 SLICEL internal 45)
		(primitive_site SLICE_X25Y74 SLICEX internal 43)
	)
	(tile 125 40 INT_X17Y76 INT 1
		(primitive_site TIEOFF_X24Y152 TIEOFF internal 3)
	)
	(tile 125 41 CLEXM_X17Y76 CLEXM 2
		(primitive_site SLICE_X26Y74 SLICEM internal 50)
		(primitive_site SLICE_X27Y74 SLICEX internal 43)
	)
	(tile 125 42 INT_X18Y76 INT 1
		(primitive_site TIEOFF_X25Y152 TIEOFF internal 3)
	)
	(tile 125 43 CLEXL_X18Y76 CLEXL 2
		(primitive_site SLICE_X28Y74 SLICEL internal 45)
		(primitive_site SLICE_X29Y74 SLICEX internal 43)
	)
	(tile 125 44 INT_X19Y76 INT 1
		(primitive_site TIEOFF_X26Y152 TIEOFF internal 3)
	)
	(tile 125 45 CLEXM_X19Y76 CLEXM 2
		(primitive_site SLICE_X30Y74 SLICEM internal 50)
		(primitive_site SLICE_X31Y74 SLICEX internal 43)
	)
	(tile 125 46 INT_X20Y76 INT 1
		(primitive_site TIEOFF_X28Y152 TIEOFF internal 3)
	)
	(tile 125 47 CLEXL_X20Y76 CLEXL 2
		(primitive_site SLICE_X32Y74 SLICEL internal 45)
		(primitive_site SLICE_X33Y74 SLICEX internal 43)
	)
	(tile 125 48 NULL_X48Y83 NULL 0
	)
	(tile 125 49 REG_V_X20Y76 REG_V 0
	)
	(tile 125 50 INT_X21Y76 INT 1
		(primitive_site TIEOFF_X31Y152 TIEOFF internal 3)
	)
	(tile 125 51 CLEXM_X21Y76 CLEXM 2
		(primitive_site SLICE_X34Y74 SLICEM internal 50)
		(primitive_site SLICE_X35Y74 SLICEX internal 43)
	)
	(tile 125 52 INT_X22Y76 INT 1
		(primitive_site TIEOFF_X33Y152 TIEOFF internal 3)
	)
	(tile 125 53 CLEXL_X22Y76 CLEXL 2
		(primitive_site SLICE_X36Y74 SLICEL internal 45)
		(primitive_site SLICE_X37Y74 SLICEX internal 43)
	)
	(tile 125 54 INT_X23Y76 INT 1
		(primitive_site TIEOFF_X35Y152 TIEOFF internal 3)
	)
	(tile 125 55 CLEXM_X23Y76 CLEXM 2
		(primitive_site SLICE_X38Y74 SLICEM internal 50)
		(primitive_site SLICE_X39Y74 SLICEX internal 43)
	)
	(tile 125 56 INT_X24Y76 INT 1
		(primitive_site TIEOFF_X36Y152 TIEOFF internal 3)
	)
	(tile 125 57 CLEXL_X24Y76 CLEXL 2
		(primitive_site SLICE_X40Y74 SLICEL internal 45)
		(primitive_site SLICE_X41Y74 SLICEX internal 43)
	)
	(tile 125 58 INT_X25Y76 INT 1
		(primitive_site TIEOFF_X37Y152 TIEOFF internal 3)
	)
	(tile 125 59 CLEXM_X25Y76 CLEXM 2
		(primitive_site SLICE_X42Y74 SLICEM internal 50)
		(primitive_site SLICE_X43Y74 SLICEX internal 43)
	)
	(tile 125 60 INT_X26Y76 INT 1
		(primitive_site TIEOFF_X38Y152 TIEOFF internal 3)
	)
	(tile 125 61 CLEXL_X26Y76 CLEXL 2
		(primitive_site SLICE_X44Y74 SLICEL internal 45)
		(primitive_site SLICE_X45Y74 SLICEX internal 43)
	)
	(tile 125 62 INT_BRAM_X27Y76 INT_BRAM 1
		(primitive_site TIEOFF_X39Y152 TIEOFF internal 3)
	)
	(tile 125 63 INT_INTERFACE_X27Y76 INT_INTERFACE 0
	)
	(tile 125 64 BRAMSITE2_X27Y76 BRAMSITE2 3
		(primitive_site RAMB16_X2Y38 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y38 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y39 RAMB8BWER internal 110)
	)
	(tile 125 65 INT_X28Y76 INT 1
		(primitive_site TIEOFF_X40Y152 TIEOFF internal 3)
	)
	(tile 125 66 CLEXL_X28Y76 CLEXL 2
		(primitive_site SLICE_X46Y74 SLICEL internal 45)
		(primitive_site SLICE_X47Y74 SLICEX internal 43)
	)
	(tile 125 67 INT_X29Y76 INT 1
		(primitive_site TIEOFF_X41Y152 TIEOFF internal 3)
	)
	(tile 125 68 CLEXM_X29Y76 CLEXM 2
		(primitive_site SLICE_X48Y74 SLICEM internal 50)
		(primitive_site SLICE_X49Y74 SLICEX internal 43)
	)
	(tile 125 69 INT_X30Y76 INT 1
		(primitive_site TIEOFF_X42Y152 TIEOFF internal 3)
	)
	(tile 125 70 CLEXL_X30Y76 CLEXL 2
		(primitive_site SLICE_X50Y74 SLICEL internal 45)
		(primitive_site SLICE_X51Y74 SLICEX internal 43)
	)
	(tile 125 71 INT_X31Y76 INT 1
		(primitive_site TIEOFF_X43Y152 TIEOFF internal 3)
	)
	(tile 125 72 CLEXM_X31Y76 CLEXM 2
		(primitive_site SLICE_X52Y74 SLICEM internal 50)
		(primitive_site SLICE_X53Y74 SLICEX internal 43)
	)
	(tile 125 73 INT_X32Y76 INT 1
		(primitive_site TIEOFF_X44Y152 TIEOFF internal 3)
	)
	(tile 125 74 CLEXL_X32Y76 CLEXL 2
		(primitive_site SLICE_X54Y74 SLICEL internal 45)
		(primitive_site SLICE_X55Y74 SLICEX internal 43)
	)
	(tile 125 75 INT_X33Y76 INT 1
		(primitive_site TIEOFF_X45Y152 TIEOFF internal 3)
	)
	(tile 125 76 INT_INTERFACE_X33Y76 INT_INTERFACE 0
	)
	(tile 125 77 MACCSITE2_X33Y76 MACCSITE2 1
		(primitive_site DSP48_X1Y19 DSP48A1 internal 346)
	)
	(tile 125 78 INT_X34Y76 INT 1
		(primitive_site TIEOFF_X46Y152 TIEOFF internal 3)
	)
	(tile 125 79 CLEXM_X34Y76 CLEXM 2
		(primitive_site SLICE_X56Y74 SLICEM internal 50)
		(primitive_site SLICE_X57Y74 SLICEX internal 43)
	)
	(tile 125 80 INT_X35Y76 INT 1
		(primitive_site TIEOFF_X48Y152 TIEOFF internal 3)
	)
	(tile 125 81 CLEXL_X35Y76 CLEXL 2
		(primitive_site SLICE_X58Y74 SLICEL internal 45)
		(primitive_site SLICE_X59Y74 SLICEX internal 43)
	)
	(tile 125 82 INT_X36Y76 INT 1
		(primitive_site TIEOFF_X50Y152 TIEOFF internal 3)
	)
	(tile 125 83 INT_INTERFACE_X36Y76 INT_INTERFACE 0
	)
	(tile 125 84 MACCSITE2_X36Y76 MACCSITE2 1
		(primitive_site DSP48_X2Y19 DSP48A1 internal 346)
	)
	(tile 125 85 INT_X37Y76 INT 1
		(primitive_site TIEOFF_X51Y152 TIEOFF internal 3)
	)
	(tile 125 86 CLEXM_X37Y76 CLEXM 2
		(primitive_site SLICE_X60Y74 SLICEM internal 50)
		(primitive_site SLICE_X61Y74 SLICEX internal 43)
	)
	(tile 125 87 INT_X38Y76 INT 1
		(primitive_site TIEOFF_X53Y152 TIEOFF internal 3)
	)
	(tile 125 88 CLEXL_X38Y76 CLEXL 2
		(primitive_site SLICE_X62Y74 SLICEL internal 45)
		(primitive_site SLICE_X63Y74 SLICEX internal 43)
	)
	(tile 125 89 INT_BRAM_X39Y76 INT_BRAM 1
		(primitive_site TIEOFF_X55Y152 TIEOFF internal 3)
	)
	(tile 125 90 INT_INTERFACE_X39Y76 INT_INTERFACE 0
	)
	(tile 125 91 BRAMSITE2_X39Y76 BRAMSITE2 3
		(primitive_site RAMB16_X3Y38 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y38 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y39 RAMB8BWER internal 110)
	)
	(tile 125 92 INT_X40Y76 INT 1
		(primitive_site TIEOFF_X56Y152 TIEOFF internal 3)
	)
	(tile 125 93 CLEXM_X40Y76 CLEXM 2
		(primitive_site SLICE_X64Y74 SLICEM internal 50)
		(primitive_site SLICE_X65Y74 SLICEX internal 43)
	)
	(tile 125 94 INT_X41Y76 INT 1
		(primitive_site TIEOFF_X58Y152 TIEOFF internal 3)
	)
	(tile 125 95 CLEXL_X41Y76 CLEXL 2
		(primitive_site SLICE_X66Y74 SLICEL internal 45)
		(primitive_site SLICE_X67Y74 SLICEX internal 43)
	)
	(tile 125 96 INT_X42Y76 INT 1
		(primitive_site TIEOFF_X60Y152 TIEOFF internal 3)
	)
	(tile 125 97 INT_INTERFACE_X42Y76 INT_INTERFACE 0
	)
	(tile 125 98 MCB_MUI3_X42Y76 MCB_MUI3 0
	)
	(tile 125 99 IOI_RTERM_X99Y83 IOI_RTERM 0
	)
	(tile 125 100 EMP_RIOB_X42Y76 EMP_RIOB 0
	)
	(tile 126 0 LIOB_X0Y75 LIOB 2
		(primitive_site T2 IOBM bonded 8)
		(primitive_site T1 IOBS bonded 8)
	)
	(tile 126 1 IOI_LTERM_X1Y82 IOI_LTERM 0
	)
	(tile 126 2 LIOI_INT_X0Y75 LIOI_INT 1
		(primitive_site TIEOFF_X0Y150 TIEOFF internal 3)
	)
	(tile 126 3 LIOI_X0Y75 LIOI 7
		(primitive_site OLOGIC_X0Y72 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y72 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y72 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y73 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y73 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y73 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y150 TIEOFF internal 3)
	)
	(tile 126 4 MCB_INT_DQI_X0Y75 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y151 TIEOFF internal 3)
	)
	(tile 126 5 INT_X1Y75 INT 1
		(primitive_site TIEOFF_X2Y150 TIEOFF internal 3)
	)
	(tile 126 6 CLEXL_X1Y75 CLEXL 2
		(primitive_site SLICE_X0Y73 SLICEL internal 45)
		(primitive_site SLICE_X1Y73 SLICEX internal 43)
	)
	(tile 126 7 INT_X2Y75 INT 1
		(primitive_site TIEOFF_X4Y150 TIEOFF internal 3)
	)
	(tile 126 8 CLEXM_X2Y75 CLEXM 2
		(primitive_site SLICE_X2Y73 SLICEM internal 50)
		(primitive_site SLICE_X3Y73 SLICEX internal 43)
	)
	(tile 126 9 INT_BRAM_X3Y75 INT_BRAM 1
		(primitive_site TIEOFF_X6Y150 TIEOFF internal 3)
	)
	(tile 126 10 INT_INTERFACE_X3Y75 INT_INTERFACE 0
	)
	(tile 126 11 NULL_X11Y82 NULL 0
	)
	(tile 126 12 INT_X4Y75 INT 1
		(primitive_site TIEOFF_X7Y150 TIEOFF internal 3)
	)
	(tile 126 13 CLEXL_X4Y75 CLEXL 2
		(primitive_site SLICE_X4Y73 SLICEL internal 45)
		(primitive_site SLICE_X5Y73 SLICEX internal 43)
	)
	(tile 126 14 INT_X5Y75 INT 1
		(primitive_site TIEOFF_X9Y150 TIEOFF internal 3)
	)
	(tile 126 15 CLEXM_X5Y75 CLEXM 2
		(primitive_site SLICE_X6Y73 SLICEM internal 50)
		(primitive_site SLICE_X7Y73 SLICEX internal 43)
	)
	(tile 126 16 INT_X6Y75 INT 1
		(primitive_site TIEOFF_X11Y150 TIEOFF internal 3)
	)
	(tile 126 17 CLEXL_X6Y75 CLEXL 2
		(primitive_site SLICE_X8Y73 SLICEL internal 45)
		(primitive_site SLICE_X9Y73 SLICEX internal 43)
	)
	(tile 126 18 INT_X7Y75 INT 1
		(primitive_site TIEOFF_X13Y150 TIEOFF internal 3)
	)
	(tile 126 19 CLEXM_X7Y75 CLEXM 2
		(primitive_site SLICE_X10Y73 SLICEM internal 50)
		(primitive_site SLICE_X11Y73 SLICEX internal 43)
	)
	(tile 126 20 INT_X8Y75 INT 1
		(primitive_site TIEOFF_X15Y150 TIEOFF internal 3)
	)
	(tile 126 21 INT_INTERFACE_X8Y75 INT_INTERFACE 0
	)
	(tile 126 22 NULL_X22Y82 NULL 0
	)
	(tile 126 23 INT_X9Y75 INT 1
		(primitive_site TIEOFF_X16Y150 TIEOFF internal 3)
	)
	(tile 126 24 CLEXL_X9Y75 CLEXL 2
		(primitive_site SLICE_X12Y73 SLICEL internal 45)
		(primitive_site SLICE_X13Y73 SLICEX internal 43)
	)
	(tile 126 25 INT_X10Y75 INT 1
		(primitive_site TIEOFF_X17Y150 TIEOFF internal 3)
	)
	(tile 126 26 CLEXM_X10Y75 CLEXM 2
		(primitive_site SLICE_X14Y73 SLICEM internal 50)
		(primitive_site SLICE_X15Y73 SLICEX internal 43)
	)
	(tile 126 27 INT_X11Y75 INT 1
		(primitive_site TIEOFF_X18Y150 TIEOFF internal 3)
	)
	(tile 126 28 CLEXL_X11Y75 CLEXL 2
		(primitive_site SLICE_X16Y73 SLICEL internal 45)
		(primitive_site SLICE_X17Y73 SLICEX internal 43)
	)
	(tile 126 29 INT_X12Y75 INT 1
		(primitive_site TIEOFF_X19Y150 TIEOFF internal 3)
	)
	(tile 126 30 CLEXM_X12Y75 CLEXM 2
		(primitive_site SLICE_X18Y73 SLICEM internal 50)
		(primitive_site SLICE_X19Y73 SLICEX internal 43)
	)
	(tile 126 31 INT_X13Y75 INT 1
		(primitive_site TIEOFF_X20Y150 TIEOFF internal 3)
	)
	(tile 126 32 CLEXL_X13Y75 CLEXL 2
		(primitive_site SLICE_X20Y73 SLICEL internal 45)
		(primitive_site SLICE_X21Y73 SLICEX internal 43)
	)
	(tile 126 33 INT_BRAM_X14Y75 INT_BRAM 1
		(primitive_site TIEOFF_X21Y150 TIEOFF internal 3)
	)
	(tile 126 34 INT_INTERFACE_X14Y75 INT_INTERFACE 0
	)
	(tile 126 35 NULL_X35Y82 NULL 0
	)
	(tile 126 36 INT_X15Y75 INT 1
		(primitive_site TIEOFF_X22Y150 TIEOFF internal 3)
	)
	(tile 126 37 CLEXM_X15Y75 CLEXM 2
		(primitive_site SLICE_X22Y73 SLICEM internal 50)
		(primitive_site SLICE_X23Y73 SLICEX internal 43)
	)
	(tile 126 38 INT_X16Y75 INT 1
		(primitive_site TIEOFF_X23Y150 TIEOFF internal 3)
	)
	(tile 126 39 CLEXL_X16Y75 CLEXL 2
		(primitive_site SLICE_X24Y73 SLICEL internal 45)
		(primitive_site SLICE_X25Y73 SLICEX internal 43)
	)
	(tile 126 40 INT_X17Y75 INT 1
		(primitive_site TIEOFF_X24Y150 TIEOFF internal 3)
	)
	(tile 126 41 CLEXM_X17Y75 CLEXM 2
		(primitive_site SLICE_X26Y73 SLICEM internal 50)
		(primitive_site SLICE_X27Y73 SLICEX internal 43)
	)
	(tile 126 42 INT_X18Y75 INT 1
		(primitive_site TIEOFF_X25Y150 TIEOFF internal 3)
	)
	(tile 126 43 CLEXL_X18Y75 CLEXL 2
		(primitive_site SLICE_X28Y73 SLICEL internal 45)
		(primitive_site SLICE_X29Y73 SLICEX internal 43)
	)
	(tile 126 44 INT_X19Y75 INT 1
		(primitive_site TIEOFF_X26Y150 TIEOFF internal 3)
	)
	(tile 126 45 CLEXM_X19Y75 CLEXM 2
		(primitive_site SLICE_X30Y73 SLICEM internal 50)
		(primitive_site SLICE_X31Y73 SLICEX internal 43)
	)
	(tile 126 46 INT_X20Y75 INT 1
		(primitive_site TIEOFF_X28Y150 TIEOFF internal 3)
	)
	(tile 126 47 CLEXL_X20Y75 CLEXL 2
		(primitive_site SLICE_X32Y73 SLICEL internal 45)
		(primitive_site SLICE_X33Y73 SLICEX internal 43)
	)
	(tile 126 48 NULL_X48Y82 NULL 0
	)
	(tile 126 49 REG_V_X20Y75 REG_V 0
	)
	(tile 126 50 INT_X21Y75 INT 1
		(primitive_site TIEOFF_X31Y150 TIEOFF internal 3)
	)
	(tile 126 51 CLEXM_X21Y75 CLEXM 2
		(primitive_site SLICE_X34Y73 SLICEM internal 50)
		(primitive_site SLICE_X35Y73 SLICEX internal 43)
	)
	(tile 126 52 INT_X22Y75 INT 1
		(primitive_site TIEOFF_X33Y150 TIEOFF internal 3)
	)
	(tile 126 53 CLEXL_X22Y75 CLEXL 2
		(primitive_site SLICE_X36Y73 SLICEL internal 45)
		(primitive_site SLICE_X37Y73 SLICEX internal 43)
	)
	(tile 126 54 INT_X23Y75 INT 1
		(primitive_site TIEOFF_X35Y150 TIEOFF internal 3)
	)
	(tile 126 55 CLEXM_X23Y75 CLEXM 2
		(primitive_site SLICE_X38Y73 SLICEM internal 50)
		(primitive_site SLICE_X39Y73 SLICEX internal 43)
	)
	(tile 126 56 INT_X24Y75 INT 1
		(primitive_site TIEOFF_X36Y150 TIEOFF internal 3)
	)
	(tile 126 57 CLEXL_X24Y75 CLEXL 2
		(primitive_site SLICE_X40Y73 SLICEL internal 45)
		(primitive_site SLICE_X41Y73 SLICEX internal 43)
	)
	(tile 126 58 INT_X25Y75 INT 1
		(primitive_site TIEOFF_X37Y150 TIEOFF internal 3)
	)
	(tile 126 59 CLEXM_X25Y75 CLEXM 2
		(primitive_site SLICE_X42Y73 SLICEM internal 50)
		(primitive_site SLICE_X43Y73 SLICEX internal 43)
	)
	(tile 126 60 INT_X26Y75 INT 1
		(primitive_site TIEOFF_X38Y150 TIEOFF internal 3)
	)
	(tile 126 61 CLEXL_X26Y75 CLEXL 2
		(primitive_site SLICE_X44Y73 SLICEL internal 45)
		(primitive_site SLICE_X45Y73 SLICEX internal 43)
	)
	(tile 126 62 INT_BRAM_X27Y75 INT_BRAM 1
		(primitive_site TIEOFF_X39Y150 TIEOFF internal 3)
	)
	(tile 126 63 INT_INTERFACE_X27Y75 INT_INTERFACE 0
	)
	(tile 126 64 NULL_X64Y82 NULL 0
	)
	(tile 126 65 INT_X28Y75 INT 1
		(primitive_site TIEOFF_X40Y150 TIEOFF internal 3)
	)
	(tile 126 66 CLEXL_X28Y75 CLEXL 2
		(primitive_site SLICE_X46Y73 SLICEL internal 45)
		(primitive_site SLICE_X47Y73 SLICEX internal 43)
	)
	(tile 126 67 INT_X29Y75 INT 1
		(primitive_site TIEOFF_X41Y150 TIEOFF internal 3)
	)
	(tile 126 68 CLEXM_X29Y75 CLEXM 2
		(primitive_site SLICE_X48Y73 SLICEM internal 50)
		(primitive_site SLICE_X49Y73 SLICEX internal 43)
	)
	(tile 126 69 INT_X30Y75 INT 1
		(primitive_site TIEOFF_X42Y150 TIEOFF internal 3)
	)
	(tile 126 70 CLEXL_X30Y75 CLEXL 2
		(primitive_site SLICE_X50Y73 SLICEL internal 45)
		(primitive_site SLICE_X51Y73 SLICEX internal 43)
	)
	(tile 126 71 INT_X31Y75 INT 1
		(primitive_site TIEOFF_X43Y150 TIEOFF internal 3)
	)
	(tile 126 72 CLEXM_X31Y75 CLEXM 2
		(primitive_site SLICE_X52Y73 SLICEM internal 50)
		(primitive_site SLICE_X53Y73 SLICEX internal 43)
	)
	(tile 126 73 INT_X32Y75 INT 1
		(primitive_site TIEOFF_X44Y150 TIEOFF internal 3)
	)
	(tile 126 74 CLEXL_X32Y75 CLEXL 2
		(primitive_site SLICE_X54Y73 SLICEL internal 45)
		(primitive_site SLICE_X55Y73 SLICEX internal 43)
	)
	(tile 126 75 INT_X33Y75 INT 1
		(primitive_site TIEOFF_X45Y150 TIEOFF internal 3)
	)
	(tile 126 76 INT_INTERFACE_X33Y75 INT_INTERFACE 0
	)
	(tile 126 77 NULL_X77Y82 NULL 0
	)
	(tile 126 78 INT_X34Y75 INT 1
		(primitive_site TIEOFF_X46Y150 TIEOFF internal 3)
	)
	(tile 126 79 CLEXM_X34Y75 CLEXM 2
		(primitive_site SLICE_X56Y73 SLICEM internal 50)
		(primitive_site SLICE_X57Y73 SLICEX internal 43)
	)
	(tile 126 80 INT_X35Y75 INT 1
		(primitive_site TIEOFF_X48Y150 TIEOFF internal 3)
	)
	(tile 126 81 CLEXL_X35Y75 CLEXL 2
		(primitive_site SLICE_X58Y73 SLICEL internal 45)
		(primitive_site SLICE_X59Y73 SLICEX internal 43)
	)
	(tile 126 82 INT_X36Y75 INT 1
		(primitive_site TIEOFF_X50Y150 TIEOFF internal 3)
	)
	(tile 126 83 INT_INTERFACE_X36Y75 INT_INTERFACE 0
	)
	(tile 126 84 NULL_X84Y82 NULL 0
	)
	(tile 126 85 INT_X37Y75 INT 1
		(primitive_site TIEOFF_X51Y150 TIEOFF internal 3)
	)
	(tile 126 86 CLEXM_X37Y75 CLEXM 2
		(primitive_site SLICE_X60Y73 SLICEM internal 50)
		(primitive_site SLICE_X61Y73 SLICEX internal 43)
	)
	(tile 126 87 INT_X38Y75 INT 1
		(primitive_site TIEOFF_X53Y150 TIEOFF internal 3)
	)
	(tile 126 88 CLEXL_X38Y75 CLEXL 2
		(primitive_site SLICE_X62Y73 SLICEL internal 45)
		(primitive_site SLICE_X63Y73 SLICEX internal 43)
	)
	(tile 126 89 INT_BRAM_X39Y75 INT_BRAM 1
		(primitive_site TIEOFF_X55Y150 TIEOFF internal 3)
	)
	(tile 126 90 INT_INTERFACE_X39Y75 INT_INTERFACE 0
	)
	(tile 126 91 NULL_X91Y82 NULL 0
	)
	(tile 126 92 INT_X40Y75 INT 1
		(primitive_site TIEOFF_X56Y150 TIEOFF internal 3)
	)
	(tile 126 93 CLEXM_X40Y75 CLEXM 2
		(primitive_site SLICE_X64Y73 SLICEM internal 50)
		(primitive_site SLICE_X65Y73 SLICEX internal 43)
	)
	(tile 126 94 INT_X41Y75 INT 1
		(primitive_site TIEOFF_X58Y150 TIEOFF internal 3)
	)
	(tile 126 95 CLEXL_X41Y75 CLEXL 2
		(primitive_site SLICE_X66Y73 SLICEL internal 45)
		(primitive_site SLICE_X67Y73 SLICEX internal 43)
	)
	(tile 126 96 IOI_INT_X42Y75 IOI_INT 1
		(primitive_site TIEOFF_X60Y150 TIEOFF internal 3)
	)
	(tile 126 97 RIOI_X42Y75 RIOI 7
		(primitive_site OLOGIC_X17Y72 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y72 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y72 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y73 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y73 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y73 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y150 TIEOFF internal 3)
	)
	(tile 126 98 MCB_INT_DQI_X42Y75 MCB_INT_DQI 1
		(primitive_site TIEOFF_X61Y151 TIEOFF internal 3)
	)
	(tile 126 99 IOI_RTERM_X99Y82 IOI_RTERM 0
	)
	(tile 126 100 RIOB_X42Y75 RIOB 2
		(primitive_site T22 IOBS bonded 8)
		(primitive_site T21 IOBM bonded 8)
	)
	(tile 127 0 EMP_LIOB_X0Y81 EMP_LIOB 0
	)
	(tile 127 1 IOI_LTERM_X1Y81 IOI_LTERM 0
	)
	(tile 127 2 INT_X0Y74 INT 1
		(primitive_site TIEOFF_X0Y148 TIEOFF internal 3)
	)
	(tile 127 3 INT_INTERFACE_X0Y74 INT_INTERFACE 0
	)
	(tile 127 4 NULL_X4Y81 NULL 0
	)
	(tile 127 5 INT_X1Y74 INT 1
		(primitive_site TIEOFF_X2Y148 TIEOFF internal 3)
	)
	(tile 127 6 CLEXL_X1Y74 CLEXL 2
		(primitive_site SLICE_X0Y72 SLICEL internal 45)
		(primitive_site SLICE_X1Y72 SLICEX internal 43)
	)
	(tile 127 7 INT_X2Y74 INT 1
		(primitive_site TIEOFF_X4Y148 TIEOFF internal 3)
	)
	(tile 127 8 CLEXM_X2Y74 CLEXM 2
		(primitive_site SLICE_X2Y72 SLICEM internal 50)
		(primitive_site SLICE_X3Y72 SLICEX internal 43)
	)
	(tile 127 9 INT_BRAM_X3Y74 INT_BRAM 1
		(primitive_site TIEOFF_X6Y148 TIEOFF internal 3)
	)
	(tile 127 10 INT_INTERFACE_X3Y74 INT_INTERFACE 0
	)
	(tile 127 11 NULL_X11Y81 NULL 0
	)
	(tile 127 12 INT_X4Y74 INT 1
		(primitive_site TIEOFF_X7Y148 TIEOFF internal 3)
	)
	(tile 127 13 CLEXL_X4Y74 CLEXL 2
		(primitive_site SLICE_X4Y72 SLICEL internal 45)
		(primitive_site SLICE_X5Y72 SLICEX internal 43)
	)
	(tile 127 14 INT_X5Y74 INT 1
		(primitive_site TIEOFF_X9Y148 TIEOFF internal 3)
	)
	(tile 127 15 CLEXM_X5Y74 CLEXM 2
		(primitive_site SLICE_X6Y72 SLICEM internal 50)
		(primitive_site SLICE_X7Y72 SLICEX internal 43)
	)
	(tile 127 16 INT_X6Y74 INT 1
		(primitive_site TIEOFF_X11Y148 TIEOFF internal 3)
	)
	(tile 127 17 CLEXL_X6Y74 CLEXL 2
		(primitive_site SLICE_X8Y72 SLICEL internal 45)
		(primitive_site SLICE_X9Y72 SLICEX internal 43)
	)
	(tile 127 18 INT_X7Y74 INT 1
		(primitive_site TIEOFF_X13Y148 TIEOFF internal 3)
	)
	(tile 127 19 CLEXM_X7Y74 CLEXM 2
		(primitive_site SLICE_X10Y72 SLICEM internal 50)
		(primitive_site SLICE_X11Y72 SLICEX internal 43)
	)
	(tile 127 20 INT_X8Y74 INT 1
		(primitive_site TIEOFF_X15Y148 TIEOFF internal 3)
	)
	(tile 127 21 INT_INTERFACE_X8Y74 INT_INTERFACE 0
	)
	(tile 127 22 NULL_X22Y81 NULL 0
	)
	(tile 127 23 INT_X9Y74 INT 1
		(primitive_site TIEOFF_X16Y148 TIEOFF internal 3)
	)
	(tile 127 24 CLEXL_X9Y74 CLEXL 2
		(primitive_site SLICE_X12Y72 SLICEL internal 45)
		(primitive_site SLICE_X13Y72 SLICEX internal 43)
	)
	(tile 127 25 INT_X10Y74 INT 1
		(primitive_site TIEOFF_X17Y148 TIEOFF internal 3)
	)
	(tile 127 26 CLEXM_X10Y74 CLEXM 2
		(primitive_site SLICE_X14Y72 SLICEM internal 50)
		(primitive_site SLICE_X15Y72 SLICEX internal 43)
	)
	(tile 127 27 INT_X11Y74 INT 1
		(primitive_site TIEOFF_X18Y148 TIEOFF internal 3)
	)
	(tile 127 28 CLEXL_X11Y74 CLEXL 2
		(primitive_site SLICE_X16Y72 SLICEL internal 45)
		(primitive_site SLICE_X17Y72 SLICEX internal 43)
	)
	(tile 127 29 INT_X12Y74 INT 1
		(primitive_site TIEOFF_X19Y148 TIEOFF internal 3)
	)
	(tile 127 30 CLEXM_X12Y74 CLEXM 2
		(primitive_site SLICE_X18Y72 SLICEM internal 50)
		(primitive_site SLICE_X19Y72 SLICEX internal 43)
	)
	(tile 127 31 INT_X13Y74 INT 1
		(primitive_site TIEOFF_X20Y148 TIEOFF internal 3)
	)
	(tile 127 32 CLEXL_X13Y74 CLEXL 2
		(primitive_site SLICE_X20Y72 SLICEL internal 45)
		(primitive_site SLICE_X21Y72 SLICEX internal 43)
	)
	(tile 127 33 INT_BRAM_X14Y74 INT_BRAM 1
		(primitive_site TIEOFF_X21Y148 TIEOFF internal 3)
	)
	(tile 127 34 INT_INTERFACE_X14Y74 INT_INTERFACE 0
	)
	(tile 127 35 NULL_X35Y81 NULL 0
	)
	(tile 127 36 INT_X15Y74 INT 1
		(primitive_site TIEOFF_X22Y148 TIEOFF internal 3)
	)
	(tile 127 37 CLEXM_X15Y74 CLEXM 2
		(primitive_site SLICE_X22Y72 SLICEM internal 50)
		(primitive_site SLICE_X23Y72 SLICEX internal 43)
	)
	(tile 127 38 INT_X16Y74 INT 1
		(primitive_site TIEOFF_X23Y148 TIEOFF internal 3)
	)
	(tile 127 39 CLEXL_X16Y74 CLEXL 2
		(primitive_site SLICE_X24Y72 SLICEL internal 45)
		(primitive_site SLICE_X25Y72 SLICEX internal 43)
	)
	(tile 127 40 INT_X17Y74 INT 1
		(primitive_site TIEOFF_X24Y148 TIEOFF internal 3)
	)
	(tile 127 41 CLEXM_X17Y74 CLEXM 2
		(primitive_site SLICE_X26Y72 SLICEM internal 50)
		(primitive_site SLICE_X27Y72 SLICEX internal 43)
	)
	(tile 127 42 INT_X18Y74 INT 1
		(primitive_site TIEOFF_X25Y148 TIEOFF internal 3)
	)
	(tile 127 43 CLEXL_X18Y74 CLEXL 2
		(primitive_site SLICE_X28Y72 SLICEL internal 45)
		(primitive_site SLICE_X29Y72 SLICEX internal 43)
	)
	(tile 127 44 INT_X19Y74 INT 1
		(primitive_site TIEOFF_X26Y148 TIEOFF internal 3)
	)
	(tile 127 45 CLEXM_X19Y74 CLEXM 2
		(primitive_site SLICE_X30Y72 SLICEM internal 50)
		(primitive_site SLICE_X31Y72 SLICEX internal 43)
	)
	(tile 127 46 INT_X20Y74 INT 1
		(primitive_site TIEOFF_X28Y148 TIEOFF internal 3)
	)
	(tile 127 47 CLEXL_X20Y74 CLEXL 2
		(primitive_site SLICE_X32Y72 SLICEL internal 45)
		(primitive_site SLICE_X33Y72 SLICEX internal 43)
	)
	(tile 127 48 NULL_X48Y81 NULL 0
	)
	(tile 127 49 REG_V_X20Y74 REG_V 0
	)
	(tile 127 50 INT_X21Y74 INT 1
		(primitive_site TIEOFF_X31Y148 TIEOFF internal 3)
	)
	(tile 127 51 CLEXM_X21Y74 CLEXM 2
		(primitive_site SLICE_X34Y72 SLICEM internal 50)
		(primitive_site SLICE_X35Y72 SLICEX internal 43)
	)
	(tile 127 52 INT_X22Y74 INT 1
		(primitive_site TIEOFF_X33Y148 TIEOFF internal 3)
	)
	(tile 127 53 CLEXL_X22Y74 CLEXL 2
		(primitive_site SLICE_X36Y72 SLICEL internal 45)
		(primitive_site SLICE_X37Y72 SLICEX internal 43)
	)
	(tile 127 54 INT_X23Y74 INT 1
		(primitive_site TIEOFF_X35Y148 TIEOFF internal 3)
	)
	(tile 127 55 CLEXM_X23Y74 CLEXM 2
		(primitive_site SLICE_X38Y72 SLICEM internal 50)
		(primitive_site SLICE_X39Y72 SLICEX internal 43)
	)
	(tile 127 56 INT_X24Y74 INT 1
		(primitive_site TIEOFF_X36Y148 TIEOFF internal 3)
	)
	(tile 127 57 CLEXL_X24Y74 CLEXL 2
		(primitive_site SLICE_X40Y72 SLICEL internal 45)
		(primitive_site SLICE_X41Y72 SLICEX internal 43)
	)
	(tile 127 58 INT_X25Y74 INT 1
		(primitive_site TIEOFF_X37Y148 TIEOFF internal 3)
	)
	(tile 127 59 CLEXM_X25Y74 CLEXM 2
		(primitive_site SLICE_X42Y72 SLICEM internal 50)
		(primitive_site SLICE_X43Y72 SLICEX internal 43)
	)
	(tile 127 60 INT_X26Y74 INT 1
		(primitive_site TIEOFF_X38Y148 TIEOFF internal 3)
	)
	(tile 127 61 CLEXL_X26Y74 CLEXL 2
		(primitive_site SLICE_X44Y72 SLICEL internal 45)
		(primitive_site SLICE_X45Y72 SLICEX internal 43)
	)
	(tile 127 62 INT_BRAM_X27Y74 INT_BRAM 1
		(primitive_site TIEOFF_X39Y148 TIEOFF internal 3)
	)
	(tile 127 63 INT_INTERFACE_X27Y74 INT_INTERFACE 0
	)
	(tile 127 64 NULL_X64Y81 NULL 0
	)
	(tile 127 65 INT_X28Y74 INT 1
		(primitive_site TIEOFF_X40Y148 TIEOFF internal 3)
	)
	(tile 127 66 CLEXL_X28Y74 CLEXL 2
		(primitive_site SLICE_X46Y72 SLICEL internal 45)
		(primitive_site SLICE_X47Y72 SLICEX internal 43)
	)
	(tile 127 67 INT_X29Y74 INT 1
		(primitive_site TIEOFF_X41Y148 TIEOFF internal 3)
	)
	(tile 127 68 CLEXM_X29Y74 CLEXM 2
		(primitive_site SLICE_X48Y72 SLICEM internal 50)
		(primitive_site SLICE_X49Y72 SLICEX internal 43)
	)
	(tile 127 69 INT_X30Y74 INT 1
		(primitive_site TIEOFF_X42Y148 TIEOFF internal 3)
	)
	(tile 127 70 CLEXL_X30Y74 CLEXL 2
		(primitive_site SLICE_X50Y72 SLICEL internal 45)
		(primitive_site SLICE_X51Y72 SLICEX internal 43)
	)
	(tile 127 71 INT_X31Y74 INT 1
		(primitive_site TIEOFF_X43Y148 TIEOFF internal 3)
	)
	(tile 127 72 CLEXM_X31Y74 CLEXM 2
		(primitive_site SLICE_X52Y72 SLICEM internal 50)
		(primitive_site SLICE_X53Y72 SLICEX internal 43)
	)
	(tile 127 73 INT_X32Y74 INT 1
		(primitive_site TIEOFF_X44Y148 TIEOFF internal 3)
	)
	(tile 127 74 CLEXL_X32Y74 CLEXL 2
		(primitive_site SLICE_X54Y72 SLICEL internal 45)
		(primitive_site SLICE_X55Y72 SLICEX internal 43)
	)
	(tile 127 75 INT_X33Y74 INT 1
		(primitive_site TIEOFF_X45Y148 TIEOFF internal 3)
	)
	(tile 127 76 INT_INTERFACE_X33Y74 INT_INTERFACE 0
	)
	(tile 127 77 NULL_X77Y81 NULL 0
	)
	(tile 127 78 INT_X34Y74 INT 1
		(primitive_site TIEOFF_X46Y148 TIEOFF internal 3)
	)
	(tile 127 79 CLEXM_X34Y74 CLEXM 2
		(primitive_site SLICE_X56Y72 SLICEM internal 50)
		(primitive_site SLICE_X57Y72 SLICEX internal 43)
	)
	(tile 127 80 INT_X35Y74 INT 1
		(primitive_site TIEOFF_X48Y148 TIEOFF internal 3)
	)
	(tile 127 81 CLEXL_X35Y74 CLEXL 2
		(primitive_site SLICE_X58Y72 SLICEL internal 45)
		(primitive_site SLICE_X59Y72 SLICEX internal 43)
	)
	(tile 127 82 INT_X36Y74 INT 1
		(primitive_site TIEOFF_X50Y148 TIEOFF internal 3)
	)
	(tile 127 83 INT_INTERFACE_X36Y74 INT_INTERFACE 0
	)
	(tile 127 84 NULL_X84Y81 NULL 0
	)
	(tile 127 85 INT_X37Y74 INT 1
		(primitive_site TIEOFF_X51Y148 TIEOFF internal 3)
	)
	(tile 127 86 CLEXM_X37Y74 CLEXM 2
		(primitive_site SLICE_X60Y72 SLICEM internal 50)
		(primitive_site SLICE_X61Y72 SLICEX internal 43)
	)
	(tile 127 87 INT_X38Y74 INT 1
		(primitive_site TIEOFF_X53Y148 TIEOFF internal 3)
	)
	(tile 127 88 CLEXL_X38Y74 CLEXL 2
		(primitive_site SLICE_X62Y72 SLICEL internal 45)
		(primitive_site SLICE_X63Y72 SLICEX internal 43)
	)
	(tile 127 89 INT_BRAM_X39Y74 INT_BRAM 1
		(primitive_site TIEOFF_X55Y148 TIEOFF internal 3)
	)
	(tile 127 90 INT_INTERFACE_X39Y74 INT_INTERFACE 0
	)
	(tile 127 91 NULL_X91Y81 NULL 0
	)
	(tile 127 92 INT_X40Y74 INT 1
		(primitive_site TIEOFF_X56Y148 TIEOFF internal 3)
	)
	(tile 127 93 CLEXM_X40Y74 CLEXM 2
		(primitive_site SLICE_X64Y72 SLICEM internal 50)
		(primitive_site SLICE_X65Y72 SLICEX internal 43)
	)
	(tile 127 94 INT_X41Y74 INT 1
		(primitive_site TIEOFF_X58Y148 TIEOFF internal 3)
	)
	(tile 127 95 CLEXL_X41Y74 CLEXL 2
		(primitive_site SLICE_X66Y72 SLICEL internal 45)
		(primitive_site SLICE_X67Y72 SLICEX internal 43)
	)
	(tile 127 96 INT_X42Y74 INT 1
		(primitive_site TIEOFF_X60Y148 TIEOFF internal 3)
	)
	(tile 127 97 INT_INTERFACE_X42Y74 INT_INTERFACE 0
	)
	(tile 127 98 NULL_X98Y81 NULL 0
	)
	(tile 127 99 IOI_RTERM_X99Y81 IOI_RTERM 0
	)
	(tile 127 100 EMP_RIOB_X42Y74 EMP_RIOB 0
	)
	(tile 128 0 EMP_LIOB_X0Y80 EMP_LIOB 0
	)
	(tile 128 1 IOI_LTERM_X1Y80 IOI_LTERM 0
	)
	(tile 128 2 INT_X0Y73 INT 1
		(primitive_site TIEOFF_X0Y146 TIEOFF internal 3)
	)
	(tile 128 3 INT_INTERFACE_X0Y73 INT_INTERFACE 0
	)
	(tile 128 4 MCB_MUI4_X0Y73 MCB_MUI4 0
	)
	(tile 128 5 INT_X1Y73 INT 1
		(primitive_site TIEOFF_X2Y146 TIEOFF internal 3)
	)
	(tile 128 6 CLEXL_X1Y73 CLEXL 2
		(primitive_site SLICE_X0Y71 SLICEL internal 45)
		(primitive_site SLICE_X1Y71 SLICEX internal 43)
	)
	(tile 128 7 INT_X2Y73 INT 1
		(primitive_site TIEOFF_X4Y146 TIEOFF internal 3)
	)
	(tile 128 8 CLEXM_X2Y73 CLEXM 2
		(primitive_site SLICE_X2Y71 SLICEM internal 50)
		(primitive_site SLICE_X3Y71 SLICEX internal 43)
	)
	(tile 128 9 INT_BRAM_X3Y73 INT_BRAM 1
		(primitive_site TIEOFF_X6Y146 TIEOFF internal 3)
	)
	(tile 128 10 INT_INTERFACE_X3Y73 INT_INTERFACE 0
	)
	(tile 128 11 NULL_X11Y80 NULL 0
	)
	(tile 128 12 INT_X4Y73 INT 1
		(primitive_site TIEOFF_X7Y146 TIEOFF internal 3)
	)
	(tile 128 13 CLEXL_X4Y73 CLEXL 2
		(primitive_site SLICE_X4Y71 SLICEL internal 45)
		(primitive_site SLICE_X5Y71 SLICEX internal 43)
	)
	(tile 128 14 INT_X5Y73 INT 1
		(primitive_site TIEOFF_X9Y146 TIEOFF internal 3)
	)
	(tile 128 15 CLEXM_X5Y73 CLEXM 2
		(primitive_site SLICE_X6Y71 SLICEM internal 50)
		(primitive_site SLICE_X7Y71 SLICEX internal 43)
	)
	(tile 128 16 INT_X6Y73 INT 1
		(primitive_site TIEOFF_X11Y146 TIEOFF internal 3)
	)
	(tile 128 17 CLEXL_X6Y73 CLEXL 2
		(primitive_site SLICE_X8Y71 SLICEL internal 45)
		(primitive_site SLICE_X9Y71 SLICEX internal 43)
	)
	(tile 128 18 INT_X7Y73 INT 1
		(primitive_site TIEOFF_X13Y146 TIEOFF internal 3)
	)
	(tile 128 19 CLEXM_X7Y73 CLEXM 2
		(primitive_site SLICE_X10Y71 SLICEM internal 50)
		(primitive_site SLICE_X11Y71 SLICEX internal 43)
	)
	(tile 128 20 INT_X8Y73 INT 1
		(primitive_site TIEOFF_X15Y146 TIEOFF internal 3)
	)
	(tile 128 21 INT_INTERFACE_X8Y73 INT_INTERFACE 0
	)
	(tile 128 22 NULL_X22Y80 NULL 0
	)
	(tile 128 23 INT_X9Y73 INT 1
		(primitive_site TIEOFF_X16Y146 TIEOFF internal 3)
	)
	(tile 128 24 CLEXL_X9Y73 CLEXL 2
		(primitive_site SLICE_X12Y71 SLICEL internal 45)
		(primitive_site SLICE_X13Y71 SLICEX internal 43)
	)
	(tile 128 25 INT_X10Y73 INT 1
		(primitive_site TIEOFF_X17Y146 TIEOFF internal 3)
	)
	(tile 128 26 CLEXM_X10Y73 CLEXM 2
		(primitive_site SLICE_X14Y71 SLICEM internal 50)
		(primitive_site SLICE_X15Y71 SLICEX internal 43)
	)
	(tile 128 27 INT_X11Y73 INT 1
		(primitive_site TIEOFF_X18Y146 TIEOFF internal 3)
	)
	(tile 128 28 CLEXL_X11Y73 CLEXL 2
		(primitive_site SLICE_X16Y71 SLICEL internal 45)
		(primitive_site SLICE_X17Y71 SLICEX internal 43)
	)
	(tile 128 29 INT_X12Y73 INT 1
		(primitive_site TIEOFF_X19Y146 TIEOFF internal 3)
	)
	(tile 128 30 CLEXM_X12Y73 CLEXM 2
		(primitive_site SLICE_X18Y71 SLICEM internal 50)
		(primitive_site SLICE_X19Y71 SLICEX internal 43)
	)
	(tile 128 31 INT_X13Y73 INT 1
		(primitive_site TIEOFF_X20Y146 TIEOFF internal 3)
	)
	(tile 128 32 CLEXL_X13Y73 CLEXL 2
		(primitive_site SLICE_X20Y71 SLICEL internal 45)
		(primitive_site SLICE_X21Y71 SLICEX internal 43)
	)
	(tile 128 33 INT_BRAM_X14Y73 INT_BRAM 1
		(primitive_site TIEOFF_X21Y146 TIEOFF internal 3)
	)
	(tile 128 34 INT_INTERFACE_X14Y73 INT_INTERFACE 0
	)
	(tile 128 35 NULL_X35Y80 NULL 0
	)
	(tile 128 36 INT_X15Y73 INT 1
		(primitive_site TIEOFF_X22Y146 TIEOFF internal 3)
	)
	(tile 128 37 CLEXM_X15Y73 CLEXM 2
		(primitive_site SLICE_X22Y71 SLICEM internal 50)
		(primitive_site SLICE_X23Y71 SLICEX internal 43)
	)
	(tile 128 38 INT_X16Y73 INT 1
		(primitive_site TIEOFF_X23Y146 TIEOFF internal 3)
	)
	(tile 128 39 CLEXL_X16Y73 CLEXL 2
		(primitive_site SLICE_X24Y71 SLICEL internal 45)
		(primitive_site SLICE_X25Y71 SLICEX internal 43)
	)
	(tile 128 40 INT_X17Y73 INT 1
		(primitive_site TIEOFF_X24Y146 TIEOFF internal 3)
	)
	(tile 128 41 CLEXM_X17Y73 CLEXM 2
		(primitive_site SLICE_X26Y71 SLICEM internal 50)
		(primitive_site SLICE_X27Y71 SLICEX internal 43)
	)
	(tile 128 42 INT_X18Y73 INT 1
		(primitive_site TIEOFF_X25Y146 TIEOFF internal 3)
	)
	(tile 128 43 CLEXL_X18Y73 CLEXL 2
		(primitive_site SLICE_X28Y71 SLICEL internal 45)
		(primitive_site SLICE_X29Y71 SLICEX internal 43)
	)
	(tile 128 44 INT_X19Y73 INT 1
		(primitive_site TIEOFF_X26Y146 TIEOFF internal 3)
	)
	(tile 128 45 CLEXM_X19Y73 CLEXM 2
		(primitive_site SLICE_X30Y71 SLICEM internal 50)
		(primitive_site SLICE_X31Y71 SLICEX internal 43)
	)
	(tile 128 46 INT_X20Y73 INT 1
		(primitive_site TIEOFF_X28Y146 TIEOFF internal 3)
	)
	(tile 128 47 CLEXL_X20Y73 CLEXL 2
		(primitive_site SLICE_X32Y71 SLICEL internal 45)
		(primitive_site SLICE_X33Y71 SLICEX internal 43)
	)
	(tile 128 48 NULL_X48Y80 NULL 0
	)
	(tile 128 49 REG_V_X20Y73 REG_V 0
	)
	(tile 128 50 INT_X21Y73 INT 1
		(primitive_site TIEOFF_X31Y146 TIEOFF internal 3)
	)
	(tile 128 51 CLEXM_X21Y73 CLEXM 2
		(primitive_site SLICE_X34Y71 SLICEM internal 50)
		(primitive_site SLICE_X35Y71 SLICEX internal 43)
	)
	(tile 128 52 INT_X22Y73 INT 1
		(primitive_site TIEOFF_X33Y146 TIEOFF internal 3)
	)
	(tile 128 53 CLEXL_X22Y73 CLEXL 2
		(primitive_site SLICE_X36Y71 SLICEL internal 45)
		(primitive_site SLICE_X37Y71 SLICEX internal 43)
	)
	(tile 128 54 INT_X23Y73 INT 1
		(primitive_site TIEOFF_X35Y146 TIEOFF internal 3)
	)
	(tile 128 55 CLEXM_X23Y73 CLEXM 2
		(primitive_site SLICE_X38Y71 SLICEM internal 50)
		(primitive_site SLICE_X39Y71 SLICEX internal 43)
	)
	(tile 128 56 INT_X24Y73 INT 1
		(primitive_site TIEOFF_X36Y146 TIEOFF internal 3)
	)
	(tile 128 57 CLEXL_X24Y73 CLEXL 2
		(primitive_site SLICE_X40Y71 SLICEL internal 45)
		(primitive_site SLICE_X41Y71 SLICEX internal 43)
	)
	(tile 128 58 INT_X25Y73 INT 1
		(primitive_site TIEOFF_X37Y146 TIEOFF internal 3)
	)
	(tile 128 59 CLEXM_X25Y73 CLEXM 2
		(primitive_site SLICE_X42Y71 SLICEM internal 50)
		(primitive_site SLICE_X43Y71 SLICEX internal 43)
	)
	(tile 128 60 INT_X26Y73 INT 1
		(primitive_site TIEOFF_X38Y146 TIEOFF internal 3)
	)
	(tile 128 61 CLEXL_X26Y73 CLEXL 2
		(primitive_site SLICE_X44Y71 SLICEL internal 45)
		(primitive_site SLICE_X45Y71 SLICEX internal 43)
	)
	(tile 128 62 INT_BRAM_X27Y73 INT_BRAM 1
		(primitive_site TIEOFF_X39Y146 TIEOFF internal 3)
	)
	(tile 128 63 INT_INTERFACE_X27Y73 INT_INTERFACE 0
	)
	(tile 128 64 NULL_X64Y80 NULL 0
	)
	(tile 128 65 INT_X28Y73 INT 1
		(primitive_site TIEOFF_X40Y146 TIEOFF internal 3)
	)
	(tile 128 66 CLEXL_X28Y73 CLEXL 2
		(primitive_site SLICE_X46Y71 SLICEL internal 45)
		(primitive_site SLICE_X47Y71 SLICEX internal 43)
	)
	(tile 128 67 INT_X29Y73 INT 1
		(primitive_site TIEOFF_X41Y146 TIEOFF internal 3)
	)
	(tile 128 68 CLEXM_X29Y73 CLEXM 2
		(primitive_site SLICE_X48Y71 SLICEM internal 50)
		(primitive_site SLICE_X49Y71 SLICEX internal 43)
	)
	(tile 128 69 INT_X30Y73 INT 1
		(primitive_site TIEOFF_X42Y146 TIEOFF internal 3)
	)
	(tile 128 70 CLEXL_X30Y73 CLEXL 2
		(primitive_site SLICE_X50Y71 SLICEL internal 45)
		(primitive_site SLICE_X51Y71 SLICEX internal 43)
	)
	(tile 128 71 INT_X31Y73 INT 1
		(primitive_site TIEOFF_X43Y146 TIEOFF internal 3)
	)
	(tile 128 72 CLEXM_X31Y73 CLEXM 2
		(primitive_site SLICE_X52Y71 SLICEM internal 50)
		(primitive_site SLICE_X53Y71 SLICEX internal 43)
	)
	(tile 128 73 INT_X32Y73 INT 1
		(primitive_site TIEOFF_X44Y146 TIEOFF internal 3)
	)
	(tile 128 74 CLEXL_X32Y73 CLEXL 2
		(primitive_site SLICE_X54Y71 SLICEL internal 45)
		(primitive_site SLICE_X55Y71 SLICEX internal 43)
	)
	(tile 128 75 INT_X33Y73 INT 1
		(primitive_site TIEOFF_X45Y146 TIEOFF internal 3)
	)
	(tile 128 76 INT_INTERFACE_X33Y73 INT_INTERFACE 0
	)
	(tile 128 77 NULL_X77Y80 NULL 0
	)
	(tile 128 78 INT_X34Y73 INT 1
		(primitive_site TIEOFF_X46Y146 TIEOFF internal 3)
	)
	(tile 128 79 CLEXM_X34Y73 CLEXM 2
		(primitive_site SLICE_X56Y71 SLICEM internal 50)
		(primitive_site SLICE_X57Y71 SLICEX internal 43)
	)
	(tile 128 80 INT_X35Y73 INT 1
		(primitive_site TIEOFF_X48Y146 TIEOFF internal 3)
	)
	(tile 128 81 CLEXL_X35Y73 CLEXL 2
		(primitive_site SLICE_X58Y71 SLICEL internal 45)
		(primitive_site SLICE_X59Y71 SLICEX internal 43)
	)
	(tile 128 82 INT_X36Y73 INT 1
		(primitive_site TIEOFF_X50Y146 TIEOFF internal 3)
	)
	(tile 128 83 INT_INTERFACE_X36Y73 INT_INTERFACE 0
	)
	(tile 128 84 NULL_X84Y80 NULL 0
	)
	(tile 128 85 INT_X37Y73 INT 1
		(primitive_site TIEOFF_X51Y146 TIEOFF internal 3)
	)
	(tile 128 86 CLEXM_X37Y73 CLEXM 2
		(primitive_site SLICE_X60Y71 SLICEM internal 50)
		(primitive_site SLICE_X61Y71 SLICEX internal 43)
	)
	(tile 128 87 INT_X38Y73 INT 1
		(primitive_site TIEOFF_X53Y146 TIEOFF internal 3)
	)
	(tile 128 88 CLEXL_X38Y73 CLEXL 2
		(primitive_site SLICE_X62Y71 SLICEL internal 45)
		(primitive_site SLICE_X63Y71 SLICEX internal 43)
	)
	(tile 128 89 INT_BRAM_X39Y73 INT_BRAM 1
		(primitive_site TIEOFF_X55Y146 TIEOFF internal 3)
	)
	(tile 128 90 INT_INTERFACE_X39Y73 INT_INTERFACE 0
	)
	(tile 128 91 NULL_X91Y80 NULL 0
	)
	(tile 128 92 INT_X40Y73 INT 1
		(primitive_site TIEOFF_X56Y146 TIEOFF internal 3)
	)
	(tile 128 93 CLEXM_X40Y73 CLEXM 2
		(primitive_site SLICE_X64Y71 SLICEM internal 50)
		(primitive_site SLICE_X65Y71 SLICEX internal 43)
	)
	(tile 128 94 INT_X41Y73 INT 1
		(primitive_site TIEOFF_X58Y146 TIEOFF internal 3)
	)
	(tile 128 95 CLEXL_X41Y73 CLEXL 2
		(primitive_site SLICE_X66Y71 SLICEL internal 45)
		(primitive_site SLICE_X67Y71 SLICEX internal 43)
	)
	(tile 128 96 INT_X42Y73 INT 1
		(primitive_site TIEOFF_X60Y146 TIEOFF internal 3)
	)
	(tile 128 97 INT_INTERFACE_X42Y73 INT_INTERFACE 0
	)
	(tile 128 98 MCB_MUI4_X42Y73 MCB_MUI4 0
	)
	(tile 128 99 IOI_RTERM_X99Y80 IOI_RTERM 0
	)
	(tile 128 100 EMP_RIOB_X42Y73 EMP_RIOB 0
	)
	(tile 129 0 LIOB_X0Y72 LIOB 2
		(primitive_site U3 IOBM bonded 8)
		(primitive_site U1 IOBS bonded 8)
	)
	(tile 129 1 IOI_LTERM_X1Y79 IOI_LTERM 0
	)
	(tile 129 2 LIOI_INT_X0Y72 LIOI_INT 1
		(primitive_site TIEOFF_X0Y144 TIEOFF internal 3)
	)
	(tile 129 3 LIOI_X0Y72 LIOI 7
		(primitive_site OLOGIC_X0Y70 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y70 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y70 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y71 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y71 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y71 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y144 TIEOFF internal 3)
	)
	(tile 129 4 MCB_INT_BOT_X0Y72 MCB_INT_BOT 0
	)
	(tile 129 5 INT_X1Y72 INT 1
		(primitive_site TIEOFF_X2Y144 TIEOFF internal 3)
	)
	(tile 129 6 CLEXL_X1Y72 CLEXL 2
		(primitive_site SLICE_X0Y70 SLICEL internal 45)
		(primitive_site SLICE_X1Y70 SLICEX internal 43)
	)
	(tile 129 7 INT_X2Y72 INT 1
		(primitive_site TIEOFF_X4Y144 TIEOFF internal 3)
	)
	(tile 129 8 CLEXM_X2Y72 CLEXM 2
		(primitive_site SLICE_X2Y70 SLICEM internal 50)
		(primitive_site SLICE_X3Y70 SLICEX internal 43)
	)
	(tile 129 9 INT_BRAM_X3Y72 INT_BRAM 1
		(primitive_site TIEOFF_X6Y144 TIEOFF internal 3)
	)
	(tile 129 10 INT_INTERFACE_X3Y72 INT_INTERFACE 0
	)
	(tile 129 11 BRAMSITE2_X3Y72 BRAMSITE2 3
		(primitive_site RAMB16_X0Y36 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y36 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y37 RAMB8BWER internal 110)
	)
	(tile 129 12 INT_X4Y72 INT 1
		(primitive_site TIEOFF_X7Y144 TIEOFF internal 3)
	)
	(tile 129 13 CLEXL_X4Y72 CLEXL 2
		(primitive_site SLICE_X4Y70 SLICEL internal 45)
		(primitive_site SLICE_X5Y70 SLICEX internal 43)
	)
	(tile 129 14 INT_X5Y72 INT 1
		(primitive_site TIEOFF_X9Y144 TIEOFF internal 3)
	)
	(tile 129 15 CLEXM_X5Y72 CLEXM 2
		(primitive_site SLICE_X6Y70 SLICEM internal 50)
		(primitive_site SLICE_X7Y70 SLICEX internal 43)
	)
	(tile 129 16 INT_X6Y72 INT 1
		(primitive_site TIEOFF_X11Y144 TIEOFF internal 3)
	)
	(tile 129 17 CLEXL_X6Y72 CLEXL 2
		(primitive_site SLICE_X8Y70 SLICEL internal 45)
		(primitive_site SLICE_X9Y70 SLICEX internal 43)
	)
	(tile 129 18 INT_X7Y72 INT 1
		(primitive_site TIEOFF_X13Y144 TIEOFF internal 3)
	)
	(tile 129 19 CLEXM_X7Y72 CLEXM 2
		(primitive_site SLICE_X10Y70 SLICEM internal 50)
		(primitive_site SLICE_X11Y70 SLICEX internal 43)
	)
	(tile 129 20 INT_X8Y72 INT 1
		(primitive_site TIEOFF_X15Y144 TIEOFF internal 3)
	)
	(tile 129 21 INT_INTERFACE_X8Y72 INT_INTERFACE 0
	)
	(tile 129 22 MACCSITE2_X8Y72 MACCSITE2 1
		(primitive_site DSP48_X0Y18 DSP48A1 internal 346)
	)
	(tile 129 23 INT_X9Y72 INT 1
		(primitive_site TIEOFF_X16Y144 TIEOFF internal 3)
	)
	(tile 129 24 CLEXL_X9Y72 CLEXL 2
		(primitive_site SLICE_X12Y70 SLICEL internal 45)
		(primitive_site SLICE_X13Y70 SLICEX internal 43)
	)
	(tile 129 25 INT_X10Y72 INT 1
		(primitive_site TIEOFF_X17Y144 TIEOFF internal 3)
	)
	(tile 129 26 CLEXM_X10Y72 CLEXM 2
		(primitive_site SLICE_X14Y70 SLICEM internal 50)
		(primitive_site SLICE_X15Y70 SLICEX internal 43)
	)
	(tile 129 27 INT_X11Y72 INT 1
		(primitive_site TIEOFF_X18Y144 TIEOFF internal 3)
	)
	(tile 129 28 CLEXL_X11Y72 CLEXL 2
		(primitive_site SLICE_X16Y70 SLICEL internal 45)
		(primitive_site SLICE_X17Y70 SLICEX internal 43)
	)
	(tile 129 29 INT_X12Y72 INT 1
		(primitive_site TIEOFF_X19Y144 TIEOFF internal 3)
	)
	(tile 129 30 CLEXM_X12Y72 CLEXM 2
		(primitive_site SLICE_X18Y70 SLICEM internal 50)
		(primitive_site SLICE_X19Y70 SLICEX internal 43)
	)
	(tile 129 31 INT_X13Y72 INT 1
		(primitive_site TIEOFF_X20Y144 TIEOFF internal 3)
	)
	(tile 129 32 CLEXL_X13Y72 CLEXL 2
		(primitive_site SLICE_X20Y70 SLICEL internal 45)
		(primitive_site SLICE_X21Y70 SLICEX internal 43)
	)
	(tile 129 33 INT_BRAM_X14Y72 INT_BRAM 1
		(primitive_site TIEOFF_X21Y144 TIEOFF internal 3)
	)
	(tile 129 34 INT_INTERFACE_X14Y72 INT_INTERFACE 0
	)
	(tile 129 35 BRAMSITE2_X14Y72 BRAMSITE2 3
		(primitive_site RAMB16_X1Y36 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y36 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y37 RAMB8BWER internal 110)
	)
	(tile 129 36 INT_X15Y72 INT 1
		(primitive_site TIEOFF_X22Y144 TIEOFF internal 3)
	)
	(tile 129 37 CLEXM_X15Y72 CLEXM 2
		(primitive_site SLICE_X22Y70 SLICEM internal 50)
		(primitive_site SLICE_X23Y70 SLICEX internal 43)
	)
	(tile 129 38 INT_X16Y72 INT 1
		(primitive_site TIEOFF_X23Y144 TIEOFF internal 3)
	)
	(tile 129 39 CLEXL_X16Y72 CLEXL 2
		(primitive_site SLICE_X24Y70 SLICEL internal 45)
		(primitive_site SLICE_X25Y70 SLICEX internal 43)
	)
	(tile 129 40 INT_X17Y72 INT 1
		(primitive_site TIEOFF_X24Y144 TIEOFF internal 3)
	)
	(tile 129 41 CLEXM_X17Y72 CLEXM 2
		(primitive_site SLICE_X26Y70 SLICEM internal 50)
		(primitive_site SLICE_X27Y70 SLICEX internal 43)
	)
	(tile 129 42 INT_X18Y72 INT 1
		(primitive_site TIEOFF_X25Y144 TIEOFF internal 3)
	)
	(tile 129 43 CLEXL_X18Y72 CLEXL 2
		(primitive_site SLICE_X28Y70 SLICEL internal 45)
		(primitive_site SLICE_X29Y70 SLICEX internal 43)
	)
	(tile 129 44 INT_X19Y72 INT 1
		(primitive_site TIEOFF_X26Y144 TIEOFF internal 3)
	)
	(tile 129 45 CLEXM_X19Y72 CLEXM 2
		(primitive_site SLICE_X30Y70 SLICEM internal 50)
		(primitive_site SLICE_X31Y70 SLICEX internal 43)
	)
	(tile 129 46 IOI_INT_X20Y72 IOI_INT 1
		(primitive_site TIEOFF_X28Y144 TIEOFF internal 3)
	)
	(tile 129 47 INT_INTERFACE_IOI_X20Y72 INT_INTERFACE_IOI 0
	)
	(tile 129 48 CMT_DCM2_BOT_X20Y72 CMT_DCM2_BOT 2
		(primitive_site DCM_X0Y5 DCM internal 46)
		(primitive_site DCM_X0Y4 DCM internal 46)
	)
	(tile 129 49 REG_V_X20Y72 REG_V 0
	)
	(tile 129 50 INT_X21Y72 INT 1
		(primitive_site TIEOFF_X31Y144 TIEOFF internal 3)
	)
	(tile 129 51 CLEXM_X21Y72 CLEXM 2
		(primitive_site SLICE_X34Y70 SLICEM internal 50)
		(primitive_site SLICE_X35Y70 SLICEX internal 43)
	)
	(tile 129 52 INT_X22Y72 INT 1
		(primitive_site TIEOFF_X33Y144 TIEOFF internal 3)
	)
	(tile 129 53 CLEXL_X22Y72 CLEXL 2
		(primitive_site SLICE_X36Y70 SLICEL internal 45)
		(primitive_site SLICE_X37Y70 SLICEX internal 43)
	)
	(tile 129 54 INT_X23Y72 INT 1
		(primitive_site TIEOFF_X35Y144 TIEOFF internal 3)
	)
	(tile 129 55 CLEXM_X23Y72 CLEXM 2
		(primitive_site SLICE_X38Y70 SLICEM internal 50)
		(primitive_site SLICE_X39Y70 SLICEX internal 43)
	)
	(tile 129 56 INT_X24Y72 INT 1
		(primitive_site TIEOFF_X36Y144 TIEOFF internal 3)
	)
	(tile 129 57 CLEXL_X24Y72 CLEXL 2
		(primitive_site SLICE_X40Y70 SLICEL internal 45)
		(primitive_site SLICE_X41Y70 SLICEX internal 43)
	)
	(tile 129 58 INT_X25Y72 INT 1
		(primitive_site TIEOFF_X37Y144 TIEOFF internal 3)
	)
	(tile 129 59 CLEXM_X25Y72 CLEXM 2
		(primitive_site SLICE_X42Y70 SLICEM internal 50)
		(primitive_site SLICE_X43Y70 SLICEX internal 43)
	)
	(tile 129 60 INT_X26Y72 INT 1
		(primitive_site TIEOFF_X38Y144 TIEOFF internal 3)
	)
	(tile 129 61 CLEXL_X26Y72 CLEXL 2
		(primitive_site SLICE_X44Y70 SLICEL internal 45)
		(primitive_site SLICE_X45Y70 SLICEX internal 43)
	)
	(tile 129 62 INT_BRAM_X27Y72 INT_BRAM 1
		(primitive_site TIEOFF_X39Y144 TIEOFF internal 3)
	)
	(tile 129 63 INT_INTERFACE_X27Y72 INT_INTERFACE 0
	)
	(tile 129 64 BRAMSITE2_X27Y72 BRAMSITE2 3
		(primitive_site RAMB16_X2Y36 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y36 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y37 RAMB8BWER internal 110)
	)
	(tile 129 65 INT_X28Y72 INT 1
		(primitive_site TIEOFF_X40Y144 TIEOFF internal 3)
	)
	(tile 129 66 CLEXL_X28Y72 CLEXL 2
		(primitive_site SLICE_X46Y70 SLICEL internal 45)
		(primitive_site SLICE_X47Y70 SLICEX internal 43)
	)
	(tile 129 67 INT_X29Y72 INT 1
		(primitive_site TIEOFF_X41Y144 TIEOFF internal 3)
	)
	(tile 129 68 CLEXM_X29Y72 CLEXM 2
		(primitive_site SLICE_X48Y70 SLICEM internal 50)
		(primitive_site SLICE_X49Y70 SLICEX internal 43)
	)
	(tile 129 69 INT_X30Y72 INT 1
		(primitive_site TIEOFF_X42Y144 TIEOFF internal 3)
	)
	(tile 129 70 CLEXL_X30Y72 CLEXL 2
		(primitive_site SLICE_X50Y70 SLICEL internal 45)
		(primitive_site SLICE_X51Y70 SLICEX internal 43)
	)
	(tile 129 71 INT_X31Y72 INT 1
		(primitive_site TIEOFF_X43Y144 TIEOFF internal 3)
	)
	(tile 129 72 CLEXM_X31Y72 CLEXM 2
		(primitive_site SLICE_X52Y70 SLICEM internal 50)
		(primitive_site SLICE_X53Y70 SLICEX internal 43)
	)
	(tile 129 73 INT_X32Y72 INT 1
		(primitive_site TIEOFF_X44Y144 TIEOFF internal 3)
	)
	(tile 129 74 CLEXL_X32Y72 CLEXL 2
		(primitive_site SLICE_X54Y70 SLICEL internal 45)
		(primitive_site SLICE_X55Y70 SLICEX internal 43)
	)
	(tile 129 75 INT_X33Y72 INT 1
		(primitive_site TIEOFF_X45Y144 TIEOFF internal 3)
	)
	(tile 129 76 INT_INTERFACE_X33Y72 INT_INTERFACE 0
	)
	(tile 129 77 MACCSITE2_X33Y72 MACCSITE2 1
		(primitive_site DSP48_X1Y18 DSP48A1 internal 346)
	)
	(tile 129 78 INT_X34Y72 INT 1
		(primitive_site TIEOFF_X46Y144 TIEOFF internal 3)
	)
	(tile 129 79 CLEXM_X34Y72 CLEXM 2
		(primitive_site SLICE_X56Y70 SLICEM internal 50)
		(primitive_site SLICE_X57Y70 SLICEX internal 43)
	)
	(tile 129 80 INT_X35Y72 INT 1
		(primitive_site TIEOFF_X48Y144 TIEOFF internal 3)
	)
	(tile 129 81 CLEXL_X35Y72 CLEXL 2
		(primitive_site SLICE_X58Y70 SLICEL internal 45)
		(primitive_site SLICE_X59Y70 SLICEX internal 43)
	)
	(tile 129 82 INT_X36Y72 INT 1
		(primitive_site TIEOFF_X50Y144 TIEOFF internal 3)
	)
	(tile 129 83 INT_INTERFACE_X36Y72 INT_INTERFACE 0
	)
	(tile 129 84 MACCSITE2_X36Y72 MACCSITE2 1
		(primitive_site DSP48_X2Y18 DSP48A1 internal 346)
	)
	(tile 129 85 INT_X37Y72 INT 1
		(primitive_site TIEOFF_X51Y144 TIEOFF internal 3)
	)
	(tile 129 86 CLEXM_X37Y72 CLEXM 2
		(primitive_site SLICE_X60Y70 SLICEM internal 50)
		(primitive_site SLICE_X61Y70 SLICEX internal 43)
	)
	(tile 129 87 INT_X38Y72 INT 1
		(primitive_site TIEOFF_X53Y144 TIEOFF internal 3)
	)
	(tile 129 88 CLEXL_X38Y72 CLEXL 2
		(primitive_site SLICE_X62Y70 SLICEL internal 45)
		(primitive_site SLICE_X63Y70 SLICEX internal 43)
	)
	(tile 129 89 INT_BRAM_X39Y72 INT_BRAM 1
		(primitive_site TIEOFF_X55Y144 TIEOFF internal 3)
	)
	(tile 129 90 INT_INTERFACE_X39Y72 INT_INTERFACE 0
	)
	(tile 129 91 BRAMSITE2_X39Y72 BRAMSITE2 3
		(primitive_site RAMB16_X3Y36 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y36 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y37 RAMB8BWER internal 110)
	)
	(tile 129 92 INT_X40Y72 INT 1
		(primitive_site TIEOFF_X56Y144 TIEOFF internal 3)
	)
	(tile 129 93 CLEXM_X40Y72 CLEXM 2
		(primitive_site SLICE_X64Y70 SLICEM internal 50)
		(primitive_site SLICE_X65Y70 SLICEX internal 43)
	)
	(tile 129 94 INT_X41Y72 INT 1
		(primitive_site TIEOFF_X58Y144 TIEOFF internal 3)
	)
	(tile 129 95 CLEXL_X41Y72 CLEXL 2
		(primitive_site SLICE_X66Y70 SLICEL internal 45)
		(primitive_site SLICE_X67Y70 SLICEX internal 43)
	)
	(tile 129 96 IOI_INT_X42Y72 IOI_INT 1
		(primitive_site TIEOFF_X60Y144 TIEOFF internal 3)
	)
	(tile 129 97 RIOI_X42Y72 RIOI 7
		(primitive_site OLOGIC_X17Y70 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y70 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y70 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y71 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y71 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y71 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y144 TIEOFF internal 3)
	)
	(tile 129 98 MCB_INT_BOT_X42Y72 MCB_INT_BOT 0
	)
	(tile 129 99 IOI_RTERM_X99Y79 IOI_RTERM 0
	)
	(tile 129 100 RIOB_X42Y72 RIOB 2
		(primitive_site U22 IOBS bonded 8)
		(primitive_site U20 IOBM bonded 8)
	)
	(tile 130 0 HCLK_IOIL_EMP_X0Y78 HCLK_IOIL_EMP 0
	)
	(tile 130 1 HCLK_IOI_LTERM_X1Y78 HCLK_IOI_LTERM 0
	)
	(tile 130 2 HCLK_IOIL_INT_FOLD_X0Y71 HCLK_IOIL_INT_FOLD 0
	)
	(tile 130 3 HCLK_IOIL_BOT_UP_X0Y71 HCLK_IOIL_BOT_UP 0
	)
	(tile 130 4 MCB_HCLK_X0Y71 MCB_HCLK 0
	)
	(tile 130 5 HCLK_CLB_XL_INT_FOLD_X1Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 6 HCLK_CLB_XL_CLE_FOLD_X1Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 7 HCLK_CLB_XM_INT_FOLD_X2Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 8 HCLK_CLB_XM_CLE_FOLD_X2Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y71 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y71 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 130 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y71 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 130 12 HCLK_CLB_XL_INT_FOLD_X4Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 13 HCLK_CLB_XL_CLE_FOLD_X4Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 14 HCLK_CLB_XM_INT_FOLD_X5Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 15 HCLK_CLB_XM_CLE_FOLD_X5Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 16 HCLK_CLB_XL_INT_FOLD_X6Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 17 HCLK_CLB_XL_CLE_FOLD_X6Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 18 HCLK_CLB_XM_INT_FOLD_X7Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 19 HCLK_CLB_XM_CLE_FOLD_X7Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y71 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y71 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 22 DSP_HCLK_GCLK_FOLD_X8Y71 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 130 23 HCLK_CLB_XL_INT_FOLD_X9Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 24 HCLK_CLB_XL_CLE_FOLD_X9Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 25 HCLK_CLB_XM_INT_FOLD_X10Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 26 HCLK_CLB_XM_CLE_FOLD_X10Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 27 HCLK_CLB_XL_INT_FOLD_X11Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 28 HCLK_CLB_XL_CLE_FOLD_X11Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 29 HCLK_CLB_XM_INT_FOLD_X12Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 30 HCLK_CLB_XM_CLE_FOLD_X12Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 31 HCLK_CLB_XL_INT_FOLD_X13Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 32 HCLK_CLB_XL_CLE_FOLD_X13Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y71 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y71 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 130 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y71 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 130 36 HCLK_CLB_XM_INT_FOLD_X15Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 37 HCLK_CLB_XM_CLE_FOLD_X15Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 38 HCLK_CLB_XL_INT_FOLD_X16Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 39 HCLK_CLB_XL_CLE_FOLD_X16Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 40 HCLK_CLB_XM_INT_FOLD_X17Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 41 HCLK_CLB_XM_CLE_FOLD_X17Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 42 HCLK_CLB_XL_INT_FOLD_X18Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 43 HCLK_CLB_XL_CLE_FOLD_X18Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 44 HCLK_CLB_XM_INT_FOLD_X19Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 45 HCLK_CLB_XM_CLE_FOLD_X19Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 46 HCLK_CLB_XL_INT_FOLD_X20Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 47 HCLK_CLB_XL_CLE_FOLD_X20Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 48 NULL_X48Y78 NULL 0
	)
	(tile 130 49 REG_V_HCLK_X48Y78 REG_V_HCLK 32
		(primitive_site BUFH_X0Y159 BUFH internal 2)
		(primitive_site BUFH_X0Y158 BUFH internal 2)
		(primitive_site BUFH_X0Y157 BUFH internal 2)
		(primitive_site BUFH_X0Y156 BUFH internal 2)
		(primitive_site BUFH_X0Y155 BUFH internal 2)
		(primitive_site BUFH_X0Y154 BUFH internal 2)
		(primitive_site BUFH_X0Y153 BUFH internal 2)
		(primitive_site BUFH_X0Y152 BUFH internal 2)
		(primitive_site BUFH_X0Y151 BUFH internal 2)
		(primitive_site BUFH_X0Y150 BUFH internal 2)
		(primitive_site BUFH_X0Y149 BUFH internal 2)
		(primitive_site BUFH_X0Y148 BUFH internal 2)
		(primitive_site BUFH_X0Y147 BUFH internal 2)
		(primitive_site BUFH_X0Y146 BUFH internal 2)
		(primitive_site BUFH_X0Y145 BUFH internal 2)
		(primitive_site BUFH_X0Y144 BUFH internal 2)
		(primitive_site BUFH_X3Y143 BUFH internal 2)
		(primitive_site BUFH_X3Y142 BUFH internal 2)
		(primitive_site BUFH_X3Y141 BUFH internal 2)
		(primitive_site BUFH_X3Y140 BUFH internal 2)
		(primitive_site BUFH_X3Y139 BUFH internal 2)
		(primitive_site BUFH_X3Y138 BUFH internal 2)
		(primitive_site BUFH_X3Y137 BUFH internal 2)
		(primitive_site BUFH_X3Y136 BUFH internal 2)
		(primitive_site BUFH_X3Y135 BUFH internal 2)
		(primitive_site BUFH_X3Y134 BUFH internal 2)
		(primitive_site BUFH_X3Y133 BUFH internal 2)
		(primitive_site BUFH_X3Y132 BUFH internal 2)
		(primitive_site BUFH_X3Y131 BUFH internal 2)
		(primitive_site BUFH_X3Y130 BUFH internal 2)
		(primitive_site BUFH_X3Y129 BUFH internal 2)
		(primitive_site BUFH_X3Y128 BUFH internal 2)
	)
	(tile 130 50 HCLK_CLB_XM_INT_FOLD_X21Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 51 HCLK_CLB_XM_CLE_FOLD_X21Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 52 HCLK_CLB_XL_INT_FOLD_X22Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 53 HCLK_CLB_XL_CLE_FOLD_X22Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 54 HCLK_CLB_XM_INT_FOLD_X23Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 55 HCLK_CLB_XM_CLE_FOLD_X23Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 56 HCLK_CLB_XL_INT_FOLD_X24Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 57 HCLK_CLB_XL_CLE_FOLD_X24Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 58 HCLK_CLB_XM_INT_FOLD_X25Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 59 HCLK_CLB_XM_CLE_FOLD_X25Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 60 HCLK_CLB_XL_INT_FOLD_X26Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 61 HCLK_CLB_XL_CLE_FOLD_X26Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y71 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y71 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 130 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y71 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 130 65 HCLK_CLB_XL_INT_FOLD_X28Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 66 HCLK_CLB_XL_CLE_FOLD_X28Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 67 HCLK_CLB_XM_INT_FOLD_X29Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 68 HCLK_CLB_XM_CLE_FOLD_X29Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 69 HCLK_CLB_XL_INT_FOLD_X30Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 70 HCLK_CLB_XL_CLE_FOLD_X30Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 71 HCLK_CLB_XM_INT_FOLD_X31Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 72 HCLK_CLB_XM_CLE_FOLD_X31Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 73 HCLK_CLB_XL_INT_FOLD_X32Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 74 HCLK_CLB_XL_CLE_FOLD_X32Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y71 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y71 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 77 DSP_HCLK_GCLK_FOLD_X33Y71 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 130 78 HCLK_CLB_XM_INT_FOLD_X34Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 79 HCLK_CLB_XM_CLE_FOLD_X34Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 80 HCLK_CLB_XL_INT_FOLD_X35Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 81 HCLK_CLB_XL_CLE_FOLD_X35Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y71 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y71 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 84 DSP_HCLK_GCLK_NOFOLD_X36Y71 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 130 85 HCLK_CLB_XM_INT_FOLD_X37Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 86 HCLK_CLB_XM_CLE_FOLD_X37Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 87 HCLK_CLB_XL_INT_FOLD_X38Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 88 HCLK_CLB_XL_CLE_FOLD_X38Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y71 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 130 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y71 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 130 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y71 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 130 92 HCLK_CLB_XM_INT_FOLD_X40Y71 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 130 93 HCLK_CLB_XM_CLE_FOLD_X40Y71 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 130 94 HCLK_CLB_XL_INT_FOLD_X41Y71 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 130 95 HCLK_CLB_XL_CLE_FOLD_X41Y71 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 130 96 HCLK_IOIR_INT_FOLD_X42Y71 HCLK_IOIR_INT_FOLD 0
	)
	(tile 130 97 HCLK_IOIR_BOT_UP_X42Y71 HCLK_IOIR_BOT_UP 0
	)
	(tile 130 98 MCB_HCLK_X42Y71 MCB_HCLK 0
	)
	(tile 130 99 HCLK_IOI_RTERM_X99Y78 HCLK_IOI_RTERM 0
	)
	(tile 130 100 HCLK_IOIR_EMP_X99Y78 HCLK_IOIR_EMP 0
	)
	(tile 131 0 EMP_LIOB_X0Y77 EMP_LIOB 0
	)
	(tile 131 1 IOI_LTERM_X1Y77 IOI_LTERM 0
	)
	(tile 131 2 INT_X0Y71 INT 1
		(primitive_site TIEOFF_X0Y142 TIEOFF internal 3)
	)
	(tile 131 3 INT_INTERFACE_X0Y71 INT_INTERFACE 0
	)
	(tile 131 4 NULL_X4Y77 NULL 0
	)
	(tile 131 5 INT_X1Y71 INT 1
		(primitive_site TIEOFF_X2Y142 TIEOFF internal 3)
	)
	(tile 131 6 CLEXL_X1Y71 CLEXL 2
		(primitive_site SLICE_X0Y69 SLICEL internal 45)
		(primitive_site SLICE_X1Y69 SLICEX internal 43)
	)
	(tile 131 7 INT_X2Y71 INT 1
		(primitive_site TIEOFF_X4Y142 TIEOFF internal 3)
	)
	(tile 131 8 CLEXM_X2Y71 CLEXM 2
		(primitive_site SLICE_X2Y69 SLICEM internal 50)
		(primitive_site SLICE_X3Y69 SLICEX internal 43)
	)
	(tile 131 9 INT_BRAM_X3Y71 INT_BRAM 1
		(primitive_site TIEOFF_X6Y142 TIEOFF internal 3)
	)
	(tile 131 10 INT_INTERFACE_X3Y71 INT_INTERFACE 0
	)
	(tile 131 11 NULL_X11Y77 NULL 0
	)
	(tile 131 12 INT_X4Y71 INT 1
		(primitive_site TIEOFF_X7Y142 TIEOFF internal 3)
	)
	(tile 131 13 CLEXL_X4Y71 CLEXL 2
		(primitive_site SLICE_X4Y69 SLICEL internal 45)
		(primitive_site SLICE_X5Y69 SLICEX internal 43)
	)
	(tile 131 14 INT_X5Y71 INT 1
		(primitive_site TIEOFF_X9Y142 TIEOFF internal 3)
	)
	(tile 131 15 CLEXM_X5Y71 CLEXM 2
		(primitive_site SLICE_X6Y69 SLICEM internal 50)
		(primitive_site SLICE_X7Y69 SLICEX internal 43)
	)
	(tile 131 16 INT_X6Y71 INT 1
		(primitive_site TIEOFF_X11Y142 TIEOFF internal 3)
	)
	(tile 131 17 CLEXL_X6Y71 CLEXL 2
		(primitive_site SLICE_X8Y69 SLICEL internal 45)
		(primitive_site SLICE_X9Y69 SLICEX internal 43)
	)
	(tile 131 18 INT_X7Y71 INT 1
		(primitive_site TIEOFF_X13Y142 TIEOFF internal 3)
	)
	(tile 131 19 CLEXM_X7Y71 CLEXM 2
		(primitive_site SLICE_X10Y69 SLICEM internal 50)
		(primitive_site SLICE_X11Y69 SLICEX internal 43)
	)
	(tile 131 20 INT_X8Y71 INT 1
		(primitive_site TIEOFF_X15Y142 TIEOFF internal 3)
	)
	(tile 131 21 INT_INTERFACE_X8Y71 INT_INTERFACE 0
	)
	(tile 131 22 NULL_X22Y77 NULL 0
	)
	(tile 131 23 INT_X9Y71 INT 1
		(primitive_site TIEOFF_X16Y142 TIEOFF internal 3)
	)
	(tile 131 24 CLEXL_X9Y71 CLEXL 2
		(primitive_site SLICE_X12Y69 SLICEL internal 45)
		(primitive_site SLICE_X13Y69 SLICEX internal 43)
	)
	(tile 131 25 INT_X10Y71 INT 1
		(primitive_site TIEOFF_X17Y142 TIEOFF internal 3)
	)
	(tile 131 26 CLEXM_X10Y71 CLEXM 2
		(primitive_site SLICE_X14Y69 SLICEM internal 50)
		(primitive_site SLICE_X15Y69 SLICEX internal 43)
	)
	(tile 131 27 INT_X11Y71 INT 1
		(primitive_site TIEOFF_X18Y142 TIEOFF internal 3)
	)
	(tile 131 28 CLEXL_X11Y71 CLEXL 2
		(primitive_site SLICE_X16Y69 SLICEL internal 45)
		(primitive_site SLICE_X17Y69 SLICEX internal 43)
	)
	(tile 131 29 INT_X12Y71 INT 1
		(primitive_site TIEOFF_X19Y142 TIEOFF internal 3)
	)
	(tile 131 30 CLEXM_X12Y71 CLEXM 2
		(primitive_site SLICE_X18Y69 SLICEM internal 50)
		(primitive_site SLICE_X19Y69 SLICEX internal 43)
	)
	(tile 131 31 INT_X13Y71 INT 1
		(primitive_site TIEOFF_X20Y142 TIEOFF internal 3)
	)
	(tile 131 32 CLEXL_X13Y71 CLEXL 2
		(primitive_site SLICE_X20Y69 SLICEL internal 45)
		(primitive_site SLICE_X21Y69 SLICEX internal 43)
	)
	(tile 131 33 INT_BRAM_X14Y71 INT_BRAM 1
		(primitive_site TIEOFF_X21Y142 TIEOFF internal 3)
	)
	(tile 131 34 INT_INTERFACE_X14Y71 INT_INTERFACE 0
	)
	(tile 131 35 NULL_X35Y77 NULL 0
	)
	(tile 131 36 INT_X15Y71 INT 1
		(primitive_site TIEOFF_X22Y142 TIEOFF internal 3)
	)
	(tile 131 37 CLEXM_X15Y71 CLEXM 2
		(primitive_site SLICE_X22Y69 SLICEM internal 50)
		(primitive_site SLICE_X23Y69 SLICEX internal 43)
	)
	(tile 131 38 INT_X16Y71 INT 1
		(primitive_site TIEOFF_X23Y142 TIEOFF internal 3)
	)
	(tile 131 39 CLEXL_X16Y71 CLEXL 2
		(primitive_site SLICE_X24Y69 SLICEL internal 45)
		(primitive_site SLICE_X25Y69 SLICEX internal 43)
	)
	(tile 131 40 INT_X17Y71 INT 1
		(primitive_site TIEOFF_X24Y142 TIEOFF internal 3)
	)
	(tile 131 41 CLEXM_X17Y71 CLEXM 2
		(primitive_site SLICE_X26Y69 SLICEM internal 50)
		(primitive_site SLICE_X27Y69 SLICEX internal 43)
	)
	(tile 131 42 INT_X18Y71 INT 1
		(primitive_site TIEOFF_X25Y142 TIEOFF internal 3)
	)
	(tile 131 43 CLEXL_X18Y71 CLEXL 2
		(primitive_site SLICE_X28Y69 SLICEL internal 45)
		(primitive_site SLICE_X29Y69 SLICEX internal 43)
	)
	(tile 131 44 INT_X19Y71 INT 1
		(primitive_site TIEOFF_X26Y142 TIEOFF internal 3)
	)
	(tile 131 45 CLEXM_X19Y71 CLEXM 2
		(primitive_site SLICE_X30Y69 SLICEM internal 50)
		(primitive_site SLICE_X31Y69 SLICEX internal 43)
	)
	(tile 131 46 IOI_INT_X20Y71 IOI_INT 1
		(primitive_site TIEOFF_X28Y142 TIEOFF internal 3)
	)
	(tile 131 47 INT_INTERFACE_IOI_X20Y71 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 131 48 NULL_X48Y77 NULL 0
	)
	(tile 131 49 REG_V_MEMB_BOT_X20Y71 REG_V_MEMB_BOT 0
	)
	(tile 131 50 INT_X21Y71 INT 1
		(primitive_site TIEOFF_X31Y142 TIEOFF internal 3)
	)
	(tile 131 51 CLEXM_X21Y71 CLEXM 2
		(primitive_site SLICE_X34Y69 SLICEM internal 50)
		(primitive_site SLICE_X35Y69 SLICEX internal 43)
	)
	(tile 131 52 INT_X22Y71 INT 1
		(primitive_site TIEOFF_X33Y142 TIEOFF internal 3)
	)
	(tile 131 53 CLEXL_X22Y71 CLEXL 2
		(primitive_site SLICE_X36Y69 SLICEL internal 45)
		(primitive_site SLICE_X37Y69 SLICEX internal 43)
	)
	(tile 131 54 INT_X23Y71 INT 1
		(primitive_site TIEOFF_X35Y142 TIEOFF internal 3)
	)
	(tile 131 55 CLEXM_X23Y71 CLEXM 2
		(primitive_site SLICE_X38Y69 SLICEM internal 50)
		(primitive_site SLICE_X39Y69 SLICEX internal 43)
	)
	(tile 131 56 INT_X24Y71 INT 1
		(primitive_site TIEOFF_X36Y142 TIEOFF internal 3)
	)
	(tile 131 57 CLEXL_X24Y71 CLEXL 2
		(primitive_site SLICE_X40Y69 SLICEL internal 45)
		(primitive_site SLICE_X41Y69 SLICEX internal 43)
	)
	(tile 131 58 INT_X25Y71 INT 1
		(primitive_site TIEOFF_X37Y142 TIEOFF internal 3)
	)
	(tile 131 59 CLEXM_X25Y71 CLEXM 2
		(primitive_site SLICE_X42Y69 SLICEM internal 50)
		(primitive_site SLICE_X43Y69 SLICEX internal 43)
	)
	(tile 131 60 INT_X26Y71 INT 1
		(primitive_site TIEOFF_X38Y142 TIEOFF internal 3)
	)
	(tile 131 61 CLEXL_X26Y71 CLEXL 2
		(primitive_site SLICE_X44Y69 SLICEL internal 45)
		(primitive_site SLICE_X45Y69 SLICEX internal 43)
	)
	(tile 131 62 INT_BRAM_X27Y71 INT_BRAM 1
		(primitive_site TIEOFF_X39Y142 TIEOFF internal 3)
	)
	(tile 131 63 INT_INTERFACE_X27Y71 INT_INTERFACE 0
	)
	(tile 131 64 NULL_X64Y77 NULL 0
	)
	(tile 131 65 INT_X28Y71 INT 1
		(primitive_site TIEOFF_X40Y142 TIEOFF internal 3)
	)
	(tile 131 66 CLEXL_X28Y71 CLEXL 2
		(primitive_site SLICE_X46Y69 SLICEL internal 45)
		(primitive_site SLICE_X47Y69 SLICEX internal 43)
	)
	(tile 131 67 INT_X29Y71 INT 1
		(primitive_site TIEOFF_X41Y142 TIEOFF internal 3)
	)
	(tile 131 68 CLEXM_X29Y71 CLEXM 2
		(primitive_site SLICE_X48Y69 SLICEM internal 50)
		(primitive_site SLICE_X49Y69 SLICEX internal 43)
	)
	(tile 131 69 INT_X30Y71 INT 1
		(primitive_site TIEOFF_X42Y142 TIEOFF internal 3)
	)
	(tile 131 70 CLEXL_X30Y71 CLEXL 2
		(primitive_site SLICE_X50Y69 SLICEL internal 45)
		(primitive_site SLICE_X51Y69 SLICEX internal 43)
	)
	(tile 131 71 INT_X31Y71 INT 1
		(primitive_site TIEOFF_X43Y142 TIEOFF internal 3)
	)
	(tile 131 72 CLEXM_X31Y71 CLEXM 2
		(primitive_site SLICE_X52Y69 SLICEM internal 50)
		(primitive_site SLICE_X53Y69 SLICEX internal 43)
	)
	(tile 131 73 INT_X32Y71 INT 1
		(primitive_site TIEOFF_X44Y142 TIEOFF internal 3)
	)
	(tile 131 74 CLEXL_X32Y71 CLEXL 2
		(primitive_site SLICE_X54Y69 SLICEL internal 45)
		(primitive_site SLICE_X55Y69 SLICEX internal 43)
	)
	(tile 131 75 INT_X33Y71 INT 1
		(primitive_site TIEOFF_X45Y142 TIEOFF internal 3)
	)
	(tile 131 76 INT_INTERFACE_X33Y71 INT_INTERFACE 0
	)
	(tile 131 77 NULL_X77Y77 NULL 0
	)
	(tile 131 78 INT_X34Y71 INT 1
		(primitive_site TIEOFF_X46Y142 TIEOFF internal 3)
	)
	(tile 131 79 CLEXM_X34Y71 CLEXM 2
		(primitive_site SLICE_X56Y69 SLICEM internal 50)
		(primitive_site SLICE_X57Y69 SLICEX internal 43)
	)
	(tile 131 80 INT_X35Y71 INT 1
		(primitive_site TIEOFF_X48Y142 TIEOFF internal 3)
	)
	(tile 131 81 CLEXL_X35Y71 CLEXL 2
		(primitive_site SLICE_X58Y69 SLICEL internal 45)
		(primitive_site SLICE_X59Y69 SLICEX internal 43)
	)
	(tile 131 82 INT_X36Y71 INT 1
		(primitive_site TIEOFF_X50Y142 TIEOFF internal 3)
	)
	(tile 131 83 INT_INTERFACE_X36Y71 INT_INTERFACE 0
	)
	(tile 131 84 NULL_X84Y77 NULL 0
	)
	(tile 131 85 INT_X37Y71 INT 1
		(primitive_site TIEOFF_X51Y142 TIEOFF internal 3)
	)
	(tile 131 86 CLEXM_X37Y71 CLEXM 2
		(primitive_site SLICE_X60Y69 SLICEM internal 50)
		(primitive_site SLICE_X61Y69 SLICEX internal 43)
	)
	(tile 131 87 INT_X38Y71 INT 1
		(primitive_site TIEOFF_X53Y142 TIEOFF internal 3)
	)
	(tile 131 88 CLEXL_X38Y71 CLEXL 2
		(primitive_site SLICE_X62Y69 SLICEL internal 45)
		(primitive_site SLICE_X63Y69 SLICEX internal 43)
	)
	(tile 131 89 INT_BRAM_X39Y71 INT_BRAM 1
		(primitive_site TIEOFF_X55Y142 TIEOFF internal 3)
	)
	(tile 131 90 INT_INTERFACE_X39Y71 INT_INTERFACE 0
	)
	(tile 131 91 NULL_X91Y77 NULL 0
	)
	(tile 131 92 INT_X40Y71 INT 1
		(primitive_site TIEOFF_X56Y142 TIEOFF internal 3)
	)
	(tile 131 93 CLEXM_X40Y71 CLEXM 2
		(primitive_site SLICE_X64Y69 SLICEM internal 50)
		(primitive_site SLICE_X65Y69 SLICEX internal 43)
	)
	(tile 131 94 INT_X41Y71 INT 1
		(primitive_site TIEOFF_X58Y142 TIEOFF internal 3)
	)
	(tile 131 95 CLEXL_X41Y71 CLEXL 2
		(primitive_site SLICE_X66Y69 SLICEL internal 45)
		(primitive_site SLICE_X67Y69 SLICEX internal 43)
	)
	(tile 131 96 INT_X42Y71 INT 1
		(primitive_site TIEOFF_X60Y142 TIEOFF internal 3)
	)
	(tile 131 97 INT_INTERFACE_X42Y71 INT_INTERFACE 0
	)
	(tile 131 98 NULL_X98Y77 NULL 0
	)
	(tile 131 99 IOI_RTERM_X99Y77 IOI_RTERM 0
	)
	(tile 131 100 EMP_RIOB_X42Y71 EMP_RIOB 0
	)
	(tile 132 0 EMP_LIOB_X0Y76 EMP_LIOB 0
	)
	(tile 132 1 IOI_LTERM_X1Y76 IOI_LTERM 0
	)
	(tile 132 2 INT_X0Y70 INT 1
		(primitive_site TIEOFF_X0Y140 TIEOFF internal 3)
	)
	(tile 132 3 INT_INTERFACE_X0Y70 INT_INTERFACE 0
	)
	(tile 132 4 MCB_MUI5_X0Y70 MCB_MUI5 0
	)
	(tile 132 5 INT_X1Y70 INT 1
		(primitive_site TIEOFF_X2Y140 TIEOFF internal 3)
	)
	(tile 132 6 CLEXL_X1Y70 CLEXL 2
		(primitive_site SLICE_X0Y68 SLICEL internal 45)
		(primitive_site SLICE_X1Y68 SLICEX internal 43)
	)
	(tile 132 7 INT_X2Y70 INT 1
		(primitive_site TIEOFF_X4Y140 TIEOFF internal 3)
	)
	(tile 132 8 CLEXM_X2Y70 CLEXM 2
		(primitive_site SLICE_X2Y68 SLICEM internal 50)
		(primitive_site SLICE_X3Y68 SLICEX internal 43)
	)
	(tile 132 9 INT_BRAM_X3Y70 INT_BRAM 1
		(primitive_site TIEOFF_X6Y140 TIEOFF internal 3)
	)
	(tile 132 10 INT_INTERFACE_X3Y70 INT_INTERFACE 0
	)
	(tile 132 11 NULL_X11Y76 NULL 0
	)
	(tile 132 12 INT_X4Y70 INT 1
		(primitive_site TIEOFF_X7Y140 TIEOFF internal 3)
	)
	(tile 132 13 CLEXL_X4Y70 CLEXL 2
		(primitive_site SLICE_X4Y68 SLICEL internal 45)
		(primitive_site SLICE_X5Y68 SLICEX internal 43)
	)
	(tile 132 14 INT_X5Y70 INT 1
		(primitive_site TIEOFF_X9Y140 TIEOFF internal 3)
	)
	(tile 132 15 CLEXM_X5Y70 CLEXM 2
		(primitive_site SLICE_X6Y68 SLICEM internal 50)
		(primitive_site SLICE_X7Y68 SLICEX internal 43)
	)
	(tile 132 16 INT_X6Y70 INT 1
		(primitive_site TIEOFF_X11Y140 TIEOFF internal 3)
	)
	(tile 132 17 CLEXL_X6Y70 CLEXL 2
		(primitive_site SLICE_X8Y68 SLICEL internal 45)
		(primitive_site SLICE_X9Y68 SLICEX internal 43)
	)
	(tile 132 18 INT_X7Y70 INT 1
		(primitive_site TIEOFF_X13Y140 TIEOFF internal 3)
	)
	(tile 132 19 CLEXM_X7Y70 CLEXM 2
		(primitive_site SLICE_X10Y68 SLICEM internal 50)
		(primitive_site SLICE_X11Y68 SLICEX internal 43)
	)
	(tile 132 20 INT_X8Y70 INT 1
		(primitive_site TIEOFF_X15Y140 TIEOFF internal 3)
	)
	(tile 132 21 INT_INTERFACE_X8Y70 INT_INTERFACE 0
	)
	(tile 132 22 NULL_X22Y76 NULL 0
	)
	(tile 132 23 INT_X9Y70 INT 1
		(primitive_site TIEOFF_X16Y140 TIEOFF internal 3)
	)
	(tile 132 24 CLEXL_X9Y70 CLEXL 2
		(primitive_site SLICE_X12Y68 SLICEL internal 45)
		(primitive_site SLICE_X13Y68 SLICEX internal 43)
	)
	(tile 132 25 INT_X10Y70 INT 1
		(primitive_site TIEOFF_X17Y140 TIEOFF internal 3)
	)
	(tile 132 26 CLEXM_X10Y70 CLEXM 2
		(primitive_site SLICE_X14Y68 SLICEM internal 50)
		(primitive_site SLICE_X15Y68 SLICEX internal 43)
	)
	(tile 132 27 INT_X11Y70 INT 1
		(primitive_site TIEOFF_X18Y140 TIEOFF internal 3)
	)
	(tile 132 28 CLEXL_X11Y70 CLEXL 2
		(primitive_site SLICE_X16Y68 SLICEL internal 45)
		(primitive_site SLICE_X17Y68 SLICEX internal 43)
	)
	(tile 132 29 INT_X12Y70 INT 1
		(primitive_site TIEOFF_X19Y140 TIEOFF internal 3)
	)
	(tile 132 30 CLEXM_X12Y70 CLEXM 2
		(primitive_site SLICE_X18Y68 SLICEM internal 50)
		(primitive_site SLICE_X19Y68 SLICEX internal 43)
	)
	(tile 132 31 INT_X13Y70 INT 1
		(primitive_site TIEOFF_X20Y140 TIEOFF internal 3)
	)
	(tile 132 32 CLEXL_X13Y70 CLEXL 2
		(primitive_site SLICE_X20Y68 SLICEL internal 45)
		(primitive_site SLICE_X21Y68 SLICEX internal 43)
	)
	(tile 132 33 INT_BRAM_X14Y70 INT_BRAM 1
		(primitive_site TIEOFF_X21Y140 TIEOFF internal 3)
	)
	(tile 132 34 INT_INTERFACE_X14Y70 INT_INTERFACE 0
	)
	(tile 132 35 NULL_X35Y76 NULL 0
	)
	(tile 132 36 INT_X15Y70 INT 1
		(primitive_site TIEOFF_X22Y140 TIEOFF internal 3)
	)
	(tile 132 37 CLEXM_X15Y70 CLEXM 2
		(primitive_site SLICE_X22Y68 SLICEM internal 50)
		(primitive_site SLICE_X23Y68 SLICEX internal 43)
	)
	(tile 132 38 INT_X16Y70 INT 1
		(primitive_site TIEOFF_X23Y140 TIEOFF internal 3)
	)
	(tile 132 39 CLEXL_X16Y70 CLEXL 2
		(primitive_site SLICE_X24Y68 SLICEL internal 45)
		(primitive_site SLICE_X25Y68 SLICEX internal 43)
	)
	(tile 132 40 INT_X17Y70 INT 1
		(primitive_site TIEOFF_X24Y140 TIEOFF internal 3)
	)
	(tile 132 41 CLEXM_X17Y70 CLEXM 2
		(primitive_site SLICE_X26Y68 SLICEM internal 50)
		(primitive_site SLICE_X27Y68 SLICEX internal 43)
	)
	(tile 132 42 INT_X18Y70 INT 1
		(primitive_site TIEOFF_X25Y140 TIEOFF internal 3)
	)
	(tile 132 43 CLEXL_X18Y70 CLEXL 2
		(primitive_site SLICE_X28Y68 SLICEL internal 45)
		(primitive_site SLICE_X29Y68 SLICEX internal 43)
	)
	(tile 132 44 INT_X19Y70 INT 1
		(primitive_site TIEOFF_X26Y140 TIEOFF internal 3)
	)
	(tile 132 45 CLEXM_X19Y70 CLEXM 2
		(primitive_site SLICE_X30Y68 SLICEM internal 50)
		(primitive_site SLICE_X31Y68 SLICEX internal 43)
	)
	(tile 132 46 INT_X20Y70 INT 1
		(primitive_site TIEOFF_X28Y140 TIEOFF internal 3)
	)
	(tile 132 47 CLEXL_X20Y70 CLEXL 2
		(primitive_site SLICE_X32Y68 SLICEL internal 45)
		(primitive_site SLICE_X33Y68 SLICEX internal 43)
	)
	(tile 132 48 NULL_X48Y76 NULL 0
	)
	(tile 132 49 REG_V_X20Y70 REG_V 0
	)
	(tile 132 50 INT_X21Y70 INT 1
		(primitive_site TIEOFF_X31Y140 TIEOFF internal 3)
	)
	(tile 132 51 CLEXM_X21Y70 CLEXM 2
		(primitive_site SLICE_X34Y68 SLICEM internal 50)
		(primitive_site SLICE_X35Y68 SLICEX internal 43)
	)
	(tile 132 52 INT_X22Y70 INT 1
		(primitive_site TIEOFF_X33Y140 TIEOFF internal 3)
	)
	(tile 132 53 CLEXL_X22Y70 CLEXL 2
		(primitive_site SLICE_X36Y68 SLICEL internal 45)
		(primitive_site SLICE_X37Y68 SLICEX internal 43)
	)
	(tile 132 54 INT_X23Y70 INT 1
		(primitive_site TIEOFF_X35Y140 TIEOFF internal 3)
	)
	(tile 132 55 CLEXM_X23Y70 CLEXM 2
		(primitive_site SLICE_X38Y68 SLICEM internal 50)
		(primitive_site SLICE_X39Y68 SLICEX internal 43)
	)
	(tile 132 56 INT_X24Y70 INT 1
		(primitive_site TIEOFF_X36Y140 TIEOFF internal 3)
	)
	(tile 132 57 CLEXL_X24Y70 CLEXL 2
		(primitive_site SLICE_X40Y68 SLICEL internal 45)
		(primitive_site SLICE_X41Y68 SLICEX internal 43)
	)
	(tile 132 58 INT_X25Y70 INT 1
		(primitive_site TIEOFF_X37Y140 TIEOFF internal 3)
	)
	(tile 132 59 CLEXM_X25Y70 CLEXM 2
		(primitive_site SLICE_X42Y68 SLICEM internal 50)
		(primitive_site SLICE_X43Y68 SLICEX internal 43)
	)
	(tile 132 60 INT_X26Y70 INT 1
		(primitive_site TIEOFF_X38Y140 TIEOFF internal 3)
	)
	(tile 132 61 CLEXL_X26Y70 CLEXL 2
		(primitive_site SLICE_X44Y68 SLICEL internal 45)
		(primitive_site SLICE_X45Y68 SLICEX internal 43)
	)
	(tile 132 62 INT_BRAM_X27Y70 INT_BRAM 1
		(primitive_site TIEOFF_X39Y140 TIEOFF internal 3)
	)
	(tile 132 63 INT_INTERFACE_X27Y70 INT_INTERFACE 0
	)
	(tile 132 64 NULL_X64Y76 NULL 0
	)
	(tile 132 65 INT_X28Y70 INT 1
		(primitive_site TIEOFF_X40Y140 TIEOFF internal 3)
	)
	(tile 132 66 CLEXL_X28Y70 CLEXL 2
		(primitive_site SLICE_X46Y68 SLICEL internal 45)
		(primitive_site SLICE_X47Y68 SLICEX internal 43)
	)
	(tile 132 67 INT_X29Y70 INT 1
		(primitive_site TIEOFF_X41Y140 TIEOFF internal 3)
	)
	(tile 132 68 CLEXM_X29Y70 CLEXM 2
		(primitive_site SLICE_X48Y68 SLICEM internal 50)
		(primitive_site SLICE_X49Y68 SLICEX internal 43)
	)
	(tile 132 69 INT_X30Y70 INT 1
		(primitive_site TIEOFF_X42Y140 TIEOFF internal 3)
	)
	(tile 132 70 CLEXL_X30Y70 CLEXL 2
		(primitive_site SLICE_X50Y68 SLICEL internal 45)
		(primitive_site SLICE_X51Y68 SLICEX internal 43)
	)
	(tile 132 71 INT_X31Y70 INT 1
		(primitive_site TIEOFF_X43Y140 TIEOFF internal 3)
	)
	(tile 132 72 CLEXM_X31Y70 CLEXM 2
		(primitive_site SLICE_X52Y68 SLICEM internal 50)
		(primitive_site SLICE_X53Y68 SLICEX internal 43)
	)
	(tile 132 73 INT_X32Y70 INT 1
		(primitive_site TIEOFF_X44Y140 TIEOFF internal 3)
	)
	(tile 132 74 CLEXL_X32Y70 CLEXL 2
		(primitive_site SLICE_X54Y68 SLICEL internal 45)
		(primitive_site SLICE_X55Y68 SLICEX internal 43)
	)
	(tile 132 75 INT_X33Y70 INT 1
		(primitive_site TIEOFF_X45Y140 TIEOFF internal 3)
	)
	(tile 132 76 INT_INTERFACE_X33Y70 INT_INTERFACE 0
	)
	(tile 132 77 NULL_X77Y76 NULL 0
	)
	(tile 132 78 INT_X34Y70 INT 1
		(primitive_site TIEOFF_X46Y140 TIEOFF internal 3)
	)
	(tile 132 79 CLEXM_X34Y70 CLEXM 2
		(primitive_site SLICE_X56Y68 SLICEM internal 50)
		(primitive_site SLICE_X57Y68 SLICEX internal 43)
	)
	(tile 132 80 INT_X35Y70 INT 1
		(primitive_site TIEOFF_X48Y140 TIEOFF internal 3)
	)
	(tile 132 81 CLEXL_X35Y70 CLEXL 2
		(primitive_site SLICE_X58Y68 SLICEL internal 45)
		(primitive_site SLICE_X59Y68 SLICEX internal 43)
	)
	(tile 132 82 INT_X36Y70 INT 1
		(primitive_site TIEOFF_X50Y140 TIEOFF internal 3)
	)
	(tile 132 83 INT_INTERFACE_X36Y70 INT_INTERFACE 0
	)
	(tile 132 84 NULL_X84Y76 NULL 0
	)
	(tile 132 85 INT_X37Y70 INT 1
		(primitive_site TIEOFF_X51Y140 TIEOFF internal 3)
	)
	(tile 132 86 CLEXM_X37Y70 CLEXM 2
		(primitive_site SLICE_X60Y68 SLICEM internal 50)
		(primitive_site SLICE_X61Y68 SLICEX internal 43)
	)
	(tile 132 87 INT_X38Y70 INT 1
		(primitive_site TIEOFF_X53Y140 TIEOFF internal 3)
	)
	(tile 132 88 CLEXL_X38Y70 CLEXL 2
		(primitive_site SLICE_X62Y68 SLICEL internal 45)
		(primitive_site SLICE_X63Y68 SLICEX internal 43)
	)
	(tile 132 89 INT_BRAM_X39Y70 INT_BRAM 1
		(primitive_site TIEOFF_X55Y140 TIEOFF internal 3)
	)
	(tile 132 90 INT_INTERFACE_X39Y70 INT_INTERFACE 0
	)
	(tile 132 91 NULL_X91Y76 NULL 0
	)
	(tile 132 92 INT_X40Y70 INT 1
		(primitive_site TIEOFF_X56Y140 TIEOFF internal 3)
	)
	(tile 132 93 CLEXM_X40Y70 CLEXM 2
		(primitive_site SLICE_X64Y68 SLICEM internal 50)
		(primitive_site SLICE_X65Y68 SLICEX internal 43)
	)
	(tile 132 94 INT_X41Y70 INT 1
		(primitive_site TIEOFF_X58Y140 TIEOFF internal 3)
	)
	(tile 132 95 CLEXL_X41Y70 CLEXL 2
		(primitive_site SLICE_X66Y68 SLICEL internal 45)
		(primitive_site SLICE_X67Y68 SLICEX internal 43)
	)
	(tile 132 96 INT_X42Y70 INT 1
		(primitive_site TIEOFF_X60Y140 TIEOFF internal 3)
	)
	(tile 132 97 INT_INTERFACE_X42Y70 INT_INTERFACE 0
	)
	(tile 132 98 MCB_MUI5_X42Y70 MCB_MUI5 0
	)
	(tile 132 99 IOI_RTERM_X99Y76 IOI_RTERM 0
	)
	(tile 132 100 EMP_RIOB_X42Y70 EMP_RIOB 0
	)
	(tile 133 0 LIOB_X0Y69 LIOB 2
		(primitive_site V2 IOBM bonded 8)
		(primitive_site V1 IOBS bonded 8)
	)
	(tile 133 1 IOI_LTERM_X1Y75 IOI_LTERM 0
	)
	(tile 133 2 LIOI_INT_X0Y69 LIOI_INT 1
		(primitive_site TIEOFF_X0Y138 TIEOFF internal 3)
	)
	(tile 133 3 LIOI_X0Y69 LIOI 7
		(primitive_site OLOGIC_X0Y68 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y68 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y68 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y69 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y69 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y69 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y138 TIEOFF internal 3)
	)
	(tile 133 4 MCB_INT_BOT_X0Y69 MCB_INT_BOT 0
	)
	(tile 133 5 INT_X1Y69 INT 1
		(primitive_site TIEOFF_X2Y138 TIEOFF internal 3)
	)
	(tile 133 6 CLEXL_X1Y69 CLEXL 2
		(primitive_site SLICE_X0Y67 SLICEL internal 45)
		(primitive_site SLICE_X1Y67 SLICEX internal 43)
	)
	(tile 133 7 INT_X2Y69 INT 1
		(primitive_site TIEOFF_X4Y138 TIEOFF internal 3)
	)
	(tile 133 8 CLEXM_X2Y69 CLEXM 2
		(primitive_site SLICE_X2Y67 SLICEM internal 50)
		(primitive_site SLICE_X3Y67 SLICEX internal 43)
	)
	(tile 133 9 INT_BRAM_X3Y69 INT_BRAM 1
		(primitive_site TIEOFF_X6Y138 TIEOFF internal 3)
	)
	(tile 133 10 INT_INTERFACE_X3Y69 INT_INTERFACE 0
	)
	(tile 133 11 NULL_X11Y75 NULL 0
	)
	(tile 133 12 INT_X4Y69 INT 1
		(primitive_site TIEOFF_X7Y138 TIEOFF internal 3)
	)
	(tile 133 13 CLEXL_X4Y69 CLEXL 2
		(primitive_site SLICE_X4Y67 SLICEL internal 45)
		(primitive_site SLICE_X5Y67 SLICEX internal 43)
	)
	(tile 133 14 INT_X5Y69 INT 1
		(primitive_site TIEOFF_X9Y138 TIEOFF internal 3)
	)
	(tile 133 15 CLEXM_X5Y69 CLEXM 2
		(primitive_site SLICE_X6Y67 SLICEM internal 50)
		(primitive_site SLICE_X7Y67 SLICEX internal 43)
	)
	(tile 133 16 INT_X6Y69 INT 1
		(primitive_site TIEOFF_X11Y138 TIEOFF internal 3)
	)
	(tile 133 17 CLEXL_X6Y69 CLEXL 2
		(primitive_site SLICE_X8Y67 SLICEL internal 45)
		(primitive_site SLICE_X9Y67 SLICEX internal 43)
	)
	(tile 133 18 INT_X7Y69 INT 1
		(primitive_site TIEOFF_X13Y138 TIEOFF internal 3)
	)
	(tile 133 19 CLEXM_X7Y69 CLEXM 2
		(primitive_site SLICE_X10Y67 SLICEM internal 50)
		(primitive_site SLICE_X11Y67 SLICEX internal 43)
	)
	(tile 133 20 INT_X8Y69 INT 1
		(primitive_site TIEOFF_X15Y138 TIEOFF internal 3)
	)
	(tile 133 21 INT_INTERFACE_X8Y69 INT_INTERFACE 0
	)
	(tile 133 22 NULL_X22Y75 NULL 0
	)
	(tile 133 23 INT_X9Y69 INT 1
		(primitive_site TIEOFF_X16Y138 TIEOFF internal 3)
	)
	(tile 133 24 CLEXL_X9Y69 CLEXL 2
		(primitive_site SLICE_X12Y67 SLICEL internal 45)
		(primitive_site SLICE_X13Y67 SLICEX internal 43)
	)
	(tile 133 25 INT_X10Y69 INT 1
		(primitive_site TIEOFF_X17Y138 TIEOFF internal 3)
	)
	(tile 133 26 CLEXM_X10Y69 CLEXM 2
		(primitive_site SLICE_X14Y67 SLICEM internal 50)
		(primitive_site SLICE_X15Y67 SLICEX internal 43)
	)
	(tile 133 27 INT_X11Y69 INT 1
		(primitive_site TIEOFF_X18Y138 TIEOFF internal 3)
	)
	(tile 133 28 CLEXL_X11Y69 CLEXL 2
		(primitive_site SLICE_X16Y67 SLICEL internal 45)
		(primitive_site SLICE_X17Y67 SLICEX internal 43)
	)
	(tile 133 29 INT_X12Y69 INT 1
		(primitive_site TIEOFF_X19Y138 TIEOFF internal 3)
	)
	(tile 133 30 CLEXM_X12Y69 CLEXM 2
		(primitive_site SLICE_X18Y67 SLICEM internal 50)
		(primitive_site SLICE_X19Y67 SLICEX internal 43)
	)
	(tile 133 31 INT_X13Y69 INT 1
		(primitive_site TIEOFF_X20Y138 TIEOFF internal 3)
	)
	(tile 133 32 CLEXL_X13Y69 CLEXL 2
		(primitive_site SLICE_X20Y67 SLICEL internal 45)
		(primitive_site SLICE_X21Y67 SLICEX internal 43)
	)
	(tile 133 33 INT_BRAM_X14Y69 INT_BRAM 1
		(primitive_site TIEOFF_X21Y138 TIEOFF internal 3)
	)
	(tile 133 34 INT_INTERFACE_X14Y69 INT_INTERFACE 0
	)
	(tile 133 35 NULL_X35Y75 NULL 0
	)
	(tile 133 36 INT_X15Y69 INT 1
		(primitive_site TIEOFF_X22Y138 TIEOFF internal 3)
	)
	(tile 133 37 CLEXM_X15Y69 CLEXM 2
		(primitive_site SLICE_X22Y67 SLICEM internal 50)
		(primitive_site SLICE_X23Y67 SLICEX internal 43)
	)
	(tile 133 38 INT_X16Y69 INT 1
		(primitive_site TIEOFF_X23Y138 TIEOFF internal 3)
	)
	(tile 133 39 CLEXL_X16Y69 CLEXL 2
		(primitive_site SLICE_X24Y67 SLICEL internal 45)
		(primitive_site SLICE_X25Y67 SLICEX internal 43)
	)
	(tile 133 40 INT_X17Y69 INT 1
		(primitive_site TIEOFF_X24Y138 TIEOFF internal 3)
	)
	(tile 133 41 CLEXM_X17Y69 CLEXM 2
		(primitive_site SLICE_X26Y67 SLICEM internal 50)
		(primitive_site SLICE_X27Y67 SLICEX internal 43)
	)
	(tile 133 42 INT_X18Y69 INT 1
		(primitive_site TIEOFF_X25Y138 TIEOFF internal 3)
	)
	(tile 133 43 CLEXL_X18Y69 CLEXL 2
		(primitive_site SLICE_X28Y67 SLICEL internal 45)
		(primitive_site SLICE_X29Y67 SLICEX internal 43)
	)
	(tile 133 44 INT_X19Y69 INT 1
		(primitive_site TIEOFF_X26Y138 TIEOFF internal 3)
	)
	(tile 133 45 CLEXM_X19Y69 CLEXM 2
		(primitive_site SLICE_X30Y67 SLICEM internal 50)
		(primitive_site SLICE_X31Y67 SLICEX internal 43)
	)
	(tile 133 46 INT_X20Y69 INT 1
		(primitive_site TIEOFF_X28Y138 TIEOFF internal 3)
	)
	(tile 133 47 CLEXL_X20Y69 CLEXL 2
		(primitive_site SLICE_X32Y67 SLICEL internal 45)
		(primitive_site SLICE_X33Y67 SLICEX internal 43)
	)
	(tile 133 48 NULL_X48Y75 NULL 0
	)
	(tile 133 49 REG_V_X20Y69 REG_V 0
	)
	(tile 133 50 INT_X21Y69 INT 1
		(primitive_site TIEOFF_X31Y138 TIEOFF internal 3)
	)
	(tile 133 51 CLEXM_X21Y69 CLEXM 2
		(primitive_site SLICE_X34Y67 SLICEM internal 50)
		(primitive_site SLICE_X35Y67 SLICEX internal 43)
	)
	(tile 133 52 INT_X22Y69 INT 1
		(primitive_site TIEOFF_X33Y138 TIEOFF internal 3)
	)
	(tile 133 53 CLEXL_X22Y69 CLEXL 2
		(primitive_site SLICE_X36Y67 SLICEL internal 45)
		(primitive_site SLICE_X37Y67 SLICEX internal 43)
	)
	(tile 133 54 INT_X23Y69 INT 1
		(primitive_site TIEOFF_X35Y138 TIEOFF internal 3)
	)
	(tile 133 55 CLEXM_X23Y69 CLEXM 2
		(primitive_site SLICE_X38Y67 SLICEM internal 50)
		(primitive_site SLICE_X39Y67 SLICEX internal 43)
	)
	(tile 133 56 INT_X24Y69 INT 1
		(primitive_site TIEOFF_X36Y138 TIEOFF internal 3)
	)
	(tile 133 57 CLEXL_X24Y69 CLEXL 2
		(primitive_site SLICE_X40Y67 SLICEL internal 45)
		(primitive_site SLICE_X41Y67 SLICEX internal 43)
	)
	(tile 133 58 INT_X25Y69 INT 1
		(primitive_site TIEOFF_X37Y138 TIEOFF internal 3)
	)
	(tile 133 59 CLEXM_X25Y69 CLEXM 2
		(primitive_site SLICE_X42Y67 SLICEM internal 50)
		(primitive_site SLICE_X43Y67 SLICEX internal 43)
	)
	(tile 133 60 INT_X26Y69 INT 1
		(primitive_site TIEOFF_X38Y138 TIEOFF internal 3)
	)
	(tile 133 61 CLEXL_X26Y69 CLEXL 2
		(primitive_site SLICE_X44Y67 SLICEL internal 45)
		(primitive_site SLICE_X45Y67 SLICEX internal 43)
	)
	(tile 133 62 INT_BRAM_X27Y69 INT_BRAM 1
		(primitive_site TIEOFF_X39Y138 TIEOFF internal 3)
	)
	(tile 133 63 INT_INTERFACE_X27Y69 INT_INTERFACE 0
	)
	(tile 133 64 NULL_X64Y75 NULL 0
	)
	(tile 133 65 INT_X28Y69 INT 1
		(primitive_site TIEOFF_X40Y138 TIEOFF internal 3)
	)
	(tile 133 66 CLEXL_X28Y69 CLEXL 2
		(primitive_site SLICE_X46Y67 SLICEL internal 45)
		(primitive_site SLICE_X47Y67 SLICEX internal 43)
	)
	(tile 133 67 INT_X29Y69 INT 1
		(primitive_site TIEOFF_X41Y138 TIEOFF internal 3)
	)
	(tile 133 68 CLEXM_X29Y69 CLEXM 2
		(primitive_site SLICE_X48Y67 SLICEM internal 50)
		(primitive_site SLICE_X49Y67 SLICEX internal 43)
	)
	(tile 133 69 INT_X30Y69 INT 1
		(primitive_site TIEOFF_X42Y138 TIEOFF internal 3)
	)
	(tile 133 70 CLEXL_X30Y69 CLEXL 2
		(primitive_site SLICE_X50Y67 SLICEL internal 45)
		(primitive_site SLICE_X51Y67 SLICEX internal 43)
	)
	(tile 133 71 INT_X31Y69 INT 1
		(primitive_site TIEOFF_X43Y138 TIEOFF internal 3)
	)
	(tile 133 72 CLEXM_X31Y69 CLEXM 2
		(primitive_site SLICE_X52Y67 SLICEM internal 50)
		(primitive_site SLICE_X53Y67 SLICEX internal 43)
	)
	(tile 133 73 INT_X32Y69 INT 1
		(primitive_site TIEOFF_X44Y138 TIEOFF internal 3)
	)
	(tile 133 74 CLEXL_X32Y69 CLEXL 2
		(primitive_site SLICE_X54Y67 SLICEL internal 45)
		(primitive_site SLICE_X55Y67 SLICEX internal 43)
	)
	(tile 133 75 INT_X33Y69 INT 1
		(primitive_site TIEOFF_X45Y138 TIEOFF internal 3)
	)
	(tile 133 76 INT_INTERFACE_X33Y69 INT_INTERFACE 0
	)
	(tile 133 77 NULL_X77Y75 NULL 0
	)
	(tile 133 78 INT_X34Y69 INT 1
		(primitive_site TIEOFF_X46Y138 TIEOFF internal 3)
	)
	(tile 133 79 CLEXM_X34Y69 CLEXM 2
		(primitive_site SLICE_X56Y67 SLICEM internal 50)
		(primitive_site SLICE_X57Y67 SLICEX internal 43)
	)
	(tile 133 80 INT_X35Y69 INT 1
		(primitive_site TIEOFF_X48Y138 TIEOFF internal 3)
	)
	(tile 133 81 CLEXL_X35Y69 CLEXL 2
		(primitive_site SLICE_X58Y67 SLICEL internal 45)
		(primitive_site SLICE_X59Y67 SLICEX internal 43)
	)
	(tile 133 82 INT_X36Y69 INT 1
		(primitive_site TIEOFF_X50Y138 TIEOFF internal 3)
	)
	(tile 133 83 INT_INTERFACE_X36Y69 INT_INTERFACE 0
	)
	(tile 133 84 NULL_X84Y75 NULL 0
	)
	(tile 133 85 INT_X37Y69 INT 1
		(primitive_site TIEOFF_X51Y138 TIEOFF internal 3)
	)
	(tile 133 86 CLEXM_X37Y69 CLEXM 2
		(primitive_site SLICE_X60Y67 SLICEM internal 50)
		(primitive_site SLICE_X61Y67 SLICEX internal 43)
	)
	(tile 133 87 INT_X38Y69 INT 1
		(primitive_site TIEOFF_X53Y138 TIEOFF internal 3)
	)
	(tile 133 88 CLEXL_X38Y69 CLEXL 2
		(primitive_site SLICE_X62Y67 SLICEL internal 45)
		(primitive_site SLICE_X63Y67 SLICEX internal 43)
	)
	(tile 133 89 INT_BRAM_X39Y69 INT_BRAM 1
		(primitive_site TIEOFF_X55Y138 TIEOFF internal 3)
	)
	(tile 133 90 INT_INTERFACE_X39Y69 INT_INTERFACE 0
	)
	(tile 133 91 NULL_X91Y75 NULL 0
	)
	(tile 133 92 INT_X40Y69 INT 1
		(primitive_site TIEOFF_X56Y138 TIEOFF internal 3)
	)
	(tile 133 93 CLEXM_X40Y69 CLEXM 2
		(primitive_site SLICE_X64Y67 SLICEM internal 50)
		(primitive_site SLICE_X65Y67 SLICEX internal 43)
	)
	(tile 133 94 INT_X41Y69 INT 1
		(primitive_site TIEOFF_X58Y138 TIEOFF internal 3)
	)
	(tile 133 95 CLEXL_X41Y69 CLEXL 2
		(primitive_site SLICE_X66Y67 SLICEL internal 45)
		(primitive_site SLICE_X67Y67 SLICEX internal 43)
	)
	(tile 133 96 IOI_INT_X42Y69 IOI_INT 1
		(primitive_site TIEOFF_X60Y138 TIEOFF internal 3)
	)
	(tile 133 97 RIOI_X42Y69 RIOI 7
		(primitive_site OLOGIC_X17Y68 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y68 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y68 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y69 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y69 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y69 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y138 TIEOFF internal 3)
	)
	(tile 133 98 MCB_INT_BOT_X42Y69 MCB_INT_BOT 0
	)
	(tile 133 99 IOI_RTERM_X99Y75 IOI_RTERM 0
	)
	(tile 133 100 RIOB_X42Y69 RIOB 2
		(primitive_site V22 IOBS bonded 8)
		(primitive_site V21 IOBM bonded 8)
	)
	(tile 134 0 LIOB_X0Y68 LIOB 2
		(primitive_site M6 IOBM bonded 8)
		(primitive_site L6 IOBS bonded 8)
	)
	(tile 134 1 IOI_LTERM_X1Y74 IOI_LTERM 0
	)
	(tile 134 2 LIOI_INT_X0Y68 LIOI_INT 1
		(primitive_site TIEOFF_X0Y136 TIEOFF internal 3)
	)
	(tile 134 3 LIOI_X0Y68 LIOI 7
		(primitive_site OLOGIC_X0Y66 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y66 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y66 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y67 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y67 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y67 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y136 TIEOFF internal 3)
	)
	(tile 134 4 MCB_CAP_INT_X0Y68 MCB_CAP_INT 0
	)
	(tile 134 5 INT_X1Y68 INT 1
		(primitive_site TIEOFF_X2Y136 TIEOFF internal 3)
	)
	(tile 134 6 CLEXL_X1Y68 CLEXL 2
		(primitive_site SLICE_X0Y66 SLICEL internal 45)
		(primitive_site SLICE_X1Y66 SLICEX internal 43)
	)
	(tile 134 7 INT_X2Y68 INT 1
		(primitive_site TIEOFF_X4Y136 TIEOFF internal 3)
	)
	(tile 134 8 CLEXM_X2Y68 CLEXM 2
		(primitive_site SLICE_X2Y66 SLICEM internal 50)
		(primitive_site SLICE_X3Y66 SLICEX internal 43)
	)
	(tile 134 9 INT_BRAM_X3Y68 INT_BRAM 1
		(primitive_site TIEOFF_X6Y136 TIEOFF internal 3)
	)
	(tile 134 10 INT_INTERFACE_X3Y68 INT_INTERFACE 0
	)
	(tile 134 11 BRAMSITE2_X3Y68 BRAMSITE2 3
		(primitive_site RAMB16_X0Y34 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y34 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y35 RAMB8BWER internal 110)
	)
	(tile 134 12 INT_X4Y68 INT 1
		(primitive_site TIEOFF_X7Y136 TIEOFF internal 3)
	)
	(tile 134 13 CLEXL_X4Y68 CLEXL 2
		(primitive_site SLICE_X4Y66 SLICEL internal 45)
		(primitive_site SLICE_X5Y66 SLICEX internal 43)
	)
	(tile 134 14 INT_X5Y68 INT 1
		(primitive_site TIEOFF_X9Y136 TIEOFF internal 3)
	)
	(tile 134 15 CLEXM_X5Y68 CLEXM 2
		(primitive_site SLICE_X6Y66 SLICEM internal 50)
		(primitive_site SLICE_X7Y66 SLICEX internal 43)
	)
	(tile 134 16 INT_X6Y68 INT 1
		(primitive_site TIEOFF_X11Y136 TIEOFF internal 3)
	)
	(tile 134 17 CLEXL_X6Y68 CLEXL 2
		(primitive_site SLICE_X8Y66 SLICEL internal 45)
		(primitive_site SLICE_X9Y66 SLICEX internal 43)
	)
	(tile 134 18 INT_X7Y68 INT 1
		(primitive_site TIEOFF_X13Y136 TIEOFF internal 3)
	)
	(tile 134 19 CLEXM_X7Y68 CLEXM 2
		(primitive_site SLICE_X10Y66 SLICEM internal 50)
		(primitive_site SLICE_X11Y66 SLICEX internal 43)
	)
	(tile 134 20 INT_X8Y68 INT 1
		(primitive_site TIEOFF_X15Y136 TIEOFF internal 3)
	)
	(tile 134 21 INT_INTERFACE_X8Y68 INT_INTERFACE 0
	)
	(tile 134 22 MACCSITE2_X8Y68 MACCSITE2 1
		(primitive_site DSP48_X0Y17 DSP48A1 internal 346)
	)
	(tile 134 23 INT_X9Y68 INT 1
		(primitive_site TIEOFF_X16Y136 TIEOFF internal 3)
	)
	(tile 134 24 CLEXL_X9Y68 CLEXL 2
		(primitive_site SLICE_X12Y66 SLICEL internal 45)
		(primitive_site SLICE_X13Y66 SLICEX internal 43)
	)
	(tile 134 25 INT_X10Y68 INT 1
		(primitive_site TIEOFF_X17Y136 TIEOFF internal 3)
	)
	(tile 134 26 CLEXM_X10Y68 CLEXM 2
		(primitive_site SLICE_X14Y66 SLICEM internal 50)
		(primitive_site SLICE_X15Y66 SLICEX internal 43)
	)
	(tile 134 27 INT_X11Y68 INT 1
		(primitive_site TIEOFF_X18Y136 TIEOFF internal 3)
	)
	(tile 134 28 CLEXL_X11Y68 CLEXL 2
		(primitive_site SLICE_X16Y66 SLICEL internal 45)
		(primitive_site SLICE_X17Y66 SLICEX internal 43)
	)
	(tile 134 29 INT_X12Y68 INT 1
		(primitive_site TIEOFF_X19Y136 TIEOFF internal 3)
	)
	(tile 134 30 CLEXM_X12Y68 CLEXM 2
		(primitive_site SLICE_X18Y66 SLICEM internal 50)
		(primitive_site SLICE_X19Y66 SLICEX internal 43)
	)
	(tile 134 31 INT_X13Y68 INT 1
		(primitive_site TIEOFF_X20Y136 TIEOFF internal 3)
	)
	(tile 134 32 CLEXL_X13Y68 CLEXL 2
		(primitive_site SLICE_X20Y66 SLICEL internal 45)
		(primitive_site SLICE_X21Y66 SLICEX internal 43)
	)
	(tile 134 33 INT_BRAM_X14Y68 INT_BRAM 1
		(primitive_site TIEOFF_X21Y136 TIEOFF internal 3)
	)
	(tile 134 34 INT_INTERFACE_X14Y68 INT_INTERFACE 0
	)
	(tile 134 35 BRAMSITE2_X14Y68 BRAMSITE2 3
		(primitive_site RAMB16_X1Y34 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y34 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y35 RAMB8BWER internal 110)
	)
	(tile 134 36 INT_X15Y68 INT 1
		(primitive_site TIEOFF_X22Y136 TIEOFF internal 3)
	)
	(tile 134 37 CLEXM_X15Y68 CLEXM 2
		(primitive_site SLICE_X22Y66 SLICEM internal 50)
		(primitive_site SLICE_X23Y66 SLICEX internal 43)
	)
	(tile 134 38 INT_X16Y68 INT 1
		(primitive_site TIEOFF_X23Y136 TIEOFF internal 3)
	)
	(tile 134 39 CLEXL_X16Y68 CLEXL 2
		(primitive_site SLICE_X24Y66 SLICEL internal 45)
		(primitive_site SLICE_X25Y66 SLICEX internal 43)
	)
	(tile 134 40 INT_X17Y68 INT 1
		(primitive_site TIEOFF_X24Y136 TIEOFF internal 3)
	)
	(tile 134 41 CLEXM_X17Y68 CLEXM 2
		(primitive_site SLICE_X26Y66 SLICEM internal 50)
		(primitive_site SLICE_X27Y66 SLICEX internal 43)
	)
	(tile 134 42 INT_X18Y68 INT 1
		(primitive_site TIEOFF_X25Y136 TIEOFF internal 3)
	)
	(tile 134 43 CLEXL_X18Y68 CLEXL 2
		(primitive_site SLICE_X28Y66 SLICEL internal 45)
		(primitive_site SLICE_X29Y66 SLICEX internal 43)
	)
	(tile 134 44 INT_X19Y68 INT 1
		(primitive_site TIEOFF_X26Y136 TIEOFF internal 3)
	)
	(tile 134 45 CLEXM_X19Y68 CLEXM 2
		(primitive_site SLICE_X30Y66 SLICEM internal 50)
		(primitive_site SLICE_X31Y66 SLICEX internal 43)
	)
	(tile 134 46 INT_X20Y68 INT 1
		(primitive_site TIEOFF_X28Y136 TIEOFF internal 3)
	)
	(tile 134 47 CLEXL_X20Y68 CLEXL 2
		(primitive_site SLICE_X32Y66 SLICEL internal 45)
		(primitive_site SLICE_X33Y66 SLICEX internal 43)
	)
	(tile 134 48 NULL_X48Y74 NULL 0
	)
	(tile 134 49 REG_V_X20Y68 REG_V 0
	)
	(tile 134 50 INT_X21Y68 INT 1
		(primitive_site TIEOFF_X31Y136 TIEOFF internal 3)
	)
	(tile 134 51 CLEXM_X21Y68 CLEXM 2
		(primitive_site SLICE_X34Y66 SLICEM internal 50)
		(primitive_site SLICE_X35Y66 SLICEX internal 43)
	)
	(tile 134 52 INT_X22Y68 INT 1
		(primitive_site TIEOFF_X33Y136 TIEOFF internal 3)
	)
	(tile 134 53 CLEXL_X22Y68 CLEXL 2
		(primitive_site SLICE_X36Y66 SLICEL internal 45)
		(primitive_site SLICE_X37Y66 SLICEX internal 43)
	)
	(tile 134 54 INT_X23Y68 INT 1
		(primitive_site TIEOFF_X35Y136 TIEOFF internal 3)
	)
	(tile 134 55 CLEXM_X23Y68 CLEXM 2
		(primitive_site SLICE_X38Y66 SLICEM internal 50)
		(primitive_site SLICE_X39Y66 SLICEX internal 43)
	)
	(tile 134 56 INT_X24Y68 INT 1
		(primitive_site TIEOFF_X36Y136 TIEOFF internal 3)
	)
	(tile 134 57 CLEXL_X24Y68 CLEXL 2
		(primitive_site SLICE_X40Y66 SLICEL internal 45)
		(primitive_site SLICE_X41Y66 SLICEX internal 43)
	)
	(tile 134 58 INT_X25Y68 INT 1
		(primitive_site TIEOFF_X37Y136 TIEOFF internal 3)
	)
	(tile 134 59 CLEXM_X25Y68 CLEXM 2
		(primitive_site SLICE_X42Y66 SLICEM internal 50)
		(primitive_site SLICE_X43Y66 SLICEX internal 43)
	)
	(tile 134 60 INT_X26Y68 INT 1
		(primitive_site TIEOFF_X38Y136 TIEOFF internal 3)
	)
	(tile 134 61 CLEXL_X26Y68 CLEXL 2
		(primitive_site SLICE_X44Y66 SLICEL internal 45)
		(primitive_site SLICE_X45Y66 SLICEX internal 43)
	)
	(tile 134 62 INT_BRAM_X27Y68 INT_BRAM 1
		(primitive_site TIEOFF_X39Y136 TIEOFF internal 3)
	)
	(tile 134 63 INT_INTERFACE_X27Y68 INT_INTERFACE 0
	)
	(tile 134 64 BRAMSITE2_X27Y68 BRAMSITE2 3
		(primitive_site RAMB16_X2Y34 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y34 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y35 RAMB8BWER internal 110)
	)
	(tile 134 65 INT_X28Y68 INT 1
		(primitive_site TIEOFF_X40Y136 TIEOFF internal 3)
	)
	(tile 134 66 CLEXL_X28Y68 CLEXL 2
		(primitive_site SLICE_X46Y66 SLICEL internal 45)
		(primitive_site SLICE_X47Y66 SLICEX internal 43)
	)
	(tile 134 67 INT_X29Y68 INT 1
		(primitive_site TIEOFF_X41Y136 TIEOFF internal 3)
	)
	(tile 134 68 CLEXM_X29Y68 CLEXM 2
		(primitive_site SLICE_X48Y66 SLICEM internal 50)
		(primitive_site SLICE_X49Y66 SLICEX internal 43)
	)
	(tile 134 69 INT_X30Y68 INT 1
		(primitive_site TIEOFF_X42Y136 TIEOFF internal 3)
	)
	(tile 134 70 CLEXL_X30Y68 CLEXL 2
		(primitive_site SLICE_X50Y66 SLICEL internal 45)
		(primitive_site SLICE_X51Y66 SLICEX internal 43)
	)
	(tile 134 71 INT_X31Y68 INT 1
		(primitive_site TIEOFF_X43Y136 TIEOFF internal 3)
	)
	(tile 134 72 CLEXM_X31Y68 CLEXM 2
		(primitive_site SLICE_X52Y66 SLICEM internal 50)
		(primitive_site SLICE_X53Y66 SLICEX internal 43)
	)
	(tile 134 73 INT_X32Y68 INT 1
		(primitive_site TIEOFF_X44Y136 TIEOFF internal 3)
	)
	(tile 134 74 CLEXL_X32Y68 CLEXL 2
		(primitive_site SLICE_X54Y66 SLICEL internal 45)
		(primitive_site SLICE_X55Y66 SLICEX internal 43)
	)
	(tile 134 75 INT_X33Y68 INT 1
		(primitive_site TIEOFF_X45Y136 TIEOFF internal 3)
	)
	(tile 134 76 INT_INTERFACE_X33Y68 INT_INTERFACE 0
	)
	(tile 134 77 MACCSITE2_X33Y68 MACCSITE2 1
		(primitive_site DSP48_X1Y17 DSP48A1 internal 346)
	)
	(tile 134 78 INT_X34Y68 INT 1
		(primitive_site TIEOFF_X46Y136 TIEOFF internal 3)
	)
	(tile 134 79 CLEXM_X34Y68 CLEXM 2
		(primitive_site SLICE_X56Y66 SLICEM internal 50)
		(primitive_site SLICE_X57Y66 SLICEX internal 43)
	)
	(tile 134 80 INT_X35Y68 INT 1
		(primitive_site TIEOFF_X48Y136 TIEOFF internal 3)
	)
	(tile 134 81 CLEXL_X35Y68 CLEXL 2
		(primitive_site SLICE_X58Y66 SLICEL internal 45)
		(primitive_site SLICE_X59Y66 SLICEX internal 43)
	)
	(tile 134 82 INT_X36Y68 INT 1
		(primitive_site TIEOFF_X50Y136 TIEOFF internal 3)
	)
	(tile 134 83 INT_INTERFACE_X36Y68 INT_INTERFACE 0
	)
	(tile 134 84 MACCSITE2_X36Y68 MACCSITE2 1
		(primitive_site DSP48_X2Y17 DSP48A1 internal 346)
	)
	(tile 134 85 INT_X37Y68 INT 1
		(primitive_site TIEOFF_X51Y136 TIEOFF internal 3)
	)
	(tile 134 86 CLEXM_X37Y68 CLEXM 2
		(primitive_site SLICE_X60Y66 SLICEM internal 50)
		(primitive_site SLICE_X61Y66 SLICEX internal 43)
	)
	(tile 134 87 INT_X38Y68 INT 1
		(primitive_site TIEOFF_X53Y136 TIEOFF internal 3)
	)
	(tile 134 88 CLEXL_X38Y68 CLEXL 2
		(primitive_site SLICE_X62Y66 SLICEL internal 45)
		(primitive_site SLICE_X63Y66 SLICEX internal 43)
	)
	(tile 134 89 INT_BRAM_X39Y68 INT_BRAM 1
		(primitive_site TIEOFF_X55Y136 TIEOFF internal 3)
	)
	(tile 134 90 INT_INTERFACE_X39Y68 INT_INTERFACE 0
	)
	(tile 134 91 BRAMSITE2_X39Y68 BRAMSITE2 3
		(primitive_site RAMB16_X3Y34 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y34 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y35 RAMB8BWER internal 110)
	)
	(tile 134 92 INT_X40Y68 INT 1
		(primitive_site TIEOFF_X56Y136 TIEOFF internal 3)
	)
	(tile 134 93 CLEXM_X40Y68 CLEXM 2
		(primitive_site SLICE_X64Y66 SLICEM internal 50)
		(primitive_site SLICE_X65Y66 SLICEX internal 43)
	)
	(tile 134 94 INT_X41Y68 INT 1
		(primitive_site TIEOFF_X58Y136 TIEOFF internal 3)
	)
	(tile 134 95 CLEXL_X41Y68 CLEXL 2
		(primitive_site SLICE_X66Y66 SLICEL internal 45)
		(primitive_site SLICE_X67Y66 SLICEX internal 43)
	)
	(tile 134 96 IOI_INT_X42Y68 IOI_INT 1
		(primitive_site TIEOFF_X60Y136 TIEOFF internal 3)
	)
	(tile 134 97 RIOI_X42Y68 RIOI 7
		(primitive_site OLOGIC_X17Y66 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y66 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y66 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y67 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y67 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y67 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y136 TIEOFF internal 3)
	)
	(tile 134 98 MCB_CAP_INT_X42Y68 MCB_CAP_INT 0
	)
	(tile 134 99 IOI_RTERM_X99Y74 IOI_RTERM 0
	)
	(tile 134 100 RIOB_X42Y68 RIOB 2
		(primitive_site W22 IOBS bonded 8)
		(primitive_site W20 IOBM bonded 8)
	)
	(tile 135 0 LIOB_X0Y67 LIOB 2
		(primitive_site PAD319 IOBM unbonded 8)
		(primitive_site PAD320 IOBS unbonded 8)
	)
	(tile 135 1 IOI_LTERM_X1Y73 IOI_LTERM 0
	)
	(tile 135 2 LIOI_INT_X0Y67 LIOI_INT 1
		(primitive_site TIEOFF_X0Y134 TIEOFF internal 3)
	)
	(tile 135 3 LIOI_X0Y67 LIOI 7
		(primitive_site OLOGIC_X0Y64 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y64 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y64 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y65 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y65 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y65 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y134 TIEOFF internal 3)
	)
	(tile 135 4 MCB_CAP_INT_X0Y67 MCB_CAP_INT 0
	)
	(tile 135 5 INT_X1Y67 INT 1
		(primitive_site TIEOFF_X2Y134 TIEOFF internal 3)
	)
	(tile 135 6 CLEXL_X1Y67 CLEXL 2
		(primitive_site SLICE_X0Y65 SLICEL internal 45)
		(primitive_site SLICE_X1Y65 SLICEX internal 43)
	)
	(tile 135 7 INT_X2Y67 INT 1
		(primitive_site TIEOFF_X4Y134 TIEOFF internal 3)
	)
	(tile 135 8 CLEXM_X2Y67 CLEXM 2
		(primitive_site SLICE_X2Y65 SLICEM internal 50)
		(primitive_site SLICE_X3Y65 SLICEX internal 43)
	)
	(tile 135 9 INT_BRAM_X3Y67 INT_BRAM 1
		(primitive_site TIEOFF_X6Y134 TIEOFF internal 3)
	)
	(tile 135 10 INT_INTERFACE_X3Y67 INT_INTERFACE 0
	)
	(tile 135 11 NULL_X11Y73 NULL 0
	)
	(tile 135 12 INT_X4Y67 INT 1
		(primitive_site TIEOFF_X7Y134 TIEOFF internal 3)
	)
	(tile 135 13 CLEXL_X4Y67 CLEXL 2
		(primitive_site SLICE_X4Y65 SLICEL internal 45)
		(primitive_site SLICE_X5Y65 SLICEX internal 43)
	)
	(tile 135 14 INT_X5Y67 INT 1
		(primitive_site TIEOFF_X9Y134 TIEOFF internal 3)
	)
	(tile 135 15 CLEXM_X5Y67 CLEXM 2
		(primitive_site SLICE_X6Y65 SLICEM internal 50)
		(primitive_site SLICE_X7Y65 SLICEX internal 43)
	)
	(tile 135 16 INT_X6Y67 INT 1
		(primitive_site TIEOFF_X11Y134 TIEOFF internal 3)
	)
	(tile 135 17 CLEXL_X6Y67 CLEXL 2
		(primitive_site SLICE_X8Y65 SLICEL internal 45)
		(primitive_site SLICE_X9Y65 SLICEX internal 43)
	)
	(tile 135 18 INT_X7Y67 INT 1
		(primitive_site TIEOFF_X13Y134 TIEOFF internal 3)
	)
	(tile 135 19 CLEXM_X7Y67 CLEXM 2
		(primitive_site SLICE_X10Y65 SLICEM internal 50)
		(primitive_site SLICE_X11Y65 SLICEX internal 43)
	)
	(tile 135 20 INT_X8Y67 INT 1
		(primitive_site TIEOFF_X15Y134 TIEOFF internal 3)
	)
	(tile 135 21 INT_INTERFACE_X8Y67 INT_INTERFACE 0
	)
	(tile 135 22 NULL_X22Y73 NULL 0
	)
	(tile 135 23 INT_X9Y67 INT 1
		(primitive_site TIEOFF_X16Y134 TIEOFF internal 3)
	)
	(tile 135 24 CLEXL_X9Y67 CLEXL 2
		(primitive_site SLICE_X12Y65 SLICEL internal 45)
		(primitive_site SLICE_X13Y65 SLICEX internal 43)
	)
	(tile 135 25 INT_X10Y67 INT 1
		(primitive_site TIEOFF_X17Y134 TIEOFF internal 3)
	)
	(tile 135 26 CLEXM_X10Y67 CLEXM 2
		(primitive_site SLICE_X14Y65 SLICEM internal 50)
		(primitive_site SLICE_X15Y65 SLICEX internal 43)
	)
	(tile 135 27 INT_X11Y67 INT 1
		(primitive_site TIEOFF_X18Y134 TIEOFF internal 3)
	)
	(tile 135 28 CLEXL_X11Y67 CLEXL 2
		(primitive_site SLICE_X16Y65 SLICEL internal 45)
		(primitive_site SLICE_X17Y65 SLICEX internal 43)
	)
	(tile 135 29 INT_X12Y67 INT 1
		(primitive_site TIEOFF_X19Y134 TIEOFF internal 3)
	)
	(tile 135 30 CLEXM_X12Y67 CLEXM 2
		(primitive_site SLICE_X18Y65 SLICEM internal 50)
		(primitive_site SLICE_X19Y65 SLICEX internal 43)
	)
	(tile 135 31 INT_X13Y67 INT 1
		(primitive_site TIEOFF_X20Y134 TIEOFF internal 3)
	)
	(tile 135 32 CLEXL_X13Y67 CLEXL 2
		(primitive_site SLICE_X20Y65 SLICEL internal 45)
		(primitive_site SLICE_X21Y65 SLICEX internal 43)
	)
	(tile 135 33 INT_BRAM_X14Y67 INT_BRAM 1
		(primitive_site TIEOFF_X21Y134 TIEOFF internal 3)
	)
	(tile 135 34 INT_INTERFACE_X14Y67 INT_INTERFACE 0
	)
	(tile 135 35 NULL_X35Y73 NULL 0
	)
	(tile 135 36 INT_X15Y67 INT 1
		(primitive_site TIEOFF_X22Y134 TIEOFF internal 3)
	)
	(tile 135 37 CLEXM_X15Y67 CLEXM 2
		(primitive_site SLICE_X22Y65 SLICEM internal 50)
		(primitive_site SLICE_X23Y65 SLICEX internal 43)
	)
	(tile 135 38 INT_X16Y67 INT 1
		(primitive_site TIEOFF_X23Y134 TIEOFF internal 3)
	)
	(tile 135 39 CLEXL_X16Y67 CLEXL 2
		(primitive_site SLICE_X24Y65 SLICEL internal 45)
		(primitive_site SLICE_X25Y65 SLICEX internal 43)
	)
	(tile 135 40 INT_X17Y67 INT 1
		(primitive_site TIEOFF_X24Y134 TIEOFF internal 3)
	)
	(tile 135 41 CLEXM_X17Y67 CLEXM 2
		(primitive_site SLICE_X26Y65 SLICEM internal 50)
		(primitive_site SLICE_X27Y65 SLICEX internal 43)
	)
	(tile 135 42 INT_X18Y67 INT 1
		(primitive_site TIEOFF_X25Y134 TIEOFF internal 3)
	)
	(tile 135 43 CLEXL_X18Y67 CLEXL 2
		(primitive_site SLICE_X28Y65 SLICEL internal 45)
		(primitive_site SLICE_X29Y65 SLICEX internal 43)
	)
	(tile 135 44 INT_X19Y67 INT 1
		(primitive_site TIEOFF_X26Y134 TIEOFF internal 3)
	)
	(tile 135 45 CLEXM_X19Y67 CLEXM 2
		(primitive_site SLICE_X30Y65 SLICEM internal 50)
		(primitive_site SLICE_X31Y65 SLICEX internal 43)
	)
	(tile 135 46 INT_X20Y67 INT 1
		(primitive_site TIEOFF_X28Y134 TIEOFF internal 3)
	)
	(tile 135 47 CLEXL_X20Y67 CLEXL 2
		(primitive_site SLICE_X32Y65 SLICEL internal 45)
		(primitive_site SLICE_X33Y65 SLICEX internal 43)
	)
	(tile 135 48 NULL_X48Y73 NULL 0
	)
	(tile 135 49 REG_V_X20Y67 REG_V 0
	)
	(tile 135 50 INT_X21Y67 INT 1
		(primitive_site TIEOFF_X31Y134 TIEOFF internal 3)
	)
	(tile 135 51 CLEXM_X21Y67 CLEXM 2
		(primitive_site SLICE_X34Y65 SLICEM internal 50)
		(primitive_site SLICE_X35Y65 SLICEX internal 43)
	)
	(tile 135 52 INT_X22Y67 INT 1
		(primitive_site TIEOFF_X33Y134 TIEOFF internal 3)
	)
	(tile 135 53 CLEXL_X22Y67 CLEXL 2
		(primitive_site SLICE_X36Y65 SLICEL internal 45)
		(primitive_site SLICE_X37Y65 SLICEX internal 43)
	)
	(tile 135 54 INT_X23Y67 INT 1
		(primitive_site TIEOFF_X35Y134 TIEOFF internal 3)
	)
	(tile 135 55 CLEXM_X23Y67 CLEXM 2
		(primitive_site SLICE_X38Y65 SLICEM internal 50)
		(primitive_site SLICE_X39Y65 SLICEX internal 43)
	)
	(tile 135 56 INT_X24Y67 INT 1
		(primitive_site TIEOFF_X36Y134 TIEOFF internal 3)
	)
	(tile 135 57 CLEXL_X24Y67 CLEXL 2
		(primitive_site SLICE_X40Y65 SLICEL internal 45)
		(primitive_site SLICE_X41Y65 SLICEX internal 43)
	)
	(tile 135 58 INT_X25Y67 INT 1
		(primitive_site TIEOFF_X37Y134 TIEOFF internal 3)
	)
	(tile 135 59 CLEXM_X25Y67 CLEXM 2
		(primitive_site SLICE_X42Y65 SLICEM internal 50)
		(primitive_site SLICE_X43Y65 SLICEX internal 43)
	)
	(tile 135 60 INT_X26Y67 INT 1
		(primitive_site TIEOFF_X38Y134 TIEOFF internal 3)
	)
	(tile 135 61 CLEXL_X26Y67 CLEXL 2
		(primitive_site SLICE_X44Y65 SLICEL internal 45)
		(primitive_site SLICE_X45Y65 SLICEX internal 43)
	)
	(tile 135 62 INT_BRAM_X27Y67 INT_BRAM 1
		(primitive_site TIEOFF_X39Y134 TIEOFF internal 3)
	)
	(tile 135 63 INT_INTERFACE_X27Y67 INT_INTERFACE 0
	)
	(tile 135 64 NULL_X64Y73 NULL 0
	)
	(tile 135 65 INT_X28Y67 INT 1
		(primitive_site TIEOFF_X40Y134 TIEOFF internal 3)
	)
	(tile 135 66 CLEXL_X28Y67 CLEXL 2
		(primitive_site SLICE_X46Y65 SLICEL internal 45)
		(primitive_site SLICE_X47Y65 SLICEX internal 43)
	)
	(tile 135 67 INT_X29Y67 INT 1
		(primitive_site TIEOFF_X41Y134 TIEOFF internal 3)
	)
	(tile 135 68 CLEXM_X29Y67 CLEXM 2
		(primitive_site SLICE_X48Y65 SLICEM internal 50)
		(primitive_site SLICE_X49Y65 SLICEX internal 43)
	)
	(tile 135 69 INT_X30Y67 INT 1
		(primitive_site TIEOFF_X42Y134 TIEOFF internal 3)
	)
	(tile 135 70 CLEXL_X30Y67 CLEXL 2
		(primitive_site SLICE_X50Y65 SLICEL internal 45)
		(primitive_site SLICE_X51Y65 SLICEX internal 43)
	)
	(tile 135 71 INT_X31Y67 INT 1
		(primitive_site TIEOFF_X43Y134 TIEOFF internal 3)
	)
	(tile 135 72 CLEXM_X31Y67 CLEXM 2
		(primitive_site SLICE_X52Y65 SLICEM internal 50)
		(primitive_site SLICE_X53Y65 SLICEX internal 43)
	)
	(tile 135 73 INT_X32Y67 INT 1
		(primitive_site TIEOFF_X44Y134 TIEOFF internal 3)
	)
	(tile 135 74 CLEXL_X32Y67 CLEXL 2
		(primitive_site SLICE_X54Y65 SLICEL internal 45)
		(primitive_site SLICE_X55Y65 SLICEX internal 43)
	)
	(tile 135 75 INT_X33Y67 INT 1
		(primitive_site TIEOFF_X45Y134 TIEOFF internal 3)
	)
	(tile 135 76 INT_INTERFACE_X33Y67 INT_INTERFACE 0
	)
	(tile 135 77 NULL_X77Y73 NULL 0
	)
	(tile 135 78 INT_X34Y67 INT 1
		(primitive_site TIEOFF_X46Y134 TIEOFF internal 3)
	)
	(tile 135 79 CLEXM_X34Y67 CLEXM 2
		(primitive_site SLICE_X56Y65 SLICEM internal 50)
		(primitive_site SLICE_X57Y65 SLICEX internal 43)
	)
	(tile 135 80 INT_X35Y67 INT 1
		(primitive_site TIEOFF_X48Y134 TIEOFF internal 3)
	)
	(tile 135 81 CLEXL_X35Y67 CLEXL 2
		(primitive_site SLICE_X58Y65 SLICEL internal 45)
		(primitive_site SLICE_X59Y65 SLICEX internal 43)
	)
	(tile 135 82 INT_X36Y67 INT 1
		(primitive_site TIEOFF_X50Y134 TIEOFF internal 3)
	)
	(tile 135 83 INT_INTERFACE_X36Y67 INT_INTERFACE 0
	)
	(tile 135 84 NULL_X84Y73 NULL 0
	)
	(tile 135 85 INT_X37Y67 INT 1
		(primitive_site TIEOFF_X51Y134 TIEOFF internal 3)
	)
	(tile 135 86 CLEXM_X37Y67 CLEXM 2
		(primitive_site SLICE_X60Y65 SLICEM internal 50)
		(primitive_site SLICE_X61Y65 SLICEX internal 43)
	)
	(tile 135 87 INT_X38Y67 INT 1
		(primitive_site TIEOFF_X53Y134 TIEOFF internal 3)
	)
	(tile 135 88 CLEXL_X38Y67 CLEXL 2
		(primitive_site SLICE_X62Y65 SLICEL internal 45)
		(primitive_site SLICE_X63Y65 SLICEX internal 43)
	)
	(tile 135 89 INT_BRAM_X39Y67 INT_BRAM 1
		(primitive_site TIEOFF_X55Y134 TIEOFF internal 3)
	)
	(tile 135 90 INT_INTERFACE_X39Y67 INT_INTERFACE 0
	)
	(tile 135 91 NULL_X91Y73 NULL 0
	)
	(tile 135 92 INT_X40Y67 INT 1
		(primitive_site TIEOFF_X56Y134 TIEOFF internal 3)
	)
	(tile 135 93 CLEXM_X40Y67 CLEXM 2
		(primitive_site SLICE_X64Y65 SLICEM internal 50)
		(primitive_site SLICE_X65Y65 SLICEX internal 43)
	)
	(tile 135 94 INT_X41Y67 INT 1
		(primitive_site TIEOFF_X58Y134 TIEOFF internal 3)
	)
	(tile 135 95 CLEXL_X41Y67 CLEXL 2
		(primitive_site SLICE_X66Y65 SLICEL internal 45)
		(primitive_site SLICE_X67Y65 SLICEX internal 43)
	)
	(tile 135 96 IOI_INT_X42Y67 IOI_INT 1
		(primitive_site TIEOFF_X60Y134 TIEOFF internal 3)
	)
	(tile 135 97 RIOI_X42Y67 RIOI 7
		(primitive_site OLOGIC_X17Y64 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y64 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y64 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y65 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y65 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y65 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y134 TIEOFF internal 3)
	)
	(tile 135 98 MCB_CAP_INT_X42Y67 MCB_CAP_INT 0
	)
	(tile 135 99 IOI_RTERM_X99Y73 IOI_RTERM 0
	)
	(tile 135 100 RIOB_X42Y67 RIOB 2
		(primitive_site PAD164 IOBS unbonded 8)
		(primitive_site PAD163 IOBM unbonded 8)
	)
	(tile 136 0 LIOB_X0Y66 LIOB 2
		(primitive_site PAD317 IOBM unbonded 8)
		(primitive_site PAD318 IOBS unbonded 8)
	)
	(tile 136 1 IOI_LTERM_X1Y72 IOI_LTERM 0
	)
	(tile 136 2 LIOI_INT_X0Y66 LIOI_INT 1
		(primitive_site TIEOFF_X0Y132 TIEOFF internal 3)
	)
	(tile 136 3 LIOI_X0Y66 LIOI 7
		(primitive_site OLOGIC_X0Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y132 TIEOFF internal 3)
	)
	(tile 136 4 MCB_CAP_INT_X0Y66 MCB_CAP_INT 0
	)
	(tile 136 5 INT_X1Y66 INT 1
		(primitive_site TIEOFF_X2Y132 TIEOFF internal 3)
	)
	(tile 136 6 CLEXL_X1Y66 CLEXL 2
		(primitive_site SLICE_X0Y64 SLICEL internal 45)
		(primitive_site SLICE_X1Y64 SLICEX internal 43)
	)
	(tile 136 7 INT_X2Y66 INT 1
		(primitive_site TIEOFF_X4Y132 TIEOFF internal 3)
	)
	(tile 136 8 CLEXM_X2Y66 CLEXM 2
		(primitive_site SLICE_X2Y64 SLICEM internal 50)
		(primitive_site SLICE_X3Y64 SLICEX internal 43)
	)
	(tile 136 9 INT_BRAM_X3Y66 INT_BRAM 1
		(primitive_site TIEOFF_X6Y132 TIEOFF internal 3)
	)
	(tile 136 10 INT_INTERFACE_X3Y66 INT_INTERFACE 0
	)
	(tile 136 11 NULL_X11Y72 NULL 0
	)
	(tile 136 12 INT_X4Y66 INT 1
		(primitive_site TIEOFF_X7Y132 TIEOFF internal 3)
	)
	(tile 136 13 CLEXL_X4Y66 CLEXL 2
		(primitive_site SLICE_X4Y64 SLICEL internal 45)
		(primitive_site SLICE_X5Y64 SLICEX internal 43)
	)
	(tile 136 14 INT_X5Y66 INT 1
		(primitive_site TIEOFF_X9Y132 TIEOFF internal 3)
	)
	(tile 136 15 CLEXM_X5Y66 CLEXM 2
		(primitive_site SLICE_X6Y64 SLICEM internal 50)
		(primitive_site SLICE_X7Y64 SLICEX internal 43)
	)
	(tile 136 16 INT_X6Y66 INT 1
		(primitive_site TIEOFF_X11Y132 TIEOFF internal 3)
	)
	(tile 136 17 CLEXL_X6Y66 CLEXL 2
		(primitive_site SLICE_X8Y64 SLICEL internal 45)
		(primitive_site SLICE_X9Y64 SLICEX internal 43)
	)
	(tile 136 18 INT_X7Y66 INT 1
		(primitive_site TIEOFF_X13Y132 TIEOFF internal 3)
	)
	(tile 136 19 CLEXM_X7Y66 CLEXM 2
		(primitive_site SLICE_X10Y64 SLICEM internal 50)
		(primitive_site SLICE_X11Y64 SLICEX internal 43)
	)
	(tile 136 20 INT_X8Y66 INT 1
		(primitive_site TIEOFF_X15Y132 TIEOFF internal 3)
	)
	(tile 136 21 INT_INTERFACE_X8Y66 INT_INTERFACE 0
	)
	(tile 136 22 NULL_X22Y72 NULL 0
	)
	(tile 136 23 INT_X9Y66 INT 1
		(primitive_site TIEOFF_X16Y132 TIEOFF internal 3)
	)
	(tile 136 24 CLEXL_X9Y66 CLEXL 2
		(primitive_site SLICE_X12Y64 SLICEL internal 45)
		(primitive_site SLICE_X13Y64 SLICEX internal 43)
	)
	(tile 136 25 INT_X10Y66 INT 1
		(primitive_site TIEOFF_X17Y132 TIEOFF internal 3)
	)
	(tile 136 26 CLEXM_X10Y66 CLEXM 2
		(primitive_site SLICE_X14Y64 SLICEM internal 50)
		(primitive_site SLICE_X15Y64 SLICEX internal 43)
	)
	(tile 136 27 INT_X11Y66 INT 1
		(primitive_site TIEOFF_X18Y132 TIEOFF internal 3)
	)
	(tile 136 28 CLEXL_X11Y66 CLEXL 2
		(primitive_site SLICE_X16Y64 SLICEL internal 45)
		(primitive_site SLICE_X17Y64 SLICEX internal 43)
	)
	(tile 136 29 INT_X12Y66 INT 1
		(primitive_site TIEOFF_X19Y132 TIEOFF internal 3)
	)
	(tile 136 30 CLEXM_X12Y66 CLEXM 2
		(primitive_site SLICE_X18Y64 SLICEM internal 50)
		(primitive_site SLICE_X19Y64 SLICEX internal 43)
	)
	(tile 136 31 INT_X13Y66 INT 1
		(primitive_site TIEOFF_X20Y132 TIEOFF internal 3)
	)
	(tile 136 32 CLEXL_X13Y66 CLEXL 2
		(primitive_site SLICE_X20Y64 SLICEL internal 45)
		(primitive_site SLICE_X21Y64 SLICEX internal 43)
	)
	(tile 136 33 INT_BRAM_X14Y66 INT_BRAM 1
		(primitive_site TIEOFF_X21Y132 TIEOFF internal 3)
	)
	(tile 136 34 INT_INTERFACE_X14Y66 INT_INTERFACE 0
	)
	(tile 136 35 NULL_X35Y72 NULL 0
	)
	(tile 136 36 INT_X15Y66 INT 1
		(primitive_site TIEOFF_X22Y132 TIEOFF internal 3)
	)
	(tile 136 37 CLEXM_X15Y66 CLEXM 2
		(primitive_site SLICE_X22Y64 SLICEM internal 50)
		(primitive_site SLICE_X23Y64 SLICEX internal 43)
	)
	(tile 136 38 INT_X16Y66 INT 1
		(primitive_site TIEOFF_X23Y132 TIEOFF internal 3)
	)
	(tile 136 39 CLEXL_X16Y66 CLEXL 2
		(primitive_site SLICE_X24Y64 SLICEL internal 45)
		(primitive_site SLICE_X25Y64 SLICEX internal 43)
	)
	(tile 136 40 INT_X17Y66 INT 1
		(primitive_site TIEOFF_X24Y132 TIEOFF internal 3)
	)
	(tile 136 41 CLEXM_X17Y66 CLEXM 2
		(primitive_site SLICE_X26Y64 SLICEM internal 50)
		(primitive_site SLICE_X27Y64 SLICEX internal 43)
	)
	(tile 136 42 INT_X18Y66 INT 1
		(primitive_site TIEOFF_X25Y132 TIEOFF internal 3)
	)
	(tile 136 43 CLEXL_X18Y66 CLEXL 2
		(primitive_site SLICE_X28Y64 SLICEL internal 45)
		(primitive_site SLICE_X29Y64 SLICEX internal 43)
	)
	(tile 136 44 INT_X19Y66 INT 1
		(primitive_site TIEOFF_X26Y132 TIEOFF internal 3)
	)
	(tile 136 45 CLEXM_X19Y66 CLEXM 2
		(primitive_site SLICE_X30Y64 SLICEM internal 50)
		(primitive_site SLICE_X31Y64 SLICEX internal 43)
	)
	(tile 136 46 INT_X20Y66 INT 1
		(primitive_site TIEOFF_X28Y132 TIEOFF internal 3)
	)
	(tile 136 47 CLEXL_X20Y66 CLEXL 2
		(primitive_site SLICE_X32Y64 SLICEL internal 45)
		(primitive_site SLICE_X33Y64 SLICEX internal 43)
	)
	(tile 136 48 NULL_X48Y72 NULL 0
	)
	(tile 136 49 REG_V_X20Y66 REG_V 0
	)
	(tile 136 50 INT_X21Y66 INT 1
		(primitive_site TIEOFF_X31Y132 TIEOFF internal 3)
	)
	(tile 136 51 CLEXM_X21Y66 CLEXM 2
		(primitive_site SLICE_X34Y64 SLICEM internal 50)
		(primitive_site SLICE_X35Y64 SLICEX internal 43)
	)
	(tile 136 52 INT_X22Y66 INT 1
		(primitive_site TIEOFF_X33Y132 TIEOFF internal 3)
	)
	(tile 136 53 CLEXL_X22Y66 CLEXL 2
		(primitive_site SLICE_X36Y64 SLICEL internal 45)
		(primitive_site SLICE_X37Y64 SLICEX internal 43)
	)
	(tile 136 54 INT_X23Y66 INT 1
		(primitive_site TIEOFF_X35Y132 TIEOFF internal 3)
	)
	(tile 136 55 CLEXM_X23Y66 CLEXM 2
		(primitive_site SLICE_X38Y64 SLICEM internal 50)
		(primitive_site SLICE_X39Y64 SLICEX internal 43)
	)
	(tile 136 56 INT_X24Y66 INT 1
		(primitive_site TIEOFF_X36Y132 TIEOFF internal 3)
	)
	(tile 136 57 CLEXL_X24Y66 CLEXL 2
		(primitive_site SLICE_X40Y64 SLICEL internal 45)
		(primitive_site SLICE_X41Y64 SLICEX internal 43)
	)
	(tile 136 58 INT_X25Y66 INT 1
		(primitive_site TIEOFF_X37Y132 TIEOFF internal 3)
	)
	(tile 136 59 CLEXM_X25Y66 CLEXM 2
		(primitive_site SLICE_X42Y64 SLICEM internal 50)
		(primitive_site SLICE_X43Y64 SLICEX internal 43)
	)
	(tile 136 60 INT_X26Y66 INT 1
		(primitive_site TIEOFF_X38Y132 TIEOFF internal 3)
	)
	(tile 136 61 CLEXL_X26Y66 CLEXL 2
		(primitive_site SLICE_X44Y64 SLICEL internal 45)
		(primitive_site SLICE_X45Y64 SLICEX internal 43)
	)
	(tile 136 62 INT_BRAM_X27Y66 INT_BRAM 1
		(primitive_site TIEOFF_X39Y132 TIEOFF internal 3)
	)
	(tile 136 63 INT_INTERFACE_X27Y66 INT_INTERFACE 0
	)
	(tile 136 64 NULL_X64Y72 NULL 0
	)
	(tile 136 65 INT_X28Y66 INT 1
		(primitive_site TIEOFF_X40Y132 TIEOFF internal 3)
	)
	(tile 136 66 CLEXL_X28Y66 CLEXL 2
		(primitive_site SLICE_X46Y64 SLICEL internal 45)
		(primitive_site SLICE_X47Y64 SLICEX internal 43)
	)
	(tile 136 67 INT_X29Y66 INT 1
		(primitive_site TIEOFF_X41Y132 TIEOFF internal 3)
	)
	(tile 136 68 CLEXM_X29Y66 CLEXM 2
		(primitive_site SLICE_X48Y64 SLICEM internal 50)
		(primitive_site SLICE_X49Y64 SLICEX internal 43)
	)
	(tile 136 69 INT_X30Y66 INT 1
		(primitive_site TIEOFF_X42Y132 TIEOFF internal 3)
	)
	(tile 136 70 CLEXL_X30Y66 CLEXL 2
		(primitive_site SLICE_X50Y64 SLICEL internal 45)
		(primitive_site SLICE_X51Y64 SLICEX internal 43)
	)
	(tile 136 71 INT_X31Y66 INT 1
		(primitive_site TIEOFF_X43Y132 TIEOFF internal 3)
	)
	(tile 136 72 CLEXM_X31Y66 CLEXM 2
		(primitive_site SLICE_X52Y64 SLICEM internal 50)
		(primitive_site SLICE_X53Y64 SLICEX internal 43)
	)
	(tile 136 73 INT_X32Y66 INT 1
		(primitive_site TIEOFF_X44Y132 TIEOFF internal 3)
	)
	(tile 136 74 CLEXL_X32Y66 CLEXL 2
		(primitive_site SLICE_X54Y64 SLICEL internal 45)
		(primitive_site SLICE_X55Y64 SLICEX internal 43)
	)
	(tile 136 75 INT_X33Y66 INT 1
		(primitive_site TIEOFF_X45Y132 TIEOFF internal 3)
	)
	(tile 136 76 INT_INTERFACE_X33Y66 INT_INTERFACE 0
	)
	(tile 136 77 NULL_X77Y72 NULL 0
	)
	(tile 136 78 INT_X34Y66 INT 1
		(primitive_site TIEOFF_X46Y132 TIEOFF internal 3)
	)
	(tile 136 79 CLEXM_X34Y66 CLEXM 2
		(primitive_site SLICE_X56Y64 SLICEM internal 50)
		(primitive_site SLICE_X57Y64 SLICEX internal 43)
	)
	(tile 136 80 INT_X35Y66 INT 1
		(primitive_site TIEOFF_X48Y132 TIEOFF internal 3)
	)
	(tile 136 81 CLEXL_X35Y66 CLEXL 2
		(primitive_site SLICE_X58Y64 SLICEL internal 45)
		(primitive_site SLICE_X59Y64 SLICEX internal 43)
	)
	(tile 136 82 INT_X36Y66 INT 1
		(primitive_site TIEOFF_X50Y132 TIEOFF internal 3)
	)
	(tile 136 83 INT_INTERFACE_X36Y66 INT_INTERFACE 0
	)
	(tile 136 84 NULL_X84Y72 NULL 0
	)
	(tile 136 85 INT_X37Y66 INT 1
		(primitive_site TIEOFF_X51Y132 TIEOFF internal 3)
	)
	(tile 136 86 CLEXM_X37Y66 CLEXM 2
		(primitive_site SLICE_X60Y64 SLICEM internal 50)
		(primitive_site SLICE_X61Y64 SLICEX internal 43)
	)
	(tile 136 87 INT_X38Y66 INT 1
		(primitive_site TIEOFF_X53Y132 TIEOFF internal 3)
	)
	(tile 136 88 CLEXL_X38Y66 CLEXL 2
		(primitive_site SLICE_X62Y64 SLICEL internal 45)
		(primitive_site SLICE_X63Y64 SLICEX internal 43)
	)
	(tile 136 89 INT_BRAM_X39Y66 INT_BRAM 1
		(primitive_site TIEOFF_X55Y132 TIEOFF internal 3)
	)
	(tile 136 90 INT_INTERFACE_X39Y66 INT_INTERFACE 0
	)
	(tile 136 91 NULL_X91Y72 NULL 0
	)
	(tile 136 92 INT_X40Y66 INT 1
		(primitive_site TIEOFF_X56Y132 TIEOFF internal 3)
	)
	(tile 136 93 CLEXM_X40Y66 CLEXM 2
		(primitive_site SLICE_X64Y64 SLICEM internal 50)
		(primitive_site SLICE_X65Y64 SLICEX internal 43)
	)
	(tile 136 94 INT_X41Y66 INT 1
		(primitive_site TIEOFF_X58Y132 TIEOFF internal 3)
	)
	(tile 136 95 CLEXL_X41Y66 CLEXL 2
		(primitive_site SLICE_X66Y64 SLICEL internal 45)
		(primitive_site SLICE_X67Y64 SLICEX internal 43)
	)
	(tile 136 96 IOI_INT_X42Y66 IOI_INT 1
		(primitive_site TIEOFF_X60Y132 TIEOFF internal 3)
	)
	(tile 136 97 RIOI_X42Y66 RIOI 7
		(primitive_site OLOGIC_X17Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y132 TIEOFF internal 3)
	)
	(tile 136 98 MCB_CAP_INT_X42Y66 MCB_CAP_INT 0
	)
	(tile 136 99 IOI_RTERM_X99Y72 IOI_RTERM 0
	)
	(tile 136 100 RIOB_X42Y66 RIOB 2
		(primitive_site PAD166 IOBS unbonded 8)
		(primitive_site PAD165 IOBM unbonded 8)
	)
	(tile 137 0 EMP_LIOB_X0Y71 EMP_LIOB 0
	)
	(tile 137 1 IOI_LTERM_X1Y71 IOI_LTERM 0
	)
	(tile 137 2 INT_X0Y65 INT 1
		(primitive_site TIEOFF_X0Y130 TIEOFF internal 3)
	)
	(tile 137 3 INT_INTERFACE_X0Y65 INT_INTERFACE 0
	)
	(tile 137 4 MCB_CAP_INT_X0Y65 MCB_CAP_INT 0
	)
	(tile 137 5 INT_X1Y65 INT 1
		(primitive_site TIEOFF_X2Y130 TIEOFF internal 3)
	)
	(tile 137 6 CLEXL_X1Y65 CLEXL 2
		(primitive_site SLICE_X0Y63 SLICEL internal 45)
		(primitive_site SLICE_X1Y63 SLICEX internal 43)
	)
	(tile 137 7 INT_X2Y65 INT 1
		(primitive_site TIEOFF_X4Y130 TIEOFF internal 3)
	)
	(tile 137 8 CLEXM_X2Y65 CLEXM 2
		(primitive_site SLICE_X2Y63 SLICEM internal 50)
		(primitive_site SLICE_X3Y63 SLICEX internal 43)
	)
	(tile 137 9 INT_BRAM_X3Y65 INT_BRAM 1
		(primitive_site TIEOFF_X6Y130 TIEOFF internal 3)
	)
	(tile 137 10 INT_INTERFACE_X3Y65 INT_INTERFACE 0
	)
	(tile 137 11 NULL_X11Y71 NULL 0
	)
	(tile 137 12 INT_X4Y65 INT 1
		(primitive_site TIEOFF_X7Y130 TIEOFF internal 3)
	)
	(tile 137 13 CLEXL_X4Y65 CLEXL 2
		(primitive_site SLICE_X4Y63 SLICEL internal 45)
		(primitive_site SLICE_X5Y63 SLICEX internal 43)
	)
	(tile 137 14 INT_X5Y65 INT 1
		(primitive_site TIEOFF_X9Y130 TIEOFF internal 3)
	)
	(tile 137 15 CLEXM_X5Y65 CLEXM 2
		(primitive_site SLICE_X6Y63 SLICEM internal 50)
		(primitive_site SLICE_X7Y63 SLICEX internal 43)
	)
	(tile 137 16 INT_X6Y65 INT 1
		(primitive_site TIEOFF_X11Y130 TIEOFF internal 3)
	)
	(tile 137 17 CLEXL_X6Y65 CLEXL 2
		(primitive_site SLICE_X8Y63 SLICEL internal 45)
		(primitive_site SLICE_X9Y63 SLICEX internal 43)
	)
	(tile 137 18 INT_X7Y65 INT 1
		(primitive_site TIEOFF_X13Y130 TIEOFF internal 3)
	)
	(tile 137 19 CLEXM_X7Y65 CLEXM 2
		(primitive_site SLICE_X10Y63 SLICEM internal 50)
		(primitive_site SLICE_X11Y63 SLICEX internal 43)
	)
	(tile 137 20 INT_X8Y65 INT 1
		(primitive_site TIEOFF_X15Y130 TIEOFF internal 3)
	)
	(tile 137 21 INT_INTERFACE_X8Y65 INT_INTERFACE 0
	)
	(tile 137 22 NULL_X22Y71 NULL 0
	)
	(tile 137 23 INT_X9Y65 INT 1
		(primitive_site TIEOFF_X16Y130 TIEOFF internal 3)
	)
	(tile 137 24 CLEXL_X9Y65 CLEXL 2
		(primitive_site SLICE_X12Y63 SLICEL internal 45)
		(primitive_site SLICE_X13Y63 SLICEX internal 43)
	)
	(tile 137 25 INT_X10Y65 INT 1
		(primitive_site TIEOFF_X17Y130 TIEOFF internal 3)
	)
	(tile 137 26 CLEXM_X10Y65 CLEXM 2
		(primitive_site SLICE_X14Y63 SLICEM internal 50)
		(primitive_site SLICE_X15Y63 SLICEX internal 43)
	)
	(tile 137 27 INT_X11Y65 INT 1
		(primitive_site TIEOFF_X18Y130 TIEOFF internal 3)
	)
	(tile 137 28 CLEXL_X11Y65 CLEXL 2
		(primitive_site SLICE_X16Y63 SLICEL internal 45)
		(primitive_site SLICE_X17Y63 SLICEX internal 43)
	)
	(tile 137 29 INT_X12Y65 INT 1
		(primitive_site TIEOFF_X19Y130 TIEOFF internal 3)
	)
	(tile 137 30 CLEXM_X12Y65 CLEXM 2
		(primitive_site SLICE_X18Y63 SLICEM internal 50)
		(primitive_site SLICE_X19Y63 SLICEX internal 43)
	)
	(tile 137 31 INT_X13Y65 INT 1
		(primitive_site TIEOFF_X20Y130 TIEOFF internal 3)
	)
	(tile 137 32 CLEXL_X13Y65 CLEXL 2
		(primitive_site SLICE_X20Y63 SLICEL internal 45)
		(primitive_site SLICE_X21Y63 SLICEX internal 43)
	)
	(tile 137 33 INT_BRAM_X14Y65 INT_BRAM 1
		(primitive_site TIEOFF_X21Y130 TIEOFF internal 3)
	)
	(tile 137 34 INT_INTERFACE_X14Y65 INT_INTERFACE 0
	)
	(tile 137 35 NULL_X35Y71 NULL 0
	)
	(tile 137 36 INT_X15Y65 INT 1
		(primitive_site TIEOFF_X22Y130 TIEOFF internal 3)
	)
	(tile 137 37 CLEXM_X15Y65 CLEXM 2
		(primitive_site SLICE_X22Y63 SLICEM internal 50)
		(primitive_site SLICE_X23Y63 SLICEX internal 43)
	)
	(tile 137 38 INT_X16Y65 INT 1
		(primitive_site TIEOFF_X23Y130 TIEOFF internal 3)
	)
	(tile 137 39 CLEXL_X16Y65 CLEXL 2
		(primitive_site SLICE_X24Y63 SLICEL internal 45)
		(primitive_site SLICE_X25Y63 SLICEX internal 43)
	)
	(tile 137 40 INT_X17Y65 INT 1
		(primitive_site TIEOFF_X24Y130 TIEOFF internal 3)
	)
	(tile 137 41 CLEXM_X17Y65 CLEXM 2
		(primitive_site SLICE_X26Y63 SLICEM internal 50)
		(primitive_site SLICE_X27Y63 SLICEX internal 43)
	)
	(tile 137 42 INT_X18Y65 INT 1
		(primitive_site TIEOFF_X25Y130 TIEOFF internal 3)
	)
	(tile 137 43 CLEXL_X18Y65 CLEXL 2
		(primitive_site SLICE_X28Y63 SLICEL internal 45)
		(primitive_site SLICE_X29Y63 SLICEX internal 43)
	)
	(tile 137 44 INT_X19Y65 INT 1
		(primitive_site TIEOFF_X26Y130 TIEOFF internal 3)
	)
	(tile 137 45 CLEXM_X19Y65 CLEXM 2
		(primitive_site SLICE_X30Y63 SLICEM internal 50)
		(primitive_site SLICE_X31Y63 SLICEX internal 43)
	)
	(tile 137 46 INT_X20Y65 INT 1
		(primitive_site TIEOFF_X28Y130 TIEOFF internal 3)
	)
	(tile 137 47 CLEXL_X20Y65 CLEXL 2
		(primitive_site SLICE_X32Y63 SLICEL internal 45)
		(primitive_site SLICE_X33Y63 SLICEX internal 43)
	)
	(tile 137 48 NULL_X48Y71 NULL 0
	)
	(tile 137 49 REG_V_X20Y65 REG_V 0
	)
	(tile 137 50 INT_X21Y65 INT 1
		(primitive_site TIEOFF_X31Y130 TIEOFF internal 3)
	)
	(tile 137 51 CLEXM_X21Y65 CLEXM 2
		(primitive_site SLICE_X34Y63 SLICEM internal 50)
		(primitive_site SLICE_X35Y63 SLICEX internal 43)
	)
	(tile 137 52 INT_X22Y65 INT 1
		(primitive_site TIEOFF_X33Y130 TIEOFF internal 3)
	)
	(tile 137 53 CLEXL_X22Y65 CLEXL 2
		(primitive_site SLICE_X36Y63 SLICEL internal 45)
		(primitive_site SLICE_X37Y63 SLICEX internal 43)
	)
	(tile 137 54 INT_X23Y65 INT 1
		(primitive_site TIEOFF_X35Y130 TIEOFF internal 3)
	)
	(tile 137 55 CLEXM_X23Y65 CLEXM 2
		(primitive_site SLICE_X38Y63 SLICEM internal 50)
		(primitive_site SLICE_X39Y63 SLICEX internal 43)
	)
	(tile 137 56 INT_X24Y65 INT 1
		(primitive_site TIEOFF_X36Y130 TIEOFF internal 3)
	)
	(tile 137 57 CLEXL_X24Y65 CLEXL 2
		(primitive_site SLICE_X40Y63 SLICEL internal 45)
		(primitive_site SLICE_X41Y63 SLICEX internal 43)
	)
	(tile 137 58 INT_X25Y65 INT 1
		(primitive_site TIEOFF_X37Y130 TIEOFF internal 3)
	)
	(tile 137 59 CLEXM_X25Y65 CLEXM 2
		(primitive_site SLICE_X42Y63 SLICEM internal 50)
		(primitive_site SLICE_X43Y63 SLICEX internal 43)
	)
	(tile 137 60 INT_X26Y65 INT 1
		(primitive_site TIEOFF_X38Y130 TIEOFF internal 3)
	)
	(tile 137 61 CLEXL_X26Y65 CLEXL 2
		(primitive_site SLICE_X44Y63 SLICEL internal 45)
		(primitive_site SLICE_X45Y63 SLICEX internal 43)
	)
	(tile 137 62 INT_BRAM_X27Y65 INT_BRAM 1
		(primitive_site TIEOFF_X39Y130 TIEOFF internal 3)
	)
	(tile 137 63 INT_INTERFACE_X27Y65 INT_INTERFACE 0
	)
	(tile 137 64 NULL_X64Y71 NULL 0
	)
	(tile 137 65 INT_X28Y65 INT 1
		(primitive_site TIEOFF_X40Y130 TIEOFF internal 3)
	)
	(tile 137 66 CLEXL_X28Y65 CLEXL 2
		(primitive_site SLICE_X46Y63 SLICEL internal 45)
		(primitive_site SLICE_X47Y63 SLICEX internal 43)
	)
	(tile 137 67 INT_X29Y65 INT 1
		(primitive_site TIEOFF_X41Y130 TIEOFF internal 3)
	)
	(tile 137 68 CLEXM_X29Y65 CLEXM 2
		(primitive_site SLICE_X48Y63 SLICEM internal 50)
		(primitive_site SLICE_X49Y63 SLICEX internal 43)
	)
	(tile 137 69 INT_X30Y65 INT 1
		(primitive_site TIEOFF_X42Y130 TIEOFF internal 3)
	)
	(tile 137 70 CLEXL_X30Y65 CLEXL 2
		(primitive_site SLICE_X50Y63 SLICEL internal 45)
		(primitive_site SLICE_X51Y63 SLICEX internal 43)
	)
	(tile 137 71 INT_X31Y65 INT 1
		(primitive_site TIEOFF_X43Y130 TIEOFF internal 3)
	)
	(tile 137 72 CLEXM_X31Y65 CLEXM 2
		(primitive_site SLICE_X52Y63 SLICEM internal 50)
		(primitive_site SLICE_X53Y63 SLICEX internal 43)
	)
	(tile 137 73 INT_X32Y65 INT 1
		(primitive_site TIEOFF_X44Y130 TIEOFF internal 3)
	)
	(tile 137 74 CLEXL_X32Y65 CLEXL 2
		(primitive_site SLICE_X54Y63 SLICEL internal 45)
		(primitive_site SLICE_X55Y63 SLICEX internal 43)
	)
	(tile 137 75 INT_X33Y65 INT 1
		(primitive_site TIEOFF_X45Y130 TIEOFF internal 3)
	)
	(tile 137 76 INT_INTERFACE_X33Y65 INT_INTERFACE 0
	)
	(tile 137 77 NULL_X77Y71 NULL 0
	)
	(tile 137 78 INT_X34Y65 INT 1
		(primitive_site TIEOFF_X46Y130 TIEOFF internal 3)
	)
	(tile 137 79 CLEXM_X34Y65 CLEXM 2
		(primitive_site SLICE_X56Y63 SLICEM internal 50)
		(primitive_site SLICE_X57Y63 SLICEX internal 43)
	)
	(tile 137 80 INT_X35Y65 INT 1
		(primitive_site TIEOFF_X48Y130 TIEOFF internal 3)
	)
	(tile 137 81 CLEXL_X35Y65 CLEXL 2
		(primitive_site SLICE_X58Y63 SLICEL internal 45)
		(primitive_site SLICE_X59Y63 SLICEX internal 43)
	)
	(tile 137 82 INT_X36Y65 INT 1
		(primitive_site TIEOFF_X50Y130 TIEOFF internal 3)
	)
	(tile 137 83 INT_INTERFACE_X36Y65 INT_INTERFACE 0
	)
	(tile 137 84 NULL_X84Y71 NULL 0
	)
	(tile 137 85 INT_X37Y65 INT 1
		(primitive_site TIEOFF_X51Y130 TIEOFF internal 3)
	)
	(tile 137 86 CLEXM_X37Y65 CLEXM 2
		(primitive_site SLICE_X60Y63 SLICEM internal 50)
		(primitive_site SLICE_X61Y63 SLICEX internal 43)
	)
	(tile 137 87 INT_X38Y65 INT 1
		(primitive_site TIEOFF_X53Y130 TIEOFF internal 3)
	)
	(tile 137 88 CLEXL_X38Y65 CLEXL 2
		(primitive_site SLICE_X62Y63 SLICEL internal 45)
		(primitive_site SLICE_X63Y63 SLICEX internal 43)
	)
	(tile 137 89 INT_BRAM_X39Y65 INT_BRAM 1
		(primitive_site TIEOFF_X55Y130 TIEOFF internal 3)
	)
	(tile 137 90 INT_INTERFACE_X39Y65 INT_INTERFACE 0
	)
	(tile 137 91 NULL_X91Y71 NULL 0
	)
	(tile 137 92 INT_X40Y65 INT 1
		(primitive_site TIEOFF_X56Y130 TIEOFF internal 3)
	)
	(tile 137 93 CLEXM_X40Y65 CLEXM 2
		(primitive_site SLICE_X64Y63 SLICEM internal 50)
		(primitive_site SLICE_X65Y63 SLICEX internal 43)
	)
	(tile 137 94 INT_X41Y65 INT 1
		(primitive_site TIEOFF_X58Y130 TIEOFF internal 3)
	)
	(tile 137 95 CLEXL_X41Y65 CLEXL 2
		(primitive_site SLICE_X66Y63 SLICEL internal 45)
		(primitive_site SLICE_X67Y63 SLICEX internal 43)
	)
	(tile 137 96 INT_X42Y65 INT 1
		(primitive_site TIEOFF_X60Y130 TIEOFF internal 3)
	)
	(tile 137 97 INT_INTERFACE_X42Y65 INT_INTERFACE 0
	)
	(tile 137 98 MCB_CAP_INT_X42Y65 MCB_CAP_INT 0
	)
	(tile 137 99 IOI_RTERM_X99Y71 IOI_RTERM 0
	)
	(tile 137 100 EMP_RIOB_X42Y65 EMP_RIOB 0
	)
	(tile 138 0 LIOB_X0Y64 LIOB 2
		(primitive_site PAD315 IOBM unbonded 8)
		(primitive_site PAD316 IOBS unbonded 8)
	)
	(tile 138 1 IOI_LTERM_X1Y70 IOI_LTERM 0
	)
	(tile 138 2 INT_X0Y64 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X0Y128 TIEOFF internal 3)
	)
	(tile 138 3 LIOI_BRK_X0Y64 LIOI_BRK 7
		(primitive_site OLOGIC_X0Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y128 TIEOFF internal 3)
	)
	(tile 138 4 MCB_CAP_INT_X0Y64 MCB_CAP_INT 0
	)
	(tile 138 5 INT_X1Y64 INT_BRK 1
		(primitive_site TIEOFF_X2Y128 TIEOFF internal 3)
	)
	(tile 138 6 CLEXL_X1Y64 CLEXL 2
		(primitive_site SLICE_X0Y62 SLICEL internal 45)
		(primitive_site SLICE_X1Y62 SLICEX internal 43)
	)
	(tile 138 7 INT_X2Y64 INT_BRK 1
		(primitive_site TIEOFF_X4Y128 TIEOFF internal 3)
	)
	(tile 138 8 CLEXM_X2Y64 CLEXM 2
		(primitive_site SLICE_X2Y62 SLICEM internal 50)
		(primitive_site SLICE_X3Y62 SLICEX internal 43)
	)
	(tile 138 9 INT_BRAM_BRK_X3Y64 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y128 TIEOFF internal 3)
	)
	(tile 138 10 INT_INTERFACE_X3Y64 INT_INTERFACE 0
	)
	(tile 138 11 BRAMSITE2_X3Y64 BRAMSITE2 3
		(primitive_site RAMB16_X0Y32 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y32 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y33 RAMB8BWER internal 110)
	)
	(tile 138 12 INT_X4Y64 INT_BRK 1
		(primitive_site TIEOFF_X7Y128 TIEOFF internal 3)
	)
	(tile 138 13 CLEXL_X4Y64 CLEXL 2
		(primitive_site SLICE_X4Y62 SLICEL internal 45)
		(primitive_site SLICE_X5Y62 SLICEX internal 43)
	)
	(tile 138 14 INT_X5Y64 INT_BRK 1
		(primitive_site TIEOFF_X9Y128 TIEOFF internal 3)
	)
	(tile 138 15 CLEXM_X5Y64 CLEXM 2
		(primitive_site SLICE_X6Y62 SLICEM internal 50)
		(primitive_site SLICE_X7Y62 SLICEX internal 43)
	)
	(tile 138 16 INT_X6Y64 INT_BRK 1
		(primitive_site TIEOFF_X11Y128 TIEOFF internal 3)
	)
	(tile 138 17 CLEXL_X6Y64 CLEXL 2
		(primitive_site SLICE_X8Y62 SLICEL internal 45)
		(primitive_site SLICE_X9Y62 SLICEX internal 43)
	)
	(tile 138 18 INT_X7Y64 INT_BRK 1
		(primitive_site TIEOFF_X13Y128 TIEOFF internal 3)
	)
	(tile 138 19 CLEXM_X7Y64 CLEXM 2
		(primitive_site SLICE_X10Y62 SLICEM internal 50)
		(primitive_site SLICE_X11Y62 SLICEX internal 43)
	)
	(tile 138 20 INT_X8Y64 INT_BRK 1
		(primitive_site TIEOFF_X15Y128 TIEOFF internal 3)
	)
	(tile 138 21 INT_INTERFACE_X8Y64 INT_INTERFACE 0
	)
	(tile 138 22 MACCSITE2_X8Y64 MACCSITE2 1
		(primitive_site DSP48_X0Y16 DSP48A1 internal 346)
	)
	(tile 138 23 INT_X9Y64 INT_BRK 1
		(primitive_site TIEOFF_X16Y128 TIEOFF internal 3)
	)
	(tile 138 24 CLEXL_X9Y64 CLEXL 2
		(primitive_site SLICE_X12Y62 SLICEL internal 45)
		(primitive_site SLICE_X13Y62 SLICEX internal 43)
	)
	(tile 138 25 INT_X10Y64 INT_BRK 1
		(primitive_site TIEOFF_X17Y128 TIEOFF internal 3)
	)
	(tile 138 26 CLEXM_X10Y64 CLEXM 2
		(primitive_site SLICE_X14Y62 SLICEM internal 50)
		(primitive_site SLICE_X15Y62 SLICEX internal 43)
	)
	(tile 138 27 INT_X11Y64 INT_BRK 1
		(primitive_site TIEOFF_X18Y128 TIEOFF internal 3)
	)
	(tile 138 28 CLEXL_X11Y64 CLEXL 2
		(primitive_site SLICE_X16Y62 SLICEL internal 45)
		(primitive_site SLICE_X17Y62 SLICEX internal 43)
	)
	(tile 138 29 INT_X12Y64 INT_BRK 1
		(primitive_site TIEOFF_X19Y128 TIEOFF internal 3)
	)
	(tile 138 30 CLEXM_X12Y64 CLEXM 2
		(primitive_site SLICE_X18Y62 SLICEM internal 50)
		(primitive_site SLICE_X19Y62 SLICEX internal 43)
	)
	(tile 138 31 INT_X13Y64 INT_BRK 1
		(primitive_site TIEOFF_X20Y128 TIEOFF internal 3)
	)
	(tile 138 32 CLEXL_X13Y64 CLEXL 2
		(primitive_site SLICE_X20Y62 SLICEL internal 45)
		(primitive_site SLICE_X21Y62 SLICEX internal 43)
	)
	(tile 138 33 INT_BRAM_BRK_X14Y64 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y128 TIEOFF internal 3)
	)
	(tile 138 34 INT_INTERFACE_X14Y64 INT_INTERFACE 0
	)
	(tile 138 35 BRAMSITE2_X14Y64 BRAMSITE2 3
		(primitive_site RAMB16_X1Y32 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y32 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y33 RAMB8BWER internal 110)
	)
	(tile 138 36 INT_X15Y64 INT_BRK 1
		(primitive_site TIEOFF_X22Y128 TIEOFF internal 3)
	)
	(tile 138 37 CLEXM_X15Y64 CLEXM 2
		(primitive_site SLICE_X22Y62 SLICEM internal 50)
		(primitive_site SLICE_X23Y62 SLICEX internal 43)
	)
	(tile 138 38 INT_X16Y64 INT_BRK 1
		(primitive_site TIEOFF_X23Y128 TIEOFF internal 3)
	)
	(tile 138 39 CLEXL_X16Y64 CLEXL 2
		(primitive_site SLICE_X24Y62 SLICEL internal 45)
		(primitive_site SLICE_X25Y62 SLICEX internal 43)
	)
	(tile 138 40 INT_X17Y64 INT_BRK 1
		(primitive_site TIEOFF_X24Y128 TIEOFF internal 3)
	)
	(tile 138 41 CLEXM_X17Y64 CLEXM 2
		(primitive_site SLICE_X26Y62 SLICEM internal 50)
		(primitive_site SLICE_X27Y62 SLICEX internal 43)
	)
	(tile 138 42 INT_X18Y64 INT_BRK 1
		(primitive_site TIEOFF_X25Y128 TIEOFF internal 3)
	)
	(tile 138 43 CLEXL_X18Y64 CLEXL 2
		(primitive_site SLICE_X28Y62 SLICEL internal 45)
		(primitive_site SLICE_X29Y62 SLICEX internal 43)
	)
	(tile 138 44 INT_X19Y64 INT_BRK 1
		(primitive_site TIEOFF_X26Y128 TIEOFF internal 3)
	)
	(tile 138 45 CLEXM_X19Y64 CLEXM 2
		(primitive_site SLICE_X30Y62 SLICEM internal 50)
		(primitive_site SLICE_X31Y62 SLICEX internal 43)
	)
	(tile 138 46 INT_X20Y64 INT_BRK 1
		(primitive_site TIEOFF_X28Y128 TIEOFF internal 3)
	)
	(tile 138 47 CLEXL_X20Y64 CLEXL 2
		(primitive_site SLICE_X32Y62 SLICEL internal 45)
		(primitive_site SLICE_X33Y62 SLICEX internal 43)
	)
	(tile 138 48 NULL_X48Y70 NULL 0
	)
	(tile 138 49 REG_V_BRK_X20Y64 REG_V_BRK 0
	)
	(tile 138 50 INT_X21Y64 INT_BRK 1
		(primitive_site TIEOFF_X31Y128 TIEOFF internal 3)
	)
	(tile 138 51 CLEXM_X21Y64 CLEXM 2
		(primitive_site SLICE_X34Y62 SLICEM internal 50)
		(primitive_site SLICE_X35Y62 SLICEX internal 43)
	)
	(tile 138 52 INT_X22Y64 INT_BRK 1
		(primitive_site TIEOFF_X33Y128 TIEOFF internal 3)
	)
	(tile 138 53 CLEXL_X22Y64 CLEXL 2
		(primitive_site SLICE_X36Y62 SLICEL internal 45)
		(primitive_site SLICE_X37Y62 SLICEX internal 43)
	)
	(tile 138 54 INT_X23Y64 INT_BRK 1
		(primitive_site TIEOFF_X35Y128 TIEOFF internal 3)
	)
	(tile 138 55 CLEXM_X23Y64 CLEXM 2
		(primitive_site SLICE_X38Y62 SLICEM internal 50)
		(primitive_site SLICE_X39Y62 SLICEX internal 43)
	)
	(tile 138 56 INT_X24Y64 INT_BRK 1
		(primitive_site TIEOFF_X36Y128 TIEOFF internal 3)
	)
	(tile 138 57 CLEXL_X24Y64 CLEXL 2
		(primitive_site SLICE_X40Y62 SLICEL internal 45)
		(primitive_site SLICE_X41Y62 SLICEX internal 43)
	)
	(tile 138 58 INT_X25Y64 INT_BRK 1
		(primitive_site TIEOFF_X37Y128 TIEOFF internal 3)
	)
	(tile 138 59 CLEXM_X25Y64 CLEXM 2
		(primitive_site SLICE_X42Y62 SLICEM internal 50)
		(primitive_site SLICE_X43Y62 SLICEX internal 43)
	)
	(tile 138 60 INT_X26Y64 INT_BRK 1
		(primitive_site TIEOFF_X38Y128 TIEOFF internal 3)
	)
	(tile 138 61 CLEXL_X26Y64 CLEXL 2
		(primitive_site SLICE_X44Y62 SLICEL internal 45)
		(primitive_site SLICE_X45Y62 SLICEX internal 43)
	)
	(tile 138 62 INT_BRAM_BRK_X27Y64 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y128 TIEOFF internal 3)
	)
	(tile 138 63 INT_INTERFACE_X27Y64 INT_INTERFACE 0
	)
	(tile 138 64 BRAMSITE2_X27Y64 BRAMSITE2 3
		(primitive_site RAMB16_X2Y32 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y32 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y33 RAMB8BWER internal 110)
	)
	(tile 138 65 INT_X28Y64 INT_BRK 1
		(primitive_site TIEOFF_X40Y128 TIEOFF internal 3)
	)
	(tile 138 66 CLEXL_X28Y64 CLEXL 2
		(primitive_site SLICE_X46Y62 SLICEL internal 45)
		(primitive_site SLICE_X47Y62 SLICEX internal 43)
	)
	(tile 138 67 INT_X29Y64 INT_BRK 1
		(primitive_site TIEOFF_X41Y128 TIEOFF internal 3)
	)
	(tile 138 68 CLEXM_X29Y64 CLEXM 2
		(primitive_site SLICE_X48Y62 SLICEM internal 50)
		(primitive_site SLICE_X49Y62 SLICEX internal 43)
	)
	(tile 138 69 INT_X30Y64 INT_BRK 1
		(primitive_site TIEOFF_X42Y128 TIEOFF internal 3)
	)
	(tile 138 70 CLEXL_X30Y64 CLEXL 2
		(primitive_site SLICE_X50Y62 SLICEL internal 45)
		(primitive_site SLICE_X51Y62 SLICEX internal 43)
	)
	(tile 138 71 INT_X31Y64 INT_BRK 1
		(primitive_site TIEOFF_X43Y128 TIEOFF internal 3)
	)
	(tile 138 72 CLEXM_X31Y64 CLEXM 2
		(primitive_site SLICE_X52Y62 SLICEM internal 50)
		(primitive_site SLICE_X53Y62 SLICEX internal 43)
	)
	(tile 138 73 INT_X32Y64 INT_BRK 1
		(primitive_site TIEOFF_X44Y128 TIEOFF internal 3)
	)
	(tile 138 74 CLEXL_X32Y64 CLEXL 2
		(primitive_site SLICE_X54Y62 SLICEL internal 45)
		(primitive_site SLICE_X55Y62 SLICEX internal 43)
	)
	(tile 138 75 INT_X33Y64 INT_BRK 1
		(primitive_site TIEOFF_X45Y128 TIEOFF internal 3)
	)
	(tile 138 76 INT_INTERFACE_X33Y64 INT_INTERFACE 0
	)
	(tile 138 77 MACCSITE2_X33Y64 MACCSITE2 1
		(primitive_site DSP48_X1Y16 DSP48A1 internal 346)
	)
	(tile 138 78 INT_X34Y64 INT_BRK 1
		(primitive_site TIEOFF_X46Y128 TIEOFF internal 3)
	)
	(tile 138 79 CLEXM_X34Y64 CLEXM 2
		(primitive_site SLICE_X56Y62 SLICEM internal 50)
		(primitive_site SLICE_X57Y62 SLICEX internal 43)
	)
	(tile 138 80 INT_X35Y64 INT_BRK 1
		(primitive_site TIEOFF_X48Y128 TIEOFF internal 3)
	)
	(tile 138 81 CLEXL_X35Y64 CLEXL 2
		(primitive_site SLICE_X58Y62 SLICEL internal 45)
		(primitive_site SLICE_X59Y62 SLICEX internal 43)
	)
	(tile 138 82 INT_X36Y64 INT_BRK 1
		(primitive_site TIEOFF_X50Y128 TIEOFF internal 3)
	)
	(tile 138 83 INT_INTERFACE_X36Y64 INT_INTERFACE 0
	)
	(tile 138 84 MACCSITE2_X36Y64 MACCSITE2 1
		(primitive_site DSP48_X2Y16 DSP48A1 internal 346)
	)
	(tile 138 85 INT_X37Y64 INT_BRK 1
		(primitive_site TIEOFF_X51Y128 TIEOFF internal 3)
	)
	(tile 138 86 CLEXM_X37Y64 CLEXM 2
		(primitive_site SLICE_X60Y62 SLICEM internal 50)
		(primitive_site SLICE_X61Y62 SLICEX internal 43)
	)
	(tile 138 87 INT_X38Y64 INT_BRK 1
		(primitive_site TIEOFF_X53Y128 TIEOFF internal 3)
	)
	(tile 138 88 CLEXL_X38Y64 CLEXL 2
		(primitive_site SLICE_X62Y62 SLICEL internal 45)
		(primitive_site SLICE_X63Y62 SLICEX internal 43)
	)
	(tile 138 89 INT_BRAM_BRK_X39Y64 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y128 TIEOFF internal 3)
	)
	(tile 138 90 INT_INTERFACE_X39Y64 INT_INTERFACE 0
	)
	(tile 138 91 BRAMSITE2_X39Y64 BRAMSITE2 3
		(primitive_site RAMB16_X3Y32 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y32 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y33 RAMB8BWER internal 110)
	)
	(tile 138 92 INT_X40Y64 INT_BRK 1
		(primitive_site TIEOFF_X56Y128 TIEOFF internal 3)
	)
	(tile 138 93 CLEXM_X40Y64 CLEXM 2
		(primitive_site SLICE_X64Y62 SLICEM internal 50)
		(primitive_site SLICE_X65Y62 SLICEX internal 43)
	)
	(tile 138 94 INT_X41Y64 INT_BRK 1
		(primitive_site TIEOFF_X58Y128 TIEOFF internal 3)
	)
	(tile 138 95 CLEXL_X41Y64 CLEXL 2
		(primitive_site SLICE_X66Y62 SLICEL internal 45)
		(primitive_site SLICE_X67Y62 SLICEX internal 43)
	)
	(tile 138 96 INT_X42Y64 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X60Y128 TIEOFF internal 3)
	)
	(tile 138 97 RIOI_BRK_X42Y64 RIOI_BRK 7
		(primitive_site OLOGIC_X17Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y128 TIEOFF internal 3)
	)
	(tile 138 98 MCB_CAP_INT_X42Y64 MCB_CAP_INT 0
	)
	(tile 138 99 IOI_RTERM_X99Y70 IOI_RTERM 0
	)
	(tile 138 100 RIOB_X42Y64 RIOB 2
		(primitive_site PAD168 IOBS unbonded 8)
		(primitive_site PAD167 IOBM unbonded 8)
	)
	(tile 139 0 EMP_LIOB_X0Y69 EMP_LIOB 0
	)
	(tile 139 1 IOI_LTERM_X1Y69 IOI_LTERM 0
	)
	(tile 139 2 INT_X0Y63 INT 1
		(primitive_site TIEOFF_X0Y126 TIEOFF internal 3)
	)
	(tile 139 3 INT_INTERFACE_X0Y63 INT_INTERFACE 0
	)
	(tile 139 4 MCB_CAP_INT_X0Y63 MCB_CAP_INT 0
	)
	(tile 139 5 INT_X1Y63 INT 1
		(primitive_site TIEOFF_X2Y126 TIEOFF internal 3)
	)
	(tile 139 6 CLEXL_X1Y63 CLEXL 2
		(primitive_site SLICE_X0Y61 SLICEL internal 45)
		(primitive_site SLICE_X1Y61 SLICEX internal 43)
	)
	(tile 139 7 INT_X2Y63 INT 1
		(primitive_site TIEOFF_X4Y126 TIEOFF internal 3)
	)
	(tile 139 8 CLEXM_X2Y63 CLEXM 2
		(primitive_site SLICE_X2Y61 SLICEM internal 50)
		(primitive_site SLICE_X3Y61 SLICEX internal 43)
	)
	(tile 139 9 INT_BRAM_X3Y63 INT_BRAM 1
		(primitive_site TIEOFF_X6Y126 TIEOFF internal 3)
	)
	(tile 139 10 INT_INTERFACE_X3Y63 INT_INTERFACE 0
	)
	(tile 139 11 NULL_X11Y69 NULL 0
	)
	(tile 139 12 INT_X4Y63 INT 1
		(primitive_site TIEOFF_X7Y126 TIEOFF internal 3)
	)
	(tile 139 13 CLEXL_X4Y63 CLEXL 2
		(primitive_site SLICE_X4Y61 SLICEL internal 45)
		(primitive_site SLICE_X5Y61 SLICEX internal 43)
	)
	(tile 139 14 INT_X5Y63 INT 1
		(primitive_site TIEOFF_X9Y126 TIEOFF internal 3)
	)
	(tile 139 15 CLEXM_X5Y63 CLEXM 2
		(primitive_site SLICE_X6Y61 SLICEM internal 50)
		(primitive_site SLICE_X7Y61 SLICEX internal 43)
	)
	(tile 139 16 INT_X6Y63 INT 1
		(primitive_site TIEOFF_X11Y126 TIEOFF internal 3)
	)
	(tile 139 17 CLEXL_X6Y63 CLEXL 2
		(primitive_site SLICE_X8Y61 SLICEL internal 45)
		(primitive_site SLICE_X9Y61 SLICEX internal 43)
	)
	(tile 139 18 INT_X7Y63 INT 1
		(primitive_site TIEOFF_X13Y126 TIEOFF internal 3)
	)
	(tile 139 19 CLEXM_X7Y63 CLEXM 2
		(primitive_site SLICE_X10Y61 SLICEM internal 50)
		(primitive_site SLICE_X11Y61 SLICEX internal 43)
	)
	(tile 139 20 INT_X8Y63 INT 1
		(primitive_site TIEOFF_X15Y126 TIEOFF internal 3)
	)
	(tile 139 21 INT_INTERFACE_X8Y63 INT_INTERFACE 0
	)
	(tile 139 22 NULL_X22Y69 NULL 0
	)
	(tile 139 23 INT_X9Y63 INT 1
		(primitive_site TIEOFF_X16Y126 TIEOFF internal 3)
	)
	(tile 139 24 CLEXL_X9Y63 CLEXL 2
		(primitive_site SLICE_X12Y61 SLICEL internal 45)
		(primitive_site SLICE_X13Y61 SLICEX internal 43)
	)
	(tile 139 25 INT_X10Y63 INT 1
		(primitive_site TIEOFF_X17Y126 TIEOFF internal 3)
	)
	(tile 139 26 CLEXM_X10Y63 CLEXM 2
		(primitive_site SLICE_X14Y61 SLICEM internal 50)
		(primitive_site SLICE_X15Y61 SLICEX internal 43)
	)
	(tile 139 27 INT_X11Y63 INT 1
		(primitive_site TIEOFF_X18Y126 TIEOFF internal 3)
	)
	(tile 139 28 CLEXL_X11Y63 CLEXL 2
		(primitive_site SLICE_X16Y61 SLICEL internal 45)
		(primitive_site SLICE_X17Y61 SLICEX internal 43)
	)
	(tile 139 29 INT_X12Y63 INT 1
		(primitive_site TIEOFF_X19Y126 TIEOFF internal 3)
	)
	(tile 139 30 CLEXM_X12Y63 CLEXM 2
		(primitive_site SLICE_X18Y61 SLICEM internal 50)
		(primitive_site SLICE_X19Y61 SLICEX internal 43)
	)
	(tile 139 31 INT_X13Y63 INT 1
		(primitive_site TIEOFF_X20Y126 TIEOFF internal 3)
	)
	(tile 139 32 CLEXL_X13Y63 CLEXL 2
		(primitive_site SLICE_X20Y61 SLICEL internal 45)
		(primitive_site SLICE_X21Y61 SLICEX internal 43)
	)
	(tile 139 33 INT_BRAM_X14Y63 INT_BRAM 1
		(primitive_site TIEOFF_X21Y126 TIEOFF internal 3)
	)
	(tile 139 34 INT_INTERFACE_X14Y63 INT_INTERFACE 0
	)
	(tile 139 35 NULL_X35Y69 NULL 0
	)
	(tile 139 36 INT_X15Y63 INT 1
		(primitive_site TIEOFF_X22Y126 TIEOFF internal 3)
	)
	(tile 139 37 CLEXM_X15Y63 CLEXM 2
		(primitive_site SLICE_X22Y61 SLICEM internal 50)
		(primitive_site SLICE_X23Y61 SLICEX internal 43)
	)
	(tile 139 38 INT_X16Y63 INT 1
		(primitive_site TIEOFF_X23Y126 TIEOFF internal 3)
	)
	(tile 139 39 CLEXL_X16Y63 CLEXL 2
		(primitive_site SLICE_X24Y61 SLICEL internal 45)
		(primitive_site SLICE_X25Y61 SLICEX internal 43)
	)
	(tile 139 40 INT_X17Y63 INT 1
		(primitive_site TIEOFF_X24Y126 TIEOFF internal 3)
	)
	(tile 139 41 CLEXM_X17Y63 CLEXM 2
		(primitive_site SLICE_X26Y61 SLICEM internal 50)
		(primitive_site SLICE_X27Y61 SLICEX internal 43)
	)
	(tile 139 42 INT_X18Y63 INT 1
		(primitive_site TIEOFF_X25Y126 TIEOFF internal 3)
	)
	(tile 139 43 CLEXL_X18Y63 CLEXL 2
		(primitive_site SLICE_X28Y61 SLICEL internal 45)
		(primitive_site SLICE_X29Y61 SLICEX internal 43)
	)
	(tile 139 44 INT_X19Y63 INT 1
		(primitive_site TIEOFF_X26Y126 TIEOFF internal 3)
	)
	(tile 139 45 CLEXM_X19Y63 CLEXM 2
		(primitive_site SLICE_X30Y61 SLICEM internal 50)
		(primitive_site SLICE_X31Y61 SLICEX internal 43)
	)
	(tile 139 46 INT_X20Y63 INT 1
		(primitive_site TIEOFF_X28Y126 TIEOFF internal 3)
	)
	(tile 139 47 CLEXL_X20Y63 CLEXL 2
		(primitive_site SLICE_X32Y61 SLICEL internal 45)
		(primitive_site SLICE_X33Y61 SLICEX internal 43)
	)
	(tile 139 48 NULL_X48Y69 NULL 0
	)
	(tile 139 49 REG_V_X20Y63 REG_V 0
	)
	(tile 139 50 INT_X21Y63 INT 1
		(primitive_site TIEOFF_X31Y126 TIEOFF internal 3)
	)
	(tile 139 51 CLEXM_X21Y63 CLEXM 2
		(primitive_site SLICE_X34Y61 SLICEM internal 50)
		(primitive_site SLICE_X35Y61 SLICEX internal 43)
	)
	(tile 139 52 INT_X22Y63 INT 1
		(primitive_site TIEOFF_X33Y126 TIEOFF internal 3)
	)
	(tile 139 53 CLEXL_X22Y63 CLEXL 2
		(primitive_site SLICE_X36Y61 SLICEL internal 45)
		(primitive_site SLICE_X37Y61 SLICEX internal 43)
	)
	(tile 139 54 INT_X23Y63 INT 1
		(primitive_site TIEOFF_X35Y126 TIEOFF internal 3)
	)
	(tile 139 55 CLEXM_X23Y63 CLEXM 2
		(primitive_site SLICE_X38Y61 SLICEM internal 50)
		(primitive_site SLICE_X39Y61 SLICEX internal 43)
	)
	(tile 139 56 INT_X24Y63 INT 1
		(primitive_site TIEOFF_X36Y126 TIEOFF internal 3)
	)
	(tile 139 57 CLEXL_X24Y63 CLEXL 2
		(primitive_site SLICE_X40Y61 SLICEL internal 45)
		(primitive_site SLICE_X41Y61 SLICEX internal 43)
	)
	(tile 139 58 INT_X25Y63 INT 1
		(primitive_site TIEOFF_X37Y126 TIEOFF internal 3)
	)
	(tile 139 59 CLEXM_X25Y63 CLEXM 2
		(primitive_site SLICE_X42Y61 SLICEM internal 50)
		(primitive_site SLICE_X43Y61 SLICEX internal 43)
	)
	(tile 139 60 INT_X26Y63 INT 1
		(primitive_site TIEOFF_X38Y126 TIEOFF internal 3)
	)
	(tile 139 61 CLEXL_X26Y63 CLEXL 2
		(primitive_site SLICE_X44Y61 SLICEL internal 45)
		(primitive_site SLICE_X45Y61 SLICEX internal 43)
	)
	(tile 139 62 INT_BRAM_X27Y63 INT_BRAM 1
		(primitive_site TIEOFF_X39Y126 TIEOFF internal 3)
	)
	(tile 139 63 INT_INTERFACE_X27Y63 INT_INTERFACE 0
	)
	(tile 139 64 NULL_X64Y69 NULL 0
	)
	(tile 139 65 INT_X28Y63 INT 1
		(primitive_site TIEOFF_X40Y126 TIEOFF internal 3)
	)
	(tile 139 66 CLEXL_X28Y63 CLEXL 2
		(primitive_site SLICE_X46Y61 SLICEL internal 45)
		(primitive_site SLICE_X47Y61 SLICEX internal 43)
	)
	(tile 139 67 INT_X29Y63 INT 1
		(primitive_site TIEOFF_X41Y126 TIEOFF internal 3)
	)
	(tile 139 68 CLEXM_X29Y63 CLEXM 2
		(primitive_site SLICE_X48Y61 SLICEM internal 50)
		(primitive_site SLICE_X49Y61 SLICEX internal 43)
	)
	(tile 139 69 INT_X30Y63 INT 1
		(primitive_site TIEOFF_X42Y126 TIEOFF internal 3)
	)
	(tile 139 70 CLEXL_X30Y63 CLEXL 2
		(primitive_site SLICE_X50Y61 SLICEL internal 45)
		(primitive_site SLICE_X51Y61 SLICEX internal 43)
	)
	(tile 139 71 INT_X31Y63 INT 1
		(primitive_site TIEOFF_X43Y126 TIEOFF internal 3)
	)
	(tile 139 72 CLEXM_X31Y63 CLEXM 2
		(primitive_site SLICE_X52Y61 SLICEM internal 50)
		(primitive_site SLICE_X53Y61 SLICEX internal 43)
	)
	(tile 139 73 INT_X32Y63 INT 1
		(primitive_site TIEOFF_X44Y126 TIEOFF internal 3)
	)
	(tile 139 74 CLEXL_X32Y63 CLEXL 2
		(primitive_site SLICE_X54Y61 SLICEL internal 45)
		(primitive_site SLICE_X55Y61 SLICEX internal 43)
	)
	(tile 139 75 INT_X33Y63 INT 1
		(primitive_site TIEOFF_X45Y126 TIEOFF internal 3)
	)
	(tile 139 76 INT_INTERFACE_X33Y63 INT_INTERFACE 0
	)
	(tile 139 77 NULL_X77Y69 NULL 0
	)
	(tile 139 78 INT_X34Y63 INT 1
		(primitive_site TIEOFF_X46Y126 TIEOFF internal 3)
	)
	(tile 139 79 CLEXM_X34Y63 CLEXM 2
		(primitive_site SLICE_X56Y61 SLICEM internal 50)
		(primitive_site SLICE_X57Y61 SLICEX internal 43)
	)
	(tile 139 80 INT_X35Y63 INT 1
		(primitive_site TIEOFF_X48Y126 TIEOFF internal 3)
	)
	(tile 139 81 CLEXL_X35Y63 CLEXL 2
		(primitive_site SLICE_X58Y61 SLICEL internal 45)
		(primitive_site SLICE_X59Y61 SLICEX internal 43)
	)
	(tile 139 82 INT_X36Y63 INT 1
		(primitive_site TIEOFF_X50Y126 TIEOFF internal 3)
	)
	(tile 139 83 INT_INTERFACE_X36Y63 INT_INTERFACE 0
	)
	(tile 139 84 NULL_X84Y69 NULL 0
	)
	(tile 139 85 INT_X37Y63 INT 1
		(primitive_site TIEOFF_X51Y126 TIEOFF internal 3)
	)
	(tile 139 86 CLEXM_X37Y63 CLEXM 2
		(primitive_site SLICE_X60Y61 SLICEM internal 50)
		(primitive_site SLICE_X61Y61 SLICEX internal 43)
	)
	(tile 139 87 INT_X38Y63 INT 1
		(primitive_site TIEOFF_X53Y126 TIEOFF internal 3)
	)
	(tile 139 88 CLEXL_X38Y63 CLEXL 2
		(primitive_site SLICE_X62Y61 SLICEL internal 45)
		(primitive_site SLICE_X63Y61 SLICEX internal 43)
	)
	(tile 139 89 INT_BRAM_X39Y63 INT_BRAM 1
		(primitive_site TIEOFF_X55Y126 TIEOFF internal 3)
	)
	(tile 139 90 INT_INTERFACE_X39Y63 INT_INTERFACE 0
	)
	(tile 139 91 NULL_X91Y69 NULL 0
	)
	(tile 139 92 INT_X40Y63 INT 1
		(primitive_site TIEOFF_X56Y126 TIEOFF internal 3)
	)
	(tile 139 93 CLEXM_X40Y63 CLEXM 2
		(primitive_site SLICE_X64Y61 SLICEM internal 50)
		(primitive_site SLICE_X65Y61 SLICEX internal 43)
	)
	(tile 139 94 INT_X41Y63 INT 1
		(primitive_site TIEOFF_X58Y126 TIEOFF internal 3)
	)
	(tile 139 95 CLEXL_X41Y63 CLEXL 2
		(primitive_site SLICE_X66Y61 SLICEL internal 45)
		(primitive_site SLICE_X67Y61 SLICEX internal 43)
	)
	(tile 139 96 INT_X42Y63 INT 1
		(primitive_site TIEOFF_X60Y126 TIEOFF internal 3)
	)
	(tile 139 97 INT_INTERFACE_X42Y63 INT_INTERFACE 0
	)
	(tile 139 98 MCB_CAP_INT_X42Y63 MCB_CAP_INT 0
	)
	(tile 139 99 IOI_RTERM_X99Y69 IOI_RTERM 0
	)
	(tile 139 100 EMP_RIOB_X42Y63 EMP_RIOB 0
	)
	(tile 140 0 EMP_LIOB_X0Y68 EMP_LIOB 0
	)
	(tile 140 1 IOI_LTERM_X1Y68 IOI_LTERM 0
	)
	(tile 140 2 INT_X0Y62 INT 1
		(primitive_site TIEOFF_X0Y124 TIEOFF internal 3)
	)
	(tile 140 3 INT_INTERFACE_X0Y62 INT_INTERFACE 0
	)
	(tile 140 4 MCB_CAP_INT_X0Y62 MCB_CAP_INT 0
	)
	(tile 140 5 INT_X1Y62 INT 1
		(primitive_site TIEOFF_X2Y124 TIEOFF internal 3)
	)
	(tile 140 6 CLEXL_X1Y62 CLEXL 2
		(primitive_site SLICE_X0Y60 SLICEL internal 45)
		(primitive_site SLICE_X1Y60 SLICEX internal 43)
	)
	(tile 140 7 INT_X2Y62 INT 1
		(primitive_site TIEOFF_X4Y124 TIEOFF internal 3)
	)
	(tile 140 8 CLEXM_X2Y62 CLEXM 2
		(primitive_site SLICE_X2Y60 SLICEM internal 50)
		(primitive_site SLICE_X3Y60 SLICEX internal 43)
	)
	(tile 140 9 INT_BRAM_X3Y62 INT_BRAM 1
		(primitive_site TIEOFF_X6Y124 TIEOFF internal 3)
	)
	(tile 140 10 INT_INTERFACE_X3Y62 INT_INTERFACE 0
	)
	(tile 140 11 NULL_X11Y68 NULL 0
	)
	(tile 140 12 INT_X4Y62 INT 1
		(primitive_site TIEOFF_X7Y124 TIEOFF internal 3)
	)
	(tile 140 13 CLEXL_X4Y62 CLEXL 2
		(primitive_site SLICE_X4Y60 SLICEL internal 45)
		(primitive_site SLICE_X5Y60 SLICEX internal 43)
	)
	(tile 140 14 INT_X5Y62 INT 1
		(primitive_site TIEOFF_X9Y124 TIEOFF internal 3)
	)
	(tile 140 15 CLEXM_X5Y62 CLEXM 2
		(primitive_site SLICE_X6Y60 SLICEM internal 50)
		(primitive_site SLICE_X7Y60 SLICEX internal 43)
	)
	(tile 140 16 INT_X6Y62 INT 1
		(primitive_site TIEOFF_X11Y124 TIEOFF internal 3)
	)
	(tile 140 17 CLEXL_X6Y62 CLEXL 2
		(primitive_site SLICE_X8Y60 SLICEL internal 45)
		(primitive_site SLICE_X9Y60 SLICEX internal 43)
	)
	(tile 140 18 INT_X7Y62 INT 1
		(primitive_site TIEOFF_X13Y124 TIEOFF internal 3)
	)
	(tile 140 19 CLEXM_X7Y62 CLEXM 2
		(primitive_site SLICE_X10Y60 SLICEM internal 50)
		(primitive_site SLICE_X11Y60 SLICEX internal 43)
	)
	(tile 140 20 INT_X8Y62 INT 1
		(primitive_site TIEOFF_X15Y124 TIEOFF internal 3)
	)
	(tile 140 21 INT_INTERFACE_X8Y62 INT_INTERFACE 0
	)
	(tile 140 22 NULL_X22Y68 NULL 0
	)
	(tile 140 23 INT_X9Y62 INT 1
		(primitive_site TIEOFF_X16Y124 TIEOFF internal 3)
	)
	(tile 140 24 CLEXL_X9Y62 CLEXL 2
		(primitive_site SLICE_X12Y60 SLICEL internal 45)
		(primitive_site SLICE_X13Y60 SLICEX internal 43)
	)
	(tile 140 25 INT_X10Y62 INT 1
		(primitive_site TIEOFF_X17Y124 TIEOFF internal 3)
	)
	(tile 140 26 CLEXM_X10Y62 CLEXM 2
		(primitive_site SLICE_X14Y60 SLICEM internal 50)
		(primitive_site SLICE_X15Y60 SLICEX internal 43)
	)
	(tile 140 27 INT_X11Y62 INT 1
		(primitive_site TIEOFF_X18Y124 TIEOFF internal 3)
	)
	(tile 140 28 CLEXL_X11Y62 CLEXL 2
		(primitive_site SLICE_X16Y60 SLICEL internal 45)
		(primitive_site SLICE_X17Y60 SLICEX internal 43)
	)
	(tile 140 29 INT_X12Y62 INT 1
		(primitive_site TIEOFF_X19Y124 TIEOFF internal 3)
	)
	(tile 140 30 CLEXM_X12Y62 CLEXM 2
		(primitive_site SLICE_X18Y60 SLICEM internal 50)
		(primitive_site SLICE_X19Y60 SLICEX internal 43)
	)
	(tile 140 31 INT_X13Y62 INT 1
		(primitive_site TIEOFF_X20Y124 TIEOFF internal 3)
	)
	(tile 140 32 CLEXL_X13Y62 CLEXL 2
		(primitive_site SLICE_X20Y60 SLICEL internal 45)
		(primitive_site SLICE_X21Y60 SLICEX internal 43)
	)
	(tile 140 33 INT_BRAM_X14Y62 INT_BRAM 1
		(primitive_site TIEOFF_X21Y124 TIEOFF internal 3)
	)
	(tile 140 34 INT_INTERFACE_X14Y62 INT_INTERFACE 0
	)
	(tile 140 35 NULL_X35Y68 NULL 0
	)
	(tile 140 36 INT_X15Y62 INT 1
		(primitive_site TIEOFF_X22Y124 TIEOFF internal 3)
	)
	(tile 140 37 CLEXM_X15Y62 CLEXM 2
		(primitive_site SLICE_X22Y60 SLICEM internal 50)
		(primitive_site SLICE_X23Y60 SLICEX internal 43)
	)
	(tile 140 38 INT_X16Y62 INT 1
		(primitive_site TIEOFF_X23Y124 TIEOFF internal 3)
	)
	(tile 140 39 CLEXL_X16Y62 CLEXL 2
		(primitive_site SLICE_X24Y60 SLICEL internal 45)
		(primitive_site SLICE_X25Y60 SLICEX internal 43)
	)
	(tile 140 40 INT_X17Y62 INT 1
		(primitive_site TIEOFF_X24Y124 TIEOFF internal 3)
	)
	(tile 140 41 CLEXM_X17Y62 CLEXM 2
		(primitive_site SLICE_X26Y60 SLICEM internal 50)
		(primitive_site SLICE_X27Y60 SLICEX internal 43)
	)
	(tile 140 42 INT_X18Y62 INT 1
		(primitive_site TIEOFF_X25Y124 TIEOFF internal 3)
	)
	(tile 140 43 CLEXL_X18Y62 CLEXL 2
		(primitive_site SLICE_X28Y60 SLICEL internal 45)
		(primitive_site SLICE_X29Y60 SLICEX internal 43)
	)
	(tile 140 44 INT_X19Y62 INT 1
		(primitive_site TIEOFF_X26Y124 TIEOFF internal 3)
	)
	(tile 140 45 CLEXM_X19Y62 CLEXM 2
		(primitive_site SLICE_X30Y60 SLICEM internal 50)
		(primitive_site SLICE_X31Y60 SLICEX internal 43)
	)
	(tile 140 46 INT_X20Y62 INT 1
		(primitive_site TIEOFF_X28Y124 TIEOFF internal 3)
	)
	(tile 140 47 CLEXL_X20Y62 CLEXL 2
		(primitive_site SLICE_X32Y60 SLICEL internal 45)
		(primitive_site SLICE_X33Y60 SLICEX internal 43)
	)
	(tile 140 48 NULL_X48Y68 NULL 0
	)
	(tile 140 49 REG_V_X20Y62 REG_V 0
	)
	(tile 140 50 INT_X21Y62 INT 1
		(primitive_site TIEOFF_X31Y124 TIEOFF internal 3)
	)
	(tile 140 51 CLEXM_X21Y62 CLEXM 2
		(primitive_site SLICE_X34Y60 SLICEM internal 50)
		(primitive_site SLICE_X35Y60 SLICEX internal 43)
	)
	(tile 140 52 INT_X22Y62 INT 1
		(primitive_site TIEOFF_X33Y124 TIEOFF internal 3)
	)
	(tile 140 53 CLEXL_X22Y62 CLEXL 2
		(primitive_site SLICE_X36Y60 SLICEL internal 45)
		(primitive_site SLICE_X37Y60 SLICEX internal 43)
	)
	(tile 140 54 INT_X23Y62 INT 1
		(primitive_site TIEOFF_X35Y124 TIEOFF internal 3)
	)
	(tile 140 55 CLEXM_X23Y62 CLEXM 2
		(primitive_site SLICE_X38Y60 SLICEM internal 50)
		(primitive_site SLICE_X39Y60 SLICEX internal 43)
	)
	(tile 140 56 INT_X24Y62 INT 1
		(primitive_site TIEOFF_X36Y124 TIEOFF internal 3)
	)
	(tile 140 57 CLEXL_X24Y62 CLEXL 2
		(primitive_site SLICE_X40Y60 SLICEL internal 45)
		(primitive_site SLICE_X41Y60 SLICEX internal 43)
	)
	(tile 140 58 INT_X25Y62 INT 1
		(primitive_site TIEOFF_X37Y124 TIEOFF internal 3)
	)
	(tile 140 59 CLEXM_X25Y62 CLEXM 2
		(primitive_site SLICE_X42Y60 SLICEM internal 50)
		(primitive_site SLICE_X43Y60 SLICEX internal 43)
	)
	(tile 140 60 INT_X26Y62 INT 1
		(primitive_site TIEOFF_X38Y124 TIEOFF internal 3)
	)
	(tile 140 61 CLEXL_X26Y62 CLEXL 2
		(primitive_site SLICE_X44Y60 SLICEL internal 45)
		(primitive_site SLICE_X45Y60 SLICEX internal 43)
	)
	(tile 140 62 INT_BRAM_X27Y62 INT_BRAM 1
		(primitive_site TIEOFF_X39Y124 TIEOFF internal 3)
	)
	(tile 140 63 INT_INTERFACE_X27Y62 INT_INTERFACE 0
	)
	(tile 140 64 NULL_X64Y68 NULL 0
	)
	(tile 140 65 INT_X28Y62 INT 1
		(primitive_site TIEOFF_X40Y124 TIEOFF internal 3)
	)
	(tile 140 66 CLEXL_X28Y62 CLEXL 2
		(primitive_site SLICE_X46Y60 SLICEL internal 45)
		(primitive_site SLICE_X47Y60 SLICEX internal 43)
	)
	(tile 140 67 INT_X29Y62 INT 1
		(primitive_site TIEOFF_X41Y124 TIEOFF internal 3)
	)
	(tile 140 68 CLEXM_X29Y62 CLEXM 2
		(primitive_site SLICE_X48Y60 SLICEM internal 50)
		(primitive_site SLICE_X49Y60 SLICEX internal 43)
	)
	(tile 140 69 INT_X30Y62 INT 1
		(primitive_site TIEOFF_X42Y124 TIEOFF internal 3)
	)
	(tile 140 70 CLEXL_X30Y62 CLEXL 2
		(primitive_site SLICE_X50Y60 SLICEL internal 45)
		(primitive_site SLICE_X51Y60 SLICEX internal 43)
	)
	(tile 140 71 INT_X31Y62 INT 1
		(primitive_site TIEOFF_X43Y124 TIEOFF internal 3)
	)
	(tile 140 72 CLEXM_X31Y62 CLEXM 2
		(primitive_site SLICE_X52Y60 SLICEM internal 50)
		(primitive_site SLICE_X53Y60 SLICEX internal 43)
	)
	(tile 140 73 INT_X32Y62 INT 1
		(primitive_site TIEOFF_X44Y124 TIEOFF internal 3)
	)
	(tile 140 74 CLEXL_X32Y62 CLEXL 2
		(primitive_site SLICE_X54Y60 SLICEL internal 45)
		(primitive_site SLICE_X55Y60 SLICEX internal 43)
	)
	(tile 140 75 INT_X33Y62 INT 1
		(primitive_site TIEOFF_X45Y124 TIEOFF internal 3)
	)
	(tile 140 76 INT_INTERFACE_X33Y62 INT_INTERFACE 0
	)
	(tile 140 77 NULL_X77Y68 NULL 0
	)
	(tile 140 78 INT_X34Y62 INT 1
		(primitive_site TIEOFF_X46Y124 TIEOFF internal 3)
	)
	(tile 140 79 CLEXM_X34Y62 CLEXM 2
		(primitive_site SLICE_X56Y60 SLICEM internal 50)
		(primitive_site SLICE_X57Y60 SLICEX internal 43)
	)
	(tile 140 80 INT_X35Y62 INT 1
		(primitive_site TIEOFF_X48Y124 TIEOFF internal 3)
	)
	(tile 140 81 CLEXL_X35Y62 CLEXL 2
		(primitive_site SLICE_X58Y60 SLICEL internal 45)
		(primitive_site SLICE_X59Y60 SLICEX internal 43)
	)
	(tile 140 82 INT_X36Y62 INT 1
		(primitive_site TIEOFF_X50Y124 TIEOFF internal 3)
	)
	(tile 140 83 INT_INTERFACE_X36Y62 INT_INTERFACE 0
	)
	(tile 140 84 NULL_X84Y68 NULL 0
	)
	(tile 140 85 INT_X37Y62 INT 1
		(primitive_site TIEOFF_X51Y124 TIEOFF internal 3)
	)
	(tile 140 86 CLEXM_X37Y62 CLEXM 2
		(primitive_site SLICE_X60Y60 SLICEM internal 50)
		(primitive_site SLICE_X61Y60 SLICEX internal 43)
	)
	(tile 140 87 INT_X38Y62 INT 1
		(primitive_site TIEOFF_X53Y124 TIEOFF internal 3)
	)
	(tile 140 88 CLEXL_X38Y62 CLEXL 2
		(primitive_site SLICE_X62Y60 SLICEL internal 45)
		(primitive_site SLICE_X63Y60 SLICEX internal 43)
	)
	(tile 140 89 INT_BRAM_X39Y62 INT_BRAM 1
		(primitive_site TIEOFF_X55Y124 TIEOFF internal 3)
	)
	(tile 140 90 INT_INTERFACE_X39Y62 INT_INTERFACE 0
	)
	(tile 140 91 NULL_X91Y68 NULL 0
	)
	(tile 140 92 INT_X40Y62 INT 1
		(primitive_site TIEOFF_X56Y124 TIEOFF internal 3)
	)
	(tile 140 93 CLEXM_X40Y62 CLEXM 2
		(primitive_site SLICE_X64Y60 SLICEM internal 50)
		(primitive_site SLICE_X65Y60 SLICEX internal 43)
	)
	(tile 140 94 INT_X41Y62 INT 1
		(primitive_site TIEOFF_X58Y124 TIEOFF internal 3)
	)
	(tile 140 95 CLEXL_X41Y62 CLEXL 2
		(primitive_site SLICE_X66Y60 SLICEL internal 45)
		(primitive_site SLICE_X67Y60 SLICEX internal 43)
	)
	(tile 140 96 INT_X42Y62 INT 1
		(primitive_site TIEOFF_X60Y124 TIEOFF internal 3)
	)
	(tile 140 97 INT_INTERFACE_X42Y62 INT_INTERFACE 0
	)
	(tile 140 98 MCB_CAP_INT_X42Y62 MCB_CAP_INT 0
	)
	(tile 140 99 IOI_RTERM_X99Y68 IOI_RTERM 0
	)
	(tile 140 100 EMP_RIOB_X42Y62 EMP_RIOB 0
	)
	(tile 141 0 LIOB_X0Y61 LIOB 2
		(primitive_site PAD313 IOBM unbonded 8)
		(primitive_site PAD314 IOBS unbonded 8)
	)
	(tile 141 1 IOI_LTERM_X1Y67 IOI_LTERM 0
	)
	(tile 141 2 LIOI_INT_X0Y61 LIOI_INT 1
		(primitive_site TIEOFF_X0Y122 TIEOFF internal 3)
	)
	(tile 141 3 LIOI_X0Y61 LIOI 7
		(primitive_site OLOGIC_X0Y58 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y58 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y58 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y59 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y59 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y59 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y122 TIEOFF internal 3)
	)
	(tile 141 4 MCB_CAP_INT_X0Y61 MCB_CAP_INT 0
	)
	(tile 141 5 INT_X1Y61 INT 1
		(primitive_site TIEOFF_X2Y122 TIEOFF internal 3)
	)
	(tile 141 6 CLEXL_X1Y61 CLEXL 2
		(primitive_site SLICE_X0Y59 SLICEL internal 45)
		(primitive_site SLICE_X1Y59 SLICEX internal 43)
	)
	(tile 141 7 INT_X2Y61 INT 1
		(primitive_site TIEOFF_X4Y122 TIEOFF internal 3)
	)
	(tile 141 8 CLEXM_X2Y61 CLEXM 2
		(primitive_site SLICE_X2Y59 SLICEM internal 50)
		(primitive_site SLICE_X3Y59 SLICEX internal 43)
	)
	(tile 141 9 INT_BRAM_X3Y61 INT_BRAM 1
		(primitive_site TIEOFF_X6Y122 TIEOFF internal 3)
	)
	(tile 141 10 INT_INTERFACE_X3Y61 INT_INTERFACE 0
	)
	(tile 141 11 NULL_X11Y67 NULL 0
	)
	(tile 141 12 INT_X4Y61 INT 1
		(primitive_site TIEOFF_X7Y122 TIEOFF internal 3)
	)
	(tile 141 13 CLEXL_X4Y61 CLEXL 2
		(primitive_site SLICE_X4Y59 SLICEL internal 45)
		(primitive_site SLICE_X5Y59 SLICEX internal 43)
	)
	(tile 141 14 INT_X5Y61 INT 1
		(primitive_site TIEOFF_X9Y122 TIEOFF internal 3)
	)
	(tile 141 15 CLEXM_X5Y61 CLEXM 2
		(primitive_site SLICE_X6Y59 SLICEM internal 50)
		(primitive_site SLICE_X7Y59 SLICEX internal 43)
	)
	(tile 141 16 INT_X6Y61 INT 1
		(primitive_site TIEOFF_X11Y122 TIEOFF internal 3)
	)
	(tile 141 17 CLEXL_X6Y61 CLEXL 2
		(primitive_site SLICE_X8Y59 SLICEL internal 45)
		(primitive_site SLICE_X9Y59 SLICEX internal 43)
	)
	(tile 141 18 INT_X7Y61 INT 1
		(primitive_site TIEOFF_X13Y122 TIEOFF internal 3)
	)
	(tile 141 19 CLEXM_X7Y61 CLEXM 2
		(primitive_site SLICE_X10Y59 SLICEM internal 50)
		(primitive_site SLICE_X11Y59 SLICEX internal 43)
	)
	(tile 141 20 INT_X8Y61 INT 1
		(primitive_site TIEOFF_X15Y122 TIEOFF internal 3)
	)
	(tile 141 21 INT_INTERFACE_X8Y61 INT_INTERFACE 0
	)
	(tile 141 22 NULL_X22Y67 NULL 0
	)
	(tile 141 23 INT_X9Y61 INT 1
		(primitive_site TIEOFF_X16Y122 TIEOFF internal 3)
	)
	(tile 141 24 CLEXL_X9Y61 CLEXL 2
		(primitive_site SLICE_X12Y59 SLICEL internal 45)
		(primitive_site SLICE_X13Y59 SLICEX internal 43)
	)
	(tile 141 25 INT_X10Y61 INT 1
		(primitive_site TIEOFF_X17Y122 TIEOFF internal 3)
	)
	(tile 141 26 CLEXM_X10Y61 CLEXM 2
		(primitive_site SLICE_X14Y59 SLICEM internal 50)
		(primitive_site SLICE_X15Y59 SLICEX internal 43)
	)
	(tile 141 27 INT_X11Y61 INT 1
		(primitive_site TIEOFF_X18Y122 TIEOFF internal 3)
	)
	(tile 141 28 CLEXL_X11Y61 CLEXL 2
		(primitive_site SLICE_X16Y59 SLICEL internal 45)
		(primitive_site SLICE_X17Y59 SLICEX internal 43)
	)
	(tile 141 29 INT_X12Y61 INT 1
		(primitive_site TIEOFF_X19Y122 TIEOFF internal 3)
	)
	(tile 141 30 CLEXM_X12Y61 CLEXM 2
		(primitive_site SLICE_X18Y59 SLICEM internal 50)
		(primitive_site SLICE_X19Y59 SLICEX internal 43)
	)
	(tile 141 31 INT_X13Y61 INT 1
		(primitive_site TIEOFF_X20Y122 TIEOFF internal 3)
	)
	(tile 141 32 CLEXL_X13Y61 CLEXL 2
		(primitive_site SLICE_X20Y59 SLICEL internal 45)
		(primitive_site SLICE_X21Y59 SLICEX internal 43)
	)
	(tile 141 33 INT_BRAM_X14Y61 INT_BRAM 1
		(primitive_site TIEOFF_X21Y122 TIEOFF internal 3)
	)
	(tile 141 34 INT_INTERFACE_X14Y61 INT_INTERFACE 0
	)
	(tile 141 35 NULL_X35Y67 NULL 0
	)
	(tile 141 36 INT_X15Y61 INT 1
		(primitive_site TIEOFF_X22Y122 TIEOFF internal 3)
	)
	(tile 141 37 CLEXM_X15Y61 CLEXM 2
		(primitive_site SLICE_X22Y59 SLICEM internal 50)
		(primitive_site SLICE_X23Y59 SLICEX internal 43)
	)
	(tile 141 38 INT_X16Y61 INT 1
		(primitive_site TIEOFF_X23Y122 TIEOFF internal 3)
	)
	(tile 141 39 CLEXL_X16Y61 CLEXL 2
		(primitive_site SLICE_X24Y59 SLICEL internal 45)
		(primitive_site SLICE_X25Y59 SLICEX internal 43)
	)
	(tile 141 40 INT_X17Y61 INT 1
		(primitive_site TIEOFF_X24Y122 TIEOFF internal 3)
	)
	(tile 141 41 CLEXM_X17Y61 CLEXM 2
		(primitive_site SLICE_X26Y59 SLICEM internal 50)
		(primitive_site SLICE_X27Y59 SLICEX internal 43)
	)
	(tile 141 42 INT_X18Y61 INT 1
		(primitive_site TIEOFF_X25Y122 TIEOFF internal 3)
	)
	(tile 141 43 CLEXL_X18Y61 CLEXL 2
		(primitive_site SLICE_X28Y59 SLICEL internal 45)
		(primitive_site SLICE_X29Y59 SLICEX internal 43)
	)
	(tile 141 44 INT_X19Y61 INT 1
		(primitive_site TIEOFF_X26Y122 TIEOFF internal 3)
	)
	(tile 141 45 CLEXM_X19Y61 CLEXM 2
		(primitive_site SLICE_X30Y59 SLICEM internal 50)
		(primitive_site SLICE_X31Y59 SLICEX internal 43)
	)
	(tile 141 46 INT_X20Y61 INT 1
		(primitive_site TIEOFF_X28Y122 TIEOFF internal 3)
	)
	(tile 141 47 CLEXL_X20Y61 CLEXL 2
		(primitive_site SLICE_X32Y59 SLICEL internal 45)
		(primitive_site SLICE_X33Y59 SLICEX internal 43)
	)
	(tile 141 48 NULL_X48Y67 NULL 0
	)
	(tile 141 49 REG_V_X20Y61 REG_V 0
	)
	(tile 141 50 INT_X21Y61 INT 1
		(primitive_site TIEOFF_X31Y122 TIEOFF internal 3)
	)
	(tile 141 51 CLEXM_X21Y61 CLEXM 2
		(primitive_site SLICE_X34Y59 SLICEM internal 50)
		(primitive_site SLICE_X35Y59 SLICEX internal 43)
	)
	(tile 141 52 INT_X22Y61 INT 1
		(primitive_site TIEOFF_X33Y122 TIEOFF internal 3)
	)
	(tile 141 53 CLEXL_X22Y61 CLEXL 2
		(primitive_site SLICE_X36Y59 SLICEL internal 45)
		(primitive_site SLICE_X37Y59 SLICEX internal 43)
	)
	(tile 141 54 INT_X23Y61 INT 1
		(primitive_site TIEOFF_X35Y122 TIEOFF internal 3)
	)
	(tile 141 55 CLEXM_X23Y61 CLEXM 2
		(primitive_site SLICE_X38Y59 SLICEM internal 50)
		(primitive_site SLICE_X39Y59 SLICEX internal 43)
	)
	(tile 141 56 INT_X24Y61 INT 1
		(primitive_site TIEOFF_X36Y122 TIEOFF internal 3)
	)
	(tile 141 57 CLEXL_X24Y61 CLEXL 2
		(primitive_site SLICE_X40Y59 SLICEL internal 45)
		(primitive_site SLICE_X41Y59 SLICEX internal 43)
	)
	(tile 141 58 INT_X25Y61 INT 1
		(primitive_site TIEOFF_X37Y122 TIEOFF internal 3)
	)
	(tile 141 59 CLEXM_X25Y61 CLEXM 2
		(primitive_site SLICE_X42Y59 SLICEM internal 50)
		(primitive_site SLICE_X43Y59 SLICEX internal 43)
	)
	(tile 141 60 INT_X26Y61 INT 1
		(primitive_site TIEOFF_X38Y122 TIEOFF internal 3)
	)
	(tile 141 61 CLEXL_X26Y61 CLEXL 2
		(primitive_site SLICE_X44Y59 SLICEL internal 45)
		(primitive_site SLICE_X45Y59 SLICEX internal 43)
	)
	(tile 141 62 INT_BRAM_X27Y61 INT_BRAM 1
		(primitive_site TIEOFF_X39Y122 TIEOFF internal 3)
	)
	(tile 141 63 INT_INTERFACE_X27Y61 INT_INTERFACE 0
	)
	(tile 141 64 NULL_X64Y67 NULL 0
	)
	(tile 141 65 INT_X28Y61 INT 1
		(primitive_site TIEOFF_X40Y122 TIEOFF internal 3)
	)
	(tile 141 66 CLEXL_X28Y61 CLEXL 2
		(primitive_site SLICE_X46Y59 SLICEL internal 45)
		(primitive_site SLICE_X47Y59 SLICEX internal 43)
	)
	(tile 141 67 INT_X29Y61 INT 1
		(primitive_site TIEOFF_X41Y122 TIEOFF internal 3)
	)
	(tile 141 68 CLEXM_X29Y61 CLEXM 2
		(primitive_site SLICE_X48Y59 SLICEM internal 50)
		(primitive_site SLICE_X49Y59 SLICEX internal 43)
	)
	(tile 141 69 INT_X30Y61 INT 1
		(primitive_site TIEOFF_X42Y122 TIEOFF internal 3)
	)
	(tile 141 70 CLEXL_X30Y61 CLEXL 2
		(primitive_site SLICE_X50Y59 SLICEL internal 45)
		(primitive_site SLICE_X51Y59 SLICEX internal 43)
	)
	(tile 141 71 INT_X31Y61 INT 1
		(primitive_site TIEOFF_X43Y122 TIEOFF internal 3)
	)
	(tile 141 72 CLEXM_X31Y61 CLEXM 2
		(primitive_site SLICE_X52Y59 SLICEM internal 50)
		(primitive_site SLICE_X53Y59 SLICEX internal 43)
	)
	(tile 141 73 INT_X32Y61 INT 1
		(primitive_site TIEOFF_X44Y122 TIEOFF internal 3)
	)
	(tile 141 74 CLEXL_X32Y61 CLEXL 2
		(primitive_site SLICE_X54Y59 SLICEL internal 45)
		(primitive_site SLICE_X55Y59 SLICEX internal 43)
	)
	(tile 141 75 INT_X33Y61 INT 1
		(primitive_site TIEOFF_X45Y122 TIEOFF internal 3)
	)
	(tile 141 76 INT_INTERFACE_X33Y61 INT_INTERFACE 0
	)
	(tile 141 77 NULL_X77Y67 NULL 0
	)
	(tile 141 78 INT_X34Y61 INT 1
		(primitive_site TIEOFF_X46Y122 TIEOFF internal 3)
	)
	(tile 141 79 CLEXM_X34Y61 CLEXM 2
		(primitive_site SLICE_X56Y59 SLICEM internal 50)
		(primitive_site SLICE_X57Y59 SLICEX internal 43)
	)
	(tile 141 80 INT_X35Y61 INT 1
		(primitive_site TIEOFF_X48Y122 TIEOFF internal 3)
	)
	(tile 141 81 CLEXL_X35Y61 CLEXL 2
		(primitive_site SLICE_X58Y59 SLICEL internal 45)
		(primitive_site SLICE_X59Y59 SLICEX internal 43)
	)
	(tile 141 82 INT_X36Y61 INT 1
		(primitive_site TIEOFF_X50Y122 TIEOFF internal 3)
	)
	(tile 141 83 INT_INTERFACE_X36Y61 INT_INTERFACE 0
	)
	(tile 141 84 NULL_X84Y67 NULL 0
	)
	(tile 141 85 INT_X37Y61 INT 1
		(primitive_site TIEOFF_X51Y122 TIEOFF internal 3)
	)
	(tile 141 86 CLEXM_X37Y61 CLEXM 2
		(primitive_site SLICE_X60Y59 SLICEM internal 50)
		(primitive_site SLICE_X61Y59 SLICEX internal 43)
	)
	(tile 141 87 INT_X38Y61 INT 1
		(primitive_site TIEOFF_X53Y122 TIEOFF internal 3)
	)
	(tile 141 88 CLEXL_X38Y61 CLEXL 2
		(primitive_site SLICE_X62Y59 SLICEL internal 45)
		(primitive_site SLICE_X63Y59 SLICEX internal 43)
	)
	(tile 141 89 INT_BRAM_X39Y61 INT_BRAM 1
		(primitive_site TIEOFF_X55Y122 TIEOFF internal 3)
	)
	(tile 141 90 INT_INTERFACE_X39Y61 INT_INTERFACE 0
	)
	(tile 141 91 NULL_X91Y67 NULL 0
	)
	(tile 141 92 INT_X40Y61 INT 1
		(primitive_site TIEOFF_X56Y122 TIEOFF internal 3)
	)
	(tile 141 93 CLEXM_X40Y61 CLEXM 2
		(primitive_site SLICE_X64Y59 SLICEM internal 50)
		(primitive_site SLICE_X65Y59 SLICEX internal 43)
	)
	(tile 141 94 INT_X41Y61 INT 1
		(primitive_site TIEOFF_X58Y122 TIEOFF internal 3)
	)
	(tile 141 95 CLEXL_X41Y61 CLEXL 2
		(primitive_site SLICE_X66Y59 SLICEL internal 45)
		(primitive_site SLICE_X67Y59 SLICEX internal 43)
	)
	(tile 141 96 IOI_INT_X42Y61 IOI_INT 1
		(primitive_site TIEOFF_X60Y122 TIEOFF internal 3)
	)
	(tile 141 97 RIOI_X42Y61 RIOI 7
		(primitive_site OLOGIC_X17Y58 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y58 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y58 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y59 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y59 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y59 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y122 TIEOFF internal 3)
	)
	(tile 141 98 MCB_CAP_INT_X42Y61 MCB_CAP_INT 0
	)
	(tile 141 99 IOI_RTERM_X99Y67 IOI_RTERM 0
	)
	(tile 141 100 RIOB_X42Y61 RIOB 2
		(primitive_site PAD170 IOBS unbonded 8)
		(primitive_site PAD169 IOBM unbonded 8)
	)
	(tile 142 0 EMP_LIOB_X0Y66 EMP_LIOB 0
	)
	(tile 142 1 IOI_LTERM_X1Y66 IOI_LTERM 0
	)
	(tile 142 2 INT_X0Y60 INT 1
		(primitive_site TIEOFF_X0Y120 TIEOFF internal 3)
	)
	(tile 142 3 INT_INTERFACE_X0Y60 INT_INTERFACE 0
	)
	(tile 142 4 MCB_CAP_INT_X0Y60 MCB_CAP_INT 0
	)
	(tile 142 5 INT_X1Y60 INT 1
		(primitive_site TIEOFF_X2Y120 TIEOFF internal 3)
	)
	(tile 142 6 CLEXL_X1Y60 CLEXL 2
		(primitive_site SLICE_X0Y58 SLICEL internal 45)
		(primitive_site SLICE_X1Y58 SLICEX internal 43)
	)
	(tile 142 7 INT_X2Y60 INT 1
		(primitive_site TIEOFF_X4Y120 TIEOFF internal 3)
	)
	(tile 142 8 CLEXM_X2Y60 CLEXM 2
		(primitive_site SLICE_X2Y58 SLICEM internal 50)
		(primitive_site SLICE_X3Y58 SLICEX internal 43)
	)
	(tile 142 9 INT_BRAM_X3Y60 INT_BRAM 1
		(primitive_site TIEOFF_X6Y120 TIEOFF internal 3)
	)
	(tile 142 10 INT_INTERFACE_X3Y60 INT_INTERFACE 0
	)
	(tile 142 11 BRAMSITE2_X3Y60 BRAMSITE2 3
		(primitive_site RAMB16_X0Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y31 RAMB8BWER internal 110)
	)
	(tile 142 12 INT_X4Y60 INT 1
		(primitive_site TIEOFF_X7Y120 TIEOFF internal 3)
	)
	(tile 142 13 CLEXL_X4Y60 CLEXL 2
		(primitive_site SLICE_X4Y58 SLICEL internal 45)
		(primitive_site SLICE_X5Y58 SLICEX internal 43)
	)
	(tile 142 14 INT_X5Y60 INT 1
		(primitive_site TIEOFF_X9Y120 TIEOFF internal 3)
	)
	(tile 142 15 CLEXM_X5Y60 CLEXM 2
		(primitive_site SLICE_X6Y58 SLICEM internal 50)
		(primitive_site SLICE_X7Y58 SLICEX internal 43)
	)
	(tile 142 16 INT_X6Y60 INT 1
		(primitive_site TIEOFF_X11Y120 TIEOFF internal 3)
	)
	(tile 142 17 CLEXL_X6Y60 CLEXL 2
		(primitive_site SLICE_X8Y58 SLICEL internal 45)
		(primitive_site SLICE_X9Y58 SLICEX internal 43)
	)
	(tile 142 18 INT_X7Y60 INT 1
		(primitive_site TIEOFF_X13Y120 TIEOFF internal 3)
	)
	(tile 142 19 CLEXM_X7Y60 CLEXM 2
		(primitive_site SLICE_X10Y58 SLICEM internal 50)
		(primitive_site SLICE_X11Y58 SLICEX internal 43)
	)
	(tile 142 20 INT_X8Y60 INT 1
		(primitive_site TIEOFF_X15Y120 TIEOFF internal 3)
	)
	(tile 142 21 INT_INTERFACE_X8Y60 INT_INTERFACE 0
	)
	(tile 142 22 MACCSITE2_X8Y60 MACCSITE2 1
		(primitive_site DSP48_X0Y15 DSP48A1 internal 346)
	)
	(tile 142 23 INT_X9Y60 INT 1
		(primitive_site TIEOFF_X16Y120 TIEOFF internal 3)
	)
	(tile 142 24 CLEXL_X9Y60 CLEXL 2
		(primitive_site SLICE_X12Y58 SLICEL internal 45)
		(primitive_site SLICE_X13Y58 SLICEX internal 43)
	)
	(tile 142 25 INT_X10Y60 INT 1
		(primitive_site TIEOFF_X17Y120 TIEOFF internal 3)
	)
	(tile 142 26 CLEXM_X10Y60 CLEXM 2
		(primitive_site SLICE_X14Y58 SLICEM internal 50)
		(primitive_site SLICE_X15Y58 SLICEX internal 43)
	)
	(tile 142 27 INT_X11Y60 INT 1
		(primitive_site TIEOFF_X18Y120 TIEOFF internal 3)
	)
	(tile 142 28 CLEXL_X11Y60 CLEXL 2
		(primitive_site SLICE_X16Y58 SLICEL internal 45)
		(primitive_site SLICE_X17Y58 SLICEX internal 43)
	)
	(tile 142 29 INT_X12Y60 INT 1
		(primitive_site TIEOFF_X19Y120 TIEOFF internal 3)
	)
	(tile 142 30 CLEXM_X12Y60 CLEXM 2
		(primitive_site SLICE_X18Y58 SLICEM internal 50)
		(primitive_site SLICE_X19Y58 SLICEX internal 43)
	)
	(tile 142 31 INT_X13Y60 INT 1
		(primitive_site TIEOFF_X20Y120 TIEOFF internal 3)
	)
	(tile 142 32 CLEXL_X13Y60 CLEXL 2
		(primitive_site SLICE_X20Y58 SLICEL internal 45)
		(primitive_site SLICE_X21Y58 SLICEX internal 43)
	)
	(tile 142 33 INT_BRAM_X14Y60 INT_BRAM 1
		(primitive_site TIEOFF_X21Y120 TIEOFF internal 3)
	)
	(tile 142 34 INT_INTERFACE_X14Y60 INT_INTERFACE 0
	)
	(tile 142 35 BRAMSITE2_X14Y60 BRAMSITE2 3
		(primitive_site RAMB16_X1Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y31 RAMB8BWER internal 110)
	)
	(tile 142 36 INT_X15Y60 INT 1
		(primitive_site TIEOFF_X22Y120 TIEOFF internal 3)
	)
	(tile 142 37 CLEXM_X15Y60 CLEXM 2
		(primitive_site SLICE_X22Y58 SLICEM internal 50)
		(primitive_site SLICE_X23Y58 SLICEX internal 43)
	)
	(tile 142 38 INT_X16Y60 INT 1
		(primitive_site TIEOFF_X23Y120 TIEOFF internal 3)
	)
	(tile 142 39 CLEXL_X16Y60 CLEXL 2
		(primitive_site SLICE_X24Y58 SLICEL internal 45)
		(primitive_site SLICE_X25Y58 SLICEX internal 43)
	)
	(tile 142 40 INT_X17Y60 INT 1
		(primitive_site TIEOFF_X24Y120 TIEOFF internal 3)
	)
	(tile 142 41 CLEXM_X17Y60 CLEXM 2
		(primitive_site SLICE_X26Y58 SLICEM internal 50)
		(primitive_site SLICE_X27Y58 SLICEX internal 43)
	)
	(tile 142 42 INT_X18Y60 INT 1
		(primitive_site TIEOFF_X25Y120 TIEOFF internal 3)
	)
	(tile 142 43 CLEXL_X18Y60 CLEXL 2
		(primitive_site SLICE_X28Y58 SLICEL internal 45)
		(primitive_site SLICE_X29Y58 SLICEX internal 43)
	)
	(tile 142 44 INT_X19Y60 INT 1
		(primitive_site TIEOFF_X26Y120 TIEOFF internal 3)
	)
	(tile 142 45 CLEXM_X19Y60 CLEXM 2
		(primitive_site SLICE_X30Y58 SLICEM internal 50)
		(primitive_site SLICE_X31Y58 SLICEX internal 43)
	)
	(tile 142 46 INT_X20Y60 INT 1
		(primitive_site TIEOFF_X28Y120 TIEOFF internal 3)
	)
	(tile 142 47 CLEXL_X20Y60 CLEXL 2
		(primitive_site SLICE_X32Y58 SLICEL internal 45)
		(primitive_site SLICE_X33Y58 SLICEX internal 43)
	)
	(tile 142 48 NULL_X48Y66 NULL 0
	)
	(tile 142 49 REG_V_X20Y60 REG_V 0
	)
	(tile 142 50 INT_X21Y60 INT 1
		(primitive_site TIEOFF_X31Y120 TIEOFF internal 3)
	)
	(tile 142 51 CLEXM_X21Y60 CLEXM 2
		(primitive_site SLICE_X34Y58 SLICEM internal 50)
		(primitive_site SLICE_X35Y58 SLICEX internal 43)
	)
	(tile 142 52 INT_X22Y60 INT 1
		(primitive_site TIEOFF_X33Y120 TIEOFF internal 3)
	)
	(tile 142 53 CLEXL_X22Y60 CLEXL 2
		(primitive_site SLICE_X36Y58 SLICEL internal 45)
		(primitive_site SLICE_X37Y58 SLICEX internal 43)
	)
	(tile 142 54 INT_X23Y60 INT 1
		(primitive_site TIEOFF_X35Y120 TIEOFF internal 3)
	)
	(tile 142 55 CLEXM_X23Y60 CLEXM 2
		(primitive_site SLICE_X38Y58 SLICEM internal 50)
		(primitive_site SLICE_X39Y58 SLICEX internal 43)
	)
	(tile 142 56 INT_X24Y60 INT 1
		(primitive_site TIEOFF_X36Y120 TIEOFF internal 3)
	)
	(tile 142 57 CLEXL_X24Y60 CLEXL 2
		(primitive_site SLICE_X40Y58 SLICEL internal 45)
		(primitive_site SLICE_X41Y58 SLICEX internal 43)
	)
	(tile 142 58 INT_X25Y60 INT 1
		(primitive_site TIEOFF_X37Y120 TIEOFF internal 3)
	)
	(tile 142 59 CLEXM_X25Y60 CLEXM 2
		(primitive_site SLICE_X42Y58 SLICEM internal 50)
		(primitive_site SLICE_X43Y58 SLICEX internal 43)
	)
	(tile 142 60 INT_X26Y60 INT 1
		(primitive_site TIEOFF_X38Y120 TIEOFF internal 3)
	)
	(tile 142 61 CLEXL_X26Y60 CLEXL 2
		(primitive_site SLICE_X44Y58 SLICEL internal 45)
		(primitive_site SLICE_X45Y58 SLICEX internal 43)
	)
	(tile 142 62 INT_BRAM_X27Y60 INT_BRAM 1
		(primitive_site TIEOFF_X39Y120 TIEOFF internal 3)
	)
	(tile 142 63 INT_INTERFACE_X27Y60 INT_INTERFACE 0
	)
	(tile 142 64 BRAMSITE2_X27Y60 BRAMSITE2 3
		(primitive_site RAMB16_X2Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y31 RAMB8BWER internal 110)
	)
	(tile 142 65 INT_X28Y60 INT 1
		(primitive_site TIEOFF_X40Y120 TIEOFF internal 3)
	)
	(tile 142 66 CLEXL_X28Y60 CLEXL 2
		(primitive_site SLICE_X46Y58 SLICEL internal 45)
		(primitive_site SLICE_X47Y58 SLICEX internal 43)
	)
	(tile 142 67 INT_X29Y60 INT 1
		(primitive_site TIEOFF_X41Y120 TIEOFF internal 3)
	)
	(tile 142 68 CLEXM_X29Y60 CLEXM 2
		(primitive_site SLICE_X48Y58 SLICEM internal 50)
		(primitive_site SLICE_X49Y58 SLICEX internal 43)
	)
	(tile 142 69 INT_X30Y60 INT 1
		(primitive_site TIEOFF_X42Y120 TIEOFF internal 3)
	)
	(tile 142 70 CLEXL_X30Y60 CLEXL 2
		(primitive_site SLICE_X50Y58 SLICEL internal 45)
		(primitive_site SLICE_X51Y58 SLICEX internal 43)
	)
	(tile 142 71 INT_X31Y60 INT 1
		(primitive_site TIEOFF_X43Y120 TIEOFF internal 3)
	)
	(tile 142 72 CLEXM_X31Y60 CLEXM 2
		(primitive_site SLICE_X52Y58 SLICEM internal 50)
		(primitive_site SLICE_X53Y58 SLICEX internal 43)
	)
	(tile 142 73 INT_X32Y60 INT 1
		(primitive_site TIEOFF_X44Y120 TIEOFF internal 3)
	)
	(tile 142 74 CLEXL_X32Y60 CLEXL 2
		(primitive_site SLICE_X54Y58 SLICEL internal 45)
		(primitive_site SLICE_X55Y58 SLICEX internal 43)
	)
	(tile 142 75 INT_X33Y60 INT 1
		(primitive_site TIEOFF_X45Y120 TIEOFF internal 3)
	)
	(tile 142 76 INT_INTERFACE_X33Y60 INT_INTERFACE 0
	)
	(tile 142 77 MACCSITE2_X33Y60 MACCSITE2 1
		(primitive_site DSP48_X1Y15 DSP48A1 internal 346)
	)
	(tile 142 78 INT_X34Y60 INT 1
		(primitive_site TIEOFF_X46Y120 TIEOFF internal 3)
	)
	(tile 142 79 CLEXM_X34Y60 CLEXM 2
		(primitive_site SLICE_X56Y58 SLICEM internal 50)
		(primitive_site SLICE_X57Y58 SLICEX internal 43)
	)
	(tile 142 80 INT_X35Y60 INT 1
		(primitive_site TIEOFF_X48Y120 TIEOFF internal 3)
	)
	(tile 142 81 CLEXL_X35Y60 CLEXL 2
		(primitive_site SLICE_X58Y58 SLICEL internal 45)
		(primitive_site SLICE_X59Y58 SLICEX internal 43)
	)
	(tile 142 82 INT_X36Y60 INT 1
		(primitive_site TIEOFF_X50Y120 TIEOFF internal 3)
	)
	(tile 142 83 INT_INTERFACE_X36Y60 INT_INTERFACE 0
	)
	(tile 142 84 MACCSITE2_X36Y60 MACCSITE2 1
		(primitive_site DSP48_X2Y15 DSP48A1 internal 346)
	)
	(tile 142 85 INT_X37Y60 INT 1
		(primitive_site TIEOFF_X51Y120 TIEOFF internal 3)
	)
	(tile 142 86 CLEXM_X37Y60 CLEXM 2
		(primitive_site SLICE_X60Y58 SLICEM internal 50)
		(primitive_site SLICE_X61Y58 SLICEX internal 43)
	)
	(tile 142 87 INT_X38Y60 INT 1
		(primitive_site TIEOFF_X53Y120 TIEOFF internal 3)
	)
	(tile 142 88 CLEXL_X38Y60 CLEXL 2
		(primitive_site SLICE_X62Y58 SLICEL internal 45)
		(primitive_site SLICE_X63Y58 SLICEX internal 43)
	)
	(tile 142 89 INT_BRAM_X39Y60 INT_BRAM 1
		(primitive_site TIEOFF_X55Y120 TIEOFF internal 3)
	)
	(tile 142 90 INT_INTERFACE_X39Y60 INT_INTERFACE 0
	)
	(tile 142 91 BRAMSITE2_X39Y60 BRAMSITE2 3
		(primitive_site RAMB16_X3Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y31 RAMB8BWER internal 110)
	)
	(tile 142 92 INT_X40Y60 INT 1
		(primitive_site TIEOFF_X56Y120 TIEOFF internal 3)
	)
	(tile 142 93 CLEXM_X40Y60 CLEXM 2
		(primitive_site SLICE_X64Y58 SLICEM internal 50)
		(primitive_site SLICE_X65Y58 SLICEX internal 43)
	)
	(tile 142 94 INT_X41Y60 INT 1
		(primitive_site TIEOFF_X58Y120 TIEOFF internal 3)
	)
	(tile 142 95 CLEXL_X41Y60 CLEXL 2
		(primitive_site SLICE_X66Y58 SLICEL internal 45)
		(primitive_site SLICE_X67Y58 SLICEX internal 43)
	)
	(tile 142 96 INT_X42Y60 INT 1
		(primitive_site TIEOFF_X60Y120 TIEOFF internal 3)
	)
	(tile 142 97 INT_INTERFACE_X42Y60 INT_INTERFACE 0
	)
	(tile 142 98 MCB_CAP_INT_X42Y60 MCB_CAP_INT 0
	)
	(tile 142 99 IOI_RTERM_X99Y66 IOI_RTERM 0
	)
	(tile 142 100 EMP_RIOB_X42Y60 EMP_RIOB 0
	)
	(tile 143 0 LIOB_X0Y59 LIOB 2
		(primitive_site T4 IOBM bonded 8)
		(primitive_site T3 IOBS bonded 8)
	)
	(tile 143 1 IOI_LTERM_X1Y65 IOI_LTERM 0
	)
	(tile 143 2 LIOI_INT_X0Y59 LIOI_INT 1
		(primitive_site TIEOFF_X0Y118 TIEOFF internal 3)
	)
	(tile 143 3 LIOI_X0Y59 LIOI 7
		(primitive_site OLOGIC_X0Y56 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y56 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y56 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y57 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y57 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y57 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y118 TIEOFF internal 3)
	)
	(tile 143 4 MCB_CAP_INT_X0Y59 MCB_CAP_INT 0
	)
	(tile 143 5 INT_X1Y59 INT 1
		(primitive_site TIEOFF_X2Y118 TIEOFF internal 3)
	)
	(tile 143 6 CLEXL_X1Y59 CLEXL 2
		(primitive_site SLICE_X0Y57 SLICEL internal 45)
		(primitive_site SLICE_X1Y57 SLICEX internal 43)
	)
	(tile 143 7 INT_X2Y59 INT 1
		(primitive_site TIEOFF_X4Y118 TIEOFF internal 3)
	)
	(tile 143 8 CLEXM_X2Y59 CLEXM 2
		(primitive_site SLICE_X2Y57 SLICEM internal 50)
		(primitive_site SLICE_X3Y57 SLICEX internal 43)
	)
	(tile 143 9 INT_BRAM_X3Y59 INT_BRAM 1
		(primitive_site TIEOFF_X6Y118 TIEOFF internal 3)
	)
	(tile 143 10 INT_INTERFACE_X3Y59 INT_INTERFACE 0
	)
	(tile 143 11 NULL_X11Y65 NULL 0
	)
	(tile 143 12 INT_X4Y59 INT 1
		(primitive_site TIEOFF_X7Y118 TIEOFF internal 3)
	)
	(tile 143 13 CLEXL_X4Y59 CLEXL 2
		(primitive_site SLICE_X4Y57 SLICEL internal 45)
		(primitive_site SLICE_X5Y57 SLICEX internal 43)
	)
	(tile 143 14 INT_X5Y59 INT 1
		(primitive_site TIEOFF_X9Y118 TIEOFF internal 3)
	)
	(tile 143 15 CLEXM_X5Y59 CLEXM 2
		(primitive_site SLICE_X6Y57 SLICEM internal 50)
		(primitive_site SLICE_X7Y57 SLICEX internal 43)
	)
	(tile 143 16 INT_X6Y59 INT 1
		(primitive_site TIEOFF_X11Y118 TIEOFF internal 3)
	)
	(tile 143 17 CLEXL_X6Y59 CLEXL 2
		(primitive_site SLICE_X8Y57 SLICEL internal 45)
		(primitive_site SLICE_X9Y57 SLICEX internal 43)
	)
	(tile 143 18 INT_X7Y59 INT 1
		(primitive_site TIEOFF_X13Y118 TIEOFF internal 3)
	)
	(tile 143 19 CLEXM_X7Y59 CLEXM 2
		(primitive_site SLICE_X10Y57 SLICEM internal 50)
		(primitive_site SLICE_X11Y57 SLICEX internal 43)
	)
	(tile 143 20 INT_X8Y59 INT 1
		(primitive_site TIEOFF_X15Y118 TIEOFF internal 3)
	)
	(tile 143 21 INT_INTERFACE_X8Y59 INT_INTERFACE 0
	)
	(tile 143 22 NULL_X22Y65 NULL 0
	)
	(tile 143 23 INT_X9Y59 INT 1
		(primitive_site TIEOFF_X16Y118 TIEOFF internal 3)
	)
	(tile 143 24 CLEXL_X9Y59 CLEXL 2
		(primitive_site SLICE_X12Y57 SLICEL internal 45)
		(primitive_site SLICE_X13Y57 SLICEX internal 43)
	)
	(tile 143 25 INT_X10Y59 INT 1
		(primitive_site TIEOFF_X17Y118 TIEOFF internal 3)
	)
	(tile 143 26 CLEXM_X10Y59 CLEXM 2
		(primitive_site SLICE_X14Y57 SLICEM internal 50)
		(primitive_site SLICE_X15Y57 SLICEX internal 43)
	)
	(tile 143 27 INT_X11Y59 INT 1
		(primitive_site TIEOFF_X18Y118 TIEOFF internal 3)
	)
	(tile 143 28 CLEXL_X11Y59 CLEXL 2
		(primitive_site SLICE_X16Y57 SLICEL internal 45)
		(primitive_site SLICE_X17Y57 SLICEX internal 43)
	)
	(tile 143 29 INT_X12Y59 INT 1
		(primitive_site TIEOFF_X19Y118 TIEOFF internal 3)
	)
	(tile 143 30 CLEXM_X12Y59 CLEXM 2
		(primitive_site SLICE_X18Y57 SLICEM internal 50)
		(primitive_site SLICE_X19Y57 SLICEX internal 43)
	)
	(tile 143 31 INT_X13Y59 INT 1
		(primitive_site TIEOFF_X20Y118 TIEOFF internal 3)
	)
	(tile 143 32 CLEXL_X13Y59 CLEXL 2
		(primitive_site SLICE_X20Y57 SLICEL internal 45)
		(primitive_site SLICE_X21Y57 SLICEX internal 43)
	)
	(tile 143 33 INT_BRAM_X14Y59 INT_BRAM 1
		(primitive_site TIEOFF_X21Y118 TIEOFF internal 3)
	)
	(tile 143 34 INT_INTERFACE_X14Y59 INT_INTERFACE 0
	)
	(tile 143 35 NULL_X35Y65 NULL 0
	)
	(tile 143 36 INT_X15Y59 INT 1
		(primitive_site TIEOFF_X22Y118 TIEOFF internal 3)
	)
	(tile 143 37 CLEXM_X15Y59 CLEXM 2
		(primitive_site SLICE_X22Y57 SLICEM internal 50)
		(primitive_site SLICE_X23Y57 SLICEX internal 43)
	)
	(tile 143 38 INT_X16Y59 INT 1
		(primitive_site TIEOFF_X23Y118 TIEOFF internal 3)
	)
	(tile 143 39 CLEXL_X16Y59 CLEXL 2
		(primitive_site SLICE_X24Y57 SLICEL internal 45)
		(primitive_site SLICE_X25Y57 SLICEX internal 43)
	)
	(tile 143 40 INT_X17Y59 INT 1
		(primitive_site TIEOFF_X24Y118 TIEOFF internal 3)
	)
	(tile 143 41 CLEXM_X17Y59 CLEXM 2
		(primitive_site SLICE_X26Y57 SLICEM internal 50)
		(primitive_site SLICE_X27Y57 SLICEX internal 43)
	)
	(tile 143 42 INT_X18Y59 INT 1
		(primitive_site TIEOFF_X25Y118 TIEOFF internal 3)
	)
	(tile 143 43 CLEXL_X18Y59 CLEXL 2
		(primitive_site SLICE_X28Y57 SLICEL internal 45)
		(primitive_site SLICE_X29Y57 SLICEX internal 43)
	)
	(tile 143 44 INT_X19Y59 INT 1
		(primitive_site TIEOFF_X26Y118 TIEOFF internal 3)
	)
	(tile 143 45 CLEXM_X19Y59 CLEXM 2
		(primitive_site SLICE_X30Y57 SLICEM internal 50)
		(primitive_site SLICE_X31Y57 SLICEX internal 43)
	)
	(tile 143 46 INT_X20Y59 INT 1
		(primitive_site TIEOFF_X28Y118 TIEOFF internal 3)
	)
	(tile 143 47 CLEXL_X20Y59 CLEXL 2
		(primitive_site SLICE_X32Y57 SLICEL internal 45)
		(primitive_site SLICE_X33Y57 SLICEX internal 43)
	)
	(tile 143 48 NULL_X48Y65 NULL 0
	)
	(tile 143 49 REG_V_X20Y59 REG_V 0
	)
	(tile 143 50 INT_X21Y59 INT 1
		(primitive_site TIEOFF_X31Y118 TIEOFF internal 3)
	)
	(tile 143 51 CLEXM_X21Y59 CLEXM 2
		(primitive_site SLICE_X34Y57 SLICEM internal 50)
		(primitive_site SLICE_X35Y57 SLICEX internal 43)
	)
	(tile 143 52 INT_X22Y59 INT 1
		(primitive_site TIEOFF_X33Y118 TIEOFF internal 3)
	)
	(tile 143 53 CLEXL_X22Y59 CLEXL 2
		(primitive_site SLICE_X36Y57 SLICEL internal 45)
		(primitive_site SLICE_X37Y57 SLICEX internal 43)
	)
	(tile 143 54 INT_X23Y59 INT 1
		(primitive_site TIEOFF_X35Y118 TIEOFF internal 3)
	)
	(tile 143 55 CLEXM_X23Y59 CLEXM 2
		(primitive_site SLICE_X38Y57 SLICEM internal 50)
		(primitive_site SLICE_X39Y57 SLICEX internal 43)
	)
	(tile 143 56 INT_X24Y59 INT 1
		(primitive_site TIEOFF_X36Y118 TIEOFF internal 3)
	)
	(tile 143 57 CLEXL_X24Y59 CLEXL 2
		(primitive_site SLICE_X40Y57 SLICEL internal 45)
		(primitive_site SLICE_X41Y57 SLICEX internal 43)
	)
	(tile 143 58 INT_X25Y59 INT 1
		(primitive_site TIEOFF_X37Y118 TIEOFF internal 3)
	)
	(tile 143 59 CLEXM_X25Y59 CLEXM 2
		(primitive_site SLICE_X42Y57 SLICEM internal 50)
		(primitive_site SLICE_X43Y57 SLICEX internal 43)
	)
	(tile 143 60 INT_X26Y59 INT 1
		(primitive_site TIEOFF_X38Y118 TIEOFF internal 3)
	)
	(tile 143 61 CLEXL_X26Y59 CLEXL 2
		(primitive_site SLICE_X44Y57 SLICEL internal 45)
		(primitive_site SLICE_X45Y57 SLICEX internal 43)
	)
	(tile 143 62 INT_BRAM_X27Y59 INT_BRAM 1
		(primitive_site TIEOFF_X39Y118 TIEOFF internal 3)
	)
	(tile 143 63 INT_INTERFACE_X27Y59 INT_INTERFACE 0
	)
	(tile 143 64 NULL_X64Y65 NULL 0
	)
	(tile 143 65 INT_X28Y59 INT 1
		(primitive_site TIEOFF_X40Y118 TIEOFF internal 3)
	)
	(tile 143 66 CLEXL_X28Y59 CLEXL 2
		(primitive_site SLICE_X46Y57 SLICEL internal 45)
		(primitive_site SLICE_X47Y57 SLICEX internal 43)
	)
	(tile 143 67 INT_X29Y59 INT 1
		(primitive_site TIEOFF_X41Y118 TIEOFF internal 3)
	)
	(tile 143 68 CLEXM_X29Y59 CLEXM 2
		(primitive_site SLICE_X48Y57 SLICEM internal 50)
		(primitive_site SLICE_X49Y57 SLICEX internal 43)
	)
	(tile 143 69 INT_X30Y59 INT 1
		(primitive_site TIEOFF_X42Y118 TIEOFF internal 3)
	)
	(tile 143 70 CLEXL_X30Y59 CLEXL 2
		(primitive_site SLICE_X50Y57 SLICEL internal 45)
		(primitive_site SLICE_X51Y57 SLICEX internal 43)
	)
	(tile 143 71 INT_X31Y59 INT 1
		(primitive_site TIEOFF_X43Y118 TIEOFF internal 3)
	)
	(tile 143 72 CLEXM_X31Y59 CLEXM 2
		(primitive_site SLICE_X52Y57 SLICEM internal 50)
		(primitive_site SLICE_X53Y57 SLICEX internal 43)
	)
	(tile 143 73 INT_X32Y59 INT 1
		(primitive_site TIEOFF_X44Y118 TIEOFF internal 3)
	)
	(tile 143 74 CLEXL_X32Y59 CLEXL 2
		(primitive_site SLICE_X54Y57 SLICEL internal 45)
		(primitive_site SLICE_X55Y57 SLICEX internal 43)
	)
	(tile 143 75 INT_X33Y59 INT 1
		(primitive_site TIEOFF_X45Y118 TIEOFF internal 3)
	)
	(tile 143 76 INT_INTERFACE_X33Y59 INT_INTERFACE 0
	)
	(tile 143 77 NULL_X77Y65 NULL 0
	)
	(tile 143 78 INT_X34Y59 INT 1
		(primitive_site TIEOFF_X46Y118 TIEOFF internal 3)
	)
	(tile 143 79 CLEXM_X34Y59 CLEXM 2
		(primitive_site SLICE_X56Y57 SLICEM internal 50)
		(primitive_site SLICE_X57Y57 SLICEX internal 43)
	)
	(tile 143 80 INT_X35Y59 INT 1
		(primitive_site TIEOFF_X48Y118 TIEOFF internal 3)
	)
	(tile 143 81 CLEXL_X35Y59 CLEXL 2
		(primitive_site SLICE_X58Y57 SLICEL internal 45)
		(primitive_site SLICE_X59Y57 SLICEX internal 43)
	)
	(tile 143 82 INT_X36Y59 INT 1
		(primitive_site TIEOFF_X50Y118 TIEOFF internal 3)
	)
	(tile 143 83 INT_INTERFACE_X36Y59 INT_INTERFACE 0
	)
	(tile 143 84 NULL_X84Y65 NULL 0
	)
	(tile 143 85 INT_X37Y59 INT 1
		(primitive_site TIEOFF_X51Y118 TIEOFF internal 3)
	)
	(tile 143 86 CLEXM_X37Y59 CLEXM 2
		(primitive_site SLICE_X60Y57 SLICEM internal 50)
		(primitive_site SLICE_X61Y57 SLICEX internal 43)
	)
	(tile 143 87 INT_X38Y59 INT 1
		(primitive_site TIEOFF_X53Y118 TIEOFF internal 3)
	)
	(tile 143 88 CLEXL_X38Y59 CLEXL 2
		(primitive_site SLICE_X62Y57 SLICEL internal 45)
		(primitive_site SLICE_X63Y57 SLICEX internal 43)
	)
	(tile 143 89 INT_BRAM_X39Y59 INT_BRAM 1
		(primitive_site TIEOFF_X55Y118 TIEOFF internal 3)
	)
	(tile 143 90 INT_INTERFACE_X39Y59 INT_INTERFACE 0
	)
	(tile 143 91 NULL_X91Y65 NULL 0
	)
	(tile 143 92 INT_X40Y59 INT 1
		(primitive_site TIEOFF_X56Y118 TIEOFF internal 3)
	)
	(tile 143 93 CLEXM_X40Y59 CLEXM 2
		(primitive_site SLICE_X64Y57 SLICEM internal 50)
		(primitive_site SLICE_X65Y57 SLICEX internal 43)
	)
	(tile 143 94 INT_X41Y59 INT 1
		(primitive_site TIEOFF_X58Y118 TIEOFF internal 3)
	)
	(tile 143 95 CLEXL_X41Y59 CLEXL 2
		(primitive_site SLICE_X66Y57 SLICEL internal 45)
		(primitive_site SLICE_X67Y57 SLICEX internal 43)
	)
	(tile 143 96 IOI_INT_X42Y59 IOI_INT 1
		(primitive_site TIEOFF_X60Y118 TIEOFF internal 3)
	)
	(tile 143 97 RIOI_X42Y59 RIOI 7
		(primitive_site OLOGIC_X17Y56 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y56 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y56 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y57 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y57 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y57 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y118 TIEOFF internal 3)
	)
	(tile 143 98 MCB_CAP_INT_X42Y59 MCB_CAP_INT 0
	)
	(tile 143 99 IOI_RTERM_X99Y65 IOI_RTERM 0
	)
	(tile 143 100 RIOB_X42Y59 RIOB 2
		(primitive_site M17 IOBS bonded 8)
		(primitive_site M16 IOBM bonded 8)
	)
	(tile 144 0 EMP_LIOB_X0Y64 EMP_LIOB 0
	)
	(tile 144 1 IOI_LTERM_X1Y64 IOI_LTERM 0
	)
	(tile 144 2 INT_X0Y58 INT 1
		(primitive_site TIEOFF_X0Y116 TIEOFF internal 3)
	)
	(tile 144 3 INT_INTERFACE_X0Y58 INT_INTERFACE 0
	)
	(tile 144 4 MCB_CAP_INT_X0Y58 MCB_CAP_INT 0
	)
	(tile 144 5 INT_X1Y58 INT 1
		(primitive_site TIEOFF_X2Y116 TIEOFF internal 3)
	)
	(tile 144 6 CLEXL_X1Y58 CLEXL 2
		(primitive_site SLICE_X0Y56 SLICEL internal 45)
		(primitive_site SLICE_X1Y56 SLICEX internal 43)
	)
	(tile 144 7 INT_X2Y58 INT 1
		(primitive_site TIEOFF_X4Y116 TIEOFF internal 3)
	)
	(tile 144 8 CLEXM_X2Y58 CLEXM 2
		(primitive_site SLICE_X2Y56 SLICEM internal 50)
		(primitive_site SLICE_X3Y56 SLICEX internal 43)
	)
	(tile 144 9 INT_BRAM_X3Y58 INT_BRAM 1
		(primitive_site TIEOFF_X6Y116 TIEOFF internal 3)
	)
	(tile 144 10 INT_INTERFACE_X3Y58 INT_INTERFACE 0
	)
	(tile 144 11 NULL_X11Y64 NULL 0
	)
	(tile 144 12 INT_X4Y58 INT 1
		(primitive_site TIEOFF_X7Y116 TIEOFF internal 3)
	)
	(tile 144 13 CLEXL_X4Y58 CLEXL 2
		(primitive_site SLICE_X4Y56 SLICEL internal 45)
		(primitive_site SLICE_X5Y56 SLICEX internal 43)
	)
	(tile 144 14 INT_X5Y58 INT 1
		(primitive_site TIEOFF_X9Y116 TIEOFF internal 3)
	)
	(tile 144 15 CLEXM_X5Y58 CLEXM 2
		(primitive_site SLICE_X6Y56 SLICEM internal 50)
		(primitive_site SLICE_X7Y56 SLICEX internal 43)
	)
	(tile 144 16 INT_X6Y58 INT 1
		(primitive_site TIEOFF_X11Y116 TIEOFF internal 3)
	)
	(tile 144 17 CLEXL_X6Y58 CLEXL 2
		(primitive_site SLICE_X8Y56 SLICEL internal 45)
		(primitive_site SLICE_X9Y56 SLICEX internal 43)
	)
	(tile 144 18 INT_X7Y58 INT 1
		(primitive_site TIEOFF_X13Y116 TIEOFF internal 3)
	)
	(tile 144 19 CLEXM_X7Y58 CLEXM 2
		(primitive_site SLICE_X10Y56 SLICEM internal 50)
		(primitive_site SLICE_X11Y56 SLICEX internal 43)
	)
	(tile 144 20 INT_X8Y58 INT 1
		(primitive_site TIEOFF_X15Y116 TIEOFF internal 3)
	)
	(tile 144 21 INT_INTERFACE_X8Y58 INT_INTERFACE 0
	)
	(tile 144 22 NULL_X22Y64 NULL 0
	)
	(tile 144 23 INT_X9Y58 INT 1
		(primitive_site TIEOFF_X16Y116 TIEOFF internal 3)
	)
	(tile 144 24 CLEXL_X9Y58 CLEXL 2
		(primitive_site SLICE_X12Y56 SLICEL internal 45)
		(primitive_site SLICE_X13Y56 SLICEX internal 43)
	)
	(tile 144 25 INT_X10Y58 INT 1
		(primitive_site TIEOFF_X17Y116 TIEOFF internal 3)
	)
	(tile 144 26 CLEXM_X10Y58 CLEXM 2
		(primitive_site SLICE_X14Y56 SLICEM internal 50)
		(primitive_site SLICE_X15Y56 SLICEX internal 43)
	)
	(tile 144 27 INT_X11Y58 INT 1
		(primitive_site TIEOFF_X18Y116 TIEOFF internal 3)
	)
	(tile 144 28 CLEXL_X11Y58 CLEXL 2
		(primitive_site SLICE_X16Y56 SLICEL internal 45)
		(primitive_site SLICE_X17Y56 SLICEX internal 43)
	)
	(tile 144 29 INT_X12Y58 INT 1
		(primitive_site TIEOFF_X19Y116 TIEOFF internal 3)
	)
	(tile 144 30 CLEXM_X12Y58 CLEXM 2
		(primitive_site SLICE_X18Y56 SLICEM internal 50)
		(primitive_site SLICE_X19Y56 SLICEX internal 43)
	)
	(tile 144 31 INT_X13Y58 INT 1
		(primitive_site TIEOFF_X20Y116 TIEOFF internal 3)
	)
	(tile 144 32 CLEXL_X13Y58 CLEXL 2
		(primitive_site SLICE_X20Y56 SLICEL internal 45)
		(primitive_site SLICE_X21Y56 SLICEX internal 43)
	)
	(tile 144 33 INT_BRAM_X14Y58 INT_BRAM 1
		(primitive_site TIEOFF_X21Y116 TIEOFF internal 3)
	)
	(tile 144 34 INT_INTERFACE_X14Y58 INT_INTERFACE 0
	)
	(tile 144 35 NULL_X35Y64 NULL 0
	)
	(tile 144 36 INT_X15Y58 INT 1
		(primitive_site TIEOFF_X22Y116 TIEOFF internal 3)
	)
	(tile 144 37 CLEXM_X15Y58 CLEXM 2
		(primitive_site SLICE_X22Y56 SLICEM internal 50)
		(primitive_site SLICE_X23Y56 SLICEX internal 43)
	)
	(tile 144 38 INT_X16Y58 INT 1
		(primitive_site TIEOFF_X23Y116 TIEOFF internal 3)
	)
	(tile 144 39 CLEXL_X16Y58 CLEXL 2
		(primitive_site SLICE_X24Y56 SLICEL internal 45)
		(primitive_site SLICE_X25Y56 SLICEX internal 43)
	)
	(tile 144 40 INT_X17Y58 INT 1
		(primitive_site TIEOFF_X24Y116 TIEOFF internal 3)
	)
	(tile 144 41 CLEXM_X17Y58 CLEXM 2
		(primitive_site SLICE_X26Y56 SLICEM internal 50)
		(primitive_site SLICE_X27Y56 SLICEX internal 43)
	)
	(tile 144 42 INT_X18Y58 INT 1
		(primitive_site TIEOFF_X25Y116 TIEOFF internal 3)
	)
	(tile 144 43 CLEXL_X18Y58 CLEXL 2
		(primitive_site SLICE_X28Y56 SLICEL internal 45)
		(primitive_site SLICE_X29Y56 SLICEX internal 43)
	)
	(tile 144 44 INT_X19Y58 INT 1
		(primitive_site TIEOFF_X26Y116 TIEOFF internal 3)
	)
	(tile 144 45 CLEXM_X19Y58 CLEXM 2
		(primitive_site SLICE_X30Y56 SLICEM internal 50)
		(primitive_site SLICE_X31Y56 SLICEX internal 43)
	)
	(tile 144 46 INT_X20Y58 INT 1
		(primitive_site TIEOFF_X28Y116 TIEOFF internal 3)
	)
	(tile 144 47 CLEXL_X20Y58 CLEXL 2
		(primitive_site SLICE_X32Y56 SLICEL internal 45)
		(primitive_site SLICE_X33Y56 SLICEX internal 43)
	)
	(tile 144 48 NULL_X48Y64 NULL 0
	)
	(tile 144 49 REG_V_X20Y58 REG_V 0
	)
	(tile 144 50 INT_X21Y58 INT 1
		(primitive_site TIEOFF_X31Y116 TIEOFF internal 3)
	)
	(tile 144 51 CLEXM_X21Y58 CLEXM 2
		(primitive_site SLICE_X34Y56 SLICEM internal 50)
		(primitive_site SLICE_X35Y56 SLICEX internal 43)
	)
	(tile 144 52 INT_X22Y58 INT 1
		(primitive_site TIEOFF_X33Y116 TIEOFF internal 3)
	)
	(tile 144 53 CLEXL_X22Y58 CLEXL 2
		(primitive_site SLICE_X36Y56 SLICEL internal 45)
		(primitive_site SLICE_X37Y56 SLICEX internal 43)
	)
	(tile 144 54 INT_X23Y58 INT 1
		(primitive_site TIEOFF_X35Y116 TIEOFF internal 3)
	)
	(tile 144 55 CLEXM_X23Y58 CLEXM 2
		(primitive_site SLICE_X38Y56 SLICEM internal 50)
		(primitive_site SLICE_X39Y56 SLICEX internal 43)
	)
	(tile 144 56 INT_X24Y58 INT 1
		(primitive_site TIEOFF_X36Y116 TIEOFF internal 3)
	)
	(tile 144 57 CLEXL_X24Y58 CLEXL 2
		(primitive_site SLICE_X40Y56 SLICEL internal 45)
		(primitive_site SLICE_X41Y56 SLICEX internal 43)
	)
	(tile 144 58 INT_X25Y58 INT 1
		(primitive_site TIEOFF_X37Y116 TIEOFF internal 3)
	)
	(tile 144 59 CLEXM_X25Y58 CLEXM 2
		(primitive_site SLICE_X42Y56 SLICEM internal 50)
		(primitive_site SLICE_X43Y56 SLICEX internal 43)
	)
	(tile 144 60 INT_X26Y58 INT 1
		(primitive_site TIEOFF_X38Y116 TIEOFF internal 3)
	)
	(tile 144 61 CLEXL_X26Y58 CLEXL 2
		(primitive_site SLICE_X44Y56 SLICEL internal 45)
		(primitive_site SLICE_X45Y56 SLICEX internal 43)
	)
	(tile 144 62 INT_BRAM_X27Y58 INT_BRAM 1
		(primitive_site TIEOFF_X39Y116 TIEOFF internal 3)
	)
	(tile 144 63 INT_INTERFACE_X27Y58 INT_INTERFACE 0
	)
	(tile 144 64 NULL_X64Y64 NULL 0
	)
	(tile 144 65 INT_X28Y58 INT 1
		(primitive_site TIEOFF_X40Y116 TIEOFF internal 3)
	)
	(tile 144 66 CLEXL_X28Y58 CLEXL 2
		(primitive_site SLICE_X46Y56 SLICEL internal 45)
		(primitive_site SLICE_X47Y56 SLICEX internal 43)
	)
	(tile 144 67 INT_X29Y58 INT 1
		(primitive_site TIEOFF_X41Y116 TIEOFF internal 3)
	)
	(tile 144 68 CLEXM_X29Y58 CLEXM 2
		(primitive_site SLICE_X48Y56 SLICEM internal 50)
		(primitive_site SLICE_X49Y56 SLICEX internal 43)
	)
	(tile 144 69 INT_X30Y58 INT 1
		(primitive_site TIEOFF_X42Y116 TIEOFF internal 3)
	)
	(tile 144 70 CLEXL_X30Y58 CLEXL 2
		(primitive_site SLICE_X50Y56 SLICEL internal 45)
		(primitive_site SLICE_X51Y56 SLICEX internal 43)
	)
	(tile 144 71 INT_X31Y58 INT 1
		(primitive_site TIEOFF_X43Y116 TIEOFF internal 3)
	)
	(tile 144 72 CLEXM_X31Y58 CLEXM 2
		(primitive_site SLICE_X52Y56 SLICEM internal 50)
		(primitive_site SLICE_X53Y56 SLICEX internal 43)
	)
	(tile 144 73 INT_X32Y58 INT 1
		(primitive_site TIEOFF_X44Y116 TIEOFF internal 3)
	)
	(tile 144 74 CLEXL_X32Y58 CLEXL 2
		(primitive_site SLICE_X54Y56 SLICEL internal 45)
		(primitive_site SLICE_X55Y56 SLICEX internal 43)
	)
	(tile 144 75 INT_X33Y58 INT 1
		(primitive_site TIEOFF_X45Y116 TIEOFF internal 3)
	)
	(tile 144 76 INT_INTERFACE_X33Y58 INT_INTERFACE 0
	)
	(tile 144 77 NULL_X77Y64 NULL 0
	)
	(tile 144 78 INT_X34Y58 INT 1
		(primitive_site TIEOFF_X46Y116 TIEOFF internal 3)
	)
	(tile 144 79 CLEXM_X34Y58 CLEXM 2
		(primitive_site SLICE_X56Y56 SLICEM internal 50)
		(primitive_site SLICE_X57Y56 SLICEX internal 43)
	)
	(tile 144 80 INT_X35Y58 INT 1
		(primitive_site TIEOFF_X48Y116 TIEOFF internal 3)
	)
	(tile 144 81 CLEXL_X35Y58 CLEXL 2
		(primitive_site SLICE_X58Y56 SLICEL internal 45)
		(primitive_site SLICE_X59Y56 SLICEX internal 43)
	)
	(tile 144 82 INT_X36Y58 INT 1
		(primitive_site TIEOFF_X50Y116 TIEOFF internal 3)
	)
	(tile 144 83 INT_INTERFACE_X36Y58 INT_INTERFACE 0
	)
	(tile 144 84 NULL_X84Y64 NULL 0
	)
	(tile 144 85 INT_X37Y58 INT 1
		(primitive_site TIEOFF_X51Y116 TIEOFF internal 3)
	)
	(tile 144 86 CLEXM_X37Y58 CLEXM 2
		(primitive_site SLICE_X60Y56 SLICEM internal 50)
		(primitive_site SLICE_X61Y56 SLICEX internal 43)
	)
	(tile 144 87 INT_X38Y58 INT 1
		(primitive_site TIEOFF_X53Y116 TIEOFF internal 3)
	)
	(tile 144 88 CLEXL_X38Y58 CLEXL 2
		(primitive_site SLICE_X62Y56 SLICEL internal 45)
		(primitive_site SLICE_X63Y56 SLICEX internal 43)
	)
	(tile 144 89 INT_BRAM_X39Y58 INT_BRAM 1
		(primitive_site TIEOFF_X55Y116 TIEOFF internal 3)
	)
	(tile 144 90 INT_INTERFACE_X39Y58 INT_INTERFACE 0
	)
	(tile 144 91 NULL_X91Y64 NULL 0
	)
	(tile 144 92 INT_X40Y58 INT 1
		(primitive_site TIEOFF_X56Y116 TIEOFF internal 3)
	)
	(tile 144 93 CLEXM_X40Y58 CLEXM 2
		(primitive_site SLICE_X64Y56 SLICEM internal 50)
		(primitive_site SLICE_X65Y56 SLICEX internal 43)
	)
	(tile 144 94 INT_X41Y58 INT 1
		(primitive_site TIEOFF_X58Y116 TIEOFF internal 3)
	)
	(tile 144 95 CLEXL_X41Y58 CLEXL 2
		(primitive_site SLICE_X66Y56 SLICEL internal 45)
		(primitive_site SLICE_X67Y56 SLICEX internal 43)
	)
	(tile 144 96 INT_X42Y58 INT 1
		(primitive_site TIEOFF_X60Y116 TIEOFF internal 3)
	)
	(tile 144 97 INT_INTERFACE_X42Y58 INT_INTERFACE 0
	)
	(tile 144 98 MCB_CAP_INT_X42Y58 MCB_CAP_INT 0
	)
	(tile 144 99 IOI_RTERM_X99Y64 IOI_RTERM 0
	)
	(tile 144 100 EMP_RIOB_X42Y58 EMP_RIOB 0
	)
	(tile 145 0 EMP_LIOB_X0Y63 EMP_LIOB 0
	)
	(tile 145 1 IOI_LTERM_X1Y63 IOI_LTERM 0
	)
	(tile 145 2 INT_X0Y57 INT 1
		(primitive_site TIEOFF_X0Y114 TIEOFF internal 3)
	)
	(tile 145 3 INT_INTERFACE_X0Y57 INT_INTERFACE 0
	)
	(tile 145 4 MCB_CAP_INT_X0Y57 MCB_CAP_INT 0
	)
	(tile 145 5 INT_X1Y57 INT 1
		(primitive_site TIEOFF_X2Y114 TIEOFF internal 3)
	)
	(tile 145 6 CLEXL_X1Y57 CLEXL 2
		(primitive_site SLICE_X0Y55 SLICEL internal 45)
		(primitive_site SLICE_X1Y55 SLICEX internal 43)
	)
	(tile 145 7 INT_X2Y57 INT 1
		(primitive_site TIEOFF_X4Y114 TIEOFF internal 3)
	)
	(tile 145 8 CLEXM_X2Y57 CLEXM 2
		(primitive_site SLICE_X2Y55 SLICEM internal 50)
		(primitive_site SLICE_X3Y55 SLICEX internal 43)
	)
	(tile 145 9 INT_BRAM_X3Y57 INT_BRAM 1
		(primitive_site TIEOFF_X6Y114 TIEOFF internal 3)
	)
	(tile 145 10 INT_INTERFACE_X3Y57 INT_INTERFACE 0
	)
	(tile 145 11 NULL_X11Y63 NULL 0
	)
	(tile 145 12 INT_X4Y57 INT 1
		(primitive_site TIEOFF_X7Y114 TIEOFF internal 3)
	)
	(tile 145 13 CLEXL_X4Y57 CLEXL 2
		(primitive_site SLICE_X4Y55 SLICEL internal 45)
		(primitive_site SLICE_X5Y55 SLICEX internal 43)
	)
	(tile 145 14 INT_X5Y57 INT 1
		(primitive_site TIEOFF_X9Y114 TIEOFF internal 3)
	)
	(tile 145 15 CLEXM_X5Y57 CLEXM 2
		(primitive_site SLICE_X6Y55 SLICEM internal 50)
		(primitive_site SLICE_X7Y55 SLICEX internal 43)
	)
	(tile 145 16 INT_X6Y57 INT 1
		(primitive_site TIEOFF_X11Y114 TIEOFF internal 3)
	)
	(tile 145 17 CLEXL_X6Y57 CLEXL 2
		(primitive_site SLICE_X8Y55 SLICEL internal 45)
		(primitive_site SLICE_X9Y55 SLICEX internal 43)
	)
	(tile 145 18 INT_X7Y57 INT 1
		(primitive_site TIEOFF_X13Y114 TIEOFF internal 3)
	)
	(tile 145 19 CLEXM_X7Y57 CLEXM 2
		(primitive_site SLICE_X10Y55 SLICEM internal 50)
		(primitive_site SLICE_X11Y55 SLICEX internal 43)
	)
	(tile 145 20 INT_X8Y57 INT 1
		(primitive_site TIEOFF_X15Y114 TIEOFF internal 3)
	)
	(tile 145 21 INT_INTERFACE_X8Y57 INT_INTERFACE 0
	)
	(tile 145 22 NULL_X22Y63 NULL 0
	)
	(tile 145 23 INT_X9Y57 INT 1
		(primitive_site TIEOFF_X16Y114 TIEOFF internal 3)
	)
	(tile 145 24 CLEXL_X9Y57 CLEXL 2
		(primitive_site SLICE_X12Y55 SLICEL internal 45)
		(primitive_site SLICE_X13Y55 SLICEX internal 43)
	)
	(tile 145 25 INT_X10Y57 INT 1
		(primitive_site TIEOFF_X17Y114 TIEOFF internal 3)
	)
	(tile 145 26 CLEXM_X10Y57 CLEXM 2
		(primitive_site SLICE_X14Y55 SLICEM internal 50)
		(primitive_site SLICE_X15Y55 SLICEX internal 43)
	)
	(tile 145 27 INT_X11Y57 INT 1
		(primitive_site TIEOFF_X18Y114 TIEOFF internal 3)
	)
	(tile 145 28 CLEXL_X11Y57 CLEXL 2
		(primitive_site SLICE_X16Y55 SLICEL internal 45)
		(primitive_site SLICE_X17Y55 SLICEX internal 43)
	)
	(tile 145 29 INT_X12Y57 INT 1
		(primitive_site TIEOFF_X19Y114 TIEOFF internal 3)
	)
	(tile 145 30 CLEXM_X12Y57 CLEXM 2
		(primitive_site SLICE_X18Y55 SLICEM internal 50)
		(primitive_site SLICE_X19Y55 SLICEX internal 43)
	)
	(tile 145 31 INT_X13Y57 INT 1
		(primitive_site TIEOFF_X20Y114 TIEOFF internal 3)
	)
	(tile 145 32 CLEXL_X13Y57 CLEXL 2
		(primitive_site SLICE_X20Y55 SLICEL internal 45)
		(primitive_site SLICE_X21Y55 SLICEX internal 43)
	)
	(tile 145 33 INT_BRAM_X14Y57 INT_BRAM 1
		(primitive_site TIEOFF_X21Y114 TIEOFF internal 3)
	)
	(tile 145 34 INT_INTERFACE_X14Y57 INT_INTERFACE 0
	)
	(tile 145 35 NULL_X35Y63 NULL 0
	)
	(tile 145 36 INT_X15Y57 INT 1
		(primitive_site TIEOFF_X22Y114 TIEOFF internal 3)
	)
	(tile 145 37 CLEXM_X15Y57 CLEXM 2
		(primitive_site SLICE_X22Y55 SLICEM internal 50)
		(primitive_site SLICE_X23Y55 SLICEX internal 43)
	)
	(tile 145 38 INT_X16Y57 INT 1
		(primitive_site TIEOFF_X23Y114 TIEOFF internal 3)
	)
	(tile 145 39 CLEXL_X16Y57 CLEXL 2
		(primitive_site SLICE_X24Y55 SLICEL internal 45)
		(primitive_site SLICE_X25Y55 SLICEX internal 43)
	)
	(tile 145 40 INT_X17Y57 INT 1
		(primitive_site TIEOFF_X24Y114 TIEOFF internal 3)
	)
	(tile 145 41 CLEXM_X17Y57 CLEXM 2
		(primitive_site SLICE_X26Y55 SLICEM internal 50)
		(primitive_site SLICE_X27Y55 SLICEX internal 43)
	)
	(tile 145 42 INT_X18Y57 INT 1
		(primitive_site TIEOFF_X25Y114 TIEOFF internal 3)
	)
	(tile 145 43 CLEXL_X18Y57 CLEXL 2
		(primitive_site SLICE_X28Y55 SLICEL internal 45)
		(primitive_site SLICE_X29Y55 SLICEX internal 43)
	)
	(tile 145 44 INT_X19Y57 INT 1
		(primitive_site TIEOFF_X26Y114 TIEOFF internal 3)
	)
	(tile 145 45 CLEXM_X19Y57 CLEXM 2
		(primitive_site SLICE_X30Y55 SLICEM internal 50)
		(primitive_site SLICE_X31Y55 SLICEX internal 43)
	)
	(tile 145 46 INT_X20Y57 INT 1
		(primitive_site TIEOFF_X28Y114 TIEOFF internal 3)
	)
	(tile 145 47 CLEXL_X20Y57 CLEXL 2
		(primitive_site SLICE_X32Y55 SLICEL internal 45)
		(primitive_site SLICE_X33Y55 SLICEX internal 43)
	)
	(tile 145 48 NULL_X48Y63 NULL 0
	)
	(tile 145 49 REG_V_X20Y57 REG_V 0
	)
	(tile 145 50 INT_X21Y57 INT 1
		(primitive_site TIEOFF_X31Y114 TIEOFF internal 3)
	)
	(tile 145 51 CLEXM_X21Y57 CLEXM 2
		(primitive_site SLICE_X34Y55 SLICEM internal 50)
		(primitive_site SLICE_X35Y55 SLICEX internal 43)
	)
	(tile 145 52 INT_X22Y57 INT 1
		(primitive_site TIEOFF_X33Y114 TIEOFF internal 3)
	)
	(tile 145 53 CLEXL_X22Y57 CLEXL 2
		(primitive_site SLICE_X36Y55 SLICEL internal 45)
		(primitive_site SLICE_X37Y55 SLICEX internal 43)
	)
	(tile 145 54 INT_X23Y57 INT 1
		(primitive_site TIEOFF_X35Y114 TIEOFF internal 3)
	)
	(tile 145 55 CLEXM_X23Y57 CLEXM 2
		(primitive_site SLICE_X38Y55 SLICEM internal 50)
		(primitive_site SLICE_X39Y55 SLICEX internal 43)
	)
	(tile 145 56 INT_X24Y57 INT 1
		(primitive_site TIEOFF_X36Y114 TIEOFF internal 3)
	)
	(tile 145 57 CLEXL_X24Y57 CLEXL 2
		(primitive_site SLICE_X40Y55 SLICEL internal 45)
		(primitive_site SLICE_X41Y55 SLICEX internal 43)
	)
	(tile 145 58 INT_X25Y57 INT 1
		(primitive_site TIEOFF_X37Y114 TIEOFF internal 3)
	)
	(tile 145 59 CLEXM_X25Y57 CLEXM 2
		(primitive_site SLICE_X42Y55 SLICEM internal 50)
		(primitive_site SLICE_X43Y55 SLICEX internal 43)
	)
	(tile 145 60 INT_X26Y57 INT 1
		(primitive_site TIEOFF_X38Y114 TIEOFF internal 3)
	)
	(tile 145 61 CLEXL_X26Y57 CLEXL 2
		(primitive_site SLICE_X44Y55 SLICEL internal 45)
		(primitive_site SLICE_X45Y55 SLICEX internal 43)
	)
	(tile 145 62 INT_BRAM_X27Y57 INT_BRAM 1
		(primitive_site TIEOFF_X39Y114 TIEOFF internal 3)
	)
	(tile 145 63 INT_INTERFACE_X27Y57 INT_INTERFACE 0
	)
	(tile 145 64 NULL_X64Y63 NULL 0
	)
	(tile 145 65 INT_X28Y57 INT 1
		(primitive_site TIEOFF_X40Y114 TIEOFF internal 3)
	)
	(tile 145 66 CLEXL_X28Y57 CLEXL 2
		(primitive_site SLICE_X46Y55 SLICEL internal 45)
		(primitive_site SLICE_X47Y55 SLICEX internal 43)
	)
	(tile 145 67 INT_X29Y57 INT 1
		(primitive_site TIEOFF_X41Y114 TIEOFF internal 3)
	)
	(tile 145 68 CLEXM_X29Y57 CLEXM 2
		(primitive_site SLICE_X48Y55 SLICEM internal 50)
		(primitive_site SLICE_X49Y55 SLICEX internal 43)
	)
	(tile 145 69 INT_X30Y57 INT 1
		(primitive_site TIEOFF_X42Y114 TIEOFF internal 3)
	)
	(tile 145 70 CLEXL_X30Y57 CLEXL 2
		(primitive_site SLICE_X50Y55 SLICEL internal 45)
		(primitive_site SLICE_X51Y55 SLICEX internal 43)
	)
	(tile 145 71 INT_X31Y57 INT 1
		(primitive_site TIEOFF_X43Y114 TIEOFF internal 3)
	)
	(tile 145 72 CLEXM_X31Y57 CLEXM 2
		(primitive_site SLICE_X52Y55 SLICEM internal 50)
		(primitive_site SLICE_X53Y55 SLICEX internal 43)
	)
	(tile 145 73 INT_X32Y57 INT 1
		(primitive_site TIEOFF_X44Y114 TIEOFF internal 3)
	)
	(tile 145 74 CLEXL_X32Y57 CLEXL 2
		(primitive_site SLICE_X54Y55 SLICEL internal 45)
		(primitive_site SLICE_X55Y55 SLICEX internal 43)
	)
	(tile 145 75 INT_X33Y57 INT 1
		(primitive_site TIEOFF_X45Y114 TIEOFF internal 3)
	)
	(tile 145 76 INT_INTERFACE_X33Y57 INT_INTERFACE 0
	)
	(tile 145 77 NULL_X77Y63 NULL 0
	)
	(tile 145 78 INT_X34Y57 INT 1
		(primitive_site TIEOFF_X46Y114 TIEOFF internal 3)
	)
	(tile 145 79 CLEXM_X34Y57 CLEXM 2
		(primitive_site SLICE_X56Y55 SLICEM internal 50)
		(primitive_site SLICE_X57Y55 SLICEX internal 43)
	)
	(tile 145 80 INT_X35Y57 INT 1
		(primitive_site TIEOFF_X48Y114 TIEOFF internal 3)
	)
	(tile 145 81 CLEXL_X35Y57 CLEXL 2
		(primitive_site SLICE_X58Y55 SLICEL internal 45)
		(primitive_site SLICE_X59Y55 SLICEX internal 43)
	)
	(tile 145 82 INT_X36Y57 INT 1
		(primitive_site TIEOFF_X50Y114 TIEOFF internal 3)
	)
	(tile 145 83 INT_INTERFACE_X36Y57 INT_INTERFACE 0
	)
	(tile 145 84 NULL_X84Y63 NULL 0
	)
	(tile 145 85 INT_X37Y57 INT 1
		(primitive_site TIEOFF_X51Y114 TIEOFF internal 3)
	)
	(tile 145 86 CLEXM_X37Y57 CLEXM 2
		(primitive_site SLICE_X60Y55 SLICEM internal 50)
		(primitive_site SLICE_X61Y55 SLICEX internal 43)
	)
	(tile 145 87 INT_X38Y57 INT 1
		(primitive_site TIEOFF_X53Y114 TIEOFF internal 3)
	)
	(tile 145 88 CLEXL_X38Y57 CLEXL 2
		(primitive_site SLICE_X62Y55 SLICEL internal 45)
		(primitive_site SLICE_X63Y55 SLICEX internal 43)
	)
	(tile 145 89 INT_BRAM_X39Y57 INT_BRAM 1
		(primitive_site TIEOFF_X55Y114 TIEOFF internal 3)
	)
	(tile 145 90 INT_INTERFACE_X39Y57 INT_INTERFACE 0
	)
	(tile 145 91 NULL_X91Y63 NULL 0
	)
	(tile 145 92 INT_X40Y57 INT 1
		(primitive_site TIEOFF_X56Y114 TIEOFF internal 3)
	)
	(tile 145 93 CLEXM_X40Y57 CLEXM 2
		(primitive_site SLICE_X64Y55 SLICEM internal 50)
		(primitive_site SLICE_X65Y55 SLICEX internal 43)
	)
	(tile 145 94 INT_X41Y57 INT 1
		(primitive_site TIEOFF_X58Y114 TIEOFF internal 3)
	)
	(tile 145 95 CLEXL_X41Y57 CLEXL 2
		(primitive_site SLICE_X66Y55 SLICEL internal 45)
		(primitive_site SLICE_X67Y55 SLICEX internal 43)
	)
	(tile 145 96 INT_X42Y57 INT 1
		(primitive_site TIEOFF_X60Y114 TIEOFF internal 3)
	)
	(tile 145 97 INT_INTERFACE_X42Y57 INT_INTERFACE 0
	)
	(tile 145 98 MCB_CAP_INT_X42Y57 MCB_CAP_INT 0
	)
	(tile 145 99 IOI_RTERM_X99Y63 IOI_RTERM 0
	)
	(tile 145 100 EMP_RIOB_X42Y57 EMP_RIOB 0
	)
	(tile 146 0 LIOB_X0Y56 LIOB 2
		(primitive_site M8 IOBM bonded 8)
		(primitive_site M7 IOBS bonded 8)
	)
	(tile 146 1 IOI_LTERM_X1Y62 IOI_LTERM 0
	)
	(tile 146 2 LIOI_INT_X0Y56 LIOI_INT 1
		(primitive_site TIEOFF_X0Y112 TIEOFF internal 3)
	)
	(tile 146 3 LIOI_X0Y56 LIOI 7
		(primitive_site OLOGIC_X0Y54 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y54 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y54 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y55 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y55 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y55 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y112 TIEOFF internal 3)
	)
	(tile 146 4 MCB_CAP_INT_X0Y56 MCB_CAP_INT 0
	)
	(tile 146 5 INT_X1Y56 INT 1
		(primitive_site TIEOFF_X2Y112 TIEOFF internal 3)
	)
	(tile 146 6 CLEXL_X1Y56 CLEXL 2
		(primitive_site SLICE_X0Y54 SLICEL internal 45)
		(primitive_site SLICE_X1Y54 SLICEX internal 43)
	)
	(tile 146 7 INT_X2Y56 INT 1
		(primitive_site TIEOFF_X4Y112 TIEOFF internal 3)
	)
	(tile 146 8 CLEXM_X2Y56 CLEXM 2
		(primitive_site SLICE_X2Y54 SLICEM internal 50)
		(primitive_site SLICE_X3Y54 SLICEX internal 43)
	)
	(tile 146 9 INT_BRAM_X3Y56 INT_BRAM 1
		(primitive_site TIEOFF_X6Y112 TIEOFF internal 3)
	)
	(tile 146 10 INT_INTERFACE_X3Y56 INT_INTERFACE 0
	)
	(tile 146 11 BRAMSITE2_X3Y56 BRAMSITE2 3
		(primitive_site RAMB16_X0Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y29 RAMB8BWER internal 110)
	)
	(tile 146 12 INT_X4Y56 INT 1
		(primitive_site TIEOFF_X7Y112 TIEOFF internal 3)
	)
	(tile 146 13 CLEXL_X4Y56 CLEXL 2
		(primitive_site SLICE_X4Y54 SLICEL internal 45)
		(primitive_site SLICE_X5Y54 SLICEX internal 43)
	)
	(tile 146 14 INT_X5Y56 INT 1
		(primitive_site TIEOFF_X9Y112 TIEOFF internal 3)
	)
	(tile 146 15 CLEXM_X5Y56 CLEXM 2
		(primitive_site SLICE_X6Y54 SLICEM internal 50)
		(primitive_site SLICE_X7Y54 SLICEX internal 43)
	)
	(tile 146 16 INT_X6Y56 INT 1
		(primitive_site TIEOFF_X11Y112 TIEOFF internal 3)
	)
	(tile 146 17 CLEXL_X6Y56 CLEXL 2
		(primitive_site SLICE_X8Y54 SLICEL internal 45)
		(primitive_site SLICE_X9Y54 SLICEX internal 43)
	)
	(tile 146 18 INT_X7Y56 INT 1
		(primitive_site TIEOFF_X13Y112 TIEOFF internal 3)
	)
	(tile 146 19 CLEXM_X7Y56 CLEXM 2
		(primitive_site SLICE_X10Y54 SLICEM internal 50)
		(primitive_site SLICE_X11Y54 SLICEX internal 43)
	)
	(tile 146 20 INT_X8Y56 INT 1
		(primitive_site TIEOFF_X15Y112 TIEOFF internal 3)
	)
	(tile 146 21 INT_INTERFACE_X8Y56 INT_INTERFACE 0
	)
	(tile 146 22 MACCSITE2_X8Y56 MACCSITE2 1
		(primitive_site DSP48_X0Y14 DSP48A1 internal 346)
	)
	(tile 146 23 INT_X9Y56 INT 1
		(primitive_site TIEOFF_X16Y112 TIEOFF internal 3)
	)
	(tile 146 24 CLEXL_X9Y56 CLEXL 2
		(primitive_site SLICE_X12Y54 SLICEL internal 45)
		(primitive_site SLICE_X13Y54 SLICEX internal 43)
	)
	(tile 146 25 INT_X10Y56 INT 1
		(primitive_site TIEOFF_X17Y112 TIEOFF internal 3)
	)
	(tile 146 26 CLEXM_X10Y56 CLEXM 2
		(primitive_site SLICE_X14Y54 SLICEM internal 50)
		(primitive_site SLICE_X15Y54 SLICEX internal 43)
	)
	(tile 146 27 INT_X11Y56 INT 1
		(primitive_site TIEOFF_X18Y112 TIEOFF internal 3)
	)
	(tile 146 28 CLEXL_X11Y56 CLEXL 2
		(primitive_site SLICE_X16Y54 SLICEL internal 45)
		(primitive_site SLICE_X17Y54 SLICEX internal 43)
	)
	(tile 146 29 INT_X12Y56 INT 1
		(primitive_site TIEOFF_X19Y112 TIEOFF internal 3)
	)
	(tile 146 30 CLEXM_X12Y56 CLEXM 2
		(primitive_site SLICE_X18Y54 SLICEM internal 50)
		(primitive_site SLICE_X19Y54 SLICEX internal 43)
	)
	(tile 146 31 INT_X13Y56 INT 1
		(primitive_site TIEOFF_X20Y112 TIEOFF internal 3)
	)
	(tile 146 32 CLEXL_X13Y56 CLEXL 2
		(primitive_site SLICE_X20Y54 SLICEL internal 45)
		(primitive_site SLICE_X21Y54 SLICEX internal 43)
	)
	(tile 146 33 INT_BRAM_X14Y56 INT_BRAM 1
		(primitive_site TIEOFF_X21Y112 TIEOFF internal 3)
	)
	(tile 146 34 INT_INTERFACE_X14Y56 INT_INTERFACE 0
	)
	(tile 146 35 BRAMSITE2_X14Y56 BRAMSITE2 3
		(primitive_site RAMB16_X1Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y29 RAMB8BWER internal 110)
	)
	(tile 146 36 INT_X15Y56 INT 1
		(primitive_site TIEOFF_X22Y112 TIEOFF internal 3)
	)
	(tile 146 37 CLEXM_X15Y56 CLEXM 2
		(primitive_site SLICE_X22Y54 SLICEM internal 50)
		(primitive_site SLICE_X23Y54 SLICEX internal 43)
	)
	(tile 146 38 INT_X16Y56 INT 1
		(primitive_site TIEOFF_X23Y112 TIEOFF internal 3)
	)
	(tile 146 39 CLEXL_X16Y56 CLEXL 2
		(primitive_site SLICE_X24Y54 SLICEL internal 45)
		(primitive_site SLICE_X25Y54 SLICEX internal 43)
	)
	(tile 146 40 INT_X17Y56 INT 1
		(primitive_site TIEOFF_X24Y112 TIEOFF internal 3)
	)
	(tile 146 41 CLEXM_X17Y56 CLEXM 2
		(primitive_site SLICE_X26Y54 SLICEM internal 50)
		(primitive_site SLICE_X27Y54 SLICEX internal 43)
	)
	(tile 146 42 INT_X18Y56 INT 1
		(primitive_site TIEOFF_X25Y112 TIEOFF internal 3)
	)
	(tile 146 43 CLEXL_X18Y56 CLEXL 2
		(primitive_site SLICE_X28Y54 SLICEL internal 45)
		(primitive_site SLICE_X29Y54 SLICEX internal 43)
	)
	(tile 146 44 INT_X19Y56 INT 1
		(primitive_site TIEOFF_X26Y112 TIEOFF internal 3)
	)
	(tile 146 45 CLEXM_X19Y56 CLEXM 2
		(primitive_site SLICE_X30Y54 SLICEM internal 50)
		(primitive_site SLICE_X31Y54 SLICEX internal 43)
	)
	(tile 146 46 IOI_INT_X20Y56 IOI_INT 1
		(primitive_site TIEOFF_X28Y112 TIEOFF internal 3)
	)
	(tile 146 47 INT_INTERFACE_IOI_X20Y56 INT_INTERFACE_IOI 0
	)
	(tile 146 48 CMT_PLL3_BOT_X20Y56 CMT_PLL3_BOT 2
		(primitive_site TIEOFF_X30Y113 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y1 PLL_ADV internal 99)
	)
	(tile 146 49 REG_V_X20Y56 REG_V 0
	)
	(tile 146 50 INT_X21Y56 INT 1
		(primitive_site TIEOFF_X31Y112 TIEOFF internal 3)
	)
	(tile 146 51 CLEXM_X21Y56 CLEXM 2
		(primitive_site SLICE_X34Y54 SLICEM internal 50)
		(primitive_site SLICE_X35Y54 SLICEX internal 43)
	)
	(tile 146 52 INT_X22Y56 INT 1
		(primitive_site TIEOFF_X33Y112 TIEOFF internal 3)
	)
	(tile 146 53 CLEXL_X22Y56 CLEXL 2
		(primitive_site SLICE_X36Y54 SLICEL internal 45)
		(primitive_site SLICE_X37Y54 SLICEX internal 43)
	)
	(tile 146 54 INT_X23Y56 INT 1
		(primitive_site TIEOFF_X35Y112 TIEOFF internal 3)
	)
	(tile 146 55 CLEXM_X23Y56 CLEXM 2
		(primitive_site SLICE_X38Y54 SLICEM internal 50)
		(primitive_site SLICE_X39Y54 SLICEX internal 43)
	)
	(tile 146 56 INT_X24Y56 INT 1
		(primitive_site TIEOFF_X36Y112 TIEOFF internal 3)
	)
	(tile 146 57 CLEXL_X24Y56 CLEXL 2
		(primitive_site SLICE_X40Y54 SLICEL internal 45)
		(primitive_site SLICE_X41Y54 SLICEX internal 43)
	)
	(tile 146 58 INT_X25Y56 INT 1
		(primitive_site TIEOFF_X37Y112 TIEOFF internal 3)
	)
	(tile 146 59 CLEXM_X25Y56 CLEXM 2
		(primitive_site SLICE_X42Y54 SLICEM internal 50)
		(primitive_site SLICE_X43Y54 SLICEX internal 43)
	)
	(tile 146 60 INT_X26Y56 INT 1
		(primitive_site TIEOFF_X38Y112 TIEOFF internal 3)
	)
	(tile 146 61 CLEXL_X26Y56 CLEXL 2
		(primitive_site SLICE_X44Y54 SLICEL internal 45)
		(primitive_site SLICE_X45Y54 SLICEX internal 43)
	)
	(tile 146 62 INT_BRAM_X27Y56 INT_BRAM 1
		(primitive_site TIEOFF_X39Y112 TIEOFF internal 3)
	)
	(tile 146 63 INT_INTERFACE_X27Y56 INT_INTERFACE 0
	)
	(tile 146 64 BRAMSITE2_X27Y56 BRAMSITE2 3
		(primitive_site RAMB16_X2Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y29 RAMB8BWER internal 110)
	)
	(tile 146 65 INT_X28Y56 INT 1
		(primitive_site TIEOFF_X40Y112 TIEOFF internal 3)
	)
	(tile 146 66 CLEXL_X28Y56 CLEXL 2
		(primitive_site SLICE_X46Y54 SLICEL internal 45)
		(primitive_site SLICE_X47Y54 SLICEX internal 43)
	)
	(tile 146 67 INT_X29Y56 INT 1
		(primitive_site TIEOFF_X41Y112 TIEOFF internal 3)
	)
	(tile 146 68 CLEXM_X29Y56 CLEXM 2
		(primitive_site SLICE_X48Y54 SLICEM internal 50)
		(primitive_site SLICE_X49Y54 SLICEX internal 43)
	)
	(tile 146 69 INT_X30Y56 INT 1
		(primitive_site TIEOFF_X42Y112 TIEOFF internal 3)
	)
	(tile 146 70 CLEXL_X30Y56 CLEXL 2
		(primitive_site SLICE_X50Y54 SLICEL internal 45)
		(primitive_site SLICE_X51Y54 SLICEX internal 43)
	)
	(tile 146 71 INT_X31Y56 INT 1
		(primitive_site TIEOFF_X43Y112 TIEOFF internal 3)
	)
	(tile 146 72 CLEXM_X31Y56 CLEXM 2
		(primitive_site SLICE_X52Y54 SLICEM internal 50)
		(primitive_site SLICE_X53Y54 SLICEX internal 43)
	)
	(tile 146 73 INT_X32Y56 INT 1
		(primitive_site TIEOFF_X44Y112 TIEOFF internal 3)
	)
	(tile 146 74 CLEXL_X32Y56 CLEXL 2
		(primitive_site SLICE_X54Y54 SLICEL internal 45)
		(primitive_site SLICE_X55Y54 SLICEX internal 43)
	)
	(tile 146 75 INT_X33Y56 INT 1
		(primitive_site TIEOFF_X45Y112 TIEOFF internal 3)
	)
	(tile 146 76 INT_INTERFACE_X33Y56 INT_INTERFACE 0
	)
	(tile 146 77 MACCSITE2_X33Y56 MACCSITE2 1
		(primitive_site DSP48_X1Y14 DSP48A1 internal 346)
	)
	(tile 146 78 INT_X34Y56 INT 1
		(primitive_site TIEOFF_X46Y112 TIEOFF internal 3)
	)
	(tile 146 79 CLEXM_X34Y56 CLEXM 2
		(primitive_site SLICE_X56Y54 SLICEM internal 50)
		(primitive_site SLICE_X57Y54 SLICEX internal 43)
	)
	(tile 146 80 INT_X35Y56 INT 1
		(primitive_site TIEOFF_X48Y112 TIEOFF internal 3)
	)
	(tile 146 81 CLEXL_X35Y56 CLEXL 2
		(primitive_site SLICE_X58Y54 SLICEL internal 45)
		(primitive_site SLICE_X59Y54 SLICEX internal 43)
	)
	(tile 146 82 INT_X36Y56 INT 1
		(primitive_site TIEOFF_X50Y112 TIEOFF internal 3)
	)
	(tile 146 83 INT_INTERFACE_X36Y56 INT_INTERFACE 0
	)
	(tile 146 84 MACCSITE2_X36Y56 MACCSITE2 1
		(primitive_site DSP48_X2Y14 DSP48A1 internal 346)
	)
	(tile 146 85 INT_X37Y56 INT 1
		(primitive_site TIEOFF_X51Y112 TIEOFF internal 3)
	)
	(tile 146 86 CLEXM_X37Y56 CLEXM 2
		(primitive_site SLICE_X60Y54 SLICEM internal 50)
		(primitive_site SLICE_X61Y54 SLICEX internal 43)
	)
	(tile 146 87 INT_X38Y56 INT 1
		(primitive_site TIEOFF_X53Y112 TIEOFF internal 3)
	)
	(tile 146 88 CLEXL_X38Y56 CLEXL 2
		(primitive_site SLICE_X62Y54 SLICEL internal 45)
		(primitive_site SLICE_X63Y54 SLICEX internal 43)
	)
	(tile 146 89 INT_BRAM_X39Y56 INT_BRAM 1
		(primitive_site TIEOFF_X55Y112 TIEOFF internal 3)
	)
	(tile 146 90 INT_INTERFACE_X39Y56 INT_INTERFACE 0
	)
	(tile 146 91 BRAMSITE2_X39Y56 BRAMSITE2 3
		(primitive_site RAMB16_X3Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y29 RAMB8BWER internal 110)
	)
	(tile 146 92 INT_X40Y56 INT 1
		(primitive_site TIEOFF_X56Y112 TIEOFF internal 3)
	)
	(tile 146 93 CLEXM_X40Y56 CLEXM 2
		(primitive_site SLICE_X64Y54 SLICEM internal 50)
		(primitive_site SLICE_X65Y54 SLICEX internal 43)
	)
	(tile 146 94 INT_X41Y56 INT 1
		(primitive_site TIEOFF_X58Y112 TIEOFF internal 3)
	)
	(tile 146 95 CLEXL_X41Y56 CLEXL 2
		(primitive_site SLICE_X66Y54 SLICEL internal 45)
		(primitive_site SLICE_X67Y54 SLICEX internal 43)
	)
	(tile 146 96 IOI_INT_X42Y56 IOI_INT 1
		(primitive_site TIEOFF_X60Y112 TIEOFF internal 3)
	)
	(tile 146 97 RIOI_X42Y56 RIOI 7
		(primitive_site OLOGIC_X17Y54 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y54 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y54 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y55 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y55 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y55 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y112 TIEOFF internal 3)
	)
	(tile 146 98 MCB_CAP_INT_X42Y56 MCB_CAP_INT 0
	)
	(tile 146 99 IOI_RTERM_X99Y62 IOI_RTERM 0
	)
	(tile 146 100 RIOB_X42Y56 RIOB 2
		(primitive_site Y22 IOBS bonded 8)
		(primitive_site Y21 IOBM bonded 8)
	)
	(tile 147 0 HCLK_IOIL_EMP_X0Y61 HCLK_IOIL_EMP 0
	)
	(tile 147 1 HCLK_IOI_LTERM_X1Y61 HCLK_IOI_LTERM 0
	)
	(tile 147 2 HCLK_IOIL_INT_FOLD_X0Y55 HCLK_IOIL_INT_FOLD 0
	)
	(tile 147 3 HCLK_IOIL_BOT_UP_X0Y55 HCLK_IOIL_BOT_UP 0
	)
	(tile 147 4 MCB_HCLK_X0Y55 MCB_HCLK 0
	)
	(tile 147 5 HCLK_CLB_XL_INT_FOLD_X1Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 6 HCLK_CLB_XL_CLE_FOLD_X1Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 7 HCLK_CLB_XM_INT_FOLD_X2Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 8 HCLK_CLB_XM_CLE_FOLD_X2Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y55 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y55 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 147 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y55 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 147 12 HCLK_CLB_XL_INT_FOLD_X4Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 13 HCLK_CLB_XL_CLE_FOLD_X4Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 14 HCLK_CLB_XM_INT_FOLD_X5Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 15 HCLK_CLB_XM_CLE_FOLD_X5Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 16 HCLK_CLB_XL_INT_FOLD_X6Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 17 HCLK_CLB_XL_CLE_FOLD_X6Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 18 HCLK_CLB_XM_INT_FOLD_X7Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 19 HCLK_CLB_XM_CLE_FOLD_X7Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y55 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y55 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 22 DSP_HCLK_GCLK_FOLD_X8Y55 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 147 23 HCLK_CLB_XL_INT_FOLD_X9Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 24 HCLK_CLB_XL_CLE_FOLD_X9Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 25 HCLK_CLB_XM_INT_FOLD_X10Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 26 HCLK_CLB_XM_CLE_FOLD_X10Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 27 HCLK_CLB_XL_INT_FOLD_X11Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 28 HCLK_CLB_XL_CLE_FOLD_X11Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 29 HCLK_CLB_XM_INT_FOLD_X12Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 30 HCLK_CLB_XM_CLE_FOLD_X12Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 31 HCLK_CLB_XL_INT_FOLD_X13Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 32 HCLK_CLB_XL_CLE_FOLD_X13Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y55 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y55 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 147 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y55 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 147 36 HCLK_CLB_XM_INT_FOLD_X15Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 37 HCLK_CLB_XM_CLE_FOLD_X15Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 38 HCLK_CLB_XL_INT_FOLD_X16Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 39 HCLK_CLB_XL_CLE_FOLD_X16Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 40 HCLK_CLB_XM_INT_FOLD_X17Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 41 HCLK_CLB_XM_CLE_FOLD_X17Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 42 HCLK_CLB_XL_INT_FOLD_X18Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 43 HCLK_CLB_XL_CLE_FOLD_X18Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 44 HCLK_CLB_XM_INT_FOLD_X19Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 45 HCLK_CLB_XM_CLE_FOLD_X19Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 46 HCLK_CLB_XL_INT_FOLD_X20Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 47 HCLK_CLB_XL_CLE_FOLD_X20Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 48 NULL_X48Y61 NULL 0
	)
	(tile 147 49 REG_V_HCLK_X48Y61 REG_V_HCLK 32
		(primitive_site BUFH_X0Y127 BUFH internal 2)
		(primitive_site BUFH_X0Y126 BUFH internal 2)
		(primitive_site BUFH_X0Y125 BUFH internal 2)
		(primitive_site BUFH_X0Y124 BUFH internal 2)
		(primitive_site BUFH_X0Y123 BUFH internal 2)
		(primitive_site BUFH_X0Y122 BUFH internal 2)
		(primitive_site BUFH_X0Y121 BUFH internal 2)
		(primitive_site BUFH_X0Y120 BUFH internal 2)
		(primitive_site BUFH_X0Y119 BUFH internal 2)
		(primitive_site BUFH_X0Y118 BUFH internal 2)
		(primitive_site BUFH_X0Y117 BUFH internal 2)
		(primitive_site BUFH_X0Y116 BUFH internal 2)
		(primitive_site BUFH_X0Y115 BUFH internal 2)
		(primitive_site BUFH_X0Y114 BUFH internal 2)
		(primitive_site BUFH_X0Y113 BUFH internal 2)
		(primitive_site BUFH_X0Y112 BUFH internal 2)
		(primitive_site BUFH_X3Y111 BUFH internal 2)
		(primitive_site BUFH_X3Y110 BUFH internal 2)
		(primitive_site BUFH_X3Y109 BUFH internal 2)
		(primitive_site BUFH_X3Y108 BUFH internal 2)
		(primitive_site BUFH_X3Y107 BUFH internal 2)
		(primitive_site BUFH_X3Y106 BUFH internal 2)
		(primitive_site BUFH_X3Y105 BUFH internal 2)
		(primitive_site BUFH_X3Y104 BUFH internal 2)
		(primitive_site BUFH_X3Y103 BUFH internal 2)
		(primitive_site BUFH_X3Y102 BUFH internal 2)
		(primitive_site BUFH_X3Y101 BUFH internal 2)
		(primitive_site BUFH_X3Y100 BUFH internal 2)
		(primitive_site BUFH_X3Y99 BUFH internal 2)
		(primitive_site BUFH_X3Y98 BUFH internal 2)
		(primitive_site BUFH_X3Y97 BUFH internal 2)
		(primitive_site BUFH_X3Y96 BUFH internal 2)
	)
	(tile 147 50 HCLK_CLB_XM_INT_FOLD_X21Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 51 HCLK_CLB_XM_CLE_FOLD_X21Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 52 HCLK_CLB_XL_INT_FOLD_X22Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 53 HCLK_CLB_XL_CLE_FOLD_X22Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 54 HCLK_CLB_XM_INT_FOLD_X23Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 55 HCLK_CLB_XM_CLE_FOLD_X23Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 56 HCLK_CLB_XL_INT_FOLD_X24Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 57 HCLK_CLB_XL_CLE_FOLD_X24Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 58 HCLK_CLB_XM_INT_FOLD_X25Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 59 HCLK_CLB_XM_CLE_FOLD_X25Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 60 HCLK_CLB_XL_INT_FOLD_X26Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 61 HCLK_CLB_XL_CLE_FOLD_X26Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y55 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y55 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 147 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y55 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 147 65 HCLK_CLB_XL_INT_FOLD_X28Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 66 HCLK_CLB_XL_CLE_FOLD_X28Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 67 HCLK_CLB_XM_INT_FOLD_X29Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 68 HCLK_CLB_XM_CLE_FOLD_X29Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 69 HCLK_CLB_XL_INT_FOLD_X30Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 70 HCLK_CLB_XL_CLE_FOLD_X30Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 71 HCLK_CLB_XM_INT_FOLD_X31Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 72 HCLK_CLB_XM_CLE_FOLD_X31Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 73 HCLK_CLB_XL_INT_FOLD_X32Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 74 HCLK_CLB_XL_CLE_FOLD_X32Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y55 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y55 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 77 DSP_HCLK_GCLK_FOLD_X33Y55 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 147 78 HCLK_CLB_XM_INT_FOLD_X34Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 79 HCLK_CLB_XM_CLE_FOLD_X34Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 80 HCLK_CLB_XL_INT_FOLD_X35Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 81 HCLK_CLB_XL_CLE_FOLD_X35Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y55 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y55 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 84 DSP_HCLK_GCLK_NOFOLD_X36Y55 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 147 85 HCLK_CLB_XM_INT_FOLD_X37Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 86 HCLK_CLB_XM_CLE_FOLD_X37Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 87 HCLK_CLB_XL_INT_FOLD_X38Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 88 HCLK_CLB_XL_CLE_FOLD_X38Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y55 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 147 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y55 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 147 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y55 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 147 92 HCLK_CLB_XM_INT_FOLD_X40Y55 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 147 93 HCLK_CLB_XM_CLE_FOLD_X40Y55 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 147 94 HCLK_CLB_XL_INT_FOLD_X41Y55 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 147 95 HCLK_CLB_XL_CLE_FOLD_X41Y55 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 147 96 HCLK_IOIR_INT_FOLD_X42Y55 HCLK_IOIR_INT_FOLD 0
	)
	(tile 147 97 HCLK_IOIR_BOT_UP_X42Y55 HCLK_IOIR_BOT_UP 0
	)
	(tile 147 98 MCB_HCLK_X42Y55 MCB_HCLK 0
	)
	(tile 147 99 HCLK_IOI_RTERM_X99Y61 HCLK_IOI_RTERM 0
	)
	(tile 147 100 HCLK_IOIR_EMP_X99Y61 HCLK_IOIR_EMP 0
	)
	(tile 148 0 LIOB_X0Y55 LIOB 2
		(primitive_site N7 IOBM bonded 8)
		(primitive_site N6 IOBS bonded 8)
	)
	(tile 148 1 IOI_LTERM_X1Y60 IOI_LTERM 0
	)
	(tile 148 2 LIOI_INT_X0Y55 LIOI_INT 1
		(primitive_site TIEOFF_X0Y110 TIEOFF internal 3)
	)
	(tile 148 3 LIOI_X0Y55 LIOI 7
		(primitive_site OLOGIC_X0Y52 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y52 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y52 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y53 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y53 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y53 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y110 TIEOFF internal 3)
	)
	(tile 148 4 MCB_CAP_INT_X0Y55 MCB_CAP_INT 0
	)
	(tile 148 5 INT_X1Y55 INT 1
		(primitive_site TIEOFF_X2Y110 TIEOFF internal 3)
	)
	(tile 148 6 CLEXL_X1Y55 CLEXL 2
		(primitive_site SLICE_X0Y53 SLICEL internal 45)
		(primitive_site SLICE_X1Y53 SLICEX internal 43)
	)
	(tile 148 7 INT_X2Y55 INT 1
		(primitive_site TIEOFF_X4Y110 TIEOFF internal 3)
	)
	(tile 148 8 CLEXM_X2Y55 CLEXM 2
		(primitive_site SLICE_X2Y53 SLICEM internal 50)
		(primitive_site SLICE_X3Y53 SLICEX internal 43)
	)
	(tile 148 9 INT_BRAM_X3Y55 INT_BRAM 1
		(primitive_site TIEOFF_X6Y110 TIEOFF internal 3)
	)
	(tile 148 10 INT_INTERFACE_X3Y55 INT_INTERFACE 0
	)
	(tile 148 11 NULL_X11Y60 NULL 0
	)
	(tile 148 12 INT_X4Y55 INT 1
		(primitive_site TIEOFF_X7Y110 TIEOFF internal 3)
	)
	(tile 148 13 CLEXL_X4Y55 CLEXL 2
		(primitive_site SLICE_X4Y53 SLICEL internal 45)
		(primitive_site SLICE_X5Y53 SLICEX internal 43)
	)
	(tile 148 14 INT_X5Y55 INT 1
		(primitive_site TIEOFF_X9Y110 TIEOFF internal 3)
	)
	(tile 148 15 CLEXM_X5Y55 CLEXM 2
		(primitive_site SLICE_X6Y53 SLICEM internal 50)
		(primitive_site SLICE_X7Y53 SLICEX internal 43)
	)
	(tile 148 16 INT_X6Y55 INT 1
		(primitive_site TIEOFF_X11Y110 TIEOFF internal 3)
	)
	(tile 148 17 CLEXL_X6Y55 CLEXL 2
		(primitive_site SLICE_X8Y53 SLICEL internal 45)
		(primitive_site SLICE_X9Y53 SLICEX internal 43)
	)
	(tile 148 18 INT_X7Y55 INT 1
		(primitive_site TIEOFF_X13Y110 TIEOFF internal 3)
	)
	(tile 148 19 CLEXM_X7Y55 CLEXM 2
		(primitive_site SLICE_X10Y53 SLICEM internal 50)
		(primitive_site SLICE_X11Y53 SLICEX internal 43)
	)
	(tile 148 20 INT_X8Y55 INT 1
		(primitive_site TIEOFF_X15Y110 TIEOFF internal 3)
	)
	(tile 148 21 INT_INTERFACE_X8Y55 INT_INTERFACE 0
	)
	(tile 148 22 NULL_X22Y60 NULL 0
	)
	(tile 148 23 INT_X9Y55 INT 1
		(primitive_site TIEOFF_X16Y110 TIEOFF internal 3)
	)
	(tile 148 24 CLEXL_X9Y55 CLEXL 2
		(primitive_site SLICE_X12Y53 SLICEL internal 45)
		(primitive_site SLICE_X13Y53 SLICEX internal 43)
	)
	(tile 148 25 INT_X10Y55 INT 1
		(primitive_site TIEOFF_X17Y110 TIEOFF internal 3)
	)
	(tile 148 26 CLEXM_X10Y55 CLEXM 2
		(primitive_site SLICE_X14Y53 SLICEM internal 50)
		(primitive_site SLICE_X15Y53 SLICEX internal 43)
	)
	(tile 148 27 INT_X11Y55 INT 1
		(primitive_site TIEOFF_X18Y110 TIEOFF internal 3)
	)
	(tile 148 28 CLEXL_X11Y55 CLEXL 2
		(primitive_site SLICE_X16Y53 SLICEL internal 45)
		(primitive_site SLICE_X17Y53 SLICEX internal 43)
	)
	(tile 148 29 INT_X12Y55 INT 1
		(primitive_site TIEOFF_X19Y110 TIEOFF internal 3)
	)
	(tile 148 30 CLEXM_X12Y55 CLEXM 2
		(primitive_site SLICE_X18Y53 SLICEM internal 50)
		(primitive_site SLICE_X19Y53 SLICEX internal 43)
	)
	(tile 148 31 INT_X13Y55 INT 1
		(primitive_site TIEOFF_X20Y110 TIEOFF internal 3)
	)
	(tile 148 32 CLEXL_X13Y55 CLEXL 2
		(primitive_site SLICE_X20Y53 SLICEL internal 45)
		(primitive_site SLICE_X21Y53 SLICEX internal 43)
	)
	(tile 148 33 INT_BRAM_X14Y55 INT_BRAM 1
		(primitive_site TIEOFF_X21Y110 TIEOFF internal 3)
	)
	(tile 148 34 INT_INTERFACE_X14Y55 INT_INTERFACE 0
	)
	(tile 148 35 NULL_X35Y60 NULL 0
	)
	(tile 148 36 INT_X15Y55 INT 1
		(primitive_site TIEOFF_X22Y110 TIEOFF internal 3)
	)
	(tile 148 37 CLEXM_X15Y55 CLEXM 2
		(primitive_site SLICE_X22Y53 SLICEM internal 50)
		(primitive_site SLICE_X23Y53 SLICEX internal 43)
	)
	(tile 148 38 INT_X16Y55 INT 1
		(primitive_site TIEOFF_X23Y110 TIEOFF internal 3)
	)
	(tile 148 39 CLEXL_X16Y55 CLEXL 2
		(primitive_site SLICE_X24Y53 SLICEL internal 45)
		(primitive_site SLICE_X25Y53 SLICEX internal 43)
	)
	(tile 148 40 INT_X17Y55 INT 1
		(primitive_site TIEOFF_X24Y110 TIEOFF internal 3)
	)
	(tile 148 41 CLEXM_X17Y55 CLEXM 2
		(primitive_site SLICE_X26Y53 SLICEM internal 50)
		(primitive_site SLICE_X27Y53 SLICEX internal 43)
	)
	(tile 148 42 INT_X18Y55 INT 1
		(primitive_site TIEOFF_X25Y110 TIEOFF internal 3)
	)
	(tile 148 43 CLEXL_X18Y55 CLEXL 2
		(primitive_site SLICE_X28Y53 SLICEL internal 45)
		(primitive_site SLICE_X29Y53 SLICEX internal 43)
	)
	(tile 148 44 INT_X19Y55 INT 1
		(primitive_site TIEOFF_X26Y110 TIEOFF internal 3)
	)
	(tile 148 45 CLEXM_X19Y55 CLEXM 2
		(primitive_site SLICE_X30Y53 SLICEM internal 50)
		(primitive_site SLICE_X31Y53 SLICEX internal 43)
	)
	(tile 148 46 INT_X20Y55 INT 1
		(primitive_site TIEOFF_X28Y110 TIEOFF internal 3)
	)
	(tile 148 47 INT_INTERFACE_CARRY_X20Y55 INT_INTERFACE_CARRY 0
	)
	(tile 148 48 NULL_X48Y60 NULL 0
	)
	(tile 148 49 REG_V_MEMB_BOT_X20Y55 REG_V_MEMB_BOT 0
	)
	(tile 148 50 INT_X21Y55 INT 1
		(primitive_site TIEOFF_X31Y110 TIEOFF internal 3)
	)
	(tile 148 51 CLEXM_X21Y55 CLEXM 2
		(primitive_site SLICE_X34Y53 SLICEM internal 50)
		(primitive_site SLICE_X35Y53 SLICEX internal 43)
	)
	(tile 148 52 INT_X22Y55 INT 1
		(primitive_site TIEOFF_X33Y110 TIEOFF internal 3)
	)
	(tile 148 53 CLEXL_X22Y55 CLEXL 2
		(primitive_site SLICE_X36Y53 SLICEL internal 45)
		(primitive_site SLICE_X37Y53 SLICEX internal 43)
	)
	(tile 148 54 INT_X23Y55 INT 1
		(primitive_site TIEOFF_X35Y110 TIEOFF internal 3)
	)
	(tile 148 55 CLEXM_X23Y55 CLEXM 2
		(primitive_site SLICE_X38Y53 SLICEM internal 50)
		(primitive_site SLICE_X39Y53 SLICEX internal 43)
	)
	(tile 148 56 INT_X24Y55 INT 1
		(primitive_site TIEOFF_X36Y110 TIEOFF internal 3)
	)
	(tile 148 57 CLEXL_X24Y55 CLEXL 2
		(primitive_site SLICE_X40Y53 SLICEL internal 45)
		(primitive_site SLICE_X41Y53 SLICEX internal 43)
	)
	(tile 148 58 INT_X25Y55 INT 1
		(primitive_site TIEOFF_X37Y110 TIEOFF internal 3)
	)
	(tile 148 59 CLEXM_X25Y55 CLEXM 2
		(primitive_site SLICE_X42Y53 SLICEM internal 50)
		(primitive_site SLICE_X43Y53 SLICEX internal 43)
	)
	(tile 148 60 INT_X26Y55 INT 1
		(primitive_site TIEOFF_X38Y110 TIEOFF internal 3)
	)
	(tile 148 61 CLEXL_X26Y55 CLEXL 2
		(primitive_site SLICE_X44Y53 SLICEL internal 45)
		(primitive_site SLICE_X45Y53 SLICEX internal 43)
	)
	(tile 148 62 INT_BRAM_X27Y55 INT_BRAM 1
		(primitive_site TIEOFF_X39Y110 TIEOFF internal 3)
	)
	(tile 148 63 INT_INTERFACE_X27Y55 INT_INTERFACE 0
	)
	(tile 148 64 NULL_X64Y60 NULL 0
	)
	(tile 148 65 INT_X28Y55 INT 1
		(primitive_site TIEOFF_X40Y110 TIEOFF internal 3)
	)
	(tile 148 66 CLEXL_X28Y55 CLEXL 2
		(primitive_site SLICE_X46Y53 SLICEL internal 45)
		(primitive_site SLICE_X47Y53 SLICEX internal 43)
	)
	(tile 148 67 INT_X29Y55 INT 1
		(primitive_site TIEOFF_X41Y110 TIEOFF internal 3)
	)
	(tile 148 68 CLEXM_X29Y55 CLEXM 2
		(primitive_site SLICE_X48Y53 SLICEM internal 50)
		(primitive_site SLICE_X49Y53 SLICEX internal 43)
	)
	(tile 148 69 INT_X30Y55 INT 1
		(primitive_site TIEOFF_X42Y110 TIEOFF internal 3)
	)
	(tile 148 70 CLEXL_X30Y55 CLEXL 2
		(primitive_site SLICE_X50Y53 SLICEL internal 45)
		(primitive_site SLICE_X51Y53 SLICEX internal 43)
	)
	(tile 148 71 INT_X31Y55 INT 1
		(primitive_site TIEOFF_X43Y110 TIEOFF internal 3)
	)
	(tile 148 72 CLEXM_X31Y55 CLEXM 2
		(primitive_site SLICE_X52Y53 SLICEM internal 50)
		(primitive_site SLICE_X53Y53 SLICEX internal 43)
	)
	(tile 148 73 INT_X32Y55 INT 1
		(primitive_site TIEOFF_X44Y110 TIEOFF internal 3)
	)
	(tile 148 74 CLEXL_X32Y55 CLEXL 2
		(primitive_site SLICE_X54Y53 SLICEL internal 45)
		(primitive_site SLICE_X55Y53 SLICEX internal 43)
	)
	(tile 148 75 INT_X33Y55 INT 1
		(primitive_site TIEOFF_X45Y110 TIEOFF internal 3)
	)
	(tile 148 76 INT_INTERFACE_X33Y55 INT_INTERFACE 0
	)
	(tile 148 77 NULL_X77Y60 NULL 0
	)
	(tile 148 78 INT_X34Y55 INT 1
		(primitive_site TIEOFF_X46Y110 TIEOFF internal 3)
	)
	(tile 148 79 CLEXM_X34Y55 CLEXM 2
		(primitive_site SLICE_X56Y53 SLICEM internal 50)
		(primitive_site SLICE_X57Y53 SLICEX internal 43)
	)
	(tile 148 80 INT_X35Y55 INT 1
		(primitive_site TIEOFF_X48Y110 TIEOFF internal 3)
	)
	(tile 148 81 CLEXL_X35Y55 CLEXL 2
		(primitive_site SLICE_X58Y53 SLICEL internal 45)
		(primitive_site SLICE_X59Y53 SLICEX internal 43)
	)
	(tile 148 82 INT_X36Y55 INT 1
		(primitive_site TIEOFF_X50Y110 TIEOFF internal 3)
	)
	(tile 148 83 INT_INTERFACE_X36Y55 INT_INTERFACE 0
	)
	(tile 148 84 NULL_X84Y60 NULL 0
	)
	(tile 148 85 INT_X37Y55 INT 1
		(primitive_site TIEOFF_X51Y110 TIEOFF internal 3)
	)
	(tile 148 86 CLEXM_X37Y55 CLEXM 2
		(primitive_site SLICE_X60Y53 SLICEM internal 50)
		(primitive_site SLICE_X61Y53 SLICEX internal 43)
	)
	(tile 148 87 INT_X38Y55 INT 1
		(primitive_site TIEOFF_X53Y110 TIEOFF internal 3)
	)
	(tile 148 88 CLEXL_X38Y55 CLEXL 2
		(primitive_site SLICE_X62Y53 SLICEL internal 45)
		(primitive_site SLICE_X63Y53 SLICEX internal 43)
	)
	(tile 148 89 INT_BRAM_X39Y55 INT_BRAM 1
		(primitive_site TIEOFF_X55Y110 TIEOFF internal 3)
	)
	(tile 148 90 INT_INTERFACE_X39Y55 INT_INTERFACE 0
	)
	(tile 148 91 NULL_X91Y60 NULL 0
	)
	(tile 148 92 INT_X40Y55 INT 1
		(primitive_site TIEOFF_X56Y110 TIEOFF internal 3)
	)
	(tile 148 93 CLEXM_X40Y55 CLEXM 2
		(primitive_site SLICE_X64Y53 SLICEM internal 50)
		(primitive_site SLICE_X65Y53 SLICEX internal 43)
	)
	(tile 148 94 INT_X41Y55 INT 1
		(primitive_site TIEOFF_X58Y110 TIEOFF internal 3)
	)
	(tile 148 95 CLEXL_X41Y55 CLEXL 2
		(primitive_site SLICE_X66Y53 SLICEL internal 45)
		(primitive_site SLICE_X67Y53 SLICEX internal 43)
	)
	(tile 148 96 IOI_INT_X42Y55 IOI_INT 1
		(primitive_site TIEOFF_X60Y110 TIEOFF internal 3)
	)
	(tile 148 97 RIOI_X42Y55 RIOI 7
		(primitive_site OLOGIC_X17Y52 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y52 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y52 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y53 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y53 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y53 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y110 TIEOFF internal 3)
	)
	(tile 148 98 MCB_CAP_INT_X42Y55 MCB_CAP_INT 0
	)
	(tile 148 99 IOI_RTERM_X99Y60 IOI_RTERM 0
	)
	(tile 148 100 RIOB_X42Y55 RIOB 2
		(primitive_site N16 IOBS bonded 8)
		(primitive_site N15 IOBM bonded 8)
	)
	(tile 149 0 EMP_LIOB_X0Y59 EMP_LIOB 0
	)
	(tile 149 1 IOI_LTERM_X1Y59 IOI_LTERM 0
	)
	(tile 149 2 INT_X0Y54 INT 1
		(primitive_site TIEOFF_X0Y108 TIEOFF internal 3)
	)
	(tile 149 3 INT_INTERFACE_X0Y54 INT_INTERFACE 0
	)
	(tile 149 4 MCB_CAP_INT_X0Y54 MCB_CAP_INT 0
	)
	(tile 149 5 INT_X1Y54 INT 1
		(primitive_site TIEOFF_X2Y108 TIEOFF internal 3)
	)
	(tile 149 6 CLEXL_X1Y54 CLEXL 2
		(primitive_site SLICE_X0Y52 SLICEL internal 45)
		(primitive_site SLICE_X1Y52 SLICEX internal 43)
	)
	(tile 149 7 INT_X2Y54 INT 1
		(primitive_site TIEOFF_X4Y108 TIEOFF internal 3)
	)
	(tile 149 8 CLEXM_X2Y54 CLEXM 2
		(primitive_site SLICE_X2Y52 SLICEM internal 50)
		(primitive_site SLICE_X3Y52 SLICEX internal 43)
	)
	(tile 149 9 INT_BRAM_X3Y54 INT_BRAM 1
		(primitive_site TIEOFF_X6Y108 TIEOFF internal 3)
	)
	(tile 149 10 INT_INTERFACE_X3Y54 INT_INTERFACE 0
	)
	(tile 149 11 NULL_X11Y59 NULL 0
	)
	(tile 149 12 INT_X4Y54 INT 1
		(primitive_site TIEOFF_X7Y108 TIEOFF internal 3)
	)
	(tile 149 13 CLEXL_X4Y54 CLEXL 2
		(primitive_site SLICE_X4Y52 SLICEL internal 45)
		(primitive_site SLICE_X5Y52 SLICEX internal 43)
	)
	(tile 149 14 INT_X5Y54 INT 1
		(primitive_site TIEOFF_X9Y108 TIEOFF internal 3)
	)
	(tile 149 15 CLEXM_X5Y54 CLEXM 2
		(primitive_site SLICE_X6Y52 SLICEM internal 50)
		(primitive_site SLICE_X7Y52 SLICEX internal 43)
	)
	(tile 149 16 INT_X6Y54 INT 1
		(primitive_site TIEOFF_X11Y108 TIEOFF internal 3)
	)
	(tile 149 17 CLEXL_X6Y54 CLEXL 2
		(primitive_site SLICE_X8Y52 SLICEL internal 45)
		(primitive_site SLICE_X9Y52 SLICEX internal 43)
	)
	(tile 149 18 INT_X7Y54 INT 1
		(primitive_site TIEOFF_X13Y108 TIEOFF internal 3)
	)
	(tile 149 19 CLEXM_X7Y54 CLEXM 2
		(primitive_site SLICE_X10Y52 SLICEM internal 50)
		(primitive_site SLICE_X11Y52 SLICEX internal 43)
	)
	(tile 149 20 INT_X8Y54 INT 1
		(primitive_site TIEOFF_X15Y108 TIEOFF internal 3)
	)
	(tile 149 21 INT_INTERFACE_X8Y54 INT_INTERFACE 0
	)
	(tile 149 22 NULL_X22Y59 NULL 0
	)
	(tile 149 23 INT_X9Y54 INT 1
		(primitive_site TIEOFF_X16Y108 TIEOFF internal 3)
	)
	(tile 149 24 CLEXL_X9Y54 CLEXL 2
		(primitive_site SLICE_X12Y52 SLICEL internal 45)
		(primitive_site SLICE_X13Y52 SLICEX internal 43)
	)
	(tile 149 25 INT_X10Y54 INT 1
		(primitive_site TIEOFF_X17Y108 TIEOFF internal 3)
	)
	(tile 149 26 CLEXM_X10Y54 CLEXM 2
		(primitive_site SLICE_X14Y52 SLICEM internal 50)
		(primitive_site SLICE_X15Y52 SLICEX internal 43)
	)
	(tile 149 27 INT_X11Y54 INT 1
		(primitive_site TIEOFF_X18Y108 TIEOFF internal 3)
	)
	(tile 149 28 CLEXL_X11Y54 CLEXL 2
		(primitive_site SLICE_X16Y52 SLICEL internal 45)
		(primitive_site SLICE_X17Y52 SLICEX internal 43)
	)
	(tile 149 29 INT_X12Y54 INT 1
		(primitive_site TIEOFF_X19Y108 TIEOFF internal 3)
	)
	(tile 149 30 CLEXM_X12Y54 CLEXM 2
		(primitive_site SLICE_X18Y52 SLICEM internal 50)
		(primitive_site SLICE_X19Y52 SLICEX internal 43)
	)
	(tile 149 31 INT_X13Y54 INT 1
		(primitive_site TIEOFF_X20Y108 TIEOFF internal 3)
	)
	(tile 149 32 CLEXL_X13Y54 CLEXL 2
		(primitive_site SLICE_X20Y52 SLICEL internal 45)
		(primitive_site SLICE_X21Y52 SLICEX internal 43)
	)
	(tile 149 33 INT_BRAM_X14Y54 INT_BRAM 1
		(primitive_site TIEOFF_X21Y108 TIEOFF internal 3)
	)
	(tile 149 34 INT_INTERFACE_X14Y54 INT_INTERFACE 0
	)
	(tile 149 35 NULL_X35Y59 NULL 0
	)
	(tile 149 36 INT_X15Y54 INT 1
		(primitive_site TIEOFF_X22Y108 TIEOFF internal 3)
	)
	(tile 149 37 CLEXM_X15Y54 CLEXM 2
		(primitive_site SLICE_X22Y52 SLICEM internal 50)
		(primitive_site SLICE_X23Y52 SLICEX internal 43)
	)
	(tile 149 38 INT_X16Y54 INT 1
		(primitive_site TIEOFF_X23Y108 TIEOFF internal 3)
	)
	(tile 149 39 CLEXL_X16Y54 CLEXL 2
		(primitive_site SLICE_X24Y52 SLICEL internal 45)
		(primitive_site SLICE_X25Y52 SLICEX internal 43)
	)
	(tile 149 40 INT_X17Y54 INT 1
		(primitive_site TIEOFF_X24Y108 TIEOFF internal 3)
	)
	(tile 149 41 CLEXM_X17Y54 CLEXM 2
		(primitive_site SLICE_X26Y52 SLICEM internal 50)
		(primitive_site SLICE_X27Y52 SLICEX internal 43)
	)
	(tile 149 42 INT_X18Y54 INT 1
		(primitive_site TIEOFF_X25Y108 TIEOFF internal 3)
	)
	(tile 149 43 CLEXL_X18Y54 CLEXL 2
		(primitive_site SLICE_X28Y52 SLICEL internal 45)
		(primitive_site SLICE_X29Y52 SLICEX internal 43)
	)
	(tile 149 44 INT_X19Y54 INT 1
		(primitive_site TIEOFF_X26Y108 TIEOFF internal 3)
	)
	(tile 149 45 CLEXM_X19Y54 CLEXM 2
		(primitive_site SLICE_X30Y52 SLICEM internal 50)
		(primitive_site SLICE_X31Y52 SLICEX internal 43)
	)
	(tile 149 46 INT_X20Y54 INT 1
		(primitive_site TIEOFF_X28Y108 TIEOFF internal 3)
	)
	(tile 149 47 CLEXL_X20Y54 CLEXL 2
		(primitive_site SLICE_X32Y52 SLICEL internal 45)
		(primitive_site SLICE_X33Y52 SLICEX internal 43)
	)
	(tile 149 48 NULL_X48Y59 NULL 0
	)
	(tile 149 49 REG_V_X20Y54 REG_V 0
	)
	(tile 149 50 INT_X21Y54 INT 1
		(primitive_site TIEOFF_X31Y108 TIEOFF internal 3)
	)
	(tile 149 51 CLEXM_X21Y54 CLEXM 2
		(primitive_site SLICE_X34Y52 SLICEM internal 50)
		(primitive_site SLICE_X35Y52 SLICEX internal 43)
	)
	(tile 149 52 INT_X22Y54 INT 1
		(primitive_site TIEOFF_X33Y108 TIEOFF internal 3)
	)
	(tile 149 53 CLEXL_X22Y54 CLEXL 2
		(primitive_site SLICE_X36Y52 SLICEL internal 45)
		(primitive_site SLICE_X37Y52 SLICEX internal 43)
	)
	(tile 149 54 INT_X23Y54 INT 1
		(primitive_site TIEOFF_X35Y108 TIEOFF internal 3)
	)
	(tile 149 55 CLEXM_X23Y54 CLEXM 2
		(primitive_site SLICE_X38Y52 SLICEM internal 50)
		(primitive_site SLICE_X39Y52 SLICEX internal 43)
	)
	(tile 149 56 INT_X24Y54 INT 1
		(primitive_site TIEOFF_X36Y108 TIEOFF internal 3)
	)
	(tile 149 57 CLEXL_X24Y54 CLEXL 2
		(primitive_site SLICE_X40Y52 SLICEL internal 45)
		(primitive_site SLICE_X41Y52 SLICEX internal 43)
	)
	(tile 149 58 INT_X25Y54 INT 1
		(primitive_site TIEOFF_X37Y108 TIEOFF internal 3)
	)
	(tile 149 59 CLEXM_X25Y54 CLEXM 2
		(primitive_site SLICE_X42Y52 SLICEM internal 50)
		(primitive_site SLICE_X43Y52 SLICEX internal 43)
	)
	(tile 149 60 INT_X26Y54 INT 1
		(primitive_site TIEOFF_X38Y108 TIEOFF internal 3)
	)
	(tile 149 61 CLEXL_X26Y54 CLEXL 2
		(primitive_site SLICE_X44Y52 SLICEL internal 45)
		(primitive_site SLICE_X45Y52 SLICEX internal 43)
	)
	(tile 149 62 INT_BRAM_X27Y54 INT_BRAM 1
		(primitive_site TIEOFF_X39Y108 TIEOFF internal 3)
	)
	(tile 149 63 INT_INTERFACE_X27Y54 INT_INTERFACE 0
	)
	(tile 149 64 NULL_X64Y59 NULL 0
	)
	(tile 149 65 INT_X28Y54 INT 1
		(primitive_site TIEOFF_X40Y108 TIEOFF internal 3)
	)
	(tile 149 66 CLEXL_X28Y54 CLEXL 2
		(primitive_site SLICE_X46Y52 SLICEL internal 45)
		(primitive_site SLICE_X47Y52 SLICEX internal 43)
	)
	(tile 149 67 INT_X29Y54 INT 1
		(primitive_site TIEOFF_X41Y108 TIEOFF internal 3)
	)
	(tile 149 68 CLEXM_X29Y54 CLEXM 2
		(primitive_site SLICE_X48Y52 SLICEM internal 50)
		(primitive_site SLICE_X49Y52 SLICEX internal 43)
	)
	(tile 149 69 INT_X30Y54 INT 1
		(primitive_site TIEOFF_X42Y108 TIEOFF internal 3)
	)
	(tile 149 70 CLEXL_X30Y54 CLEXL 2
		(primitive_site SLICE_X50Y52 SLICEL internal 45)
		(primitive_site SLICE_X51Y52 SLICEX internal 43)
	)
	(tile 149 71 INT_X31Y54 INT 1
		(primitive_site TIEOFF_X43Y108 TIEOFF internal 3)
	)
	(tile 149 72 CLEXM_X31Y54 CLEXM 2
		(primitive_site SLICE_X52Y52 SLICEM internal 50)
		(primitive_site SLICE_X53Y52 SLICEX internal 43)
	)
	(tile 149 73 INT_X32Y54 INT 1
		(primitive_site TIEOFF_X44Y108 TIEOFF internal 3)
	)
	(tile 149 74 CLEXL_X32Y54 CLEXL 2
		(primitive_site SLICE_X54Y52 SLICEL internal 45)
		(primitive_site SLICE_X55Y52 SLICEX internal 43)
	)
	(tile 149 75 INT_X33Y54 INT 1
		(primitive_site TIEOFF_X45Y108 TIEOFF internal 3)
	)
	(tile 149 76 INT_INTERFACE_X33Y54 INT_INTERFACE 0
	)
	(tile 149 77 NULL_X77Y59 NULL 0
	)
	(tile 149 78 INT_X34Y54 INT 1
		(primitive_site TIEOFF_X46Y108 TIEOFF internal 3)
	)
	(tile 149 79 CLEXM_X34Y54 CLEXM 2
		(primitive_site SLICE_X56Y52 SLICEM internal 50)
		(primitive_site SLICE_X57Y52 SLICEX internal 43)
	)
	(tile 149 80 INT_X35Y54 INT 1
		(primitive_site TIEOFF_X48Y108 TIEOFF internal 3)
	)
	(tile 149 81 CLEXL_X35Y54 CLEXL 2
		(primitive_site SLICE_X58Y52 SLICEL internal 45)
		(primitive_site SLICE_X59Y52 SLICEX internal 43)
	)
	(tile 149 82 INT_X36Y54 INT 1
		(primitive_site TIEOFF_X50Y108 TIEOFF internal 3)
	)
	(tile 149 83 INT_INTERFACE_X36Y54 INT_INTERFACE 0
	)
	(tile 149 84 NULL_X84Y59 NULL 0
	)
	(tile 149 85 INT_X37Y54 INT 1
		(primitive_site TIEOFF_X51Y108 TIEOFF internal 3)
	)
	(tile 149 86 CLEXM_X37Y54 CLEXM 2
		(primitive_site SLICE_X60Y52 SLICEM internal 50)
		(primitive_site SLICE_X61Y52 SLICEX internal 43)
	)
	(tile 149 87 INT_X38Y54 INT 1
		(primitive_site TIEOFF_X53Y108 TIEOFF internal 3)
	)
	(tile 149 88 CLEXL_X38Y54 CLEXL 2
		(primitive_site SLICE_X62Y52 SLICEL internal 45)
		(primitive_site SLICE_X63Y52 SLICEX internal 43)
	)
	(tile 149 89 INT_BRAM_X39Y54 INT_BRAM 1
		(primitive_site TIEOFF_X55Y108 TIEOFF internal 3)
	)
	(tile 149 90 INT_INTERFACE_X39Y54 INT_INTERFACE 0
	)
	(tile 149 91 NULL_X91Y59 NULL 0
	)
	(tile 149 92 INT_X40Y54 INT 1
		(primitive_site TIEOFF_X56Y108 TIEOFF internal 3)
	)
	(tile 149 93 CLEXM_X40Y54 CLEXM 2
		(primitive_site SLICE_X64Y52 SLICEM internal 50)
		(primitive_site SLICE_X65Y52 SLICEX internal 43)
	)
	(tile 149 94 INT_X41Y54 INT 1
		(primitive_site TIEOFF_X58Y108 TIEOFF internal 3)
	)
	(tile 149 95 CLEXL_X41Y54 CLEXL 2
		(primitive_site SLICE_X66Y52 SLICEL internal 45)
		(primitive_site SLICE_X67Y52 SLICEX internal 43)
	)
	(tile 149 96 INT_X42Y54 INT 1
		(primitive_site TIEOFF_X60Y108 TIEOFF internal 3)
	)
	(tile 149 97 INT_INTERFACE_X42Y54 INT_INTERFACE 0
	)
	(tile 149 98 MCB_CAP_INT_X42Y54 MCB_CAP_INT 0
	)
	(tile 149 99 IOI_RTERM_X99Y59 IOI_RTERM 0
	)
	(tile 149 100 EMP_RIOB_X42Y54 EMP_RIOB 0
	)
	(tile 150 0 LIOB_X0Y53 LIOB 2
		(primitive_site P8 IOBM bonded 8)
		(primitive_site P7 IOBS bonded 8)
	)
	(tile 150 1 IOI_LTERM_X1Y58 IOI_LTERM 0
	)
	(tile 150 2 LIOI_INT_X0Y53 LIOI_INT 1
		(primitive_site TIEOFF_X0Y106 TIEOFF internal 3)
	)
	(tile 150 3 LIOI_X0Y53 LIOI 7
		(primitive_site OLOGIC_X0Y50 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y50 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y50 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y51 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y51 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y51 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y106 TIEOFF internal 3)
	)
	(tile 150 4 MCB_CAP_INT_X0Y53 MCB_CAP_INT 0
	)
	(tile 150 5 INT_X1Y53 INT 1
		(primitive_site TIEOFF_X2Y106 TIEOFF internal 3)
	)
	(tile 150 6 CLEXL_X1Y53 CLEXL 2
		(primitive_site SLICE_X0Y51 SLICEL internal 45)
		(primitive_site SLICE_X1Y51 SLICEX internal 43)
	)
	(tile 150 7 INT_X2Y53 INT 1
		(primitive_site TIEOFF_X4Y106 TIEOFF internal 3)
	)
	(tile 150 8 CLEXM_X2Y53 CLEXM 2
		(primitive_site SLICE_X2Y51 SLICEM internal 50)
		(primitive_site SLICE_X3Y51 SLICEX internal 43)
	)
	(tile 150 9 INT_BRAM_X3Y53 INT_BRAM 1
		(primitive_site TIEOFF_X6Y106 TIEOFF internal 3)
	)
	(tile 150 10 INT_INTERFACE_X3Y53 INT_INTERFACE 0
	)
	(tile 150 11 NULL_X11Y58 NULL 0
	)
	(tile 150 12 INT_X4Y53 INT 1
		(primitive_site TIEOFF_X7Y106 TIEOFF internal 3)
	)
	(tile 150 13 CLEXL_X4Y53 CLEXL 2
		(primitive_site SLICE_X4Y51 SLICEL internal 45)
		(primitive_site SLICE_X5Y51 SLICEX internal 43)
	)
	(tile 150 14 INT_X5Y53 INT 1
		(primitive_site TIEOFF_X9Y106 TIEOFF internal 3)
	)
	(tile 150 15 CLEXM_X5Y53 CLEXM 2
		(primitive_site SLICE_X6Y51 SLICEM internal 50)
		(primitive_site SLICE_X7Y51 SLICEX internal 43)
	)
	(tile 150 16 INT_X6Y53 INT 1
		(primitive_site TIEOFF_X11Y106 TIEOFF internal 3)
	)
	(tile 150 17 CLEXL_X6Y53 CLEXL 2
		(primitive_site SLICE_X8Y51 SLICEL internal 45)
		(primitive_site SLICE_X9Y51 SLICEX internal 43)
	)
	(tile 150 18 INT_X7Y53 INT 1
		(primitive_site TIEOFF_X13Y106 TIEOFF internal 3)
	)
	(tile 150 19 CLEXM_X7Y53 CLEXM 2
		(primitive_site SLICE_X10Y51 SLICEM internal 50)
		(primitive_site SLICE_X11Y51 SLICEX internal 43)
	)
	(tile 150 20 INT_X8Y53 INT 1
		(primitive_site TIEOFF_X15Y106 TIEOFF internal 3)
	)
	(tile 150 21 INT_INTERFACE_X8Y53 INT_INTERFACE 0
	)
	(tile 150 22 NULL_X22Y58 NULL 0
	)
	(tile 150 23 INT_X9Y53 INT 1
		(primitive_site TIEOFF_X16Y106 TIEOFF internal 3)
	)
	(tile 150 24 CLEXL_X9Y53 CLEXL 2
		(primitive_site SLICE_X12Y51 SLICEL internal 45)
		(primitive_site SLICE_X13Y51 SLICEX internal 43)
	)
	(tile 150 25 INT_X10Y53 INT 1
		(primitive_site TIEOFF_X17Y106 TIEOFF internal 3)
	)
	(tile 150 26 CLEXM_X10Y53 CLEXM 2
		(primitive_site SLICE_X14Y51 SLICEM internal 50)
		(primitive_site SLICE_X15Y51 SLICEX internal 43)
	)
	(tile 150 27 INT_X11Y53 INT 1
		(primitive_site TIEOFF_X18Y106 TIEOFF internal 3)
	)
	(tile 150 28 CLEXL_X11Y53 CLEXL 2
		(primitive_site SLICE_X16Y51 SLICEL internal 45)
		(primitive_site SLICE_X17Y51 SLICEX internal 43)
	)
	(tile 150 29 INT_X12Y53 INT 1
		(primitive_site TIEOFF_X19Y106 TIEOFF internal 3)
	)
	(tile 150 30 CLEXM_X12Y53 CLEXM 2
		(primitive_site SLICE_X18Y51 SLICEM internal 50)
		(primitive_site SLICE_X19Y51 SLICEX internal 43)
	)
	(tile 150 31 INT_X13Y53 INT 1
		(primitive_site TIEOFF_X20Y106 TIEOFF internal 3)
	)
	(tile 150 32 CLEXL_X13Y53 CLEXL 2
		(primitive_site SLICE_X20Y51 SLICEL internal 45)
		(primitive_site SLICE_X21Y51 SLICEX internal 43)
	)
	(tile 150 33 INT_BRAM_X14Y53 INT_BRAM 1
		(primitive_site TIEOFF_X21Y106 TIEOFF internal 3)
	)
	(tile 150 34 INT_INTERFACE_X14Y53 INT_INTERFACE 0
	)
	(tile 150 35 NULL_X35Y58 NULL 0
	)
	(tile 150 36 INT_X15Y53 INT 1
		(primitive_site TIEOFF_X22Y106 TIEOFF internal 3)
	)
	(tile 150 37 CLEXM_X15Y53 CLEXM 2
		(primitive_site SLICE_X22Y51 SLICEM internal 50)
		(primitive_site SLICE_X23Y51 SLICEX internal 43)
	)
	(tile 150 38 INT_X16Y53 INT 1
		(primitive_site TIEOFF_X23Y106 TIEOFF internal 3)
	)
	(tile 150 39 CLEXL_X16Y53 CLEXL 2
		(primitive_site SLICE_X24Y51 SLICEL internal 45)
		(primitive_site SLICE_X25Y51 SLICEX internal 43)
	)
	(tile 150 40 INT_X17Y53 INT 1
		(primitive_site TIEOFF_X24Y106 TIEOFF internal 3)
	)
	(tile 150 41 CLEXM_X17Y53 CLEXM 2
		(primitive_site SLICE_X26Y51 SLICEM internal 50)
		(primitive_site SLICE_X27Y51 SLICEX internal 43)
	)
	(tile 150 42 INT_X18Y53 INT 1
		(primitive_site TIEOFF_X25Y106 TIEOFF internal 3)
	)
	(tile 150 43 CLEXL_X18Y53 CLEXL 2
		(primitive_site SLICE_X28Y51 SLICEL internal 45)
		(primitive_site SLICE_X29Y51 SLICEX internal 43)
	)
	(tile 150 44 INT_X19Y53 INT 1
		(primitive_site TIEOFF_X26Y106 TIEOFF internal 3)
	)
	(tile 150 45 CLEXM_X19Y53 CLEXM 2
		(primitive_site SLICE_X30Y51 SLICEM internal 50)
		(primitive_site SLICE_X31Y51 SLICEX internal 43)
	)
	(tile 150 46 INT_X20Y53 INT 1
		(primitive_site TIEOFF_X28Y106 TIEOFF internal 3)
	)
	(tile 150 47 CLEXL_X20Y53 CLEXL 2
		(primitive_site SLICE_X32Y51 SLICEL internal 45)
		(primitive_site SLICE_X33Y51 SLICEX internal 43)
	)
	(tile 150 48 NULL_X48Y58 NULL 0
	)
	(tile 150 49 REG_V_X20Y53 REG_V 0
	)
	(tile 150 50 INT_X21Y53 INT 1
		(primitive_site TIEOFF_X31Y106 TIEOFF internal 3)
	)
	(tile 150 51 CLEXM_X21Y53 CLEXM 2
		(primitive_site SLICE_X34Y51 SLICEM internal 50)
		(primitive_site SLICE_X35Y51 SLICEX internal 43)
	)
	(tile 150 52 INT_X22Y53 INT 1
		(primitive_site TIEOFF_X33Y106 TIEOFF internal 3)
	)
	(tile 150 53 CLEXL_X22Y53 CLEXL 2
		(primitive_site SLICE_X36Y51 SLICEL internal 45)
		(primitive_site SLICE_X37Y51 SLICEX internal 43)
	)
	(tile 150 54 INT_X23Y53 INT 1
		(primitive_site TIEOFF_X35Y106 TIEOFF internal 3)
	)
	(tile 150 55 CLEXM_X23Y53 CLEXM 2
		(primitive_site SLICE_X38Y51 SLICEM internal 50)
		(primitive_site SLICE_X39Y51 SLICEX internal 43)
	)
	(tile 150 56 INT_X24Y53 INT 1
		(primitive_site TIEOFF_X36Y106 TIEOFF internal 3)
	)
	(tile 150 57 CLEXL_X24Y53 CLEXL 2
		(primitive_site SLICE_X40Y51 SLICEL internal 45)
		(primitive_site SLICE_X41Y51 SLICEX internal 43)
	)
	(tile 150 58 INT_X25Y53 INT 1
		(primitive_site TIEOFF_X37Y106 TIEOFF internal 3)
	)
	(tile 150 59 CLEXM_X25Y53 CLEXM 2
		(primitive_site SLICE_X42Y51 SLICEM internal 50)
		(primitive_site SLICE_X43Y51 SLICEX internal 43)
	)
	(tile 150 60 INT_X26Y53 INT 1
		(primitive_site TIEOFF_X38Y106 TIEOFF internal 3)
	)
	(tile 150 61 CLEXL_X26Y53 CLEXL 2
		(primitive_site SLICE_X44Y51 SLICEL internal 45)
		(primitive_site SLICE_X45Y51 SLICEX internal 43)
	)
	(tile 150 62 INT_BRAM_X27Y53 INT_BRAM 1
		(primitive_site TIEOFF_X39Y106 TIEOFF internal 3)
	)
	(tile 150 63 INT_INTERFACE_X27Y53 INT_INTERFACE 0
	)
	(tile 150 64 NULL_X64Y58 NULL 0
	)
	(tile 150 65 INT_X28Y53 INT 1
		(primitive_site TIEOFF_X40Y106 TIEOFF internal 3)
	)
	(tile 150 66 CLEXL_X28Y53 CLEXL 2
		(primitive_site SLICE_X46Y51 SLICEL internal 45)
		(primitive_site SLICE_X47Y51 SLICEX internal 43)
	)
	(tile 150 67 INT_X29Y53 INT 1
		(primitive_site TIEOFF_X41Y106 TIEOFF internal 3)
	)
	(tile 150 68 CLEXM_X29Y53 CLEXM 2
		(primitive_site SLICE_X48Y51 SLICEM internal 50)
		(primitive_site SLICE_X49Y51 SLICEX internal 43)
	)
	(tile 150 69 INT_X30Y53 INT 1
		(primitive_site TIEOFF_X42Y106 TIEOFF internal 3)
	)
	(tile 150 70 CLEXL_X30Y53 CLEXL 2
		(primitive_site SLICE_X50Y51 SLICEL internal 45)
		(primitive_site SLICE_X51Y51 SLICEX internal 43)
	)
	(tile 150 71 INT_X31Y53 INT 1
		(primitive_site TIEOFF_X43Y106 TIEOFF internal 3)
	)
	(tile 150 72 CLEXM_X31Y53 CLEXM 2
		(primitive_site SLICE_X52Y51 SLICEM internal 50)
		(primitive_site SLICE_X53Y51 SLICEX internal 43)
	)
	(tile 150 73 INT_X32Y53 INT 1
		(primitive_site TIEOFF_X44Y106 TIEOFF internal 3)
	)
	(tile 150 74 CLEXL_X32Y53 CLEXL 2
		(primitive_site SLICE_X54Y51 SLICEL internal 45)
		(primitive_site SLICE_X55Y51 SLICEX internal 43)
	)
	(tile 150 75 INT_X33Y53 INT 1
		(primitive_site TIEOFF_X45Y106 TIEOFF internal 3)
	)
	(tile 150 76 INT_INTERFACE_X33Y53 INT_INTERFACE 0
	)
	(tile 150 77 NULL_X77Y58 NULL 0
	)
	(tile 150 78 INT_X34Y53 INT 1
		(primitive_site TIEOFF_X46Y106 TIEOFF internal 3)
	)
	(tile 150 79 CLEXM_X34Y53 CLEXM 2
		(primitive_site SLICE_X56Y51 SLICEM internal 50)
		(primitive_site SLICE_X57Y51 SLICEX internal 43)
	)
	(tile 150 80 INT_X35Y53 INT 1
		(primitive_site TIEOFF_X48Y106 TIEOFF internal 3)
	)
	(tile 150 81 CLEXL_X35Y53 CLEXL 2
		(primitive_site SLICE_X58Y51 SLICEL internal 45)
		(primitive_site SLICE_X59Y51 SLICEX internal 43)
	)
	(tile 150 82 INT_X36Y53 INT 1
		(primitive_site TIEOFF_X50Y106 TIEOFF internal 3)
	)
	(tile 150 83 INT_INTERFACE_X36Y53 INT_INTERFACE 0
	)
	(tile 150 84 NULL_X84Y58 NULL 0
	)
	(tile 150 85 INT_X37Y53 INT 1
		(primitive_site TIEOFF_X51Y106 TIEOFF internal 3)
	)
	(tile 150 86 CLEXM_X37Y53 CLEXM 2
		(primitive_site SLICE_X60Y51 SLICEM internal 50)
		(primitive_site SLICE_X61Y51 SLICEX internal 43)
	)
	(tile 150 87 INT_X38Y53 INT 1
		(primitive_site TIEOFF_X53Y106 TIEOFF internal 3)
	)
	(tile 150 88 CLEXL_X38Y53 CLEXL 2
		(primitive_site SLICE_X62Y51 SLICEL internal 45)
		(primitive_site SLICE_X63Y51 SLICEX internal 43)
	)
	(tile 150 89 INT_BRAM_X39Y53 INT_BRAM 1
		(primitive_site TIEOFF_X55Y106 TIEOFF internal 3)
	)
	(tile 150 90 INT_INTERFACE_X39Y53 INT_INTERFACE 0
	)
	(tile 150 91 NULL_X91Y58 NULL 0
	)
	(tile 150 92 INT_X40Y53 INT 1
		(primitive_site TIEOFF_X56Y106 TIEOFF internal 3)
	)
	(tile 150 93 CLEXM_X40Y53 CLEXM 2
		(primitive_site SLICE_X64Y51 SLICEM internal 50)
		(primitive_site SLICE_X65Y51 SLICEX internal 43)
	)
	(tile 150 94 INT_X41Y53 INT 1
		(primitive_site TIEOFF_X58Y106 TIEOFF internal 3)
	)
	(tile 150 95 CLEXL_X41Y53 CLEXL 2
		(primitive_site SLICE_X66Y51 SLICEL internal 45)
		(primitive_site SLICE_X67Y51 SLICEX internal 43)
	)
	(tile 150 96 IOI_INT_X42Y53 IOI_INT 1
		(primitive_site TIEOFF_X60Y106 TIEOFF internal 3)
	)
	(tile 150 97 RIOI_X42Y53 RIOI 7
		(primitive_site OLOGIC_X17Y50 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y50 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y50 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y51 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y51 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y51 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y106 TIEOFF internal 3)
	)
	(tile 150 98 MCB_CAP_INT_X42Y53 MCB_CAP_INT 0
	)
	(tile 150 99 IOI_RTERM_X99Y58 IOI_RTERM 0
	)
	(tile 150 100 RIOB_X42Y53 RIOB 2
		(primitive_site AB21 IOBS bonded 8)
		(primitive_site AA20 IOBM bonded 8)
	)
	(tile 151 0 EMP_LIOB_X0Y57 EMP_LIOB 0
	)
	(tile 151 1 IOI_LTERM_X1Y57 IOI_LTERM 0
	)
	(tile 151 2 INT_X0Y52 INT 1
		(primitive_site TIEOFF_X0Y104 TIEOFF internal 3)
	)
	(tile 151 3 INT_INTERFACE_X0Y52 INT_INTERFACE 0
	)
	(tile 151 4 MCB_CAP_INT_X0Y52 MCB_CAP_INT 0
	)
	(tile 151 5 INT_X1Y52 INT 1
		(primitive_site TIEOFF_X2Y104 TIEOFF internal 3)
	)
	(tile 151 6 CLEXL_X1Y52 CLEXL 2
		(primitive_site SLICE_X0Y50 SLICEL internal 45)
		(primitive_site SLICE_X1Y50 SLICEX internal 43)
	)
	(tile 151 7 INT_X2Y52 INT 1
		(primitive_site TIEOFF_X4Y104 TIEOFF internal 3)
	)
	(tile 151 8 CLEXM_X2Y52 CLEXM 2
		(primitive_site SLICE_X2Y50 SLICEM internal 50)
		(primitive_site SLICE_X3Y50 SLICEX internal 43)
	)
	(tile 151 9 INT_BRAM_X3Y52 INT_BRAM 1
		(primitive_site TIEOFF_X6Y104 TIEOFF internal 3)
	)
	(tile 151 10 INT_INTERFACE_X3Y52 INT_INTERFACE 0
	)
	(tile 151 11 BRAMSITE2_X3Y52 BRAMSITE2 3
		(primitive_site RAMB16_X0Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y27 RAMB8BWER internal 110)
	)
	(tile 151 12 INT_X4Y52 INT 1
		(primitive_site TIEOFF_X7Y104 TIEOFF internal 3)
	)
	(tile 151 13 CLEXL_X4Y52 CLEXL 2
		(primitive_site SLICE_X4Y50 SLICEL internal 45)
		(primitive_site SLICE_X5Y50 SLICEX internal 43)
	)
	(tile 151 14 INT_X5Y52 INT 1
		(primitive_site TIEOFF_X9Y104 TIEOFF internal 3)
	)
	(tile 151 15 CLEXM_X5Y52 CLEXM 2
		(primitive_site SLICE_X6Y50 SLICEM internal 50)
		(primitive_site SLICE_X7Y50 SLICEX internal 43)
	)
	(tile 151 16 INT_X6Y52 INT 1
		(primitive_site TIEOFF_X11Y104 TIEOFF internal 3)
	)
	(tile 151 17 CLEXL_X6Y52 CLEXL 2
		(primitive_site SLICE_X8Y50 SLICEL internal 45)
		(primitive_site SLICE_X9Y50 SLICEX internal 43)
	)
	(tile 151 18 INT_X7Y52 INT 1
		(primitive_site TIEOFF_X13Y104 TIEOFF internal 3)
	)
	(tile 151 19 CLEXM_X7Y52 CLEXM 2
		(primitive_site SLICE_X10Y50 SLICEM internal 50)
		(primitive_site SLICE_X11Y50 SLICEX internal 43)
	)
	(tile 151 20 INT_X8Y52 INT 1
		(primitive_site TIEOFF_X15Y104 TIEOFF internal 3)
	)
	(tile 151 21 INT_INTERFACE_X8Y52 INT_INTERFACE 0
	)
	(tile 151 22 MACCSITE2_X8Y52 MACCSITE2 1
		(primitive_site DSP48_X0Y13 DSP48A1 internal 346)
	)
	(tile 151 23 INT_X9Y52 INT 1
		(primitive_site TIEOFF_X16Y104 TIEOFF internal 3)
	)
	(tile 151 24 CLEXL_X9Y52 CLEXL 2
		(primitive_site SLICE_X12Y50 SLICEL internal 45)
		(primitive_site SLICE_X13Y50 SLICEX internal 43)
	)
	(tile 151 25 INT_X10Y52 INT 1
		(primitive_site TIEOFF_X17Y104 TIEOFF internal 3)
	)
	(tile 151 26 CLEXM_X10Y52 CLEXM 2
		(primitive_site SLICE_X14Y50 SLICEM internal 50)
		(primitive_site SLICE_X15Y50 SLICEX internal 43)
	)
	(tile 151 27 INT_X11Y52 INT 1
		(primitive_site TIEOFF_X18Y104 TIEOFF internal 3)
	)
	(tile 151 28 CLEXL_X11Y52 CLEXL 2
		(primitive_site SLICE_X16Y50 SLICEL internal 45)
		(primitive_site SLICE_X17Y50 SLICEX internal 43)
	)
	(tile 151 29 INT_X12Y52 INT 1
		(primitive_site TIEOFF_X19Y104 TIEOFF internal 3)
	)
	(tile 151 30 CLEXM_X12Y52 CLEXM 2
		(primitive_site SLICE_X18Y50 SLICEM internal 50)
		(primitive_site SLICE_X19Y50 SLICEX internal 43)
	)
	(tile 151 31 INT_X13Y52 INT 1
		(primitive_site TIEOFF_X20Y104 TIEOFF internal 3)
	)
	(tile 151 32 CLEXL_X13Y52 CLEXL 2
		(primitive_site SLICE_X20Y50 SLICEL internal 45)
		(primitive_site SLICE_X21Y50 SLICEX internal 43)
	)
	(tile 151 33 INT_BRAM_X14Y52 INT_BRAM 1
		(primitive_site TIEOFF_X21Y104 TIEOFF internal 3)
	)
	(tile 151 34 INT_INTERFACE_X14Y52 INT_INTERFACE 0
	)
	(tile 151 35 BRAMSITE2_X14Y52 BRAMSITE2 3
		(primitive_site RAMB16_X1Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y27 RAMB8BWER internal 110)
	)
	(tile 151 36 INT_X15Y52 INT 1
		(primitive_site TIEOFF_X22Y104 TIEOFF internal 3)
	)
	(tile 151 37 CLEXM_X15Y52 CLEXM 2
		(primitive_site SLICE_X22Y50 SLICEM internal 50)
		(primitive_site SLICE_X23Y50 SLICEX internal 43)
	)
	(tile 151 38 INT_X16Y52 INT 1
		(primitive_site TIEOFF_X23Y104 TIEOFF internal 3)
	)
	(tile 151 39 CLEXL_X16Y52 CLEXL 2
		(primitive_site SLICE_X24Y50 SLICEL internal 45)
		(primitive_site SLICE_X25Y50 SLICEX internal 43)
	)
	(tile 151 40 INT_X17Y52 INT 1
		(primitive_site TIEOFF_X24Y104 TIEOFF internal 3)
	)
	(tile 151 41 CLEXM_X17Y52 CLEXM 2
		(primitive_site SLICE_X26Y50 SLICEM internal 50)
		(primitive_site SLICE_X27Y50 SLICEX internal 43)
	)
	(tile 151 42 INT_X18Y52 INT 1
		(primitive_site TIEOFF_X25Y104 TIEOFF internal 3)
	)
	(tile 151 43 CLEXL_X18Y52 CLEXL 2
		(primitive_site SLICE_X28Y50 SLICEL internal 45)
		(primitive_site SLICE_X29Y50 SLICEX internal 43)
	)
	(tile 151 44 INT_X19Y52 INT 1
		(primitive_site TIEOFF_X26Y104 TIEOFF internal 3)
	)
	(tile 151 45 CLEXM_X19Y52 CLEXM 2
		(primitive_site SLICE_X30Y50 SLICEM internal 50)
		(primitive_site SLICE_X31Y50 SLICEX internal 43)
	)
	(tile 151 46 INT_X20Y52 INT 1
		(primitive_site TIEOFF_X28Y104 TIEOFF internal 3)
	)
	(tile 151 47 CLEXL_X20Y52 CLEXL 2
		(primitive_site SLICE_X32Y50 SLICEL internal 45)
		(primitive_site SLICE_X33Y50 SLICEX internal 43)
	)
	(tile 151 48 NULL_X48Y57 NULL 0
	)
	(tile 151 49 REG_V_X20Y52 REG_V 0
	)
	(tile 151 50 INT_X21Y52 INT 1
		(primitive_site TIEOFF_X31Y104 TIEOFF internal 3)
	)
	(tile 151 51 CLEXM_X21Y52 CLEXM 2
		(primitive_site SLICE_X34Y50 SLICEM internal 50)
		(primitive_site SLICE_X35Y50 SLICEX internal 43)
	)
	(tile 151 52 INT_X22Y52 INT 1
		(primitive_site TIEOFF_X33Y104 TIEOFF internal 3)
	)
	(tile 151 53 CLEXL_X22Y52 CLEXL 2
		(primitive_site SLICE_X36Y50 SLICEL internal 45)
		(primitive_site SLICE_X37Y50 SLICEX internal 43)
	)
	(tile 151 54 INT_X23Y52 INT 1
		(primitive_site TIEOFF_X35Y104 TIEOFF internal 3)
	)
	(tile 151 55 CLEXM_X23Y52 CLEXM 2
		(primitive_site SLICE_X38Y50 SLICEM internal 50)
		(primitive_site SLICE_X39Y50 SLICEX internal 43)
	)
	(tile 151 56 INT_X24Y52 INT 1
		(primitive_site TIEOFF_X36Y104 TIEOFF internal 3)
	)
	(tile 151 57 CLEXL_X24Y52 CLEXL 2
		(primitive_site SLICE_X40Y50 SLICEL internal 45)
		(primitive_site SLICE_X41Y50 SLICEX internal 43)
	)
	(tile 151 58 INT_X25Y52 INT 1
		(primitive_site TIEOFF_X37Y104 TIEOFF internal 3)
	)
	(tile 151 59 CLEXM_X25Y52 CLEXM 2
		(primitive_site SLICE_X42Y50 SLICEM internal 50)
		(primitive_site SLICE_X43Y50 SLICEX internal 43)
	)
	(tile 151 60 INT_X26Y52 INT 1
		(primitive_site TIEOFF_X38Y104 TIEOFF internal 3)
	)
	(tile 151 61 CLEXL_X26Y52 CLEXL 2
		(primitive_site SLICE_X44Y50 SLICEL internal 45)
		(primitive_site SLICE_X45Y50 SLICEX internal 43)
	)
	(tile 151 62 INT_BRAM_X27Y52 INT_BRAM 1
		(primitive_site TIEOFF_X39Y104 TIEOFF internal 3)
	)
	(tile 151 63 INT_INTERFACE_X27Y52 INT_INTERFACE 0
	)
	(tile 151 64 BRAMSITE2_X27Y52 BRAMSITE2 3
		(primitive_site RAMB16_X2Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y27 RAMB8BWER internal 110)
	)
	(tile 151 65 INT_X28Y52 INT 1
		(primitive_site TIEOFF_X40Y104 TIEOFF internal 3)
	)
	(tile 151 66 CLEXL_X28Y52 CLEXL 2
		(primitive_site SLICE_X46Y50 SLICEL internal 45)
		(primitive_site SLICE_X47Y50 SLICEX internal 43)
	)
	(tile 151 67 INT_X29Y52 INT 1
		(primitive_site TIEOFF_X41Y104 TIEOFF internal 3)
	)
	(tile 151 68 CLEXM_X29Y52 CLEXM 2
		(primitive_site SLICE_X48Y50 SLICEM internal 50)
		(primitive_site SLICE_X49Y50 SLICEX internal 43)
	)
	(tile 151 69 INT_X30Y52 INT 1
		(primitive_site TIEOFF_X42Y104 TIEOFF internal 3)
	)
	(tile 151 70 CLEXL_X30Y52 CLEXL 2
		(primitive_site SLICE_X50Y50 SLICEL internal 45)
		(primitive_site SLICE_X51Y50 SLICEX internal 43)
	)
	(tile 151 71 INT_X31Y52 INT 1
		(primitive_site TIEOFF_X43Y104 TIEOFF internal 3)
	)
	(tile 151 72 CLEXM_X31Y52 CLEXM 2
		(primitive_site SLICE_X52Y50 SLICEM internal 50)
		(primitive_site SLICE_X53Y50 SLICEX internal 43)
	)
	(tile 151 73 INT_X32Y52 INT 1
		(primitive_site TIEOFF_X44Y104 TIEOFF internal 3)
	)
	(tile 151 74 CLEXL_X32Y52 CLEXL 2
		(primitive_site SLICE_X54Y50 SLICEL internal 45)
		(primitive_site SLICE_X55Y50 SLICEX internal 43)
	)
	(tile 151 75 INT_X33Y52 INT 1
		(primitive_site TIEOFF_X45Y104 TIEOFF internal 3)
	)
	(tile 151 76 INT_INTERFACE_X33Y52 INT_INTERFACE 0
	)
	(tile 151 77 MACCSITE2_X33Y52 MACCSITE2 1
		(primitive_site DSP48_X1Y13 DSP48A1 internal 346)
	)
	(tile 151 78 INT_X34Y52 INT 1
		(primitive_site TIEOFF_X46Y104 TIEOFF internal 3)
	)
	(tile 151 79 CLEXM_X34Y52 CLEXM 2
		(primitive_site SLICE_X56Y50 SLICEM internal 50)
		(primitive_site SLICE_X57Y50 SLICEX internal 43)
	)
	(tile 151 80 INT_X35Y52 INT 1
		(primitive_site TIEOFF_X48Y104 TIEOFF internal 3)
	)
	(tile 151 81 CLEXL_X35Y52 CLEXL 2
		(primitive_site SLICE_X58Y50 SLICEL internal 45)
		(primitive_site SLICE_X59Y50 SLICEX internal 43)
	)
	(tile 151 82 INT_X36Y52 INT 1
		(primitive_site TIEOFF_X50Y104 TIEOFF internal 3)
	)
	(tile 151 83 INT_INTERFACE_X36Y52 INT_INTERFACE 0
	)
	(tile 151 84 MACCSITE2_X36Y52 MACCSITE2 1
		(primitive_site DSP48_X2Y13 DSP48A1 internal 346)
	)
	(tile 151 85 INT_X37Y52 INT 1
		(primitive_site TIEOFF_X51Y104 TIEOFF internal 3)
	)
	(tile 151 86 CLEXM_X37Y52 CLEXM 2
		(primitive_site SLICE_X60Y50 SLICEM internal 50)
		(primitive_site SLICE_X61Y50 SLICEX internal 43)
	)
	(tile 151 87 INT_X38Y52 INT 1
		(primitive_site TIEOFF_X53Y104 TIEOFF internal 3)
	)
	(tile 151 88 CLEXL_X38Y52 CLEXL 2
		(primitive_site SLICE_X62Y50 SLICEL internal 45)
		(primitive_site SLICE_X63Y50 SLICEX internal 43)
	)
	(tile 151 89 INT_BRAM_X39Y52 INT_BRAM 1
		(primitive_site TIEOFF_X55Y104 TIEOFF internal 3)
	)
	(tile 151 90 INT_INTERFACE_X39Y52 INT_INTERFACE 0
	)
	(tile 151 91 BRAMSITE2_X39Y52 BRAMSITE2 3
		(primitive_site RAMB16_X3Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y27 RAMB8BWER internal 110)
	)
	(tile 151 92 INT_X40Y52 INT 1
		(primitive_site TIEOFF_X56Y104 TIEOFF internal 3)
	)
	(tile 151 93 CLEXM_X40Y52 CLEXM 2
		(primitive_site SLICE_X64Y50 SLICEM internal 50)
		(primitive_site SLICE_X65Y50 SLICEX internal 43)
	)
	(tile 151 94 INT_X41Y52 INT 1
		(primitive_site TIEOFF_X58Y104 TIEOFF internal 3)
	)
	(tile 151 95 CLEXL_X41Y52 CLEXL 2
		(primitive_site SLICE_X66Y50 SLICEL internal 45)
		(primitive_site SLICE_X67Y50 SLICEX internal 43)
	)
	(tile 151 96 INT_X42Y52 INT 1
		(primitive_site TIEOFF_X60Y104 TIEOFF internal 3)
	)
	(tile 151 97 INT_INTERFACE_X42Y52 INT_INTERFACE 0
	)
	(tile 151 98 MCB_CAP_INT_X42Y52 MCB_CAP_INT 0
	)
	(tile 151 99 IOI_RTERM_X99Y57 IOI_RTERM 0
	)
	(tile 151 100 EMP_RIOB_X42Y52 EMP_RIOB 0
	)
	(tile 152 0 EMP_LIOB_X0Y56 EMP_LIOB 0
	)
	(tile 152 1 IOI_LTERM_X1Y56 IOI_LTERM 0
	)
	(tile 152 2 INT_X0Y51 INT 1
		(primitive_site TIEOFF_X0Y102 TIEOFF internal 3)
	)
	(tile 152 3 INT_INTERFACE_X0Y51 INT_INTERFACE 0
	)
	(tile 152 4 MCB_CAP_INT_X0Y51 MCB_CAP_INT 0
	)
	(tile 152 5 INT_X1Y51 INT 1
		(primitive_site TIEOFF_X2Y102 TIEOFF internal 3)
	)
	(tile 152 6 CLEXL_X1Y51 CLEXL 2
		(primitive_site SLICE_X0Y49 SLICEL internal 45)
		(primitive_site SLICE_X1Y49 SLICEX internal 43)
	)
	(tile 152 7 INT_X2Y51 INT 1
		(primitive_site TIEOFF_X4Y102 TIEOFF internal 3)
	)
	(tile 152 8 CLEXM_X2Y51 CLEXM 2
		(primitive_site SLICE_X2Y49 SLICEM internal 50)
		(primitive_site SLICE_X3Y49 SLICEX internal 43)
	)
	(tile 152 9 INT_BRAM_X3Y51 INT_BRAM 1
		(primitive_site TIEOFF_X6Y102 TIEOFF internal 3)
	)
	(tile 152 10 INT_INTERFACE_X3Y51 INT_INTERFACE 0
	)
	(tile 152 11 NULL_X11Y56 NULL 0
	)
	(tile 152 12 INT_X4Y51 INT 1
		(primitive_site TIEOFF_X7Y102 TIEOFF internal 3)
	)
	(tile 152 13 CLEXL_X4Y51 CLEXL 2
		(primitive_site SLICE_X4Y49 SLICEL internal 45)
		(primitive_site SLICE_X5Y49 SLICEX internal 43)
	)
	(tile 152 14 INT_X5Y51 INT 1
		(primitive_site TIEOFF_X9Y102 TIEOFF internal 3)
	)
	(tile 152 15 CLEXM_X5Y51 CLEXM 2
		(primitive_site SLICE_X6Y49 SLICEM internal 50)
		(primitive_site SLICE_X7Y49 SLICEX internal 43)
	)
	(tile 152 16 INT_X6Y51 INT 1
		(primitive_site TIEOFF_X11Y102 TIEOFF internal 3)
	)
	(tile 152 17 CLEXL_X6Y51 CLEXL 2
		(primitive_site SLICE_X8Y49 SLICEL internal 45)
		(primitive_site SLICE_X9Y49 SLICEX internal 43)
	)
	(tile 152 18 INT_X7Y51 INT 1
		(primitive_site TIEOFF_X13Y102 TIEOFF internal 3)
	)
	(tile 152 19 CLEXM_X7Y51 CLEXM 2
		(primitive_site SLICE_X10Y49 SLICEM internal 50)
		(primitive_site SLICE_X11Y49 SLICEX internal 43)
	)
	(tile 152 20 INT_X8Y51 INT 1
		(primitive_site TIEOFF_X15Y102 TIEOFF internal 3)
	)
	(tile 152 21 INT_INTERFACE_X8Y51 INT_INTERFACE 0
	)
	(tile 152 22 NULL_X22Y56 NULL 0
	)
	(tile 152 23 INT_X9Y51 INT 1
		(primitive_site TIEOFF_X16Y102 TIEOFF internal 3)
	)
	(tile 152 24 CLEXL_X9Y51 CLEXL 2
		(primitive_site SLICE_X12Y49 SLICEL internal 45)
		(primitive_site SLICE_X13Y49 SLICEX internal 43)
	)
	(tile 152 25 INT_X10Y51 INT 1
		(primitive_site TIEOFF_X17Y102 TIEOFF internal 3)
	)
	(tile 152 26 CLEXM_X10Y51 CLEXM 2
		(primitive_site SLICE_X14Y49 SLICEM internal 50)
		(primitive_site SLICE_X15Y49 SLICEX internal 43)
	)
	(tile 152 27 INT_X11Y51 INT 1
		(primitive_site TIEOFF_X18Y102 TIEOFF internal 3)
	)
	(tile 152 28 CLEXL_X11Y51 CLEXL 2
		(primitive_site SLICE_X16Y49 SLICEL internal 45)
		(primitive_site SLICE_X17Y49 SLICEX internal 43)
	)
	(tile 152 29 INT_X12Y51 INT 1
		(primitive_site TIEOFF_X19Y102 TIEOFF internal 3)
	)
	(tile 152 30 CLEXM_X12Y51 CLEXM 2
		(primitive_site SLICE_X18Y49 SLICEM internal 50)
		(primitive_site SLICE_X19Y49 SLICEX internal 43)
	)
	(tile 152 31 INT_X13Y51 INT 1
		(primitive_site TIEOFF_X20Y102 TIEOFF internal 3)
	)
	(tile 152 32 CLEXL_X13Y51 CLEXL 2
		(primitive_site SLICE_X20Y49 SLICEL internal 45)
		(primitive_site SLICE_X21Y49 SLICEX internal 43)
	)
	(tile 152 33 INT_BRAM_X14Y51 INT_BRAM 1
		(primitive_site TIEOFF_X21Y102 TIEOFF internal 3)
	)
	(tile 152 34 INT_INTERFACE_X14Y51 INT_INTERFACE 0
	)
	(tile 152 35 NULL_X35Y56 NULL 0
	)
	(tile 152 36 INT_X15Y51 INT 1
		(primitive_site TIEOFF_X22Y102 TIEOFF internal 3)
	)
	(tile 152 37 CLEXM_X15Y51 CLEXM 2
		(primitive_site SLICE_X22Y49 SLICEM internal 50)
		(primitive_site SLICE_X23Y49 SLICEX internal 43)
	)
	(tile 152 38 INT_X16Y51 INT 1
		(primitive_site TIEOFF_X23Y102 TIEOFF internal 3)
	)
	(tile 152 39 CLEXL_X16Y51 CLEXL 2
		(primitive_site SLICE_X24Y49 SLICEL internal 45)
		(primitive_site SLICE_X25Y49 SLICEX internal 43)
	)
	(tile 152 40 INT_X17Y51 INT 1
		(primitive_site TIEOFF_X24Y102 TIEOFF internal 3)
	)
	(tile 152 41 CLEXM_X17Y51 CLEXM 2
		(primitive_site SLICE_X26Y49 SLICEM internal 50)
		(primitive_site SLICE_X27Y49 SLICEX internal 43)
	)
	(tile 152 42 INT_X18Y51 INT 1
		(primitive_site TIEOFF_X25Y102 TIEOFF internal 3)
	)
	(tile 152 43 CLEXL_X18Y51 CLEXL 2
		(primitive_site SLICE_X28Y49 SLICEL internal 45)
		(primitive_site SLICE_X29Y49 SLICEX internal 43)
	)
	(tile 152 44 INT_X19Y51 INT 1
		(primitive_site TIEOFF_X26Y102 TIEOFF internal 3)
	)
	(tile 152 45 CLEXM_X19Y51 CLEXM 2
		(primitive_site SLICE_X30Y49 SLICEM internal 50)
		(primitive_site SLICE_X31Y49 SLICEX internal 43)
	)
	(tile 152 46 INT_X20Y51 INT 1
		(primitive_site TIEOFF_X28Y102 TIEOFF internal 3)
	)
	(tile 152 47 CLEXL_X20Y51 CLEXL 2
		(primitive_site SLICE_X32Y49 SLICEL internal 45)
		(primitive_site SLICE_X33Y49 SLICEX internal 43)
	)
	(tile 152 48 NULL_X48Y56 NULL 0
	)
	(tile 152 49 REG_V_X20Y51 REG_V 0
	)
	(tile 152 50 INT_X21Y51 INT 1
		(primitive_site TIEOFF_X31Y102 TIEOFF internal 3)
	)
	(tile 152 51 CLEXM_X21Y51 CLEXM 2
		(primitive_site SLICE_X34Y49 SLICEM internal 50)
		(primitive_site SLICE_X35Y49 SLICEX internal 43)
	)
	(tile 152 52 INT_X22Y51 INT 1
		(primitive_site TIEOFF_X33Y102 TIEOFF internal 3)
	)
	(tile 152 53 CLEXL_X22Y51 CLEXL 2
		(primitive_site SLICE_X36Y49 SLICEL internal 45)
		(primitive_site SLICE_X37Y49 SLICEX internal 43)
	)
	(tile 152 54 INT_X23Y51 INT 1
		(primitive_site TIEOFF_X35Y102 TIEOFF internal 3)
	)
	(tile 152 55 CLEXM_X23Y51 CLEXM 2
		(primitive_site SLICE_X38Y49 SLICEM internal 50)
		(primitive_site SLICE_X39Y49 SLICEX internal 43)
	)
	(tile 152 56 INT_X24Y51 INT 1
		(primitive_site TIEOFF_X36Y102 TIEOFF internal 3)
	)
	(tile 152 57 CLEXL_X24Y51 CLEXL 2
		(primitive_site SLICE_X40Y49 SLICEL internal 45)
		(primitive_site SLICE_X41Y49 SLICEX internal 43)
	)
	(tile 152 58 INT_X25Y51 INT 1
		(primitive_site TIEOFF_X37Y102 TIEOFF internal 3)
	)
	(tile 152 59 CLEXM_X25Y51 CLEXM 2
		(primitive_site SLICE_X42Y49 SLICEM internal 50)
		(primitive_site SLICE_X43Y49 SLICEX internal 43)
	)
	(tile 152 60 INT_X26Y51 INT 1
		(primitive_site TIEOFF_X38Y102 TIEOFF internal 3)
	)
	(tile 152 61 CLEXL_X26Y51 CLEXL 2
		(primitive_site SLICE_X44Y49 SLICEL internal 45)
		(primitive_site SLICE_X45Y49 SLICEX internal 43)
	)
	(tile 152 62 INT_BRAM_X27Y51 INT_BRAM 1
		(primitive_site TIEOFF_X39Y102 TIEOFF internal 3)
	)
	(tile 152 63 INT_INTERFACE_X27Y51 INT_INTERFACE 0
	)
	(tile 152 64 NULL_X64Y56 NULL 0
	)
	(tile 152 65 INT_X28Y51 INT 1
		(primitive_site TIEOFF_X40Y102 TIEOFF internal 3)
	)
	(tile 152 66 CLEXL_X28Y51 CLEXL 2
		(primitive_site SLICE_X46Y49 SLICEL internal 45)
		(primitive_site SLICE_X47Y49 SLICEX internal 43)
	)
	(tile 152 67 INT_X29Y51 INT 1
		(primitive_site TIEOFF_X41Y102 TIEOFF internal 3)
	)
	(tile 152 68 CLEXM_X29Y51 CLEXM 2
		(primitive_site SLICE_X48Y49 SLICEM internal 50)
		(primitive_site SLICE_X49Y49 SLICEX internal 43)
	)
	(tile 152 69 INT_X30Y51 INT 1
		(primitive_site TIEOFF_X42Y102 TIEOFF internal 3)
	)
	(tile 152 70 CLEXL_X30Y51 CLEXL 2
		(primitive_site SLICE_X50Y49 SLICEL internal 45)
		(primitive_site SLICE_X51Y49 SLICEX internal 43)
	)
	(tile 152 71 INT_X31Y51 INT 1
		(primitive_site TIEOFF_X43Y102 TIEOFF internal 3)
	)
	(tile 152 72 CLEXM_X31Y51 CLEXM 2
		(primitive_site SLICE_X52Y49 SLICEM internal 50)
		(primitive_site SLICE_X53Y49 SLICEX internal 43)
	)
	(tile 152 73 INT_X32Y51 INT 1
		(primitive_site TIEOFF_X44Y102 TIEOFF internal 3)
	)
	(tile 152 74 CLEXL_X32Y51 CLEXL 2
		(primitive_site SLICE_X54Y49 SLICEL internal 45)
		(primitive_site SLICE_X55Y49 SLICEX internal 43)
	)
	(tile 152 75 INT_X33Y51 INT 1
		(primitive_site TIEOFF_X45Y102 TIEOFF internal 3)
	)
	(tile 152 76 INT_INTERFACE_X33Y51 INT_INTERFACE 0
	)
	(tile 152 77 NULL_X77Y56 NULL 0
	)
	(tile 152 78 INT_X34Y51 INT 1
		(primitive_site TIEOFF_X46Y102 TIEOFF internal 3)
	)
	(tile 152 79 CLEXM_X34Y51 CLEXM 2
		(primitive_site SLICE_X56Y49 SLICEM internal 50)
		(primitive_site SLICE_X57Y49 SLICEX internal 43)
	)
	(tile 152 80 INT_X35Y51 INT 1
		(primitive_site TIEOFF_X48Y102 TIEOFF internal 3)
	)
	(tile 152 81 CLEXL_X35Y51 CLEXL 2
		(primitive_site SLICE_X58Y49 SLICEL internal 45)
		(primitive_site SLICE_X59Y49 SLICEX internal 43)
	)
	(tile 152 82 INT_X36Y51 INT 1
		(primitive_site TIEOFF_X50Y102 TIEOFF internal 3)
	)
	(tile 152 83 INT_INTERFACE_X36Y51 INT_INTERFACE 0
	)
	(tile 152 84 NULL_X84Y56 NULL 0
	)
	(tile 152 85 INT_X37Y51 INT 1
		(primitive_site TIEOFF_X51Y102 TIEOFF internal 3)
	)
	(tile 152 86 CLEXM_X37Y51 CLEXM 2
		(primitive_site SLICE_X60Y49 SLICEM internal 50)
		(primitive_site SLICE_X61Y49 SLICEX internal 43)
	)
	(tile 152 87 INT_X38Y51 INT 1
		(primitive_site TIEOFF_X53Y102 TIEOFF internal 3)
	)
	(tile 152 88 CLEXL_X38Y51 CLEXL 2
		(primitive_site SLICE_X62Y49 SLICEL internal 45)
		(primitive_site SLICE_X63Y49 SLICEX internal 43)
	)
	(tile 152 89 INT_BRAM_X39Y51 INT_BRAM 1
		(primitive_site TIEOFF_X55Y102 TIEOFF internal 3)
	)
	(tile 152 90 INT_INTERFACE_X39Y51 INT_INTERFACE 0
	)
	(tile 152 91 NULL_X91Y56 NULL 0
	)
	(tile 152 92 INT_X40Y51 INT 1
		(primitive_site TIEOFF_X56Y102 TIEOFF internal 3)
	)
	(tile 152 93 CLEXM_X40Y51 CLEXM 2
		(primitive_site SLICE_X64Y49 SLICEM internal 50)
		(primitive_site SLICE_X65Y49 SLICEX internal 43)
	)
	(tile 152 94 INT_X41Y51 INT 1
		(primitive_site TIEOFF_X58Y102 TIEOFF internal 3)
	)
	(tile 152 95 CLEXL_X41Y51 CLEXL 2
		(primitive_site SLICE_X66Y49 SLICEL internal 45)
		(primitive_site SLICE_X67Y49 SLICEX internal 43)
	)
	(tile 152 96 INT_X42Y51 INT 1
		(primitive_site TIEOFF_X60Y102 TIEOFF internal 3)
	)
	(tile 152 97 INT_INTERFACE_X42Y51 INT_INTERFACE 0
	)
	(tile 152 98 MCB_CAP_INT_X42Y51 MCB_CAP_INT 0
	)
	(tile 152 99 IOI_RTERM_X99Y56 IOI_RTERM 0
	)
	(tile 152 100 EMP_RIOB_X42Y51 EMP_RIOB 0
	)
	(tile 153 0 LIOB_X0Y50 LIOB 2
		(primitive_site P6 IOBM bonded 8)
		(primitive_site P5 IOBS bonded 8)
	)
	(tile 153 1 IOI_LTERM_X1Y55 IOI_LTERM 0
	)
	(tile 153 2 LIOI_INT_X0Y50 LIOI_INT 1
		(primitive_site TIEOFF_X0Y100 TIEOFF internal 3)
	)
	(tile 153 3 LIOI_X0Y50 LIOI 7
		(primitive_site OLOGIC_X0Y48 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y48 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y48 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y49 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y49 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y49 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y100 TIEOFF internal 3)
	)
	(tile 153 4 MCB_CAP_INT_X0Y50 MCB_CAP_INT 0
	)
	(tile 153 5 INT_X1Y50 INT 1
		(primitive_site TIEOFF_X2Y100 TIEOFF internal 3)
	)
	(tile 153 6 CLEXL_X1Y50 CLEXL 2
		(primitive_site SLICE_X0Y48 SLICEL internal 45)
		(primitive_site SLICE_X1Y48 SLICEX internal 43)
	)
	(tile 153 7 INT_X2Y50 INT 1
		(primitive_site TIEOFF_X4Y100 TIEOFF internal 3)
	)
	(tile 153 8 CLEXM_X2Y50 CLEXM 2
		(primitive_site SLICE_X2Y48 SLICEM internal 50)
		(primitive_site SLICE_X3Y48 SLICEX internal 43)
	)
	(tile 153 9 INT_BRAM_X3Y50 INT_BRAM 1
		(primitive_site TIEOFF_X6Y100 TIEOFF internal 3)
	)
	(tile 153 10 INT_INTERFACE_X3Y50 INT_INTERFACE 0
	)
	(tile 153 11 NULL_X11Y55 NULL 0
	)
	(tile 153 12 INT_X4Y50 INT 1
		(primitive_site TIEOFF_X7Y100 TIEOFF internal 3)
	)
	(tile 153 13 CLEXL_X4Y50 CLEXL 2
		(primitive_site SLICE_X4Y48 SLICEL internal 45)
		(primitive_site SLICE_X5Y48 SLICEX internal 43)
	)
	(tile 153 14 INT_X5Y50 INT 1
		(primitive_site TIEOFF_X9Y100 TIEOFF internal 3)
	)
	(tile 153 15 CLEXM_X5Y50 CLEXM 2
		(primitive_site SLICE_X6Y48 SLICEM internal 50)
		(primitive_site SLICE_X7Y48 SLICEX internal 43)
	)
	(tile 153 16 INT_X6Y50 INT 1
		(primitive_site TIEOFF_X11Y100 TIEOFF internal 3)
	)
	(tile 153 17 CLEXL_X6Y50 CLEXL 2
		(primitive_site SLICE_X8Y48 SLICEL internal 45)
		(primitive_site SLICE_X9Y48 SLICEX internal 43)
	)
	(tile 153 18 INT_X7Y50 INT 1
		(primitive_site TIEOFF_X13Y100 TIEOFF internal 3)
	)
	(tile 153 19 CLEXM_X7Y50 CLEXM 2
		(primitive_site SLICE_X10Y48 SLICEM internal 50)
		(primitive_site SLICE_X11Y48 SLICEX internal 43)
	)
	(tile 153 20 INT_X8Y50 INT 1
		(primitive_site TIEOFF_X15Y100 TIEOFF internal 3)
	)
	(tile 153 21 INT_INTERFACE_X8Y50 INT_INTERFACE 0
	)
	(tile 153 22 NULL_X22Y55 NULL 0
	)
	(tile 153 23 INT_X9Y50 INT 1
		(primitive_site TIEOFF_X16Y100 TIEOFF internal 3)
	)
	(tile 153 24 CLEXL_X9Y50 CLEXL 2
		(primitive_site SLICE_X12Y48 SLICEL internal 45)
		(primitive_site SLICE_X13Y48 SLICEX internal 43)
	)
	(tile 153 25 INT_X10Y50 INT 1
		(primitive_site TIEOFF_X17Y100 TIEOFF internal 3)
	)
	(tile 153 26 CLEXM_X10Y50 CLEXM 2
		(primitive_site SLICE_X14Y48 SLICEM internal 50)
		(primitive_site SLICE_X15Y48 SLICEX internal 43)
	)
	(tile 153 27 INT_X11Y50 INT 1
		(primitive_site TIEOFF_X18Y100 TIEOFF internal 3)
	)
	(tile 153 28 CLEXL_X11Y50 CLEXL 2
		(primitive_site SLICE_X16Y48 SLICEL internal 45)
		(primitive_site SLICE_X17Y48 SLICEX internal 43)
	)
	(tile 153 29 INT_X12Y50 INT 1
		(primitive_site TIEOFF_X19Y100 TIEOFF internal 3)
	)
	(tile 153 30 CLEXM_X12Y50 CLEXM 2
		(primitive_site SLICE_X18Y48 SLICEM internal 50)
		(primitive_site SLICE_X19Y48 SLICEX internal 43)
	)
	(tile 153 31 INT_X13Y50 INT 1
		(primitive_site TIEOFF_X20Y100 TIEOFF internal 3)
	)
	(tile 153 32 CLEXL_X13Y50 CLEXL 2
		(primitive_site SLICE_X20Y48 SLICEL internal 45)
		(primitive_site SLICE_X21Y48 SLICEX internal 43)
	)
	(tile 153 33 INT_BRAM_X14Y50 INT_BRAM 1
		(primitive_site TIEOFF_X21Y100 TIEOFF internal 3)
	)
	(tile 153 34 INT_INTERFACE_X14Y50 INT_INTERFACE 0
	)
	(tile 153 35 NULL_X35Y55 NULL 0
	)
	(tile 153 36 INT_X15Y50 INT 1
		(primitive_site TIEOFF_X22Y100 TIEOFF internal 3)
	)
	(tile 153 37 CLEXM_X15Y50 CLEXM 2
		(primitive_site SLICE_X22Y48 SLICEM internal 50)
		(primitive_site SLICE_X23Y48 SLICEX internal 43)
	)
	(tile 153 38 INT_X16Y50 INT 1
		(primitive_site TIEOFF_X23Y100 TIEOFF internal 3)
	)
	(tile 153 39 CLEXL_X16Y50 CLEXL 2
		(primitive_site SLICE_X24Y48 SLICEL internal 45)
		(primitive_site SLICE_X25Y48 SLICEX internal 43)
	)
	(tile 153 40 INT_X17Y50 INT 1
		(primitive_site TIEOFF_X24Y100 TIEOFF internal 3)
	)
	(tile 153 41 CLEXM_X17Y50 CLEXM 2
		(primitive_site SLICE_X26Y48 SLICEM internal 50)
		(primitive_site SLICE_X27Y48 SLICEX internal 43)
	)
	(tile 153 42 INT_X18Y50 INT 1
		(primitive_site TIEOFF_X25Y100 TIEOFF internal 3)
	)
	(tile 153 43 CLEXL_X18Y50 CLEXL 2
		(primitive_site SLICE_X28Y48 SLICEL internal 45)
		(primitive_site SLICE_X29Y48 SLICEX internal 43)
	)
	(tile 153 44 INT_X19Y50 INT 1
		(primitive_site TIEOFF_X26Y100 TIEOFF internal 3)
	)
	(tile 153 45 CLEXM_X19Y50 CLEXM 2
		(primitive_site SLICE_X30Y48 SLICEM internal 50)
		(primitive_site SLICE_X31Y48 SLICEX internal 43)
	)
	(tile 153 46 INT_X20Y50 INT 1
		(primitive_site TIEOFF_X28Y100 TIEOFF internal 3)
	)
	(tile 153 47 CLEXL_X20Y50 CLEXL 2
		(primitive_site SLICE_X32Y48 SLICEL internal 45)
		(primitive_site SLICE_X33Y48 SLICEX internal 43)
	)
	(tile 153 48 NULL_X48Y55 NULL 0
	)
	(tile 153 49 REG_V_X20Y50 REG_V 0
	)
	(tile 153 50 INT_X21Y50 INT 1
		(primitive_site TIEOFF_X31Y100 TIEOFF internal 3)
	)
	(tile 153 51 CLEXM_X21Y50 CLEXM 2
		(primitive_site SLICE_X34Y48 SLICEM internal 50)
		(primitive_site SLICE_X35Y48 SLICEX internal 43)
	)
	(tile 153 52 INT_X22Y50 INT 1
		(primitive_site TIEOFF_X33Y100 TIEOFF internal 3)
	)
	(tile 153 53 CLEXL_X22Y50 CLEXL 2
		(primitive_site SLICE_X36Y48 SLICEL internal 45)
		(primitive_site SLICE_X37Y48 SLICEX internal 43)
	)
	(tile 153 54 INT_X23Y50 INT 1
		(primitive_site TIEOFF_X35Y100 TIEOFF internal 3)
	)
	(tile 153 55 CLEXM_X23Y50 CLEXM 2
		(primitive_site SLICE_X38Y48 SLICEM internal 50)
		(primitive_site SLICE_X39Y48 SLICEX internal 43)
	)
	(tile 153 56 INT_X24Y50 INT 1
		(primitive_site TIEOFF_X36Y100 TIEOFF internal 3)
	)
	(tile 153 57 CLEXL_X24Y50 CLEXL 2
		(primitive_site SLICE_X40Y48 SLICEL internal 45)
		(primitive_site SLICE_X41Y48 SLICEX internal 43)
	)
	(tile 153 58 INT_X25Y50 INT 1
		(primitive_site TIEOFF_X37Y100 TIEOFF internal 3)
	)
	(tile 153 59 CLEXM_X25Y50 CLEXM 2
		(primitive_site SLICE_X42Y48 SLICEM internal 50)
		(primitive_site SLICE_X43Y48 SLICEX internal 43)
	)
	(tile 153 60 INT_X26Y50 INT 1
		(primitive_site TIEOFF_X38Y100 TIEOFF internal 3)
	)
	(tile 153 61 CLEXL_X26Y50 CLEXL 2
		(primitive_site SLICE_X44Y48 SLICEL internal 45)
		(primitive_site SLICE_X45Y48 SLICEX internal 43)
	)
	(tile 153 62 INT_BRAM_X27Y50 INT_BRAM 1
		(primitive_site TIEOFF_X39Y100 TIEOFF internal 3)
	)
	(tile 153 63 INT_INTERFACE_X27Y50 INT_INTERFACE 0
	)
	(tile 153 64 NULL_X64Y55 NULL 0
	)
	(tile 153 65 INT_X28Y50 INT 1
		(primitive_site TIEOFF_X40Y100 TIEOFF internal 3)
	)
	(tile 153 66 CLEXL_X28Y50 CLEXL 2
		(primitive_site SLICE_X46Y48 SLICEL internal 45)
		(primitive_site SLICE_X47Y48 SLICEX internal 43)
	)
	(tile 153 67 INT_X29Y50 INT 1
		(primitive_site TIEOFF_X41Y100 TIEOFF internal 3)
	)
	(tile 153 68 CLEXM_X29Y50 CLEXM 2
		(primitive_site SLICE_X48Y48 SLICEM internal 50)
		(primitive_site SLICE_X49Y48 SLICEX internal 43)
	)
	(tile 153 69 INT_X30Y50 INT 1
		(primitive_site TIEOFF_X42Y100 TIEOFF internal 3)
	)
	(tile 153 70 CLEXL_X30Y50 CLEXL 2
		(primitive_site SLICE_X50Y48 SLICEL internal 45)
		(primitive_site SLICE_X51Y48 SLICEX internal 43)
	)
	(tile 153 71 INT_X31Y50 INT 1
		(primitive_site TIEOFF_X43Y100 TIEOFF internal 3)
	)
	(tile 153 72 CLEXM_X31Y50 CLEXM 2
		(primitive_site SLICE_X52Y48 SLICEM internal 50)
		(primitive_site SLICE_X53Y48 SLICEX internal 43)
	)
	(tile 153 73 INT_X32Y50 INT 1
		(primitive_site TIEOFF_X44Y100 TIEOFF internal 3)
	)
	(tile 153 74 CLEXL_X32Y50 CLEXL 2
		(primitive_site SLICE_X54Y48 SLICEL internal 45)
		(primitive_site SLICE_X55Y48 SLICEX internal 43)
	)
	(tile 153 75 INT_X33Y50 INT 1
		(primitive_site TIEOFF_X45Y100 TIEOFF internal 3)
	)
	(tile 153 76 INT_INTERFACE_X33Y50 INT_INTERFACE 0
	)
	(tile 153 77 NULL_X77Y55 NULL 0
	)
	(tile 153 78 INT_X34Y50 INT 1
		(primitive_site TIEOFF_X46Y100 TIEOFF internal 3)
	)
	(tile 153 79 CLEXM_X34Y50 CLEXM 2
		(primitive_site SLICE_X56Y48 SLICEM internal 50)
		(primitive_site SLICE_X57Y48 SLICEX internal 43)
	)
	(tile 153 80 INT_X35Y50 INT 1
		(primitive_site TIEOFF_X48Y100 TIEOFF internal 3)
	)
	(tile 153 81 CLEXL_X35Y50 CLEXL 2
		(primitive_site SLICE_X58Y48 SLICEL internal 45)
		(primitive_site SLICE_X59Y48 SLICEX internal 43)
	)
	(tile 153 82 INT_X36Y50 INT 1
		(primitive_site TIEOFF_X50Y100 TIEOFF internal 3)
	)
	(tile 153 83 INT_INTERFACE_X36Y50 INT_INTERFACE 0
	)
	(tile 153 84 NULL_X84Y55 NULL 0
	)
	(tile 153 85 INT_X37Y50 INT 1
		(primitive_site TIEOFF_X51Y100 TIEOFF internal 3)
	)
	(tile 153 86 CLEXM_X37Y50 CLEXM 2
		(primitive_site SLICE_X60Y48 SLICEM internal 50)
		(primitive_site SLICE_X61Y48 SLICEX internal 43)
	)
	(tile 153 87 INT_X38Y50 INT 1
		(primitive_site TIEOFF_X53Y100 TIEOFF internal 3)
	)
	(tile 153 88 CLEXL_X38Y50 CLEXL 2
		(primitive_site SLICE_X62Y48 SLICEL internal 45)
		(primitive_site SLICE_X63Y48 SLICEX internal 43)
	)
	(tile 153 89 INT_BRAM_X39Y50 INT_BRAM 1
		(primitive_site TIEOFF_X55Y100 TIEOFF internal 3)
	)
	(tile 153 90 INT_INTERFACE_X39Y50 INT_INTERFACE 0
	)
	(tile 153 91 NULL_X91Y55 NULL 0
	)
	(tile 153 92 INT_X40Y50 INT 1
		(primitive_site TIEOFF_X56Y100 TIEOFF internal 3)
	)
	(tile 153 93 CLEXM_X40Y50 CLEXM 2
		(primitive_site SLICE_X64Y48 SLICEM internal 50)
		(primitive_site SLICE_X65Y48 SLICEX internal 43)
	)
	(tile 153 94 INT_X41Y50 INT 1
		(primitive_site TIEOFF_X58Y100 TIEOFF internal 3)
	)
	(tile 153 95 CLEXL_X41Y50 CLEXL 2
		(primitive_site SLICE_X66Y48 SLICEL internal 45)
		(primitive_site SLICE_X67Y48 SLICEX internal 43)
	)
	(tile 153 96 IOI_INT_X42Y50 IOI_INT 1
		(primitive_site TIEOFF_X60Y100 TIEOFF internal 3)
	)
	(tile 153 97 RIOI_X42Y50 RIOI 7
		(primitive_site OLOGIC_X17Y48 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y48 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y48 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y49 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y49 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y49 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y100 TIEOFF internal 3)
	)
	(tile 153 98 MCB_CAP_INT_X42Y50 MCB_CAP_INT 0
	)
	(tile 153 99 IOI_RTERM_X99Y55 IOI_RTERM 0
	)
	(tile 153 100 RIOB_X42Y50 RIOB 2
		(primitive_site P16 IOBS bonded 8)
		(primitive_site P15 IOBM bonded 8)
	)
	(tile 154 0 EMP_LIOB_X0Y54 EMP_LIOB 0
	)
	(tile 154 1 IOI_LTERM_X1Y54 IOI_LTERM 0
	)
	(tile 154 2 INT_X0Y49 INT 1
		(primitive_site TIEOFF_X0Y98 TIEOFF internal 3)
	)
	(tile 154 3 INT_INTERFACE_X0Y49 INT_INTERFACE 0
	)
	(tile 154 4 MCB_CAP_INT_X0Y49 MCB_CAP_INT 0
	)
	(tile 154 5 INT_X1Y49 INT 1
		(primitive_site TIEOFF_X2Y98 TIEOFF internal 3)
	)
	(tile 154 6 CLEXL_X1Y49 CLEXL 2
		(primitive_site SLICE_X0Y47 SLICEL internal 45)
		(primitive_site SLICE_X1Y47 SLICEX internal 43)
	)
	(tile 154 7 INT_X2Y49 INT 1
		(primitive_site TIEOFF_X4Y98 TIEOFF internal 3)
	)
	(tile 154 8 CLEXM_X2Y49 CLEXM 2
		(primitive_site SLICE_X2Y47 SLICEM internal 50)
		(primitive_site SLICE_X3Y47 SLICEX internal 43)
	)
	(tile 154 9 INT_BRAM_X3Y49 INT_BRAM 1
		(primitive_site TIEOFF_X6Y98 TIEOFF internal 3)
	)
	(tile 154 10 INT_INTERFACE_X3Y49 INT_INTERFACE 0
	)
	(tile 154 11 NULL_X11Y54 NULL 0
	)
	(tile 154 12 INT_X4Y49 INT 1
		(primitive_site TIEOFF_X7Y98 TIEOFF internal 3)
	)
	(tile 154 13 CLEXL_X4Y49 CLEXL 2
		(primitive_site SLICE_X4Y47 SLICEL internal 45)
		(primitive_site SLICE_X5Y47 SLICEX internal 43)
	)
	(tile 154 14 INT_X5Y49 INT 1
		(primitive_site TIEOFF_X9Y98 TIEOFF internal 3)
	)
	(tile 154 15 CLEXM_X5Y49 CLEXM 2
		(primitive_site SLICE_X6Y47 SLICEM internal 50)
		(primitive_site SLICE_X7Y47 SLICEX internal 43)
	)
	(tile 154 16 INT_X6Y49 INT 1
		(primitive_site TIEOFF_X11Y98 TIEOFF internal 3)
	)
	(tile 154 17 CLEXL_X6Y49 CLEXL 2
		(primitive_site SLICE_X8Y47 SLICEL internal 45)
		(primitive_site SLICE_X9Y47 SLICEX internal 43)
	)
	(tile 154 18 INT_X7Y49 INT 1
		(primitive_site TIEOFF_X13Y98 TIEOFF internal 3)
	)
	(tile 154 19 CLEXM_X7Y49 CLEXM 2
		(primitive_site SLICE_X10Y47 SLICEM internal 50)
		(primitive_site SLICE_X11Y47 SLICEX internal 43)
	)
	(tile 154 20 INT_X8Y49 INT 1
		(primitive_site TIEOFF_X15Y98 TIEOFF internal 3)
	)
	(tile 154 21 INT_INTERFACE_X8Y49 INT_INTERFACE 0
	)
	(tile 154 22 NULL_X22Y54 NULL 0
	)
	(tile 154 23 INT_X9Y49 INT 1
		(primitive_site TIEOFF_X16Y98 TIEOFF internal 3)
	)
	(tile 154 24 CLEXL_X9Y49 CLEXL 2
		(primitive_site SLICE_X12Y47 SLICEL internal 45)
		(primitive_site SLICE_X13Y47 SLICEX internal 43)
	)
	(tile 154 25 INT_X10Y49 INT 1
		(primitive_site TIEOFF_X17Y98 TIEOFF internal 3)
	)
	(tile 154 26 CLEXM_X10Y49 CLEXM 2
		(primitive_site SLICE_X14Y47 SLICEM internal 50)
		(primitive_site SLICE_X15Y47 SLICEX internal 43)
	)
	(tile 154 27 INT_X11Y49 INT 1
		(primitive_site TIEOFF_X18Y98 TIEOFF internal 3)
	)
	(tile 154 28 CLEXL_X11Y49 CLEXL 2
		(primitive_site SLICE_X16Y47 SLICEL internal 45)
		(primitive_site SLICE_X17Y47 SLICEX internal 43)
	)
	(tile 154 29 INT_X12Y49 INT 1
		(primitive_site TIEOFF_X19Y98 TIEOFF internal 3)
	)
	(tile 154 30 CLEXM_X12Y49 CLEXM 2
		(primitive_site SLICE_X18Y47 SLICEM internal 50)
		(primitive_site SLICE_X19Y47 SLICEX internal 43)
	)
	(tile 154 31 INT_X13Y49 INT 1
		(primitive_site TIEOFF_X20Y98 TIEOFF internal 3)
	)
	(tile 154 32 CLEXL_X13Y49 CLEXL 2
		(primitive_site SLICE_X20Y47 SLICEL internal 45)
		(primitive_site SLICE_X21Y47 SLICEX internal 43)
	)
	(tile 154 33 INT_BRAM_X14Y49 INT_BRAM 1
		(primitive_site TIEOFF_X21Y98 TIEOFF internal 3)
	)
	(tile 154 34 INT_INTERFACE_X14Y49 INT_INTERFACE 0
	)
	(tile 154 35 NULL_X35Y54 NULL 0
	)
	(tile 154 36 INT_X15Y49 INT 1
		(primitive_site TIEOFF_X22Y98 TIEOFF internal 3)
	)
	(tile 154 37 CLEXM_X15Y49 CLEXM 2
		(primitive_site SLICE_X22Y47 SLICEM internal 50)
		(primitive_site SLICE_X23Y47 SLICEX internal 43)
	)
	(tile 154 38 INT_X16Y49 INT 1
		(primitive_site TIEOFF_X23Y98 TIEOFF internal 3)
	)
	(tile 154 39 CLEXL_X16Y49 CLEXL 2
		(primitive_site SLICE_X24Y47 SLICEL internal 45)
		(primitive_site SLICE_X25Y47 SLICEX internal 43)
	)
	(tile 154 40 INT_X17Y49 INT 1
		(primitive_site TIEOFF_X24Y98 TIEOFF internal 3)
	)
	(tile 154 41 CLEXM_X17Y49 CLEXM 2
		(primitive_site SLICE_X26Y47 SLICEM internal 50)
		(primitive_site SLICE_X27Y47 SLICEX internal 43)
	)
	(tile 154 42 INT_X18Y49 INT 1
		(primitive_site TIEOFF_X25Y98 TIEOFF internal 3)
	)
	(tile 154 43 CLEXL_X18Y49 CLEXL 2
		(primitive_site SLICE_X28Y47 SLICEL internal 45)
		(primitive_site SLICE_X29Y47 SLICEX internal 43)
	)
	(tile 154 44 INT_X19Y49 INT 1
		(primitive_site TIEOFF_X26Y98 TIEOFF internal 3)
	)
	(tile 154 45 CLEXM_X19Y49 CLEXM 2
		(primitive_site SLICE_X30Y47 SLICEM internal 50)
		(primitive_site SLICE_X31Y47 SLICEX internal 43)
	)
	(tile 154 46 INT_X20Y49 INT 1
		(primitive_site TIEOFF_X28Y98 TIEOFF internal 3)
	)
	(tile 154 47 CLEXL_X20Y49 CLEXL 2
		(primitive_site SLICE_X32Y47 SLICEL internal 45)
		(primitive_site SLICE_X33Y47 SLICEX internal 43)
	)
	(tile 154 48 NULL_X48Y54 NULL 0
	)
	(tile 154 49 REG_V_X20Y49 REG_V 0
	)
	(tile 154 50 INT_X21Y49 INT 1
		(primitive_site TIEOFF_X31Y98 TIEOFF internal 3)
	)
	(tile 154 51 CLEXM_X21Y49 CLEXM 2
		(primitive_site SLICE_X34Y47 SLICEM internal 50)
		(primitive_site SLICE_X35Y47 SLICEX internal 43)
	)
	(tile 154 52 INT_X22Y49 INT 1
		(primitive_site TIEOFF_X33Y98 TIEOFF internal 3)
	)
	(tile 154 53 CLEXL_X22Y49 CLEXL 2
		(primitive_site SLICE_X36Y47 SLICEL internal 45)
		(primitive_site SLICE_X37Y47 SLICEX internal 43)
	)
	(tile 154 54 INT_X23Y49 INT 1
		(primitive_site TIEOFF_X35Y98 TIEOFF internal 3)
	)
	(tile 154 55 CLEXM_X23Y49 CLEXM 2
		(primitive_site SLICE_X38Y47 SLICEM internal 50)
		(primitive_site SLICE_X39Y47 SLICEX internal 43)
	)
	(tile 154 56 INT_X24Y49 INT 1
		(primitive_site TIEOFF_X36Y98 TIEOFF internal 3)
	)
	(tile 154 57 CLEXL_X24Y49 CLEXL 2
		(primitive_site SLICE_X40Y47 SLICEL internal 45)
		(primitive_site SLICE_X41Y47 SLICEX internal 43)
	)
	(tile 154 58 INT_X25Y49 INT 1
		(primitive_site TIEOFF_X37Y98 TIEOFF internal 3)
	)
	(tile 154 59 CLEXM_X25Y49 CLEXM 2
		(primitive_site SLICE_X42Y47 SLICEM internal 50)
		(primitive_site SLICE_X43Y47 SLICEX internal 43)
	)
	(tile 154 60 INT_X26Y49 INT 1
		(primitive_site TIEOFF_X38Y98 TIEOFF internal 3)
	)
	(tile 154 61 CLEXL_X26Y49 CLEXL 2
		(primitive_site SLICE_X44Y47 SLICEL internal 45)
		(primitive_site SLICE_X45Y47 SLICEX internal 43)
	)
	(tile 154 62 INT_BRAM_X27Y49 INT_BRAM 1
		(primitive_site TIEOFF_X39Y98 TIEOFF internal 3)
	)
	(tile 154 63 INT_INTERFACE_X27Y49 INT_INTERFACE 0
	)
	(tile 154 64 NULL_X64Y54 NULL 0
	)
	(tile 154 65 INT_X28Y49 INT 1
		(primitive_site TIEOFF_X40Y98 TIEOFF internal 3)
	)
	(tile 154 66 CLEXL_X28Y49 CLEXL 2
		(primitive_site SLICE_X46Y47 SLICEL internal 45)
		(primitive_site SLICE_X47Y47 SLICEX internal 43)
	)
	(tile 154 67 INT_X29Y49 INT 1
		(primitive_site TIEOFF_X41Y98 TIEOFF internal 3)
	)
	(tile 154 68 CLEXM_X29Y49 CLEXM 2
		(primitive_site SLICE_X48Y47 SLICEM internal 50)
		(primitive_site SLICE_X49Y47 SLICEX internal 43)
	)
	(tile 154 69 INT_X30Y49 INT 1
		(primitive_site TIEOFF_X42Y98 TIEOFF internal 3)
	)
	(tile 154 70 CLEXL_X30Y49 CLEXL 2
		(primitive_site SLICE_X50Y47 SLICEL internal 45)
		(primitive_site SLICE_X51Y47 SLICEX internal 43)
	)
	(tile 154 71 INT_X31Y49 INT 1
		(primitive_site TIEOFF_X43Y98 TIEOFF internal 3)
	)
	(tile 154 72 CLEXM_X31Y49 CLEXM 2
		(primitive_site SLICE_X52Y47 SLICEM internal 50)
		(primitive_site SLICE_X53Y47 SLICEX internal 43)
	)
	(tile 154 73 INT_X32Y49 INT 1
		(primitive_site TIEOFF_X44Y98 TIEOFF internal 3)
	)
	(tile 154 74 CLEXL_X32Y49 CLEXL 2
		(primitive_site SLICE_X54Y47 SLICEL internal 45)
		(primitive_site SLICE_X55Y47 SLICEX internal 43)
	)
	(tile 154 75 INT_X33Y49 INT 1
		(primitive_site TIEOFF_X45Y98 TIEOFF internal 3)
	)
	(tile 154 76 INT_INTERFACE_X33Y49 INT_INTERFACE 0
	)
	(tile 154 77 NULL_X77Y54 NULL 0
	)
	(tile 154 78 INT_X34Y49 INT 1
		(primitive_site TIEOFF_X46Y98 TIEOFF internal 3)
	)
	(tile 154 79 CLEXM_X34Y49 CLEXM 2
		(primitive_site SLICE_X56Y47 SLICEM internal 50)
		(primitive_site SLICE_X57Y47 SLICEX internal 43)
	)
	(tile 154 80 INT_X35Y49 INT 1
		(primitive_site TIEOFF_X48Y98 TIEOFF internal 3)
	)
	(tile 154 81 CLEXL_X35Y49 CLEXL 2
		(primitive_site SLICE_X58Y47 SLICEL internal 45)
		(primitive_site SLICE_X59Y47 SLICEX internal 43)
	)
	(tile 154 82 INT_X36Y49 INT 1
		(primitive_site TIEOFF_X50Y98 TIEOFF internal 3)
	)
	(tile 154 83 INT_INTERFACE_X36Y49 INT_INTERFACE 0
	)
	(tile 154 84 NULL_X84Y54 NULL 0
	)
	(tile 154 85 INT_X37Y49 INT 1
		(primitive_site TIEOFF_X51Y98 TIEOFF internal 3)
	)
	(tile 154 86 CLEXM_X37Y49 CLEXM 2
		(primitive_site SLICE_X60Y47 SLICEM internal 50)
		(primitive_site SLICE_X61Y47 SLICEX internal 43)
	)
	(tile 154 87 INT_X38Y49 INT 1
		(primitive_site TIEOFF_X53Y98 TIEOFF internal 3)
	)
	(tile 154 88 CLEXL_X38Y49 CLEXL 2
		(primitive_site SLICE_X62Y47 SLICEL internal 45)
		(primitive_site SLICE_X63Y47 SLICEX internal 43)
	)
	(tile 154 89 INT_BRAM_X39Y49 INT_BRAM 1
		(primitive_site TIEOFF_X55Y98 TIEOFF internal 3)
	)
	(tile 154 90 INT_INTERFACE_X39Y49 INT_INTERFACE 0
	)
	(tile 154 91 NULL_X91Y54 NULL 0
	)
	(tile 154 92 INT_X40Y49 INT 1
		(primitive_site TIEOFF_X56Y98 TIEOFF internal 3)
	)
	(tile 154 93 CLEXM_X40Y49 CLEXM 2
		(primitive_site SLICE_X64Y47 SLICEM internal 50)
		(primitive_site SLICE_X65Y47 SLICEX internal 43)
	)
	(tile 154 94 INT_X41Y49 INT 1
		(primitive_site TIEOFF_X58Y98 TIEOFF internal 3)
	)
	(tile 154 95 CLEXL_X41Y49 CLEXL 2
		(primitive_site SLICE_X66Y47 SLICEL internal 45)
		(primitive_site SLICE_X67Y47 SLICEX internal 43)
	)
	(tile 154 96 INT_X42Y49 INT 1
		(primitive_site TIEOFF_X60Y98 TIEOFF internal 3)
	)
	(tile 154 97 INT_INTERFACE_X42Y49 INT_INTERFACE 0
	)
	(tile 154 98 MCB_CAP_INT_X42Y49 MCB_CAP_INT 0
	)
	(tile 154 99 IOI_RTERM_X99Y54 IOI_RTERM 0
	)
	(tile 154 100 EMP_RIOB_X42Y49 EMP_RIOB 0
	)
	(tile 155 0 LIOB_X0Y48 LIOB 2
		(primitive_site P4 IOBM bonded 8)
		(primitive_site R4 IOBS bonded 8)
	)
	(tile 155 1 IOI_LTERM_X1Y53 IOI_LTERM 0
	)
	(tile 155 2 INT_X0Y48 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X0Y96 TIEOFF internal 3)
	)
	(tile 155 3 LIOI_BRK_X0Y48 LIOI_BRK 7
		(primitive_site OLOGIC_X0Y46 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y46 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y46 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y47 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y47 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y47 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y96 TIEOFF internal 3)
	)
	(tile 155 4 MCB_CAP_INT_X0Y48 MCB_CAP_INT 0
	)
	(tile 155 5 INT_X1Y48 INT_BRK 1
		(primitive_site TIEOFF_X2Y96 TIEOFF internal 3)
	)
	(tile 155 6 CLEXL_X1Y48 CLEXL 2
		(primitive_site SLICE_X0Y46 SLICEL internal 45)
		(primitive_site SLICE_X1Y46 SLICEX internal 43)
	)
	(tile 155 7 INT_X2Y48 INT_BRK 1
		(primitive_site TIEOFF_X4Y96 TIEOFF internal 3)
	)
	(tile 155 8 CLEXM_X2Y48 CLEXM 2
		(primitive_site SLICE_X2Y46 SLICEM internal 50)
		(primitive_site SLICE_X3Y46 SLICEX internal 43)
	)
	(tile 155 9 INT_BRAM_BRK_X3Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y96 TIEOFF internal 3)
	)
	(tile 155 10 INT_INTERFACE_X3Y48 INT_INTERFACE 0
	)
	(tile 155 11 BRAMSITE2_X3Y48 BRAMSITE2 3
		(primitive_site RAMB16_X0Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y25 RAMB8BWER internal 110)
	)
	(tile 155 12 INT_X4Y48 INT_BRK 1
		(primitive_site TIEOFF_X7Y96 TIEOFF internal 3)
	)
	(tile 155 13 CLEXL_X4Y48 CLEXL 2
		(primitive_site SLICE_X4Y46 SLICEL internal 45)
		(primitive_site SLICE_X5Y46 SLICEX internal 43)
	)
	(tile 155 14 INT_X5Y48 INT_BRK 1
		(primitive_site TIEOFF_X9Y96 TIEOFF internal 3)
	)
	(tile 155 15 CLEXM_X5Y48 CLEXM 2
		(primitive_site SLICE_X6Y46 SLICEM internal 50)
		(primitive_site SLICE_X7Y46 SLICEX internal 43)
	)
	(tile 155 16 INT_X6Y48 INT_BRK 1
		(primitive_site TIEOFF_X11Y96 TIEOFF internal 3)
	)
	(tile 155 17 CLEXL_X6Y48 CLEXL 2
		(primitive_site SLICE_X8Y46 SLICEL internal 45)
		(primitive_site SLICE_X9Y46 SLICEX internal 43)
	)
	(tile 155 18 INT_X7Y48 INT_BRK 1
		(primitive_site TIEOFF_X13Y96 TIEOFF internal 3)
	)
	(tile 155 19 CLEXM_X7Y48 CLEXM 2
		(primitive_site SLICE_X10Y46 SLICEM internal 50)
		(primitive_site SLICE_X11Y46 SLICEX internal 43)
	)
	(tile 155 20 INT_X8Y48 INT_BRK 1
		(primitive_site TIEOFF_X15Y96 TIEOFF internal 3)
	)
	(tile 155 21 INT_INTERFACE_X8Y48 INT_INTERFACE 0
	)
	(tile 155 22 MACCSITE2_X8Y48 MACCSITE2 1
		(primitive_site DSP48_X0Y12 DSP48A1 internal 346)
	)
	(tile 155 23 INT_X9Y48 INT_BRK 1
		(primitive_site TIEOFF_X16Y96 TIEOFF internal 3)
	)
	(tile 155 24 CLEXL_X9Y48 CLEXL 2
		(primitive_site SLICE_X12Y46 SLICEL internal 45)
		(primitive_site SLICE_X13Y46 SLICEX internal 43)
	)
	(tile 155 25 INT_X10Y48 INT_BRK 1
		(primitive_site TIEOFF_X17Y96 TIEOFF internal 3)
	)
	(tile 155 26 CLEXM_X10Y48 CLEXM 2
		(primitive_site SLICE_X14Y46 SLICEM internal 50)
		(primitive_site SLICE_X15Y46 SLICEX internal 43)
	)
	(tile 155 27 INT_X11Y48 INT_BRK 1
		(primitive_site TIEOFF_X18Y96 TIEOFF internal 3)
	)
	(tile 155 28 CLEXL_X11Y48 CLEXL 2
		(primitive_site SLICE_X16Y46 SLICEL internal 45)
		(primitive_site SLICE_X17Y46 SLICEX internal 43)
	)
	(tile 155 29 INT_X12Y48 INT_BRK 1
		(primitive_site TIEOFF_X19Y96 TIEOFF internal 3)
	)
	(tile 155 30 CLEXM_X12Y48 CLEXM 2
		(primitive_site SLICE_X18Y46 SLICEM internal 50)
		(primitive_site SLICE_X19Y46 SLICEX internal 43)
	)
	(tile 155 31 INT_X13Y48 INT_BRK 1
		(primitive_site TIEOFF_X20Y96 TIEOFF internal 3)
	)
	(tile 155 32 CLEXL_X13Y48 CLEXL 2
		(primitive_site SLICE_X20Y46 SLICEL internal 45)
		(primitive_site SLICE_X21Y46 SLICEX internal 43)
	)
	(tile 155 33 INT_BRAM_BRK_X14Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y96 TIEOFF internal 3)
	)
	(tile 155 34 INT_INTERFACE_X14Y48 INT_INTERFACE 0
	)
	(tile 155 35 BRAMSITE2_X14Y48 BRAMSITE2 3
		(primitive_site RAMB16_X1Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y25 RAMB8BWER internal 110)
	)
	(tile 155 36 INT_X15Y48 INT_BRK 1
		(primitive_site TIEOFF_X22Y96 TIEOFF internal 3)
	)
	(tile 155 37 CLEXM_X15Y48 CLEXM 2
		(primitive_site SLICE_X22Y46 SLICEM internal 50)
		(primitive_site SLICE_X23Y46 SLICEX internal 43)
	)
	(tile 155 38 INT_X16Y48 INT_BRK 1
		(primitive_site TIEOFF_X23Y96 TIEOFF internal 3)
	)
	(tile 155 39 CLEXL_X16Y48 CLEXL 2
		(primitive_site SLICE_X24Y46 SLICEL internal 45)
		(primitive_site SLICE_X25Y46 SLICEX internal 43)
	)
	(tile 155 40 INT_X17Y48 INT_BRK 1
		(primitive_site TIEOFF_X24Y96 TIEOFF internal 3)
	)
	(tile 155 41 CLEXM_X17Y48 CLEXM 2
		(primitive_site SLICE_X26Y46 SLICEM internal 50)
		(primitive_site SLICE_X27Y46 SLICEX internal 43)
	)
	(tile 155 42 INT_X18Y48 INT_BRK 1
		(primitive_site TIEOFF_X25Y96 TIEOFF internal 3)
	)
	(tile 155 43 CLEXL_X18Y48 CLEXL 2
		(primitive_site SLICE_X28Y46 SLICEL internal 45)
		(primitive_site SLICE_X29Y46 SLICEX internal 43)
	)
	(tile 155 44 INT_X19Y48 INT_BRK 1
		(primitive_site TIEOFF_X26Y96 TIEOFF internal 3)
	)
	(tile 155 45 CLEXM_X19Y48 CLEXM 2
		(primitive_site SLICE_X30Y46 SLICEM internal 50)
		(primitive_site SLICE_X31Y46 SLICEX internal 43)
	)
	(tile 155 46 INT_X20Y48 INT_BRK 1
		(primitive_site TIEOFF_X28Y96 TIEOFF internal 3)
	)
	(tile 155 47 CLEXL_X20Y48 CLEXL 2
		(primitive_site SLICE_X32Y46 SLICEL internal 45)
		(primitive_site SLICE_X33Y46 SLICEX internal 43)
	)
	(tile 155 48 NULL_X48Y53 NULL 0
	)
	(tile 155 49 REG_V_HCLKBUF_BOT_X20Y48 REG_V_HCLKBUF_BOT 0
	)
	(tile 155 50 INT_X21Y48 INT_BRK 1
		(primitive_site TIEOFF_X31Y96 TIEOFF internal 3)
	)
	(tile 155 51 CLEXM_X21Y48 CLEXM 2
		(primitive_site SLICE_X34Y46 SLICEM internal 50)
		(primitive_site SLICE_X35Y46 SLICEX internal 43)
	)
	(tile 155 52 INT_X22Y48 INT_BRK 1
		(primitive_site TIEOFF_X33Y96 TIEOFF internal 3)
	)
	(tile 155 53 CLEXL_X22Y48 CLEXL 2
		(primitive_site SLICE_X36Y46 SLICEL internal 45)
		(primitive_site SLICE_X37Y46 SLICEX internal 43)
	)
	(tile 155 54 INT_X23Y48 INT_BRK 1
		(primitive_site TIEOFF_X35Y96 TIEOFF internal 3)
	)
	(tile 155 55 CLEXM_X23Y48 CLEXM 2
		(primitive_site SLICE_X38Y46 SLICEM internal 50)
		(primitive_site SLICE_X39Y46 SLICEX internal 43)
	)
	(tile 155 56 INT_X24Y48 INT_BRK 1
		(primitive_site TIEOFF_X36Y96 TIEOFF internal 3)
	)
	(tile 155 57 CLEXL_X24Y48 CLEXL 2
		(primitive_site SLICE_X40Y46 SLICEL internal 45)
		(primitive_site SLICE_X41Y46 SLICEX internal 43)
	)
	(tile 155 58 INT_X25Y48 INT_BRK 1
		(primitive_site TIEOFF_X37Y96 TIEOFF internal 3)
	)
	(tile 155 59 CLEXM_X25Y48 CLEXM 2
		(primitive_site SLICE_X42Y46 SLICEM internal 50)
		(primitive_site SLICE_X43Y46 SLICEX internal 43)
	)
	(tile 155 60 INT_X26Y48 INT_BRK 1
		(primitive_site TIEOFF_X38Y96 TIEOFF internal 3)
	)
	(tile 155 61 CLEXL_X26Y48 CLEXL 2
		(primitive_site SLICE_X44Y46 SLICEL internal 45)
		(primitive_site SLICE_X45Y46 SLICEX internal 43)
	)
	(tile 155 62 INT_BRAM_BRK_X27Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y96 TIEOFF internal 3)
	)
	(tile 155 63 INT_INTERFACE_X27Y48 INT_INTERFACE 0
	)
	(tile 155 64 BRAMSITE2_X27Y48 BRAMSITE2 3
		(primitive_site RAMB16_X2Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y25 RAMB8BWER internal 110)
	)
	(tile 155 65 INT_X28Y48 INT_BRK 1
		(primitive_site TIEOFF_X40Y96 TIEOFF internal 3)
	)
	(tile 155 66 CLEXL_X28Y48 CLEXL 2
		(primitive_site SLICE_X46Y46 SLICEL internal 45)
		(primitive_site SLICE_X47Y46 SLICEX internal 43)
	)
	(tile 155 67 INT_X29Y48 INT_BRK 1
		(primitive_site TIEOFF_X41Y96 TIEOFF internal 3)
	)
	(tile 155 68 CLEXM_X29Y48 CLEXM 2
		(primitive_site SLICE_X48Y46 SLICEM internal 50)
		(primitive_site SLICE_X49Y46 SLICEX internal 43)
	)
	(tile 155 69 INT_X30Y48 INT_BRK 1
		(primitive_site TIEOFF_X42Y96 TIEOFF internal 3)
	)
	(tile 155 70 CLEXL_X30Y48 CLEXL 2
		(primitive_site SLICE_X50Y46 SLICEL internal 45)
		(primitive_site SLICE_X51Y46 SLICEX internal 43)
	)
	(tile 155 71 INT_X31Y48 INT_BRK 1
		(primitive_site TIEOFF_X43Y96 TIEOFF internal 3)
	)
	(tile 155 72 CLEXM_X31Y48 CLEXM 2
		(primitive_site SLICE_X52Y46 SLICEM internal 50)
		(primitive_site SLICE_X53Y46 SLICEX internal 43)
	)
	(tile 155 73 INT_X32Y48 INT_BRK 1
		(primitive_site TIEOFF_X44Y96 TIEOFF internal 3)
	)
	(tile 155 74 CLEXL_X32Y48 CLEXL 2
		(primitive_site SLICE_X54Y46 SLICEL internal 45)
		(primitive_site SLICE_X55Y46 SLICEX internal 43)
	)
	(tile 155 75 INT_X33Y48 INT_BRK 1
		(primitive_site TIEOFF_X45Y96 TIEOFF internal 3)
	)
	(tile 155 76 INT_INTERFACE_X33Y48 INT_INTERFACE 0
	)
	(tile 155 77 MACCSITE2_X33Y48 MACCSITE2 1
		(primitive_site DSP48_X1Y12 DSP48A1 internal 346)
	)
	(tile 155 78 INT_X34Y48 INT_BRK 1
		(primitive_site TIEOFF_X46Y96 TIEOFF internal 3)
	)
	(tile 155 79 CLEXM_X34Y48 CLEXM 2
		(primitive_site SLICE_X56Y46 SLICEM internal 50)
		(primitive_site SLICE_X57Y46 SLICEX internal 43)
	)
	(tile 155 80 INT_X35Y48 INT_BRK 1
		(primitive_site TIEOFF_X48Y96 TIEOFF internal 3)
	)
	(tile 155 81 CLEXL_X35Y48 CLEXL 2
		(primitive_site SLICE_X58Y46 SLICEL internal 45)
		(primitive_site SLICE_X59Y46 SLICEX internal 43)
	)
	(tile 155 82 INT_X36Y48 INT_BRK 1
		(primitive_site TIEOFF_X50Y96 TIEOFF internal 3)
	)
	(tile 155 83 INT_INTERFACE_X36Y48 INT_INTERFACE 0
	)
	(tile 155 84 MACCSITE2_X36Y48 MACCSITE2 1
		(primitive_site DSP48_X2Y12 DSP48A1 internal 346)
	)
	(tile 155 85 INT_X37Y48 INT_BRK 1
		(primitive_site TIEOFF_X51Y96 TIEOFF internal 3)
	)
	(tile 155 86 CLEXM_X37Y48 CLEXM 2
		(primitive_site SLICE_X60Y46 SLICEM internal 50)
		(primitive_site SLICE_X61Y46 SLICEX internal 43)
	)
	(tile 155 87 INT_X38Y48 INT_BRK 1
		(primitive_site TIEOFF_X53Y96 TIEOFF internal 3)
	)
	(tile 155 88 CLEXL_X38Y48 CLEXL 2
		(primitive_site SLICE_X62Y46 SLICEL internal 45)
		(primitive_site SLICE_X63Y46 SLICEX internal 43)
	)
	(tile 155 89 INT_BRAM_BRK_X39Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y96 TIEOFF internal 3)
	)
	(tile 155 90 INT_INTERFACE_X39Y48 INT_INTERFACE 0
	)
	(tile 155 91 BRAMSITE2_X39Y48 BRAMSITE2 3
		(primitive_site RAMB16_X3Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y25 RAMB8BWER internal 110)
	)
	(tile 155 92 INT_X40Y48 INT_BRK 1
		(primitive_site TIEOFF_X56Y96 TIEOFF internal 3)
	)
	(tile 155 93 CLEXM_X40Y48 CLEXM 2
		(primitive_site SLICE_X64Y46 SLICEM internal 50)
		(primitive_site SLICE_X65Y46 SLICEX internal 43)
	)
	(tile 155 94 INT_X41Y48 INT_BRK 1
		(primitive_site TIEOFF_X58Y96 TIEOFF internal 3)
	)
	(tile 155 95 CLEXL_X41Y48 CLEXL 2
		(primitive_site SLICE_X66Y46 SLICEL internal 45)
		(primitive_site SLICE_X67Y46 SLICEX internal 43)
	)
	(tile 155 96 INT_X42Y48 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X60Y96 TIEOFF internal 3)
	)
	(tile 155 97 RIOI_BRK_X42Y48 RIOI_BRK 7
		(primitive_site OLOGIC_X17Y46 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y46 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y46 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y47 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y47 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y47 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y96 TIEOFF internal 3)
	)
	(tile 155 98 MCB_CAP_INT_X42Y48 MCB_CAP_INT 0
	)
	(tile 155 99 IOI_RTERM_X99Y53 IOI_RTERM 0
	)
	(tile 155 100 RIOB_X42Y48 RIOB 2
		(primitive_site AA22 IOBS bonded 8)
		(primitive_site AA21 IOBM bonded 8)
	)
	(tile 156 0 EMP_LIOB_X0Y52 EMP_LIOB 0
	)
	(tile 156 1 IOI_LTERM_X1Y52 IOI_LTERM 0
	)
	(tile 156 2 INT_X0Y47 INT 1
		(primitive_site TIEOFF_X0Y94 TIEOFF internal 3)
	)
	(tile 156 3 INT_INTERFACE_X0Y47 INT_INTERFACE 0
	)
	(tile 156 4 MCB_CAP_INT_X0Y47 MCB_CAP_INT 0
	)
	(tile 156 5 INT_X1Y47 INT 1
		(primitive_site TIEOFF_X2Y94 TIEOFF internal 3)
	)
	(tile 156 6 CLEXL_X1Y47 CLEXL 2
		(primitive_site SLICE_X0Y45 SLICEL internal 45)
		(primitive_site SLICE_X1Y45 SLICEX internal 43)
	)
	(tile 156 7 INT_X2Y47 INT 1
		(primitive_site TIEOFF_X4Y94 TIEOFF internal 3)
	)
	(tile 156 8 CLEXM_X2Y47 CLEXM 2
		(primitive_site SLICE_X2Y45 SLICEM internal 50)
		(primitive_site SLICE_X3Y45 SLICEX internal 43)
	)
	(tile 156 9 INT_BRAM_X3Y47 INT_BRAM 1
		(primitive_site TIEOFF_X6Y94 TIEOFF internal 3)
	)
	(tile 156 10 INT_INTERFACE_X3Y47 INT_INTERFACE 0
	)
	(tile 156 11 NULL_X11Y52 NULL 0
	)
	(tile 156 12 INT_X4Y47 INT 1
		(primitive_site TIEOFF_X7Y94 TIEOFF internal 3)
	)
	(tile 156 13 CLEXL_X4Y47 CLEXL 2
		(primitive_site SLICE_X4Y45 SLICEL internal 45)
		(primitive_site SLICE_X5Y45 SLICEX internal 43)
	)
	(tile 156 14 INT_X5Y47 INT 1
		(primitive_site TIEOFF_X9Y94 TIEOFF internal 3)
	)
	(tile 156 15 CLEXM_X5Y47 CLEXM 2
		(primitive_site SLICE_X6Y45 SLICEM internal 50)
		(primitive_site SLICE_X7Y45 SLICEX internal 43)
	)
	(tile 156 16 INT_X6Y47 INT 1
		(primitive_site TIEOFF_X11Y94 TIEOFF internal 3)
	)
	(tile 156 17 CLEXL_X6Y47 CLEXL 2
		(primitive_site SLICE_X8Y45 SLICEL internal 45)
		(primitive_site SLICE_X9Y45 SLICEX internal 43)
	)
	(tile 156 18 INT_X7Y47 INT 1
		(primitive_site TIEOFF_X13Y94 TIEOFF internal 3)
	)
	(tile 156 19 CLEXM_X7Y47 CLEXM 2
		(primitive_site SLICE_X10Y45 SLICEM internal 50)
		(primitive_site SLICE_X11Y45 SLICEX internal 43)
	)
	(tile 156 20 INT_X8Y47 INT 1
		(primitive_site TIEOFF_X15Y94 TIEOFF internal 3)
	)
	(tile 156 21 INT_INTERFACE_X8Y47 INT_INTERFACE 0
	)
	(tile 156 22 NULL_X22Y52 NULL 0
	)
	(tile 156 23 INT_X9Y47 INT 1
		(primitive_site TIEOFF_X16Y94 TIEOFF internal 3)
	)
	(tile 156 24 CLEXL_X9Y47 CLEXL 2
		(primitive_site SLICE_X12Y45 SLICEL internal 45)
		(primitive_site SLICE_X13Y45 SLICEX internal 43)
	)
	(tile 156 25 INT_X10Y47 INT 1
		(primitive_site TIEOFF_X17Y94 TIEOFF internal 3)
	)
	(tile 156 26 CLEXM_X10Y47 CLEXM 2
		(primitive_site SLICE_X14Y45 SLICEM internal 50)
		(primitive_site SLICE_X15Y45 SLICEX internal 43)
	)
	(tile 156 27 INT_X11Y47 INT 1
		(primitive_site TIEOFF_X18Y94 TIEOFF internal 3)
	)
	(tile 156 28 CLEXL_X11Y47 CLEXL 2
		(primitive_site SLICE_X16Y45 SLICEL internal 45)
		(primitive_site SLICE_X17Y45 SLICEX internal 43)
	)
	(tile 156 29 INT_X12Y47 INT 1
		(primitive_site TIEOFF_X19Y94 TIEOFF internal 3)
	)
	(tile 156 30 CLEXM_X12Y47 CLEXM 2
		(primitive_site SLICE_X18Y45 SLICEM internal 50)
		(primitive_site SLICE_X19Y45 SLICEX internal 43)
	)
	(tile 156 31 INT_X13Y47 INT 1
		(primitive_site TIEOFF_X20Y94 TIEOFF internal 3)
	)
	(tile 156 32 CLEXL_X13Y47 CLEXL 2
		(primitive_site SLICE_X20Y45 SLICEL internal 45)
		(primitive_site SLICE_X21Y45 SLICEX internal 43)
	)
	(tile 156 33 INT_BRAM_X14Y47 INT_BRAM 1
		(primitive_site TIEOFF_X21Y94 TIEOFF internal 3)
	)
	(tile 156 34 INT_INTERFACE_X14Y47 INT_INTERFACE 0
	)
	(tile 156 35 NULL_X35Y52 NULL 0
	)
	(tile 156 36 INT_X15Y47 INT 1
		(primitive_site TIEOFF_X22Y94 TIEOFF internal 3)
	)
	(tile 156 37 CLEXM_X15Y47 CLEXM 2
		(primitive_site SLICE_X22Y45 SLICEM internal 50)
		(primitive_site SLICE_X23Y45 SLICEX internal 43)
	)
	(tile 156 38 INT_X16Y47 INT 1
		(primitive_site TIEOFF_X23Y94 TIEOFF internal 3)
	)
	(tile 156 39 CLEXL_X16Y47 CLEXL 2
		(primitive_site SLICE_X24Y45 SLICEL internal 45)
		(primitive_site SLICE_X25Y45 SLICEX internal 43)
	)
	(tile 156 40 INT_X17Y47 INT 1
		(primitive_site TIEOFF_X24Y94 TIEOFF internal 3)
	)
	(tile 156 41 CLEXM_X17Y47 CLEXM 2
		(primitive_site SLICE_X26Y45 SLICEM internal 50)
		(primitive_site SLICE_X27Y45 SLICEX internal 43)
	)
	(tile 156 42 INT_X18Y47 INT 1
		(primitive_site TIEOFF_X25Y94 TIEOFF internal 3)
	)
	(tile 156 43 CLEXL_X18Y47 CLEXL 2
		(primitive_site SLICE_X28Y45 SLICEL internal 45)
		(primitive_site SLICE_X29Y45 SLICEX internal 43)
	)
	(tile 156 44 INT_X19Y47 INT 1
		(primitive_site TIEOFF_X26Y94 TIEOFF internal 3)
	)
	(tile 156 45 CLEXM_X19Y47 CLEXM 2
		(primitive_site SLICE_X30Y45 SLICEM internal 50)
		(primitive_site SLICE_X31Y45 SLICEX internal 43)
	)
	(tile 156 46 INT_X20Y47 INT 1
		(primitive_site TIEOFF_X28Y94 TIEOFF internal 3)
	)
	(tile 156 47 CLEXL_X20Y47 CLEXL 2
		(primitive_site SLICE_X32Y45 SLICEL internal 45)
		(primitive_site SLICE_X33Y45 SLICEX internal 43)
	)
	(tile 156 48 NULL_X48Y52 NULL 0
	)
	(tile 156 49 REG_V_MIDBUF_BOT_X20Y47 REG_V_MIDBUF_BOT 0
	)
	(tile 156 50 INT_X21Y47 INT 1
		(primitive_site TIEOFF_X31Y94 TIEOFF internal 3)
	)
	(tile 156 51 CLEXM_X21Y47 CLEXM 2
		(primitive_site SLICE_X34Y45 SLICEM internal 50)
		(primitive_site SLICE_X35Y45 SLICEX internal 43)
	)
	(tile 156 52 INT_X22Y47 INT 1
		(primitive_site TIEOFF_X33Y94 TIEOFF internal 3)
	)
	(tile 156 53 CLEXL_X22Y47 CLEXL 2
		(primitive_site SLICE_X36Y45 SLICEL internal 45)
		(primitive_site SLICE_X37Y45 SLICEX internal 43)
	)
	(tile 156 54 INT_X23Y47 INT 1
		(primitive_site TIEOFF_X35Y94 TIEOFF internal 3)
	)
	(tile 156 55 CLEXM_X23Y47 CLEXM 2
		(primitive_site SLICE_X38Y45 SLICEM internal 50)
		(primitive_site SLICE_X39Y45 SLICEX internal 43)
	)
	(tile 156 56 INT_X24Y47 INT 1
		(primitive_site TIEOFF_X36Y94 TIEOFF internal 3)
	)
	(tile 156 57 CLEXL_X24Y47 CLEXL 2
		(primitive_site SLICE_X40Y45 SLICEL internal 45)
		(primitive_site SLICE_X41Y45 SLICEX internal 43)
	)
	(tile 156 58 INT_X25Y47 INT 1
		(primitive_site TIEOFF_X37Y94 TIEOFF internal 3)
	)
	(tile 156 59 CLEXM_X25Y47 CLEXM 2
		(primitive_site SLICE_X42Y45 SLICEM internal 50)
		(primitive_site SLICE_X43Y45 SLICEX internal 43)
	)
	(tile 156 60 INT_X26Y47 INT 1
		(primitive_site TIEOFF_X38Y94 TIEOFF internal 3)
	)
	(tile 156 61 CLEXL_X26Y47 CLEXL 2
		(primitive_site SLICE_X44Y45 SLICEL internal 45)
		(primitive_site SLICE_X45Y45 SLICEX internal 43)
	)
	(tile 156 62 INT_BRAM_X27Y47 INT_BRAM 1
		(primitive_site TIEOFF_X39Y94 TIEOFF internal 3)
	)
	(tile 156 63 INT_INTERFACE_X27Y47 INT_INTERFACE 0
	)
	(tile 156 64 NULL_X64Y52 NULL 0
	)
	(tile 156 65 INT_X28Y47 INT 1
		(primitive_site TIEOFF_X40Y94 TIEOFF internal 3)
	)
	(tile 156 66 CLEXL_X28Y47 CLEXL 2
		(primitive_site SLICE_X46Y45 SLICEL internal 45)
		(primitive_site SLICE_X47Y45 SLICEX internal 43)
	)
	(tile 156 67 INT_X29Y47 INT 1
		(primitive_site TIEOFF_X41Y94 TIEOFF internal 3)
	)
	(tile 156 68 CLEXM_X29Y47 CLEXM 2
		(primitive_site SLICE_X48Y45 SLICEM internal 50)
		(primitive_site SLICE_X49Y45 SLICEX internal 43)
	)
	(tile 156 69 INT_X30Y47 INT 1
		(primitive_site TIEOFF_X42Y94 TIEOFF internal 3)
	)
	(tile 156 70 CLEXL_X30Y47 CLEXL 2
		(primitive_site SLICE_X50Y45 SLICEL internal 45)
		(primitive_site SLICE_X51Y45 SLICEX internal 43)
	)
	(tile 156 71 INT_X31Y47 INT 1
		(primitive_site TIEOFF_X43Y94 TIEOFF internal 3)
	)
	(tile 156 72 CLEXM_X31Y47 CLEXM 2
		(primitive_site SLICE_X52Y45 SLICEM internal 50)
		(primitive_site SLICE_X53Y45 SLICEX internal 43)
	)
	(tile 156 73 INT_X32Y47 INT 1
		(primitive_site TIEOFF_X44Y94 TIEOFF internal 3)
	)
	(tile 156 74 CLEXL_X32Y47 CLEXL 2
		(primitive_site SLICE_X54Y45 SLICEL internal 45)
		(primitive_site SLICE_X55Y45 SLICEX internal 43)
	)
	(tile 156 75 INT_X33Y47 INT 1
		(primitive_site TIEOFF_X45Y94 TIEOFF internal 3)
	)
	(tile 156 76 INT_INTERFACE_X33Y47 INT_INTERFACE 0
	)
	(tile 156 77 NULL_X77Y52 NULL 0
	)
	(tile 156 78 INT_X34Y47 INT 1
		(primitive_site TIEOFF_X46Y94 TIEOFF internal 3)
	)
	(tile 156 79 CLEXM_X34Y47 CLEXM 2
		(primitive_site SLICE_X56Y45 SLICEM internal 50)
		(primitive_site SLICE_X57Y45 SLICEX internal 43)
	)
	(tile 156 80 INT_X35Y47 INT 1
		(primitive_site TIEOFF_X48Y94 TIEOFF internal 3)
	)
	(tile 156 81 CLEXL_X35Y47 CLEXL 2
		(primitive_site SLICE_X58Y45 SLICEL internal 45)
		(primitive_site SLICE_X59Y45 SLICEX internal 43)
	)
	(tile 156 82 INT_X36Y47 INT 1
		(primitive_site TIEOFF_X50Y94 TIEOFF internal 3)
	)
	(tile 156 83 INT_INTERFACE_X36Y47 INT_INTERFACE 0
	)
	(tile 156 84 NULL_X84Y52 NULL 0
	)
	(tile 156 85 INT_X37Y47 INT 1
		(primitive_site TIEOFF_X51Y94 TIEOFF internal 3)
	)
	(tile 156 86 CLEXM_X37Y47 CLEXM 2
		(primitive_site SLICE_X60Y45 SLICEM internal 50)
		(primitive_site SLICE_X61Y45 SLICEX internal 43)
	)
	(tile 156 87 INT_X38Y47 INT 1
		(primitive_site TIEOFF_X53Y94 TIEOFF internal 3)
	)
	(tile 156 88 CLEXL_X38Y47 CLEXL 2
		(primitive_site SLICE_X62Y45 SLICEL internal 45)
		(primitive_site SLICE_X63Y45 SLICEX internal 43)
	)
	(tile 156 89 INT_BRAM_X39Y47 INT_BRAM 1
		(primitive_site TIEOFF_X55Y94 TIEOFF internal 3)
	)
	(tile 156 90 INT_INTERFACE_X39Y47 INT_INTERFACE 0
	)
	(tile 156 91 NULL_X91Y52 NULL 0
	)
	(tile 156 92 INT_X40Y47 INT 1
		(primitive_site TIEOFF_X56Y94 TIEOFF internal 3)
	)
	(tile 156 93 CLEXM_X40Y47 CLEXM 2
		(primitive_site SLICE_X64Y45 SLICEM internal 50)
		(primitive_site SLICE_X65Y45 SLICEX internal 43)
	)
	(tile 156 94 INT_X41Y47 INT 1
		(primitive_site TIEOFF_X58Y94 TIEOFF internal 3)
	)
	(tile 156 95 CLEXL_X41Y47 CLEXL 2
		(primitive_site SLICE_X66Y45 SLICEL internal 45)
		(primitive_site SLICE_X67Y45 SLICEX internal 43)
	)
	(tile 156 96 INT_X42Y47 INT 1
		(primitive_site TIEOFF_X60Y94 TIEOFF internal 3)
	)
	(tile 156 97 INT_INTERFACE_X42Y47 INT_INTERFACE 0
	)
	(tile 156 98 MCB_CAP_INT_X42Y47 MCB_CAP_INT 0
	)
	(tile 156 99 IOI_RTERM_X99Y52 IOI_RTERM 0
	)
	(tile 156 100 EMP_RIOB_X42Y47 EMP_RIOB 0
	)
	(tile 157 0 LIOB_X0Y46 LIOB 2
		(primitive_site T6 IOBM bonded 8)
		(primitive_site T5 IOBS bonded 8)
	)
	(tile 157 1 IOI_LTERM_X1Y51 IOI_LTERM 0
	)
	(tile 157 2 LIOI_INT_X0Y46 LIOI_INT 1
		(primitive_site TIEOFF_X0Y92 TIEOFF internal 3)
	)
	(tile 157 3 LIOI_X0Y46 LIOI 7
		(primitive_site OLOGIC_X0Y44 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y44 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y44 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y45 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y45 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y45 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y92 TIEOFF internal 3)
	)
	(tile 157 4 MCB_CAP_INT_X0Y46 MCB_CAP_INT 0
	)
	(tile 157 5 INT_X1Y46 INT 1
		(primitive_site TIEOFF_X2Y92 TIEOFF internal 3)
	)
	(tile 157 6 CLEXL_X1Y46 CLEXL 2
		(primitive_site SLICE_X0Y44 SLICEL internal 45)
		(primitive_site SLICE_X1Y44 SLICEX internal 43)
	)
	(tile 157 7 INT_X2Y46 INT 1
		(primitive_site TIEOFF_X4Y92 TIEOFF internal 3)
	)
	(tile 157 8 CLEXM_X2Y46 CLEXM 2
		(primitive_site SLICE_X2Y44 SLICEM internal 50)
		(primitive_site SLICE_X3Y44 SLICEX internal 43)
	)
	(tile 157 9 INT_BRAM_X3Y46 INT_BRAM 1
		(primitive_site TIEOFF_X6Y92 TIEOFF internal 3)
	)
	(tile 157 10 INT_INTERFACE_X3Y46 INT_INTERFACE 0
	)
	(tile 157 11 NULL_X11Y51 NULL 0
	)
	(tile 157 12 INT_X4Y46 INT 1
		(primitive_site TIEOFF_X7Y92 TIEOFF internal 3)
	)
	(tile 157 13 CLEXL_X4Y46 CLEXL 2
		(primitive_site SLICE_X4Y44 SLICEL internal 45)
		(primitive_site SLICE_X5Y44 SLICEX internal 43)
	)
	(tile 157 14 INT_X5Y46 INT 1
		(primitive_site TIEOFF_X9Y92 TIEOFF internal 3)
	)
	(tile 157 15 CLEXM_X5Y46 CLEXM 2
		(primitive_site SLICE_X6Y44 SLICEM internal 50)
		(primitive_site SLICE_X7Y44 SLICEX internal 43)
	)
	(tile 157 16 INT_X6Y46 INT 1
		(primitive_site TIEOFF_X11Y92 TIEOFF internal 3)
	)
	(tile 157 17 CLEXL_X6Y46 CLEXL 2
		(primitive_site SLICE_X8Y44 SLICEL internal 45)
		(primitive_site SLICE_X9Y44 SLICEX internal 43)
	)
	(tile 157 18 INT_X7Y46 INT 1
		(primitive_site TIEOFF_X13Y92 TIEOFF internal 3)
	)
	(tile 157 19 CLEXM_X7Y46 CLEXM 2
		(primitive_site SLICE_X10Y44 SLICEM internal 50)
		(primitive_site SLICE_X11Y44 SLICEX internal 43)
	)
	(tile 157 20 INT_X8Y46 INT 1
		(primitive_site TIEOFF_X15Y92 TIEOFF internal 3)
	)
	(tile 157 21 INT_INTERFACE_X8Y46 INT_INTERFACE 0
	)
	(tile 157 22 NULL_X22Y51 NULL 0
	)
	(tile 157 23 INT_X9Y46 INT 1
		(primitive_site TIEOFF_X16Y92 TIEOFF internal 3)
	)
	(tile 157 24 CLEXL_X9Y46 CLEXL 2
		(primitive_site SLICE_X12Y44 SLICEL internal 45)
		(primitive_site SLICE_X13Y44 SLICEX internal 43)
	)
	(tile 157 25 INT_X10Y46 INT 1
		(primitive_site TIEOFF_X17Y92 TIEOFF internal 3)
	)
	(tile 157 26 CLEXM_X10Y46 CLEXM 2
		(primitive_site SLICE_X14Y44 SLICEM internal 50)
		(primitive_site SLICE_X15Y44 SLICEX internal 43)
	)
	(tile 157 27 INT_X11Y46 INT 1
		(primitive_site TIEOFF_X18Y92 TIEOFF internal 3)
	)
	(tile 157 28 CLEXL_X11Y46 CLEXL 2
		(primitive_site SLICE_X16Y44 SLICEL internal 45)
		(primitive_site SLICE_X17Y44 SLICEX internal 43)
	)
	(tile 157 29 INT_X12Y46 INT 1
		(primitive_site TIEOFF_X19Y92 TIEOFF internal 3)
	)
	(tile 157 30 CLEXM_X12Y46 CLEXM 2
		(primitive_site SLICE_X18Y44 SLICEM internal 50)
		(primitive_site SLICE_X19Y44 SLICEX internal 43)
	)
	(tile 157 31 INT_X13Y46 INT 1
		(primitive_site TIEOFF_X20Y92 TIEOFF internal 3)
	)
	(tile 157 32 CLEXL_X13Y46 CLEXL 2
		(primitive_site SLICE_X20Y44 SLICEL internal 45)
		(primitive_site SLICE_X21Y44 SLICEX internal 43)
	)
	(tile 157 33 INT_BRAM_X14Y46 INT_BRAM 1
		(primitive_site TIEOFF_X21Y92 TIEOFF internal 3)
	)
	(tile 157 34 INT_INTERFACE_X14Y46 INT_INTERFACE 0
	)
	(tile 157 35 NULL_X35Y51 NULL 0
	)
	(tile 157 36 INT_X15Y46 INT 1
		(primitive_site TIEOFF_X22Y92 TIEOFF internal 3)
	)
	(tile 157 37 CLEXM_X15Y46 CLEXM 2
		(primitive_site SLICE_X22Y44 SLICEM internal 50)
		(primitive_site SLICE_X23Y44 SLICEX internal 43)
	)
	(tile 157 38 INT_X16Y46 INT 1
		(primitive_site TIEOFF_X23Y92 TIEOFF internal 3)
	)
	(tile 157 39 CLEXL_X16Y46 CLEXL 2
		(primitive_site SLICE_X24Y44 SLICEL internal 45)
		(primitive_site SLICE_X25Y44 SLICEX internal 43)
	)
	(tile 157 40 INT_X17Y46 INT 1
		(primitive_site TIEOFF_X24Y92 TIEOFF internal 3)
	)
	(tile 157 41 CLEXM_X17Y46 CLEXM 2
		(primitive_site SLICE_X26Y44 SLICEM internal 50)
		(primitive_site SLICE_X27Y44 SLICEX internal 43)
	)
	(tile 157 42 INT_X18Y46 INT 1
		(primitive_site TIEOFF_X25Y92 TIEOFF internal 3)
	)
	(tile 157 43 CLEXL_X18Y46 CLEXL 2
		(primitive_site SLICE_X28Y44 SLICEL internal 45)
		(primitive_site SLICE_X29Y44 SLICEX internal 43)
	)
	(tile 157 44 INT_X19Y46 INT 1
		(primitive_site TIEOFF_X26Y92 TIEOFF internal 3)
	)
	(tile 157 45 CLEXM_X19Y46 CLEXM 2
		(primitive_site SLICE_X30Y44 SLICEM internal 50)
		(primitive_site SLICE_X31Y44 SLICEX internal 43)
	)
	(tile 157 46 INT_X20Y46 INT 1
		(primitive_site TIEOFF_X28Y92 TIEOFF internal 3)
	)
	(tile 157 47 CLEXL_X20Y46 CLEXL 2
		(primitive_site SLICE_X32Y44 SLICEL internal 45)
		(primitive_site SLICE_X33Y44 SLICEX internal 43)
	)
	(tile 157 48 NULL_X48Y51 NULL 0
	)
	(tile 157 49 REG_V_X20Y46 REG_V 0
	)
	(tile 157 50 INT_X21Y46 INT 1
		(primitive_site TIEOFF_X31Y92 TIEOFF internal 3)
	)
	(tile 157 51 CLEXM_X21Y46 CLEXM 2
		(primitive_site SLICE_X34Y44 SLICEM internal 50)
		(primitive_site SLICE_X35Y44 SLICEX internal 43)
	)
	(tile 157 52 INT_X22Y46 INT 1
		(primitive_site TIEOFF_X33Y92 TIEOFF internal 3)
	)
	(tile 157 53 CLEXL_X22Y46 CLEXL 2
		(primitive_site SLICE_X36Y44 SLICEL internal 45)
		(primitive_site SLICE_X37Y44 SLICEX internal 43)
	)
	(tile 157 54 INT_X23Y46 INT 1
		(primitive_site TIEOFF_X35Y92 TIEOFF internal 3)
	)
	(tile 157 55 CLEXM_X23Y46 CLEXM 2
		(primitive_site SLICE_X38Y44 SLICEM internal 50)
		(primitive_site SLICE_X39Y44 SLICEX internal 43)
	)
	(tile 157 56 INT_X24Y46 INT 1
		(primitive_site TIEOFF_X36Y92 TIEOFF internal 3)
	)
	(tile 157 57 CLEXL_X24Y46 CLEXL 2
		(primitive_site SLICE_X40Y44 SLICEL internal 45)
		(primitive_site SLICE_X41Y44 SLICEX internal 43)
	)
	(tile 157 58 INT_X25Y46 INT 1
		(primitive_site TIEOFF_X37Y92 TIEOFF internal 3)
	)
	(tile 157 59 CLEXM_X25Y46 CLEXM 2
		(primitive_site SLICE_X42Y44 SLICEM internal 50)
		(primitive_site SLICE_X43Y44 SLICEX internal 43)
	)
	(tile 157 60 INT_X26Y46 INT 1
		(primitive_site TIEOFF_X38Y92 TIEOFF internal 3)
	)
	(tile 157 61 CLEXL_X26Y46 CLEXL 2
		(primitive_site SLICE_X44Y44 SLICEL internal 45)
		(primitive_site SLICE_X45Y44 SLICEX internal 43)
	)
	(tile 157 62 INT_BRAM_X27Y46 INT_BRAM 1
		(primitive_site TIEOFF_X39Y92 TIEOFF internal 3)
	)
	(tile 157 63 INT_INTERFACE_X27Y46 INT_INTERFACE 0
	)
	(tile 157 64 NULL_X64Y51 NULL 0
	)
	(tile 157 65 INT_X28Y46 INT 1
		(primitive_site TIEOFF_X40Y92 TIEOFF internal 3)
	)
	(tile 157 66 CLEXL_X28Y46 CLEXL 2
		(primitive_site SLICE_X46Y44 SLICEL internal 45)
		(primitive_site SLICE_X47Y44 SLICEX internal 43)
	)
	(tile 157 67 INT_X29Y46 INT 1
		(primitive_site TIEOFF_X41Y92 TIEOFF internal 3)
	)
	(tile 157 68 CLEXM_X29Y46 CLEXM 2
		(primitive_site SLICE_X48Y44 SLICEM internal 50)
		(primitive_site SLICE_X49Y44 SLICEX internal 43)
	)
	(tile 157 69 INT_X30Y46 INT 1
		(primitive_site TIEOFF_X42Y92 TIEOFF internal 3)
	)
	(tile 157 70 CLEXL_X30Y46 CLEXL 2
		(primitive_site SLICE_X50Y44 SLICEL internal 45)
		(primitive_site SLICE_X51Y44 SLICEX internal 43)
	)
	(tile 157 71 INT_X31Y46 INT 1
		(primitive_site TIEOFF_X43Y92 TIEOFF internal 3)
	)
	(tile 157 72 CLEXM_X31Y46 CLEXM 2
		(primitive_site SLICE_X52Y44 SLICEM internal 50)
		(primitive_site SLICE_X53Y44 SLICEX internal 43)
	)
	(tile 157 73 INT_X32Y46 INT 1
		(primitive_site TIEOFF_X44Y92 TIEOFF internal 3)
	)
	(tile 157 74 CLEXL_X32Y46 CLEXL 2
		(primitive_site SLICE_X54Y44 SLICEL internal 45)
		(primitive_site SLICE_X55Y44 SLICEX internal 43)
	)
	(tile 157 75 INT_X33Y46 INT 1
		(primitive_site TIEOFF_X45Y92 TIEOFF internal 3)
	)
	(tile 157 76 INT_INTERFACE_X33Y46 INT_INTERFACE 0
	)
	(tile 157 77 NULL_X77Y51 NULL 0
	)
	(tile 157 78 INT_X34Y46 INT 1
		(primitive_site TIEOFF_X46Y92 TIEOFF internal 3)
	)
	(tile 157 79 CLEXM_X34Y46 CLEXM 2
		(primitive_site SLICE_X56Y44 SLICEM internal 50)
		(primitive_site SLICE_X57Y44 SLICEX internal 43)
	)
	(tile 157 80 INT_X35Y46 INT 1
		(primitive_site TIEOFF_X48Y92 TIEOFF internal 3)
	)
	(tile 157 81 CLEXL_X35Y46 CLEXL 2
		(primitive_site SLICE_X58Y44 SLICEL internal 45)
		(primitive_site SLICE_X59Y44 SLICEX internal 43)
	)
	(tile 157 82 INT_X36Y46 INT 1
		(primitive_site TIEOFF_X50Y92 TIEOFF internal 3)
	)
	(tile 157 83 INT_INTERFACE_X36Y46 INT_INTERFACE 0
	)
	(tile 157 84 NULL_X84Y51 NULL 0
	)
	(tile 157 85 INT_X37Y46 INT 1
		(primitive_site TIEOFF_X51Y92 TIEOFF internal 3)
	)
	(tile 157 86 CLEXM_X37Y46 CLEXM 2
		(primitive_site SLICE_X60Y44 SLICEM internal 50)
		(primitive_site SLICE_X61Y44 SLICEX internal 43)
	)
	(tile 157 87 INT_X38Y46 INT 1
		(primitive_site TIEOFF_X53Y92 TIEOFF internal 3)
	)
	(tile 157 88 CLEXL_X38Y46 CLEXL 2
		(primitive_site SLICE_X62Y44 SLICEL internal 45)
		(primitive_site SLICE_X63Y44 SLICEX internal 43)
	)
	(tile 157 89 INT_BRAM_X39Y46 INT_BRAM 1
		(primitive_site TIEOFF_X55Y92 TIEOFF internal 3)
	)
	(tile 157 90 INT_INTERFACE_X39Y46 INT_INTERFACE 0
	)
	(tile 157 91 NULL_X91Y51 NULL 0
	)
	(tile 157 92 INT_X40Y46 INT 1
		(primitive_site TIEOFF_X56Y92 TIEOFF internal 3)
	)
	(tile 157 93 CLEXM_X40Y46 CLEXM 2
		(primitive_site SLICE_X64Y44 SLICEM internal 50)
		(primitive_site SLICE_X65Y44 SLICEX internal 43)
	)
	(tile 157 94 INT_X41Y46 INT 1
		(primitive_site TIEOFF_X58Y92 TIEOFF internal 3)
	)
	(tile 157 95 CLEXL_X41Y46 CLEXL 2
		(primitive_site SLICE_X66Y44 SLICEL internal 45)
		(primitive_site SLICE_X67Y44 SLICEX internal 43)
	)
	(tile 157 96 IOI_INT_X42Y46 IOI_INT 1
		(primitive_site TIEOFF_X60Y92 TIEOFF internal 3)
	)
	(tile 157 97 RIOI_X42Y46 RIOI 7
		(primitive_site OLOGIC_X17Y44 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y44 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y44 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y45 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y45 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y45 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y92 TIEOFF internal 3)
	)
	(tile 157 98 MCB_CAP_INT_X42Y46 MCB_CAP_INT 0
	)
	(tile 157 99 IOI_RTERM_X99Y51 IOI_RTERM 0
	)
	(tile 157 100 RIOB_X42Y46 RIOB 2
		(primitive_site P20 IOBS bonded 8)
		(primitive_site P19 IOBM bonded 8)
	)
	(tile 158 0 EMP_LIOB_X0Y50 EMP_LIOB 0
	)
	(tile 158 1 IOI_LTERM_X1Y50 IOI_LTERM 0
	)
	(tile 158 2 INT_X0Y45 INT 1
		(primitive_site TIEOFF_X0Y90 TIEOFF internal 3)
	)
	(tile 158 3 INT_INTERFACE_X0Y45 INT_INTERFACE 0
	)
	(tile 158 4 MCB_CAP_INT_X0Y45 MCB_CAP_INT 0
	)
	(tile 158 5 INT_X1Y45 INT 1
		(primitive_site TIEOFF_X2Y90 TIEOFF internal 3)
	)
	(tile 158 6 CLEXL_X1Y45 CLEXL 2
		(primitive_site SLICE_X0Y43 SLICEL internal 45)
		(primitive_site SLICE_X1Y43 SLICEX internal 43)
	)
	(tile 158 7 INT_X2Y45 INT 1
		(primitive_site TIEOFF_X4Y90 TIEOFF internal 3)
	)
	(tile 158 8 CLEXM_X2Y45 CLEXM 2
		(primitive_site SLICE_X2Y43 SLICEM internal 50)
		(primitive_site SLICE_X3Y43 SLICEX internal 43)
	)
	(tile 158 9 INT_BRAM_X3Y45 INT_BRAM 1
		(primitive_site TIEOFF_X6Y90 TIEOFF internal 3)
	)
	(tile 158 10 INT_INTERFACE_X3Y45 INT_INTERFACE 0
	)
	(tile 158 11 NULL_X11Y50 NULL 0
	)
	(tile 158 12 INT_X4Y45 INT 1
		(primitive_site TIEOFF_X7Y90 TIEOFF internal 3)
	)
	(tile 158 13 CLEXL_X4Y45 CLEXL 2
		(primitive_site SLICE_X4Y43 SLICEL internal 45)
		(primitive_site SLICE_X5Y43 SLICEX internal 43)
	)
	(tile 158 14 INT_X5Y45 INT 1
		(primitive_site TIEOFF_X9Y90 TIEOFF internal 3)
	)
	(tile 158 15 CLEXM_X5Y45 CLEXM 2
		(primitive_site SLICE_X6Y43 SLICEM internal 50)
		(primitive_site SLICE_X7Y43 SLICEX internal 43)
	)
	(tile 158 16 INT_X6Y45 INT 1
		(primitive_site TIEOFF_X11Y90 TIEOFF internal 3)
	)
	(tile 158 17 CLEXL_X6Y45 CLEXL 2
		(primitive_site SLICE_X8Y43 SLICEL internal 45)
		(primitive_site SLICE_X9Y43 SLICEX internal 43)
	)
	(tile 158 18 INT_X7Y45 INT 1
		(primitive_site TIEOFF_X13Y90 TIEOFF internal 3)
	)
	(tile 158 19 CLEXM_X7Y45 CLEXM 2
		(primitive_site SLICE_X10Y43 SLICEM internal 50)
		(primitive_site SLICE_X11Y43 SLICEX internal 43)
	)
	(tile 158 20 INT_X8Y45 INT 1
		(primitive_site TIEOFF_X15Y90 TIEOFF internal 3)
	)
	(tile 158 21 INT_INTERFACE_X8Y45 INT_INTERFACE 0
	)
	(tile 158 22 NULL_X22Y50 NULL 0
	)
	(tile 158 23 INT_X9Y45 INT 1
		(primitive_site TIEOFF_X16Y90 TIEOFF internal 3)
	)
	(tile 158 24 CLEXL_X9Y45 CLEXL 2
		(primitive_site SLICE_X12Y43 SLICEL internal 45)
		(primitive_site SLICE_X13Y43 SLICEX internal 43)
	)
	(tile 158 25 INT_X10Y45 INT 1
		(primitive_site TIEOFF_X17Y90 TIEOFF internal 3)
	)
	(tile 158 26 CLEXM_X10Y45 CLEXM 2
		(primitive_site SLICE_X14Y43 SLICEM internal 50)
		(primitive_site SLICE_X15Y43 SLICEX internal 43)
	)
	(tile 158 27 INT_X11Y45 INT 1
		(primitive_site TIEOFF_X18Y90 TIEOFF internal 3)
	)
	(tile 158 28 CLEXL_X11Y45 CLEXL 2
		(primitive_site SLICE_X16Y43 SLICEL internal 45)
		(primitive_site SLICE_X17Y43 SLICEX internal 43)
	)
	(tile 158 29 INT_X12Y45 INT 1
		(primitive_site TIEOFF_X19Y90 TIEOFF internal 3)
	)
	(tile 158 30 CLEXM_X12Y45 CLEXM 2
		(primitive_site SLICE_X18Y43 SLICEM internal 50)
		(primitive_site SLICE_X19Y43 SLICEX internal 43)
	)
	(tile 158 31 INT_X13Y45 INT 1
		(primitive_site TIEOFF_X20Y90 TIEOFF internal 3)
	)
	(tile 158 32 CLEXL_X13Y45 CLEXL 2
		(primitive_site SLICE_X20Y43 SLICEL internal 45)
		(primitive_site SLICE_X21Y43 SLICEX internal 43)
	)
	(tile 158 33 INT_BRAM_X14Y45 INT_BRAM 1
		(primitive_site TIEOFF_X21Y90 TIEOFF internal 3)
	)
	(tile 158 34 INT_INTERFACE_X14Y45 INT_INTERFACE 0
	)
	(tile 158 35 NULL_X35Y50 NULL 0
	)
	(tile 158 36 INT_X15Y45 INT 1
		(primitive_site TIEOFF_X22Y90 TIEOFF internal 3)
	)
	(tile 158 37 CLEXM_X15Y45 CLEXM 2
		(primitive_site SLICE_X22Y43 SLICEM internal 50)
		(primitive_site SLICE_X23Y43 SLICEX internal 43)
	)
	(tile 158 38 INT_X16Y45 INT 1
		(primitive_site TIEOFF_X23Y90 TIEOFF internal 3)
	)
	(tile 158 39 CLEXL_X16Y45 CLEXL 2
		(primitive_site SLICE_X24Y43 SLICEL internal 45)
		(primitive_site SLICE_X25Y43 SLICEX internal 43)
	)
	(tile 158 40 INT_X17Y45 INT 1
		(primitive_site TIEOFF_X24Y90 TIEOFF internal 3)
	)
	(tile 158 41 CLEXM_X17Y45 CLEXM 2
		(primitive_site SLICE_X26Y43 SLICEM internal 50)
		(primitive_site SLICE_X27Y43 SLICEX internal 43)
	)
	(tile 158 42 INT_X18Y45 INT 1
		(primitive_site TIEOFF_X25Y90 TIEOFF internal 3)
	)
	(tile 158 43 CLEXL_X18Y45 CLEXL 2
		(primitive_site SLICE_X28Y43 SLICEL internal 45)
		(primitive_site SLICE_X29Y43 SLICEX internal 43)
	)
	(tile 158 44 INT_X19Y45 INT 1
		(primitive_site TIEOFF_X26Y90 TIEOFF internal 3)
	)
	(tile 158 45 CLEXM_X19Y45 CLEXM 2
		(primitive_site SLICE_X30Y43 SLICEM internal 50)
		(primitive_site SLICE_X31Y43 SLICEX internal 43)
	)
	(tile 158 46 INT_X20Y45 INT 1
		(primitive_site TIEOFF_X28Y90 TIEOFF internal 3)
	)
	(tile 158 47 CLEXL_X20Y45 CLEXL 2
		(primitive_site SLICE_X32Y43 SLICEL internal 45)
		(primitive_site SLICE_X33Y43 SLICEX internal 43)
	)
	(tile 158 48 NULL_X48Y50 NULL 0
	)
	(tile 158 49 REG_V_X20Y45 REG_V 0
	)
	(tile 158 50 INT_X21Y45 INT 1
		(primitive_site TIEOFF_X31Y90 TIEOFF internal 3)
	)
	(tile 158 51 CLEXM_X21Y45 CLEXM 2
		(primitive_site SLICE_X34Y43 SLICEM internal 50)
		(primitive_site SLICE_X35Y43 SLICEX internal 43)
	)
	(tile 158 52 INT_X22Y45 INT 1
		(primitive_site TIEOFF_X33Y90 TIEOFF internal 3)
	)
	(tile 158 53 CLEXL_X22Y45 CLEXL 2
		(primitive_site SLICE_X36Y43 SLICEL internal 45)
		(primitive_site SLICE_X37Y43 SLICEX internal 43)
	)
	(tile 158 54 INT_X23Y45 INT 1
		(primitive_site TIEOFF_X35Y90 TIEOFF internal 3)
	)
	(tile 158 55 CLEXM_X23Y45 CLEXM 2
		(primitive_site SLICE_X38Y43 SLICEM internal 50)
		(primitive_site SLICE_X39Y43 SLICEX internal 43)
	)
	(tile 158 56 INT_X24Y45 INT 1
		(primitive_site TIEOFF_X36Y90 TIEOFF internal 3)
	)
	(tile 158 57 CLEXL_X24Y45 CLEXL 2
		(primitive_site SLICE_X40Y43 SLICEL internal 45)
		(primitive_site SLICE_X41Y43 SLICEX internal 43)
	)
	(tile 158 58 INT_X25Y45 INT 1
		(primitive_site TIEOFF_X37Y90 TIEOFF internal 3)
	)
	(tile 158 59 CLEXM_X25Y45 CLEXM 2
		(primitive_site SLICE_X42Y43 SLICEM internal 50)
		(primitive_site SLICE_X43Y43 SLICEX internal 43)
	)
	(tile 158 60 INT_X26Y45 INT 1
		(primitive_site TIEOFF_X38Y90 TIEOFF internal 3)
	)
	(tile 158 61 CLEXL_X26Y45 CLEXL 2
		(primitive_site SLICE_X44Y43 SLICEL internal 45)
		(primitive_site SLICE_X45Y43 SLICEX internal 43)
	)
	(tile 158 62 INT_BRAM_X27Y45 INT_BRAM 1
		(primitive_site TIEOFF_X39Y90 TIEOFF internal 3)
	)
	(tile 158 63 INT_INTERFACE_X27Y45 INT_INTERFACE 0
	)
	(tile 158 64 NULL_X64Y50 NULL 0
	)
	(tile 158 65 INT_X28Y45 INT 1
		(primitive_site TIEOFF_X40Y90 TIEOFF internal 3)
	)
	(tile 158 66 CLEXL_X28Y45 CLEXL 2
		(primitive_site SLICE_X46Y43 SLICEL internal 45)
		(primitive_site SLICE_X47Y43 SLICEX internal 43)
	)
	(tile 158 67 INT_X29Y45 INT 1
		(primitive_site TIEOFF_X41Y90 TIEOFF internal 3)
	)
	(tile 158 68 CLEXM_X29Y45 CLEXM 2
		(primitive_site SLICE_X48Y43 SLICEM internal 50)
		(primitive_site SLICE_X49Y43 SLICEX internal 43)
	)
	(tile 158 69 INT_X30Y45 INT 1
		(primitive_site TIEOFF_X42Y90 TIEOFF internal 3)
	)
	(tile 158 70 CLEXL_X30Y45 CLEXL 2
		(primitive_site SLICE_X50Y43 SLICEL internal 45)
		(primitive_site SLICE_X51Y43 SLICEX internal 43)
	)
	(tile 158 71 INT_X31Y45 INT 1
		(primitive_site TIEOFF_X43Y90 TIEOFF internal 3)
	)
	(tile 158 72 CLEXM_X31Y45 CLEXM 2
		(primitive_site SLICE_X52Y43 SLICEM internal 50)
		(primitive_site SLICE_X53Y43 SLICEX internal 43)
	)
	(tile 158 73 INT_X32Y45 INT 1
		(primitive_site TIEOFF_X44Y90 TIEOFF internal 3)
	)
	(tile 158 74 CLEXL_X32Y45 CLEXL 2
		(primitive_site SLICE_X54Y43 SLICEL internal 45)
		(primitive_site SLICE_X55Y43 SLICEX internal 43)
	)
	(tile 158 75 INT_X33Y45 INT 1
		(primitive_site TIEOFF_X45Y90 TIEOFF internal 3)
	)
	(tile 158 76 INT_INTERFACE_X33Y45 INT_INTERFACE 0
	)
	(tile 158 77 NULL_X77Y50 NULL 0
	)
	(tile 158 78 INT_X34Y45 INT 1
		(primitive_site TIEOFF_X46Y90 TIEOFF internal 3)
	)
	(tile 158 79 CLEXM_X34Y45 CLEXM 2
		(primitive_site SLICE_X56Y43 SLICEM internal 50)
		(primitive_site SLICE_X57Y43 SLICEX internal 43)
	)
	(tile 158 80 INT_X35Y45 INT 1
		(primitive_site TIEOFF_X48Y90 TIEOFF internal 3)
	)
	(tile 158 81 CLEXL_X35Y45 CLEXL 2
		(primitive_site SLICE_X58Y43 SLICEL internal 45)
		(primitive_site SLICE_X59Y43 SLICEX internal 43)
	)
	(tile 158 82 INT_X36Y45 INT 1
		(primitive_site TIEOFF_X50Y90 TIEOFF internal 3)
	)
	(tile 158 83 INT_INTERFACE_X36Y45 INT_INTERFACE 0
	)
	(tile 158 84 NULL_X84Y50 NULL 0
	)
	(tile 158 85 INT_X37Y45 INT 1
		(primitive_site TIEOFF_X51Y90 TIEOFF internal 3)
	)
	(tile 158 86 CLEXM_X37Y45 CLEXM 2
		(primitive_site SLICE_X60Y43 SLICEM internal 50)
		(primitive_site SLICE_X61Y43 SLICEX internal 43)
	)
	(tile 158 87 INT_X38Y45 INT 1
		(primitive_site TIEOFF_X53Y90 TIEOFF internal 3)
	)
	(tile 158 88 CLEXL_X38Y45 CLEXL 2
		(primitive_site SLICE_X62Y43 SLICEL internal 45)
		(primitive_site SLICE_X63Y43 SLICEX internal 43)
	)
	(tile 158 89 INT_BRAM_X39Y45 INT_BRAM 1
		(primitive_site TIEOFF_X55Y90 TIEOFF internal 3)
	)
	(tile 158 90 INT_INTERFACE_X39Y45 INT_INTERFACE 0
	)
	(tile 158 91 NULL_X91Y50 NULL 0
	)
	(tile 158 92 INT_X40Y45 INT 1
		(primitive_site TIEOFF_X56Y90 TIEOFF internal 3)
	)
	(tile 158 93 CLEXM_X40Y45 CLEXM 2
		(primitive_site SLICE_X64Y43 SLICEM internal 50)
		(primitive_site SLICE_X65Y43 SLICEX internal 43)
	)
	(tile 158 94 INT_X41Y45 INT 1
		(primitive_site TIEOFF_X58Y90 TIEOFF internal 3)
	)
	(tile 158 95 CLEXL_X41Y45 CLEXL 2
		(primitive_site SLICE_X66Y43 SLICEL internal 45)
		(primitive_site SLICE_X67Y43 SLICEX internal 43)
	)
	(tile 158 96 INT_X42Y45 INT 1
		(primitive_site TIEOFF_X60Y90 TIEOFF internal 3)
	)
	(tile 158 97 INT_INTERFACE_X42Y45 INT_INTERFACE 0
	)
	(tile 158 98 MCB_CAP_INT_X42Y45 MCB_CAP_INT 0
	)
	(tile 158 99 IOI_RTERM_X99Y50 IOI_RTERM 0
	)
	(tile 158 100 EMP_RIOB_X42Y45 EMP_RIOB 0
	)
	(tile 159 0 EMP_LIOB_X0Y49 EMP_LIOB 0
	)
	(tile 159 1 IOI_LTERM_X1Y49 IOI_LTERM 0
	)
	(tile 159 2 INT_X0Y44 INT 1
		(primitive_site TIEOFF_X0Y88 TIEOFF internal 3)
	)
	(tile 159 3 INT_INTERFACE_X0Y44 INT_INTERFACE 0
	)
	(tile 159 4 MCB_CAP_INT_X0Y44 MCB_CAP_INT 0
	)
	(tile 159 5 INT_X1Y44 INT 1
		(primitive_site TIEOFF_X2Y88 TIEOFF internal 3)
	)
	(tile 159 6 CLEXL_X1Y44 CLEXL 2
		(primitive_site SLICE_X0Y42 SLICEL internal 45)
		(primitive_site SLICE_X1Y42 SLICEX internal 43)
	)
	(tile 159 7 INT_X2Y44 INT 1
		(primitive_site TIEOFF_X4Y88 TIEOFF internal 3)
	)
	(tile 159 8 CLEXM_X2Y44 CLEXM 2
		(primitive_site SLICE_X2Y42 SLICEM internal 50)
		(primitive_site SLICE_X3Y42 SLICEX internal 43)
	)
	(tile 159 9 INT_BRAM_X3Y44 INT_BRAM 1
		(primitive_site TIEOFF_X6Y88 TIEOFF internal 3)
	)
	(tile 159 10 INT_INTERFACE_X3Y44 INT_INTERFACE 0
	)
	(tile 159 11 BRAMSITE2_X3Y44 BRAMSITE2 3
		(primitive_site RAMB16_X0Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y23 RAMB8BWER internal 110)
	)
	(tile 159 12 INT_X4Y44 INT 1
		(primitive_site TIEOFF_X7Y88 TIEOFF internal 3)
	)
	(tile 159 13 CLEXL_X4Y44 CLEXL 2
		(primitive_site SLICE_X4Y42 SLICEL internal 45)
		(primitive_site SLICE_X5Y42 SLICEX internal 43)
	)
	(tile 159 14 INT_X5Y44 INT 1
		(primitive_site TIEOFF_X9Y88 TIEOFF internal 3)
	)
	(tile 159 15 CLEXM_X5Y44 CLEXM 2
		(primitive_site SLICE_X6Y42 SLICEM internal 50)
		(primitive_site SLICE_X7Y42 SLICEX internal 43)
	)
	(tile 159 16 INT_X6Y44 INT 1
		(primitive_site TIEOFF_X11Y88 TIEOFF internal 3)
	)
	(tile 159 17 CLEXL_X6Y44 CLEXL 2
		(primitive_site SLICE_X8Y42 SLICEL internal 45)
		(primitive_site SLICE_X9Y42 SLICEX internal 43)
	)
	(tile 159 18 INT_X7Y44 INT 1
		(primitive_site TIEOFF_X13Y88 TIEOFF internal 3)
	)
	(tile 159 19 CLEXM_X7Y44 CLEXM 2
		(primitive_site SLICE_X10Y42 SLICEM internal 50)
		(primitive_site SLICE_X11Y42 SLICEX internal 43)
	)
	(tile 159 20 INT_X8Y44 INT 1
		(primitive_site TIEOFF_X15Y88 TIEOFF internal 3)
	)
	(tile 159 21 INT_INTERFACE_X8Y44 INT_INTERFACE 0
	)
	(tile 159 22 MACCSITE2_X8Y44 MACCSITE2 1
		(primitive_site DSP48_X0Y11 DSP48A1 internal 346)
	)
	(tile 159 23 INT_X9Y44 INT 1
		(primitive_site TIEOFF_X16Y88 TIEOFF internal 3)
	)
	(tile 159 24 CLEXL_X9Y44 CLEXL 2
		(primitive_site SLICE_X12Y42 SLICEL internal 45)
		(primitive_site SLICE_X13Y42 SLICEX internal 43)
	)
	(tile 159 25 INT_X10Y44 INT 1
		(primitive_site TIEOFF_X17Y88 TIEOFF internal 3)
	)
	(tile 159 26 CLEXM_X10Y44 CLEXM 2
		(primitive_site SLICE_X14Y42 SLICEM internal 50)
		(primitive_site SLICE_X15Y42 SLICEX internal 43)
	)
	(tile 159 27 INT_X11Y44 INT 1
		(primitive_site TIEOFF_X18Y88 TIEOFF internal 3)
	)
	(tile 159 28 CLEXL_X11Y44 CLEXL 2
		(primitive_site SLICE_X16Y42 SLICEL internal 45)
		(primitive_site SLICE_X17Y42 SLICEX internal 43)
	)
	(tile 159 29 INT_X12Y44 INT 1
		(primitive_site TIEOFF_X19Y88 TIEOFF internal 3)
	)
	(tile 159 30 CLEXM_X12Y44 CLEXM 2
		(primitive_site SLICE_X18Y42 SLICEM internal 50)
		(primitive_site SLICE_X19Y42 SLICEX internal 43)
	)
	(tile 159 31 INT_X13Y44 INT 1
		(primitive_site TIEOFF_X20Y88 TIEOFF internal 3)
	)
	(tile 159 32 CLEXL_X13Y44 CLEXL 2
		(primitive_site SLICE_X20Y42 SLICEL internal 45)
		(primitive_site SLICE_X21Y42 SLICEX internal 43)
	)
	(tile 159 33 INT_BRAM_X14Y44 INT_BRAM 1
		(primitive_site TIEOFF_X21Y88 TIEOFF internal 3)
	)
	(tile 159 34 INT_INTERFACE_X14Y44 INT_INTERFACE 0
	)
	(tile 159 35 BRAMSITE2_X14Y44 BRAMSITE2 3
		(primitive_site RAMB16_X1Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y23 RAMB8BWER internal 110)
	)
	(tile 159 36 INT_X15Y44 INT 1
		(primitive_site TIEOFF_X22Y88 TIEOFF internal 3)
	)
	(tile 159 37 CLEXM_X15Y44 CLEXM 2
		(primitive_site SLICE_X22Y42 SLICEM internal 50)
		(primitive_site SLICE_X23Y42 SLICEX internal 43)
	)
	(tile 159 38 INT_X16Y44 INT 1
		(primitive_site TIEOFF_X23Y88 TIEOFF internal 3)
	)
	(tile 159 39 CLEXL_X16Y44 CLEXL 2
		(primitive_site SLICE_X24Y42 SLICEL internal 45)
		(primitive_site SLICE_X25Y42 SLICEX internal 43)
	)
	(tile 159 40 INT_X17Y44 INT 1
		(primitive_site TIEOFF_X24Y88 TIEOFF internal 3)
	)
	(tile 159 41 CLEXM_X17Y44 CLEXM 2
		(primitive_site SLICE_X26Y42 SLICEM internal 50)
		(primitive_site SLICE_X27Y42 SLICEX internal 43)
	)
	(tile 159 42 INT_X18Y44 INT 1
		(primitive_site TIEOFF_X25Y88 TIEOFF internal 3)
	)
	(tile 159 43 CLEXL_X18Y44 CLEXL 2
		(primitive_site SLICE_X28Y42 SLICEL internal 45)
		(primitive_site SLICE_X29Y42 SLICEX internal 43)
	)
	(tile 159 44 INT_X19Y44 INT 1
		(primitive_site TIEOFF_X26Y88 TIEOFF internal 3)
	)
	(tile 159 45 CLEXM_X19Y44 CLEXM 2
		(primitive_site SLICE_X30Y42 SLICEM internal 50)
		(primitive_site SLICE_X31Y42 SLICEX internal 43)
	)
	(tile 159 46 INT_X20Y44 INT 1
		(primitive_site TIEOFF_X28Y88 TIEOFF internal 3)
	)
	(tile 159 47 CLEXL_X20Y44 CLEXL 2
		(primitive_site SLICE_X32Y42 SLICEL internal 45)
		(primitive_site SLICE_X33Y42 SLICEX internal 43)
	)
	(tile 159 48 NULL_X48Y49 NULL 0
	)
	(tile 159 49 REG_V_X20Y44 REG_V 0
	)
	(tile 159 50 INT_X21Y44 INT 1
		(primitive_site TIEOFF_X31Y88 TIEOFF internal 3)
	)
	(tile 159 51 CLEXM_X21Y44 CLEXM 2
		(primitive_site SLICE_X34Y42 SLICEM internal 50)
		(primitive_site SLICE_X35Y42 SLICEX internal 43)
	)
	(tile 159 52 INT_X22Y44 INT 1
		(primitive_site TIEOFF_X33Y88 TIEOFF internal 3)
	)
	(tile 159 53 CLEXL_X22Y44 CLEXL 2
		(primitive_site SLICE_X36Y42 SLICEL internal 45)
		(primitive_site SLICE_X37Y42 SLICEX internal 43)
	)
	(tile 159 54 INT_X23Y44 INT 1
		(primitive_site TIEOFF_X35Y88 TIEOFF internal 3)
	)
	(tile 159 55 CLEXM_X23Y44 CLEXM 2
		(primitive_site SLICE_X38Y42 SLICEM internal 50)
		(primitive_site SLICE_X39Y42 SLICEX internal 43)
	)
	(tile 159 56 INT_X24Y44 INT 1
		(primitive_site TIEOFF_X36Y88 TIEOFF internal 3)
	)
	(tile 159 57 CLEXL_X24Y44 CLEXL 2
		(primitive_site SLICE_X40Y42 SLICEL internal 45)
		(primitive_site SLICE_X41Y42 SLICEX internal 43)
	)
	(tile 159 58 INT_X25Y44 INT 1
		(primitive_site TIEOFF_X37Y88 TIEOFF internal 3)
	)
	(tile 159 59 CLEXM_X25Y44 CLEXM 2
		(primitive_site SLICE_X42Y42 SLICEM internal 50)
		(primitive_site SLICE_X43Y42 SLICEX internal 43)
	)
	(tile 159 60 INT_X26Y44 INT 1
		(primitive_site TIEOFF_X38Y88 TIEOFF internal 3)
	)
	(tile 159 61 CLEXL_X26Y44 CLEXL 2
		(primitive_site SLICE_X44Y42 SLICEL internal 45)
		(primitive_site SLICE_X45Y42 SLICEX internal 43)
	)
	(tile 159 62 INT_BRAM_X27Y44 INT_BRAM 1
		(primitive_site TIEOFF_X39Y88 TIEOFF internal 3)
	)
	(tile 159 63 INT_INTERFACE_X27Y44 INT_INTERFACE 0
	)
	(tile 159 64 BRAMSITE2_X27Y44 BRAMSITE2 3
		(primitive_site RAMB16_X2Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y23 RAMB8BWER internal 110)
	)
	(tile 159 65 INT_X28Y44 INT 1
		(primitive_site TIEOFF_X40Y88 TIEOFF internal 3)
	)
	(tile 159 66 CLEXL_X28Y44 CLEXL 2
		(primitive_site SLICE_X46Y42 SLICEL internal 45)
		(primitive_site SLICE_X47Y42 SLICEX internal 43)
	)
	(tile 159 67 INT_X29Y44 INT 1
		(primitive_site TIEOFF_X41Y88 TIEOFF internal 3)
	)
	(tile 159 68 CLEXM_X29Y44 CLEXM 2
		(primitive_site SLICE_X48Y42 SLICEM internal 50)
		(primitive_site SLICE_X49Y42 SLICEX internal 43)
	)
	(tile 159 69 INT_X30Y44 INT 1
		(primitive_site TIEOFF_X42Y88 TIEOFF internal 3)
	)
	(tile 159 70 CLEXL_X30Y44 CLEXL 2
		(primitive_site SLICE_X50Y42 SLICEL internal 45)
		(primitive_site SLICE_X51Y42 SLICEX internal 43)
	)
	(tile 159 71 INT_X31Y44 INT 1
		(primitive_site TIEOFF_X43Y88 TIEOFF internal 3)
	)
	(tile 159 72 CLEXM_X31Y44 CLEXM 2
		(primitive_site SLICE_X52Y42 SLICEM internal 50)
		(primitive_site SLICE_X53Y42 SLICEX internal 43)
	)
	(tile 159 73 INT_X32Y44 INT 1
		(primitive_site TIEOFF_X44Y88 TIEOFF internal 3)
	)
	(tile 159 74 CLEXL_X32Y44 CLEXL 2
		(primitive_site SLICE_X54Y42 SLICEL internal 45)
		(primitive_site SLICE_X55Y42 SLICEX internal 43)
	)
	(tile 159 75 INT_X33Y44 INT 1
		(primitive_site TIEOFF_X45Y88 TIEOFF internal 3)
	)
	(tile 159 76 INT_INTERFACE_X33Y44 INT_INTERFACE 0
	)
	(tile 159 77 MACCSITE2_X33Y44 MACCSITE2 1
		(primitive_site DSP48_X1Y11 DSP48A1 internal 346)
	)
	(tile 159 78 INT_X34Y44 INT 1
		(primitive_site TIEOFF_X46Y88 TIEOFF internal 3)
	)
	(tile 159 79 CLEXM_X34Y44 CLEXM 2
		(primitive_site SLICE_X56Y42 SLICEM internal 50)
		(primitive_site SLICE_X57Y42 SLICEX internal 43)
	)
	(tile 159 80 INT_X35Y44 INT 1
		(primitive_site TIEOFF_X48Y88 TIEOFF internal 3)
	)
	(tile 159 81 CLEXL_X35Y44 CLEXL 2
		(primitive_site SLICE_X58Y42 SLICEL internal 45)
		(primitive_site SLICE_X59Y42 SLICEX internal 43)
	)
	(tile 159 82 INT_X36Y44 INT 1
		(primitive_site TIEOFF_X50Y88 TIEOFF internal 3)
	)
	(tile 159 83 INT_INTERFACE_X36Y44 INT_INTERFACE 0
	)
	(tile 159 84 MACCSITE2_X36Y44 MACCSITE2 1
		(primitive_site DSP48_X2Y11 DSP48A1 internal 346)
	)
	(tile 159 85 INT_X37Y44 INT 1
		(primitive_site TIEOFF_X51Y88 TIEOFF internal 3)
	)
	(tile 159 86 CLEXM_X37Y44 CLEXM 2
		(primitive_site SLICE_X60Y42 SLICEM internal 50)
		(primitive_site SLICE_X61Y42 SLICEX internal 43)
	)
	(tile 159 87 INT_X38Y44 INT 1
		(primitive_site TIEOFF_X53Y88 TIEOFF internal 3)
	)
	(tile 159 88 CLEXL_X38Y44 CLEXL 2
		(primitive_site SLICE_X62Y42 SLICEL internal 45)
		(primitive_site SLICE_X63Y42 SLICEX internal 43)
	)
	(tile 159 89 INT_BRAM_X39Y44 INT_BRAM 1
		(primitive_site TIEOFF_X55Y88 TIEOFF internal 3)
	)
	(tile 159 90 INT_INTERFACE_X39Y44 INT_INTERFACE 0
	)
	(tile 159 91 BRAMSITE2_X39Y44 BRAMSITE2 3
		(primitive_site RAMB16_X3Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y23 RAMB8BWER internal 110)
	)
	(tile 159 92 INT_X40Y44 INT 1
		(primitive_site TIEOFF_X56Y88 TIEOFF internal 3)
	)
	(tile 159 93 CLEXM_X40Y44 CLEXM 2
		(primitive_site SLICE_X64Y42 SLICEM internal 50)
		(primitive_site SLICE_X65Y42 SLICEX internal 43)
	)
	(tile 159 94 INT_X41Y44 INT 1
		(primitive_site TIEOFF_X58Y88 TIEOFF internal 3)
	)
	(tile 159 95 CLEXL_X41Y44 CLEXL 2
		(primitive_site SLICE_X66Y42 SLICEL internal 45)
		(primitive_site SLICE_X67Y42 SLICEX internal 43)
	)
	(tile 159 96 INT_X42Y44 INT 1
		(primitive_site TIEOFF_X60Y88 TIEOFF internal 3)
	)
	(tile 159 97 INT_INTERFACE_X42Y44 INT_INTERFACE 0
	)
	(tile 159 98 MCB_CAP_INT_X42Y44 MCB_CAP_INT 0
	)
	(tile 159 99 IOI_RTERM_X99Y49 IOI_RTERM 0
	)
	(tile 159 100 EMP_RIOB_X42Y44 EMP_RIOB 0
	)
	(tile 160 0 LIOB_X0Y43 LIOB 2
		(primitive_site R9 IOBM bonded 8)
		(primitive_site R8 IOBS bonded 8)
	)
	(tile 160 1 IOI_LTERM_X1Y48 IOI_LTERM 0
	)
	(tile 160 2 LIOI_INT_X0Y43 LIOI_INT 1
		(primitive_site TIEOFF_X0Y86 TIEOFF internal 3)
	)
	(tile 160 3 LIOI_X0Y43 LIOI 7
		(primitive_site OLOGIC_X0Y42 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y42 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y42 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y43 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y43 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y43 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y86 TIEOFF internal 3)
	)
	(tile 160 4 MCB_CAP_INT_X0Y43 MCB_CAP_INT 0
	)
	(tile 160 5 INT_X1Y43 INT 1
		(primitive_site TIEOFF_X2Y86 TIEOFF internal 3)
	)
	(tile 160 6 CLEXL_X1Y43 CLEXL 2
		(primitive_site SLICE_X0Y41 SLICEL internal 45)
		(primitive_site SLICE_X1Y41 SLICEX internal 43)
	)
	(tile 160 7 INT_X2Y43 INT 1
		(primitive_site TIEOFF_X4Y86 TIEOFF internal 3)
	)
	(tile 160 8 CLEXM_X2Y43 CLEXM 2
		(primitive_site SLICE_X2Y41 SLICEM internal 50)
		(primitive_site SLICE_X3Y41 SLICEX internal 43)
	)
	(tile 160 9 INT_BRAM_X3Y43 INT_BRAM 1
		(primitive_site TIEOFF_X6Y86 TIEOFF internal 3)
	)
	(tile 160 10 INT_INTERFACE_X3Y43 INT_INTERFACE 0
	)
	(tile 160 11 NULL_X11Y48 NULL 0
	)
	(tile 160 12 INT_X4Y43 INT 1
		(primitive_site TIEOFF_X7Y86 TIEOFF internal 3)
	)
	(tile 160 13 CLEXL_X4Y43 CLEXL 2
		(primitive_site SLICE_X4Y41 SLICEL internal 45)
		(primitive_site SLICE_X5Y41 SLICEX internal 43)
	)
	(tile 160 14 INT_X5Y43 INT 1
		(primitive_site TIEOFF_X9Y86 TIEOFF internal 3)
	)
	(tile 160 15 CLEXM_X5Y43 CLEXM 2
		(primitive_site SLICE_X6Y41 SLICEM internal 50)
		(primitive_site SLICE_X7Y41 SLICEX internal 43)
	)
	(tile 160 16 INT_X6Y43 INT 1
		(primitive_site TIEOFF_X11Y86 TIEOFF internal 3)
	)
	(tile 160 17 CLEXL_X6Y43 CLEXL 2
		(primitive_site SLICE_X8Y41 SLICEL internal 45)
		(primitive_site SLICE_X9Y41 SLICEX internal 43)
	)
	(tile 160 18 INT_X7Y43 INT 1
		(primitive_site TIEOFF_X13Y86 TIEOFF internal 3)
	)
	(tile 160 19 CLEXM_X7Y43 CLEXM 2
		(primitive_site SLICE_X10Y41 SLICEM internal 50)
		(primitive_site SLICE_X11Y41 SLICEX internal 43)
	)
	(tile 160 20 INT_X8Y43 INT 1
		(primitive_site TIEOFF_X15Y86 TIEOFF internal 3)
	)
	(tile 160 21 INT_INTERFACE_X8Y43 INT_INTERFACE 0
	)
	(tile 160 22 NULL_X22Y48 NULL 0
	)
	(tile 160 23 INT_X9Y43 INT 1
		(primitive_site TIEOFF_X16Y86 TIEOFF internal 3)
	)
	(tile 160 24 CLEXL_X9Y43 CLEXL 2
		(primitive_site SLICE_X12Y41 SLICEL internal 45)
		(primitive_site SLICE_X13Y41 SLICEX internal 43)
	)
	(tile 160 25 INT_X10Y43 INT 1
		(primitive_site TIEOFF_X17Y86 TIEOFF internal 3)
	)
	(tile 160 26 CLEXM_X10Y43 CLEXM 2
		(primitive_site SLICE_X14Y41 SLICEM internal 50)
		(primitive_site SLICE_X15Y41 SLICEX internal 43)
	)
	(tile 160 27 INT_X11Y43 INT 1
		(primitive_site TIEOFF_X18Y86 TIEOFF internal 3)
	)
	(tile 160 28 CLEXL_X11Y43 CLEXL 2
		(primitive_site SLICE_X16Y41 SLICEL internal 45)
		(primitive_site SLICE_X17Y41 SLICEX internal 43)
	)
	(tile 160 29 INT_X12Y43 INT 1
		(primitive_site TIEOFF_X19Y86 TIEOFF internal 3)
	)
	(tile 160 30 CLEXM_X12Y43 CLEXM 2
		(primitive_site SLICE_X18Y41 SLICEM internal 50)
		(primitive_site SLICE_X19Y41 SLICEX internal 43)
	)
	(tile 160 31 INT_X13Y43 INT 1
		(primitive_site TIEOFF_X20Y86 TIEOFF internal 3)
	)
	(tile 160 32 CLEXL_X13Y43 CLEXL 2
		(primitive_site SLICE_X20Y41 SLICEL internal 45)
		(primitive_site SLICE_X21Y41 SLICEX internal 43)
	)
	(tile 160 33 INT_BRAM_X14Y43 INT_BRAM 1
		(primitive_site TIEOFF_X21Y86 TIEOFF internal 3)
	)
	(tile 160 34 INT_INTERFACE_X14Y43 INT_INTERFACE 0
	)
	(tile 160 35 NULL_X35Y48 NULL 0
	)
	(tile 160 36 INT_X15Y43 INT 1
		(primitive_site TIEOFF_X22Y86 TIEOFF internal 3)
	)
	(tile 160 37 CLEXM_X15Y43 CLEXM 2
		(primitive_site SLICE_X22Y41 SLICEM internal 50)
		(primitive_site SLICE_X23Y41 SLICEX internal 43)
	)
	(tile 160 38 INT_X16Y43 INT 1
		(primitive_site TIEOFF_X23Y86 TIEOFF internal 3)
	)
	(tile 160 39 CLEXL_X16Y43 CLEXL 2
		(primitive_site SLICE_X24Y41 SLICEL internal 45)
		(primitive_site SLICE_X25Y41 SLICEX internal 43)
	)
	(tile 160 40 INT_X17Y43 INT 1
		(primitive_site TIEOFF_X24Y86 TIEOFF internal 3)
	)
	(tile 160 41 CLEXM_X17Y43 CLEXM 2
		(primitive_site SLICE_X26Y41 SLICEM internal 50)
		(primitive_site SLICE_X27Y41 SLICEX internal 43)
	)
	(tile 160 42 INT_X18Y43 INT 1
		(primitive_site TIEOFF_X25Y86 TIEOFF internal 3)
	)
	(tile 160 43 CLEXL_X18Y43 CLEXL 2
		(primitive_site SLICE_X28Y41 SLICEL internal 45)
		(primitive_site SLICE_X29Y41 SLICEX internal 43)
	)
	(tile 160 44 INT_X19Y43 INT 1
		(primitive_site TIEOFF_X26Y86 TIEOFF internal 3)
	)
	(tile 160 45 CLEXM_X19Y43 CLEXM 2
		(primitive_site SLICE_X30Y41 SLICEM internal 50)
		(primitive_site SLICE_X31Y41 SLICEX internal 43)
	)
	(tile 160 46 INT_X20Y43 INT 1
		(primitive_site TIEOFF_X28Y86 TIEOFF internal 3)
	)
	(tile 160 47 CLEXL_X20Y43 CLEXL 2
		(primitive_site SLICE_X32Y41 SLICEL internal 45)
		(primitive_site SLICE_X33Y41 SLICEX internal 43)
	)
	(tile 160 48 NULL_X48Y48 NULL 0
	)
	(tile 160 49 REG_V_X20Y43 REG_V 0
	)
	(tile 160 50 INT_X21Y43 INT 1
		(primitive_site TIEOFF_X31Y86 TIEOFF internal 3)
	)
	(tile 160 51 CLEXM_X21Y43 CLEXM 2
		(primitive_site SLICE_X34Y41 SLICEM internal 50)
		(primitive_site SLICE_X35Y41 SLICEX internal 43)
	)
	(tile 160 52 INT_X22Y43 INT 1
		(primitive_site TIEOFF_X33Y86 TIEOFF internal 3)
	)
	(tile 160 53 CLEXL_X22Y43 CLEXL 2
		(primitive_site SLICE_X36Y41 SLICEL internal 45)
		(primitive_site SLICE_X37Y41 SLICEX internal 43)
	)
	(tile 160 54 INT_X23Y43 INT 1
		(primitive_site TIEOFF_X35Y86 TIEOFF internal 3)
	)
	(tile 160 55 CLEXM_X23Y43 CLEXM 2
		(primitive_site SLICE_X38Y41 SLICEM internal 50)
		(primitive_site SLICE_X39Y41 SLICEX internal 43)
	)
	(tile 160 56 INT_X24Y43 INT 1
		(primitive_site TIEOFF_X36Y86 TIEOFF internal 3)
	)
	(tile 160 57 CLEXL_X24Y43 CLEXL 2
		(primitive_site SLICE_X40Y41 SLICEL internal 45)
		(primitive_site SLICE_X41Y41 SLICEX internal 43)
	)
	(tile 160 58 INT_X25Y43 INT 1
		(primitive_site TIEOFF_X37Y86 TIEOFF internal 3)
	)
	(tile 160 59 CLEXM_X25Y43 CLEXM 2
		(primitive_site SLICE_X42Y41 SLICEM internal 50)
		(primitive_site SLICE_X43Y41 SLICEX internal 43)
	)
	(tile 160 60 INT_X26Y43 INT 1
		(primitive_site TIEOFF_X38Y86 TIEOFF internal 3)
	)
	(tile 160 61 CLEXL_X26Y43 CLEXL 2
		(primitive_site SLICE_X44Y41 SLICEL internal 45)
		(primitive_site SLICE_X45Y41 SLICEX internal 43)
	)
	(tile 160 62 INT_BRAM_X27Y43 INT_BRAM 1
		(primitive_site TIEOFF_X39Y86 TIEOFF internal 3)
	)
	(tile 160 63 INT_INTERFACE_X27Y43 INT_INTERFACE 0
	)
	(tile 160 64 NULL_X64Y48 NULL 0
	)
	(tile 160 65 INT_X28Y43 INT 1
		(primitive_site TIEOFF_X40Y86 TIEOFF internal 3)
	)
	(tile 160 66 CLEXL_X28Y43 CLEXL 2
		(primitive_site SLICE_X46Y41 SLICEL internal 45)
		(primitive_site SLICE_X47Y41 SLICEX internal 43)
	)
	(tile 160 67 INT_X29Y43 INT 1
		(primitive_site TIEOFF_X41Y86 TIEOFF internal 3)
	)
	(tile 160 68 CLEXM_X29Y43 CLEXM 2
		(primitive_site SLICE_X48Y41 SLICEM internal 50)
		(primitive_site SLICE_X49Y41 SLICEX internal 43)
	)
	(tile 160 69 INT_X30Y43 INT 1
		(primitive_site TIEOFF_X42Y86 TIEOFF internal 3)
	)
	(tile 160 70 CLEXL_X30Y43 CLEXL 2
		(primitive_site SLICE_X50Y41 SLICEL internal 45)
		(primitive_site SLICE_X51Y41 SLICEX internal 43)
	)
	(tile 160 71 INT_X31Y43 INT 1
		(primitive_site TIEOFF_X43Y86 TIEOFF internal 3)
	)
	(tile 160 72 CLEXM_X31Y43 CLEXM 2
		(primitive_site SLICE_X52Y41 SLICEM internal 50)
		(primitive_site SLICE_X53Y41 SLICEX internal 43)
	)
	(tile 160 73 INT_X32Y43 INT 1
		(primitive_site TIEOFF_X44Y86 TIEOFF internal 3)
	)
	(tile 160 74 CLEXL_X32Y43 CLEXL 2
		(primitive_site SLICE_X54Y41 SLICEL internal 45)
		(primitive_site SLICE_X55Y41 SLICEX internal 43)
	)
	(tile 160 75 INT_X33Y43 INT 1
		(primitive_site TIEOFF_X45Y86 TIEOFF internal 3)
	)
	(tile 160 76 INT_INTERFACE_X33Y43 INT_INTERFACE 0
	)
	(tile 160 77 NULL_X77Y48 NULL 0
	)
	(tile 160 78 INT_X34Y43 INT 1
		(primitive_site TIEOFF_X46Y86 TIEOFF internal 3)
	)
	(tile 160 79 CLEXM_X34Y43 CLEXM 2
		(primitive_site SLICE_X56Y41 SLICEM internal 50)
		(primitive_site SLICE_X57Y41 SLICEX internal 43)
	)
	(tile 160 80 INT_X35Y43 INT 1
		(primitive_site TIEOFF_X48Y86 TIEOFF internal 3)
	)
	(tile 160 81 CLEXL_X35Y43 CLEXL 2
		(primitive_site SLICE_X58Y41 SLICEL internal 45)
		(primitive_site SLICE_X59Y41 SLICEX internal 43)
	)
	(tile 160 82 INT_X36Y43 INT 1
		(primitive_site TIEOFF_X50Y86 TIEOFF internal 3)
	)
	(tile 160 83 INT_INTERFACE_X36Y43 INT_INTERFACE 0
	)
	(tile 160 84 NULL_X84Y48 NULL 0
	)
	(tile 160 85 INT_X37Y43 INT 1
		(primitive_site TIEOFF_X51Y86 TIEOFF internal 3)
	)
	(tile 160 86 CLEXM_X37Y43 CLEXM 2
		(primitive_site SLICE_X60Y41 SLICEM internal 50)
		(primitive_site SLICE_X61Y41 SLICEX internal 43)
	)
	(tile 160 87 INT_X38Y43 INT 1
		(primitive_site TIEOFF_X53Y86 TIEOFF internal 3)
	)
	(tile 160 88 CLEXL_X38Y43 CLEXL 2
		(primitive_site SLICE_X62Y41 SLICEL internal 45)
		(primitive_site SLICE_X63Y41 SLICEX internal 43)
	)
	(tile 160 89 INT_BRAM_X39Y43 INT_BRAM 1
		(primitive_site TIEOFF_X55Y86 TIEOFF internal 3)
	)
	(tile 160 90 INT_INTERFACE_X39Y43 INT_INTERFACE 0
	)
	(tile 160 91 NULL_X91Y48 NULL 0
	)
	(tile 160 92 INT_X40Y43 INT 1
		(primitive_site TIEOFF_X56Y86 TIEOFF internal 3)
	)
	(tile 160 93 CLEXM_X40Y43 CLEXM 2
		(primitive_site SLICE_X64Y41 SLICEM internal 50)
		(primitive_site SLICE_X65Y41 SLICEX internal 43)
	)
	(tile 160 94 INT_X41Y43 INT 1
		(primitive_site TIEOFF_X58Y86 TIEOFF internal 3)
	)
	(tile 160 95 CLEXL_X41Y43 CLEXL 2
		(primitive_site SLICE_X66Y41 SLICEL internal 45)
		(primitive_site SLICE_X67Y41 SLICEX internal 43)
	)
	(tile 160 96 IOI_INT_X42Y43 IOI_INT 1
		(primitive_site TIEOFF_X60Y86 TIEOFF internal 3)
	)
	(tile 160 97 RIOI_X42Y43 RIOI 7
		(primitive_site OLOGIC_X17Y42 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y42 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y42 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y43 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y43 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y43 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y86 TIEOFF internal 3)
	)
	(tile 160 98 MCB_CAP_INT_X42Y43 MCB_CAP_INT 0
	)
	(tile 160 99 IOI_RTERM_X99Y48 IOI_RTERM 0
	)
	(tile 160 100 RIOB_X42Y43 RIOB 2
		(primitive_site AB20 IOBS bonded 8)
		(primitive_site AB19 IOBM bonded 8)
	)
	(tile 161 0 EMP_LIOB_X0Y47 EMP_LIOB 0
	)
	(tile 161 1 IOI_LTERM_X1Y47 IOI_LTERM 0
	)
	(tile 161 2 INT_X0Y42 INT 1
		(primitive_site TIEOFF_X0Y84 TIEOFF internal 3)
	)
	(tile 161 3 INT_INTERFACE_X0Y42 INT_INTERFACE 0
	)
	(tile 161 4 MCB_CAP_INT_X0Y42 MCB_CAP_INT 0
	)
	(tile 161 5 INT_X1Y42 INT 1
		(primitive_site TIEOFF_X2Y84 TIEOFF internal 3)
	)
	(tile 161 6 CLEXL_X1Y42 CLEXL 2
		(primitive_site SLICE_X0Y40 SLICEL internal 45)
		(primitive_site SLICE_X1Y40 SLICEX internal 43)
	)
	(tile 161 7 INT_X2Y42 INT 1
		(primitive_site TIEOFF_X4Y84 TIEOFF internal 3)
	)
	(tile 161 8 CLEXM_X2Y42 CLEXM 2
		(primitive_site SLICE_X2Y40 SLICEM internal 50)
		(primitive_site SLICE_X3Y40 SLICEX internal 43)
	)
	(tile 161 9 INT_BRAM_X3Y42 INT_BRAM 1
		(primitive_site TIEOFF_X6Y84 TIEOFF internal 3)
	)
	(tile 161 10 INT_INTERFACE_X3Y42 INT_INTERFACE 0
	)
	(tile 161 11 NULL_X11Y47 NULL 0
	)
	(tile 161 12 INT_X4Y42 INT 1
		(primitive_site TIEOFF_X7Y84 TIEOFF internal 3)
	)
	(tile 161 13 CLEXL_X4Y42 CLEXL 2
		(primitive_site SLICE_X4Y40 SLICEL internal 45)
		(primitive_site SLICE_X5Y40 SLICEX internal 43)
	)
	(tile 161 14 INT_X5Y42 INT 1
		(primitive_site TIEOFF_X9Y84 TIEOFF internal 3)
	)
	(tile 161 15 CLEXM_X5Y42 CLEXM 2
		(primitive_site SLICE_X6Y40 SLICEM internal 50)
		(primitive_site SLICE_X7Y40 SLICEX internal 43)
	)
	(tile 161 16 INT_X6Y42 INT 1
		(primitive_site TIEOFF_X11Y84 TIEOFF internal 3)
	)
	(tile 161 17 CLEXL_X6Y42 CLEXL 2
		(primitive_site SLICE_X8Y40 SLICEL internal 45)
		(primitive_site SLICE_X9Y40 SLICEX internal 43)
	)
	(tile 161 18 INT_X7Y42 INT 1
		(primitive_site TIEOFF_X13Y84 TIEOFF internal 3)
	)
	(tile 161 19 CLEXM_X7Y42 CLEXM 2
		(primitive_site SLICE_X10Y40 SLICEM internal 50)
		(primitive_site SLICE_X11Y40 SLICEX internal 43)
	)
	(tile 161 20 INT_X8Y42 INT 1
		(primitive_site TIEOFF_X15Y84 TIEOFF internal 3)
	)
	(tile 161 21 INT_INTERFACE_X8Y42 INT_INTERFACE 0
	)
	(tile 161 22 NULL_X22Y47 NULL 0
	)
	(tile 161 23 INT_X9Y42 INT 1
		(primitive_site TIEOFF_X16Y84 TIEOFF internal 3)
	)
	(tile 161 24 CLEXL_X9Y42 CLEXL 2
		(primitive_site SLICE_X12Y40 SLICEL internal 45)
		(primitive_site SLICE_X13Y40 SLICEX internal 43)
	)
	(tile 161 25 INT_X10Y42 INT 1
		(primitive_site TIEOFF_X17Y84 TIEOFF internal 3)
	)
	(tile 161 26 CLEXM_X10Y42 CLEXM 2
		(primitive_site SLICE_X14Y40 SLICEM internal 50)
		(primitive_site SLICE_X15Y40 SLICEX internal 43)
	)
	(tile 161 27 INT_X11Y42 INT 1
		(primitive_site TIEOFF_X18Y84 TIEOFF internal 3)
	)
	(tile 161 28 CLEXL_X11Y42 CLEXL 2
		(primitive_site SLICE_X16Y40 SLICEL internal 45)
		(primitive_site SLICE_X17Y40 SLICEX internal 43)
	)
	(tile 161 29 INT_X12Y42 INT 1
		(primitive_site TIEOFF_X19Y84 TIEOFF internal 3)
	)
	(tile 161 30 CLEXM_X12Y42 CLEXM 2
		(primitive_site SLICE_X18Y40 SLICEM internal 50)
		(primitive_site SLICE_X19Y40 SLICEX internal 43)
	)
	(tile 161 31 INT_X13Y42 INT 1
		(primitive_site TIEOFF_X20Y84 TIEOFF internal 3)
	)
	(tile 161 32 CLEXL_X13Y42 CLEXL 2
		(primitive_site SLICE_X20Y40 SLICEL internal 45)
		(primitive_site SLICE_X21Y40 SLICEX internal 43)
	)
	(tile 161 33 INT_BRAM_X14Y42 INT_BRAM 1
		(primitive_site TIEOFF_X21Y84 TIEOFF internal 3)
	)
	(tile 161 34 INT_INTERFACE_X14Y42 INT_INTERFACE 0
	)
	(tile 161 35 NULL_X35Y47 NULL 0
	)
	(tile 161 36 INT_X15Y42 INT 1
		(primitive_site TIEOFF_X22Y84 TIEOFF internal 3)
	)
	(tile 161 37 CLEXM_X15Y42 CLEXM 2
		(primitive_site SLICE_X22Y40 SLICEM internal 50)
		(primitive_site SLICE_X23Y40 SLICEX internal 43)
	)
	(tile 161 38 INT_X16Y42 INT 1
		(primitive_site TIEOFF_X23Y84 TIEOFF internal 3)
	)
	(tile 161 39 CLEXL_X16Y42 CLEXL 2
		(primitive_site SLICE_X24Y40 SLICEL internal 45)
		(primitive_site SLICE_X25Y40 SLICEX internal 43)
	)
	(tile 161 40 INT_X17Y42 INT 1
		(primitive_site TIEOFF_X24Y84 TIEOFF internal 3)
	)
	(tile 161 41 CLEXM_X17Y42 CLEXM 2
		(primitive_site SLICE_X26Y40 SLICEM internal 50)
		(primitive_site SLICE_X27Y40 SLICEX internal 43)
	)
	(tile 161 42 INT_X18Y42 INT 1
		(primitive_site TIEOFF_X25Y84 TIEOFF internal 3)
	)
	(tile 161 43 CLEXL_X18Y42 CLEXL 2
		(primitive_site SLICE_X28Y40 SLICEL internal 45)
		(primitive_site SLICE_X29Y40 SLICEX internal 43)
	)
	(tile 161 44 INT_X19Y42 INT 1
		(primitive_site TIEOFF_X26Y84 TIEOFF internal 3)
	)
	(tile 161 45 CLEXM_X19Y42 CLEXM 2
		(primitive_site SLICE_X30Y40 SLICEM internal 50)
		(primitive_site SLICE_X31Y40 SLICEX internal 43)
	)
	(tile 161 46 INT_X20Y42 INT 1
		(primitive_site TIEOFF_X28Y84 TIEOFF internal 3)
	)
	(tile 161 47 CLEXL_X20Y42 CLEXL 2
		(primitive_site SLICE_X32Y40 SLICEL internal 45)
		(primitive_site SLICE_X33Y40 SLICEX internal 43)
	)
	(tile 161 48 NULL_X48Y47 NULL 0
	)
	(tile 161 49 REG_V_X20Y42 REG_V 0
	)
	(tile 161 50 INT_X21Y42 INT 1
		(primitive_site TIEOFF_X31Y84 TIEOFF internal 3)
	)
	(tile 161 51 CLEXM_X21Y42 CLEXM 2
		(primitive_site SLICE_X34Y40 SLICEM internal 50)
		(primitive_site SLICE_X35Y40 SLICEX internal 43)
	)
	(tile 161 52 INT_X22Y42 INT 1
		(primitive_site TIEOFF_X33Y84 TIEOFF internal 3)
	)
	(tile 161 53 CLEXL_X22Y42 CLEXL 2
		(primitive_site SLICE_X36Y40 SLICEL internal 45)
		(primitive_site SLICE_X37Y40 SLICEX internal 43)
	)
	(tile 161 54 INT_X23Y42 INT 1
		(primitive_site TIEOFF_X35Y84 TIEOFF internal 3)
	)
	(tile 161 55 CLEXM_X23Y42 CLEXM 2
		(primitive_site SLICE_X38Y40 SLICEM internal 50)
		(primitive_site SLICE_X39Y40 SLICEX internal 43)
	)
	(tile 161 56 INT_X24Y42 INT 1
		(primitive_site TIEOFF_X36Y84 TIEOFF internal 3)
	)
	(tile 161 57 CLEXL_X24Y42 CLEXL 2
		(primitive_site SLICE_X40Y40 SLICEL internal 45)
		(primitive_site SLICE_X41Y40 SLICEX internal 43)
	)
	(tile 161 58 INT_X25Y42 INT 1
		(primitive_site TIEOFF_X37Y84 TIEOFF internal 3)
	)
	(tile 161 59 CLEXM_X25Y42 CLEXM 2
		(primitive_site SLICE_X42Y40 SLICEM internal 50)
		(primitive_site SLICE_X43Y40 SLICEX internal 43)
	)
	(tile 161 60 INT_X26Y42 INT 1
		(primitive_site TIEOFF_X38Y84 TIEOFF internal 3)
	)
	(tile 161 61 CLEXL_X26Y42 CLEXL 2
		(primitive_site SLICE_X44Y40 SLICEL internal 45)
		(primitive_site SLICE_X45Y40 SLICEX internal 43)
	)
	(tile 161 62 INT_BRAM_X27Y42 INT_BRAM 1
		(primitive_site TIEOFF_X39Y84 TIEOFF internal 3)
	)
	(tile 161 63 INT_INTERFACE_X27Y42 INT_INTERFACE 0
	)
	(tile 161 64 NULL_X64Y47 NULL 0
	)
	(tile 161 65 INT_X28Y42 INT 1
		(primitive_site TIEOFF_X40Y84 TIEOFF internal 3)
	)
	(tile 161 66 CLEXL_X28Y42 CLEXL 2
		(primitive_site SLICE_X46Y40 SLICEL internal 45)
		(primitive_site SLICE_X47Y40 SLICEX internal 43)
	)
	(tile 161 67 INT_X29Y42 INT 1
		(primitive_site TIEOFF_X41Y84 TIEOFF internal 3)
	)
	(tile 161 68 CLEXM_X29Y42 CLEXM 2
		(primitive_site SLICE_X48Y40 SLICEM internal 50)
		(primitive_site SLICE_X49Y40 SLICEX internal 43)
	)
	(tile 161 69 INT_X30Y42 INT 1
		(primitive_site TIEOFF_X42Y84 TIEOFF internal 3)
	)
	(tile 161 70 CLEXL_X30Y42 CLEXL 2
		(primitive_site SLICE_X50Y40 SLICEL internal 45)
		(primitive_site SLICE_X51Y40 SLICEX internal 43)
	)
	(tile 161 71 INT_X31Y42 INT 1
		(primitive_site TIEOFF_X43Y84 TIEOFF internal 3)
	)
	(tile 161 72 CLEXM_X31Y42 CLEXM 2
		(primitive_site SLICE_X52Y40 SLICEM internal 50)
		(primitive_site SLICE_X53Y40 SLICEX internal 43)
	)
	(tile 161 73 INT_X32Y42 INT 1
		(primitive_site TIEOFF_X44Y84 TIEOFF internal 3)
	)
	(tile 161 74 CLEXL_X32Y42 CLEXL 2
		(primitive_site SLICE_X54Y40 SLICEL internal 45)
		(primitive_site SLICE_X55Y40 SLICEX internal 43)
	)
	(tile 161 75 INT_X33Y42 INT 1
		(primitive_site TIEOFF_X45Y84 TIEOFF internal 3)
	)
	(tile 161 76 INT_INTERFACE_X33Y42 INT_INTERFACE 0
	)
	(tile 161 77 NULL_X77Y47 NULL 0
	)
	(tile 161 78 INT_X34Y42 INT 1
		(primitive_site TIEOFF_X46Y84 TIEOFF internal 3)
	)
	(tile 161 79 CLEXM_X34Y42 CLEXM 2
		(primitive_site SLICE_X56Y40 SLICEM internal 50)
		(primitive_site SLICE_X57Y40 SLICEX internal 43)
	)
	(tile 161 80 INT_X35Y42 INT 1
		(primitive_site TIEOFF_X48Y84 TIEOFF internal 3)
	)
	(tile 161 81 CLEXL_X35Y42 CLEXL 2
		(primitive_site SLICE_X58Y40 SLICEL internal 45)
		(primitive_site SLICE_X59Y40 SLICEX internal 43)
	)
	(tile 161 82 INT_X36Y42 INT 1
		(primitive_site TIEOFF_X50Y84 TIEOFF internal 3)
	)
	(tile 161 83 INT_INTERFACE_X36Y42 INT_INTERFACE 0
	)
	(tile 161 84 NULL_X84Y47 NULL 0
	)
	(tile 161 85 INT_X37Y42 INT 1
		(primitive_site TIEOFF_X51Y84 TIEOFF internal 3)
	)
	(tile 161 86 CLEXM_X37Y42 CLEXM 2
		(primitive_site SLICE_X60Y40 SLICEM internal 50)
		(primitive_site SLICE_X61Y40 SLICEX internal 43)
	)
	(tile 161 87 INT_X38Y42 INT 1
		(primitive_site TIEOFF_X53Y84 TIEOFF internal 3)
	)
	(tile 161 88 CLEXL_X38Y42 CLEXL 2
		(primitive_site SLICE_X62Y40 SLICEL internal 45)
		(primitive_site SLICE_X63Y40 SLICEX internal 43)
	)
	(tile 161 89 INT_BRAM_X39Y42 INT_BRAM 1
		(primitive_site TIEOFF_X55Y84 TIEOFF internal 3)
	)
	(tile 161 90 INT_INTERFACE_X39Y42 INT_INTERFACE 0
	)
	(tile 161 91 NULL_X91Y47 NULL 0
	)
	(tile 161 92 INT_X40Y42 INT 1
		(primitive_site TIEOFF_X56Y84 TIEOFF internal 3)
	)
	(tile 161 93 CLEXM_X40Y42 CLEXM 2
		(primitive_site SLICE_X64Y40 SLICEM internal 50)
		(primitive_site SLICE_X65Y40 SLICEX internal 43)
	)
	(tile 161 94 INT_X41Y42 INT 1
		(primitive_site TIEOFF_X58Y84 TIEOFF internal 3)
	)
	(tile 161 95 CLEXL_X41Y42 CLEXL 2
		(primitive_site SLICE_X66Y40 SLICEL internal 45)
		(primitive_site SLICE_X67Y40 SLICEX internal 43)
	)
	(tile 161 96 INT_X42Y42 INT 1
		(primitive_site TIEOFF_X60Y84 TIEOFF internal 3)
	)
	(tile 161 97 INT_INTERFACE_X42Y42 INT_INTERFACE 0
	)
	(tile 161 98 MCB_CAP_INT_X42Y42 MCB_CAP_INT 0
	)
	(tile 161 99 IOI_RTERM_X99Y47 IOI_RTERM 0
	)
	(tile 161 100 EMP_RIOB_X42Y42 EMP_RIOB 0
	)
	(tile 162 0 LIOB_X0Y41 LIOB 2
		(primitive_site U4 IOBM bonded 8)
		(primitive_site V3 IOBS bonded 8)
	)
	(tile 162 1 IOI_LTERM_X1Y46 IOI_LTERM 0
	)
	(tile 162 2 LIOI_INT_X0Y41 LIOI_INT 1
		(primitive_site TIEOFF_X0Y82 TIEOFF internal 3)
	)
	(tile 162 3 LIOI_X0Y41 LIOI 7
		(primitive_site OLOGIC_X0Y40 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y40 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y40 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y41 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y41 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y41 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y82 TIEOFF internal 3)
	)
	(tile 162 4 MCB_CAP_INT_X0Y41 MCB_CAP_INT 0
	)
	(tile 162 5 INT_X1Y41 INT 1
		(primitive_site TIEOFF_X2Y82 TIEOFF internal 3)
	)
	(tile 162 6 CLEXL_X1Y41 CLEXL 2
		(primitive_site SLICE_X0Y39 SLICEL internal 45)
		(primitive_site SLICE_X1Y39 SLICEX internal 43)
	)
	(tile 162 7 INT_X2Y41 INT 1
		(primitive_site TIEOFF_X4Y82 TIEOFF internal 3)
	)
	(tile 162 8 CLEXM_X2Y41 CLEXM 2
		(primitive_site SLICE_X2Y39 SLICEM internal 50)
		(primitive_site SLICE_X3Y39 SLICEX internal 43)
	)
	(tile 162 9 INT_BRAM_X3Y41 INT_BRAM 1
		(primitive_site TIEOFF_X6Y82 TIEOFF internal 3)
	)
	(tile 162 10 INT_INTERFACE_X3Y41 INT_INTERFACE 0
	)
	(tile 162 11 NULL_X11Y46 NULL 0
	)
	(tile 162 12 INT_X4Y41 INT 1
		(primitive_site TIEOFF_X7Y82 TIEOFF internal 3)
	)
	(tile 162 13 CLEXL_X4Y41 CLEXL 2
		(primitive_site SLICE_X4Y39 SLICEL internal 45)
		(primitive_site SLICE_X5Y39 SLICEX internal 43)
	)
	(tile 162 14 INT_X5Y41 INT 1
		(primitive_site TIEOFF_X9Y82 TIEOFF internal 3)
	)
	(tile 162 15 CLEXM_X5Y41 CLEXM 2
		(primitive_site SLICE_X6Y39 SLICEM internal 50)
		(primitive_site SLICE_X7Y39 SLICEX internal 43)
	)
	(tile 162 16 INT_X6Y41 INT 1
		(primitive_site TIEOFF_X11Y82 TIEOFF internal 3)
	)
	(tile 162 17 CLEXL_X6Y41 CLEXL 2
		(primitive_site SLICE_X8Y39 SLICEL internal 45)
		(primitive_site SLICE_X9Y39 SLICEX internal 43)
	)
	(tile 162 18 INT_X7Y41 INT 1
		(primitive_site TIEOFF_X13Y82 TIEOFF internal 3)
	)
	(tile 162 19 CLEXM_X7Y41 CLEXM 2
		(primitive_site SLICE_X10Y39 SLICEM internal 50)
		(primitive_site SLICE_X11Y39 SLICEX internal 43)
	)
	(tile 162 20 INT_X8Y41 INT 1
		(primitive_site TIEOFF_X15Y82 TIEOFF internal 3)
	)
	(tile 162 21 INT_INTERFACE_X8Y41 INT_INTERFACE 0
	)
	(tile 162 22 NULL_X22Y46 NULL 0
	)
	(tile 162 23 INT_X9Y41 INT 1
		(primitive_site TIEOFF_X16Y82 TIEOFF internal 3)
	)
	(tile 162 24 CLEXL_X9Y41 CLEXL 2
		(primitive_site SLICE_X12Y39 SLICEL internal 45)
		(primitive_site SLICE_X13Y39 SLICEX internal 43)
	)
	(tile 162 25 INT_X10Y41 INT 1
		(primitive_site TIEOFF_X17Y82 TIEOFF internal 3)
	)
	(tile 162 26 CLEXM_X10Y41 CLEXM 2
		(primitive_site SLICE_X14Y39 SLICEM internal 50)
		(primitive_site SLICE_X15Y39 SLICEX internal 43)
	)
	(tile 162 27 INT_X11Y41 INT 1
		(primitive_site TIEOFF_X18Y82 TIEOFF internal 3)
	)
	(tile 162 28 CLEXL_X11Y41 CLEXL 2
		(primitive_site SLICE_X16Y39 SLICEL internal 45)
		(primitive_site SLICE_X17Y39 SLICEX internal 43)
	)
	(tile 162 29 INT_X12Y41 INT 1
		(primitive_site TIEOFF_X19Y82 TIEOFF internal 3)
	)
	(tile 162 30 CLEXM_X12Y41 CLEXM 2
		(primitive_site SLICE_X18Y39 SLICEM internal 50)
		(primitive_site SLICE_X19Y39 SLICEX internal 43)
	)
	(tile 162 31 INT_X13Y41 INT 1
		(primitive_site TIEOFF_X20Y82 TIEOFF internal 3)
	)
	(tile 162 32 CLEXL_X13Y41 CLEXL 2
		(primitive_site SLICE_X20Y39 SLICEL internal 45)
		(primitive_site SLICE_X21Y39 SLICEX internal 43)
	)
	(tile 162 33 INT_BRAM_X14Y41 INT_BRAM 1
		(primitive_site TIEOFF_X21Y82 TIEOFF internal 3)
	)
	(tile 162 34 INT_INTERFACE_X14Y41 INT_INTERFACE 0
	)
	(tile 162 35 NULL_X35Y46 NULL 0
	)
	(tile 162 36 INT_X15Y41 INT 1
		(primitive_site TIEOFF_X22Y82 TIEOFF internal 3)
	)
	(tile 162 37 CLEXM_X15Y41 CLEXM 2
		(primitive_site SLICE_X22Y39 SLICEM internal 50)
		(primitive_site SLICE_X23Y39 SLICEX internal 43)
	)
	(tile 162 38 INT_X16Y41 INT 1
		(primitive_site TIEOFF_X23Y82 TIEOFF internal 3)
	)
	(tile 162 39 CLEXL_X16Y41 CLEXL 2
		(primitive_site SLICE_X24Y39 SLICEL internal 45)
		(primitive_site SLICE_X25Y39 SLICEX internal 43)
	)
	(tile 162 40 INT_X17Y41 INT 1
		(primitive_site TIEOFF_X24Y82 TIEOFF internal 3)
	)
	(tile 162 41 CLEXM_X17Y41 CLEXM 2
		(primitive_site SLICE_X26Y39 SLICEM internal 50)
		(primitive_site SLICE_X27Y39 SLICEX internal 43)
	)
	(tile 162 42 INT_X18Y41 INT 1
		(primitive_site TIEOFF_X25Y82 TIEOFF internal 3)
	)
	(tile 162 43 CLEXL_X18Y41 CLEXL 2
		(primitive_site SLICE_X28Y39 SLICEL internal 45)
		(primitive_site SLICE_X29Y39 SLICEX internal 43)
	)
	(tile 162 44 INT_X19Y41 INT 1
		(primitive_site TIEOFF_X26Y82 TIEOFF internal 3)
	)
	(tile 162 45 CLEXM_X19Y41 CLEXM 2
		(primitive_site SLICE_X30Y39 SLICEM internal 50)
		(primitive_site SLICE_X31Y39 SLICEX internal 43)
	)
	(tile 162 46 INT_X20Y41 INT 1
		(primitive_site TIEOFF_X28Y82 TIEOFF internal 3)
	)
	(tile 162 47 CLEXL_X20Y41 CLEXL 2
		(primitive_site SLICE_X32Y39 SLICEL internal 45)
		(primitive_site SLICE_X33Y39 SLICEX internal 43)
	)
	(tile 162 48 NULL_X48Y46 NULL 0
	)
	(tile 162 49 REG_V_X20Y41 REG_V 0
	)
	(tile 162 50 INT_X21Y41 INT 1
		(primitive_site TIEOFF_X31Y82 TIEOFF internal 3)
	)
	(tile 162 51 CLEXM_X21Y41 CLEXM 2
		(primitive_site SLICE_X34Y39 SLICEM internal 50)
		(primitive_site SLICE_X35Y39 SLICEX internal 43)
	)
	(tile 162 52 INT_X22Y41 INT 1
		(primitive_site TIEOFF_X33Y82 TIEOFF internal 3)
	)
	(tile 162 53 CLEXL_X22Y41 CLEXL 2
		(primitive_site SLICE_X36Y39 SLICEL internal 45)
		(primitive_site SLICE_X37Y39 SLICEX internal 43)
	)
	(tile 162 54 INT_X23Y41 INT 1
		(primitive_site TIEOFF_X35Y82 TIEOFF internal 3)
	)
	(tile 162 55 CLEXM_X23Y41 CLEXM 2
		(primitive_site SLICE_X38Y39 SLICEM internal 50)
		(primitive_site SLICE_X39Y39 SLICEX internal 43)
	)
	(tile 162 56 INT_X24Y41 INT 1
		(primitive_site TIEOFF_X36Y82 TIEOFF internal 3)
	)
	(tile 162 57 CLEXL_X24Y41 CLEXL 2
		(primitive_site SLICE_X40Y39 SLICEL internal 45)
		(primitive_site SLICE_X41Y39 SLICEX internal 43)
	)
	(tile 162 58 INT_X25Y41 INT 1
		(primitive_site TIEOFF_X37Y82 TIEOFF internal 3)
	)
	(tile 162 59 CLEXM_X25Y41 CLEXM 2
		(primitive_site SLICE_X42Y39 SLICEM internal 50)
		(primitive_site SLICE_X43Y39 SLICEX internal 43)
	)
	(tile 162 60 INT_X26Y41 INT 1
		(primitive_site TIEOFF_X38Y82 TIEOFF internal 3)
	)
	(tile 162 61 CLEXL_X26Y41 CLEXL 2
		(primitive_site SLICE_X44Y39 SLICEL internal 45)
		(primitive_site SLICE_X45Y39 SLICEX internal 43)
	)
	(tile 162 62 INT_BRAM_X27Y41 INT_BRAM 1
		(primitive_site TIEOFF_X39Y82 TIEOFF internal 3)
	)
	(tile 162 63 INT_INTERFACE_X27Y41 INT_INTERFACE 0
	)
	(tile 162 64 NULL_X64Y46 NULL 0
	)
	(tile 162 65 INT_X28Y41 INT 1
		(primitive_site TIEOFF_X40Y82 TIEOFF internal 3)
	)
	(tile 162 66 CLEXL_X28Y41 CLEXL 2
		(primitive_site SLICE_X46Y39 SLICEL internal 45)
		(primitive_site SLICE_X47Y39 SLICEX internal 43)
	)
	(tile 162 67 INT_X29Y41 INT 1
		(primitive_site TIEOFF_X41Y82 TIEOFF internal 3)
	)
	(tile 162 68 CLEXM_X29Y41 CLEXM 2
		(primitive_site SLICE_X48Y39 SLICEM internal 50)
		(primitive_site SLICE_X49Y39 SLICEX internal 43)
	)
	(tile 162 69 INT_X30Y41 INT 1
		(primitive_site TIEOFF_X42Y82 TIEOFF internal 3)
	)
	(tile 162 70 CLEXL_X30Y41 CLEXL 2
		(primitive_site SLICE_X50Y39 SLICEL internal 45)
		(primitive_site SLICE_X51Y39 SLICEX internal 43)
	)
	(tile 162 71 INT_X31Y41 INT 1
		(primitive_site TIEOFF_X43Y82 TIEOFF internal 3)
	)
	(tile 162 72 CLEXM_X31Y41 CLEXM 2
		(primitive_site SLICE_X52Y39 SLICEM internal 50)
		(primitive_site SLICE_X53Y39 SLICEX internal 43)
	)
	(tile 162 73 INT_X32Y41 INT 1
		(primitive_site TIEOFF_X44Y82 TIEOFF internal 3)
	)
	(tile 162 74 CLEXL_X32Y41 CLEXL 2
		(primitive_site SLICE_X54Y39 SLICEL internal 45)
		(primitive_site SLICE_X55Y39 SLICEX internal 43)
	)
	(tile 162 75 INT_X33Y41 INT 1
		(primitive_site TIEOFF_X45Y82 TIEOFF internal 3)
	)
	(tile 162 76 INT_INTERFACE_X33Y41 INT_INTERFACE 0
	)
	(tile 162 77 NULL_X77Y46 NULL 0
	)
	(tile 162 78 INT_X34Y41 INT 1
		(primitive_site TIEOFF_X46Y82 TIEOFF internal 3)
	)
	(tile 162 79 CLEXM_X34Y41 CLEXM 2
		(primitive_site SLICE_X56Y39 SLICEM internal 50)
		(primitive_site SLICE_X57Y39 SLICEX internal 43)
	)
	(tile 162 80 INT_X35Y41 INT 1
		(primitive_site TIEOFF_X48Y82 TIEOFF internal 3)
	)
	(tile 162 81 CLEXL_X35Y41 CLEXL 2
		(primitive_site SLICE_X58Y39 SLICEL internal 45)
		(primitive_site SLICE_X59Y39 SLICEX internal 43)
	)
	(tile 162 82 INT_X36Y41 INT 1
		(primitive_site TIEOFF_X50Y82 TIEOFF internal 3)
	)
	(tile 162 83 INT_INTERFACE_X36Y41 INT_INTERFACE 0
	)
	(tile 162 84 NULL_X84Y46 NULL 0
	)
	(tile 162 85 INT_X37Y41 INT 1
		(primitive_site TIEOFF_X51Y82 TIEOFF internal 3)
	)
	(tile 162 86 CLEXM_X37Y41 CLEXM 2
		(primitive_site SLICE_X60Y39 SLICEM internal 50)
		(primitive_site SLICE_X61Y39 SLICEX internal 43)
	)
	(tile 162 87 INT_X38Y41 INT 1
		(primitive_site TIEOFF_X53Y82 TIEOFF internal 3)
	)
	(tile 162 88 CLEXL_X38Y41 CLEXL 2
		(primitive_site SLICE_X62Y39 SLICEL internal 45)
		(primitive_site SLICE_X63Y39 SLICEX internal 43)
	)
	(tile 162 89 INT_BRAM_X39Y41 INT_BRAM 1
		(primitive_site TIEOFF_X55Y82 TIEOFF internal 3)
	)
	(tile 162 90 INT_INTERFACE_X39Y41 INT_INTERFACE 0
	)
	(tile 162 91 NULL_X91Y46 NULL 0
	)
	(tile 162 92 INT_X40Y41 INT 1
		(primitive_site TIEOFF_X56Y82 TIEOFF internal 3)
	)
	(tile 162 93 CLEXM_X40Y41 CLEXM 2
		(primitive_site SLICE_X64Y39 SLICEM internal 50)
		(primitive_site SLICE_X65Y39 SLICEX internal 43)
	)
	(tile 162 94 INT_X41Y41 INT 1
		(primitive_site TIEOFF_X58Y82 TIEOFF internal 3)
	)
	(tile 162 95 CLEXL_X41Y41 CLEXL 2
		(primitive_site SLICE_X66Y39 SLICEL internal 45)
		(primitive_site SLICE_X67Y39 SLICEX internal 43)
	)
	(tile 162 96 IOI_INT_X42Y41 IOI_INT 1
		(primitive_site TIEOFF_X60Y82 TIEOFF internal 3)
	)
	(tile 162 97 RIOI_X42Y41 RIOI 7
		(primitive_site OLOGIC_X17Y40 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y40 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y40 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y41 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y41 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y41 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y82 TIEOFF internal 3)
	)
	(tile 162 98 MCB_CAP_INT_X42Y41 MCB_CAP_INT 0
	)
	(tile 162 99 IOI_RTERM_X99Y46 IOI_RTERM 0
	)
	(tile 162 100 RIOB_X42Y41 RIOB 2
		(primitive_site P18 IOBS bonded 8)
		(primitive_site P17 IOBM bonded 8)
	)
	(tile 163 0 EMP_LIOB_X0Y45 EMP_LIOB 0
	)
	(tile 163 1 IOI_LTERM_X1Y45 IOI_LTERM 0
	)
	(tile 163 2 INT_X0Y40 INT 1
		(primitive_site TIEOFF_X0Y80 TIEOFF internal 3)
	)
	(tile 163 3 INT_INTERFACE_X0Y40 INT_INTERFACE 0
	)
	(tile 163 4 MCB_CAP_INT_X0Y40 MCB_CAP_INT 0
	)
	(tile 163 5 INT_X1Y40 INT 1
		(primitive_site TIEOFF_X2Y80 TIEOFF internal 3)
	)
	(tile 163 6 CLEXL_X1Y40 CLEXL 2
		(primitive_site SLICE_X0Y38 SLICEL internal 45)
		(primitive_site SLICE_X1Y38 SLICEX internal 43)
	)
	(tile 163 7 INT_X2Y40 INT 1
		(primitive_site TIEOFF_X4Y80 TIEOFF internal 3)
	)
	(tile 163 8 CLEXM_X2Y40 CLEXM 2
		(primitive_site SLICE_X2Y38 SLICEM internal 50)
		(primitive_site SLICE_X3Y38 SLICEX internal 43)
	)
	(tile 163 9 INT_BRAM_X3Y40 INT_BRAM 1
		(primitive_site TIEOFF_X6Y80 TIEOFF internal 3)
	)
	(tile 163 10 INT_INTERFACE_X3Y40 INT_INTERFACE 0
	)
	(tile 163 11 BRAMSITE2_X3Y40 BRAMSITE2 3
		(primitive_site RAMB16_X0Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y21 RAMB8BWER internal 110)
	)
	(tile 163 12 INT_X4Y40 INT 1
		(primitive_site TIEOFF_X7Y80 TIEOFF internal 3)
	)
	(tile 163 13 CLEXL_X4Y40 CLEXL 2
		(primitive_site SLICE_X4Y38 SLICEL internal 45)
		(primitive_site SLICE_X5Y38 SLICEX internal 43)
	)
	(tile 163 14 INT_X5Y40 INT 1
		(primitive_site TIEOFF_X9Y80 TIEOFF internal 3)
	)
	(tile 163 15 CLEXM_X5Y40 CLEXM 2
		(primitive_site SLICE_X6Y38 SLICEM internal 50)
		(primitive_site SLICE_X7Y38 SLICEX internal 43)
	)
	(tile 163 16 INT_X6Y40 INT 1
		(primitive_site TIEOFF_X11Y80 TIEOFF internal 3)
	)
	(tile 163 17 CLEXL_X6Y40 CLEXL 2
		(primitive_site SLICE_X8Y38 SLICEL internal 45)
		(primitive_site SLICE_X9Y38 SLICEX internal 43)
	)
	(tile 163 18 INT_X7Y40 INT 1
		(primitive_site TIEOFF_X13Y80 TIEOFF internal 3)
	)
	(tile 163 19 CLEXM_X7Y40 CLEXM 2
		(primitive_site SLICE_X10Y38 SLICEM internal 50)
		(primitive_site SLICE_X11Y38 SLICEX internal 43)
	)
	(tile 163 20 INT_X8Y40 INT 1
		(primitive_site TIEOFF_X15Y80 TIEOFF internal 3)
	)
	(tile 163 21 INT_INTERFACE_X8Y40 INT_INTERFACE 0
	)
	(tile 163 22 MACCSITE2_X8Y40 MACCSITE2 1
		(primitive_site DSP48_X0Y10 DSP48A1 internal 346)
	)
	(tile 163 23 INT_X9Y40 INT 1
		(primitive_site TIEOFF_X16Y80 TIEOFF internal 3)
	)
	(tile 163 24 CLEXL_X9Y40 CLEXL 2
		(primitive_site SLICE_X12Y38 SLICEL internal 45)
		(primitive_site SLICE_X13Y38 SLICEX internal 43)
	)
	(tile 163 25 INT_X10Y40 INT 1
		(primitive_site TIEOFF_X17Y80 TIEOFF internal 3)
	)
	(tile 163 26 CLEXM_X10Y40 CLEXM 2
		(primitive_site SLICE_X14Y38 SLICEM internal 50)
		(primitive_site SLICE_X15Y38 SLICEX internal 43)
	)
	(tile 163 27 INT_X11Y40 INT 1
		(primitive_site TIEOFF_X18Y80 TIEOFF internal 3)
	)
	(tile 163 28 CLEXL_X11Y40 CLEXL 2
		(primitive_site SLICE_X16Y38 SLICEL internal 45)
		(primitive_site SLICE_X17Y38 SLICEX internal 43)
	)
	(tile 163 29 INT_X12Y40 INT 1
		(primitive_site TIEOFF_X19Y80 TIEOFF internal 3)
	)
	(tile 163 30 CLEXM_X12Y40 CLEXM 2
		(primitive_site SLICE_X18Y38 SLICEM internal 50)
		(primitive_site SLICE_X19Y38 SLICEX internal 43)
	)
	(tile 163 31 INT_X13Y40 INT 1
		(primitive_site TIEOFF_X20Y80 TIEOFF internal 3)
	)
	(tile 163 32 CLEXL_X13Y40 CLEXL 2
		(primitive_site SLICE_X20Y38 SLICEL internal 45)
		(primitive_site SLICE_X21Y38 SLICEX internal 43)
	)
	(tile 163 33 INT_BRAM_X14Y40 INT_BRAM 1
		(primitive_site TIEOFF_X21Y80 TIEOFF internal 3)
	)
	(tile 163 34 INT_INTERFACE_X14Y40 INT_INTERFACE 0
	)
	(tile 163 35 BRAMSITE2_X14Y40 BRAMSITE2 3
		(primitive_site RAMB16_X1Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y21 RAMB8BWER internal 110)
	)
	(tile 163 36 INT_X15Y40 INT 1
		(primitive_site TIEOFF_X22Y80 TIEOFF internal 3)
	)
	(tile 163 37 CLEXM_X15Y40 CLEXM 2
		(primitive_site SLICE_X22Y38 SLICEM internal 50)
		(primitive_site SLICE_X23Y38 SLICEX internal 43)
	)
	(tile 163 38 INT_X16Y40 INT 1
		(primitive_site TIEOFF_X23Y80 TIEOFF internal 3)
	)
	(tile 163 39 CLEXL_X16Y40 CLEXL 2
		(primitive_site SLICE_X24Y38 SLICEL internal 45)
		(primitive_site SLICE_X25Y38 SLICEX internal 43)
	)
	(tile 163 40 INT_X17Y40 INT 1
		(primitive_site TIEOFF_X24Y80 TIEOFF internal 3)
	)
	(tile 163 41 CLEXM_X17Y40 CLEXM 2
		(primitive_site SLICE_X26Y38 SLICEM internal 50)
		(primitive_site SLICE_X27Y38 SLICEX internal 43)
	)
	(tile 163 42 INT_X18Y40 INT 1
		(primitive_site TIEOFF_X25Y80 TIEOFF internal 3)
	)
	(tile 163 43 CLEXL_X18Y40 CLEXL 2
		(primitive_site SLICE_X28Y38 SLICEL internal 45)
		(primitive_site SLICE_X29Y38 SLICEX internal 43)
	)
	(tile 163 44 INT_X19Y40 INT 1
		(primitive_site TIEOFF_X26Y80 TIEOFF internal 3)
	)
	(tile 163 45 CLEXM_X19Y40 CLEXM 2
		(primitive_site SLICE_X30Y38 SLICEM internal 50)
		(primitive_site SLICE_X31Y38 SLICEX internal 43)
	)
	(tile 163 46 IOI_INT_X20Y40 IOI_INT 1
		(primitive_site TIEOFF_X28Y80 TIEOFF internal 3)
	)
	(tile 163 47 INT_INTERFACE_IOI_X20Y40 INT_INTERFACE_IOI 0
	)
	(tile 163 48 CMT_DCM2_BOT_X20Y40 CMT_DCM2_BOT 2
		(primitive_site DCM_X0Y3 DCM internal 46)
		(primitive_site DCM_X0Y2 DCM internal 46)
	)
	(tile 163 49 REG_V_X20Y40 REG_V 0
	)
	(tile 163 50 INT_X21Y40 INT 1
		(primitive_site TIEOFF_X31Y80 TIEOFF internal 3)
	)
	(tile 163 51 CLEXM_X21Y40 CLEXM 2
		(primitive_site SLICE_X34Y38 SLICEM internal 50)
		(primitive_site SLICE_X35Y38 SLICEX internal 43)
	)
	(tile 163 52 INT_X22Y40 INT 1
		(primitive_site TIEOFF_X33Y80 TIEOFF internal 3)
	)
	(tile 163 53 CLEXL_X22Y40 CLEXL 2
		(primitive_site SLICE_X36Y38 SLICEL internal 45)
		(primitive_site SLICE_X37Y38 SLICEX internal 43)
	)
	(tile 163 54 INT_X23Y40 INT 1
		(primitive_site TIEOFF_X35Y80 TIEOFF internal 3)
	)
	(tile 163 55 CLEXM_X23Y40 CLEXM 2
		(primitive_site SLICE_X38Y38 SLICEM internal 50)
		(primitive_site SLICE_X39Y38 SLICEX internal 43)
	)
	(tile 163 56 INT_X24Y40 INT 1
		(primitive_site TIEOFF_X36Y80 TIEOFF internal 3)
	)
	(tile 163 57 CLEXL_X24Y40 CLEXL 2
		(primitive_site SLICE_X40Y38 SLICEL internal 45)
		(primitive_site SLICE_X41Y38 SLICEX internal 43)
	)
	(tile 163 58 INT_X25Y40 INT 1
		(primitive_site TIEOFF_X37Y80 TIEOFF internal 3)
	)
	(tile 163 59 CLEXM_X25Y40 CLEXM 2
		(primitive_site SLICE_X42Y38 SLICEM internal 50)
		(primitive_site SLICE_X43Y38 SLICEX internal 43)
	)
	(tile 163 60 INT_X26Y40 INT 1
		(primitive_site TIEOFF_X38Y80 TIEOFF internal 3)
	)
	(tile 163 61 CLEXL_X26Y40 CLEXL 2
		(primitive_site SLICE_X44Y38 SLICEL internal 45)
		(primitive_site SLICE_X45Y38 SLICEX internal 43)
	)
	(tile 163 62 INT_BRAM_X27Y40 INT_BRAM 1
		(primitive_site TIEOFF_X39Y80 TIEOFF internal 3)
	)
	(tile 163 63 INT_INTERFACE_X27Y40 INT_INTERFACE 0
	)
	(tile 163 64 BRAMSITE2_X27Y40 BRAMSITE2 3
		(primitive_site RAMB16_X2Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y21 RAMB8BWER internal 110)
	)
	(tile 163 65 INT_X28Y40 INT 1
		(primitive_site TIEOFF_X40Y80 TIEOFF internal 3)
	)
	(tile 163 66 CLEXL_X28Y40 CLEXL 2
		(primitive_site SLICE_X46Y38 SLICEL internal 45)
		(primitive_site SLICE_X47Y38 SLICEX internal 43)
	)
	(tile 163 67 INT_X29Y40 INT 1
		(primitive_site TIEOFF_X41Y80 TIEOFF internal 3)
	)
	(tile 163 68 CLEXM_X29Y40 CLEXM 2
		(primitive_site SLICE_X48Y38 SLICEM internal 50)
		(primitive_site SLICE_X49Y38 SLICEX internal 43)
	)
	(tile 163 69 INT_X30Y40 INT 1
		(primitive_site TIEOFF_X42Y80 TIEOFF internal 3)
	)
	(tile 163 70 CLEXL_X30Y40 CLEXL 2
		(primitive_site SLICE_X50Y38 SLICEL internal 45)
		(primitive_site SLICE_X51Y38 SLICEX internal 43)
	)
	(tile 163 71 INT_X31Y40 INT 1
		(primitive_site TIEOFF_X43Y80 TIEOFF internal 3)
	)
	(tile 163 72 CLEXM_X31Y40 CLEXM 2
		(primitive_site SLICE_X52Y38 SLICEM internal 50)
		(primitive_site SLICE_X53Y38 SLICEX internal 43)
	)
	(tile 163 73 INT_X32Y40 INT 1
		(primitive_site TIEOFF_X44Y80 TIEOFF internal 3)
	)
	(tile 163 74 CLEXL_X32Y40 CLEXL 2
		(primitive_site SLICE_X54Y38 SLICEL internal 45)
		(primitive_site SLICE_X55Y38 SLICEX internal 43)
	)
	(tile 163 75 INT_X33Y40 INT 1
		(primitive_site TIEOFF_X45Y80 TIEOFF internal 3)
	)
	(tile 163 76 INT_INTERFACE_X33Y40 INT_INTERFACE 0
	)
	(tile 163 77 MACCSITE2_X33Y40 MACCSITE2 1
		(primitive_site DSP48_X1Y10 DSP48A1 internal 346)
	)
	(tile 163 78 INT_X34Y40 INT 1
		(primitive_site TIEOFF_X46Y80 TIEOFF internal 3)
	)
	(tile 163 79 CLEXM_X34Y40 CLEXM 2
		(primitive_site SLICE_X56Y38 SLICEM internal 50)
		(primitive_site SLICE_X57Y38 SLICEX internal 43)
	)
	(tile 163 80 INT_X35Y40 INT 1
		(primitive_site TIEOFF_X48Y80 TIEOFF internal 3)
	)
	(tile 163 81 CLEXL_X35Y40 CLEXL 2
		(primitive_site SLICE_X58Y38 SLICEL internal 45)
		(primitive_site SLICE_X59Y38 SLICEX internal 43)
	)
	(tile 163 82 INT_X36Y40 INT 1
		(primitive_site TIEOFF_X50Y80 TIEOFF internal 3)
	)
	(tile 163 83 INT_INTERFACE_X36Y40 INT_INTERFACE 0
	)
	(tile 163 84 MACCSITE2_X36Y40 MACCSITE2 1
		(primitive_site DSP48_X2Y10 DSP48A1 internal 346)
	)
	(tile 163 85 INT_X37Y40 INT 1
		(primitive_site TIEOFF_X51Y80 TIEOFF internal 3)
	)
	(tile 163 86 CLEXM_X37Y40 CLEXM 2
		(primitive_site SLICE_X60Y38 SLICEM internal 50)
		(primitive_site SLICE_X61Y38 SLICEX internal 43)
	)
	(tile 163 87 INT_X38Y40 INT 1
		(primitive_site TIEOFF_X53Y80 TIEOFF internal 3)
	)
	(tile 163 88 CLEXL_X38Y40 CLEXL 2
		(primitive_site SLICE_X62Y38 SLICEL internal 45)
		(primitive_site SLICE_X63Y38 SLICEX internal 43)
	)
	(tile 163 89 INT_BRAM_X39Y40 INT_BRAM 1
		(primitive_site TIEOFF_X55Y80 TIEOFF internal 3)
	)
	(tile 163 90 INT_INTERFACE_X39Y40 INT_INTERFACE 0
	)
	(tile 163 91 BRAMSITE2_X39Y40 BRAMSITE2 3
		(primitive_site RAMB16_X3Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y21 RAMB8BWER internal 110)
	)
	(tile 163 92 INT_X40Y40 INT 1
		(primitive_site TIEOFF_X56Y80 TIEOFF internal 3)
	)
	(tile 163 93 CLEXM_X40Y40 CLEXM 2
		(primitive_site SLICE_X64Y38 SLICEM internal 50)
		(primitive_site SLICE_X65Y38 SLICEX internal 43)
	)
	(tile 163 94 INT_X41Y40 INT 1
		(primitive_site TIEOFF_X58Y80 TIEOFF internal 3)
	)
	(tile 163 95 CLEXL_X41Y40 CLEXL 2
		(primitive_site SLICE_X66Y38 SLICEL internal 45)
		(primitive_site SLICE_X67Y38 SLICEX internal 43)
	)
	(tile 163 96 INT_X42Y40 INT 1
		(primitive_site TIEOFF_X60Y80 TIEOFF internal 3)
	)
	(tile 163 97 INT_INTERFACE_X42Y40 INT_INTERFACE 0
	)
	(tile 163 98 MCB_CAP_INT_X42Y40 MCB_CAP_INT 0
	)
	(tile 163 99 IOI_RTERM_X99Y45 IOI_RTERM 0
	)
	(tile 163 100 EMP_RIOB_X42Y40 EMP_RIOB 0
	)
	(tile 164 0 HCLK_IOIL_EMP_X0Y44 HCLK_IOIL_EMP 0
	)
	(tile 164 1 HCLK_IOI_LTERM_X1Y44 HCLK_IOI_LTERM 0
	)
	(tile 164 2 HCLK_IOIL_INT_FOLD_X0Y39 HCLK_IOIL_INT_FOLD 0
	)
	(tile 164 3 HCLK_IOIL_BOT_SPLIT_X0Y39 HCLK_IOIL_BOT_SPLIT 0
	)
	(tile 164 4 MCB_HCLK_X0Y39 MCB_HCLK 0
	)
	(tile 164 5 HCLK_CLB_XL_INT_FOLD_X1Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 6 HCLK_CLB_XL_CLE_FOLD_X1Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 7 HCLK_CLB_XM_INT_FOLD_X2Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 8 HCLK_CLB_XM_CLE_FOLD_X2Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y39 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y39 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 164 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y39 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 164 12 HCLK_CLB_XL_INT_FOLD_X4Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 13 HCLK_CLB_XL_CLE_FOLD_X4Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 14 HCLK_CLB_XM_INT_FOLD_X5Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 15 HCLK_CLB_XM_CLE_FOLD_X5Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 16 HCLK_CLB_XL_INT_FOLD_X6Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 17 HCLK_CLB_XL_CLE_FOLD_X6Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 18 HCLK_CLB_XM_INT_FOLD_X7Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 19 HCLK_CLB_XM_CLE_FOLD_X7Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y39 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y39 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 22 DSP_HCLK_GCLK_FOLD_X8Y39 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 164 23 HCLK_CLB_XL_INT_FOLD_X9Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 24 HCLK_CLB_XL_CLE_FOLD_X9Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 25 HCLK_CLB_XM_INT_FOLD_X10Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 26 HCLK_CLB_XM_CLE_FOLD_X10Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 27 HCLK_CLB_XL_INT_FOLD_X11Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 28 HCLK_CLB_XL_CLE_FOLD_X11Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 29 HCLK_CLB_XM_INT_FOLD_X12Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 30 HCLK_CLB_XM_CLE_FOLD_X12Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 31 HCLK_CLB_XL_INT_FOLD_X13Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 32 HCLK_CLB_XL_CLE_FOLD_X13Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y39 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y39 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 164 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y39 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 164 36 HCLK_CLB_XM_INT_FOLD_X15Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 37 HCLK_CLB_XM_CLE_FOLD_X15Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 38 HCLK_CLB_XL_INT_FOLD_X16Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 39 HCLK_CLB_XL_CLE_FOLD_X16Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 40 HCLK_CLB_XM_INT_FOLD_X17Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 41 HCLK_CLB_XM_CLE_FOLD_X17Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 42 HCLK_CLB_XL_INT_FOLD_X18Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 43 HCLK_CLB_XL_CLE_FOLD_X18Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 44 HCLK_CLB_XM_INT_FOLD_X19Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 45 HCLK_CLB_XM_CLE_FOLD_X19Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 46 HCLK_CLB_XL_INT_FOLD_X20Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 47 HCLK_CLB_XL_CLE_FOLD_X20Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 48 NULL_X48Y44 NULL 0
	)
	(tile 164 49 REG_V_HCLK_X48Y44 REG_V_HCLK 32
		(primitive_site BUFH_X0Y95 BUFH internal 2)
		(primitive_site BUFH_X0Y94 BUFH internal 2)
		(primitive_site BUFH_X0Y93 BUFH internal 2)
		(primitive_site BUFH_X0Y92 BUFH internal 2)
		(primitive_site BUFH_X0Y91 BUFH internal 2)
		(primitive_site BUFH_X0Y90 BUFH internal 2)
		(primitive_site BUFH_X0Y89 BUFH internal 2)
		(primitive_site BUFH_X0Y88 BUFH internal 2)
		(primitive_site BUFH_X0Y87 BUFH internal 2)
		(primitive_site BUFH_X0Y86 BUFH internal 2)
		(primitive_site BUFH_X0Y85 BUFH internal 2)
		(primitive_site BUFH_X0Y84 BUFH internal 2)
		(primitive_site BUFH_X0Y83 BUFH internal 2)
		(primitive_site BUFH_X0Y82 BUFH internal 2)
		(primitive_site BUFH_X0Y81 BUFH internal 2)
		(primitive_site BUFH_X0Y80 BUFH internal 2)
		(primitive_site BUFH_X3Y79 BUFH internal 2)
		(primitive_site BUFH_X3Y78 BUFH internal 2)
		(primitive_site BUFH_X3Y77 BUFH internal 2)
		(primitive_site BUFH_X3Y76 BUFH internal 2)
		(primitive_site BUFH_X3Y75 BUFH internal 2)
		(primitive_site BUFH_X3Y74 BUFH internal 2)
		(primitive_site BUFH_X3Y73 BUFH internal 2)
		(primitive_site BUFH_X3Y72 BUFH internal 2)
		(primitive_site BUFH_X3Y71 BUFH internal 2)
		(primitive_site BUFH_X3Y70 BUFH internal 2)
		(primitive_site BUFH_X3Y69 BUFH internal 2)
		(primitive_site BUFH_X3Y68 BUFH internal 2)
		(primitive_site BUFH_X3Y67 BUFH internal 2)
		(primitive_site BUFH_X3Y66 BUFH internal 2)
		(primitive_site BUFH_X3Y65 BUFH internal 2)
		(primitive_site BUFH_X3Y64 BUFH internal 2)
	)
	(tile 164 50 HCLK_CLB_XM_INT_FOLD_X21Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 51 HCLK_CLB_XM_CLE_FOLD_X21Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 52 HCLK_CLB_XL_INT_FOLD_X22Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 53 HCLK_CLB_XL_CLE_FOLD_X22Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 54 HCLK_CLB_XM_INT_FOLD_X23Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 55 HCLK_CLB_XM_CLE_FOLD_X23Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 56 HCLK_CLB_XL_INT_FOLD_X24Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 57 HCLK_CLB_XL_CLE_FOLD_X24Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 58 HCLK_CLB_XM_INT_FOLD_X25Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 59 HCLK_CLB_XM_CLE_FOLD_X25Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 60 HCLK_CLB_XL_INT_FOLD_X26Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 61 HCLK_CLB_XL_CLE_FOLD_X26Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y39 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y39 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 164 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y39 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 164 65 HCLK_CLB_XL_INT_FOLD_X28Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 66 HCLK_CLB_XL_CLE_FOLD_X28Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 67 HCLK_CLB_XM_INT_FOLD_X29Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 68 HCLK_CLB_XM_CLE_FOLD_X29Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 69 HCLK_CLB_XL_INT_FOLD_X30Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 70 HCLK_CLB_XL_CLE_FOLD_X30Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 71 HCLK_CLB_XM_INT_FOLD_X31Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 72 HCLK_CLB_XM_CLE_FOLD_X31Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 73 HCLK_CLB_XL_INT_FOLD_X32Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 74 HCLK_CLB_XL_CLE_FOLD_X32Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y39 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y39 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 77 DSP_HCLK_GCLK_FOLD_X33Y39 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 164 78 HCLK_CLB_XM_INT_FOLD_X34Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 79 HCLK_CLB_XM_CLE_FOLD_X34Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 80 HCLK_CLB_XL_INT_FOLD_X35Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 81 HCLK_CLB_XL_CLE_FOLD_X35Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y39 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y39 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 84 DSP_HCLK_GCLK_NOFOLD_X36Y39 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 164 85 HCLK_CLB_XM_INT_FOLD_X37Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 86 HCLK_CLB_XM_CLE_FOLD_X37Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 87 HCLK_CLB_XL_INT_FOLD_X38Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 88 HCLK_CLB_XL_CLE_FOLD_X38Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y39 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 164 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y39 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 164 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y39 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 164 92 HCLK_CLB_XM_INT_FOLD_X40Y39 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 164 93 HCLK_CLB_XM_CLE_FOLD_X40Y39 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 164 94 HCLK_CLB_XL_INT_FOLD_X41Y39 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 164 95 HCLK_CLB_XL_CLE_FOLD_X41Y39 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 164 96 HCLK_IOIR_INT_FOLD_X42Y39 HCLK_IOIR_INT_FOLD 0
	)
	(tile 164 97 HCLK_IOIR_BOT_SPLIT_X42Y39 HCLK_IOIR_BOT_SPLIT 0
	)
	(tile 164 98 MCB_HCLK_X42Y39 MCB_HCLK 0
	)
	(tile 164 99 HCLK_IOI_RTERM_X99Y44 HCLK_IOI_RTERM 0
	)
	(tile 164 100 HCLK_IOIR_EMP_X99Y44 HCLK_IOIR_EMP 0
	)
	(tile 165 0 LIOB_X0Y39 LIOB 2
		(primitive_site PAD293 IOBM unbonded 8)
		(primitive_site PAD294 IOBS unbonded 8)
	)
	(tile 165 1 IOI_LTERM_X1Y43 IOI_LTERM 0
	)
	(tile 165 2 LIOI_INT_X0Y39 LIOI_INT 1
		(primitive_site TIEOFF_X0Y78 TIEOFF internal 3)
	)
	(tile 165 3 LIOI_X0Y39 LIOI 7
		(primitive_site OLOGIC_X0Y38 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y38 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y38 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y39 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y39 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y39 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y78 TIEOFF internal 3)
	)
	(tile 165 4 MCB_CAP_INT_X0Y39 MCB_CAP_INT 0
	)
	(tile 165 5 INT_X1Y39 INT 1
		(primitive_site TIEOFF_X2Y78 TIEOFF internal 3)
	)
	(tile 165 6 CLEXL_X1Y39 CLEXL 2
		(primitive_site SLICE_X0Y37 SLICEL internal 45)
		(primitive_site SLICE_X1Y37 SLICEX internal 43)
	)
	(tile 165 7 INT_X2Y39 INT 1
		(primitive_site TIEOFF_X4Y78 TIEOFF internal 3)
	)
	(tile 165 8 CLEXM_X2Y39 CLEXM 2
		(primitive_site SLICE_X2Y37 SLICEM internal 50)
		(primitive_site SLICE_X3Y37 SLICEX internal 43)
	)
	(tile 165 9 INT_BRAM_X3Y39 INT_BRAM 1
		(primitive_site TIEOFF_X6Y78 TIEOFF internal 3)
	)
	(tile 165 10 INT_INTERFACE_X3Y39 INT_INTERFACE 0
	)
	(tile 165 11 NULL_X11Y43 NULL 0
	)
	(tile 165 12 INT_X4Y39 INT 1
		(primitive_site TIEOFF_X7Y78 TIEOFF internal 3)
	)
	(tile 165 13 CLEXL_X4Y39 CLEXL 2
		(primitive_site SLICE_X4Y37 SLICEL internal 45)
		(primitive_site SLICE_X5Y37 SLICEX internal 43)
	)
	(tile 165 14 INT_X5Y39 INT 1
		(primitive_site TIEOFF_X9Y78 TIEOFF internal 3)
	)
	(tile 165 15 CLEXM_X5Y39 CLEXM 2
		(primitive_site SLICE_X6Y37 SLICEM internal 50)
		(primitive_site SLICE_X7Y37 SLICEX internal 43)
	)
	(tile 165 16 INT_X6Y39 INT 1
		(primitive_site TIEOFF_X11Y78 TIEOFF internal 3)
	)
	(tile 165 17 CLEXL_X6Y39 CLEXL 2
		(primitive_site SLICE_X8Y37 SLICEL internal 45)
		(primitive_site SLICE_X9Y37 SLICEX internal 43)
	)
	(tile 165 18 INT_X7Y39 INT 1
		(primitive_site TIEOFF_X13Y78 TIEOFF internal 3)
	)
	(tile 165 19 CLEXM_X7Y39 CLEXM 2
		(primitive_site SLICE_X10Y37 SLICEM internal 50)
		(primitive_site SLICE_X11Y37 SLICEX internal 43)
	)
	(tile 165 20 INT_X8Y39 INT 1
		(primitive_site TIEOFF_X15Y78 TIEOFF internal 3)
	)
	(tile 165 21 INT_INTERFACE_X8Y39 INT_INTERFACE 0
	)
	(tile 165 22 NULL_X22Y43 NULL 0
	)
	(tile 165 23 INT_X9Y39 INT 1
		(primitive_site TIEOFF_X16Y78 TIEOFF internal 3)
	)
	(tile 165 24 CLEXL_X9Y39 CLEXL 2
		(primitive_site SLICE_X12Y37 SLICEL internal 45)
		(primitive_site SLICE_X13Y37 SLICEX internal 43)
	)
	(tile 165 25 INT_X10Y39 INT 1
		(primitive_site TIEOFF_X17Y78 TIEOFF internal 3)
	)
	(tile 165 26 CLEXM_X10Y39 CLEXM 2
		(primitive_site SLICE_X14Y37 SLICEM internal 50)
		(primitive_site SLICE_X15Y37 SLICEX internal 43)
	)
	(tile 165 27 INT_X11Y39 INT 1
		(primitive_site TIEOFF_X18Y78 TIEOFF internal 3)
	)
	(tile 165 28 CLEXL_X11Y39 CLEXL 2
		(primitive_site SLICE_X16Y37 SLICEL internal 45)
		(primitive_site SLICE_X17Y37 SLICEX internal 43)
	)
	(tile 165 29 INT_X12Y39 INT 1
		(primitive_site TIEOFF_X19Y78 TIEOFF internal 3)
	)
	(tile 165 30 CLEXM_X12Y39 CLEXM 2
		(primitive_site SLICE_X18Y37 SLICEM internal 50)
		(primitive_site SLICE_X19Y37 SLICEX internal 43)
	)
	(tile 165 31 INT_X13Y39 INT 1
		(primitive_site TIEOFF_X20Y78 TIEOFF internal 3)
	)
	(tile 165 32 CLEXL_X13Y39 CLEXL 2
		(primitive_site SLICE_X20Y37 SLICEL internal 45)
		(primitive_site SLICE_X21Y37 SLICEX internal 43)
	)
	(tile 165 33 INT_BRAM_X14Y39 INT_BRAM 1
		(primitive_site TIEOFF_X21Y78 TIEOFF internal 3)
	)
	(tile 165 34 INT_INTERFACE_X14Y39 INT_INTERFACE 0
	)
	(tile 165 35 NULL_X35Y43 NULL 0
	)
	(tile 165 36 INT_X15Y39 INT 1
		(primitive_site TIEOFF_X22Y78 TIEOFF internal 3)
	)
	(tile 165 37 CLEXM_X15Y39 CLEXM 2
		(primitive_site SLICE_X22Y37 SLICEM internal 50)
		(primitive_site SLICE_X23Y37 SLICEX internal 43)
	)
	(tile 165 38 INT_X16Y39 INT 1
		(primitive_site TIEOFF_X23Y78 TIEOFF internal 3)
	)
	(tile 165 39 CLEXL_X16Y39 CLEXL 2
		(primitive_site SLICE_X24Y37 SLICEL internal 45)
		(primitive_site SLICE_X25Y37 SLICEX internal 43)
	)
	(tile 165 40 INT_X17Y39 INT 1
		(primitive_site TIEOFF_X24Y78 TIEOFF internal 3)
	)
	(tile 165 41 CLEXM_X17Y39 CLEXM 2
		(primitive_site SLICE_X26Y37 SLICEM internal 50)
		(primitive_site SLICE_X27Y37 SLICEX internal 43)
	)
	(tile 165 42 INT_X18Y39 INT 1
		(primitive_site TIEOFF_X25Y78 TIEOFF internal 3)
	)
	(tile 165 43 CLEXL_X18Y39 CLEXL 2
		(primitive_site SLICE_X28Y37 SLICEL internal 45)
		(primitive_site SLICE_X29Y37 SLICEX internal 43)
	)
	(tile 165 44 INT_X19Y39 INT 1
		(primitive_site TIEOFF_X26Y78 TIEOFF internal 3)
	)
	(tile 165 45 CLEXM_X19Y39 CLEXM 2
		(primitive_site SLICE_X30Y37 SLICEM internal 50)
		(primitive_site SLICE_X31Y37 SLICEX internal 43)
	)
	(tile 165 46 IOI_INT_X20Y39 IOI_INT 1
		(primitive_site TIEOFF_X28Y78 TIEOFF internal 3)
	)
	(tile 165 47 INT_INTERFACE_IOI_X20Y39 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 165 48 NULL_X48Y43 NULL 0
	)
	(tile 165 49 REG_V_MEMB_BOT_X20Y39 REG_V_MEMB_BOT 0
	)
	(tile 165 50 INT_X21Y39 INT 1
		(primitive_site TIEOFF_X31Y78 TIEOFF internal 3)
	)
	(tile 165 51 CLEXM_X21Y39 CLEXM 2
		(primitive_site SLICE_X34Y37 SLICEM internal 50)
		(primitive_site SLICE_X35Y37 SLICEX internal 43)
	)
	(tile 165 52 INT_X22Y39 INT 1
		(primitive_site TIEOFF_X33Y78 TIEOFF internal 3)
	)
	(tile 165 53 CLEXL_X22Y39 CLEXL 2
		(primitive_site SLICE_X36Y37 SLICEL internal 45)
		(primitive_site SLICE_X37Y37 SLICEX internal 43)
	)
	(tile 165 54 INT_X23Y39 INT 1
		(primitive_site TIEOFF_X35Y78 TIEOFF internal 3)
	)
	(tile 165 55 CLEXM_X23Y39 CLEXM 2
		(primitive_site SLICE_X38Y37 SLICEM internal 50)
		(primitive_site SLICE_X39Y37 SLICEX internal 43)
	)
	(tile 165 56 INT_X24Y39 INT 1
		(primitive_site TIEOFF_X36Y78 TIEOFF internal 3)
	)
	(tile 165 57 CLEXL_X24Y39 CLEXL 2
		(primitive_site SLICE_X40Y37 SLICEL internal 45)
		(primitive_site SLICE_X41Y37 SLICEX internal 43)
	)
	(tile 165 58 INT_X25Y39 INT 1
		(primitive_site TIEOFF_X37Y78 TIEOFF internal 3)
	)
	(tile 165 59 CLEXM_X25Y39 CLEXM 2
		(primitive_site SLICE_X42Y37 SLICEM internal 50)
		(primitive_site SLICE_X43Y37 SLICEX internal 43)
	)
	(tile 165 60 INT_X26Y39 INT 1
		(primitive_site TIEOFF_X38Y78 TIEOFF internal 3)
	)
	(tile 165 61 CLEXL_X26Y39 CLEXL 2
		(primitive_site SLICE_X44Y37 SLICEL internal 45)
		(primitive_site SLICE_X45Y37 SLICEX internal 43)
	)
	(tile 165 62 INT_BRAM_X27Y39 INT_BRAM 1
		(primitive_site TIEOFF_X39Y78 TIEOFF internal 3)
	)
	(tile 165 63 INT_INTERFACE_X27Y39 INT_INTERFACE 0
	)
	(tile 165 64 NULL_X64Y43 NULL 0
	)
	(tile 165 65 INT_X28Y39 INT 1
		(primitive_site TIEOFF_X40Y78 TIEOFF internal 3)
	)
	(tile 165 66 CLEXL_X28Y39 CLEXL 2
		(primitive_site SLICE_X46Y37 SLICEL internal 45)
		(primitive_site SLICE_X47Y37 SLICEX internal 43)
	)
	(tile 165 67 INT_X29Y39 INT 1
		(primitive_site TIEOFF_X41Y78 TIEOFF internal 3)
	)
	(tile 165 68 CLEXM_X29Y39 CLEXM 2
		(primitive_site SLICE_X48Y37 SLICEM internal 50)
		(primitive_site SLICE_X49Y37 SLICEX internal 43)
	)
	(tile 165 69 INT_X30Y39 INT 1
		(primitive_site TIEOFF_X42Y78 TIEOFF internal 3)
	)
	(tile 165 70 CLEXL_X30Y39 CLEXL 2
		(primitive_site SLICE_X50Y37 SLICEL internal 45)
		(primitive_site SLICE_X51Y37 SLICEX internal 43)
	)
	(tile 165 71 INT_X31Y39 INT 1
		(primitive_site TIEOFF_X43Y78 TIEOFF internal 3)
	)
	(tile 165 72 CLEXM_X31Y39 CLEXM 2
		(primitive_site SLICE_X52Y37 SLICEM internal 50)
		(primitive_site SLICE_X53Y37 SLICEX internal 43)
	)
	(tile 165 73 INT_X32Y39 INT 1
		(primitive_site TIEOFF_X44Y78 TIEOFF internal 3)
	)
	(tile 165 74 CLEXL_X32Y39 CLEXL 2
		(primitive_site SLICE_X54Y37 SLICEL internal 45)
		(primitive_site SLICE_X55Y37 SLICEX internal 43)
	)
	(tile 165 75 INT_X33Y39 INT 1
		(primitive_site TIEOFF_X45Y78 TIEOFF internal 3)
	)
	(tile 165 76 INT_INTERFACE_X33Y39 INT_INTERFACE 0
	)
	(tile 165 77 NULL_X77Y43 NULL 0
	)
	(tile 165 78 INT_X34Y39 INT 1
		(primitive_site TIEOFF_X46Y78 TIEOFF internal 3)
	)
	(tile 165 79 CLEXM_X34Y39 CLEXM 2
		(primitive_site SLICE_X56Y37 SLICEM internal 50)
		(primitive_site SLICE_X57Y37 SLICEX internal 43)
	)
	(tile 165 80 INT_X35Y39 INT 1
		(primitive_site TIEOFF_X48Y78 TIEOFF internal 3)
	)
	(tile 165 81 CLEXL_X35Y39 CLEXL 2
		(primitive_site SLICE_X58Y37 SLICEL internal 45)
		(primitive_site SLICE_X59Y37 SLICEX internal 43)
	)
	(tile 165 82 INT_X36Y39 INT 1
		(primitive_site TIEOFF_X50Y78 TIEOFF internal 3)
	)
	(tile 165 83 INT_INTERFACE_X36Y39 INT_INTERFACE 0
	)
	(tile 165 84 NULL_X84Y43 NULL 0
	)
	(tile 165 85 INT_X37Y39 INT 1
		(primitive_site TIEOFF_X51Y78 TIEOFF internal 3)
	)
	(tile 165 86 CLEXM_X37Y39 CLEXM 2
		(primitive_site SLICE_X60Y37 SLICEM internal 50)
		(primitive_site SLICE_X61Y37 SLICEX internal 43)
	)
	(tile 165 87 INT_X38Y39 INT 1
		(primitive_site TIEOFF_X53Y78 TIEOFF internal 3)
	)
	(tile 165 88 CLEXL_X38Y39 CLEXL 2
		(primitive_site SLICE_X62Y37 SLICEL internal 45)
		(primitive_site SLICE_X63Y37 SLICEX internal 43)
	)
	(tile 165 89 INT_BRAM_X39Y39 INT_BRAM 1
		(primitive_site TIEOFF_X55Y78 TIEOFF internal 3)
	)
	(tile 165 90 INT_INTERFACE_X39Y39 INT_INTERFACE 0
	)
	(tile 165 91 NULL_X91Y43 NULL 0
	)
	(tile 165 92 INT_X40Y39 INT 1
		(primitive_site TIEOFF_X56Y78 TIEOFF internal 3)
	)
	(tile 165 93 CLEXM_X40Y39 CLEXM 2
		(primitive_site SLICE_X64Y37 SLICEM internal 50)
		(primitive_site SLICE_X65Y37 SLICEX internal 43)
	)
	(tile 165 94 INT_X41Y39 INT 1
		(primitive_site TIEOFF_X58Y78 TIEOFF internal 3)
	)
	(tile 165 95 CLEXL_X41Y39 CLEXL 2
		(primitive_site SLICE_X66Y37 SLICEL internal 45)
		(primitive_site SLICE_X67Y37 SLICEX internal 43)
	)
	(tile 165 96 IOI_INT_X42Y39 IOI_INT 1
		(primitive_site TIEOFF_X60Y78 TIEOFF internal 3)
	)
	(tile 165 97 RIOI_X42Y39 RIOI 7
		(primitive_site OLOGIC_X17Y38 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y38 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y38 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y39 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y39 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y39 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y78 TIEOFF internal 3)
	)
	(tile 165 98 MCB_CAP_INT_X42Y39 MCB_CAP_INT 0
	)
	(tile 165 99 IOI_RTERM_X99Y43 IOI_RTERM 0
	)
	(tile 165 100 RIOB_X42Y39 RIOB 2
		(primitive_site Y20 IOBS bonded 8)
		(primitive_site Y19 IOBM bonded 8)
	)
	(tile 166 0 EMP_LIOB_X0Y42 EMP_LIOB 0
	)
	(tile 166 1 IOI_LTERM_X1Y42 IOI_LTERM 0
	)
	(tile 166 2 INT_X0Y38 INT 1
		(primitive_site TIEOFF_X0Y76 TIEOFF internal 3)
	)
	(tile 166 3 INT_INTERFACE_X0Y38 INT_INTERFACE 0
	)
	(tile 166 4 MCB_CAP_INT_X0Y38 MCB_CAP_INT 0
	)
	(tile 166 5 INT_X1Y38 INT 1
		(primitive_site TIEOFF_X2Y76 TIEOFF internal 3)
	)
	(tile 166 6 CLEXL_X1Y38 CLEXL 2
		(primitive_site SLICE_X0Y36 SLICEL internal 45)
		(primitive_site SLICE_X1Y36 SLICEX internal 43)
	)
	(tile 166 7 INT_X2Y38 INT 1
		(primitive_site TIEOFF_X4Y76 TIEOFF internal 3)
	)
	(tile 166 8 CLEXM_X2Y38 CLEXM 2
		(primitive_site SLICE_X2Y36 SLICEM internal 50)
		(primitive_site SLICE_X3Y36 SLICEX internal 43)
	)
	(tile 166 9 INT_BRAM_X3Y38 INT_BRAM 1
		(primitive_site TIEOFF_X6Y76 TIEOFF internal 3)
	)
	(tile 166 10 INT_INTERFACE_X3Y38 INT_INTERFACE 0
	)
	(tile 166 11 NULL_X11Y42 NULL 0
	)
	(tile 166 12 INT_X4Y38 INT 1
		(primitive_site TIEOFF_X7Y76 TIEOFF internal 3)
	)
	(tile 166 13 CLEXL_X4Y38 CLEXL 2
		(primitive_site SLICE_X4Y36 SLICEL internal 45)
		(primitive_site SLICE_X5Y36 SLICEX internal 43)
	)
	(tile 166 14 INT_X5Y38 INT 1
		(primitive_site TIEOFF_X9Y76 TIEOFF internal 3)
	)
	(tile 166 15 CLEXM_X5Y38 CLEXM 2
		(primitive_site SLICE_X6Y36 SLICEM internal 50)
		(primitive_site SLICE_X7Y36 SLICEX internal 43)
	)
	(tile 166 16 INT_X6Y38 INT 1
		(primitive_site TIEOFF_X11Y76 TIEOFF internal 3)
	)
	(tile 166 17 CLEXL_X6Y38 CLEXL 2
		(primitive_site SLICE_X8Y36 SLICEL internal 45)
		(primitive_site SLICE_X9Y36 SLICEX internal 43)
	)
	(tile 166 18 INT_X7Y38 INT 1
		(primitive_site TIEOFF_X13Y76 TIEOFF internal 3)
	)
	(tile 166 19 CLEXM_X7Y38 CLEXM 2
		(primitive_site SLICE_X10Y36 SLICEM internal 50)
		(primitive_site SLICE_X11Y36 SLICEX internal 43)
	)
	(tile 166 20 INT_X8Y38 INT 1
		(primitive_site TIEOFF_X15Y76 TIEOFF internal 3)
	)
	(tile 166 21 INT_INTERFACE_X8Y38 INT_INTERFACE 0
	)
	(tile 166 22 NULL_X22Y42 NULL 0
	)
	(tile 166 23 INT_X9Y38 INT 1
		(primitive_site TIEOFF_X16Y76 TIEOFF internal 3)
	)
	(tile 166 24 CLEXL_X9Y38 CLEXL 2
		(primitive_site SLICE_X12Y36 SLICEL internal 45)
		(primitive_site SLICE_X13Y36 SLICEX internal 43)
	)
	(tile 166 25 INT_X10Y38 INT 1
		(primitive_site TIEOFF_X17Y76 TIEOFF internal 3)
	)
	(tile 166 26 CLEXM_X10Y38 CLEXM 2
		(primitive_site SLICE_X14Y36 SLICEM internal 50)
		(primitive_site SLICE_X15Y36 SLICEX internal 43)
	)
	(tile 166 27 INT_X11Y38 INT 1
		(primitive_site TIEOFF_X18Y76 TIEOFF internal 3)
	)
	(tile 166 28 CLEXL_X11Y38 CLEXL 2
		(primitive_site SLICE_X16Y36 SLICEL internal 45)
		(primitive_site SLICE_X17Y36 SLICEX internal 43)
	)
	(tile 166 29 INT_X12Y38 INT 1
		(primitive_site TIEOFF_X19Y76 TIEOFF internal 3)
	)
	(tile 166 30 CLEXM_X12Y38 CLEXM 2
		(primitive_site SLICE_X18Y36 SLICEM internal 50)
		(primitive_site SLICE_X19Y36 SLICEX internal 43)
	)
	(tile 166 31 INT_X13Y38 INT 1
		(primitive_site TIEOFF_X20Y76 TIEOFF internal 3)
	)
	(tile 166 32 CLEXL_X13Y38 CLEXL 2
		(primitive_site SLICE_X20Y36 SLICEL internal 45)
		(primitive_site SLICE_X21Y36 SLICEX internal 43)
	)
	(tile 166 33 INT_BRAM_X14Y38 INT_BRAM 1
		(primitive_site TIEOFF_X21Y76 TIEOFF internal 3)
	)
	(tile 166 34 INT_INTERFACE_X14Y38 INT_INTERFACE 0
	)
	(tile 166 35 NULL_X35Y42 NULL 0
	)
	(tile 166 36 INT_X15Y38 INT 1
		(primitive_site TIEOFF_X22Y76 TIEOFF internal 3)
	)
	(tile 166 37 CLEXM_X15Y38 CLEXM 2
		(primitive_site SLICE_X22Y36 SLICEM internal 50)
		(primitive_site SLICE_X23Y36 SLICEX internal 43)
	)
	(tile 166 38 INT_X16Y38 INT 1
		(primitive_site TIEOFF_X23Y76 TIEOFF internal 3)
	)
	(tile 166 39 CLEXL_X16Y38 CLEXL 2
		(primitive_site SLICE_X24Y36 SLICEL internal 45)
		(primitive_site SLICE_X25Y36 SLICEX internal 43)
	)
	(tile 166 40 INT_X17Y38 INT 1
		(primitive_site TIEOFF_X24Y76 TIEOFF internal 3)
	)
	(tile 166 41 CLEXM_X17Y38 CLEXM 2
		(primitive_site SLICE_X26Y36 SLICEM internal 50)
		(primitive_site SLICE_X27Y36 SLICEX internal 43)
	)
	(tile 166 42 INT_X18Y38 INT 1
		(primitive_site TIEOFF_X25Y76 TIEOFF internal 3)
	)
	(tile 166 43 CLEXL_X18Y38 CLEXL 2
		(primitive_site SLICE_X28Y36 SLICEL internal 45)
		(primitive_site SLICE_X29Y36 SLICEX internal 43)
	)
	(tile 166 44 INT_X19Y38 INT 1
		(primitive_site TIEOFF_X26Y76 TIEOFF internal 3)
	)
	(tile 166 45 CLEXM_X19Y38 CLEXM 2
		(primitive_site SLICE_X30Y36 SLICEM internal 50)
		(primitive_site SLICE_X31Y36 SLICEX internal 43)
	)
	(tile 166 46 INT_X20Y38 INT 1
		(primitive_site TIEOFF_X28Y76 TIEOFF internal 3)
	)
	(tile 166 47 CLEXL_X20Y38 CLEXL 2
		(primitive_site SLICE_X32Y36 SLICEL internal 45)
		(primitive_site SLICE_X33Y36 SLICEX internal 43)
	)
	(tile 166 48 NULL_X48Y42 NULL 0
	)
	(tile 166 49 REG_V_X20Y38 REG_V 0
	)
	(tile 166 50 INT_X21Y38 INT 1
		(primitive_site TIEOFF_X31Y76 TIEOFF internal 3)
	)
	(tile 166 51 CLEXM_X21Y38 CLEXM 2
		(primitive_site SLICE_X34Y36 SLICEM internal 50)
		(primitive_site SLICE_X35Y36 SLICEX internal 43)
	)
	(tile 166 52 INT_X22Y38 INT 1
		(primitive_site TIEOFF_X33Y76 TIEOFF internal 3)
	)
	(tile 166 53 CLEXL_X22Y38 CLEXL 2
		(primitive_site SLICE_X36Y36 SLICEL internal 45)
		(primitive_site SLICE_X37Y36 SLICEX internal 43)
	)
	(tile 166 54 INT_X23Y38 INT 1
		(primitive_site TIEOFF_X35Y76 TIEOFF internal 3)
	)
	(tile 166 55 CLEXM_X23Y38 CLEXM 2
		(primitive_site SLICE_X38Y36 SLICEM internal 50)
		(primitive_site SLICE_X39Y36 SLICEX internal 43)
	)
	(tile 166 56 INT_X24Y38 INT 1
		(primitive_site TIEOFF_X36Y76 TIEOFF internal 3)
	)
	(tile 166 57 CLEXL_X24Y38 CLEXL 2
		(primitive_site SLICE_X40Y36 SLICEL internal 45)
		(primitive_site SLICE_X41Y36 SLICEX internal 43)
	)
	(tile 166 58 INT_X25Y38 INT 1
		(primitive_site TIEOFF_X37Y76 TIEOFF internal 3)
	)
	(tile 166 59 CLEXM_X25Y38 CLEXM 2
		(primitive_site SLICE_X42Y36 SLICEM internal 50)
		(primitive_site SLICE_X43Y36 SLICEX internal 43)
	)
	(tile 166 60 INT_X26Y38 INT 1
		(primitive_site TIEOFF_X38Y76 TIEOFF internal 3)
	)
	(tile 166 61 CLEXL_X26Y38 CLEXL 2
		(primitive_site SLICE_X44Y36 SLICEL internal 45)
		(primitive_site SLICE_X45Y36 SLICEX internal 43)
	)
	(tile 166 62 INT_BRAM_X27Y38 INT_BRAM 1
		(primitive_site TIEOFF_X39Y76 TIEOFF internal 3)
	)
	(tile 166 63 INT_INTERFACE_X27Y38 INT_INTERFACE 0
	)
	(tile 166 64 NULL_X64Y42 NULL 0
	)
	(tile 166 65 INT_X28Y38 INT 1
		(primitive_site TIEOFF_X40Y76 TIEOFF internal 3)
	)
	(tile 166 66 CLEXL_X28Y38 CLEXL 2
		(primitive_site SLICE_X46Y36 SLICEL internal 45)
		(primitive_site SLICE_X47Y36 SLICEX internal 43)
	)
	(tile 166 67 INT_X29Y38 INT 1
		(primitive_site TIEOFF_X41Y76 TIEOFF internal 3)
	)
	(tile 166 68 CLEXM_X29Y38 CLEXM 2
		(primitive_site SLICE_X48Y36 SLICEM internal 50)
		(primitive_site SLICE_X49Y36 SLICEX internal 43)
	)
	(tile 166 69 INT_X30Y38 INT 1
		(primitive_site TIEOFF_X42Y76 TIEOFF internal 3)
	)
	(tile 166 70 CLEXL_X30Y38 CLEXL 2
		(primitive_site SLICE_X50Y36 SLICEL internal 45)
		(primitive_site SLICE_X51Y36 SLICEX internal 43)
	)
	(tile 166 71 INT_X31Y38 INT 1
		(primitive_site TIEOFF_X43Y76 TIEOFF internal 3)
	)
	(tile 166 72 CLEXM_X31Y38 CLEXM 2
		(primitive_site SLICE_X52Y36 SLICEM internal 50)
		(primitive_site SLICE_X53Y36 SLICEX internal 43)
	)
	(tile 166 73 INT_X32Y38 INT 1
		(primitive_site TIEOFF_X44Y76 TIEOFF internal 3)
	)
	(tile 166 74 CLEXL_X32Y38 CLEXL 2
		(primitive_site SLICE_X54Y36 SLICEL internal 45)
		(primitive_site SLICE_X55Y36 SLICEX internal 43)
	)
	(tile 166 75 INT_X33Y38 INT 1
		(primitive_site TIEOFF_X45Y76 TIEOFF internal 3)
	)
	(tile 166 76 INT_INTERFACE_X33Y38 INT_INTERFACE 0
	)
	(tile 166 77 NULL_X77Y42 NULL 0
	)
	(tile 166 78 INT_X34Y38 INT 1
		(primitive_site TIEOFF_X46Y76 TIEOFF internal 3)
	)
	(tile 166 79 CLEXM_X34Y38 CLEXM 2
		(primitive_site SLICE_X56Y36 SLICEM internal 50)
		(primitive_site SLICE_X57Y36 SLICEX internal 43)
	)
	(tile 166 80 INT_X35Y38 INT 1
		(primitive_site TIEOFF_X48Y76 TIEOFF internal 3)
	)
	(tile 166 81 CLEXL_X35Y38 CLEXL 2
		(primitive_site SLICE_X58Y36 SLICEL internal 45)
		(primitive_site SLICE_X59Y36 SLICEX internal 43)
	)
	(tile 166 82 INT_X36Y38 INT 1
		(primitive_site TIEOFF_X50Y76 TIEOFF internal 3)
	)
	(tile 166 83 INT_INTERFACE_X36Y38 INT_INTERFACE 0
	)
	(tile 166 84 NULL_X84Y42 NULL 0
	)
	(tile 166 85 INT_X37Y38 INT 1
		(primitive_site TIEOFF_X51Y76 TIEOFF internal 3)
	)
	(tile 166 86 CLEXM_X37Y38 CLEXM 2
		(primitive_site SLICE_X60Y36 SLICEM internal 50)
		(primitive_site SLICE_X61Y36 SLICEX internal 43)
	)
	(tile 166 87 INT_X38Y38 INT 1
		(primitive_site TIEOFF_X53Y76 TIEOFF internal 3)
	)
	(tile 166 88 CLEXL_X38Y38 CLEXL 2
		(primitive_site SLICE_X62Y36 SLICEL internal 45)
		(primitive_site SLICE_X63Y36 SLICEX internal 43)
	)
	(tile 166 89 INT_BRAM_X39Y38 INT_BRAM 1
		(primitive_site TIEOFF_X55Y76 TIEOFF internal 3)
	)
	(tile 166 90 INT_INTERFACE_X39Y38 INT_INTERFACE 0
	)
	(tile 166 91 NULL_X91Y42 NULL 0
	)
	(tile 166 92 INT_X40Y38 INT 1
		(primitive_site TIEOFF_X56Y76 TIEOFF internal 3)
	)
	(tile 166 93 CLEXM_X40Y38 CLEXM 2
		(primitive_site SLICE_X64Y36 SLICEM internal 50)
		(primitive_site SLICE_X65Y36 SLICEX internal 43)
	)
	(tile 166 94 INT_X41Y38 INT 1
		(primitive_site TIEOFF_X58Y76 TIEOFF internal 3)
	)
	(tile 166 95 CLEXL_X41Y38 CLEXL 2
		(primitive_site SLICE_X66Y36 SLICEL internal 45)
		(primitive_site SLICE_X67Y36 SLICEX internal 43)
	)
	(tile 166 96 INT_X42Y38 INT 1
		(primitive_site TIEOFF_X60Y76 TIEOFF internal 3)
	)
	(tile 166 97 INT_INTERFACE_X42Y38 INT_INTERFACE 0
	)
	(tile 166 98 MCB_CAP_INT_X42Y38 MCB_CAP_INT 0
	)
	(tile 166 99 IOI_RTERM_X99Y42 IOI_RTERM 0
	)
	(tile 166 100 EMP_RIOB_X42Y38 EMP_RIOB 0
	)
	(tile 167 0 LIOB_X0Y37 LIOB 2
		(primitive_site PAD291 IOBM unbonded 8)
		(primitive_site PAD292 IOBS unbonded 8)
	)
	(tile 167 1 IOI_LTERM_X1Y41 IOI_LTERM 0
	)
	(tile 167 2 LIOI_INT_X0Y37 LIOI_INT 1
		(primitive_site TIEOFF_X0Y74 TIEOFF internal 3)
	)
	(tile 167 3 LIOI_X0Y37 LIOI 7
		(primitive_site OLOGIC_X0Y36 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y36 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y36 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y37 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y37 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y37 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y74 TIEOFF internal 3)
	)
	(tile 167 4 MCB_CAP_INT_X0Y37 MCB_CAP_INT 0
	)
	(tile 167 5 INT_X1Y37 INT 1
		(primitive_site TIEOFF_X2Y74 TIEOFF internal 3)
	)
	(tile 167 6 CLEXL_X1Y37 CLEXL 2
		(primitive_site SLICE_X0Y35 SLICEL internal 45)
		(primitive_site SLICE_X1Y35 SLICEX internal 43)
	)
	(tile 167 7 INT_X2Y37 INT 1
		(primitive_site TIEOFF_X4Y74 TIEOFF internal 3)
	)
	(tile 167 8 CLEXM_X2Y37 CLEXM 2
		(primitive_site SLICE_X2Y35 SLICEM internal 50)
		(primitive_site SLICE_X3Y35 SLICEX internal 43)
	)
	(tile 167 9 INT_BRAM_X3Y37 INT_BRAM 1
		(primitive_site TIEOFF_X6Y74 TIEOFF internal 3)
	)
	(tile 167 10 INT_INTERFACE_X3Y37 INT_INTERFACE 0
	)
	(tile 167 11 NULL_X11Y41 NULL 0
	)
	(tile 167 12 INT_X4Y37 INT 1
		(primitive_site TIEOFF_X7Y74 TIEOFF internal 3)
	)
	(tile 167 13 CLEXL_X4Y37 CLEXL 2
		(primitive_site SLICE_X4Y35 SLICEL internal 45)
		(primitive_site SLICE_X5Y35 SLICEX internal 43)
	)
	(tile 167 14 INT_X5Y37 INT 1
		(primitive_site TIEOFF_X9Y74 TIEOFF internal 3)
	)
	(tile 167 15 CLEXM_X5Y37 CLEXM 2
		(primitive_site SLICE_X6Y35 SLICEM internal 50)
		(primitive_site SLICE_X7Y35 SLICEX internal 43)
	)
	(tile 167 16 INT_X6Y37 INT 1
		(primitive_site TIEOFF_X11Y74 TIEOFF internal 3)
	)
	(tile 167 17 CLEXL_X6Y37 CLEXL 2
		(primitive_site SLICE_X8Y35 SLICEL internal 45)
		(primitive_site SLICE_X9Y35 SLICEX internal 43)
	)
	(tile 167 18 INT_X7Y37 INT 1
		(primitive_site TIEOFF_X13Y74 TIEOFF internal 3)
	)
	(tile 167 19 CLEXM_X7Y37 CLEXM 2
		(primitive_site SLICE_X10Y35 SLICEM internal 50)
		(primitive_site SLICE_X11Y35 SLICEX internal 43)
	)
	(tile 167 20 INT_X8Y37 INT 1
		(primitive_site TIEOFF_X15Y74 TIEOFF internal 3)
	)
	(tile 167 21 INT_INTERFACE_X8Y37 INT_INTERFACE 0
	)
	(tile 167 22 NULL_X22Y41 NULL 0
	)
	(tile 167 23 INT_X9Y37 INT 1
		(primitive_site TIEOFF_X16Y74 TIEOFF internal 3)
	)
	(tile 167 24 CLEXL_X9Y37 CLEXL 2
		(primitive_site SLICE_X12Y35 SLICEL internal 45)
		(primitive_site SLICE_X13Y35 SLICEX internal 43)
	)
	(tile 167 25 INT_X10Y37 INT 1
		(primitive_site TIEOFF_X17Y74 TIEOFF internal 3)
	)
	(tile 167 26 CLEXM_X10Y37 CLEXM 2
		(primitive_site SLICE_X14Y35 SLICEM internal 50)
		(primitive_site SLICE_X15Y35 SLICEX internal 43)
	)
	(tile 167 27 INT_X11Y37 INT 1
		(primitive_site TIEOFF_X18Y74 TIEOFF internal 3)
	)
	(tile 167 28 CLEXL_X11Y37 CLEXL 2
		(primitive_site SLICE_X16Y35 SLICEL internal 45)
		(primitive_site SLICE_X17Y35 SLICEX internal 43)
	)
	(tile 167 29 INT_X12Y37 INT 1
		(primitive_site TIEOFF_X19Y74 TIEOFF internal 3)
	)
	(tile 167 30 CLEXM_X12Y37 CLEXM 2
		(primitive_site SLICE_X18Y35 SLICEM internal 50)
		(primitive_site SLICE_X19Y35 SLICEX internal 43)
	)
	(tile 167 31 INT_X13Y37 INT 1
		(primitive_site TIEOFF_X20Y74 TIEOFF internal 3)
	)
	(tile 167 32 CLEXL_X13Y37 CLEXL 2
		(primitive_site SLICE_X20Y35 SLICEL internal 45)
		(primitive_site SLICE_X21Y35 SLICEX internal 43)
	)
	(tile 167 33 INT_BRAM_X14Y37 INT_BRAM 1
		(primitive_site TIEOFF_X21Y74 TIEOFF internal 3)
	)
	(tile 167 34 INT_INTERFACE_X14Y37 INT_INTERFACE 0
	)
	(tile 167 35 NULL_X35Y41 NULL 0
	)
	(tile 167 36 INT_X15Y37 INT 1
		(primitive_site TIEOFF_X22Y74 TIEOFF internal 3)
	)
	(tile 167 37 CLEXM_X15Y37 CLEXM 2
		(primitive_site SLICE_X22Y35 SLICEM internal 50)
		(primitive_site SLICE_X23Y35 SLICEX internal 43)
	)
	(tile 167 38 INT_X16Y37 INT 1
		(primitive_site TIEOFF_X23Y74 TIEOFF internal 3)
	)
	(tile 167 39 CLEXL_X16Y37 CLEXL 2
		(primitive_site SLICE_X24Y35 SLICEL internal 45)
		(primitive_site SLICE_X25Y35 SLICEX internal 43)
	)
	(tile 167 40 INT_X17Y37 INT 1
		(primitive_site TIEOFF_X24Y74 TIEOFF internal 3)
	)
	(tile 167 41 CLEXM_X17Y37 CLEXM 2
		(primitive_site SLICE_X26Y35 SLICEM internal 50)
		(primitive_site SLICE_X27Y35 SLICEX internal 43)
	)
	(tile 167 42 INT_X18Y37 INT 1
		(primitive_site TIEOFF_X25Y74 TIEOFF internal 3)
	)
	(tile 167 43 CLEXL_X18Y37 CLEXL 2
		(primitive_site SLICE_X28Y35 SLICEL internal 45)
		(primitive_site SLICE_X29Y35 SLICEX internal 43)
	)
	(tile 167 44 INT_X19Y37 INT 1
		(primitive_site TIEOFF_X26Y74 TIEOFF internal 3)
	)
	(tile 167 45 CLEXM_X19Y37 CLEXM 2
		(primitive_site SLICE_X30Y35 SLICEM internal 50)
		(primitive_site SLICE_X31Y35 SLICEX internal 43)
	)
	(tile 167 46 INT_X20Y37 INT 1
		(primitive_site TIEOFF_X28Y74 TIEOFF internal 3)
	)
	(tile 167 47 CLEXL_X20Y37 CLEXL 2
		(primitive_site SLICE_X32Y35 SLICEL internal 45)
		(primitive_site SLICE_X33Y35 SLICEX internal 43)
	)
	(tile 167 48 NULL_X48Y41 NULL 0
	)
	(tile 167 49 REG_V_X20Y37 REG_V 0
	)
	(tile 167 50 INT_X21Y37 INT 1
		(primitive_site TIEOFF_X31Y74 TIEOFF internal 3)
	)
	(tile 167 51 CLEXM_X21Y37 CLEXM 2
		(primitive_site SLICE_X34Y35 SLICEM internal 50)
		(primitive_site SLICE_X35Y35 SLICEX internal 43)
	)
	(tile 167 52 INT_X22Y37 INT 1
		(primitive_site TIEOFF_X33Y74 TIEOFF internal 3)
	)
	(tile 167 53 CLEXL_X22Y37 CLEXL 2
		(primitive_site SLICE_X36Y35 SLICEL internal 45)
		(primitive_site SLICE_X37Y35 SLICEX internal 43)
	)
	(tile 167 54 INT_X23Y37 INT 1
		(primitive_site TIEOFF_X35Y74 TIEOFF internal 3)
	)
	(tile 167 55 CLEXM_X23Y37 CLEXM 2
		(primitive_site SLICE_X38Y35 SLICEM internal 50)
		(primitive_site SLICE_X39Y35 SLICEX internal 43)
	)
	(tile 167 56 INT_X24Y37 INT 1
		(primitive_site TIEOFF_X36Y74 TIEOFF internal 3)
	)
	(tile 167 57 CLEXL_X24Y37 CLEXL 2
		(primitive_site SLICE_X40Y35 SLICEL internal 45)
		(primitive_site SLICE_X41Y35 SLICEX internal 43)
	)
	(tile 167 58 INT_X25Y37 INT 1
		(primitive_site TIEOFF_X37Y74 TIEOFF internal 3)
	)
	(tile 167 59 CLEXM_X25Y37 CLEXM 2
		(primitive_site SLICE_X42Y35 SLICEM internal 50)
		(primitive_site SLICE_X43Y35 SLICEX internal 43)
	)
	(tile 167 60 INT_X26Y37 INT 1
		(primitive_site TIEOFF_X38Y74 TIEOFF internal 3)
	)
	(tile 167 61 CLEXL_X26Y37 CLEXL 2
		(primitive_site SLICE_X44Y35 SLICEL internal 45)
		(primitive_site SLICE_X45Y35 SLICEX internal 43)
	)
	(tile 167 62 INT_BRAM_X27Y37 INT_BRAM 1
		(primitive_site TIEOFF_X39Y74 TIEOFF internal 3)
	)
	(tile 167 63 INT_INTERFACE_X27Y37 INT_INTERFACE 0
	)
	(tile 167 64 NULL_X64Y41 NULL 0
	)
	(tile 167 65 INT_X28Y37 INT 1
		(primitive_site TIEOFF_X40Y74 TIEOFF internal 3)
	)
	(tile 167 66 CLEXL_X28Y37 CLEXL 2
		(primitive_site SLICE_X46Y35 SLICEL internal 45)
		(primitive_site SLICE_X47Y35 SLICEX internal 43)
	)
	(tile 167 67 INT_X29Y37 INT 1
		(primitive_site TIEOFF_X41Y74 TIEOFF internal 3)
	)
	(tile 167 68 CLEXM_X29Y37 CLEXM 2
		(primitive_site SLICE_X48Y35 SLICEM internal 50)
		(primitive_site SLICE_X49Y35 SLICEX internal 43)
	)
	(tile 167 69 INT_X30Y37 INT 1
		(primitive_site TIEOFF_X42Y74 TIEOFF internal 3)
	)
	(tile 167 70 CLEXL_X30Y37 CLEXL 2
		(primitive_site SLICE_X50Y35 SLICEL internal 45)
		(primitive_site SLICE_X51Y35 SLICEX internal 43)
	)
	(tile 167 71 INT_X31Y37 INT 1
		(primitive_site TIEOFF_X43Y74 TIEOFF internal 3)
	)
	(tile 167 72 CLEXM_X31Y37 CLEXM 2
		(primitive_site SLICE_X52Y35 SLICEM internal 50)
		(primitive_site SLICE_X53Y35 SLICEX internal 43)
	)
	(tile 167 73 INT_X32Y37 INT 1
		(primitive_site TIEOFF_X44Y74 TIEOFF internal 3)
	)
	(tile 167 74 CLEXL_X32Y37 CLEXL 2
		(primitive_site SLICE_X54Y35 SLICEL internal 45)
		(primitive_site SLICE_X55Y35 SLICEX internal 43)
	)
	(tile 167 75 INT_X33Y37 INT 1
		(primitive_site TIEOFF_X45Y74 TIEOFF internal 3)
	)
	(tile 167 76 INT_INTERFACE_X33Y37 INT_INTERFACE 0
	)
	(tile 167 77 NULL_X77Y41 NULL 0
	)
	(tile 167 78 INT_X34Y37 INT 1
		(primitive_site TIEOFF_X46Y74 TIEOFF internal 3)
	)
	(tile 167 79 CLEXM_X34Y37 CLEXM 2
		(primitive_site SLICE_X56Y35 SLICEM internal 50)
		(primitive_site SLICE_X57Y35 SLICEX internal 43)
	)
	(tile 167 80 INT_X35Y37 INT 1
		(primitive_site TIEOFF_X48Y74 TIEOFF internal 3)
	)
	(tile 167 81 CLEXL_X35Y37 CLEXL 2
		(primitive_site SLICE_X58Y35 SLICEL internal 45)
		(primitive_site SLICE_X59Y35 SLICEX internal 43)
	)
	(tile 167 82 INT_X36Y37 INT 1
		(primitive_site TIEOFF_X50Y74 TIEOFF internal 3)
	)
	(tile 167 83 INT_INTERFACE_X36Y37 INT_INTERFACE 0
	)
	(tile 167 84 NULL_X84Y41 NULL 0
	)
	(tile 167 85 INT_X37Y37 INT 1
		(primitive_site TIEOFF_X51Y74 TIEOFF internal 3)
	)
	(tile 167 86 CLEXM_X37Y37 CLEXM 2
		(primitive_site SLICE_X60Y35 SLICEM internal 50)
		(primitive_site SLICE_X61Y35 SLICEX internal 43)
	)
	(tile 167 87 INT_X38Y37 INT 1
		(primitive_site TIEOFF_X53Y74 TIEOFF internal 3)
	)
	(tile 167 88 CLEXL_X38Y37 CLEXL 2
		(primitive_site SLICE_X62Y35 SLICEL internal 45)
		(primitive_site SLICE_X63Y35 SLICEX internal 43)
	)
	(tile 167 89 INT_BRAM_X39Y37 INT_BRAM 1
		(primitive_site TIEOFF_X55Y74 TIEOFF internal 3)
	)
	(tile 167 90 INT_INTERFACE_X39Y37 INT_INTERFACE 0
	)
	(tile 167 91 NULL_X91Y41 NULL 0
	)
	(tile 167 92 INT_X40Y37 INT 1
		(primitive_site TIEOFF_X56Y74 TIEOFF internal 3)
	)
	(tile 167 93 CLEXM_X40Y37 CLEXM 2
		(primitive_site SLICE_X64Y35 SLICEM internal 50)
		(primitive_site SLICE_X65Y35 SLICEX internal 43)
	)
	(tile 167 94 INT_X41Y37 INT 1
		(primitive_site TIEOFF_X58Y74 TIEOFF internal 3)
	)
	(tile 167 95 CLEXL_X41Y37 CLEXL 2
		(primitive_site SLICE_X66Y35 SLICEL internal 45)
		(primitive_site SLICE_X67Y35 SLICEX internal 43)
	)
	(tile 167 96 IOI_INT_X42Y37 IOI_INT 1
		(primitive_site TIEOFF_X60Y74 TIEOFF internal 3)
	)
	(tile 167 97 RIOI_X42Y37 RIOI 7
		(primitive_site OLOGIC_X17Y36 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y36 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y36 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y37 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y37 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y37 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y74 TIEOFF internal 3)
	)
	(tile 167 98 MCB_CAP_INT_X42Y37 MCB_CAP_INT 0
	)
	(tile 167 99 IOI_RTERM_X99Y41 IOI_RTERM 0
	)
	(tile 167 100 RIOB_X42Y37 RIOB 2
		(primitive_site R16 IOBS bonded 8)
		(primitive_site R15 IOBM bonded 8)
	)
	(tile 168 0 EMP_LIOB_X0Y40 EMP_LIOB 0
	)
	(tile 168 1 IOI_LTERM_X1Y40 IOI_LTERM 0
	)
	(tile 168 2 INT_X0Y36 INT 1
		(primitive_site TIEOFF_X0Y72 TIEOFF internal 3)
	)
	(tile 168 3 INT_INTERFACE_X0Y36 INT_INTERFACE 0
	)
	(tile 168 4 MCB_CAP_INT_X0Y36 MCB_CAP_INT 0
	)
	(tile 168 5 INT_X1Y36 INT 1
		(primitive_site TIEOFF_X2Y72 TIEOFF internal 3)
	)
	(tile 168 6 CLEXL_X1Y36 CLEXL 2
		(primitive_site SLICE_X0Y34 SLICEL internal 45)
		(primitive_site SLICE_X1Y34 SLICEX internal 43)
	)
	(tile 168 7 INT_X2Y36 INT 1
		(primitive_site TIEOFF_X4Y72 TIEOFF internal 3)
	)
	(tile 168 8 CLEXM_X2Y36 CLEXM 2
		(primitive_site SLICE_X2Y34 SLICEM internal 50)
		(primitive_site SLICE_X3Y34 SLICEX internal 43)
	)
	(tile 168 9 INT_BRAM_X3Y36 INT_BRAM 1
		(primitive_site TIEOFF_X6Y72 TIEOFF internal 3)
	)
	(tile 168 10 INT_INTERFACE_X3Y36 INT_INTERFACE 0
	)
	(tile 168 11 BRAMSITE2_X3Y36 BRAMSITE2 3
		(primitive_site RAMB16_X0Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y19 RAMB8BWER internal 110)
	)
	(tile 168 12 INT_X4Y36 INT 1
		(primitive_site TIEOFF_X7Y72 TIEOFF internal 3)
	)
	(tile 168 13 CLEXL_X4Y36 CLEXL 2
		(primitive_site SLICE_X4Y34 SLICEL internal 45)
		(primitive_site SLICE_X5Y34 SLICEX internal 43)
	)
	(tile 168 14 INT_X5Y36 INT 1
		(primitive_site TIEOFF_X9Y72 TIEOFF internal 3)
	)
	(tile 168 15 CLEXM_X5Y36 CLEXM 2
		(primitive_site SLICE_X6Y34 SLICEM internal 50)
		(primitive_site SLICE_X7Y34 SLICEX internal 43)
	)
	(tile 168 16 INT_X6Y36 INT 1
		(primitive_site TIEOFF_X11Y72 TIEOFF internal 3)
	)
	(tile 168 17 CLEXL_X6Y36 CLEXL 2
		(primitive_site SLICE_X8Y34 SLICEL internal 45)
		(primitive_site SLICE_X9Y34 SLICEX internal 43)
	)
	(tile 168 18 INT_X7Y36 INT 1
		(primitive_site TIEOFF_X13Y72 TIEOFF internal 3)
	)
	(tile 168 19 CLEXM_X7Y36 CLEXM 2
		(primitive_site SLICE_X10Y34 SLICEM internal 50)
		(primitive_site SLICE_X11Y34 SLICEX internal 43)
	)
	(tile 168 20 INT_X8Y36 INT 1
		(primitive_site TIEOFF_X15Y72 TIEOFF internal 3)
	)
	(tile 168 21 INT_INTERFACE_X8Y36 INT_INTERFACE 0
	)
	(tile 168 22 MACCSITE2_X8Y36 MACCSITE2 1
		(primitive_site DSP48_X0Y9 DSP48A1 internal 346)
	)
	(tile 168 23 INT_X9Y36 INT 1
		(primitive_site TIEOFF_X16Y72 TIEOFF internal 3)
	)
	(tile 168 24 CLEXL_X9Y36 CLEXL 2
		(primitive_site SLICE_X12Y34 SLICEL internal 45)
		(primitive_site SLICE_X13Y34 SLICEX internal 43)
	)
	(tile 168 25 INT_X10Y36 INT 1
		(primitive_site TIEOFF_X17Y72 TIEOFF internal 3)
	)
	(tile 168 26 CLEXM_X10Y36 CLEXM 2
		(primitive_site SLICE_X14Y34 SLICEM internal 50)
		(primitive_site SLICE_X15Y34 SLICEX internal 43)
	)
	(tile 168 27 INT_X11Y36 INT 1
		(primitive_site TIEOFF_X18Y72 TIEOFF internal 3)
	)
	(tile 168 28 CLEXL_X11Y36 CLEXL 2
		(primitive_site SLICE_X16Y34 SLICEL internal 45)
		(primitive_site SLICE_X17Y34 SLICEX internal 43)
	)
	(tile 168 29 INT_X12Y36 INT 1
		(primitive_site TIEOFF_X19Y72 TIEOFF internal 3)
	)
	(tile 168 30 CLEXM_X12Y36 CLEXM 2
		(primitive_site SLICE_X18Y34 SLICEM internal 50)
		(primitive_site SLICE_X19Y34 SLICEX internal 43)
	)
	(tile 168 31 INT_X13Y36 INT 1
		(primitive_site TIEOFF_X20Y72 TIEOFF internal 3)
	)
	(tile 168 32 CLEXL_X13Y36 CLEXL 2
		(primitive_site SLICE_X20Y34 SLICEL internal 45)
		(primitive_site SLICE_X21Y34 SLICEX internal 43)
	)
	(tile 168 33 INT_BRAM_X14Y36 INT_BRAM 1
		(primitive_site TIEOFF_X21Y72 TIEOFF internal 3)
	)
	(tile 168 34 INT_INTERFACE_X14Y36 INT_INTERFACE 0
	)
	(tile 168 35 BRAMSITE2_X14Y36 BRAMSITE2 3
		(primitive_site RAMB16_X1Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y19 RAMB8BWER internal 110)
	)
	(tile 168 36 INT_X15Y36 INT 1
		(primitive_site TIEOFF_X22Y72 TIEOFF internal 3)
	)
	(tile 168 37 CLEXM_X15Y36 CLEXM 2
		(primitive_site SLICE_X22Y34 SLICEM internal 50)
		(primitive_site SLICE_X23Y34 SLICEX internal 43)
	)
	(tile 168 38 INT_X16Y36 INT 1
		(primitive_site TIEOFF_X23Y72 TIEOFF internal 3)
	)
	(tile 168 39 CLEXL_X16Y36 CLEXL 2
		(primitive_site SLICE_X24Y34 SLICEL internal 45)
		(primitive_site SLICE_X25Y34 SLICEX internal 43)
	)
	(tile 168 40 INT_X17Y36 INT 1
		(primitive_site TIEOFF_X24Y72 TIEOFF internal 3)
	)
	(tile 168 41 CLEXM_X17Y36 CLEXM 2
		(primitive_site SLICE_X26Y34 SLICEM internal 50)
		(primitive_site SLICE_X27Y34 SLICEX internal 43)
	)
	(tile 168 42 INT_X18Y36 INT 1
		(primitive_site TIEOFF_X25Y72 TIEOFF internal 3)
	)
	(tile 168 43 CLEXL_X18Y36 CLEXL 2
		(primitive_site SLICE_X28Y34 SLICEL internal 45)
		(primitive_site SLICE_X29Y34 SLICEX internal 43)
	)
	(tile 168 44 INT_X19Y36 INT 1
		(primitive_site TIEOFF_X26Y72 TIEOFF internal 3)
	)
	(tile 168 45 CLEXM_X19Y36 CLEXM 2
		(primitive_site SLICE_X30Y34 SLICEM internal 50)
		(primitive_site SLICE_X31Y34 SLICEX internal 43)
	)
	(tile 168 46 INT_X20Y36 INT 1
		(primitive_site TIEOFF_X28Y72 TIEOFF internal 3)
	)
	(tile 168 47 CLEXL_X20Y36 CLEXL 2
		(primitive_site SLICE_X32Y34 SLICEL internal 45)
		(primitive_site SLICE_X33Y34 SLICEX internal 43)
	)
	(tile 168 48 NULL_X48Y40 NULL 0
	)
	(tile 168 49 REG_V_X20Y36 REG_V 0
	)
	(tile 168 50 INT_X21Y36 INT 1
		(primitive_site TIEOFF_X31Y72 TIEOFF internal 3)
	)
	(tile 168 51 CLEXM_X21Y36 CLEXM 2
		(primitive_site SLICE_X34Y34 SLICEM internal 50)
		(primitive_site SLICE_X35Y34 SLICEX internal 43)
	)
	(tile 168 52 INT_X22Y36 INT 1
		(primitive_site TIEOFF_X33Y72 TIEOFF internal 3)
	)
	(tile 168 53 CLEXL_X22Y36 CLEXL 2
		(primitive_site SLICE_X36Y34 SLICEL internal 45)
		(primitive_site SLICE_X37Y34 SLICEX internal 43)
	)
	(tile 168 54 INT_X23Y36 INT 1
		(primitive_site TIEOFF_X35Y72 TIEOFF internal 3)
	)
	(tile 168 55 CLEXM_X23Y36 CLEXM 2
		(primitive_site SLICE_X38Y34 SLICEM internal 50)
		(primitive_site SLICE_X39Y34 SLICEX internal 43)
	)
	(tile 168 56 INT_X24Y36 INT 1
		(primitive_site TIEOFF_X36Y72 TIEOFF internal 3)
	)
	(tile 168 57 CLEXL_X24Y36 CLEXL 2
		(primitive_site SLICE_X40Y34 SLICEL internal 45)
		(primitive_site SLICE_X41Y34 SLICEX internal 43)
	)
	(tile 168 58 INT_X25Y36 INT 1
		(primitive_site TIEOFF_X37Y72 TIEOFF internal 3)
	)
	(tile 168 59 CLEXM_X25Y36 CLEXM 2
		(primitive_site SLICE_X42Y34 SLICEM internal 50)
		(primitive_site SLICE_X43Y34 SLICEX internal 43)
	)
	(tile 168 60 INT_X26Y36 INT 1
		(primitive_site TIEOFF_X38Y72 TIEOFF internal 3)
	)
	(tile 168 61 CLEXL_X26Y36 CLEXL 2
		(primitive_site SLICE_X44Y34 SLICEL internal 45)
		(primitive_site SLICE_X45Y34 SLICEX internal 43)
	)
	(tile 168 62 INT_BRAM_X27Y36 INT_BRAM 1
		(primitive_site TIEOFF_X39Y72 TIEOFF internal 3)
	)
	(tile 168 63 INT_INTERFACE_X27Y36 INT_INTERFACE 0
	)
	(tile 168 64 BRAMSITE2_X27Y36 BRAMSITE2 3
		(primitive_site RAMB16_X2Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y19 RAMB8BWER internal 110)
	)
	(tile 168 65 INT_X28Y36 INT 1
		(primitive_site TIEOFF_X40Y72 TIEOFF internal 3)
	)
	(tile 168 66 CLEXL_X28Y36 CLEXL 2
		(primitive_site SLICE_X46Y34 SLICEL internal 45)
		(primitive_site SLICE_X47Y34 SLICEX internal 43)
	)
	(tile 168 67 INT_X29Y36 INT 1
		(primitive_site TIEOFF_X41Y72 TIEOFF internal 3)
	)
	(tile 168 68 CLEXM_X29Y36 CLEXM 2
		(primitive_site SLICE_X48Y34 SLICEM internal 50)
		(primitive_site SLICE_X49Y34 SLICEX internal 43)
	)
	(tile 168 69 INT_X30Y36 INT 1
		(primitive_site TIEOFF_X42Y72 TIEOFF internal 3)
	)
	(tile 168 70 CLEXL_X30Y36 CLEXL 2
		(primitive_site SLICE_X50Y34 SLICEL internal 45)
		(primitive_site SLICE_X51Y34 SLICEX internal 43)
	)
	(tile 168 71 INT_X31Y36 INT 1
		(primitive_site TIEOFF_X43Y72 TIEOFF internal 3)
	)
	(tile 168 72 CLEXM_X31Y36 CLEXM 2
		(primitive_site SLICE_X52Y34 SLICEM internal 50)
		(primitive_site SLICE_X53Y34 SLICEX internal 43)
	)
	(tile 168 73 INT_X32Y36 INT 1
		(primitive_site TIEOFF_X44Y72 TIEOFF internal 3)
	)
	(tile 168 74 CLEXL_X32Y36 CLEXL 2
		(primitive_site SLICE_X54Y34 SLICEL internal 45)
		(primitive_site SLICE_X55Y34 SLICEX internal 43)
	)
	(tile 168 75 INT_X33Y36 INT 1
		(primitive_site TIEOFF_X45Y72 TIEOFF internal 3)
	)
	(tile 168 76 INT_INTERFACE_X33Y36 INT_INTERFACE 0
	)
	(tile 168 77 MACCSITE2_X33Y36 MACCSITE2 1
		(primitive_site DSP48_X1Y9 DSP48A1 internal 346)
	)
	(tile 168 78 INT_X34Y36 INT 1
		(primitive_site TIEOFF_X46Y72 TIEOFF internal 3)
	)
	(tile 168 79 CLEXM_X34Y36 CLEXM 2
		(primitive_site SLICE_X56Y34 SLICEM internal 50)
		(primitive_site SLICE_X57Y34 SLICEX internal 43)
	)
	(tile 168 80 INT_X35Y36 INT 1
		(primitive_site TIEOFF_X48Y72 TIEOFF internal 3)
	)
	(tile 168 81 CLEXL_X35Y36 CLEXL 2
		(primitive_site SLICE_X58Y34 SLICEL internal 45)
		(primitive_site SLICE_X59Y34 SLICEX internal 43)
	)
	(tile 168 82 INT_X36Y36 INT 1
		(primitive_site TIEOFF_X50Y72 TIEOFF internal 3)
	)
	(tile 168 83 INT_INTERFACE_X36Y36 INT_INTERFACE 0
	)
	(tile 168 84 MACCSITE2_X36Y36 MACCSITE2 1
		(primitive_site DSP48_X2Y9 DSP48A1 internal 346)
	)
	(tile 168 85 INT_X37Y36 INT 1
		(primitive_site TIEOFF_X51Y72 TIEOFF internal 3)
	)
	(tile 168 86 CLEXM_X37Y36 CLEXM 2
		(primitive_site SLICE_X60Y34 SLICEM internal 50)
		(primitive_site SLICE_X61Y34 SLICEX internal 43)
	)
	(tile 168 87 INT_X38Y36 INT 1
		(primitive_site TIEOFF_X53Y72 TIEOFF internal 3)
	)
	(tile 168 88 CLEXL_X38Y36 CLEXL 2
		(primitive_site SLICE_X62Y34 SLICEL internal 45)
		(primitive_site SLICE_X63Y34 SLICEX internal 43)
	)
	(tile 168 89 INT_BRAM_X39Y36 INT_BRAM 1
		(primitive_site TIEOFF_X55Y72 TIEOFF internal 3)
	)
	(tile 168 90 INT_INTERFACE_X39Y36 INT_INTERFACE 0
	)
	(tile 168 91 BRAMSITE2_X39Y36 BRAMSITE2 3
		(primitive_site RAMB16_X3Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y19 RAMB8BWER internal 110)
	)
	(tile 168 92 INT_X40Y36 INT 1
		(primitive_site TIEOFF_X56Y72 TIEOFF internal 3)
	)
	(tile 168 93 CLEXM_X40Y36 CLEXM 2
		(primitive_site SLICE_X64Y34 SLICEM internal 50)
		(primitive_site SLICE_X65Y34 SLICEX internal 43)
	)
	(tile 168 94 INT_X41Y36 INT 1
		(primitive_site TIEOFF_X58Y72 TIEOFF internal 3)
	)
	(tile 168 95 CLEXL_X41Y36 CLEXL 2
		(primitive_site SLICE_X66Y34 SLICEL internal 45)
		(primitive_site SLICE_X67Y34 SLICEX internal 43)
	)
	(tile 168 96 INT_X42Y36 INT 1
		(primitive_site TIEOFF_X60Y72 TIEOFF internal 3)
	)
	(tile 168 97 INT_INTERFACE_X42Y36 INT_INTERFACE 0
	)
	(tile 168 98 MCB_CAP_INT_X42Y36 MCB_CAP_INT 0
	)
	(tile 168 99 IOI_RTERM_X99Y40 IOI_RTERM 0
	)
	(tile 168 100 EMP_RIOB_X42Y36 EMP_RIOB 0
	)
	(tile 169 0 EMP_LIOB_X0Y39 EMP_LIOB 0
	)
	(tile 169 1 IOI_LTERM_X1Y39 IOI_LTERM 0
	)
	(tile 169 2 INT_X0Y35 INT 1
		(primitive_site TIEOFF_X0Y70 TIEOFF internal 3)
	)
	(tile 169 3 INT_INTERFACE_X0Y35 INT_INTERFACE 0
	)
	(tile 169 4 MCB_CAP_INT_X0Y35 MCB_CAP_INT 0
	)
	(tile 169 5 INT_X1Y35 INT 1
		(primitive_site TIEOFF_X2Y70 TIEOFF internal 3)
	)
	(tile 169 6 CLEXL_X1Y35 CLEXL 2
		(primitive_site SLICE_X0Y33 SLICEL internal 45)
		(primitive_site SLICE_X1Y33 SLICEX internal 43)
	)
	(tile 169 7 INT_X2Y35 INT 1
		(primitive_site TIEOFF_X4Y70 TIEOFF internal 3)
	)
	(tile 169 8 CLEXM_X2Y35 CLEXM 2
		(primitive_site SLICE_X2Y33 SLICEM internal 50)
		(primitive_site SLICE_X3Y33 SLICEX internal 43)
	)
	(tile 169 9 INT_BRAM_X3Y35 INT_BRAM 1
		(primitive_site TIEOFF_X6Y70 TIEOFF internal 3)
	)
	(tile 169 10 INT_INTERFACE_X3Y35 INT_INTERFACE 0
	)
	(tile 169 11 NULL_X11Y39 NULL 0
	)
	(tile 169 12 INT_X4Y35 INT 1
		(primitive_site TIEOFF_X7Y70 TIEOFF internal 3)
	)
	(tile 169 13 CLEXL_X4Y35 CLEXL 2
		(primitive_site SLICE_X4Y33 SLICEL internal 45)
		(primitive_site SLICE_X5Y33 SLICEX internal 43)
	)
	(tile 169 14 INT_X5Y35 INT 1
		(primitive_site TIEOFF_X9Y70 TIEOFF internal 3)
	)
	(tile 169 15 CLEXM_X5Y35 CLEXM 2
		(primitive_site SLICE_X6Y33 SLICEM internal 50)
		(primitive_site SLICE_X7Y33 SLICEX internal 43)
	)
	(tile 169 16 INT_X6Y35 INT 1
		(primitive_site TIEOFF_X11Y70 TIEOFF internal 3)
	)
	(tile 169 17 CLEXL_X6Y35 CLEXL 2
		(primitive_site SLICE_X8Y33 SLICEL internal 45)
		(primitive_site SLICE_X9Y33 SLICEX internal 43)
	)
	(tile 169 18 INT_X7Y35 INT 1
		(primitive_site TIEOFF_X13Y70 TIEOFF internal 3)
	)
	(tile 169 19 CLEXM_X7Y35 CLEXM 2
		(primitive_site SLICE_X10Y33 SLICEM internal 50)
		(primitive_site SLICE_X11Y33 SLICEX internal 43)
	)
	(tile 169 20 INT_X8Y35 INT 1
		(primitive_site TIEOFF_X15Y70 TIEOFF internal 3)
	)
	(tile 169 21 INT_INTERFACE_X8Y35 INT_INTERFACE 0
	)
	(tile 169 22 NULL_X22Y39 NULL 0
	)
	(tile 169 23 INT_X9Y35 INT 1
		(primitive_site TIEOFF_X16Y70 TIEOFF internal 3)
	)
	(tile 169 24 CLEXL_X9Y35 CLEXL 2
		(primitive_site SLICE_X12Y33 SLICEL internal 45)
		(primitive_site SLICE_X13Y33 SLICEX internal 43)
	)
	(tile 169 25 INT_X10Y35 INT 1
		(primitive_site TIEOFF_X17Y70 TIEOFF internal 3)
	)
	(tile 169 26 CLEXM_X10Y35 CLEXM 2
		(primitive_site SLICE_X14Y33 SLICEM internal 50)
		(primitive_site SLICE_X15Y33 SLICEX internal 43)
	)
	(tile 169 27 INT_X11Y35 INT 1
		(primitive_site TIEOFF_X18Y70 TIEOFF internal 3)
	)
	(tile 169 28 CLEXL_X11Y35 CLEXL 2
		(primitive_site SLICE_X16Y33 SLICEL internal 45)
		(primitive_site SLICE_X17Y33 SLICEX internal 43)
	)
	(tile 169 29 INT_X12Y35 INT 1
		(primitive_site TIEOFF_X19Y70 TIEOFF internal 3)
	)
	(tile 169 30 CLEXM_X12Y35 CLEXM 2
		(primitive_site SLICE_X18Y33 SLICEM internal 50)
		(primitive_site SLICE_X19Y33 SLICEX internal 43)
	)
	(tile 169 31 INT_X13Y35 INT 1
		(primitive_site TIEOFF_X20Y70 TIEOFF internal 3)
	)
	(tile 169 32 CLEXL_X13Y35 CLEXL 2
		(primitive_site SLICE_X20Y33 SLICEL internal 45)
		(primitive_site SLICE_X21Y33 SLICEX internal 43)
	)
	(tile 169 33 INT_BRAM_X14Y35 INT_BRAM 1
		(primitive_site TIEOFF_X21Y70 TIEOFF internal 3)
	)
	(tile 169 34 INT_INTERFACE_X14Y35 INT_INTERFACE 0
	)
	(tile 169 35 NULL_X35Y39 NULL 0
	)
	(tile 169 36 INT_X15Y35 INT 1
		(primitive_site TIEOFF_X22Y70 TIEOFF internal 3)
	)
	(tile 169 37 CLEXM_X15Y35 CLEXM 2
		(primitive_site SLICE_X22Y33 SLICEM internal 50)
		(primitive_site SLICE_X23Y33 SLICEX internal 43)
	)
	(tile 169 38 INT_X16Y35 INT 1
		(primitive_site TIEOFF_X23Y70 TIEOFF internal 3)
	)
	(tile 169 39 CLEXL_X16Y35 CLEXL 2
		(primitive_site SLICE_X24Y33 SLICEL internal 45)
		(primitive_site SLICE_X25Y33 SLICEX internal 43)
	)
	(tile 169 40 INT_X17Y35 INT 1
		(primitive_site TIEOFF_X24Y70 TIEOFF internal 3)
	)
	(tile 169 41 CLEXM_X17Y35 CLEXM 2
		(primitive_site SLICE_X26Y33 SLICEM internal 50)
		(primitive_site SLICE_X27Y33 SLICEX internal 43)
	)
	(tile 169 42 INT_X18Y35 INT 1
		(primitive_site TIEOFF_X25Y70 TIEOFF internal 3)
	)
	(tile 169 43 CLEXL_X18Y35 CLEXL 2
		(primitive_site SLICE_X28Y33 SLICEL internal 45)
		(primitive_site SLICE_X29Y33 SLICEX internal 43)
	)
	(tile 169 44 INT_X19Y35 INT 1
		(primitive_site TIEOFF_X26Y70 TIEOFF internal 3)
	)
	(tile 169 45 CLEXM_X19Y35 CLEXM 2
		(primitive_site SLICE_X30Y33 SLICEM internal 50)
		(primitive_site SLICE_X31Y33 SLICEX internal 43)
	)
	(tile 169 46 INT_X20Y35 INT 1
		(primitive_site TIEOFF_X28Y70 TIEOFF internal 3)
	)
	(tile 169 47 CLEXL_X20Y35 CLEXL 2
		(primitive_site SLICE_X32Y33 SLICEL internal 45)
		(primitive_site SLICE_X33Y33 SLICEX internal 43)
	)
	(tile 169 48 NULL_X48Y39 NULL 0
	)
	(tile 169 49 REG_V_X20Y35 REG_V 0
	)
	(tile 169 50 INT_X21Y35 INT 1
		(primitive_site TIEOFF_X31Y70 TIEOFF internal 3)
	)
	(tile 169 51 CLEXM_X21Y35 CLEXM 2
		(primitive_site SLICE_X34Y33 SLICEM internal 50)
		(primitive_site SLICE_X35Y33 SLICEX internal 43)
	)
	(tile 169 52 INT_X22Y35 INT 1
		(primitive_site TIEOFF_X33Y70 TIEOFF internal 3)
	)
	(tile 169 53 CLEXL_X22Y35 CLEXL 2
		(primitive_site SLICE_X36Y33 SLICEL internal 45)
		(primitive_site SLICE_X37Y33 SLICEX internal 43)
	)
	(tile 169 54 INT_X23Y35 INT 1
		(primitive_site TIEOFF_X35Y70 TIEOFF internal 3)
	)
	(tile 169 55 CLEXM_X23Y35 CLEXM 2
		(primitive_site SLICE_X38Y33 SLICEM internal 50)
		(primitive_site SLICE_X39Y33 SLICEX internal 43)
	)
	(tile 169 56 INT_X24Y35 INT 1
		(primitive_site TIEOFF_X36Y70 TIEOFF internal 3)
	)
	(tile 169 57 CLEXL_X24Y35 CLEXL 2
		(primitive_site SLICE_X40Y33 SLICEL internal 45)
		(primitive_site SLICE_X41Y33 SLICEX internal 43)
	)
	(tile 169 58 INT_X25Y35 INT 1
		(primitive_site TIEOFF_X37Y70 TIEOFF internal 3)
	)
	(tile 169 59 CLEXM_X25Y35 CLEXM 2
		(primitive_site SLICE_X42Y33 SLICEM internal 50)
		(primitive_site SLICE_X43Y33 SLICEX internal 43)
	)
	(tile 169 60 INT_X26Y35 INT 1
		(primitive_site TIEOFF_X38Y70 TIEOFF internal 3)
	)
	(tile 169 61 CLEXL_X26Y35 CLEXL 2
		(primitive_site SLICE_X44Y33 SLICEL internal 45)
		(primitive_site SLICE_X45Y33 SLICEX internal 43)
	)
	(tile 169 62 INT_BRAM_X27Y35 INT_BRAM 1
		(primitive_site TIEOFF_X39Y70 TIEOFF internal 3)
	)
	(tile 169 63 INT_INTERFACE_X27Y35 INT_INTERFACE 0
	)
	(tile 169 64 NULL_X64Y39 NULL 0
	)
	(tile 169 65 INT_X28Y35 INT 1
		(primitive_site TIEOFF_X40Y70 TIEOFF internal 3)
	)
	(tile 169 66 CLEXL_X28Y35 CLEXL 2
		(primitive_site SLICE_X46Y33 SLICEL internal 45)
		(primitive_site SLICE_X47Y33 SLICEX internal 43)
	)
	(tile 169 67 INT_X29Y35 INT 1
		(primitive_site TIEOFF_X41Y70 TIEOFF internal 3)
	)
	(tile 169 68 CLEXM_X29Y35 CLEXM 2
		(primitive_site SLICE_X48Y33 SLICEM internal 50)
		(primitive_site SLICE_X49Y33 SLICEX internal 43)
	)
	(tile 169 69 INT_X30Y35 INT 1
		(primitive_site TIEOFF_X42Y70 TIEOFF internal 3)
	)
	(tile 169 70 CLEXL_X30Y35 CLEXL 2
		(primitive_site SLICE_X50Y33 SLICEL internal 45)
		(primitive_site SLICE_X51Y33 SLICEX internal 43)
	)
	(tile 169 71 INT_X31Y35 INT 1
		(primitive_site TIEOFF_X43Y70 TIEOFF internal 3)
	)
	(tile 169 72 CLEXM_X31Y35 CLEXM 2
		(primitive_site SLICE_X52Y33 SLICEM internal 50)
		(primitive_site SLICE_X53Y33 SLICEX internal 43)
	)
	(tile 169 73 INT_X32Y35 INT 1
		(primitive_site TIEOFF_X44Y70 TIEOFF internal 3)
	)
	(tile 169 74 CLEXL_X32Y35 CLEXL 2
		(primitive_site SLICE_X54Y33 SLICEL internal 45)
		(primitive_site SLICE_X55Y33 SLICEX internal 43)
	)
	(tile 169 75 INT_X33Y35 INT 1
		(primitive_site TIEOFF_X45Y70 TIEOFF internal 3)
	)
	(tile 169 76 INT_INTERFACE_X33Y35 INT_INTERFACE 0
	)
	(tile 169 77 NULL_X77Y39 NULL 0
	)
	(tile 169 78 INT_X34Y35 INT 1
		(primitive_site TIEOFF_X46Y70 TIEOFF internal 3)
	)
	(tile 169 79 CLEXM_X34Y35 CLEXM 2
		(primitive_site SLICE_X56Y33 SLICEM internal 50)
		(primitive_site SLICE_X57Y33 SLICEX internal 43)
	)
	(tile 169 80 INT_X35Y35 INT 1
		(primitive_site TIEOFF_X48Y70 TIEOFF internal 3)
	)
	(tile 169 81 CLEXL_X35Y35 CLEXL 2
		(primitive_site SLICE_X58Y33 SLICEL internal 45)
		(primitive_site SLICE_X59Y33 SLICEX internal 43)
	)
	(tile 169 82 INT_X36Y35 INT 1
		(primitive_site TIEOFF_X50Y70 TIEOFF internal 3)
	)
	(tile 169 83 INT_INTERFACE_X36Y35 INT_INTERFACE 0
	)
	(tile 169 84 NULL_X84Y39 NULL 0
	)
	(tile 169 85 INT_X37Y35 INT 1
		(primitive_site TIEOFF_X51Y70 TIEOFF internal 3)
	)
	(tile 169 86 CLEXM_X37Y35 CLEXM 2
		(primitive_site SLICE_X60Y33 SLICEM internal 50)
		(primitive_site SLICE_X61Y33 SLICEX internal 43)
	)
	(tile 169 87 INT_X38Y35 INT 1
		(primitive_site TIEOFF_X53Y70 TIEOFF internal 3)
	)
	(tile 169 88 CLEXL_X38Y35 CLEXL 2
		(primitive_site SLICE_X62Y33 SLICEL internal 45)
		(primitive_site SLICE_X63Y33 SLICEX internal 43)
	)
	(tile 169 89 INT_BRAM_X39Y35 INT_BRAM 1
		(primitive_site TIEOFF_X55Y70 TIEOFF internal 3)
	)
	(tile 169 90 INT_INTERFACE_X39Y35 INT_INTERFACE 0
	)
	(tile 169 91 NULL_X91Y39 NULL 0
	)
	(tile 169 92 INT_X40Y35 INT 1
		(primitive_site TIEOFF_X56Y70 TIEOFF internal 3)
	)
	(tile 169 93 CLEXM_X40Y35 CLEXM 2
		(primitive_site SLICE_X64Y33 SLICEM internal 50)
		(primitive_site SLICE_X65Y33 SLICEX internal 43)
	)
	(tile 169 94 INT_X41Y35 INT 1
		(primitive_site TIEOFF_X58Y70 TIEOFF internal 3)
	)
	(tile 169 95 CLEXL_X41Y35 CLEXL 2
		(primitive_site SLICE_X66Y33 SLICEL internal 45)
		(primitive_site SLICE_X67Y33 SLICEX internal 43)
	)
	(tile 169 96 INT_X42Y35 INT 1
		(primitive_site TIEOFF_X60Y70 TIEOFF internal 3)
	)
	(tile 169 97 INT_INTERFACE_X42Y35 INT_INTERFACE 0
	)
	(tile 169 98 MCB_CAP_INT_X42Y35 MCB_CAP_INT 0
	)
	(tile 169 99 IOI_RTERM_X99Y39 IOI_RTERM 0
	)
	(tile 169 100 EMP_RIOB_X42Y35 EMP_RIOB 0
	)
	(tile 170 0 LIOB_X0Y34 LIOB 2
		(primitive_site PAD289 IOBM unbonded 8)
		(primitive_site PAD290 IOBS unbonded 8)
	)
	(tile 170 1 IOI_LTERM_X1Y38 IOI_LTERM 0
	)
	(tile 170 2 LIOI_INT_X0Y34 LIOI_INT 1
		(primitive_site TIEOFF_X0Y68 TIEOFF internal 3)
	)
	(tile 170 3 LIOI_X0Y34 LIOI 7
		(primitive_site OLOGIC_X0Y34 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y34 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y34 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y35 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y35 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y35 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y68 TIEOFF internal 3)
	)
	(tile 170 4 MCB_CAP_INT_X0Y34 MCB_CAP_INT 0
	)
	(tile 170 5 INT_X1Y34 INT 1
		(primitive_site TIEOFF_X2Y68 TIEOFF internal 3)
	)
	(tile 170 6 CLEXL_X1Y34 CLEXL 2
		(primitive_site SLICE_X0Y32 SLICEL internal 45)
		(primitive_site SLICE_X1Y32 SLICEX internal 43)
	)
	(tile 170 7 INT_X2Y34 INT 1
		(primitive_site TIEOFF_X4Y68 TIEOFF internal 3)
	)
	(tile 170 8 CLEXM_X2Y34 CLEXM 2
		(primitive_site SLICE_X2Y32 SLICEM internal 50)
		(primitive_site SLICE_X3Y32 SLICEX internal 43)
	)
	(tile 170 9 INT_BRAM_X3Y34 INT_BRAM 1
		(primitive_site TIEOFF_X6Y68 TIEOFF internal 3)
	)
	(tile 170 10 INT_INTERFACE_X3Y34 INT_INTERFACE 0
	)
	(tile 170 11 NULL_X11Y38 NULL 0
	)
	(tile 170 12 INT_X4Y34 INT 1
		(primitive_site TIEOFF_X7Y68 TIEOFF internal 3)
	)
	(tile 170 13 CLEXL_X4Y34 CLEXL 2
		(primitive_site SLICE_X4Y32 SLICEL internal 45)
		(primitive_site SLICE_X5Y32 SLICEX internal 43)
	)
	(tile 170 14 INT_X5Y34 INT 1
		(primitive_site TIEOFF_X9Y68 TIEOFF internal 3)
	)
	(tile 170 15 CLEXM_X5Y34 CLEXM 2
		(primitive_site SLICE_X6Y32 SLICEM internal 50)
		(primitive_site SLICE_X7Y32 SLICEX internal 43)
	)
	(tile 170 16 INT_X6Y34 INT 1
		(primitive_site TIEOFF_X11Y68 TIEOFF internal 3)
	)
	(tile 170 17 CLEXL_X6Y34 CLEXL 2
		(primitive_site SLICE_X8Y32 SLICEL internal 45)
		(primitive_site SLICE_X9Y32 SLICEX internal 43)
	)
	(tile 170 18 INT_X7Y34 INT 1
		(primitive_site TIEOFF_X13Y68 TIEOFF internal 3)
	)
	(tile 170 19 CLEXM_X7Y34 CLEXM 2
		(primitive_site SLICE_X10Y32 SLICEM internal 50)
		(primitive_site SLICE_X11Y32 SLICEX internal 43)
	)
	(tile 170 20 INT_X8Y34 INT 1
		(primitive_site TIEOFF_X15Y68 TIEOFF internal 3)
	)
	(tile 170 21 INT_INTERFACE_X8Y34 INT_INTERFACE 0
	)
	(tile 170 22 NULL_X22Y38 NULL 0
	)
	(tile 170 23 INT_X9Y34 INT 1
		(primitive_site TIEOFF_X16Y68 TIEOFF internal 3)
	)
	(tile 170 24 CLEXL_X9Y34 CLEXL 2
		(primitive_site SLICE_X12Y32 SLICEL internal 45)
		(primitive_site SLICE_X13Y32 SLICEX internal 43)
	)
	(tile 170 25 INT_X10Y34 INT 1
		(primitive_site TIEOFF_X17Y68 TIEOFF internal 3)
	)
	(tile 170 26 CLEXM_X10Y34 CLEXM 2
		(primitive_site SLICE_X14Y32 SLICEM internal 50)
		(primitive_site SLICE_X15Y32 SLICEX internal 43)
	)
	(tile 170 27 INT_X11Y34 INT 1
		(primitive_site TIEOFF_X18Y68 TIEOFF internal 3)
	)
	(tile 170 28 CLEXL_X11Y34 CLEXL 2
		(primitive_site SLICE_X16Y32 SLICEL internal 45)
		(primitive_site SLICE_X17Y32 SLICEX internal 43)
	)
	(tile 170 29 INT_X12Y34 INT 1
		(primitive_site TIEOFF_X19Y68 TIEOFF internal 3)
	)
	(tile 170 30 CLEXM_X12Y34 CLEXM 2
		(primitive_site SLICE_X18Y32 SLICEM internal 50)
		(primitive_site SLICE_X19Y32 SLICEX internal 43)
	)
	(tile 170 31 INT_X13Y34 INT 1
		(primitive_site TIEOFF_X20Y68 TIEOFF internal 3)
	)
	(tile 170 32 CLEXL_X13Y34 CLEXL 2
		(primitive_site SLICE_X20Y32 SLICEL internal 45)
		(primitive_site SLICE_X21Y32 SLICEX internal 43)
	)
	(tile 170 33 INT_BRAM_X14Y34 INT_BRAM 1
		(primitive_site TIEOFF_X21Y68 TIEOFF internal 3)
	)
	(tile 170 34 INT_INTERFACE_X14Y34 INT_INTERFACE 0
	)
	(tile 170 35 NULL_X35Y38 NULL 0
	)
	(tile 170 36 INT_X15Y34 INT 1
		(primitive_site TIEOFF_X22Y68 TIEOFF internal 3)
	)
	(tile 170 37 CLEXM_X15Y34 CLEXM 2
		(primitive_site SLICE_X22Y32 SLICEM internal 50)
		(primitive_site SLICE_X23Y32 SLICEX internal 43)
	)
	(tile 170 38 INT_X16Y34 INT 1
		(primitive_site TIEOFF_X23Y68 TIEOFF internal 3)
	)
	(tile 170 39 CLEXL_X16Y34 CLEXL 2
		(primitive_site SLICE_X24Y32 SLICEL internal 45)
		(primitive_site SLICE_X25Y32 SLICEX internal 43)
	)
	(tile 170 40 INT_X17Y34 INT 1
		(primitive_site TIEOFF_X24Y68 TIEOFF internal 3)
	)
	(tile 170 41 CLEXM_X17Y34 CLEXM 2
		(primitive_site SLICE_X26Y32 SLICEM internal 50)
		(primitive_site SLICE_X27Y32 SLICEX internal 43)
	)
	(tile 170 42 INT_X18Y34 INT 1
		(primitive_site TIEOFF_X25Y68 TIEOFF internal 3)
	)
	(tile 170 43 CLEXL_X18Y34 CLEXL 2
		(primitive_site SLICE_X28Y32 SLICEL internal 45)
		(primitive_site SLICE_X29Y32 SLICEX internal 43)
	)
	(tile 170 44 INT_X19Y34 INT 1
		(primitive_site TIEOFF_X26Y68 TIEOFF internal 3)
	)
	(tile 170 45 CLEXM_X19Y34 CLEXM 2
		(primitive_site SLICE_X30Y32 SLICEM internal 50)
		(primitive_site SLICE_X31Y32 SLICEX internal 43)
	)
	(tile 170 46 INT_X20Y34 INT 1
		(primitive_site TIEOFF_X28Y68 TIEOFF internal 3)
	)
	(tile 170 47 CLEXL_X20Y34 CLEXL 2
		(primitive_site SLICE_X32Y32 SLICEL internal 45)
		(primitive_site SLICE_X33Y32 SLICEX internal 43)
	)
	(tile 170 48 NULL_X48Y38 NULL 0
	)
	(tile 170 49 REG_V_X20Y34 REG_V 0
	)
	(tile 170 50 INT_X21Y34 INT 1
		(primitive_site TIEOFF_X31Y68 TIEOFF internal 3)
	)
	(tile 170 51 CLEXM_X21Y34 CLEXM 2
		(primitive_site SLICE_X34Y32 SLICEM internal 50)
		(primitive_site SLICE_X35Y32 SLICEX internal 43)
	)
	(tile 170 52 INT_X22Y34 INT 1
		(primitive_site TIEOFF_X33Y68 TIEOFF internal 3)
	)
	(tile 170 53 CLEXL_X22Y34 CLEXL 2
		(primitive_site SLICE_X36Y32 SLICEL internal 45)
		(primitive_site SLICE_X37Y32 SLICEX internal 43)
	)
	(tile 170 54 INT_X23Y34 INT 1
		(primitive_site TIEOFF_X35Y68 TIEOFF internal 3)
	)
	(tile 170 55 CLEXM_X23Y34 CLEXM 2
		(primitive_site SLICE_X38Y32 SLICEM internal 50)
		(primitive_site SLICE_X39Y32 SLICEX internal 43)
	)
	(tile 170 56 INT_X24Y34 INT 1
		(primitive_site TIEOFF_X36Y68 TIEOFF internal 3)
	)
	(tile 170 57 CLEXL_X24Y34 CLEXL 2
		(primitive_site SLICE_X40Y32 SLICEL internal 45)
		(primitive_site SLICE_X41Y32 SLICEX internal 43)
	)
	(tile 170 58 INT_X25Y34 INT 1
		(primitive_site TIEOFF_X37Y68 TIEOFF internal 3)
	)
	(tile 170 59 CLEXM_X25Y34 CLEXM 2
		(primitive_site SLICE_X42Y32 SLICEM internal 50)
		(primitive_site SLICE_X43Y32 SLICEX internal 43)
	)
	(tile 170 60 INT_X26Y34 INT 1
		(primitive_site TIEOFF_X38Y68 TIEOFF internal 3)
	)
	(tile 170 61 CLEXL_X26Y34 CLEXL 2
		(primitive_site SLICE_X44Y32 SLICEL internal 45)
		(primitive_site SLICE_X45Y32 SLICEX internal 43)
	)
	(tile 170 62 INT_BRAM_X27Y34 INT_BRAM 1
		(primitive_site TIEOFF_X39Y68 TIEOFF internal 3)
	)
	(tile 170 63 INT_INTERFACE_X27Y34 INT_INTERFACE 0
	)
	(tile 170 64 NULL_X64Y38 NULL 0
	)
	(tile 170 65 INT_X28Y34 INT 1
		(primitive_site TIEOFF_X40Y68 TIEOFF internal 3)
	)
	(tile 170 66 CLEXL_X28Y34 CLEXL 2
		(primitive_site SLICE_X46Y32 SLICEL internal 45)
		(primitive_site SLICE_X47Y32 SLICEX internal 43)
	)
	(tile 170 67 INT_X29Y34 INT 1
		(primitive_site TIEOFF_X41Y68 TIEOFF internal 3)
	)
	(tile 170 68 CLEXM_X29Y34 CLEXM 2
		(primitive_site SLICE_X48Y32 SLICEM internal 50)
		(primitive_site SLICE_X49Y32 SLICEX internal 43)
	)
	(tile 170 69 INT_X30Y34 INT 1
		(primitive_site TIEOFF_X42Y68 TIEOFF internal 3)
	)
	(tile 170 70 CLEXL_X30Y34 CLEXL 2
		(primitive_site SLICE_X50Y32 SLICEL internal 45)
		(primitive_site SLICE_X51Y32 SLICEX internal 43)
	)
	(tile 170 71 INT_X31Y34 INT 1
		(primitive_site TIEOFF_X43Y68 TIEOFF internal 3)
	)
	(tile 170 72 CLEXM_X31Y34 CLEXM 2
		(primitive_site SLICE_X52Y32 SLICEM internal 50)
		(primitive_site SLICE_X53Y32 SLICEX internal 43)
	)
	(tile 170 73 INT_X32Y34 INT 1
		(primitive_site TIEOFF_X44Y68 TIEOFF internal 3)
	)
	(tile 170 74 CLEXL_X32Y34 CLEXL 2
		(primitive_site SLICE_X54Y32 SLICEL internal 45)
		(primitive_site SLICE_X55Y32 SLICEX internal 43)
	)
	(tile 170 75 INT_X33Y34 INT 1
		(primitive_site TIEOFF_X45Y68 TIEOFF internal 3)
	)
	(tile 170 76 INT_INTERFACE_X33Y34 INT_INTERFACE 0
	)
	(tile 170 77 NULL_X77Y38 NULL 0
	)
	(tile 170 78 INT_X34Y34 INT 1
		(primitive_site TIEOFF_X46Y68 TIEOFF internal 3)
	)
	(tile 170 79 CLEXM_X34Y34 CLEXM 2
		(primitive_site SLICE_X56Y32 SLICEM internal 50)
		(primitive_site SLICE_X57Y32 SLICEX internal 43)
	)
	(tile 170 80 INT_X35Y34 INT 1
		(primitive_site TIEOFF_X48Y68 TIEOFF internal 3)
	)
	(tile 170 81 CLEXL_X35Y34 CLEXL 2
		(primitive_site SLICE_X58Y32 SLICEL internal 45)
		(primitive_site SLICE_X59Y32 SLICEX internal 43)
	)
	(tile 170 82 INT_X36Y34 INT 1
		(primitive_site TIEOFF_X50Y68 TIEOFF internal 3)
	)
	(tile 170 83 INT_INTERFACE_X36Y34 INT_INTERFACE 0
	)
	(tile 170 84 NULL_X84Y38 NULL 0
	)
	(tile 170 85 INT_X37Y34 INT 1
		(primitive_site TIEOFF_X51Y68 TIEOFF internal 3)
	)
	(tile 170 86 CLEXM_X37Y34 CLEXM 2
		(primitive_site SLICE_X60Y32 SLICEM internal 50)
		(primitive_site SLICE_X61Y32 SLICEX internal 43)
	)
	(tile 170 87 INT_X38Y34 INT 1
		(primitive_site TIEOFF_X53Y68 TIEOFF internal 3)
	)
	(tile 170 88 CLEXL_X38Y34 CLEXL 2
		(primitive_site SLICE_X62Y32 SLICEL internal 45)
		(primitive_site SLICE_X63Y32 SLICEX internal 43)
	)
	(tile 170 89 INT_BRAM_X39Y34 INT_BRAM 1
		(primitive_site TIEOFF_X55Y68 TIEOFF internal 3)
	)
	(tile 170 90 INT_INTERFACE_X39Y34 INT_INTERFACE 0
	)
	(tile 170 91 NULL_X91Y38 NULL 0
	)
	(tile 170 92 INT_X40Y34 INT 1
		(primitive_site TIEOFF_X56Y68 TIEOFF internal 3)
	)
	(tile 170 93 CLEXM_X40Y34 CLEXM 2
		(primitive_site SLICE_X64Y32 SLICEM internal 50)
		(primitive_site SLICE_X65Y32 SLICEX internal 43)
	)
	(tile 170 94 INT_X41Y34 INT 1
		(primitive_site TIEOFF_X58Y68 TIEOFF internal 3)
	)
	(tile 170 95 CLEXL_X41Y34 CLEXL 2
		(primitive_site SLICE_X66Y32 SLICEL internal 45)
		(primitive_site SLICE_X67Y32 SLICEX internal 43)
	)
	(tile 170 96 IOI_INT_X42Y34 IOI_INT 1
		(primitive_site TIEOFF_X60Y68 TIEOFF internal 3)
	)
	(tile 170 97 RIOI_X42Y34 RIOI 7
		(primitive_site OLOGIC_X17Y34 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y34 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y34 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y35 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y35 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y35 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y68 TIEOFF internal 3)
	)
	(tile 170 98 MCB_CAP_INT_X42Y34 MCB_CAP_INT 0
	)
	(tile 170 99 IOI_RTERM_X99Y38 IOI_RTERM 0
	)
	(tile 170 100 RIOB_X42Y34 RIOB 2
		(primitive_site PAD194 IOBS unbonded 8)
		(primitive_site PAD193 IOBM unbonded 8)
	)
	(tile 171 0 EMP_LIOB_X0Y37 EMP_LIOB 0
	)
	(tile 171 1 IOI_LTERM_X1Y37 IOI_LTERM 0
	)
	(tile 171 2 INT_X0Y33 INT 1
		(primitive_site TIEOFF_X0Y66 TIEOFF internal 3)
	)
	(tile 171 3 INT_INTERFACE_X0Y33 INT_INTERFACE 0
	)
	(tile 171 4 MCB_CAP_INT_X0Y33 MCB_CAP_INT 0
	)
	(tile 171 5 INT_X1Y33 INT 1
		(primitive_site TIEOFF_X2Y66 TIEOFF internal 3)
	)
	(tile 171 6 CLEXL_X1Y33 CLEXL 2
		(primitive_site SLICE_X0Y31 SLICEL internal 45)
		(primitive_site SLICE_X1Y31 SLICEX internal 43)
	)
	(tile 171 7 INT_X2Y33 INT 1
		(primitive_site TIEOFF_X4Y66 TIEOFF internal 3)
	)
	(tile 171 8 CLEXM_X2Y33 CLEXM 2
		(primitive_site SLICE_X2Y31 SLICEM internal 50)
		(primitive_site SLICE_X3Y31 SLICEX internal 43)
	)
	(tile 171 9 INT_BRAM_X3Y33 INT_BRAM 1
		(primitive_site TIEOFF_X6Y66 TIEOFF internal 3)
	)
	(tile 171 10 INT_INTERFACE_X3Y33 INT_INTERFACE 0
	)
	(tile 171 11 NULL_X11Y37 NULL 0
	)
	(tile 171 12 INT_X4Y33 INT 1
		(primitive_site TIEOFF_X7Y66 TIEOFF internal 3)
	)
	(tile 171 13 CLEXL_X4Y33 CLEXL 2
		(primitive_site SLICE_X4Y31 SLICEL internal 45)
		(primitive_site SLICE_X5Y31 SLICEX internal 43)
	)
	(tile 171 14 INT_X5Y33 INT 1
		(primitive_site TIEOFF_X9Y66 TIEOFF internal 3)
	)
	(tile 171 15 CLEXM_X5Y33 CLEXM 2
		(primitive_site SLICE_X6Y31 SLICEM internal 50)
		(primitive_site SLICE_X7Y31 SLICEX internal 43)
	)
	(tile 171 16 INT_X6Y33 INT 1
		(primitive_site TIEOFF_X11Y66 TIEOFF internal 3)
	)
	(tile 171 17 CLEXL_X6Y33 CLEXL 2
		(primitive_site SLICE_X8Y31 SLICEL internal 45)
		(primitive_site SLICE_X9Y31 SLICEX internal 43)
	)
	(tile 171 18 INT_X7Y33 INT 1
		(primitive_site TIEOFF_X13Y66 TIEOFF internal 3)
	)
	(tile 171 19 CLEXM_X7Y33 CLEXM 2
		(primitive_site SLICE_X10Y31 SLICEM internal 50)
		(primitive_site SLICE_X11Y31 SLICEX internal 43)
	)
	(tile 171 20 INT_X8Y33 INT 1
		(primitive_site TIEOFF_X15Y66 TIEOFF internal 3)
	)
	(tile 171 21 INT_INTERFACE_X8Y33 INT_INTERFACE 0
	)
	(tile 171 22 NULL_X22Y37 NULL 0
	)
	(tile 171 23 INT_X9Y33 INT 1
		(primitive_site TIEOFF_X16Y66 TIEOFF internal 3)
	)
	(tile 171 24 CLEXL_X9Y33 CLEXL 2
		(primitive_site SLICE_X12Y31 SLICEL internal 45)
		(primitive_site SLICE_X13Y31 SLICEX internal 43)
	)
	(tile 171 25 INT_X10Y33 INT 1
		(primitive_site TIEOFF_X17Y66 TIEOFF internal 3)
	)
	(tile 171 26 CLEXM_X10Y33 CLEXM 2
		(primitive_site SLICE_X14Y31 SLICEM internal 50)
		(primitive_site SLICE_X15Y31 SLICEX internal 43)
	)
	(tile 171 27 INT_X11Y33 INT 1
		(primitive_site TIEOFF_X18Y66 TIEOFF internal 3)
	)
	(tile 171 28 CLEXL_X11Y33 CLEXL 2
		(primitive_site SLICE_X16Y31 SLICEL internal 45)
		(primitive_site SLICE_X17Y31 SLICEX internal 43)
	)
	(tile 171 29 INT_X12Y33 INT 1
		(primitive_site TIEOFF_X19Y66 TIEOFF internal 3)
	)
	(tile 171 30 CLEXM_X12Y33 CLEXM 2
		(primitive_site SLICE_X18Y31 SLICEM internal 50)
		(primitive_site SLICE_X19Y31 SLICEX internal 43)
	)
	(tile 171 31 INT_X13Y33 INT 1
		(primitive_site TIEOFF_X20Y66 TIEOFF internal 3)
	)
	(tile 171 32 CLEXL_X13Y33 CLEXL 2
		(primitive_site SLICE_X20Y31 SLICEL internal 45)
		(primitive_site SLICE_X21Y31 SLICEX internal 43)
	)
	(tile 171 33 INT_BRAM_X14Y33 INT_BRAM 1
		(primitive_site TIEOFF_X21Y66 TIEOFF internal 3)
	)
	(tile 171 34 INT_INTERFACE_X14Y33 INT_INTERFACE 0
	)
	(tile 171 35 NULL_X35Y37 NULL 0
	)
	(tile 171 36 INT_X15Y33 INT 1
		(primitive_site TIEOFF_X22Y66 TIEOFF internal 3)
	)
	(tile 171 37 CLEXM_X15Y33 CLEXM 2
		(primitive_site SLICE_X22Y31 SLICEM internal 50)
		(primitive_site SLICE_X23Y31 SLICEX internal 43)
	)
	(tile 171 38 INT_X16Y33 INT 1
		(primitive_site TIEOFF_X23Y66 TIEOFF internal 3)
	)
	(tile 171 39 CLEXL_X16Y33 CLEXL 2
		(primitive_site SLICE_X24Y31 SLICEL internal 45)
		(primitive_site SLICE_X25Y31 SLICEX internal 43)
	)
	(tile 171 40 INT_X17Y33 INT 1
		(primitive_site TIEOFF_X24Y66 TIEOFF internal 3)
	)
	(tile 171 41 CLEXM_X17Y33 CLEXM 2
		(primitive_site SLICE_X26Y31 SLICEM internal 50)
		(primitive_site SLICE_X27Y31 SLICEX internal 43)
	)
	(tile 171 42 INT_X18Y33 INT 1
		(primitive_site TIEOFF_X25Y66 TIEOFF internal 3)
	)
	(tile 171 43 CLEXL_X18Y33 CLEXL 2
		(primitive_site SLICE_X28Y31 SLICEL internal 45)
		(primitive_site SLICE_X29Y31 SLICEX internal 43)
	)
	(tile 171 44 INT_X19Y33 INT 1
		(primitive_site TIEOFF_X26Y66 TIEOFF internal 3)
	)
	(tile 171 45 CLEXM_X19Y33 CLEXM 2
		(primitive_site SLICE_X30Y31 SLICEM internal 50)
		(primitive_site SLICE_X31Y31 SLICEX internal 43)
	)
	(tile 171 46 INT_X20Y33 INT 1
		(primitive_site TIEOFF_X28Y66 TIEOFF internal 3)
	)
	(tile 171 47 CLEXL_X20Y33 CLEXL 2
		(primitive_site SLICE_X32Y31 SLICEL internal 45)
		(primitive_site SLICE_X33Y31 SLICEX internal 43)
	)
	(tile 171 48 NULL_X48Y37 NULL 0
	)
	(tile 171 49 REG_V_X20Y33 REG_V 0
	)
	(tile 171 50 INT_X21Y33 INT 1
		(primitive_site TIEOFF_X31Y66 TIEOFF internal 3)
	)
	(tile 171 51 CLEXM_X21Y33 CLEXM 2
		(primitive_site SLICE_X34Y31 SLICEM internal 50)
		(primitive_site SLICE_X35Y31 SLICEX internal 43)
	)
	(tile 171 52 INT_X22Y33 INT 1
		(primitive_site TIEOFF_X33Y66 TIEOFF internal 3)
	)
	(tile 171 53 CLEXL_X22Y33 CLEXL 2
		(primitive_site SLICE_X36Y31 SLICEL internal 45)
		(primitive_site SLICE_X37Y31 SLICEX internal 43)
	)
	(tile 171 54 INT_X23Y33 INT 1
		(primitive_site TIEOFF_X35Y66 TIEOFF internal 3)
	)
	(tile 171 55 CLEXM_X23Y33 CLEXM 2
		(primitive_site SLICE_X38Y31 SLICEM internal 50)
		(primitive_site SLICE_X39Y31 SLICEX internal 43)
	)
	(tile 171 56 INT_X24Y33 INT 1
		(primitive_site TIEOFF_X36Y66 TIEOFF internal 3)
	)
	(tile 171 57 CLEXL_X24Y33 CLEXL 2
		(primitive_site SLICE_X40Y31 SLICEL internal 45)
		(primitive_site SLICE_X41Y31 SLICEX internal 43)
	)
	(tile 171 58 INT_X25Y33 INT 1
		(primitive_site TIEOFF_X37Y66 TIEOFF internal 3)
	)
	(tile 171 59 CLEXM_X25Y33 CLEXM 2
		(primitive_site SLICE_X42Y31 SLICEM internal 50)
		(primitive_site SLICE_X43Y31 SLICEX internal 43)
	)
	(tile 171 60 INT_X26Y33 INT 1
		(primitive_site TIEOFF_X38Y66 TIEOFF internal 3)
	)
	(tile 171 61 CLEXL_X26Y33 CLEXL 2
		(primitive_site SLICE_X44Y31 SLICEL internal 45)
		(primitive_site SLICE_X45Y31 SLICEX internal 43)
	)
	(tile 171 62 INT_BRAM_X27Y33 INT_BRAM 1
		(primitive_site TIEOFF_X39Y66 TIEOFF internal 3)
	)
	(tile 171 63 INT_INTERFACE_X27Y33 INT_INTERFACE 0
	)
	(tile 171 64 NULL_X64Y37 NULL 0
	)
	(tile 171 65 INT_X28Y33 INT 1
		(primitive_site TIEOFF_X40Y66 TIEOFF internal 3)
	)
	(tile 171 66 CLEXL_X28Y33 CLEXL 2
		(primitive_site SLICE_X46Y31 SLICEL internal 45)
		(primitive_site SLICE_X47Y31 SLICEX internal 43)
	)
	(tile 171 67 INT_X29Y33 INT 1
		(primitive_site TIEOFF_X41Y66 TIEOFF internal 3)
	)
	(tile 171 68 CLEXM_X29Y33 CLEXM 2
		(primitive_site SLICE_X48Y31 SLICEM internal 50)
		(primitive_site SLICE_X49Y31 SLICEX internal 43)
	)
	(tile 171 69 INT_X30Y33 INT 1
		(primitive_site TIEOFF_X42Y66 TIEOFF internal 3)
	)
	(tile 171 70 CLEXL_X30Y33 CLEXL 2
		(primitive_site SLICE_X50Y31 SLICEL internal 45)
		(primitive_site SLICE_X51Y31 SLICEX internal 43)
	)
	(tile 171 71 INT_X31Y33 INT 1
		(primitive_site TIEOFF_X43Y66 TIEOFF internal 3)
	)
	(tile 171 72 CLEXM_X31Y33 CLEXM 2
		(primitive_site SLICE_X52Y31 SLICEM internal 50)
		(primitive_site SLICE_X53Y31 SLICEX internal 43)
	)
	(tile 171 73 INT_X32Y33 INT 1
		(primitive_site TIEOFF_X44Y66 TIEOFF internal 3)
	)
	(tile 171 74 CLEXL_X32Y33 CLEXL 2
		(primitive_site SLICE_X54Y31 SLICEL internal 45)
		(primitive_site SLICE_X55Y31 SLICEX internal 43)
	)
	(tile 171 75 INT_X33Y33 INT 1
		(primitive_site TIEOFF_X45Y66 TIEOFF internal 3)
	)
	(tile 171 76 INT_INTERFACE_X33Y33 INT_INTERFACE 0
	)
	(tile 171 77 NULL_X77Y37 NULL 0
	)
	(tile 171 78 INT_X34Y33 INT 1
		(primitive_site TIEOFF_X46Y66 TIEOFF internal 3)
	)
	(tile 171 79 CLEXM_X34Y33 CLEXM 2
		(primitive_site SLICE_X56Y31 SLICEM internal 50)
		(primitive_site SLICE_X57Y31 SLICEX internal 43)
	)
	(tile 171 80 INT_X35Y33 INT 1
		(primitive_site TIEOFF_X48Y66 TIEOFF internal 3)
	)
	(tile 171 81 CLEXL_X35Y33 CLEXL 2
		(primitive_site SLICE_X58Y31 SLICEL internal 45)
		(primitive_site SLICE_X59Y31 SLICEX internal 43)
	)
	(tile 171 82 INT_X36Y33 INT 1
		(primitive_site TIEOFF_X50Y66 TIEOFF internal 3)
	)
	(tile 171 83 INT_INTERFACE_X36Y33 INT_INTERFACE 0
	)
	(tile 171 84 NULL_X84Y37 NULL 0
	)
	(tile 171 85 INT_X37Y33 INT 1
		(primitive_site TIEOFF_X51Y66 TIEOFF internal 3)
	)
	(tile 171 86 CLEXM_X37Y33 CLEXM 2
		(primitive_site SLICE_X60Y31 SLICEM internal 50)
		(primitive_site SLICE_X61Y31 SLICEX internal 43)
	)
	(tile 171 87 INT_X38Y33 INT 1
		(primitive_site TIEOFF_X53Y66 TIEOFF internal 3)
	)
	(tile 171 88 CLEXL_X38Y33 CLEXL 2
		(primitive_site SLICE_X62Y31 SLICEL internal 45)
		(primitive_site SLICE_X63Y31 SLICEX internal 43)
	)
	(tile 171 89 INT_BRAM_X39Y33 INT_BRAM 1
		(primitive_site TIEOFF_X55Y66 TIEOFF internal 3)
	)
	(tile 171 90 INT_INTERFACE_X39Y33 INT_INTERFACE 0
	)
	(tile 171 91 NULL_X91Y37 NULL 0
	)
	(tile 171 92 INT_X40Y33 INT 1
		(primitive_site TIEOFF_X56Y66 TIEOFF internal 3)
	)
	(tile 171 93 CLEXM_X40Y33 CLEXM 2
		(primitive_site SLICE_X64Y31 SLICEM internal 50)
		(primitive_site SLICE_X65Y31 SLICEX internal 43)
	)
	(tile 171 94 INT_X41Y33 INT 1
		(primitive_site TIEOFF_X58Y66 TIEOFF internal 3)
	)
	(tile 171 95 CLEXL_X41Y33 CLEXL 2
		(primitive_site SLICE_X66Y31 SLICEL internal 45)
		(primitive_site SLICE_X67Y31 SLICEX internal 43)
	)
	(tile 171 96 INT_X42Y33 INT 1
		(primitive_site TIEOFF_X60Y66 TIEOFF internal 3)
	)
	(tile 171 97 INT_INTERFACE_X42Y33 INT_INTERFACE 0
	)
	(tile 171 98 MCB_CAP_INT_X42Y33 MCB_CAP_INT 0
	)
	(tile 171 99 IOI_RTERM_X99Y37 IOI_RTERM 0
	)
	(tile 171 100 EMP_RIOB_X42Y33 EMP_RIOB 0
	)
	(tile 172 0 LIOB_X0Y32 LIOB 2
		(primitive_site PAD287 IOBM unbonded 8)
		(primitive_site PAD288 IOBS unbonded 8)
	)
	(tile 172 1 IOI_LTERM_X1Y36 IOI_LTERM 0
	)
	(tile 172 2 INT_X0Y32 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X0Y64 TIEOFF internal 3)
	)
	(tile 172 3 LIOI_BRK_X0Y32 LIOI_BRK 7
		(primitive_site OLOGIC_X0Y32 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y32 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y32 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y33 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y33 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y33 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y64 TIEOFF internal 3)
	)
	(tile 172 4 MCB_CAP_INT_X0Y32 MCB_CAP_INT 0
	)
	(tile 172 5 INT_X1Y32 INT_BRK 1
		(primitive_site TIEOFF_X2Y64 TIEOFF internal 3)
	)
	(tile 172 6 CLEXL_X1Y32 CLEXL 2
		(primitive_site SLICE_X0Y30 SLICEL internal 45)
		(primitive_site SLICE_X1Y30 SLICEX internal 43)
	)
	(tile 172 7 INT_X2Y32 INT_BRK 1
		(primitive_site TIEOFF_X4Y64 TIEOFF internal 3)
	)
	(tile 172 8 CLEXM_X2Y32 CLEXM 2
		(primitive_site SLICE_X2Y30 SLICEM internal 50)
		(primitive_site SLICE_X3Y30 SLICEX internal 43)
	)
	(tile 172 9 INT_BRAM_BRK_X3Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y64 TIEOFF internal 3)
	)
	(tile 172 10 INT_INTERFACE_X3Y32 INT_INTERFACE 0
	)
	(tile 172 11 BRAMSITE2_X3Y32 BRAMSITE2 3
		(primitive_site RAMB16_X0Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y17 RAMB8BWER internal 110)
	)
	(tile 172 12 INT_X4Y32 INT_BRK 1
		(primitive_site TIEOFF_X7Y64 TIEOFF internal 3)
	)
	(tile 172 13 CLEXL_X4Y32 CLEXL 2
		(primitive_site SLICE_X4Y30 SLICEL internal 45)
		(primitive_site SLICE_X5Y30 SLICEX internal 43)
	)
	(tile 172 14 INT_X5Y32 INT_BRK 1
		(primitive_site TIEOFF_X9Y64 TIEOFF internal 3)
	)
	(tile 172 15 CLEXM_X5Y32 CLEXM 2
		(primitive_site SLICE_X6Y30 SLICEM internal 50)
		(primitive_site SLICE_X7Y30 SLICEX internal 43)
	)
	(tile 172 16 INT_X6Y32 INT_BRK 1
		(primitive_site TIEOFF_X11Y64 TIEOFF internal 3)
	)
	(tile 172 17 CLEXL_X6Y32 CLEXL 2
		(primitive_site SLICE_X8Y30 SLICEL internal 45)
		(primitive_site SLICE_X9Y30 SLICEX internal 43)
	)
	(tile 172 18 INT_X7Y32 INT_BRK 1
		(primitive_site TIEOFF_X13Y64 TIEOFF internal 3)
	)
	(tile 172 19 CLEXM_X7Y32 CLEXM 2
		(primitive_site SLICE_X10Y30 SLICEM internal 50)
		(primitive_site SLICE_X11Y30 SLICEX internal 43)
	)
	(tile 172 20 INT_X8Y32 INT_BRK 1
		(primitive_site TIEOFF_X15Y64 TIEOFF internal 3)
	)
	(tile 172 21 INT_INTERFACE_X8Y32 INT_INTERFACE 0
	)
	(tile 172 22 MACCSITE2_X8Y32 MACCSITE2 1
		(primitive_site DSP48_X0Y8 DSP48A1 internal 346)
	)
	(tile 172 23 INT_X9Y32 INT_BRK 1
		(primitive_site TIEOFF_X16Y64 TIEOFF internal 3)
	)
	(tile 172 24 CLEXL_X9Y32 CLEXL 2
		(primitive_site SLICE_X12Y30 SLICEL internal 45)
		(primitive_site SLICE_X13Y30 SLICEX internal 43)
	)
	(tile 172 25 INT_X10Y32 INT_BRK 1
		(primitive_site TIEOFF_X17Y64 TIEOFF internal 3)
	)
	(tile 172 26 CLEXM_X10Y32 CLEXM 2
		(primitive_site SLICE_X14Y30 SLICEM internal 50)
		(primitive_site SLICE_X15Y30 SLICEX internal 43)
	)
	(tile 172 27 INT_X11Y32 INT_BRK 1
		(primitive_site TIEOFF_X18Y64 TIEOFF internal 3)
	)
	(tile 172 28 CLEXL_X11Y32 CLEXL 2
		(primitive_site SLICE_X16Y30 SLICEL internal 45)
		(primitive_site SLICE_X17Y30 SLICEX internal 43)
	)
	(tile 172 29 INT_X12Y32 INT_BRK 1
		(primitive_site TIEOFF_X19Y64 TIEOFF internal 3)
	)
	(tile 172 30 CLEXM_X12Y32 CLEXM 2
		(primitive_site SLICE_X18Y30 SLICEM internal 50)
		(primitive_site SLICE_X19Y30 SLICEX internal 43)
	)
	(tile 172 31 INT_X13Y32 INT_BRK 1
		(primitive_site TIEOFF_X20Y64 TIEOFF internal 3)
	)
	(tile 172 32 CLEXL_X13Y32 CLEXL 2
		(primitive_site SLICE_X20Y30 SLICEL internal 45)
		(primitive_site SLICE_X21Y30 SLICEX internal 43)
	)
	(tile 172 33 INT_BRAM_BRK_X14Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y64 TIEOFF internal 3)
	)
	(tile 172 34 INT_INTERFACE_X14Y32 INT_INTERFACE 0
	)
	(tile 172 35 BRAMSITE2_X14Y32 BRAMSITE2 3
		(primitive_site RAMB16_X1Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y17 RAMB8BWER internal 110)
	)
	(tile 172 36 INT_X15Y32 INT_BRK 1
		(primitive_site TIEOFF_X22Y64 TIEOFF internal 3)
	)
	(tile 172 37 CLEXM_X15Y32 CLEXM 2
		(primitive_site SLICE_X22Y30 SLICEM internal 50)
		(primitive_site SLICE_X23Y30 SLICEX internal 43)
	)
	(tile 172 38 INT_X16Y32 INT_BRK 1
		(primitive_site TIEOFF_X23Y64 TIEOFF internal 3)
	)
	(tile 172 39 CLEXL_X16Y32 CLEXL 2
		(primitive_site SLICE_X24Y30 SLICEL internal 45)
		(primitive_site SLICE_X25Y30 SLICEX internal 43)
	)
	(tile 172 40 INT_X17Y32 INT_BRK 1
		(primitive_site TIEOFF_X24Y64 TIEOFF internal 3)
	)
	(tile 172 41 CLEXM_X17Y32 CLEXM 2
		(primitive_site SLICE_X26Y30 SLICEM internal 50)
		(primitive_site SLICE_X27Y30 SLICEX internal 43)
	)
	(tile 172 42 INT_X18Y32 INT_BRK 1
		(primitive_site TIEOFF_X25Y64 TIEOFF internal 3)
	)
	(tile 172 43 CLEXL_X18Y32 CLEXL 2
		(primitive_site SLICE_X28Y30 SLICEL internal 45)
		(primitive_site SLICE_X29Y30 SLICEX internal 43)
	)
	(tile 172 44 INT_X19Y32 INT_BRK 1
		(primitive_site TIEOFF_X26Y64 TIEOFF internal 3)
	)
	(tile 172 45 CLEXM_X19Y32 CLEXM 2
		(primitive_site SLICE_X30Y30 SLICEM internal 50)
		(primitive_site SLICE_X31Y30 SLICEX internal 43)
	)
	(tile 172 46 INT_X20Y32 INT_BRK 1
		(primitive_site TIEOFF_X28Y64 TIEOFF internal 3)
	)
	(tile 172 47 CLEXL_X20Y32 CLEXL 2
		(primitive_site SLICE_X32Y30 SLICEL internal 45)
		(primitive_site SLICE_X33Y30 SLICEX internal 43)
	)
	(tile 172 48 NULL_X48Y36 NULL 0
	)
	(tile 172 49 REG_V_BRK_X20Y32 REG_V_BRK 0
	)
	(tile 172 50 INT_X21Y32 INT_BRK 1
		(primitive_site TIEOFF_X31Y64 TIEOFF internal 3)
	)
	(tile 172 51 CLEXM_X21Y32 CLEXM 2
		(primitive_site SLICE_X34Y30 SLICEM internal 50)
		(primitive_site SLICE_X35Y30 SLICEX internal 43)
	)
	(tile 172 52 INT_X22Y32 INT_BRK 1
		(primitive_site TIEOFF_X33Y64 TIEOFF internal 3)
	)
	(tile 172 53 CLEXL_X22Y32 CLEXL 2
		(primitive_site SLICE_X36Y30 SLICEL internal 45)
		(primitive_site SLICE_X37Y30 SLICEX internal 43)
	)
	(tile 172 54 INT_X23Y32 INT_BRK 1
		(primitive_site TIEOFF_X35Y64 TIEOFF internal 3)
	)
	(tile 172 55 CLEXM_X23Y32 CLEXM 2
		(primitive_site SLICE_X38Y30 SLICEM internal 50)
		(primitive_site SLICE_X39Y30 SLICEX internal 43)
	)
	(tile 172 56 INT_X24Y32 INT_BRK 1
		(primitive_site TIEOFF_X36Y64 TIEOFF internal 3)
	)
	(tile 172 57 CLEXL_X24Y32 CLEXL 2
		(primitive_site SLICE_X40Y30 SLICEL internal 45)
		(primitive_site SLICE_X41Y30 SLICEX internal 43)
	)
	(tile 172 58 INT_X25Y32 INT_BRK 1
		(primitive_site TIEOFF_X37Y64 TIEOFF internal 3)
	)
	(tile 172 59 CLEXM_X25Y32 CLEXM 2
		(primitive_site SLICE_X42Y30 SLICEM internal 50)
		(primitive_site SLICE_X43Y30 SLICEX internal 43)
	)
	(tile 172 60 INT_X26Y32 INT_BRK 1
		(primitive_site TIEOFF_X38Y64 TIEOFF internal 3)
	)
	(tile 172 61 CLEXL_X26Y32 CLEXL 2
		(primitive_site SLICE_X44Y30 SLICEL internal 45)
		(primitive_site SLICE_X45Y30 SLICEX internal 43)
	)
	(tile 172 62 INT_BRAM_BRK_X27Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y64 TIEOFF internal 3)
	)
	(tile 172 63 INT_INTERFACE_X27Y32 INT_INTERFACE 0
	)
	(tile 172 64 BRAMSITE2_X27Y32 BRAMSITE2 3
		(primitive_site RAMB16_X2Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y17 RAMB8BWER internal 110)
	)
	(tile 172 65 INT_X28Y32 INT_BRK 1
		(primitive_site TIEOFF_X40Y64 TIEOFF internal 3)
	)
	(tile 172 66 CLEXL_X28Y32 CLEXL 2
		(primitive_site SLICE_X46Y30 SLICEL internal 45)
		(primitive_site SLICE_X47Y30 SLICEX internal 43)
	)
	(tile 172 67 INT_X29Y32 INT_BRK 1
		(primitive_site TIEOFF_X41Y64 TIEOFF internal 3)
	)
	(tile 172 68 CLEXM_X29Y32 CLEXM 2
		(primitive_site SLICE_X48Y30 SLICEM internal 50)
		(primitive_site SLICE_X49Y30 SLICEX internal 43)
	)
	(tile 172 69 INT_X30Y32 INT_BRK 1
		(primitive_site TIEOFF_X42Y64 TIEOFF internal 3)
	)
	(tile 172 70 CLEXL_X30Y32 CLEXL 2
		(primitive_site SLICE_X50Y30 SLICEL internal 45)
		(primitive_site SLICE_X51Y30 SLICEX internal 43)
	)
	(tile 172 71 INT_X31Y32 INT_BRK 1
		(primitive_site TIEOFF_X43Y64 TIEOFF internal 3)
	)
	(tile 172 72 CLEXM_X31Y32 CLEXM 2
		(primitive_site SLICE_X52Y30 SLICEM internal 50)
		(primitive_site SLICE_X53Y30 SLICEX internal 43)
	)
	(tile 172 73 INT_X32Y32 INT_BRK 1
		(primitive_site TIEOFF_X44Y64 TIEOFF internal 3)
	)
	(tile 172 74 CLEXL_X32Y32 CLEXL 2
		(primitive_site SLICE_X54Y30 SLICEL internal 45)
		(primitive_site SLICE_X55Y30 SLICEX internal 43)
	)
	(tile 172 75 INT_X33Y32 INT_BRK 1
		(primitive_site TIEOFF_X45Y64 TIEOFF internal 3)
	)
	(tile 172 76 INT_INTERFACE_X33Y32 INT_INTERFACE 0
	)
	(tile 172 77 MACCSITE2_X33Y32 MACCSITE2 1
		(primitive_site DSP48_X1Y8 DSP48A1 internal 346)
	)
	(tile 172 78 INT_X34Y32 INT_BRK 1
		(primitive_site TIEOFF_X46Y64 TIEOFF internal 3)
	)
	(tile 172 79 CLEXM_X34Y32 CLEXM 2
		(primitive_site SLICE_X56Y30 SLICEM internal 50)
		(primitive_site SLICE_X57Y30 SLICEX internal 43)
	)
	(tile 172 80 INT_X35Y32 INT_BRK 1
		(primitive_site TIEOFF_X48Y64 TIEOFF internal 3)
	)
	(tile 172 81 CLEXL_X35Y32 CLEXL 2
		(primitive_site SLICE_X58Y30 SLICEL internal 45)
		(primitive_site SLICE_X59Y30 SLICEX internal 43)
	)
	(tile 172 82 INT_X36Y32 INT_BRK 1
		(primitive_site TIEOFF_X50Y64 TIEOFF internal 3)
	)
	(tile 172 83 INT_INTERFACE_X36Y32 INT_INTERFACE 0
	)
	(tile 172 84 MACCSITE2_X36Y32 MACCSITE2 1
		(primitive_site DSP48_X2Y8 DSP48A1 internal 346)
	)
	(tile 172 85 INT_X37Y32 INT_BRK 1
		(primitive_site TIEOFF_X51Y64 TIEOFF internal 3)
	)
	(tile 172 86 CLEXM_X37Y32 CLEXM 2
		(primitive_site SLICE_X60Y30 SLICEM internal 50)
		(primitive_site SLICE_X61Y30 SLICEX internal 43)
	)
	(tile 172 87 INT_X38Y32 INT_BRK 1
		(primitive_site TIEOFF_X53Y64 TIEOFF internal 3)
	)
	(tile 172 88 CLEXL_X38Y32 CLEXL 2
		(primitive_site SLICE_X62Y30 SLICEL internal 45)
		(primitive_site SLICE_X63Y30 SLICEX internal 43)
	)
	(tile 172 89 INT_BRAM_BRK_X39Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y64 TIEOFF internal 3)
	)
	(tile 172 90 INT_INTERFACE_X39Y32 INT_INTERFACE 0
	)
	(tile 172 91 BRAMSITE2_X39Y32 BRAMSITE2 3
		(primitive_site RAMB16_X3Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y17 RAMB8BWER internal 110)
	)
	(tile 172 92 INT_X40Y32 INT_BRK 1
		(primitive_site TIEOFF_X56Y64 TIEOFF internal 3)
	)
	(tile 172 93 CLEXM_X40Y32 CLEXM 2
		(primitive_site SLICE_X64Y30 SLICEM internal 50)
		(primitive_site SLICE_X65Y30 SLICEX internal 43)
	)
	(tile 172 94 INT_X41Y32 INT_BRK 1
		(primitive_site TIEOFF_X58Y64 TIEOFF internal 3)
	)
	(tile 172 95 CLEXL_X41Y32 CLEXL 2
		(primitive_site SLICE_X66Y30 SLICEL internal 45)
		(primitive_site SLICE_X67Y30 SLICEX internal 43)
	)
	(tile 172 96 INT_X42Y32 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X60Y64 TIEOFF internal 3)
	)
	(tile 172 97 RIOI_BRK_X42Y32 RIOI_BRK 7
		(primitive_site OLOGIC_X17Y32 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y32 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y32 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y33 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y33 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y33 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y64 TIEOFF internal 3)
	)
	(tile 172 98 MCB_CAP_INT_X42Y32 MCB_CAP_INT 0
	)
	(tile 172 99 IOI_RTERM_X99Y36 IOI_RTERM 0
	)
	(tile 172 100 RIOB_X42Y32 RIOB 2
		(primitive_site R19 IOBS bonded 8)
		(primitive_site R17 IOBM bonded 8)
	)
	(tile 173 0 EMP_LIOB_X0Y35 EMP_LIOB 0
	)
	(tile 173 1 IOI_LTERM_X1Y35 IOI_LTERM 0
	)
	(tile 173 2 INT_X0Y31 INT 1
		(primitive_site TIEOFF_X0Y62 TIEOFF internal 3)
	)
	(tile 173 3 INT_INTERFACE_X0Y31 INT_INTERFACE 0
	)
	(tile 173 4 MCB_CAP_INT_X0Y31 MCB_CAP_INT 0
	)
	(tile 173 5 INT_X1Y31 INT 1
		(primitive_site TIEOFF_X2Y62 TIEOFF internal 3)
	)
	(tile 173 6 CLEXL_X1Y31 CLEXL 2
		(primitive_site SLICE_X0Y29 SLICEL internal 45)
		(primitive_site SLICE_X1Y29 SLICEX internal 43)
	)
	(tile 173 7 INT_X2Y31 INT 1
		(primitive_site TIEOFF_X4Y62 TIEOFF internal 3)
	)
	(tile 173 8 CLEXM_X2Y31 CLEXM 2
		(primitive_site SLICE_X2Y29 SLICEM internal 50)
		(primitive_site SLICE_X3Y29 SLICEX internal 43)
	)
	(tile 173 9 INT_BRAM_X3Y31 INT_BRAM 1
		(primitive_site TIEOFF_X6Y62 TIEOFF internal 3)
	)
	(tile 173 10 INT_INTERFACE_X3Y31 INT_INTERFACE 0
	)
	(tile 173 11 NULL_X11Y35 NULL 0
	)
	(tile 173 12 INT_X4Y31 INT 1
		(primitive_site TIEOFF_X7Y62 TIEOFF internal 3)
	)
	(tile 173 13 CLEXL_X4Y31 CLEXL 2
		(primitive_site SLICE_X4Y29 SLICEL internal 45)
		(primitive_site SLICE_X5Y29 SLICEX internal 43)
	)
	(tile 173 14 INT_X5Y31 INT 1
		(primitive_site TIEOFF_X9Y62 TIEOFF internal 3)
	)
	(tile 173 15 CLEXM_X5Y31 CLEXM 2
		(primitive_site SLICE_X6Y29 SLICEM internal 50)
		(primitive_site SLICE_X7Y29 SLICEX internal 43)
	)
	(tile 173 16 INT_X6Y31 INT 1
		(primitive_site TIEOFF_X11Y62 TIEOFF internal 3)
	)
	(tile 173 17 CLEXL_X6Y31 CLEXL 2
		(primitive_site SLICE_X8Y29 SLICEL internal 45)
		(primitive_site SLICE_X9Y29 SLICEX internal 43)
	)
	(tile 173 18 INT_X7Y31 INT 1
		(primitive_site TIEOFF_X13Y62 TIEOFF internal 3)
	)
	(tile 173 19 CLEXM_X7Y31 CLEXM 2
		(primitive_site SLICE_X10Y29 SLICEM internal 50)
		(primitive_site SLICE_X11Y29 SLICEX internal 43)
	)
	(tile 173 20 INT_X8Y31 INT 1
		(primitive_site TIEOFF_X15Y62 TIEOFF internal 3)
	)
	(tile 173 21 INT_INTERFACE_X8Y31 INT_INTERFACE 0
	)
	(tile 173 22 NULL_X22Y35 NULL 0
	)
	(tile 173 23 INT_X9Y31 INT 1
		(primitive_site TIEOFF_X16Y62 TIEOFF internal 3)
	)
	(tile 173 24 CLEXL_X9Y31 CLEXL 2
		(primitive_site SLICE_X12Y29 SLICEL internal 45)
		(primitive_site SLICE_X13Y29 SLICEX internal 43)
	)
	(tile 173 25 INT_X10Y31 INT 1
		(primitive_site TIEOFF_X17Y62 TIEOFF internal 3)
	)
	(tile 173 26 CLEXM_X10Y31 CLEXM 2
		(primitive_site SLICE_X14Y29 SLICEM internal 50)
		(primitive_site SLICE_X15Y29 SLICEX internal 43)
	)
	(tile 173 27 INT_X11Y31 INT 1
		(primitive_site TIEOFF_X18Y62 TIEOFF internal 3)
	)
	(tile 173 28 CLEXL_X11Y31 CLEXL 2
		(primitive_site SLICE_X16Y29 SLICEL internal 45)
		(primitive_site SLICE_X17Y29 SLICEX internal 43)
	)
	(tile 173 29 INT_X12Y31 INT 1
		(primitive_site TIEOFF_X19Y62 TIEOFF internal 3)
	)
	(tile 173 30 CLEXM_X12Y31 CLEXM 2
		(primitive_site SLICE_X18Y29 SLICEM internal 50)
		(primitive_site SLICE_X19Y29 SLICEX internal 43)
	)
	(tile 173 31 INT_X13Y31 INT 1
		(primitive_site TIEOFF_X20Y62 TIEOFF internal 3)
	)
	(tile 173 32 CLEXL_X13Y31 CLEXL 2
		(primitive_site SLICE_X20Y29 SLICEL internal 45)
		(primitive_site SLICE_X21Y29 SLICEX internal 43)
	)
	(tile 173 33 INT_BRAM_X14Y31 INT_BRAM 1
		(primitive_site TIEOFF_X21Y62 TIEOFF internal 3)
	)
	(tile 173 34 INT_INTERFACE_X14Y31 INT_INTERFACE 0
	)
	(tile 173 35 NULL_X35Y35 NULL 0
	)
	(tile 173 36 INT_X15Y31 INT 1
		(primitive_site TIEOFF_X22Y62 TIEOFF internal 3)
	)
	(tile 173 37 CLEXM_X15Y31 CLEXM 2
		(primitive_site SLICE_X22Y29 SLICEM internal 50)
		(primitive_site SLICE_X23Y29 SLICEX internal 43)
	)
	(tile 173 38 INT_X16Y31 INT 1
		(primitive_site TIEOFF_X23Y62 TIEOFF internal 3)
	)
	(tile 173 39 CLEXL_X16Y31 CLEXL 2
		(primitive_site SLICE_X24Y29 SLICEL internal 45)
		(primitive_site SLICE_X25Y29 SLICEX internal 43)
	)
	(tile 173 40 INT_X17Y31 INT 1
		(primitive_site TIEOFF_X24Y62 TIEOFF internal 3)
	)
	(tile 173 41 CLEXM_X17Y31 CLEXM 2
		(primitive_site SLICE_X26Y29 SLICEM internal 50)
		(primitive_site SLICE_X27Y29 SLICEX internal 43)
	)
	(tile 173 42 INT_X18Y31 INT 1
		(primitive_site TIEOFF_X25Y62 TIEOFF internal 3)
	)
	(tile 173 43 CLEXL_X18Y31 CLEXL 2
		(primitive_site SLICE_X28Y29 SLICEL internal 45)
		(primitive_site SLICE_X29Y29 SLICEX internal 43)
	)
	(tile 173 44 INT_X19Y31 INT 1
		(primitive_site TIEOFF_X26Y62 TIEOFF internal 3)
	)
	(tile 173 45 CLEXM_X19Y31 CLEXM 2
		(primitive_site SLICE_X30Y29 SLICEM internal 50)
		(primitive_site SLICE_X31Y29 SLICEX internal 43)
	)
	(tile 173 46 INT_X20Y31 INT 1
		(primitive_site TIEOFF_X28Y62 TIEOFF internal 3)
	)
	(tile 173 47 CLEXL_X20Y31 CLEXL 2
		(primitive_site SLICE_X32Y29 SLICEL internal 45)
		(primitive_site SLICE_X33Y29 SLICEX internal 43)
	)
	(tile 173 48 NULL_X48Y35 NULL 0
	)
	(tile 173 49 REG_V_X20Y31 REG_V 0
	)
	(tile 173 50 INT_X21Y31 INT 1
		(primitive_site TIEOFF_X31Y62 TIEOFF internal 3)
	)
	(tile 173 51 CLEXM_X21Y31 CLEXM 2
		(primitive_site SLICE_X34Y29 SLICEM internal 50)
		(primitive_site SLICE_X35Y29 SLICEX internal 43)
	)
	(tile 173 52 INT_X22Y31 INT 1
		(primitive_site TIEOFF_X33Y62 TIEOFF internal 3)
	)
	(tile 173 53 CLEXL_X22Y31 CLEXL 2
		(primitive_site SLICE_X36Y29 SLICEL internal 45)
		(primitive_site SLICE_X37Y29 SLICEX internal 43)
	)
	(tile 173 54 INT_X23Y31 INT 1
		(primitive_site TIEOFF_X35Y62 TIEOFF internal 3)
	)
	(tile 173 55 CLEXM_X23Y31 CLEXM 2
		(primitive_site SLICE_X38Y29 SLICEM internal 50)
		(primitive_site SLICE_X39Y29 SLICEX internal 43)
	)
	(tile 173 56 INT_X24Y31 INT 1
		(primitive_site TIEOFF_X36Y62 TIEOFF internal 3)
	)
	(tile 173 57 CLEXL_X24Y31 CLEXL 2
		(primitive_site SLICE_X40Y29 SLICEL internal 45)
		(primitive_site SLICE_X41Y29 SLICEX internal 43)
	)
	(tile 173 58 INT_X25Y31 INT 1
		(primitive_site TIEOFF_X37Y62 TIEOFF internal 3)
	)
	(tile 173 59 CLEXM_X25Y31 CLEXM 2
		(primitive_site SLICE_X42Y29 SLICEM internal 50)
		(primitive_site SLICE_X43Y29 SLICEX internal 43)
	)
	(tile 173 60 INT_X26Y31 INT 1
		(primitive_site TIEOFF_X38Y62 TIEOFF internal 3)
	)
	(tile 173 61 CLEXL_X26Y31 CLEXL 2
		(primitive_site SLICE_X44Y29 SLICEL internal 45)
		(primitive_site SLICE_X45Y29 SLICEX internal 43)
	)
	(tile 173 62 INT_BRAM_X27Y31 INT_BRAM 1
		(primitive_site TIEOFF_X39Y62 TIEOFF internal 3)
	)
	(tile 173 63 INT_INTERFACE_X27Y31 INT_INTERFACE 0
	)
	(tile 173 64 NULL_X64Y35 NULL 0
	)
	(tile 173 65 INT_X28Y31 INT 1
		(primitive_site TIEOFF_X40Y62 TIEOFF internal 3)
	)
	(tile 173 66 CLEXL_X28Y31 CLEXL 2
		(primitive_site SLICE_X46Y29 SLICEL internal 45)
		(primitive_site SLICE_X47Y29 SLICEX internal 43)
	)
	(tile 173 67 INT_X29Y31 INT 1
		(primitive_site TIEOFF_X41Y62 TIEOFF internal 3)
	)
	(tile 173 68 CLEXM_X29Y31 CLEXM 2
		(primitive_site SLICE_X48Y29 SLICEM internal 50)
		(primitive_site SLICE_X49Y29 SLICEX internal 43)
	)
	(tile 173 69 INT_X30Y31 INT 1
		(primitive_site TIEOFF_X42Y62 TIEOFF internal 3)
	)
	(tile 173 70 CLEXL_X30Y31 CLEXL 2
		(primitive_site SLICE_X50Y29 SLICEL internal 45)
		(primitive_site SLICE_X51Y29 SLICEX internal 43)
	)
	(tile 173 71 INT_X31Y31 INT 1
		(primitive_site TIEOFF_X43Y62 TIEOFF internal 3)
	)
	(tile 173 72 CLEXM_X31Y31 CLEXM 2
		(primitive_site SLICE_X52Y29 SLICEM internal 50)
		(primitive_site SLICE_X53Y29 SLICEX internal 43)
	)
	(tile 173 73 INT_X32Y31 INT 1
		(primitive_site TIEOFF_X44Y62 TIEOFF internal 3)
	)
	(tile 173 74 CLEXL_X32Y31 CLEXL 2
		(primitive_site SLICE_X54Y29 SLICEL internal 45)
		(primitive_site SLICE_X55Y29 SLICEX internal 43)
	)
	(tile 173 75 INT_X33Y31 INT 1
		(primitive_site TIEOFF_X45Y62 TIEOFF internal 3)
	)
	(tile 173 76 INT_INTERFACE_X33Y31 INT_INTERFACE 0
	)
	(tile 173 77 NULL_X77Y35 NULL 0
	)
	(tile 173 78 INT_X34Y31 INT 1
		(primitive_site TIEOFF_X46Y62 TIEOFF internal 3)
	)
	(tile 173 79 CLEXM_X34Y31 CLEXM 2
		(primitive_site SLICE_X56Y29 SLICEM internal 50)
		(primitive_site SLICE_X57Y29 SLICEX internal 43)
	)
	(tile 173 80 INT_X35Y31 INT 1
		(primitive_site TIEOFF_X48Y62 TIEOFF internal 3)
	)
	(tile 173 81 CLEXL_X35Y31 CLEXL 2
		(primitive_site SLICE_X58Y29 SLICEL internal 45)
		(primitive_site SLICE_X59Y29 SLICEX internal 43)
	)
	(tile 173 82 INT_X36Y31 INT 1
		(primitive_site TIEOFF_X50Y62 TIEOFF internal 3)
	)
	(tile 173 83 INT_INTERFACE_X36Y31 INT_INTERFACE 0
	)
	(tile 173 84 NULL_X84Y35 NULL 0
	)
	(tile 173 85 INT_X37Y31 INT 1
		(primitive_site TIEOFF_X51Y62 TIEOFF internal 3)
	)
	(tile 173 86 CLEXM_X37Y31 CLEXM 2
		(primitive_site SLICE_X60Y29 SLICEM internal 50)
		(primitive_site SLICE_X61Y29 SLICEX internal 43)
	)
	(tile 173 87 INT_X38Y31 INT 1
		(primitive_site TIEOFF_X53Y62 TIEOFF internal 3)
	)
	(tile 173 88 CLEXL_X38Y31 CLEXL 2
		(primitive_site SLICE_X62Y29 SLICEL internal 45)
		(primitive_site SLICE_X63Y29 SLICEX internal 43)
	)
	(tile 173 89 INT_BRAM_X39Y31 INT_BRAM 1
		(primitive_site TIEOFF_X55Y62 TIEOFF internal 3)
	)
	(tile 173 90 INT_INTERFACE_X39Y31 INT_INTERFACE 0
	)
	(tile 173 91 NULL_X91Y35 NULL 0
	)
	(tile 173 92 INT_X40Y31 INT 1
		(primitive_site TIEOFF_X56Y62 TIEOFF internal 3)
	)
	(tile 173 93 CLEXM_X40Y31 CLEXM 2
		(primitive_site SLICE_X64Y29 SLICEM internal 50)
		(primitive_site SLICE_X65Y29 SLICEX internal 43)
	)
	(tile 173 94 INT_X41Y31 INT 1
		(primitive_site TIEOFF_X58Y62 TIEOFF internal 3)
	)
	(tile 173 95 CLEXL_X41Y31 CLEXL 2
		(primitive_site SLICE_X66Y29 SLICEL internal 45)
		(primitive_site SLICE_X67Y29 SLICEX internal 43)
	)
	(tile 173 96 INT_X42Y31 INT 1
		(primitive_site TIEOFF_X60Y62 TIEOFF internal 3)
	)
	(tile 173 97 INT_INTERFACE_X42Y31 INT_INTERFACE 0
	)
	(tile 173 98 MCB_CAP_INT_X42Y31 MCB_CAP_INT 0
	)
	(tile 173 99 IOI_RTERM_X99Y35 IOI_RTERM 0
	)
	(tile 173 100 EMP_RIOB_X42Y31 EMP_RIOB 0
	)
	(tile 174 0 LIOB_X0Y30 LIOB 2
		(primitive_site U6 IOBM bonded 8)
		(primitive_site V5 IOBS bonded 8)
	)
	(tile 174 1 IOI_LTERM_X1Y34 IOI_LTERM 0
	)
	(tile 174 2 LIOI_INT_X0Y30 LIOI_INT 1
		(primitive_site TIEOFF_X0Y60 TIEOFF internal 3)
	)
	(tile 174 3 LIOI_X0Y30 LIOI 7
		(primitive_site OLOGIC_X0Y30 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y30 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y30 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y31 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y31 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y31 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y60 TIEOFF internal 3)
	)
	(tile 174 4 MCB_CAP_INT_X0Y30 MCB_CAP_INT 0
	)
	(tile 174 5 INT_X1Y30 INT 1
		(primitive_site TIEOFF_X2Y60 TIEOFF internal 3)
	)
	(tile 174 6 CLEXL_X1Y30 CLEXL 2
		(primitive_site SLICE_X0Y28 SLICEL internal 45)
		(primitive_site SLICE_X1Y28 SLICEX internal 43)
	)
	(tile 174 7 INT_X2Y30 INT 1
		(primitive_site TIEOFF_X4Y60 TIEOFF internal 3)
	)
	(tile 174 8 CLEXM_X2Y30 CLEXM 2
		(primitive_site SLICE_X2Y28 SLICEM internal 50)
		(primitive_site SLICE_X3Y28 SLICEX internal 43)
	)
	(tile 174 9 INT_BRAM_X3Y30 INT_BRAM 1
		(primitive_site TIEOFF_X6Y60 TIEOFF internal 3)
	)
	(tile 174 10 INT_INTERFACE_X3Y30 INT_INTERFACE 0
	)
	(tile 174 11 NULL_X11Y34 NULL 0
	)
	(tile 174 12 INT_X4Y30 INT 1
		(primitive_site TIEOFF_X7Y60 TIEOFF internal 3)
	)
	(tile 174 13 CLEXL_X4Y30 CLEXL 2
		(primitive_site SLICE_X4Y28 SLICEL internal 45)
		(primitive_site SLICE_X5Y28 SLICEX internal 43)
	)
	(tile 174 14 INT_X5Y30 INT 1
		(primitive_site TIEOFF_X9Y60 TIEOFF internal 3)
	)
	(tile 174 15 CLEXM_X5Y30 CLEXM 2
		(primitive_site SLICE_X6Y28 SLICEM internal 50)
		(primitive_site SLICE_X7Y28 SLICEX internal 43)
	)
	(tile 174 16 INT_X6Y30 INT 1
		(primitive_site TIEOFF_X11Y60 TIEOFF internal 3)
	)
	(tile 174 17 CLEXL_X6Y30 CLEXL 2
		(primitive_site SLICE_X8Y28 SLICEL internal 45)
		(primitive_site SLICE_X9Y28 SLICEX internal 43)
	)
	(tile 174 18 INT_X7Y30 INT 1
		(primitive_site TIEOFF_X13Y60 TIEOFF internal 3)
	)
	(tile 174 19 CLEXM_X7Y30 CLEXM 2
		(primitive_site SLICE_X10Y28 SLICEM internal 50)
		(primitive_site SLICE_X11Y28 SLICEX internal 43)
	)
	(tile 174 20 INT_X8Y30 INT 1
		(primitive_site TIEOFF_X15Y60 TIEOFF internal 3)
	)
	(tile 174 21 INT_INTERFACE_X8Y30 INT_INTERFACE 0
	)
	(tile 174 22 NULL_X22Y34 NULL 0
	)
	(tile 174 23 INT_X9Y30 INT 1
		(primitive_site TIEOFF_X16Y60 TIEOFF internal 3)
	)
	(tile 174 24 CLEXL_X9Y30 CLEXL 2
		(primitive_site SLICE_X12Y28 SLICEL internal 45)
		(primitive_site SLICE_X13Y28 SLICEX internal 43)
	)
	(tile 174 25 INT_X10Y30 INT 1
		(primitive_site TIEOFF_X17Y60 TIEOFF internal 3)
	)
	(tile 174 26 CLEXM_X10Y30 CLEXM 2
		(primitive_site SLICE_X14Y28 SLICEM internal 50)
		(primitive_site SLICE_X15Y28 SLICEX internal 43)
	)
	(tile 174 27 INT_X11Y30 INT 1
		(primitive_site TIEOFF_X18Y60 TIEOFF internal 3)
	)
	(tile 174 28 CLEXL_X11Y30 CLEXL 2
		(primitive_site SLICE_X16Y28 SLICEL internal 45)
		(primitive_site SLICE_X17Y28 SLICEX internal 43)
	)
	(tile 174 29 INT_X12Y30 INT 1
		(primitive_site TIEOFF_X19Y60 TIEOFF internal 3)
	)
	(tile 174 30 CLEXM_X12Y30 CLEXM 2
		(primitive_site SLICE_X18Y28 SLICEM internal 50)
		(primitive_site SLICE_X19Y28 SLICEX internal 43)
	)
	(tile 174 31 INT_X13Y30 INT 1
		(primitive_site TIEOFF_X20Y60 TIEOFF internal 3)
	)
	(tile 174 32 CLEXL_X13Y30 CLEXL 2
		(primitive_site SLICE_X20Y28 SLICEL internal 45)
		(primitive_site SLICE_X21Y28 SLICEX internal 43)
	)
	(tile 174 33 INT_BRAM_X14Y30 INT_BRAM 1
		(primitive_site TIEOFF_X21Y60 TIEOFF internal 3)
	)
	(tile 174 34 INT_INTERFACE_X14Y30 INT_INTERFACE 0
	)
	(tile 174 35 NULL_X35Y34 NULL 0
	)
	(tile 174 36 INT_X15Y30 INT 1
		(primitive_site TIEOFF_X22Y60 TIEOFF internal 3)
	)
	(tile 174 37 CLEXM_X15Y30 CLEXM 2
		(primitive_site SLICE_X22Y28 SLICEM internal 50)
		(primitive_site SLICE_X23Y28 SLICEX internal 43)
	)
	(tile 174 38 INT_X16Y30 INT 1
		(primitive_site TIEOFF_X23Y60 TIEOFF internal 3)
	)
	(tile 174 39 CLEXL_X16Y30 CLEXL 2
		(primitive_site SLICE_X24Y28 SLICEL internal 45)
		(primitive_site SLICE_X25Y28 SLICEX internal 43)
	)
	(tile 174 40 INT_X17Y30 INT 1
		(primitive_site TIEOFF_X24Y60 TIEOFF internal 3)
	)
	(tile 174 41 CLEXM_X17Y30 CLEXM 2
		(primitive_site SLICE_X26Y28 SLICEM internal 50)
		(primitive_site SLICE_X27Y28 SLICEX internal 43)
	)
	(tile 174 42 INT_X18Y30 INT 1
		(primitive_site TIEOFF_X25Y60 TIEOFF internal 3)
	)
	(tile 174 43 CLEXL_X18Y30 CLEXL 2
		(primitive_site SLICE_X28Y28 SLICEL internal 45)
		(primitive_site SLICE_X29Y28 SLICEX internal 43)
	)
	(tile 174 44 INT_X19Y30 INT 1
		(primitive_site TIEOFF_X26Y60 TIEOFF internal 3)
	)
	(tile 174 45 CLEXM_X19Y30 CLEXM 2
		(primitive_site SLICE_X30Y28 SLICEM internal 50)
		(primitive_site SLICE_X31Y28 SLICEX internal 43)
	)
	(tile 174 46 INT_X20Y30 INT 1
		(primitive_site TIEOFF_X28Y60 TIEOFF internal 3)
	)
	(tile 174 47 CLEXL_X20Y30 CLEXL 2
		(primitive_site SLICE_X32Y28 SLICEL internal 45)
		(primitive_site SLICE_X33Y28 SLICEX internal 43)
	)
	(tile 174 48 NULL_X48Y34 NULL 0
	)
	(tile 174 49 REG_V_X20Y30 REG_V 0
	)
	(tile 174 50 INT_X21Y30 INT 1
		(primitive_site TIEOFF_X31Y60 TIEOFF internal 3)
	)
	(tile 174 51 CLEXM_X21Y30 CLEXM 2
		(primitive_site SLICE_X34Y28 SLICEM internal 50)
		(primitive_site SLICE_X35Y28 SLICEX internal 43)
	)
	(tile 174 52 INT_X22Y30 INT 1
		(primitive_site TIEOFF_X33Y60 TIEOFF internal 3)
	)
	(tile 174 53 CLEXL_X22Y30 CLEXL 2
		(primitive_site SLICE_X36Y28 SLICEL internal 45)
		(primitive_site SLICE_X37Y28 SLICEX internal 43)
	)
	(tile 174 54 INT_X23Y30 INT 1
		(primitive_site TIEOFF_X35Y60 TIEOFF internal 3)
	)
	(tile 174 55 CLEXM_X23Y30 CLEXM 2
		(primitive_site SLICE_X38Y28 SLICEM internal 50)
		(primitive_site SLICE_X39Y28 SLICEX internal 43)
	)
	(tile 174 56 INT_X24Y30 INT 1
		(primitive_site TIEOFF_X36Y60 TIEOFF internal 3)
	)
	(tile 174 57 CLEXL_X24Y30 CLEXL 2
		(primitive_site SLICE_X40Y28 SLICEL internal 45)
		(primitive_site SLICE_X41Y28 SLICEX internal 43)
	)
	(tile 174 58 INT_X25Y30 INT 1
		(primitive_site TIEOFF_X37Y60 TIEOFF internal 3)
	)
	(tile 174 59 CLEXM_X25Y30 CLEXM 2
		(primitive_site SLICE_X42Y28 SLICEM internal 50)
		(primitive_site SLICE_X43Y28 SLICEX internal 43)
	)
	(tile 174 60 INT_X26Y30 INT 1
		(primitive_site TIEOFF_X38Y60 TIEOFF internal 3)
	)
	(tile 174 61 CLEXL_X26Y30 CLEXL 2
		(primitive_site SLICE_X44Y28 SLICEL internal 45)
		(primitive_site SLICE_X45Y28 SLICEX internal 43)
	)
	(tile 174 62 INT_BRAM_X27Y30 INT_BRAM 1
		(primitive_site TIEOFF_X39Y60 TIEOFF internal 3)
	)
	(tile 174 63 INT_INTERFACE_X27Y30 INT_INTERFACE 0
	)
	(tile 174 64 NULL_X64Y34 NULL 0
	)
	(tile 174 65 INT_X28Y30 INT 1
		(primitive_site TIEOFF_X40Y60 TIEOFF internal 3)
	)
	(tile 174 66 CLEXL_X28Y30 CLEXL 2
		(primitive_site SLICE_X46Y28 SLICEL internal 45)
		(primitive_site SLICE_X47Y28 SLICEX internal 43)
	)
	(tile 174 67 INT_X29Y30 INT 1
		(primitive_site TIEOFF_X41Y60 TIEOFF internal 3)
	)
	(tile 174 68 CLEXM_X29Y30 CLEXM 2
		(primitive_site SLICE_X48Y28 SLICEM internal 50)
		(primitive_site SLICE_X49Y28 SLICEX internal 43)
	)
	(tile 174 69 INT_X30Y30 INT 1
		(primitive_site TIEOFF_X42Y60 TIEOFF internal 3)
	)
	(tile 174 70 CLEXL_X30Y30 CLEXL 2
		(primitive_site SLICE_X50Y28 SLICEL internal 45)
		(primitive_site SLICE_X51Y28 SLICEX internal 43)
	)
	(tile 174 71 INT_X31Y30 INT 1
		(primitive_site TIEOFF_X43Y60 TIEOFF internal 3)
	)
	(tile 174 72 CLEXM_X31Y30 CLEXM 2
		(primitive_site SLICE_X52Y28 SLICEM internal 50)
		(primitive_site SLICE_X53Y28 SLICEX internal 43)
	)
	(tile 174 73 INT_X32Y30 INT 1
		(primitive_site TIEOFF_X44Y60 TIEOFF internal 3)
	)
	(tile 174 74 CLEXL_X32Y30 CLEXL 2
		(primitive_site SLICE_X54Y28 SLICEL internal 45)
		(primitive_site SLICE_X55Y28 SLICEX internal 43)
	)
	(tile 174 75 INT_X33Y30 INT 1
		(primitive_site TIEOFF_X45Y60 TIEOFF internal 3)
	)
	(tile 174 76 INT_INTERFACE_X33Y30 INT_INTERFACE 0
	)
	(tile 174 77 NULL_X77Y34 NULL 0
	)
	(tile 174 78 INT_X34Y30 INT 1
		(primitive_site TIEOFF_X46Y60 TIEOFF internal 3)
	)
	(tile 174 79 CLEXM_X34Y30 CLEXM 2
		(primitive_site SLICE_X56Y28 SLICEM internal 50)
		(primitive_site SLICE_X57Y28 SLICEX internal 43)
	)
	(tile 174 80 INT_X35Y30 INT 1
		(primitive_site TIEOFF_X48Y60 TIEOFF internal 3)
	)
	(tile 174 81 CLEXL_X35Y30 CLEXL 2
		(primitive_site SLICE_X58Y28 SLICEL internal 45)
		(primitive_site SLICE_X59Y28 SLICEX internal 43)
	)
	(tile 174 82 INT_X36Y30 INT 1
		(primitive_site TIEOFF_X50Y60 TIEOFF internal 3)
	)
	(tile 174 83 INT_INTERFACE_X36Y30 INT_INTERFACE 0
	)
	(tile 174 84 NULL_X84Y34 NULL 0
	)
	(tile 174 85 INT_X37Y30 INT 1
		(primitive_site TIEOFF_X51Y60 TIEOFF internal 3)
	)
	(tile 174 86 CLEXM_X37Y30 CLEXM 2
		(primitive_site SLICE_X60Y28 SLICEM internal 50)
		(primitive_site SLICE_X61Y28 SLICEX internal 43)
	)
	(tile 174 87 INT_X38Y30 INT 1
		(primitive_site TIEOFF_X53Y60 TIEOFF internal 3)
	)
	(tile 174 88 CLEXL_X38Y30 CLEXL 2
		(primitive_site SLICE_X62Y28 SLICEL internal 45)
		(primitive_site SLICE_X63Y28 SLICEX internal 43)
	)
	(tile 174 89 INT_BRAM_X39Y30 INT_BRAM 1
		(primitive_site TIEOFF_X55Y60 TIEOFF internal 3)
	)
	(tile 174 90 INT_INTERFACE_X39Y30 INT_INTERFACE 0
	)
	(tile 174 91 NULL_X91Y34 NULL 0
	)
	(tile 174 92 INT_X40Y30 INT 1
		(primitive_site TIEOFF_X56Y60 TIEOFF internal 3)
	)
	(tile 174 93 CLEXM_X40Y30 CLEXM 2
		(primitive_site SLICE_X64Y28 SLICEM internal 50)
		(primitive_site SLICE_X65Y28 SLICEX internal 43)
	)
	(tile 174 94 INT_X41Y30 INT 1
		(primitive_site TIEOFF_X58Y60 TIEOFF internal 3)
	)
	(tile 174 95 CLEXL_X41Y30 CLEXL 2
		(primitive_site SLICE_X66Y28 SLICEL internal 45)
		(primitive_site SLICE_X67Y28 SLICEX internal 43)
	)
	(tile 174 96 IOI_INT_X42Y30 IOI_INT 1
		(primitive_site TIEOFF_X60Y60 TIEOFF internal 3)
	)
	(tile 174 97 RIOI_X42Y30 RIOI 7
		(primitive_site OLOGIC_X17Y30 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y30 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y30 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y31 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y31 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y31 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y60 TIEOFF internal 3)
	)
	(tile 174 98 MCB_CAP_INT_X42Y30 MCB_CAP_INT 0
	)
	(tile 174 99 IOI_RTERM_X99Y34 IOI_RTERM 0
	)
	(tile 174 100 RIOB_X42Y30 RIOB 2
		(primitive_site V20 IOBS bonded 8)
		(primitive_site V19 IOBM bonded 8)
	)
	(tile 175 0 EMP_LIOB_X0Y33 EMP_LIOB 0
	)
	(tile 175 1 IOI_LTERM_X1Y33 IOI_LTERM 0
	)
	(tile 175 2 INT_X0Y29 INT 1
		(primitive_site TIEOFF_X0Y58 TIEOFF internal 3)
	)
	(tile 175 3 INT_INTERFACE_X0Y29 INT_INTERFACE 0
	)
	(tile 175 4 MCB_CAP_INT_X0Y29 MCB_CAP_INT 0
	)
	(tile 175 5 INT_X1Y29 INT 1
		(primitive_site TIEOFF_X2Y58 TIEOFF internal 3)
	)
	(tile 175 6 CLEXL_X1Y29 CLEXL 2
		(primitive_site SLICE_X0Y27 SLICEL internal 45)
		(primitive_site SLICE_X1Y27 SLICEX internal 43)
	)
	(tile 175 7 INT_X2Y29 INT 1
		(primitive_site TIEOFF_X4Y58 TIEOFF internal 3)
	)
	(tile 175 8 CLEXM_X2Y29 CLEXM 2
		(primitive_site SLICE_X2Y27 SLICEM internal 50)
		(primitive_site SLICE_X3Y27 SLICEX internal 43)
	)
	(tile 175 9 INT_BRAM_X3Y29 INT_BRAM 1
		(primitive_site TIEOFF_X6Y58 TIEOFF internal 3)
	)
	(tile 175 10 INT_INTERFACE_X3Y29 INT_INTERFACE 0
	)
	(tile 175 11 NULL_X11Y33 NULL 0
	)
	(tile 175 12 INT_X4Y29 INT 1
		(primitive_site TIEOFF_X7Y58 TIEOFF internal 3)
	)
	(tile 175 13 CLEXL_X4Y29 CLEXL 2
		(primitive_site SLICE_X4Y27 SLICEL internal 45)
		(primitive_site SLICE_X5Y27 SLICEX internal 43)
	)
	(tile 175 14 INT_X5Y29 INT 1
		(primitive_site TIEOFF_X9Y58 TIEOFF internal 3)
	)
	(tile 175 15 CLEXM_X5Y29 CLEXM 2
		(primitive_site SLICE_X6Y27 SLICEM internal 50)
		(primitive_site SLICE_X7Y27 SLICEX internal 43)
	)
	(tile 175 16 INT_X6Y29 INT 1
		(primitive_site TIEOFF_X11Y58 TIEOFF internal 3)
	)
	(tile 175 17 CLEXL_X6Y29 CLEXL 2
		(primitive_site SLICE_X8Y27 SLICEL internal 45)
		(primitive_site SLICE_X9Y27 SLICEX internal 43)
	)
	(tile 175 18 INT_X7Y29 INT 1
		(primitive_site TIEOFF_X13Y58 TIEOFF internal 3)
	)
	(tile 175 19 CLEXM_X7Y29 CLEXM 2
		(primitive_site SLICE_X10Y27 SLICEM internal 50)
		(primitive_site SLICE_X11Y27 SLICEX internal 43)
	)
	(tile 175 20 INT_X8Y29 INT 1
		(primitive_site TIEOFF_X15Y58 TIEOFF internal 3)
	)
	(tile 175 21 INT_INTERFACE_X8Y29 INT_INTERFACE 0
	)
	(tile 175 22 NULL_X22Y33 NULL 0
	)
	(tile 175 23 INT_X9Y29 INT 1
		(primitive_site TIEOFF_X16Y58 TIEOFF internal 3)
	)
	(tile 175 24 CLEXL_X9Y29 CLEXL 2
		(primitive_site SLICE_X12Y27 SLICEL internal 45)
		(primitive_site SLICE_X13Y27 SLICEX internal 43)
	)
	(tile 175 25 INT_X10Y29 INT 1
		(primitive_site TIEOFF_X17Y58 TIEOFF internal 3)
	)
	(tile 175 26 CLEXM_X10Y29 CLEXM 2
		(primitive_site SLICE_X14Y27 SLICEM internal 50)
		(primitive_site SLICE_X15Y27 SLICEX internal 43)
	)
	(tile 175 27 INT_X11Y29 INT 1
		(primitive_site TIEOFF_X18Y58 TIEOFF internal 3)
	)
	(tile 175 28 CLEXL_X11Y29 CLEXL 2
		(primitive_site SLICE_X16Y27 SLICEL internal 45)
		(primitive_site SLICE_X17Y27 SLICEX internal 43)
	)
	(tile 175 29 INT_X12Y29 INT 1
		(primitive_site TIEOFF_X19Y58 TIEOFF internal 3)
	)
	(tile 175 30 CLEXM_X12Y29 CLEXM 2
		(primitive_site SLICE_X18Y27 SLICEM internal 50)
		(primitive_site SLICE_X19Y27 SLICEX internal 43)
	)
	(tile 175 31 INT_X13Y29 INT 1
		(primitive_site TIEOFF_X20Y58 TIEOFF internal 3)
	)
	(tile 175 32 CLEXL_X13Y29 CLEXL 2
		(primitive_site SLICE_X20Y27 SLICEL internal 45)
		(primitive_site SLICE_X21Y27 SLICEX internal 43)
	)
	(tile 175 33 INT_BRAM_X14Y29 INT_BRAM 1
		(primitive_site TIEOFF_X21Y58 TIEOFF internal 3)
	)
	(tile 175 34 INT_INTERFACE_X14Y29 INT_INTERFACE 0
	)
	(tile 175 35 NULL_X35Y33 NULL 0
	)
	(tile 175 36 INT_X15Y29 INT 1
		(primitive_site TIEOFF_X22Y58 TIEOFF internal 3)
	)
	(tile 175 37 CLEXM_X15Y29 CLEXM 2
		(primitive_site SLICE_X22Y27 SLICEM internal 50)
		(primitive_site SLICE_X23Y27 SLICEX internal 43)
	)
	(tile 175 38 INT_X16Y29 INT 1
		(primitive_site TIEOFF_X23Y58 TIEOFF internal 3)
	)
	(tile 175 39 CLEXL_X16Y29 CLEXL 2
		(primitive_site SLICE_X24Y27 SLICEL internal 45)
		(primitive_site SLICE_X25Y27 SLICEX internal 43)
	)
	(tile 175 40 INT_X17Y29 INT 1
		(primitive_site TIEOFF_X24Y58 TIEOFF internal 3)
	)
	(tile 175 41 CLEXM_X17Y29 CLEXM 2
		(primitive_site SLICE_X26Y27 SLICEM internal 50)
		(primitive_site SLICE_X27Y27 SLICEX internal 43)
	)
	(tile 175 42 INT_X18Y29 INT 1
		(primitive_site TIEOFF_X25Y58 TIEOFF internal 3)
	)
	(tile 175 43 CLEXL_X18Y29 CLEXL 2
		(primitive_site SLICE_X28Y27 SLICEL internal 45)
		(primitive_site SLICE_X29Y27 SLICEX internal 43)
	)
	(tile 175 44 INT_X19Y29 INT 1
		(primitive_site TIEOFF_X26Y58 TIEOFF internal 3)
	)
	(tile 175 45 CLEXM_X19Y29 CLEXM 2
		(primitive_site SLICE_X30Y27 SLICEM internal 50)
		(primitive_site SLICE_X31Y27 SLICEX internal 43)
	)
	(tile 175 46 INT_X20Y29 INT 1
		(primitive_site TIEOFF_X28Y58 TIEOFF internal 3)
	)
	(tile 175 47 CLEXL_X20Y29 CLEXL 2
		(primitive_site SLICE_X32Y27 SLICEL internal 45)
		(primitive_site SLICE_X33Y27 SLICEX internal 43)
	)
	(tile 175 48 NULL_X48Y33 NULL 0
	)
	(tile 175 49 REG_V_X20Y29 REG_V 0
	)
	(tile 175 50 INT_X21Y29 INT 1
		(primitive_site TIEOFF_X31Y58 TIEOFF internal 3)
	)
	(tile 175 51 CLEXM_X21Y29 CLEXM 2
		(primitive_site SLICE_X34Y27 SLICEM internal 50)
		(primitive_site SLICE_X35Y27 SLICEX internal 43)
	)
	(tile 175 52 INT_X22Y29 INT 1
		(primitive_site TIEOFF_X33Y58 TIEOFF internal 3)
	)
	(tile 175 53 CLEXL_X22Y29 CLEXL 2
		(primitive_site SLICE_X36Y27 SLICEL internal 45)
		(primitive_site SLICE_X37Y27 SLICEX internal 43)
	)
	(tile 175 54 INT_X23Y29 INT 1
		(primitive_site TIEOFF_X35Y58 TIEOFF internal 3)
	)
	(tile 175 55 CLEXM_X23Y29 CLEXM 2
		(primitive_site SLICE_X38Y27 SLICEM internal 50)
		(primitive_site SLICE_X39Y27 SLICEX internal 43)
	)
	(tile 175 56 INT_X24Y29 INT 1
		(primitive_site TIEOFF_X36Y58 TIEOFF internal 3)
	)
	(tile 175 57 CLEXL_X24Y29 CLEXL 2
		(primitive_site SLICE_X40Y27 SLICEL internal 45)
		(primitive_site SLICE_X41Y27 SLICEX internal 43)
	)
	(tile 175 58 INT_X25Y29 INT 1
		(primitive_site TIEOFF_X37Y58 TIEOFF internal 3)
	)
	(tile 175 59 CLEXM_X25Y29 CLEXM 2
		(primitive_site SLICE_X42Y27 SLICEM internal 50)
		(primitive_site SLICE_X43Y27 SLICEX internal 43)
	)
	(tile 175 60 INT_X26Y29 INT 1
		(primitive_site TIEOFF_X38Y58 TIEOFF internal 3)
	)
	(tile 175 61 CLEXL_X26Y29 CLEXL 2
		(primitive_site SLICE_X44Y27 SLICEL internal 45)
		(primitive_site SLICE_X45Y27 SLICEX internal 43)
	)
	(tile 175 62 INT_BRAM_X27Y29 INT_BRAM 1
		(primitive_site TIEOFF_X39Y58 TIEOFF internal 3)
	)
	(tile 175 63 INT_INTERFACE_X27Y29 INT_INTERFACE 0
	)
	(tile 175 64 NULL_X64Y33 NULL 0
	)
	(tile 175 65 INT_X28Y29 INT 1
		(primitive_site TIEOFF_X40Y58 TIEOFF internal 3)
	)
	(tile 175 66 CLEXL_X28Y29 CLEXL 2
		(primitive_site SLICE_X46Y27 SLICEL internal 45)
		(primitive_site SLICE_X47Y27 SLICEX internal 43)
	)
	(tile 175 67 INT_X29Y29 INT 1
		(primitive_site TIEOFF_X41Y58 TIEOFF internal 3)
	)
	(tile 175 68 CLEXM_X29Y29 CLEXM 2
		(primitive_site SLICE_X48Y27 SLICEM internal 50)
		(primitive_site SLICE_X49Y27 SLICEX internal 43)
	)
	(tile 175 69 INT_X30Y29 INT 1
		(primitive_site TIEOFF_X42Y58 TIEOFF internal 3)
	)
	(tile 175 70 CLEXL_X30Y29 CLEXL 2
		(primitive_site SLICE_X50Y27 SLICEL internal 45)
		(primitive_site SLICE_X51Y27 SLICEX internal 43)
	)
	(tile 175 71 INT_X31Y29 INT 1
		(primitive_site TIEOFF_X43Y58 TIEOFF internal 3)
	)
	(tile 175 72 CLEXM_X31Y29 CLEXM 2
		(primitive_site SLICE_X52Y27 SLICEM internal 50)
		(primitive_site SLICE_X53Y27 SLICEX internal 43)
	)
	(tile 175 73 INT_X32Y29 INT 1
		(primitive_site TIEOFF_X44Y58 TIEOFF internal 3)
	)
	(tile 175 74 CLEXL_X32Y29 CLEXL 2
		(primitive_site SLICE_X54Y27 SLICEL internal 45)
		(primitive_site SLICE_X55Y27 SLICEX internal 43)
	)
	(tile 175 75 INT_X33Y29 INT 1
		(primitive_site TIEOFF_X45Y58 TIEOFF internal 3)
	)
	(tile 175 76 INT_INTERFACE_X33Y29 INT_INTERFACE 0
	)
	(tile 175 77 NULL_X77Y33 NULL 0
	)
	(tile 175 78 INT_X34Y29 INT 1
		(primitive_site TIEOFF_X46Y58 TIEOFF internal 3)
	)
	(tile 175 79 CLEXM_X34Y29 CLEXM 2
		(primitive_site SLICE_X56Y27 SLICEM internal 50)
		(primitive_site SLICE_X57Y27 SLICEX internal 43)
	)
	(tile 175 80 INT_X35Y29 INT 1
		(primitive_site TIEOFF_X48Y58 TIEOFF internal 3)
	)
	(tile 175 81 CLEXL_X35Y29 CLEXL 2
		(primitive_site SLICE_X58Y27 SLICEL internal 45)
		(primitive_site SLICE_X59Y27 SLICEX internal 43)
	)
	(tile 175 82 INT_X36Y29 INT 1
		(primitive_site TIEOFF_X50Y58 TIEOFF internal 3)
	)
	(tile 175 83 INT_INTERFACE_X36Y29 INT_INTERFACE 0
	)
	(tile 175 84 NULL_X84Y33 NULL 0
	)
	(tile 175 85 INT_X37Y29 INT 1
		(primitive_site TIEOFF_X51Y58 TIEOFF internal 3)
	)
	(tile 175 86 CLEXM_X37Y29 CLEXM 2
		(primitive_site SLICE_X60Y27 SLICEM internal 50)
		(primitive_site SLICE_X61Y27 SLICEX internal 43)
	)
	(tile 175 87 INT_X38Y29 INT 1
		(primitive_site TIEOFF_X53Y58 TIEOFF internal 3)
	)
	(tile 175 88 CLEXL_X38Y29 CLEXL 2
		(primitive_site SLICE_X62Y27 SLICEL internal 45)
		(primitive_site SLICE_X63Y27 SLICEX internal 43)
	)
	(tile 175 89 INT_BRAM_X39Y29 INT_BRAM 1
		(primitive_site TIEOFF_X55Y58 TIEOFF internal 3)
	)
	(tile 175 90 INT_INTERFACE_X39Y29 INT_INTERFACE 0
	)
	(tile 175 91 NULL_X91Y33 NULL 0
	)
	(tile 175 92 INT_X40Y29 INT 1
		(primitive_site TIEOFF_X56Y58 TIEOFF internal 3)
	)
	(tile 175 93 CLEXM_X40Y29 CLEXM 2
		(primitive_site SLICE_X64Y27 SLICEM internal 50)
		(primitive_site SLICE_X65Y27 SLICEX internal 43)
	)
	(tile 175 94 INT_X41Y29 INT 1
		(primitive_site TIEOFF_X58Y58 TIEOFF internal 3)
	)
	(tile 175 95 CLEXL_X41Y29 CLEXL 2
		(primitive_site SLICE_X66Y27 SLICEL internal 45)
		(primitive_site SLICE_X67Y27 SLICEX internal 43)
	)
	(tile 175 96 INT_X42Y29 INT 1
		(primitive_site TIEOFF_X60Y58 TIEOFF internal 3)
	)
	(tile 175 97 INT_INTERFACE_X42Y29 INT_INTERFACE 0
	)
	(tile 175 98 MCB_CAP_INT_X42Y29 MCB_CAP_INT 0
	)
	(tile 175 99 IOI_RTERM_X99Y33 IOI_RTERM 0
	)
	(tile 175 100 EMP_RIOB_X42Y29 EMP_RIOB 0
	)
	(tile 176 0 EMP_LIOB_X0Y32 EMP_LIOB 0
	)
	(tile 176 1 IOI_LTERM_X1Y32 IOI_LTERM 0
	)
	(tile 176 2 INT_X0Y28 INT 1
		(primitive_site TIEOFF_X0Y56 TIEOFF internal 3)
	)
	(tile 176 3 INT_INTERFACE_X0Y28 INT_INTERFACE 0
	)
	(tile 176 4 MCB_CAP_INT_X0Y28 MCB_CAP_INT 0
	)
	(tile 176 5 INT_X1Y28 INT 1
		(primitive_site TIEOFF_X2Y56 TIEOFF internal 3)
	)
	(tile 176 6 CLEXL_X1Y28 CLEXL 2
		(primitive_site SLICE_X0Y26 SLICEL internal 45)
		(primitive_site SLICE_X1Y26 SLICEX internal 43)
	)
	(tile 176 7 INT_X2Y28 INT 1
		(primitive_site TIEOFF_X4Y56 TIEOFF internal 3)
	)
	(tile 176 8 CLEXM_X2Y28 CLEXM 2
		(primitive_site SLICE_X2Y26 SLICEM internal 50)
		(primitive_site SLICE_X3Y26 SLICEX internal 43)
	)
	(tile 176 9 INT_BRAM_X3Y28 INT_BRAM 1
		(primitive_site TIEOFF_X6Y56 TIEOFF internal 3)
	)
	(tile 176 10 INT_INTERFACE_X3Y28 INT_INTERFACE 0
	)
	(tile 176 11 BRAMSITE2_X3Y28 BRAMSITE2 3
		(primitive_site RAMB16_X0Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y15 RAMB8BWER internal 110)
	)
	(tile 176 12 INT_X4Y28 INT 1
		(primitive_site TIEOFF_X7Y56 TIEOFF internal 3)
	)
	(tile 176 13 CLEXL_X4Y28 CLEXL 2
		(primitive_site SLICE_X4Y26 SLICEL internal 45)
		(primitive_site SLICE_X5Y26 SLICEX internal 43)
	)
	(tile 176 14 INT_X5Y28 INT 1
		(primitive_site TIEOFF_X9Y56 TIEOFF internal 3)
	)
	(tile 176 15 CLEXM_X5Y28 CLEXM 2
		(primitive_site SLICE_X6Y26 SLICEM internal 50)
		(primitive_site SLICE_X7Y26 SLICEX internal 43)
	)
	(tile 176 16 INT_X6Y28 INT 1
		(primitive_site TIEOFF_X11Y56 TIEOFF internal 3)
	)
	(tile 176 17 CLEXL_X6Y28 CLEXL 2
		(primitive_site SLICE_X8Y26 SLICEL internal 45)
		(primitive_site SLICE_X9Y26 SLICEX internal 43)
	)
	(tile 176 18 INT_X7Y28 INT 1
		(primitive_site TIEOFF_X13Y56 TIEOFF internal 3)
	)
	(tile 176 19 CLEXM_X7Y28 CLEXM 2
		(primitive_site SLICE_X10Y26 SLICEM internal 50)
		(primitive_site SLICE_X11Y26 SLICEX internal 43)
	)
	(tile 176 20 INT_X8Y28 INT 1
		(primitive_site TIEOFF_X15Y56 TIEOFF internal 3)
	)
	(tile 176 21 INT_INTERFACE_X8Y28 INT_INTERFACE 0
	)
	(tile 176 22 MACCSITE2_X8Y28 MACCSITE2 1
		(primitive_site DSP48_X0Y7 DSP48A1 internal 346)
	)
	(tile 176 23 INT_X9Y28 INT 1
		(primitive_site TIEOFF_X16Y56 TIEOFF internal 3)
	)
	(tile 176 24 CLEXL_X9Y28 CLEXL 2
		(primitive_site SLICE_X12Y26 SLICEL internal 45)
		(primitive_site SLICE_X13Y26 SLICEX internal 43)
	)
	(tile 176 25 INT_X10Y28 INT 1
		(primitive_site TIEOFF_X17Y56 TIEOFF internal 3)
	)
	(tile 176 26 CLEXM_X10Y28 CLEXM 2
		(primitive_site SLICE_X14Y26 SLICEM internal 50)
		(primitive_site SLICE_X15Y26 SLICEX internal 43)
	)
	(tile 176 27 INT_X11Y28 INT 1
		(primitive_site TIEOFF_X18Y56 TIEOFF internal 3)
	)
	(tile 176 28 CLEXL_X11Y28 CLEXL 2
		(primitive_site SLICE_X16Y26 SLICEL internal 45)
		(primitive_site SLICE_X17Y26 SLICEX internal 43)
	)
	(tile 176 29 INT_X12Y28 INT 1
		(primitive_site TIEOFF_X19Y56 TIEOFF internal 3)
	)
	(tile 176 30 CLEXM_X12Y28 CLEXM 2
		(primitive_site SLICE_X18Y26 SLICEM internal 50)
		(primitive_site SLICE_X19Y26 SLICEX internal 43)
	)
	(tile 176 31 INT_X13Y28 INT 1
		(primitive_site TIEOFF_X20Y56 TIEOFF internal 3)
	)
	(tile 176 32 CLEXL_X13Y28 CLEXL 2
		(primitive_site SLICE_X20Y26 SLICEL internal 45)
		(primitive_site SLICE_X21Y26 SLICEX internal 43)
	)
	(tile 176 33 INT_BRAM_X14Y28 INT_BRAM 1
		(primitive_site TIEOFF_X21Y56 TIEOFF internal 3)
	)
	(tile 176 34 INT_INTERFACE_X14Y28 INT_INTERFACE 0
	)
	(tile 176 35 BRAMSITE2_X14Y28 BRAMSITE2 3
		(primitive_site RAMB16_X1Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y15 RAMB8BWER internal 110)
	)
	(tile 176 36 INT_X15Y28 INT 1
		(primitive_site TIEOFF_X22Y56 TIEOFF internal 3)
	)
	(tile 176 37 CLEXM_X15Y28 CLEXM 2
		(primitive_site SLICE_X22Y26 SLICEM internal 50)
		(primitive_site SLICE_X23Y26 SLICEX internal 43)
	)
	(tile 176 38 INT_X16Y28 INT 1
		(primitive_site TIEOFF_X23Y56 TIEOFF internal 3)
	)
	(tile 176 39 CLEXL_X16Y28 CLEXL 2
		(primitive_site SLICE_X24Y26 SLICEL internal 45)
		(primitive_site SLICE_X25Y26 SLICEX internal 43)
	)
	(tile 176 40 INT_X17Y28 INT 1
		(primitive_site TIEOFF_X24Y56 TIEOFF internal 3)
	)
	(tile 176 41 CLEXM_X17Y28 CLEXM 2
		(primitive_site SLICE_X26Y26 SLICEM internal 50)
		(primitive_site SLICE_X27Y26 SLICEX internal 43)
	)
	(tile 176 42 INT_X18Y28 INT 1
		(primitive_site TIEOFF_X25Y56 TIEOFF internal 3)
	)
	(tile 176 43 CLEXL_X18Y28 CLEXL 2
		(primitive_site SLICE_X28Y26 SLICEL internal 45)
		(primitive_site SLICE_X29Y26 SLICEX internal 43)
	)
	(tile 176 44 INT_X19Y28 INT 1
		(primitive_site TIEOFF_X26Y56 TIEOFF internal 3)
	)
	(tile 176 45 CLEXM_X19Y28 CLEXM 2
		(primitive_site SLICE_X30Y26 SLICEM internal 50)
		(primitive_site SLICE_X31Y26 SLICEX internal 43)
	)
	(tile 176 46 INT_X20Y28 INT 1
		(primitive_site TIEOFF_X28Y56 TIEOFF internal 3)
	)
	(tile 176 47 CLEXL_X20Y28 CLEXL 2
		(primitive_site SLICE_X32Y26 SLICEL internal 45)
		(primitive_site SLICE_X33Y26 SLICEX internal 43)
	)
	(tile 176 48 NULL_X48Y32 NULL 0
	)
	(tile 176 49 REG_V_X20Y28 REG_V 0
	)
	(tile 176 50 INT_X21Y28 INT 1
		(primitive_site TIEOFF_X31Y56 TIEOFF internal 3)
	)
	(tile 176 51 CLEXM_X21Y28 CLEXM 2
		(primitive_site SLICE_X34Y26 SLICEM internal 50)
		(primitive_site SLICE_X35Y26 SLICEX internal 43)
	)
	(tile 176 52 INT_X22Y28 INT 1
		(primitive_site TIEOFF_X33Y56 TIEOFF internal 3)
	)
	(tile 176 53 CLEXL_X22Y28 CLEXL 2
		(primitive_site SLICE_X36Y26 SLICEL internal 45)
		(primitive_site SLICE_X37Y26 SLICEX internal 43)
	)
	(tile 176 54 INT_X23Y28 INT 1
		(primitive_site TIEOFF_X35Y56 TIEOFF internal 3)
	)
	(tile 176 55 CLEXM_X23Y28 CLEXM 2
		(primitive_site SLICE_X38Y26 SLICEM internal 50)
		(primitive_site SLICE_X39Y26 SLICEX internal 43)
	)
	(tile 176 56 INT_X24Y28 INT 1
		(primitive_site TIEOFF_X36Y56 TIEOFF internal 3)
	)
	(tile 176 57 CLEXL_X24Y28 CLEXL 2
		(primitive_site SLICE_X40Y26 SLICEL internal 45)
		(primitive_site SLICE_X41Y26 SLICEX internal 43)
	)
	(tile 176 58 INT_X25Y28 INT 1
		(primitive_site TIEOFF_X37Y56 TIEOFF internal 3)
	)
	(tile 176 59 CLEXM_X25Y28 CLEXM 2
		(primitive_site SLICE_X42Y26 SLICEM internal 50)
		(primitive_site SLICE_X43Y26 SLICEX internal 43)
	)
	(tile 176 60 INT_X26Y28 INT 1
		(primitive_site TIEOFF_X38Y56 TIEOFF internal 3)
	)
	(tile 176 61 CLEXL_X26Y28 CLEXL 2
		(primitive_site SLICE_X44Y26 SLICEL internal 45)
		(primitive_site SLICE_X45Y26 SLICEX internal 43)
	)
	(tile 176 62 INT_BRAM_X27Y28 INT_BRAM 1
		(primitive_site TIEOFF_X39Y56 TIEOFF internal 3)
	)
	(tile 176 63 INT_INTERFACE_X27Y28 INT_INTERFACE 0
	)
	(tile 176 64 BRAMSITE2_X27Y28 BRAMSITE2 3
		(primitive_site RAMB16_X2Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y15 RAMB8BWER internal 110)
	)
	(tile 176 65 INT_X28Y28 INT 1
		(primitive_site TIEOFF_X40Y56 TIEOFF internal 3)
	)
	(tile 176 66 CLEXL_X28Y28 CLEXL 2
		(primitive_site SLICE_X46Y26 SLICEL internal 45)
		(primitive_site SLICE_X47Y26 SLICEX internal 43)
	)
	(tile 176 67 INT_X29Y28 INT 1
		(primitive_site TIEOFF_X41Y56 TIEOFF internal 3)
	)
	(tile 176 68 CLEXM_X29Y28 CLEXM 2
		(primitive_site SLICE_X48Y26 SLICEM internal 50)
		(primitive_site SLICE_X49Y26 SLICEX internal 43)
	)
	(tile 176 69 INT_X30Y28 INT 1
		(primitive_site TIEOFF_X42Y56 TIEOFF internal 3)
	)
	(tile 176 70 CLEXL_X30Y28 CLEXL 2
		(primitive_site SLICE_X50Y26 SLICEL internal 45)
		(primitive_site SLICE_X51Y26 SLICEX internal 43)
	)
	(tile 176 71 INT_X31Y28 INT 1
		(primitive_site TIEOFF_X43Y56 TIEOFF internal 3)
	)
	(tile 176 72 CLEXM_X31Y28 CLEXM 2
		(primitive_site SLICE_X52Y26 SLICEM internal 50)
		(primitive_site SLICE_X53Y26 SLICEX internal 43)
	)
	(tile 176 73 INT_X32Y28 INT 1
		(primitive_site TIEOFF_X44Y56 TIEOFF internal 3)
	)
	(tile 176 74 CLEXL_X32Y28 CLEXL 2
		(primitive_site SLICE_X54Y26 SLICEL internal 45)
		(primitive_site SLICE_X55Y26 SLICEX internal 43)
	)
	(tile 176 75 INT_X33Y28 INT 1
		(primitive_site TIEOFF_X45Y56 TIEOFF internal 3)
	)
	(tile 176 76 INT_INTERFACE_X33Y28 INT_INTERFACE 0
	)
	(tile 176 77 MACCSITE2_X33Y28 MACCSITE2 1
		(primitive_site DSP48_X1Y7 DSP48A1 internal 346)
	)
	(tile 176 78 INT_X34Y28 INT 1
		(primitive_site TIEOFF_X46Y56 TIEOFF internal 3)
	)
	(tile 176 79 CLEXM_X34Y28 CLEXM 2
		(primitive_site SLICE_X56Y26 SLICEM internal 50)
		(primitive_site SLICE_X57Y26 SLICEX internal 43)
	)
	(tile 176 80 INT_X35Y28 INT 1
		(primitive_site TIEOFF_X48Y56 TIEOFF internal 3)
	)
	(tile 176 81 CLEXL_X35Y28 CLEXL 2
		(primitive_site SLICE_X58Y26 SLICEL internal 45)
		(primitive_site SLICE_X59Y26 SLICEX internal 43)
	)
	(tile 176 82 INT_X36Y28 INT 1
		(primitive_site TIEOFF_X50Y56 TIEOFF internal 3)
	)
	(tile 176 83 INT_INTERFACE_X36Y28 INT_INTERFACE 0
	)
	(tile 176 84 MACCSITE2_X36Y28 MACCSITE2 1
		(primitive_site DSP48_X2Y7 DSP48A1 internal 346)
	)
	(tile 176 85 INT_X37Y28 INT 1
		(primitive_site TIEOFF_X51Y56 TIEOFF internal 3)
	)
	(tile 176 86 CLEXM_X37Y28 CLEXM 2
		(primitive_site SLICE_X60Y26 SLICEM internal 50)
		(primitive_site SLICE_X61Y26 SLICEX internal 43)
	)
	(tile 176 87 INT_X38Y28 INT 1
		(primitive_site TIEOFF_X53Y56 TIEOFF internal 3)
	)
	(tile 176 88 CLEXL_X38Y28 CLEXL 2
		(primitive_site SLICE_X62Y26 SLICEL internal 45)
		(primitive_site SLICE_X63Y26 SLICEX internal 43)
	)
	(tile 176 89 INT_BRAM_X39Y28 INT_BRAM 1
		(primitive_site TIEOFF_X55Y56 TIEOFF internal 3)
	)
	(tile 176 90 INT_INTERFACE_X39Y28 INT_INTERFACE 0
	)
	(tile 176 91 BRAMSITE2_X39Y28 BRAMSITE2 3
		(primitive_site RAMB16_X3Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y15 RAMB8BWER internal 110)
	)
	(tile 176 92 INT_X40Y28 INT 1
		(primitive_site TIEOFF_X56Y56 TIEOFF internal 3)
	)
	(tile 176 93 CLEXM_X40Y28 CLEXM 2
		(primitive_site SLICE_X64Y26 SLICEM internal 50)
		(primitive_site SLICE_X65Y26 SLICEX internal 43)
	)
	(tile 176 94 INT_X41Y28 INT 1
		(primitive_site TIEOFF_X58Y56 TIEOFF internal 3)
	)
	(tile 176 95 CLEXL_X41Y28 CLEXL 2
		(primitive_site SLICE_X66Y26 SLICEL internal 45)
		(primitive_site SLICE_X67Y26 SLICEX internal 43)
	)
	(tile 176 96 INT_X42Y28 INT 1
		(primitive_site TIEOFF_X60Y56 TIEOFF internal 3)
	)
	(tile 176 97 INT_INTERFACE_X42Y28 INT_INTERFACE 0
	)
	(tile 176 98 MCB_CAP_INT_X42Y28 MCB_CAP_INT 0
	)
	(tile 176 99 IOI_RTERM_X99Y32 IOI_RTERM 0
	)
	(tile 176 100 EMP_RIOB_X42Y28 EMP_RIOB 0
	)
	(tile 177 0 LIOB_X0Y27 LIOB 2
		(primitive_site AA4 IOBM bonded 8)
		(primitive_site AB4 IOBS bonded 8)
	)
	(tile 177 1 IOI_LTERM_X1Y31 IOI_LTERM 0
	)
	(tile 177 2 LIOI_INT_X0Y27 LIOI_INT 1
		(primitive_site TIEOFF_X0Y54 TIEOFF internal 3)
	)
	(tile 177 3 LIOI_X0Y27 LIOI 7
		(primitive_site OLOGIC_X0Y28 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y28 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y28 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y29 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y29 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y29 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y54 TIEOFF internal 3)
	)
	(tile 177 4 MCB_CAP_INT_X0Y27 MCB_CAP_INT 0
	)
	(tile 177 5 INT_X1Y27 INT 1
		(primitive_site TIEOFF_X2Y54 TIEOFF internal 3)
	)
	(tile 177 6 CLEXL_X1Y27 CLEXL 2
		(primitive_site SLICE_X0Y25 SLICEL internal 45)
		(primitive_site SLICE_X1Y25 SLICEX internal 43)
	)
	(tile 177 7 INT_X2Y27 INT 1
		(primitive_site TIEOFF_X4Y54 TIEOFF internal 3)
	)
	(tile 177 8 CLEXM_X2Y27 CLEXM 2
		(primitive_site SLICE_X2Y25 SLICEM internal 50)
		(primitive_site SLICE_X3Y25 SLICEX internal 43)
	)
	(tile 177 9 INT_BRAM_X3Y27 INT_BRAM 1
		(primitive_site TIEOFF_X6Y54 TIEOFF internal 3)
	)
	(tile 177 10 INT_INTERFACE_X3Y27 INT_INTERFACE 0
	)
	(tile 177 11 NULL_X11Y31 NULL 0
	)
	(tile 177 12 INT_X4Y27 INT 1
		(primitive_site TIEOFF_X7Y54 TIEOFF internal 3)
	)
	(tile 177 13 CLEXL_X4Y27 CLEXL 2
		(primitive_site SLICE_X4Y25 SLICEL internal 45)
		(primitive_site SLICE_X5Y25 SLICEX internal 43)
	)
	(tile 177 14 INT_X5Y27 INT 1
		(primitive_site TIEOFF_X9Y54 TIEOFF internal 3)
	)
	(tile 177 15 CLEXM_X5Y27 CLEXM 2
		(primitive_site SLICE_X6Y25 SLICEM internal 50)
		(primitive_site SLICE_X7Y25 SLICEX internal 43)
	)
	(tile 177 16 INT_X6Y27 INT 1
		(primitive_site TIEOFF_X11Y54 TIEOFF internal 3)
	)
	(tile 177 17 CLEXL_X6Y27 CLEXL 2
		(primitive_site SLICE_X8Y25 SLICEL internal 45)
		(primitive_site SLICE_X9Y25 SLICEX internal 43)
	)
	(tile 177 18 INT_X7Y27 INT 1
		(primitive_site TIEOFF_X13Y54 TIEOFF internal 3)
	)
	(tile 177 19 CLEXM_X7Y27 CLEXM 2
		(primitive_site SLICE_X10Y25 SLICEM internal 50)
		(primitive_site SLICE_X11Y25 SLICEX internal 43)
	)
	(tile 177 20 INT_X8Y27 INT 1
		(primitive_site TIEOFF_X15Y54 TIEOFF internal 3)
	)
	(tile 177 21 INT_INTERFACE_X8Y27 INT_INTERFACE 0
	)
	(tile 177 22 NULL_X22Y31 NULL 0
	)
	(tile 177 23 INT_X9Y27 INT 1
		(primitive_site TIEOFF_X16Y54 TIEOFF internal 3)
	)
	(tile 177 24 CLEXL_X9Y27 CLEXL 2
		(primitive_site SLICE_X12Y25 SLICEL internal 45)
		(primitive_site SLICE_X13Y25 SLICEX internal 43)
	)
	(tile 177 25 INT_X10Y27 INT 1
		(primitive_site TIEOFF_X17Y54 TIEOFF internal 3)
	)
	(tile 177 26 CLEXM_X10Y27 CLEXM 2
		(primitive_site SLICE_X14Y25 SLICEM internal 50)
		(primitive_site SLICE_X15Y25 SLICEX internal 43)
	)
	(tile 177 27 INT_X11Y27 INT 1
		(primitive_site TIEOFF_X18Y54 TIEOFF internal 3)
	)
	(tile 177 28 CLEXL_X11Y27 CLEXL 2
		(primitive_site SLICE_X16Y25 SLICEL internal 45)
		(primitive_site SLICE_X17Y25 SLICEX internal 43)
	)
	(tile 177 29 INT_X12Y27 INT 1
		(primitive_site TIEOFF_X19Y54 TIEOFF internal 3)
	)
	(tile 177 30 CLEXM_X12Y27 CLEXM 2
		(primitive_site SLICE_X18Y25 SLICEM internal 50)
		(primitive_site SLICE_X19Y25 SLICEX internal 43)
	)
	(tile 177 31 INT_X13Y27 INT 1
		(primitive_site TIEOFF_X20Y54 TIEOFF internal 3)
	)
	(tile 177 32 CLEXL_X13Y27 CLEXL 2
		(primitive_site SLICE_X20Y25 SLICEL internal 45)
		(primitive_site SLICE_X21Y25 SLICEX internal 43)
	)
	(tile 177 33 INT_BRAM_X14Y27 INT_BRAM 1
		(primitive_site TIEOFF_X21Y54 TIEOFF internal 3)
	)
	(tile 177 34 INT_INTERFACE_X14Y27 INT_INTERFACE 0
	)
	(tile 177 35 NULL_X35Y31 NULL 0
	)
	(tile 177 36 INT_X15Y27 INT 1
		(primitive_site TIEOFF_X22Y54 TIEOFF internal 3)
	)
	(tile 177 37 CLEXM_X15Y27 CLEXM 2
		(primitive_site SLICE_X22Y25 SLICEM internal 50)
		(primitive_site SLICE_X23Y25 SLICEX internal 43)
	)
	(tile 177 38 INT_X16Y27 INT 1
		(primitive_site TIEOFF_X23Y54 TIEOFF internal 3)
	)
	(tile 177 39 CLEXL_X16Y27 CLEXL 2
		(primitive_site SLICE_X24Y25 SLICEL internal 45)
		(primitive_site SLICE_X25Y25 SLICEX internal 43)
	)
	(tile 177 40 INT_X17Y27 INT 1
		(primitive_site TIEOFF_X24Y54 TIEOFF internal 3)
	)
	(tile 177 41 CLEXM_X17Y27 CLEXM 2
		(primitive_site SLICE_X26Y25 SLICEM internal 50)
		(primitive_site SLICE_X27Y25 SLICEX internal 43)
	)
	(tile 177 42 INT_X18Y27 INT 1
		(primitive_site TIEOFF_X25Y54 TIEOFF internal 3)
	)
	(tile 177 43 CLEXL_X18Y27 CLEXL 2
		(primitive_site SLICE_X28Y25 SLICEL internal 45)
		(primitive_site SLICE_X29Y25 SLICEX internal 43)
	)
	(tile 177 44 INT_X19Y27 INT 1
		(primitive_site TIEOFF_X26Y54 TIEOFF internal 3)
	)
	(tile 177 45 CLEXM_X19Y27 CLEXM 2
		(primitive_site SLICE_X30Y25 SLICEM internal 50)
		(primitive_site SLICE_X31Y25 SLICEX internal 43)
	)
	(tile 177 46 INT_X20Y27 INT 1
		(primitive_site TIEOFF_X28Y54 TIEOFF internal 3)
	)
	(tile 177 47 CLEXL_X20Y27 CLEXL 2
		(primitive_site SLICE_X32Y25 SLICEL internal 45)
		(primitive_site SLICE_X33Y25 SLICEX internal 43)
	)
	(tile 177 48 NULL_X48Y31 NULL 0
	)
	(tile 177 49 REG_V_X20Y27 REG_V 0
	)
	(tile 177 50 INT_X21Y27 INT 1
		(primitive_site TIEOFF_X31Y54 TIEOFF internal 3)
	)
	(tile 177 51 CLEXM_X21Y27 CLEXM 2
		(primitive_site SLICE_X34Y25 SLICEM internal 50)
		(primitive_site SLICE_X35Y25 SLICEX internal 43)
	)
	(tile 177 52 INT_X22Y27 INT 1
		(primitive_site TIEOFF_X33Y54 TIEOFF internal 3)
	)
	(tile 177 53 CLEXL_X22Y27 CLEXL 2
		(primitive_site SLICE_X36Y25 SLICEL internal 45)
		(primitive_site SLICE_X37Y25 SLICEX internal 43)
	)
	(tile 177 54 INT_X23Y27 INT 1
		(primitive_site TIEOFF_X35Y54 TIEOFF internal 3)
	)
	(tile 177 55 CLEXM_X23Y27 CLEXM 2
		(primitive_site SLICE_X38Y25 SLICEM internal 50)
		(primitive_site SLICE_X39Y25 SLICEX internal 43)
	)
	(tile 177 56 INT_X24Y27 INT 1
		(primitive_site TIEOFF_X36Y54 TIEOFF internal 3)
	)
	(tile 177 57 CLEXL_X24Y27 CLEXL 2
		(primitive_site SLICE_X40Y25 SLICEL internal 45)
		(primitive_site SLICE_X41Y25 SLICEX internal 43)
	)
	(tile 177 58 INT_X25Y27 INT 1
		(primitive_site TIEOFF_X37Y54 TIEOFF internal 3)
	)
	(tile 177 59 CLEXM_X25Y27 CLEXM 2
		(primitive_site SLICE_X42Y25 SLICEM internal 50)
		(primitive_site SLICE_X43Y25 SLICEX internal 43)
	)
	(tile 177 60 INT_X26Y27 INT 1
		(primitive_site TIEOFF_X38Y54 TIEOFF internal 3)
	)
	(tile 177 61 CLEXL_X26Y27 CLEXL 2
		(primitive_site SLICE_X44Y25 SLICEL internal 45)
		(primitive_site SLICE_X45Y25 SLICEX internal 43)
	)
	(tile 177 62 INT_BRAM_X27Y27 INT_BRAM 1
		(primitive_site TIEOFF_X39Y54 TIEOFF internal 3)
	)
	(tile 177 63 INT_INTERFACE_X27Y27 INT_INTERFACE 0
	)
	(tile 177 64 NULL_X64Y31 NULL 0
	)
	(tile 177 65 INT_X28Y27 INT 1
		(primitive_site TIEOFF_X40Y54 TIEOFF internal 3)
	)
	(tile 177 66 CLEXL_X28Y27 CLEXL 2
		(primitive_site SLICE_X46Y25 SLICEL internal 45)
		(primitive_site SLICE_X47Y25 SLICEX internal 43)
	)
	(tile 177 67 INT_X29Y27 INT 1
		(primitive_site TIEOFF_X41Y54 TIEOFF internal 3)
	)
	(tile 177 68 CLEXM_X29Y27 CLEXM 2
		(primitive_site SLICE_X48Y25 SLICEM internal 50)
		(primitive_site SLICE_X49Y25 SLICEX internal 43)
	)
	(tile 177 69 INT_X30Y27 INT 1
		(primitive_site TIEOFF_X42Y54 TIEOFF internal 3)
	)
	(tile 177 70 CLEXL_X30Y27 CLEXL 2
		(primitive_site SLICE_X50Y25 SLICEL internal 45)
		(primitive_site SLICE_X51Y25 SLICEX internal 43)
	)
	(tile 177 71 INT_X31Y27 INT 1
		(primitive_site TIEOFF_X43Y54 TIEOFF internal 3)
	)
	(tile 177 72 CLEXM_X31Y27 CLEXM 2
		(primitive_site SLICE_X52Y25 SLICEM internal 50)
		(primitive_site SLICE_X53Y25 SLICEX internal 43)
	)
	(tile 177 73 INT_X32Y27 INT 1
		(primitive_site TIEOFF_X44Y54 TIEOFF internal 3)
	)
	(tile 177 74 CLEXL_X32Y27 CLEXL 2
		(primitive_site SLICE_X54Y25 SLICEL internal 45)
		(primitive_site SLICE_X55Y25 SLICEX internal 43)
	)
	(tile 177 75 INT_X33Y27 INT 1
		(primitive_site TIEOFF_X45Y54 TIEOFF internal 3)
	)
	(tile 177 76 INT_INTERFACE_X33Y27 INT_INTERFACE 0
	)
	(tile 177 77 NULL_X77Y31 NULL 0
	)
	(tile 177 78 INT_X34Y27 INT 1
		(primitive_site TIEOFF_X46Y54 TIEOFF internal 3)
	)
	(tile 177 79 CLEXM_X34Y27 CLEXM 2
		(primitive_site SLICE_X56Y25 SLICEM internal 50)
		(primitive_site SLICE_X57Y25 SLICEX internal 43)
	)
	(tile 177 80 INT_X35Y27 INT 1
		(primitive_site TIEOFF_X48Y54 TIEOFF internal 3)
	)
	(tile 177 81 CLEXL_X35Y27 CLEXL 2
		(primitive_site SLICE_X58Y25 SLICEL internal 45)
		(primitive_site SLICE_X59Y25 SLICEX internal 43)
	)
	(tile 177 82 INT_X36Y27 INT 1
		(primitive_site TIEOFF_X50Y54 TIEOFF internal 3)
	)
	(tile 177 83 INT_INTERFACE_X36Y27 INT_INTERFACE 0
	)
	(tile 177 84 NULL_X84Y31 NULL 0
	)
	(tile 177 85 INT_X37Y27 INT 1
		(primitive_site TIEOFF_X51Y54 TIEOFF internal 3)
	)
	(tile 177 86 CLEXM_X37Y27 CLEXM 2
		(primitive_site SLICE_X60Y25 SLICEM internal 50)
		(primitive_site SLICE_X61Y25 SLICEX internal 43)
	)
	(tile 177 87 INT_X38Y27 INT 1
		(primitive_site TIEOFF_X53Y54 TIEOFF internal 3)
	)
	(tile 177 88 CLEXL_X38Y27 CLEXL 2
		(primitive_site SLICE_X62Y25 SLICEL internal 45)
		(primitive_site SLICE_X63Y25 SLICEX internal 43)
	)
	(tile 177 89 INT_BRAM_X39Y27 INT_BRAM 1
		(primitive_site TIEOFF_X55Y54 TIEOFF internal 3)
	)
	(tile 177 90 INT_INTERFACE_X39Y27 INT_INTERFACE 0
	)
	(tile 177 91 NULL_X91Y31 NULL 0
	)
	(tile 177 92 INT_X40Y27 INT 1
		(primitive_site TIEOFF_X56Y54 TIEOFF internal 3)
	)
	(tile 177 93 CLEXM_X40Y27 CLEXM 2
		(primitive_site SLICE_X64Y25 SLICEM internal 50)
		(primitive_site SLICE_X65Y25 SLICEX internal 43)
	)
	(tile 177 94 INT_X41Y27 INT 1
		(primitive_site TIEOFF_X58Y54 TIEOFF internal 3)
	)
	(tile 177 95 CLEXL_X41Y27 CLEXL 2
		(primitive_site SLICE_X66Y25 SLICEL internal 45)
		(primitive_site SLICE_X67Y25 SLICEX internal 43)
	)
	(tile 177 96 IOI_INT_X42Y27 IOI_INT 1
		(primitive_site TIEOFF_X60Y54 TIEOFF internal 3)
	)
	(tile 177 97 RIOI_X42Y27 RIOI 7
		(primitive_site OLOGIC_X17Y28 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y28 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y28 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y29 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y29 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y29 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y54 TIEOFF internal 3)
	)
	(tile 177 98 MCB_CAP_INT_X42Y27 MCB_CAP_INT 0
	)
	(tile 177 99 IOI_RTERM_X99Y31 IOI_RTERM 0
	)
	(tile 177 100 RIOB_X42Y27 RIOB 2
		(primitive_site T18 IOBS bonded 8)
		(primitive_site T17 IOBM bonded 8)
	)
	(tile 178 0 EMP_LIOB_X0Y30 EMP_LIOB 0
	)
	(tile 178 1 IOI_LTERM_X1Y30 IOI_LTERM 0
	)
	(tile 178 2 INT_X0Y26 INT 1
		(primitive_site TIEOFF_X0Y52 TIEOFF internal 3)
	)
	(tile 178 3 INT_INTERFACE_X0Y26 INT_INTERFACE 0
	)
	(tile 178 4 MCB_CAP_INT_X0Y26 MCB_CAP_INT 0
	)
	(tile 178 5 INT_X1Y26 INT 1
		(primitive_site TIEOFF_X2Y52 TIEOFF internal 3)
	)
	(tile 178 6 CLEXL_X1Y26 CLEXL 2
		(primitive_site SLICE_X0Y24 SLICEL internal 45)
		(primitive_site SLICE_X1Y24 SLICEX internal 43)
	)
	(tile 178 7 INT_X2Y26 INT 1
		(primitive_site TIEOFF_X4Y52 TIEOFF internal 3)
	)
	(tile 178 8 CLEXM_X2Y26 CLEXM 2
		(primitive_site SLICE_X2Y24 SLICEM internal 50)
		(primitive_site SLICE_X3Y24 SLICEX internal 43)
	)
	(tile 178 9 INT_BRAM_X3Y26 INT_BRAM 1
		(primitive_site TIEOFF_X6Y52 TIEOFF internal 3)
	)
	(tile 178 10 INT_INTERFACE_X3Y26 INT_INTERFACE 0
	)
	(tile 178 11 NULL_X11Y30 NULL 0
	)
	(tile 178 12 INT_X4Y26 INT 1
		(primitive_site TIEOFF_X7Y52 TIEOFF internal 3)
	)
	(tile 178 13 CLEXL_X4Y26 CLEXL 2
		(primitive_site SLICE_X4Y24 SLICEL internal 45)
		(primitive_site SLICE_X5Y24 SLICEX internal 43)
	)
	(tile 178 14 INT_X5Y26 INT 1
		(primitive_site TIEOFF_X9Y52 TIEOFF internal 3)
	)
	(tile 178 15 CLEXM_X5Y26 CLEXM 2
		(primitive_site SLICE_X6Y24 SLICEM internal 50)
		(primitive_site SLICE_X7Y24 SLICEX internal 43)
	)
	(tile 178 16 INT_X6Y26 INT 1
		(primitive_site TIEOFF_X11Y52 TIEOFF internal 3)
	)
	(tile 178 17 CLEXL_X6Y26 CLEXL 2
		(primitive_site SLICE_X8Y24 SLICEL internal 45)
		(primitive_site SLICE_X9Y24 SLICEX internal 43)
	)
	(tile 178 18 INT_X7Y26 INT 1
		(primitive_site TIEOFF_X13Y52 TIEOFF internal 3)
	)
	(tile 178 19 CLEXM_X7Y26 CLEXM 2
		(primitive_site SLICE_X10Y24 SLICEM internal 50)
		(primitive_site SLICE_X11Y24 SLICEX internal 43)
	)
	(tile 178 20 INT_X8Y26 INT 1
		(primitive_site TIEOFF_X15Y52 TIEOFF internal 3)
	)
	(tile 178 21 INT_INTERFACE_X8Y26 INT_INTERFACE 0
	)
	(tile 178 22 NULL_X22Y30 NULL 0
	)
	(tile 178 23 INT_X9Y26 INT 1
		(primitive_site TIEOFF_X16Y52 TIEOFF internal 3)
	)
	(tile 178 24 CLEXL_X9Y26 CLEXL 2
		(primitive_site SLICE_X12Y24 SLICEL internal 45)
		(primitive_site SLICE_X13Y24 SLICEX internal 43)
	)
	(tile 178 25 INT_X10Y26 INT 1
		(primitive_site TIEOFF_X17Y52 TIEOFF internal 3)
	)
	(tile 178 26 CLEXM_X10Y26 CLEXM 2
		(primitive_site SLICE_X14Y24 SLICEM internal 50)
		(primitive_site SLICE_X15Y24 SLICEX internal 43)
	)
	(tile 178 27 INT_X11Y26 INT 1
		(primitive_site TIEOFF_X18Y52 TIEOFF internal 3)
	)
	(tile 178 28 CLEXL_X11Y26 CLEXL 2
		(primitive_site SLICE_X16Y24 SLICEL internal 45)
		(primitive_site SLICE_X17Y24 SLICEX internal 43)
	)
	(tile 178 29 INT_X12Y26 INT 1
		(primitive_site TIEOFF_X19Y52 TIEOFF internal 3)
	)
	(tile 178 30 CLEXM_X12Y26 CLEXM 2
		(primitive_site SLICE_X18Y24 SLICEM internal 50)
		(primitive_site SLICE_X19Y24 SLICEX internal 43)
	)
	(tile 178 31 INT_X13Y26 INT 1
		(primitive_site TIEOFF_X20Y52 TIEOFF internal 3)
	)
	(tile 178 32 CLEXL_X13Y26 CLEXL 2
		(primitive_site SLICE_X20Y24 SLICEL internal 45)
		(primitive_site SLICE_X21Y24 SLICEX internal 43)
	)
	(tile 178 33 INT_BRAM_X14Y26 INT_BRAM 1
		(primitive_site TIEOFF_X21Y52 TIEOFF internal 3)
	)
	(tile 178 34 INT_INTERFACE_X14Y26 INT_INTERFACE 0
	)
	(tile 178 35 NULL_X35Y30 NULL 0
	)
	(tile 178 36 INT_X15Y26 INT 1
		(primitive_site TIEOFF_X22Y52 TIEOFF internal 3)
	)
	(tile 178 37 CLEXM_X15Y26 CLEXM 2
		(primitive_site SLICE_X22Y24 SLICEM internal 50)
		(primitive_site SLICE_X23Y24 SLICEX internal 43)
	)
	(tile 178 38 INT_X16Y26 INT 1
		(primitive_site TIEOFF_X23Y52 TIEOFF internal 3)
	)
	(tile 178 39 CLEXL_X16Y26 CLEXL 2
		(primitive_site SLICE_X24Y24 SLICEL internal 45)
		(primitive_site SLICE_X25Y24 SLICEX internal 43)
	)
	(tile 178 40 INT_X17Y26 INT 1
		(primitive_site TIEOFF_X24Y52 TIEOFF internal 3)
	)
	(tile 178 41 CLEXM_X17Y26 CLEXM 2
		(primitive_site SLICE_X26Y24 SLICEM internal 50)
		(primitive_site SLICE_X27Y24 SLICEX internal 43)
	)
	(tile 178 42 INT_X18Y26 INT 1
		(primitive_site TIEOFF_X25Y52 TIEOFF internal 3)
	)
	(tile 178 43 CLEXL_X18Y26 CLEXL 2
		(primitive_site SLICE_X28Y24 SLICEL internal 45)
		(primitive_site SLICE_X29Y24 SLICEX internal 43)
	)
	(tile 178 44 INT_X19Y26 INT 1
		(primitive_site TIEOFF_X26Y52 TIEOFF internal 3)
	)
	(tile 178 45 CLEXM_X19Y26 CLEXM 2
		(primitive_site SLICE_X30Y24 SLICEM internal 50)
		(primitive_site SLICE_X31Y24 SLICEX internal 43)
	)
	(tile 178 46 INT_X20Y26 INT 1
		(primitive_site TIEOFF_X28Y52 TIEOFF internal 3)
	)
	(tile 178 47 CLEXL_X20Y26 CLEXL 2
		(primitive_site SLICE_X32Y24 SLICEL internal 45)
		(primitive_site SLICE_X33Y24 SLICEX internal 43)
	)
	(tile 178 48 NULL_X48Y30 NULL 0
	)
	(tile 178 49 REG_V_X20Y26 REG_V 0
	)
	(tile 178 50 INT_X21Y26 INT 1
		(primitive_site TIEOFF_X31Y52 TIEOFF internal 3)
	)
	(tile 178 51 CLEXM_X21Y26 CLEXM 2
		(primitive_site SLICE_X34Y24 SLICEM internal 50)
		(primitive_site SLICE_X35Y24 SLICEX internal 43)
	)
	(tile 178 52 INT_X22Y26 INT 1
		(primitive_site TIEOFF_X33Y52 TIEOFF internal 3)
	)
	(tile 178 53 CLEXL_X22Y26 CLEXL 2
		(primitive_site SLICE_X36Y24 SLICEL internal 45)
		(primitive_site SLICE_X37Y24 SLICEX internal 43)
	)
	(tile 178 54 INT_X23Y26 INT 1
		(primitive_site TIEOFF_X35Y52 TIEOFF internal 3)
	)
	(tile 178 55 CLEXM_X23Y26 CLEXM 2
		(primitive_site SLICE_X38Y24 SLICEM internal 50)
		(primitive_site SLICE_X39Y24 SLICEX internal 43)
	)
	(tile 178 56 INT_X24Y26 INT 1
		(primitive_site TIEOFF_X36Y52 TIEOFF internal 3)
	)
	(tile 178 57 CLEXL_X24Y26 CLEXL 2
		(primitive_site SLICE_X40Y24 SLICEL internal 45)
		(primitive_site SLICE_X41Y24 SLICEX internal 43)
	)
	(tile 178 58 INT_X25Y26 INT 1
		(primitive_site TIEOFF_X37Y52 TIEOFF internal 3)
	)
	(tile 178 59 CLEXM_X25Y26 CLEXM 2
		(primitive_site SLICE_X42Y24 SLICEM internal 50)
		(primitive_site SLICE_X43Y24 SLICEX internal 43)
	)
	(tile 178 60 INT_X26Y26 INT 1
		(primitive_site TIEOFF_X38Y52 TIEOFF internal 3)
	)
	(tile 178 61 CLEXL_X26Y26 CLEXL 2
		(primitive_site SLICE_X44Y24 SLICEL internal 45)
		(primitive_site SLICE_X45Y24 SLICEX internal 43)
	)
	(tile 178 62 INT_BRAM_X27Y26 INT_BRAM 1
		(primitive_site TIEOFF_X39Y52 TIEOFF internal 3)
	)
	(tile 178 63 INT_INTERFACE_X27Y26 INT_INTERFACE 0
	)
	(tile 178 64 NULL_X64Y30 NULL 0
	)
	(tile 178 65 INT_X28Y26 INT 1
		(primitive_site TIEOFF_X40Y52 TIEOFF internal 3)
	)
	(tile 178 66 CLEXL_X28Y26 CLEXL 2
		(primitive_site SLICE_X46Y24 SLICEL internal 45)
		(primitive_site SLICE_X47Y24 SLICEX internal 43)
	)
	(tile 178 67 INT_X29Y26 INT 1
		(primitive_site TIEOFF_X41Y52 TIEOFF internal 3)
	)
	(tile 178 68 CLEXM_X29Y26 CLEXM 2
		(primitive_site SLICE_X48Y24 SLICEM internal 50)
		(primitive_site SLICE_X49Y24 SLICEX internal 43)
	)
	(tile 178 69 INT_X30Y26 INT 1
		(primitive_site TIEOFF_X42Y52 TIEOFF internal 3)
	)
	(tile 178 70 CLEXL_X30Y26 CLEXL 2
		(primitive_site SLICE_X50Y24 SLICEL internal 45)
		(primitive_site SLICE_X51Y24 SLICEX internal 43)
	)
	(tile 178 71 INT_X31Y26 INT 1
		(primitive_site TIEOFF_X43Y52 TIEOFF internal 3)
	)
	(tile 178 72 CLEXM_X31Y26 CLEXM 2
		(primitive_site SLICE_X52Y24 SLICEM internal 50)
		(primitive_site SLICE_X53Y24 SLICEX internal 43)
	)
	(tile 178 73 INT_X32Y26 INT 1
		(primitive_site TIEOFF_X44Y52 TIEOFF internal 3)
	)
	(tile 178 74 CLEXL_X32Y26 CLEXL 2
		(primitive_site SLICE_X54Y24 SLICEL internal 45)
		(primitive_site SLICE_X55Y24 SLICEX internal 43)
	)
	(tile 178 75 INT_X33Y26 INT 1
		(primitive_site TIEOFF_X45Y52 TIEOFF internal 3)
	)
	(tile 178 76 INT_INTERFACE_X33Y26 INT_INTERFACE 0
	)
	(tile 178 77 NULL_X77Y30 NULL 0
	)
	(tile 178 78 INT_X34Y26 INT 1
		(primitive_site TIEOFF_X46Y52 TIEOFF internal 3)
	)
	(tile 178 79 CLEXM_X34Y26 CLEXM 2
		(primitive_site SLICE_X56Y24 SLICEM internal 50)
		(primitive_site SLICE_X57Y24 SLICEX internal 43)
	)
	(tile 178 80 INT_X35Y26 INT 1
		(primitive_site TIEOFF_X48Y52 TIEOFF internal 3)
	)
	(tile 178 81 CLEXL_X35Y26 CLEXL 2
		(primitive_site SLICE_X58Y24 SLICEL internal 45)
		(primitive_site SLICE_X59Y24 SLICEX internal 43)
	)
	(tile 178 82 INT_X36Y26 INT 1
		(primitive_site TIEOFF_X50Y52 TIEOFF internal 3)
	)
	(tile 178 83 INT_INTERFACE_X36Y26 INT_INTERFACE 0
	)
	(tile 178 84 NULL_X84Y30 NULL 0
	)
	(tile 178 85 INT_X37Y26 INT 1
		(primitive_site TIEOFF_X51Y52 TIEOFF internal 3)
	)
	(tile 178 86 CLEXM_X37Y26 CLEXM 2
		(primitive_site SLICE_X60Y24 SLICEM internal 50)
		(primitive_site SLICE_X61Y24 SLICEX internal 43)
	)
	(tile 178 87 INT_X38Y26 INT 1
		(primitive_site TIEOFF_X53Y52 TIEOFF internal 3)
	)
	(tile 178 88 CLEXL_X38Y26 CLEXL 2
		(primitive_site SLICE_X62Y24 SLICEL internal 45)
		(primitive_site SLICE_X63Y24 SLICEX internal 43)
	)
	(tile 178 89 INT_BRAM_X39Y26 INT_BRAM 1
		(primitive_site TIEOFF_X55Y52 TIEOFF internal 3)
	)
	(tile 178 90 INT_INTERFACE_X39Y26 INT_INTERFACE 0
	)
	(tile 178 91 NULL_X91Y30 NULL 0
	)
	(tile 178 92 INT_X40Y26 INT 1
		(primitive_site TIEOFF_X56Y52 TIEOFF internal 3)
	)
	(tile 178 93 CLEXM_X40Y26 CLEXM 2
		(primitive_site SLICE_X64Y24 SLICEM internal 50)
		(primitive_site SLICE_X65Y24 SLICEX internal 43)
	)
	(tile 178 94 INT_X41Y26 INT 1
		(primitive_site TIEOFF_X58Y52 TIEOFF internal 3)
	)
	(tile 178 95 CLEXL_X41Y26 CLEXL 2
		(primitive_site SLICE_X66Y24 SLICEL internal 45)
		(primitive_site SLICE_X67Y24 SLICEX internal 43)
	)
	(tile 178 96 INT_X42Y26 INT 1
		(primitive_site TIEOFF_X60Y52 TIEOFF internal 3)
	)
	(tile 178 97 INT_INTERFACE_X42Y26 INT_INTERFACE 0
	)
	(tile 178 98 MCB_CAP_INT_X42Y26 MCB_CAP_INT 0
	)
	(tile 178 99 IOI_RTERM_X99Y30 IOI_RTERM 0
	)
	(tile 178 100 EMP_RIOB_X42Y26 EMP_RIOB 0
	)
	(tile 179 0 LIOB_X0Y25 LIOB 2
		(primitive_site T8 IOBM bonded 8)
		(primitive_site R7 IOBS bonded 8)
	)
	(tile 179 1 IOI_LTERM_X1Y29 IOI_LTERM 0
	)
	(tile 179 2 LIOI_INT_X0Y25 LIOI_INT 1
		(primitive_site TIEOFF_X0Y50 TIEOFF internal 3)
	)
	(tile 179 3 LIOI_X0Y25 LIOI 7
		(primitive_site OLOGIC_X0Y26 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y26 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y26 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y27 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y27 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y27 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y50 TIEOFF internal 3)
	)
	(tile 179 4 MCB_CAP_INT_X0Y25 MCB_CAP_INT 0
	)
	(tile 179 5 INT_X1Y25 INT 1
		(primitive_site TIEOFF_X2Y50 TIEOFF internal 3)
	)
	(tile 179 6 CLEXL_X1Y25 CLEXL 2
		(primitive_site SLICE_X0Y23 SLICEL internal 45)
		(primitive_site SLICE_X1Y23 SLICEX internal 43)
	)
	(tile 179 7 INT_X2Y25 INT 1
		(primitive_site TIEOFF_X4Y50 TIEOFF internal 3)
	)
	(tile 179 8 CLEXM_X2Y25 CLEXM 2
		(primitive_site SLICE_X2Y23 SLICEM internal 50)
		(primitive_site SLICE_X3Y23 SLICEX internal 43)
	)
	(tile 179 9 INT_BRAM_X3Y25 INT_BRAM 1
		(primitive_site TIEOFF_X6Y50 TIEOFF internal 3)
	)
	(tile 179 10 INT_INTERFACE_X3Y25 INT_INTERFACE 0
	)
	(tile 179 11 NULL_X11Y29 NULL 0
	)
	(tile 179 12 INT_X4Y25 INT 1
		(primitive_site TIEOFF_X7Y50 TIEOFF internal 3)
	)
	(tile 179 13 CLEXL_X4Y25 CLEXL 2
		(primitive_site SLICE_X4Y23 SLICEL internal 45)
		(primitive_site SLICE_X5Y23 SLICEX internal 43)
	)
	(tile 179 14 INT_X5Y25 INT 1
		(primitive_site TIEOFF_X9Y50 TIEOFF internal 3)
	)
	(tile 179 15 CLEXM_X5Y25 CLEXM 2
		(primitive_site SLICE_X6Y23 SLICEM internal 50)
		(primitive_site SLICE_X7Y23 SLICEX internal 43)
	)
	(tile 179 16 INT_X6Y25 INT 1
		(primitive_site TIEOFF_X11Y50 TIEOFF internal 3)
	)
	(tile 179 17 CLEXL_X6Y25 CLEXL 2
		(primitive_site SLICE_X8Y23 SLICEL internal 45)
		(primitive_site SLICE_X9Y23 SLICEX internal 43)
	)
	(tile 179 18 INT_X7Y25 INT 1
		(primitive_site TIEOFF_X13Y50 TIEOFF internal 3)
	)
	(tile 179 19 CLEXM_X7Y25 CLEXM 2
		(primitive_site SLICE_X10Y23 SLICEM internal 50)
		(primitive_site SLICE_X11Y23 SLICEX internal 43)
	)
	(tile 179 20 INT_X8Y25 INT 1
		(primitive_site TIEOFF_X15Y50 TIEOFF internal 3)
	)
	(tile 179 21 INT_INTERFACE_X8Y25 INT_INTERFACE 0
	)
	(tile 179 22 NULL_X22Y29 NULL 0
	)
	(tile 179 23 INT_X9Y25 INT 1
		(primitive_site TIEOFF_X16Y50 TIEOFF internal 3)
	)
	(tile 179 24 CLEXL_X9Y25 CLEXL 2
		(primitive_site SLICE_X12Y23 SLICEL internal 45)
		(primitive_site SLICE_X13Y23 SLICEX internal 43)
	)
	(tile 179 25 INT_X10Y25 INT 1
		(primitive_site TIEOFF_X17Y50 TIEOFF internal 3)
	)
	(tile 179 26 CLEXM_X10Y25 CLEXM 2
		(primitive_site SLICE_X14Y23 SLICEM internal 50)
		(primitive_site SLICE_X15Y23 SLICEX internal 43)
	)
	(tile 179 27 INT_X11Y25 INT 1
		(primitive_site TIEOFF_X18Y50 TIEOFF internal 3)
	)
	(tile 179 28 CLEXL_X11Y25 CLEXL 2
		(primitive_site SLICE_X16Y23 SLICEL internal 45)
		(primitive_site SLICE_X17Y23 SLICEX internal 43)
	)
	(tile 179 29 INT_X12Y25 INT 1
		(primitive_site TIEOFF_X19Y50 TIEOFF internal 3)
	)
	(tile 179 30 CLEXM_X12Y25 CLEXM 2
		(primitive_site SLICE_X18Y23 SLICEM internal 50)
		(primitive_site SLICE_X19Y23 SLICEX internal 43)
	)
	(tile 179 31 INT_X13Y25 INT 1
		(primitive_site TIEOFF_X20Y50 TIEOFF internal 3)
	)
	(tile 179 32 CLEXL_X13Y25 CLEXL 2
		(primitive_site SLICE_X20Y23 SLICEL internal 45)
		(primitive_site SLICE_X21Y23 SLICEX internal 43)
	)
	(tile 179 33 INT_BRAM_X14Y25 INT_BRAM 1
		(primitive_site TIEOFF_X21Y50 TIEOFF internal 3)
	)
	(tile 179 34 INT_INTERFACE_X14Y25 INT_INTERFACE 0
	)
	(tile 179 35 NULL_X35Y29 NULL 0
	)
	(tile 179 36 INT_X15Y25 INT 1
		(primitive_site TIEOFF_X22Y50 TIEOFF internal 3)
	)
	(tile 179 37 CLEXM_X15Y25 CLEXM 2
		(primitive_site SLICE_X22Y23 SLICEM internal 50)
		(primitive_site SLICE_X23Y23 SLICEX internal 43)
	)
	(tile 179 38 INT_X16Y25 INT 1
		(primitive_site TIEOFF_X23Y50 TIEOFF internal 3)
	)
	(tile 179 39 CLEXL_X16Y25 CLEXL 2
		(primitive_site SLICE_X24Y23 SLICEL internal 45)
		(primitive_site SLICE_X25Y23 SLICEX internal 43)
	)
	(tile 179 40 INT_X17Y25 INT 1
		(primitive_site TIEOFF_X24Y50 TIEOFF internal 3)
	)
	(tile 179 41 CLEXM_X17Y25 CLEXM 2
		(primitive_site SLICE_X26Y23 SLICEM internal 50)
		(primitive_site SLICE_X27Y23 SLICEX internal 43)
	)
	(tile 179 42 INT_X18Y25 INT 1
		(primitive_site TIEOFF_X25Y50 TIEOFF internal 3)
	)
	(tile 179 43 CLEXL_X18Y25 CLEXL 2
		(primitive_site SLICE_X28Y23 SLICEL internal 45)
		(primitive_site SLICE_X29Y23 SLICEX internal 43)
	)
	(tile 179 44 INT_X19Y25 INT 1
		(primitive_site TIEOFF_X26Y50 TIEOFF internal 3)
	)
	(tile 179 45 CLEXM_X19Y25 CLEXM 2
		(primitive_site SLICE_X30Y23 SLICEM internal 50)
		(primitive_site SLICE_X31Y23 SLICEX internal 43)
	)
	(tile 179 46 INT_X20Y25 INT 1
		(primitive_site TIEOFF_X28Y50 TIEOFF internal 3)
	)
	(tile 179 47 CLEXL_X20Y25 CLEXL 2
		(primitive_site SLICE_X32Y23 SLICEL internal 45)
		(primitive_site SLICE_X33Y23 SLICEX internal 43)
	)
	(tile 179 48 NULL_X48Y29 NULL 0
	)
	(tile 179 49 REG_V_X20Y25 REG_V 0
	)
	(tile 179 50 INT_X21Y25 INT 1
		(primitive_site TIEOFF_X31Y50 TIEOFF internal 3)
	)
	(tile 179 51 CLEXM_X21Y25 CLEXM 2
		(primitive_site SLICE_X34Y23 SLICEM internal 50)
		(primitive_site SLICE_X35Y23 SLICEX internal 43)
	)
	(tile 179 52 INT_X22Y25 INT 1
		(primitive_site TIEOFF_X33Y50 TIEOFF internal 3)
	)
	(tile 179 53 CLEXL_X22Y25 CLEXL 2
		(primitive_site SLICE_X36Y23 SLICEL internal 45)
		(primitive_site SLICE_X37Y23 SLICEX internal 43)
	)
	(tile 179 54 INT_X23Y25 INT 1
		(primitive_site TIEOFF_X35Y50 TIEOFF internal 3)
	)
	(tile 179 55 CLEXM_X23Y25 CLEXM 2
		(primitive_site SLICE_X38Y23 SLICEM internal 50)
		(primitive_site SLICE_X39Y23 SLICEX internal 43)
	)
	(tile 179 56 INT_X24Y25 INT 1
		(primitive_site TIEOFF_X36Y50 TIEOFF internal 3)
	)
	(tile 179 57 CLEXL_X24Y25 CLEXL 2
		(primitive_site SLICE_X40Y23 SLICEL internal 45)
		(primitive_site SLICE_X41Y23 SLICEX internal 43)
	)
	(tile 179 58 INT_X25Y25 INT 1
		(primitive_site TIEOFF_X37Y50 TIEOFF internal 3)
	)
	(tile 179 59 CLEXM_X25Y25 CLEXM 2
		(primitive_site SLICE_X42Y23 SLICEM internal 50)
		(primitive_site SLICE_X43Y23 SLICEX internal 43)
	)
	(tile 179 60 INT_X26Y25 INT 1
		(primitive_site TIEOFF_X38Y50 TIEOFF internal 3)
	)
	(tile 179 61 CLEXL_X26Y25 CLEXL 2
		(primitive_site SLICE_X44Y23 SLICEL internal 45)
		(primitive_site SLICE_X45Y23 SLICEX internal 43)
	)
	(tile 179 62 INT_BRAM_X27Y25 INT_BRAM 1
		(primitive_site TIEOFF_X39Y50 TIEOFF internal 3)
	)
	(tile 179 63 INT_INTERFACE_X27Y25 INT_INTERFACE 0
	)
	(tile 179 64 NULL_X64Y29 NULL 0
	)
	(tile 179 65 INT_X28Y25 INT 1
		(primitive_site TIEOFF_X40Y50 TIEOFF internal 3)
	)
	(tile 179 66 CLEXL_X28Y25 CLEXL 2
		(primitive_site SLICE_X46Y23 SLICEL internal 45)
		(primitive_site SLICE_X47Y23 SLICEX internal 43)
	)
	(tile 179 67 INT_X29Y25 INT 1
		(primitive_site TIEOFF_X41Y50 TIEOFF internal 3)
	)
	(tile 179 68 CLEXM_X29Y25 CLEXM 2
		(primitive_site SLICE_X48Y23 SLICEM internal 50)
		(primitive_site SLICE_X49Y23 SLICEX internal 43)
	)
	(tile 179 69 INT_X30Y25 INT 1
		(primitive_site TIEOFF_X42Y50 TIEOFF internal 3)
	)
	(tile 179 70 CLEXL_X30Y25 CLEXL 2
		(primitive_site SLICE_X50Y23 SLICEL internal 45)
		(primitive_site SLICE_X51Y23 SLICEX internal 43)
	)
	(tile 179 71 INT_X31Y25 INT 1
		(primitive_site TIEOFF_X43Y50 TIEOFF internal 3)
	)
	(tile 179 72 CLEXM_X31Y25 CLEXM 2
		(primitive_site SLICE_X52Y23 SLICEM internal 50)
		(primitive_site SLICE_X53Y23 SLICEX internal 43)
	)
	(tile 179 73 INT_X32Y25 INT 1
		(primitive_site TIEOFF_X44Y50 TIEOFF internal 3)
	)
	(tile 179 74 CLEXL_X32Y25 CLEXL 2
		(primitive_site SLICE_X54Y23 SLICEL internal 45)
		(primitive_site SLICE_X55Y23 SLICEX internal 43)
	)
	(tile 179 75 INT_X33Y25 INT 1
		(primitive_site TIEOFF_X45Y50 TIEOFF internal 3)
	)
	(tile 179 76 INT_INTERFACE_X33Y25 INT_INTERFACE 0
	)
	(tile 179 77 NULL_X77Y29 NULL 0
	)
	(tile 179 78 INT_X34Y25 INT 1
		(primitive_site TIEOFF_X46Y50 TIEOFF internal 3)
	)
	(tile 179 79 CLEXM_X34Y25 CLEXM 2
		(primitive_site SLICE_X56Y23 SLICEM internal 50)
		(primitive_site SLICE_X57Y23 SLICEX internal 43)
	)
	(tile 179 80 INT_X35Y25 INT 1
		(primitive_site TIEOFF_X48Y50 TIEOFF internal 3)
	)
	(tile 179 81 CLEXL_X35Y25 CLEXL 2
		(primitive_site SLICE_X58Y23 SLICEL internal 45)
		(primitive_site SLICE_X59Y23 SLICEX internal 43)
	)
	(tile 179 82 INT_X36Y25 INT 1
		(primitive_site TIEOFF_X50Y50 TIEOFF internal 3)
	)
	(tile 179 83 INT_INTERFACE_X36Y25 INT_INTERFACE 0
	)
	(tile 179 84 NULL_X84Y29 NULL 0
	)
	(tile 179 85 INT_X37Y25 INT 1
		(primitive_site TIEOFF_X51Y50 TIEOFF internal 3)
	)
	(tile 179 86 CLEXM_X37Y25 CLEXM 2
		(primitive_site SLICE_X60Y23 SLICEM internal 50)
		(primitive_site SLICE_X61Y23 SLICEX internal 43)
	)
	(tile 179 87 INT_X38Y25 INT 1
		(primitive_site TIEOFF_X53Y50 TIEOFF internal 3)
	)
	(tile 179 88 CLEXL_X38Y25 CLEXL 2
		(primitive_site SLICE_X62Y23 SLICEL internal 45)
		(primitive_site SLICE_X63Y23 SLICEX internal 43)
	)
	(tile 179 89 INT_BRAM_X39Y25 INT_BRAM 1
		(primitive_site TIEOFF_X55Y50 TIEOFF internal 3)
	)
	(tile 179 90 INT_INTERFACE_X39Y25 INT_INTERFACE 0
	)
	(tile 179 91 NULL_X91Y29 NULL 0
	)
	(tile 179 92 INT_X40Y25 INT 1
		(primitive_site TIEOFF_X56Y50 TIEOFF internal 3)
	)
	(tile 179 93 CLEXM_X40Y25 CLEXM 2
		(primitive_site SLICE_X64Y23 SLICEM internal 50)
		(primitive_site SLICE_X65Y23 SLICEX internal 43)
	)
	(tile 179 94 INT_X41Y25 INT 1
		(primitive_site TIEOFF_X58Y50 TIEOFF internal 3)
	)
	(tile 179 95 CLEXL_X41Y25 CLEXL 2
		(primitive_site SLICE_X66Y23 SLICEL internal 45)
		(primitive_site SLICE_X67Y23 SLICEX internal 43)
	)
	(tile 179 96 IOI_INT_X42Y25 IOI_INT 1
		(primitive_site TIEOFF_X60Y50 TIEOFF internal 3)
	)
	(tile 179 97 RIOI_X42Y25 RIOI 7
		(primitive_site OLOGIC_X17Y26 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y26 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y26 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y27 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y27 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y27 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y50 TIEOFF internal 3)
	)
	(tile 179 98 MCB_CAP_INT_X42Y25 MCB_CAP_INT 0
	)
	(tile 179 99 IOI_RTERM_X99Y29 IOI_RTERM 0
	)
	(tile 179 100 RIOB_X42Y25 RIOB 2
		(primitive_site V18 IOBS bonded 8)
		(primitive_site V17 IOBM bonded 8)
	)
	(tile 180 0 EMP_LIOB_X0Y28 EMP_LIOB 0
	)
	(tile 180 1 IOI_LTERM_X1Y28 IOI_LTERM 0
	)
	(tile 180 2 INT_X0Y24 INT 1
		(primitive_site TIEOFF_X0Y48 TIEOFF internal 3)
	)
	(tile 180 3 INT_INTERFACE_X0Y24 INT_INTERFACE 0
	)
	(tile 180 4 MCB_CAP_INT_X0Y24 MCB_CAP_INT 0
	)
	(tile 180 5 INT_X1Y24 INT 1
		(primitive_site TIEOFF_X2Y48 TIEOFF internal 3)
	)
	(tile 180 6 CLEXL_X1Y24 CLEXL 2
		(primitive_site SLICE_X0Y22 SLICEL internal 45)
		(primitive_site SLICE_X1Y22 SLICEX internal 43)
	)
	(tile 180 7 INT_X2Y24 INT 1
		(primitive_site TIEOFF_X4Y48 TIEOFF internal 3)
	)
	(tile 180 8 CLEXM_X2Y24 CLEXM 2
		(primitive_site SLICE_X2Y22 SLICEM internal 50)
		(primitive_site SLICE_X3Y22 SLICEX internal 43)
	)
	(tile 180 9 INT_BRAM_X3Y24 INT_BRAM 1
		(primitive_site TIEOFF_X6Y48 TIEOFF internal 3)
	)
	(tile 180 10 INT_INTERFACE_X3Y24 INT_INTERFACE 0
	)
	(tile 180 11 BRAMSITE2_X3Y24 BRAMSITE2 3
		(primitive_site RAMB16_X0Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y13 RAMB8BWER internal 110)
	)
	(tile 180 12 INT_X4Y24 INT 1
		(primitive_site TIEOFF_X7Y48 TIEOFF internal 3)
	)
	(tile 180 13 CLEXL_X4Y24 CLEXL 2
		(primitive_site SLICE_X4Y22 SLICEL internal 45)
		(primitive_site SLICE_X5Y22 SLICEX internal 43)
	)
	(tile 180 14 INT_X5Y24 INT 1
		(primitive_site TIEOFF_X9Y48 TIEOFF internal 3)
	)
	(tile 180 15 CLEXM_X5Y24 CLEXM 2
		(primitive_site SLICE_X6Y22 SLICEM internal 50)
		(primitive_site SLICE_X7Y22 SLICEX internal 43)
	)
	(tile 180 16 INT_X6Y24 INT 1
		(primitive_site TIEOFF_X11Y48 TIEOFF internal 3)
	)
	(tile 180 17 CLEXL_X6Y24 CLEXL 2
		(primitive_site SLICE_X8Y22 SLICEL internal 45)
		(primitive_site SLICE_X9Y22 SLICEX internal 43)
	)
	(tile 180 18 INT_X7Y24 INT 1
		(primitive_site TIEOFF_X13Y48 TIEOFF internal 3)
	)
	(tile 180 19 CLEXM_X7Y24 CLEXM 2
		(primitive_site SLICE_X10Y22 SLICEM internal 50)
		(primitive_site SLICE_X11Y22 SLICEX internal 43)
	)
	(tile 180 20 INT_X8Y24 INT 1
		(primitive_site TIEOFF_X15Y48 TIEOFF internal 3)
	)
	(tile 180 21 INT_INTERFACE_X8Y24 INT_INTERFACE 0
	)
	(tile 180 22 MACCSITE2_X8Y24 MACCSITE2 1
		(primitive_site DSP48_X0Y6 DSP48A1 internal 346)
	)
	(tile 180 23 INT_X9Y24 INT 1
		(primitive_site TIEOFF_X16Y48 TIEOFF internal 3)
	)
	(tile 180 24 CLEXL_X9Y24 CLEXL 2
		(primitive_site SLICE_X12Y22 SLICEL internal 45)
		(primitive_site SLICE_X13Y22 SLICEX internal 43)
	)
	(tile 180 25 INT_X10Y24 INT 1
		(primitive_site TIEOFF_X17Y48 TIEOFF internal 3)
	)
	(tile 180 26 CLEXM_X10Y24 CLEXM 2
		(primitive_site SLICE_X14Y22 SLICEM internal 50)
		(primitive_site SLICE_X15Y22 SLICEX internal 43)
	)
	(tile 180 27 INT_X11Y24 INT 1
		(primitive_site TIEOFF_X18Y48 TIEOFF internal 3)
	)
	(tile 180 28 CLEXL_X11Y24 CLEXL 2
		(primitive_site SLICE_X16Y22 SLICEL internal 45)
		(primitive_site SLICE_X17Y22 SLICEX internal 43)
	)
	(tile 180 29 INT_X12Y24 INT 1
		(primitive_site TIEOFF_X19Y48 TIEOFF internal 3)
	)
	(tile 180 30 CLEXM_X12Y24 CLEXM 2
		(primitive_site SLICE_X18Y22 SLICEM internal 50)
		(primitive_site SLICE_X19Y22 SLICEX internal 43)
	)
	(tile 180 31 INT_X13Y24 INT 1
		(primitive_site TIEOFF_X20Y48 TIEOFF internal 3)
	)
	(tile 180 32 CLEXL_X13Y24 CLEXL 2
		(primitive_site SLICE_X20Y22 SLICEL internal 45)
		(primitive_site SLICE_X21Y22 SLICEX internal 43)
	)
	(tile 180 33 INT_BRAM_X14Y24 INT_BRAM 1
		(primitive_site TIEOFF_X21Y48 TIEOFF internal 3)
	)
	(tile 180 34 INT_INTERFACE_X14Y24 INT_INTERFACE 0
	)
	(tile 180 35 BRAMSITE2_X14Y24 BRAMSITE2 3
		(primitive_site RAMB16_X1Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y13 RAMB8BWER internal 110)
	)
	(tile 180 36 INT_X15Y24 INT 1
		(primitive_site TIEOFF_X22Y48 TIEOFF internal 3)
	)
	(tile 180 37 CLEXM_X15Y24 CLEXM 2
		(primitive_site SLICE_X22Y22 SLICEM internal 50)
		(primitive_site SLICE_X23Y22 SLICEX internal 43)
	)
	(tile 180 38 INT_X16Y24 INT 1
		(primitive_site TIEOFF_X23Y48 TIEOFF internal 3)
	)
	(tile 180 39 CLEXL_X16Y24 CLEXL 2
		(primitive_site SLICE_X24Y22 SLICEL internal 45)
		(primitive_site SLICE_X25Y22 SLICEX internal 43)
	)
	(tile 180 40 INT_X17Y24 INT 1
		(primitive_site TIEOFF_X24Y48 TIEOFF internal 3)
	)
	(tile 180 41 CLEXM_X17Y24 CLEXM 2
		(primitive_site SLICE_X26Y22 SLICEM internal 50)
		(primitive_site SLICE_X27Y22 SLICEX internal 43)
	)
	(tile 180 42 INT_X18Y24 INT 1
		(primitive_site TIEOFF_X25Y48 TIEOFF internal 3)
	)
	(tile 180 43 CLEXL_X18Y24 CLEXL 2
		(primitive_site SLICE_X28Y22 SLICEL internal 45)
		(primitive_site SLICE_X29Y22 SLICEX internal 43)
	)
	(tile 180 44 INT_X19Y24 INT 1
		(primitive_site TIEOFF_X26Y48 TIEOFF internal 3)
	)
	(tile 180 45 CLEXM_X19Y24 CLEXM 2
		(primitive_site SLICE_X30Y22 SLICEM internal 50)
		(primitive_site SLICE_X31Y22 SLICEX internal 43)
	)
	(tile 180 46 IOI_INT_X20Y24 IOI_INT 1
		(primitive_site TIEOFF_X28Y48 TIEOFF internal 3)
	)
	(tile 180 47 INT_INTERFACE_IOI_X20Y24 INT_INTERFACE_IOI 0
	)
	(tile 180 48 CMT_PLL1_BOT_X20Y24 CMT_PLL1_BOT 2
		(primitive_site TIEOFF_X30Y49 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y0 PLL_ADV internal 99)
	)
	(tile 180 49 REG_V_X20Y24 REG_V 0
	)
	(tile 180 50 INT_X21Y24 INT 1
		(primitive_site TIEOFF_X31Y48 TIEOFF internal 3)
	)
	(tile 180 51 CLEXM_X21Y24 CLEXM 2
		(primitive_site SLICE_X34Y22 SLICEM internal 50)
		(primitive_site SLICE_X35Y22 SLICEX internal 43)
	)
	(tile 180 52 INT_X22Y24 INT 1
		(primitive_site TIEOFF_X33Y48 TIEOFF internal 3)
	)
	(tile 180 53 CLEXL_X22Y24 CLEXL 2
		(primitive_site SLICE_X36Y22 SLICEL internal 45)
		(primitive_site SLICE_X37Y22 SLICEX internal 43)
	)
	(tile 180 54 INT_X23Y24 INT 1
		(primitive_site TIEOFF_X35Y48 TIEOFF internal 3)
	)
	(tile 180 55 CLEXM_X23Y24 CLEXM 2
		(primitive_site SLICE_X38Y22 SLICEM internal 50)
		(primitive_site SLICE_X39Y22 SLICEX internal 43)
	)
	(tile 180 56 INT_X24Y24 INT 1
		(primitive_site TIEOFF_X36Y48 TIEOFF internal 3)
	)
	(tile 180 57 CLEXL_X24Y24 CLEXL 2
		(primitive_site SLICE_X40Y22 SLICEL internal 45)
		(primitive_site SLICE_X41Y22 SLICEX internal 43)
	)
	(tile 180 58 INT_X25Y24 INT 1
		(primitive_site TIEOFF_X37Y48 TIEOFF internal 3)
	)
	(tile 180 59 CLEXM_X25Y24 CLEXM 2
		(primitive_site SLICE_X42Y22 SLICEM internal 50)
		(primitive_site SLICE_X43Y22 SLICEX internal 43)
	)
	(tile 180 60 INT_X26Y24 INT 1
		(primitive_site TIEOFF_X38Y48 TIEOFF internal 3)
	)
	(tile 180 61 CLEXL_X26Y24 CLEXL 2
		(primitive_site SLICE_X44Y22 SLICEL internal 45)
		(primitive_site SLICE_X45Y22 SLICEX internal 43)
	)
	(tile 180 62 INT_BRAM_X27Y24 INT_BRAM 1
		(primitive_site TIEOFF_X39Y48 TIEOFF internal 3)
	)
	(tile 180 63 INT_INTERFACE_X27Y24 INT_INTERFACE 0
	)
	(tile 180 64 BRAMSITE2_X27Y24 BRAMSITE2 3
		(primitive_site RAMB16_X2Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y13 RAMB8BWER internal 110)
	)
	(tile 180 65 INT_X28Y24 INT 1
		(primitive_site TIEOFF_X40Y48 TIEOFF internal 3)
	)
	(tile 180 66 CLEXL_X28Y24 CLEXL 2
		(primitive_site SLICE_X46Y22 SLICEL internal 45)
		(primitive_site SLICE_X47Y22 SLICEX internal 43)
	)
	(tile 180 67 INT_X29Y24 INT 1
		(primitive_site TIEOFF_X41Y48 TIEOFF internal 3)
	)
	(tile 180 68 CLEXM_X29Y24 CLEXM 2
		(primitive_site SLICE_X48Y22 SLICEM internal 50)
		(primitive_site SLICE_X49Y22 SLICEX internal 43)
	)
	(tile 180 69 INT_X30Y24 INT 1
		(primitive_site TIEOFF_X42Y48 TIEOFF internal 3)
	)
	(tile 180 70 CLEXL_X30Y24 CLEXL 2
		(primitive_site SLICE_X50Y22 SLICEL internal 45)
		(primitive_site SLICE_X51Y22 SLICEX internal 43)
	)
	(tile 180 71 INT_X31Y24 INT 1
		(primitive_site TIEOFF_X43Y48 TIEOFF internal 3)
	)
	(tile 180 72 CLEXM_X31Y24 CLEXM 2
		(primitive_site SLICE_X52Y22 SLICEM internal 50)
		(primitive_site SLICE_X53Y22 SLICEX internal 43)
	)
	(tile 180 73 INT_X32Y24 INT 1
		(primitive_site TIEOFF_X44Y48 TIEOFF internal 3)
	)
	(tile 180 74 CLEXL_X32Y24 CLEXL 2
		(primitive_site SLICE_X54Y22 SLICEL internal 45)
		(primitive_site SLICE_X55Y22 SLICEX internal 43)
	)
	(tile 180 75 INT_X33Y24 INT 1
		(primitive_site TIEOFF_X45Y48 TIEOFF internal 3)
	)
	(tile 180 76 INT_INTERFACE_X33Y24 INT_INTERFACE 0
	)
	(tile 180 77 MACCSITE2_X33Y24 MACCSITE2 1
		(primitive_site DSP48_X1Y6 DSP48A1 internal 346)
	)
	(tile 180 78 INT_X34Y24 INT 1
		(primitive_site TIEOFF_X46Y48 TIEOFF internal 3)
	)
	(tile 180 79 CLEXM_X34Y24 CLEXM 2
		(primitive_site SLICE_X56Y22 SLICEM internal 50)
		(primitive_site SLICE_X57Y22 SLICEX internal 43)
	)
	(tile 180 80 INT_X35Y24 INT 1
		(primitive_site TIEOFF_X48Y48 TIEOFF internal 3)
	)
	(tile 180 81 CLEXL_X35Y24 CLEXL 2
		(primitive_site SLICE_X58Y22 SLICEL internal 45)
		(primitive_site SLICE_X59Y22 SLICEX internal 43)
	)
	(tile 180 82 INT_X36Y24 INT 1
		(primitive_site TIEOFF_X50Y48 TIEOFF internal 3)
	)
	(tile 180 83 INT_INTERFACE_X36Y24 INT_INTERFACE 0
	)
	(tile 180 84 MACCSITE2_X36Y24 MACCSITE2 1
		(primitive_site DSP48_X2Y6 DSP48A1 internal 346)
	)
	(tile 180 85 INT_X37Y24 INT 1
		(primitive_site TIEOFF_X51Y48 TIEOFF internal 3)
	)
	(tile 180 86 CLEXM_X37Y24 CLEXM 2
		(primitive_site SLICE_X60Y22 SLICEM internal 50)
		(primitive_site SLICE_X61Y22 SLICEX internal 43)
	)
	(tile 180 87 INT_X38Y24 INT 1
		(primitive_site TIEOFF_X53Y48 TIEOFF internal 3)
	)
	(tile 180 88 CLEXL_X38Y24 CLEXL 2
		(primitive_site SLICE_X62Y22 SLICEL internal 45)
		(primitive_site SLICE_X63Y22 SLICEX internal 43)
	)
	(tile 180 89 INT_BRAM_X39Y24 INT_BRAM 1
		(primitive_site TIEOFF_X55Y48 TIEOFF internal 3)
	)
	(tile 180 90 INT_INTERFACE_X39Y24 INT_INTERFACE 0
	)
	(tile 180 91 BRAMSITE2_X39Y24 BRAMSITE2 3
		(primitive_site RAMB16_X3Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y13 RAMB8BWER internal 110)
	)
	(tile 180 92 INT_X40Y24 INT 1
		(primitive_site TIEOFF_X56Y48 TIEOFF internal 3)
	)
	(tile 180 93 CLEXM_X40Y24 CLEXM 2
		(primitive_site SLICE_X64Y22 SLICEM internal 50)
		(primitive_site SLICE_X65Y22 SLICEX internal 43)
	)
	(tile 180 94 INT_X41Y24 INT 1
		(primitive_site TIEOFF_X58Y48 TIEOFF internal 3)
	)
	(tile 180 95 CLEXL_X41Y24 CLEXL 2
		(primitive_site SLICE_X66Y22 SLICEL internal 45)
		(primitive_site SLICE_X67Y22 SLICEX internal 43)
	)
	(tile 180 96 INT_X42Y24 INT 1
		(primitive_site TIEOFF_X60Y48 TIEOFF internal 3)
	)
	(tile 180 97 INT_INTERFACE_X42Y24 INT_INTERFACE 0
	)
	(tile 180 98 MCB_CAP_INT_X42Y24 MCB_CAP_INT 0
	)
	(tile 180 99 IOI_RTERM_X99Y28 IOI_RTERM 0
	)
	(tile 180 100 EMP_RIOB_X42Y24 EMP_RIOB 0
	)
	(tile 181 0 HCLK_IOIL_EMP_X0Y27 HCLK_IOIL_EMP 0
	)
	(tile 181 1 HCLK_IOI_LTERM_X1Y27 HCLK_IOI_LTERM 0
	)
	(tile 181 2 HCLK_IOIL_INT_FOLD_X0Y23 HCLK_IOIL_INT_FOLD 0
	)
	(tile 181 3 HCLK_IOIL_BOT_DN_X0Y23 HCLK_IOIL_BOT_DN 0
	)
	(tile 181 4 MCB_HCLK_X0Y23 MCB_HCLK 0
	)
	(tile 181 5 HCLK_CLB_XL_INT_FOLD_X1Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 6 HCLK_CLB_XL_CLE_FOLD_X1Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 7 HCLK_CLB_XM_INT_FOLD_X2Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 8 HCLK_CLB_XM_CLE_FOLD_X2Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y23 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y23 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 181 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y23 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 181 12 HCLK_CLB_XL_INT_FOLD_X4Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 13 HCLK_CLB_XL_CLE_FOLD_X4Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 14 HCLK_CLB_XM_INT_FOLD_X5Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 15 HCLK_CLB_XM_CLE_FOLD_X5Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 16 HCLK_CLB_XL_INT_FOLD_X6Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 17 HCLK_CLB_XL_CLE_FOLD_X6Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 18 HCLK_CLB_XM_INT_FOLD_X7Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 19 HCLK_CLB_XM_CLE_FOLD_X7Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y23 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y23 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 22 DSP_HCLK_GCLK_FOLD_X8Y23 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 181 23 HCLK_CLB_XL_INT_FOLD_X9Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 24 HCLK_CLB_XL_CLE_FOLD_X9Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 25 HCLK_CLB_XM_INT_FOLD_X10Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 26 HCLK_CLB_XM_CLE_FOLD_X10Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 27 HCLK_CLB_XL_INT_FOLD_X11Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 28 HCLK_CLB_XL_CLE_FOLD_X11Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 29 HCLK_CLB_XM_INT_FOLD_X12Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 30 HCLK_CLB_XM_CLE_FOLD_X12Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 31 HCLK_CLB_XL_INT_FOLD_X13Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 32 HCLK_CLB_XL_CLE_FOLD_X13Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 33 BRAM_HCLK_FEEDTHRU_FOLD_X14Y23 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 34 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X14Y23 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 181 35 HCLK_BRAM_FEEDTHRU_FOLD_X14Y23 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 181 36 HCLK_CLB_XM_INT_FOLD_X15Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 37 HCLK_CLB_XM_CLE_FOLD_X15Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 38 HCLK_CLB_XL_INT_FOLD_X16Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 39 HCLK_CLB_XL_CLE_FOLD_X16Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 40 HCLK_CLB_XM_INT_FOLD_X17Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 41 HCLK_CLB_XM_CLE_FOLD_X17Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 42 HCLK_CLB_XL_INT_FOLD_X18Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 43 HCLK_CLB_XL_CLE_FOLD_X18Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 44 HCLK_CLB_XM_INT_FOLD_X19Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 45 HCLK_CLB_XM_CLE_FOLD_X19Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 46 HCLK_CLB_XL_INT_FOLD_X20Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 47 HCLK_CLB_XL_CLE_FOLD_X20Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 48 NULL_X48Y27 NULL 0
	)
	(tile 181 49 REG_V_HCLK_X48Y27 REG_V_HCLK 32
		(primitive_site BUFH_X0Y63 BUFH internal 2)
		(primitive_site BUFH_X0Y62 BUFH internal 2)
		(primitive_site BUFH_X0Y61 BUFH internal 2)
		(primitive_site BUFH_X0Y60 BUFH internal 2)
		(primitive_site BUFH_X0Y59 BUFH internal 2)
		(primitive_site BUFH_X0Y58 BUFH internal 2)
		(primitive_site BUFH_X0Y57 BUFH internal 2)
		(primitive_site BUFH_X0Y56 BUFH internal 2)
		(primitive_site BUFH_X0Y55 BUFH internal 2)
		(primitive_site BUFH_X0Y54 BUFH internal 2)
		(primitive_site BUFH_X0Y53 BUFH internal 2)
		(primitive_site BUFH_X0Y52 BUFH internal 2)
		(primitive_site BUFH_X0Y51 BUFH internal 2)
		(primitive_site BUFH_X0Y50 BUFH internal 2)
		(primitive_site BUFH_X0Y49 BUFH internal 2)
		(primitive_site BUFH_X0Y48 BUFH internal 2)
		(primitive_site BUFH_X3Y47 BUFH internal 2)
		(primitive_site BUFH_X3Y46 BUFH internal 2)
		(primitive_site BUFH_X3Y45 BUFH internal 2)
		(primitive_site BUFH_X3Y44 BUFH internal 2)
		(primitive_site BUFH_X3Y43 BUFH internal 2)
		(primitive_site BUFH_X3Y42 BUFH internal 2)
		(primitive_site BUFH_X3Y41 BUFH internal 2)
		(primitive_site BUFH_X3Y40 BUFH internal 2)
		(primitive_site BUFH_X3Y39 BUFH internal 2)
		(primitive_site BUFH_X3Y38 BUFH internal 2)
		(primitive_site BUFH_X3Y37 BUFH internal 2)
		(primitive_site BUFH_X3Y36 BUFH internal 2)
		(primitive_site BUFH_X3Y35 BUFH internal 2)
		(primitive_site BUFH_X3Y34 BUFH internal 2)
		(primitive_site BUFH_X3Y33 BUFH internal 2)
		(primitive_site BUFH_X3Y32 BUFH internal 2)
	)
	(tile 181 50 HCLK_CLB_XM_INT_FOLD_X21Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 51 HCLK_CLB_XM_CLE_FOLD_X21Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 52 HCLK_CLB_XL_INT_FOLD_X22Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 53 HCLK_CLB_XL_CLE_FOLD_X22Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 54 HCLK_CLB_XM_INT_FOLD_X23Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 55 HCLK_CLB_XM_CLE_FOLD_X23Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 56 HCLK_CLB_XL_INT_FOLD_X24Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 57 HCLK_CLB_XL_CLE_FOLD_X24Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 58 HCLK_CLB_XM_INT_FOLD_X25Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 59 HCLK_CLB_XM_CLE_FOLD_X25Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 60 HCLK_CLB_XL_INT_FOLD_X26Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 61 HCLK_CLB_XL_CLE_FOLD_X26Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 62 BRAM_HCLK_FEEDTHRU_FOLD_X27Y23 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 63 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X27Y23 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 181 64 HCLK_BRAM_FEEDTHRU_FOLD_X27Y23 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 181 65 HCLK_CLB_XL_INT_FOLD_X28Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 66 HCLK_CLB_XL_CLE_FOLD_X28Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 67 HCLK_CLB_XM_INT_FOLD_X29Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 68 HCLK_CLB_XM_CLE_FOLD_X29Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 69 HCLK_CLB_XL_INT_FOLD_X30Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 70 HCLK_CLB_XL_CLE_FOLD_X30Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 71 HCLK_CLB_XM_INT_FOLD_X31Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 72 HCLK_CLB_XM_CLE_FOLD_X31Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 73 HCLK_CLB_XL_INT_FOLD_X32Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 74 HCLK_CLB_XL_CLE_FOLD_X32Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 75 DSP_INT_HCLK_FEEDTHRU_FOLD_X33Y23 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 76 DSP_CLB_HCLK_FEEDTHRU_FOLD_X33Y23 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 77 DSP_HCLK_GCLK_FOLD_X33Y23 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 181 78 HCLK_CLB_XM_INT_FOLD_X34Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 79 HCLK_CLB_XM_CLE_FOLD_X34Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 80 HCLK_CLB_XL_INT_FOLD_X35Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 81 HCLK_CLB_XL_CLE_FOLD_X35Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y23 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y23 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 84 DSP_HCLK_GCLK_NOFOLD_X36Y23 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 181 85 HCLK_CLB_XM_INT_FOLD_X37Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 86 HCLK_CLB_XM_CLE_FOLD_X37Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 87 HCLK_CLB_XL_INT_FOLD_X38Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 88 HCLK_CLB_XL_CLE_FOLD_X38Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y23 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 181 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y23 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 181 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y23 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 181 92 HCLK_CLB_XM_INT_FOLD_X40Y23 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 181 93 HCLK_CLB_XM_CLE_FOLD_X40Y23 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 181 94 HCLK_CLB_XL_INT_FOLD_X41Y23 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 181 95 HCLK_CLB_XL_CLE_FOLD_X41Y23 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 181 96 HCLK_IOIR_INT_FOLD_X42Y23 HCLK_IOIR_INT_FOLD 0
	)
	(tile 181 97 HCLK_IOIR_BOT_DN_X42Y23 HCLK_IOIR_BOT_DN 0
	)
	(tile 181 98 MCB_HCLK_X42Y23 MCB_HCLK 0
	)
	(tile 181 99 HCLK_IOI_RTERM_X99Y27 HCLK_IOI_RTERM 0
	)
	(tile 181 100 HCLK_IOIR_EMP_X99Y27 HCLK_IOIR_EMP 0
	)
	(tile 182 0 LIOB_X0Y23 LIOB 2
		(primitive_site U8 IOBM bonded 8)
		(primitive_site T7 IOBS bonded 8)
	)
	(tile 182 1 IOI_LTERM_X1Y26 IOI_LTERM 0
	)
	(tile 182 2 LIOI_INT_X0Y23 LIOI_INT 1
		(primitive_site TIEOFF_X0Y46 TIEOFF internal 3)
	)
	(tile 182 3 LIOI_X0Y23 LIOI 7
		(primitive_site OLOGIC_X0Y24 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y24 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y24 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y25 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y25 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y25 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y46 TIEOFF internal 3)
	)
	(tile 182 4 MCB_CAP_INT_X0Y23 MCB_CAP_INT 0
	)
	(tile 182 5 INT_X1Y23 INT 1
		(primitive_site TIEOFF_X2Y46 TIEOFF internal 3)
	)
	(tile 182 6 CLEXL_X1Y23 CLEXL 2
		(primitive_site SLICE_X0Y21 SLICEL internal 45)
		(primitive_site SLICE_X1Y21 SLICEX internal 43)
	)
	(tile 182 7 INT_X2Y23 INT 1
		(primitive_site TIEOFF_X4Y46 TIEOFF internal 3)
	)
	(tile 182 8 CLEXM_X2Y23 CLEXM 2
		(primitive_site SLICE_X2Y21 SLICEM internal 50)
		(primitive_site SLICE_X3Y21 SLICEX internal 43)
	)
	(tile 182 9 INT_BRAM_X3Y23 INT_BRAM 1
		(primitive_site TIEOFF_X6Y46 TIEOFF internal 3)
	)
	(tile 182 10 INT_INTERFACE_X3Y23 INT_INTERFACE 0
	)
	(tile 182 11 NULL_X11Y26 NULL 0
	)
	(tile 182 12 INT_X4Y23 INT 1
		(primitive_site TIEOFF_X7Y46 TIEOFF internal 3)
	)
	(tile 182 13 CLEXL_X4Y23 CLEXL 2
		(primitive_site SLICE_X4Y21 SLICEL internal 45)
		(primitive_site SLICE_X5Y21 SLICEX internal 43)
	)
	(tile 182 14 INT_X5Y23 INT 1
		(primitive_site TIEOFF_X9Y46 TIEOFF internal 3)
	)
	(tile 182 15 CLEXM_X5Y23 CLEXM 2
		(primitive_site SLICE_X6Y21 SLICEM internal 50)
		(primitive_site SLICE_X7Y21 SLICEX internal 43)
	)
	(tile 182 16 INT_X6Y23 INT 1
		(primitive_site TIEOFF_X11Y46 TIEOFF internal 3)
	)
	(tile 182 17 CLEXL_X6Y23 CLEXL 2
		(primitive_site SLICE_X8Y21 SLICEL internal 45)
		(primitive_site SLICE_X9Y21 SLICEX internal 43)
	)
	(tile 182 18 INT_X7Y23 INT 1
		(primitive_site TIEOFF_X13Y46 TIEOFF internal 3)
	)
	(tile 182 19 CLEXM_X7Y23 CLEXM 2
		(primitive_site SLICE_X10Y21 SLICEM internal 50)
		(primitive_site SLICE_X11Y21 SLICEX internal 43)
	)
	(tile 182 20 INT_X8Y23 INT 1
		(primitive_site TIEOFF_X15Y46 TIEOFF internal 3)
	)
	(tile 182 21 INT_INTERFACE_X8Y23 INT_INTERFACE 0
	)
	(tile 182 22 NULL_X22Y26 NULL 0
	)
	(tile 182 23 INT_X9Y23 INT 1
		(primitive_site TIEOFF_X16Y46 TIEOFF internal 3)
	)
	(tile 182 24 CLEXL_X9Y23 CLEXL 2
		(primitive_site SLICE_X12Y21 SLICEL internal 45)
		(primitive_site SLICE_X13Y21 SLICEX internal 43)
	)
	(tile 182 25 INT_X10Y23 INT 1
		(primitive_site TIEOFF_X17Y46 TIEOFF internal 3)
	)
	(tile 182 26 CLEXM_X10Y23 CLEXM 2
		(primitive_site SLICE_X14Y21 SLICEM internal 50)
		(primitive_site SLICE_X15Y21 SLICEX internal 43)
	)
	(tile 182 27 INT_X11Y23 INT 1
		(primitive_site TIEOFF_X18Y46 TIEOFF internal 3)
	)
	(tile 182 28 CLEXL_X11Y23 CLEXL 2
		(primitive_site SLICE_X16Y21 SLICEL internal 45)
		(primitive_site SLICE_X17Y21 SLICEX internal 43)
	)
	(tile 182 29 INT_X12Y23 INT 1
		(primitive_site TIEOFF_X19Y46 TIEOFF internal 3)
	)
	(tile 182 30 CLEXM_X12Y23 CLEXM 2
		(primitive_site SLICE_X18Y21 SLICEM internal 50)
		(primitive_site SLICE_X19Y21 SLICEX internal 43)
	)
	(tile 182 31 INT_X13Y23 INT 1
		(primitive_site TIEOFF_X20Y46 TIEOFF internal 3)
	)
	(tile 182 32 CLEXL_X13Y23 CLEXL 2
		(primitive_site SLICE_X20Y21 SLICEL internal 45)
		(primitive_site SLICE_X21Y21 SLICEX internal 43)
	)
	(tile 182 33 INT_BRAM_X14Y23 INT_BRAM 1
		(primitive_site TIEOFF_X21Y46 TIEOFF internal 3)
	)
	(tile 182 34 INT_INTERFACE_X14Y23 INT_INTERFACE 0
	)
	(tile 182 35 NULL_X35Y26 NULL 0
	)
	(tile 182 36 INT_X15Y23 INT 1
		(primitive_site TIEOFF_X22Y46 TIEOFF internal 3)
	)
	(tile 182 37 CLEXM_X15Y23 CLEXM 2
		(primitive_site SLICE_X22Y21 SLICEM internal 50)
		(primitive_site SLICE_X23Y21 SLICEX internal 43)
	)
	(tile 182 38 INT_X16Y23 INT 1
		(primitive_site TIEOFF_X23Y46 TIEOFF internal 3)
	)
	(tile 182 39 CLEXL_X16Y23 CLEXL 2
		(primitive_site SLICE_X24Y21 SLICEL internal 45)
		(primitive_site SLICE_X25Y21 SLICEX internal 43)
	)
	(tile 182 40 INT_X17Y23 INT 1
		(primitive_site TIEOFF_X24Y46 TIEOFF internal 3)
	)
	(tile 182 41 CLEXM_X17Y23 CLEXM 2
		(primitive_site SLICE_X26Y21 SLICEM internal 50)
		(primitive_site SLICE_X27Y21 SLICEX internal 43)
	)
	(tile 182 42 INT_X18Y23 INT 1
		(primitive_site TIEOFF_X25Y46 TIEOFF internal 3)
	)
	(tile 182 43 CLEXL_X18Y23 CLEXL 2
		(primitive_site SLICE_X28Y21 SLICEL internal 45)
		(primitive_site SLICE_X29Y21 SLICEX internal 43)
	)
	(tile 182 44 INT_X19Y23 INT 1
		(primitive_site TIEOFF_X26Y46 TIEOFF internal 3)
	)
	(tile 182 45 CLEXM_X19Y23 CLEXM 2
		(primitive_site SLICE_X30Y21 SLICEM internal 50)
		(primitive_site SLICE_X31Y21 SLICEX internal 43)
	)
	(tile 182 46 INT_X20Y23 INT 1
		(primitive_site TIEOFF_X28Y46 TIEOFF internal 3)
	)
	(tile 182 47 INT_INTERFACE_CARRY_X20Y23 INT_INTERFACE_CARRY 0
	)
	(tile 182 48 NULL_X48Y26 NULL 0
	)
	(tile 182 49 REG_V_MEMB_BOT_X20Y23 REG_V_MEMB_BOT 0
	)
	(tile 182 50 INT_X21Y23 INT 1
		(primitive_site TIEOFF_X31Y46 TIEOFF internal 3)
	)
	(tile 182 51 CLEXM_X21Y23 CLEXM 2
		(primitive_site SLICE_X34Y21 SLICEM internal 50)
		(primitive_site SLICE_X35Y21 SLICEX internal 43)
	)
	(tile 182 52 INT_X22Y23 INT 1
		(primitive_site TIEOFF_X33Y46 TIEOFF internal 3)
	)
	(tile 182 53 CLEXL_X22Y23 CLEXL 2
		(primitive_site SLICE_X36Y21 SLICEL internal 45)
		(primitive_site SLICE_X37Y21 SLICEX internal 43)
	)
	(tile 182 54 INT_X23Y23 INT 1
		(primitive_site TIEOFF_X35Y46 TIEOFF internal 3)
	)
	(tile 182 55 CLEXM_X23Y23 CLEXM 2
		(primitive_site SLICE_X38Y21 SLICEM internal 50)
		(primitive_site SLICE_X39Y21 SLICEX internal 43)
	)
	(tile 182 56 INT_X24Y23 INT 1
		(primitive_site TIEOFF_X36Y46 TIEOFF internal 3)
	)
	(tile 182 57 CLEXL_X24Y23 CLEXL 2
		(primitive_site SLICE_X40Y21 SLICEL internal 45)
		(primitive_site SLICE_X41Y21 SLICEX internal 43)
	)
	(tile 182 58 INT_X25Y23 INT 1
		(primitive_site TIEOFF_X37Y46 TIEOFF internal 3)
	)
	(tile 182 59 CLEXM_X25Y23 CLEXM 2
		(primitive_site SLICE_X42Y21 SLICEM internal 50)
		(primitive_site SLICE_X43Y21 SLICEX internal 43)
	)
	(tile 182 60 INT_X26Y23 INT 1
		(primitive_site TIEOFF_X38Y46 TIEOFF internal 3)
	)
	(tile 182 61 CLEXL_X26Y23 CLEXL 2
		(primitive_site SLICE_X44Y21 SLICEL internal 45)
		(primitive_site SLICE_X45Y21 SLICEX internal 43)
	)
	(tile 182 62 INT_BRAM_X27Y23 INT_BRAM 1
		(primitive_site TIEOFF_X39Y46 TIEOFF internal 3)
	)
	(tile 182 63 INT_INTERFACE_X27Y23 INT_INTERFACE 0
	)
	(tile 182 64 NULL_X64Y26 NULL 0
	)
	(tile 182 65 INT_X28Y23 INT 1
		(primitive_site TIEOFF_X40Y46 TIEOFF internal 3)
	)
	(tile 182 66 CLEXL_X28Y23 CLEXL 2
		(primitive_site SLICE_X46Y21 SLICEL internal 45)
		(primitive_site SLICE_X47Y21 SLICEX internal 43)
	)
	(tile 182 67 INT_X29Y23 INT 1
		(primitive_site TIEOFF_X41Y46 TIEOFF internal 3)
	)
	(tile 182 68 CLEXM_X29Y23 CLEXM 2
		(primitive_site SLICE_X48Y21 SLICEM internal 50)
		(primitive_site SLICE_X49Y21 SLICEX internal 43)
	)
	(tile 182 69 INT_X30Y23 INT 1
		(primitive_site TIEOFF_X42Y46 TIEOFF internal 3)
	)
	(tile 182 70 CLEXL_X30Y23 CLEXL 2
		(primitive_site SLICE_X50Y21 SLICEL internal 45)
		(primitive_site SLICE_X51Y21 SLICEX internal 43)
	)
	(tile 182 71 INT_X31Y23 INT 1
		(primitive_site TIEOFF_X43Y46 TIEOFF internal 3)
	)
	(tile 182 72 CLEXM_X31Y23 CLEXM 2
		(primitive_site SLICE_X52Y21 SLICEM internal 50)
		(primitive_site SLICE_X53Y21 SLICEX internal 43)
	)
	(tile 182 73 INT_X32Y23 INT 1
		(primitive_site TIEOFF_X44Y46 TIEOFF internal 3)
	)
	(tile 182 74 CLEXL_X32Y23 CLEXL 2
		(primitive_site SLICE_X54Y21 SLICEL internal 45)
		(primitive_site SLICE_X55Y21 SLICEX internal 43)
	)
	(tile 182 75 INT_X33Y23 INT 1
		(primitive_site TIEOFF_X45Y46 TIEOFF internal 3)
	)
	(tile 182 76 INT_INTERFACE_X33Y23 INT_INTERFACE 0
	)
	(tile 182 77 NULL_X77Y26 NULL 0
	)
	(tile 182 78 INT_X34Y23 INT 1
		(primitive_site TIEOFF_X46Y46 TIEOFF internal 3)
	)
	(tile 182 79 CLEXM_X34Y23 CLEXM 2
		(primitive_site SLICE_X56Y21 SLICEM internal 50)
		(primitive_site SLICE_X57Y21 SLICEX internal 43)
	)
	(tile 182 80 INT_X35Y23 INT 1
		(primitive_site TIEOFF_X48Y46 TIEOFF internal 3)
	)
	(tile 182 81 CLEXL_X35Y23 CLEXL 2
		(primitive_site SLICE_X58Y21 SLICEL internal 45)
		(primitive_site SLICE_X59Y21 SLICEX internal 43)
	)
	(tile 182 82 INT_X36Y23 INT 1
		(primitive_site TIEOFF_X50Y46 TIEOFF internal 3)
	)
	(tile 182 83 INT_INTERFACE_X36Y23 INT_INTERFACE 0
	)
	(tile 182 84 NULL_X84Y26 NULL 0
	)
	(tile 182 85 INT_X37Y23 INT 1
		(primitive_site TIEOFF_X51Y46 TIEOFF internal 3)
	)
	(tile 182 86 CLEXM_X37Y23 CLEXM 2
		(primitive_site SLICE_X60Y21 SLICEM internal 50)
		(primitive_site SLICE_X61Y21 SLICEX internal 43)
	)
	(tile 182 87 INT_X38Y23 INT 1
		(primitive_site TIEOFF_X53Y46 TIEOFF internal 3)
	)
	(tile 182 88 CLEXL_X38Y23 CLEXL 2
		(primitive_site SLICE_X62Y21 SLICEL internal 45)
		(primitive_site SLICE_X63Y21 SLICEX internal 43)
	)
	(tile 182 89 INT_BRAM_X39Y23 INT_BRAM 1
		(primitive_site TIEOFF_X55Y46 TIEOFF internal 3)
	)
	(tile 182 90 INT_INTERFACE_X39Y23 INT_INTERFACE 0
	)
	(tile 182 91 NULL_X91Y26 NULL 0
	)
	(tile 182 92 INT_X40Y23 INT 1
		(primitive_site TIEOFF_X56Y46 TIEOFF internal 3)
	)
	(tile 182 93 CLEXM_X40Y23 CLEXM 2
		(primitive_site SLICE_X64Y21 SLICEM internal 50)
		(primitive_site SLICE_X65Y21 SLICEX internal 43)
	)
	(tile 182 94 INT_X41Y23 INT 1
		(primitive_site TIEOFF_X58Y46 TIEOFF internal 3)
	)
	(tile 182 95 CLEXL_X41Y23 CLEXL 2
		(primitive_site SLICE_X66Y21 SLICEL internal 45)
		(primitive_site SLICE_X67Y21 SLICEX internal 43)
	)
	(tile 182 96 INT_X42Y23 INT 1
		(primitive_site TIEOFF_X60Y46 TIEOFF internal 3)
	)
	(tile 182 97 INT_INTERFACE_X42Y23 INT_INTERFACE 0
	)
	(tile 182 98 MCB_CAP_INT_X42Y23 MCB_CAP_INT 0
	)
	(tile 182 99 IOI_RTERM_X99Y26 IOI_RTERM 0
	)
	(tile 182 100 EMP_RIOB_X42Y23 EMP_RIOB 0
	)
	(tile 183 0 EMP_LIOB_X0Y25 EMP_LIOB 0
	)
	(tile 183 1 IOI_LTERM_X1Y25 IOI_LTERM 0
	)
	(tile 183 2 INT_X0Y22 INT 1
		(primitive_site TIEOFF_X0Y44 TIEOFF internal 3)
	)
	(tile 183 3 INT_INTERFACE_X0Y22 INT_INTERFACE 0
	)
	(tile 183 4 MCB_CAP_INT_X0Y22 MCB_CAP_INT 0
	)
	(tile 183 5 INT_X1Y22 INT 1
		(primitive_site TIEOFF_X2Y44 TIEOFF internal 3)
	)
	(tile 183 6 CLEXL_X1Y22 CLEXL 2
		(primitive_site SLICE_X0Y20 SLICEL internal 45)
		(primitive_site SLICE_X1Y20 SLICEX internal 43)
	)
	(tile 183 7 INT_X2Y22 INT 1
		(primitive_site TIEOFF_X4Y44 TIEOFF internal 3)
	)
	(tile 183 8 CLEXM_X2Y22 CLEXM 2
		(primitive_site SLICE_X2Y20 SLICEM internal 50)
		(primitive_site SLICE_X3Y20 SLICEX internal 43)
	)
	(tile 183 9 INT_BRAM_X3Y22 INT_BRAM 1
		(primitive_site TIEOFF_X6Y44 TIEOFF internal 3)
	)
	(tile 183 10 INT_INTERFACE_X3Y22 INT_INTERFACE 0
	)
	(tile 183 11 NULL_X11Y25 NULL 0
	)
	(tile 183 12 INT_X4Y22 INT 1
		(primitive_site TIEOFF_X7Y44 TIEOFF internal 3)
	)
	(tile 183 13 CLEXL_X4Y22 CLEXL 2
		(primitive_site SLICE_X4Y20 SLICEL internal 45)
		(primitive_site SLICE_X5Y20 SLICEX internal 43)
	)
	(tile 183 14 INT_X5Y22 INT 1
		(primitive_site TIEOFF_X9Y44 TIEOFF internal 3)
	)
	(tile 183 15 CLEXM_X5Y22 CLEXM 2
		(primitive_site SLICE_X6Y20 SLICEM internal 50)
		(primitive_site SLICE_X7Y20 SLICEX internal 43)
	)
	(tile 183 16 INT_X6Y22 INT 1
		(primitive_site TIEOFF_X11Y44 TIEOFF internal 3)
	)
	(tile 183 17 CLEXL_X6Y22 CLEXL 2
		(primitive_site SLICE_X8Y20 SLICEL internal 45)
		(primitive_site SLICE_X9Y20 SLICEX internal 43)
	)
	(tile 183 18 INT_X7Y22 INT 1
		(primitive_site TIEOFF_X13Y44 TIEOFF internal 3)
	)
	(tile 183 19 CLEXM_X7Y22 CLEXM 2
		(primitive_site SLICE_X10Y20 SLICEM internal 50)
		(primitive_site SLICE_X11Y20 SLICEX internal 43)
	)
	(tile 183 20 INT_X8Y22 INT 1
		(primitive_site TIEOFF_X15Y44 TIEOFF internal 3)
	)
	(tile 183 21 INT_INTERFACE_X8Y22 INT_INTERFACE 0
	)
	(tile 183 22 NULL_X22Y25 NULL 0
	)
	(tile 183 23 INT_X9Y22 INT 1
		(primitive_site TIEOFF_X16Y44 TIEOFF internal 3)
	)
	(tile 183 24 CLEXL_X9Y22 CLEXL 2
		(primitive_site SLICE_X12Y20 SLICEL internal 45)
		(primitive_site SLICE_X13Y20 SLICEX internal 43)
	)
	(tile 183 25 INT_X10Y22 INT 1
		(primitive_site TIEOFF_X17Y44 TIEOFF internal 3)
	)
	(tile 183 26 CLEXM_X10Y22 CLEXM 2
		(primitive_site SLICE_X14Y20 SLICEM internal 50)
		(primitive_site SLICE_X15Y20 SLICEX internal 43)
	)
	(tile 183 27 INT_X11Y22 INT 1
		(primitive_site TIEOFF_X18Y44 TIEOFF internal 3)
	)
	(tile 183 28 CLEXL_X11Y22 CLEXL 2
		(primitive_site SLICE_X16Y20 SLICEL internal 45)
		(primitive_site SLICE_X17Y20 SLICEX internal 43)
	)
	(tile 183 29 INT_X12Y22 INT 1
		(primitive_site TIEOFF_X19Y44 TIEOFF internal 3)
	)
	(tile 183 30 CLEXM_X12Y22 CLEXM 2
		(primitive_site SLICE_X18Y20 SLICEM internal 50)
		(primitive_site SLICE_X19Y20 SLICEX internal 43)
	)
	(tile 183 31 INT_X13Y22 INT 1
		(primitive_site TIEOFF_X20Y44 TIEOFF internal 3)
	)
	(tile 183 32 CLEXL_X13Y22 CLEXL 2
		(primitive_site SLICE_X20Y20 SLICEL internal 45)
		(primitive_site SLICE_X21Y20 SLICEX internal 43)
	)
	(tile 183 33 INT_BRAM_X14Y22 INT_BRAM 1
		(primitive_site TIEOFF_X21Y44 TIEOFF internal 3)
	)
	(tile 183 34 INT_INTERFACE_X14Y22 INT_INTERFACE 0
	)
	(tile 183 35 NULL_X35Y25 NULL 0
	)
	(tile 183 36 INT_X15Y22 INT 1
		(primitive_site TIEOFF_X22Y44 TIEOFF internal 3)
	)
	(tile 183 37 CLEXM_X15Y22 CLEXM 2
		(primitive_site SLICE_X22Y20 SLICEM internal 50)
		(primitive_site SLICE_X23Y20 SLICEX internal 43)
	)
	(tile 183 38 INT_X16Y22 INT 1
		(primitive_site TIEOFF_X23Y44 TIEOFF internal 3)
	)
	(tile 183 39 CLEXL_X16Y22 CLEXL 2
		(primitive_site SLICE_X24Y20 SLICEL internal 45)
		(primitive_site SLICE_X25Y20 SLICEX internal 43)
	)
	(tile 183 40 INT_X17Y22 INT 1
		(primitive_site TIEOFF_X24Y44 TIEOFF internal 3)
	)
	(tile 183 41 CLEXM_X17Y22 CLEXM 2
		(primitive_site SLICE_X26Y20 SLICEM internal 50)
		(primitive_site SLICE_X27Y20 SLICEX internal 43)
	)
	(tile 183 42 INT_X18Y22 INT 1
		(primitive_site TIEOFF_X25Y44 TIEOFF internal 3)
	)
	(tile 183 43 CLEXL_X18Y22 CLEXL 2
		(primitive_site SLICE_X28Y20 SLICEL internal 45)
		(primitive_site SLICE_X29Y20 SLICEX internal 43)
	)
	(tile 183 44 INT_X19Y22 INT 1
		(primitive_site TIEOFF_X26Y44 TIEOFF internal 3)
	)
	(tile 183 45 CLEXM_X19Y22 CLEXM 2
		(primitive_site SLICE_X30Y20 SLICEM internal 50)
		(primitive_site SLICE_X31Y20 SLICEX internal 43)
	)
	(tile 183 46 INT_X20Y22 INT 1
		(primitive_site TIEOFF_X28Y44 TIEOFF internal 3)
	)
	(tile 183 47 CLEXL_X20Y22 CLEXL 2
		(primitive_site SLICE_X32Y20 SLICEL internal 45)
		(primitive_site SLICE_X33Y20 SLICEX internal 43)
	)
	(tile 183 48 NULL_X48Y25 NULL 0
	)
	(tile 183 49 REG_V_X20Y22 REG_V 0
	)
	(tile 183 50 INT_X21Y22 INT 1
		(primitive_site TIEOFF_X31Y44 TIEOFF internal 3)
	)
	(tile 183 51 CLEXM_X21Y22 CLEXM 2
		(primitive_site SLICE_X34Y20 SLICEM internal 50)
		(primitive_site SLICE_X35Y20 SLICEX internal 43)
	)
	(tile 183 52 INT_X22Y22 INT 1
		(primitive_site TIEOFF_X33Y44 TIEOFF internal 3)
	)
	(tile 183 53 CLEXL_X22Y22 CLEXL 2
		(primitive_site SLICE_X36Y20 SLICEL internal 45)
		(primitive_site SLICE_X37Y20 SLICEX internal 43)
	)
	(tile 183 54 INT_X23Y22 INT 1
		(primitive_site TIEOFF_X35Y44 TIEOFF internal 3)
	)
	(tile 183 55 CLEXM_X23Y22 CLEXM 2
		(primitive_site SLICE_X38Y20 SLICEM internal 50)
		(primitive_site SLICE_X39Y20 SLICEX internal 43)
	)
	(tile 183 56 INT_X24Y22 INT 1
		(primitive_site TIEOFF_X36Y44 TIEOFF internal 3)
	)
	(tile 183 57 CLEXL_X24Y22 CLEXL 2
		(primitive_site SLICE_X40Y20 SLICEL internal 45)
		(primitive_site SLICE_X41Y20 SLICEX internal 43)
	)
	(tile 183 58 INT_X25Y22 INT 1
		(primitive_site TIEOFF_X37Y44 TIEOFF internal 3)
	)
	(tile 183 59 CLEXM_X25Y22 CLEXM 2
		(primitive_site SLICE_X42Y20 SLICEM internal 50)
		(primitive_site SLICE_X43Y20 SLICEX internal 43)
	)
	(tile 183 60 INT_X26Y22 INT 1
		(primitive_site TIEOFF_X38Y44 TIEOFF internal 3)
	)
	(tile 183 61 CLEXL_X26Y22 CLEXL 2
		(primitive_site SLICE_X44Y20 SLICEL internal 45)
		(primitive_site SLICE_X45Y20 SLICEX internal 43)
	)
	(tile 183 62 INT_BRAM_X27Y22 INT_BRAM 1
		(primitive_site TIEOFF_X39Y44 TIEOFF internal 3)
	)
	(tile 183 63 INT_INTERFACE_X27Y22 INT_INTERFACE 0
	)
	(tile 183 64 NULL_X64Y25 NULL 0
	)
	(tile 183 65 INT_X28Y22 INT 1
		(primitive_site TIEOFF_X40Y44 TIEOFF internal 3)
	)
	(tile 183 66 CLEXL_X28Y22 CLEXL 2
		(primitive_site SLICE_X46Y20 SLICEL internal 45)
		(primitive_site SLICE_X47Y20 SLICEX internal 43)
	)
	(tile 183 67 INT_X29Y22 INT 1
		(primitive_site TIEOFF_X41Y44 TIEOFF internal 3)
	)
	(tile 183 68 CLEXM_X29Y22 CLEXM 2
		(primitive_site SLICE_X48Y20 SLICEM internal 50)
		(primitive_site SLICE_X49Y20 SLICEX internal 43)
	)
	(tile 183 69 INT_X30Y22 INT 1
		(primitive_site TIEOFF_X42Y44 TIEOFF internal 3)
	)
	(tile 183 70 CLEXL_X30Y22 CLEXL 2
		(primitive_site SLICE_X50Y20 SLICEL internal 45)
		(primitive_site SLICE_X51Y20 SLICEX internal 43)
	)
	(tile 183 71 INT_X31Y22 INT 1
		(primitive_site TIEOFF_X43Y44 TIEOFF internal 3)
	)
	(tile 183 72 CLEXM_X31Y22 CLEXM 2
		(primitive_site SLICE_X52Y20 SLICEM internal 50)
		(primitive_site SLICE_X53Y20 SLICEX internal 43)
	)
	(tile 183 73 INT_X32Y22 INT 1
		(primitive_site TIEOFF_X44Y44 TIEOFF internal 3)
	)
	(tile 183 74 CLEXL_X32Y22 CLEXL 2
		(primitive_site SLICE_X54Y20 SLICEL internal 45)
		(primitive_site SLICE_X55Y20 SLICEX internal 43)
	)
	(tile 183 75 INT_X33Y22 INT 1
		(primitive_site TIEOFF_X45Y44 TIEOFF internal 3)
	)
	(tile 183 76 INT_INTERFACE_X33Y22 INT_INTERFACE 0
	)
	(tile 183 77 NULL_X77Y25 NULL 0
	)
	(tile 183 78 INT_X34Y22 INT 1
		(primitive_site TIEOFF_X46Y44 TIEOFF internal 3)
	)
	(tile 183 79 CLEXM_X34Y22 CLEXM 2
		(primitive_site SLICE_X56Y20 SLICEM internal 50)
		(primitive_site SLICE_X57Y20 SLICEX internal 43)
	)
	(tile 183 80 INT_X35Y22 INT 1
		(primitive_site TIEOFF_X48Y44 TIEOFF internal 3)
	)
	(tile 183 81 CLEXL_X35Y22 CLEXL 2
		(primitive_site SLICE_X58Y20 SLICEL internal 45)
		(primitive_site SLICE_X59Y20 SLICEX internal 43)
	)
	(tile 183 82 INT_X36Y22 INT 1
		(primitive_site TIEOFF_X50Y44 TIEOFF internal 3)
	)
	(tile 183 83 INT_INTERFACE_X36Y22 INT_INTERFACE 0
	)
	(tile 183 84 NULL_X84Y25 NULL 0
	)
	(tile 183 85 INT_X37Y22 INT 1
		(primitive_site TIEOFF_X51Y44 TIEOFF internal 3)
	)
	(tile 183 86 CLEXM_X37Y22 CLEXM 2
		(primitive_site SLICE_X60Y20 SLICEM internal 50)
		(primitive_site SLICE_X61Y20 SLICEX internal 43)
	)
	(tile 183 87 INT_X38Y22 INT 1
		(primitive_site TIEOFF_X53Y44 TIEOFF internal 3)
	)
	(tile 183 88 CLEXL_X38Y22 CLEXL 2
		(primitive_site SLICE_X62Y20 SLICEL internal 45)
		(primitive_site SLICE_X63Y20 SLICEX internal 43)
	)
	(tile 183 89 INT_BRAM_X39Y22 INT_BRAM 1
		(primitive_site TIEOFF_X55Y44 TIEOFF internal 3)
	)
	(tile 183 90 INT_INTERFACE_X39Y22 INT_INTERFACE 0
	)
	(tile 183 91 NULL_X91Y25 NULL 0
	)
	(tile 183 92 INT_X40Y22 INT 1
		(primitive_site TIEOFF_X56Y44 TIEOFF internal 3)
	)
	(tile 183 93 CLEXM_X40Y22 CLEXM 2
		(primitive_site SLICE_X64Y20 SLICEM internal 50)
		(primitive_site SLICE_X65Y20 SLICEX internal 43)
	)
	(tile 183 94 INT_X41Y22 INT 1
		(primitive_site TIEOFF_X58Y44 TIEOFF internal 3)
	)
	(tile 183 95 CLEXL_X41Y22 CLEXL 2
		(primitive_site SLICE_X66Y20 SLICEL internal 45)
		(primitive_site SLICE_X67Y20 SLICEX internal 43)
	)
	(tile 183 96 IOI_INT_X42Y22 IOI_INT 1
		(primitive_site TIEOFF_X60Y44 TIEOFF internal 3)
	)
	(tile 183 97 RIOI_X42Y22 RIOI 7
		(primitive_site OLOGIC_X17Y22 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y22 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y22 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X17Y23 OLOGIC2 internal 27)
		(primitive_site IODELAY_X17Y23 IODELAY2 internal 29)
		(primitive_site ILOGIC_X17Y23 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X61Y44 TIEOFF internal 3)
	)
	(tile 183 98 MCB_CAP_INT_X42Y22 MCB_CAP_INT 0
	)
	(tile 183 99 IOI_RTERM_X99Y25 IOI_RTERM 0
	)
	(tile 183 100 RIOB_X42Y22 RIOB 2
		(primitive_site T20 IOBS bonded 8)
		(primitive_site T19 IOBM bonded 8)
	)
	(tile 184 0 LIOB_X0Y21 LIOB 2
		(primitive_site W3 IOBM bonded 8)
		(primitive_site W1 IOBS bonded 8)
	)
	(tile 184 1 IOI_LTERM_X1Y24 IOI_LTERM 0
	)
	(tile 184 2 LIOI_INT_X0Y21 LIOI_INT 1
		(primitive_site TIEOFF_X0Y42 TIEOFF internal 3)
	)
	(tile 184 3 LIOI_X0Y21 LIOI 7
		(primitive_site OLOGIC_X0Y20 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y20 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y20 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y21 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y21 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y21 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y42 TIEOFF internal 3)
	)
	(tile 184 4 MCB_CAP_INT_X0Y21 MCB_CAP_INT 0
	)
	(tile 184 5 INT_X1Y21 INT 1
		(primitive_site TIEOFF_X2Y42 TIEOFF internal 3)
	)
	(tile 184 6 CLEXL_X1Y21 CLEXL 2
		(primitive_site SLICE_X0Y19 SLICEL internal 45)
		(primitive_site SLICE_X1Y19 SLICEX internal 43)
	)
	(tile 184 7 INT_X2Y21 INT 1
		(primitive_site TIEOFF_X4Y42 TIEOFF internal 3)
	)
	(tile 184 8 CLEXM_X2Y21 CLEXM 2
		(primitive_site SLICE_X2Y19 SLICEM internal 50)
		(primitive_site SLICE_X3Y19 SLICEX internal 43)
	)
	(tile 184 9 INT_BRAM_X3Y21 INT_BRAM 1
		(primitive_site TIEOFF_X6Y42 TIEOFF internal 3)
	)
	(tile 184 10 INT_INTERFACE_X3Y21 INT_INTERFACE 0
	)
	(tile 184 11 NULL_X11Y24 NULL 0
	)
	(tile 184 12 INT_X4Y21 INT 1
		(primitive_site TIEOFF_X7Y42 TIEOFF internal 3)
	)
	(tile 184 13 CLEXL_X4Y21 CLEXL 2
		(primitive_site SLICE_X4Y19 SLICEL internal 45)
		(primitive_site SLICE_X5Y19 SLICEX internal 43)
	)
	(tile 184 14 INT_X5Y21 INT 1
		(primitive_site TIEOFF_X9Y42 TIEOFF internal 3)
	)
	(tile 184 15 CLEXM_X5Y21 CLEXM 2
		(primitive_site SLICE_X6Y19 SLICEM internal 50)
		(primitive_site SLICE_X7Y19 SLICEX internal 43)
	)
	(tile 184 16 INT_X6Y21 INT 1
		(primitive_site TIEOFF_X11Y42 TIEOFF internal 3)
	)
	(tile 184 17 CLEXL_X6Y21 CLEXL 2
		(primitive_site SLICE_X8Y19 SLICEL internal 45)
		(primitive_site SLICE_X9Y19 SLICEX internal 43)
	)
	(tile 184 18 INT_X7Y21 INT 1
		(primitive_site TIEOFF_X13Y42 TIEOFF internal 3)
	)
	(tile 184 19 CLEXM_X7Y21 CLEXM 2
		(primitive_site SLICE_X10Y19 SLICEM internal 50)
		(primitive_site SLICE_X11Y19 SLICEX internal 43)
	)
	(tile 184 20 INT_X8Y21 INT 1
		(primitive_site TIEOFF_X15Y42 TIEOFF internal 3)
	)
	(tile 184 21 INT_INTERFACE_X8Y21 INT_INTERFACE 0
	)
	(tile 184 22 NULL_X22Y24 NULL 0
	)
	(tile 184 23 INT_X9Y21 INT 1
		(primitive_site TIEOFF_X16Y42 TIEOFF internal 3)
	)
	(tile 184 24 CLEXL_X9Y21 CLEXL 2
		(primitive_site SLICE_X12Y19 SLICEL internal 45)
		(primitive_site SLICE_X13Y19 SLICEX internal 43)
	)
	(tile 184 25 INT_X10Y21 INT 1
		(primitive_site TIEOFF_X17Y42 TIEOFF internal 3)
	)
	(tile 184 26 CLEXM_X10Y21 CLEXM 2
		(primitive_site SLICE_X14Y19 SLICEM internal 50)
		(primitive_site SLICE_X15Y19 SLICEX internal 43)
	)
	(tile 184 27 INT_X11Y21 INT 1
		(primitive_site TIEOFF_X18Y42 TIEOFF internal 3)
	)
	(tile 184 28 CLEXL_X11Y21 CLEXL 2
		(primitive_site SLICE_X16Y19 SLICEL internal 45)
		(primitive_site SLICE_X17Y19 SLICEX internal 43)
	)
	(tile 184 29 INT_X12Y21 INT 1
		(primitive_site TIEOFF_X19Y42 TIEOFF internal 3)
	)
	(tile 184 30 CLEXM_X12Y21 CLEXM 2
		(primitive_site SLICE_X18Y19 SLICEM internal 50)
		(primitive_site SLICE_X19Y19 SLICEX internal 43)
	)
	(tile 184 31 INT_X13Y21 INT 1
		(primitive_site TIEOFF_X20Y42 TIEOFF internal 3)
	)
	(tile 184 32 CLEXL_X13Y21 CLEXL 2
		(primitive_site SLICE_X20Y19 SLICEL internal 45)
		(primitive_site SLICE_X21Y19 SLICEX internal 43)
	)
	(tile 184 33 INT_BRAM_X14Y21 INT_BRAM 1
		(primitive_site TIEOFF_X21Y42 TIEOFF internal 3)
	)
	(tile 184 34 INT_INTERFACE_X14Y21 INT_INTERFACE 0
	)
	(tile 184 35 NULL_X35Y24 NULL 0
	)
	(tile 184 36 INT_X15Y21 INT 1
		(primitive_site TIEOFF_X22Y42 TIEOFF internal 3)
	)
	(tile 184 37 CLEXM_X15Y21 CLEXM 2
		(primitive_site SLICE_X22Y19 SLICEM internal 50)
		(primitive_site SLICE_X23Y19 SLICEX internal 43)
	)
	(tile 184 38 INT_X16Y21 INT 1
		(primitive_site TIEOFF_X23Y42 TIEOFF internal 3)
	)
	(tile 184 39 CLEXL_X16Y21 CLEXL 2
		(primitive_site SLICE_X24Y19 SLICEL internal 45)
		(primitive_site SLICE_X25Y19 SLICEX internal 43)
	)
	(tile 184 40 INT_X17Y21 INT 1
		(primitive_site TIEOFF_X24Y42 TIEOFF internal 3)
	)
	(tile 184 41 CLEXM_X17Y21 CLEXM 2
		(primitive_site SLICE_X26Y19 SLICEM internal 50)
		(primitive_site SLICE_X27Y19 SLICEX internal 43)
	)
	(tile 184 42 INT_X18Y21 INT 1
		(primitive_site TIEOFF_X25Y42 TIEOFF internal 3)
	)
	(tile 184 43 CLEXL_X18Y21 CLEXL 2
		(primitive_site SLICE_X28Y19 SLICEL internal 45)
		(primitive_site SLICE_X29Y19 SLICEX internal 43)
	)
	(tile 184 44 INT_X19Y21 INT 1
		(primitive_site TIEOFF_X26Y42 TIEOFF internal 3)
	)
	(tile 184 45 CLEXM_X19Y21 CLEXM 2
		(primitive_site SLICE_X30Y19 SLICEM internal 50)
		(primitive_site SLICE_X31Y19 SLICEX internal 43)
	)
	(tile 184 46 INT_X20Y21 INT 1
		(primitive_site TIEOFF_X28Y42 TIEOFF internal 3)
	)
	(tile 184 47 CLEXL_X20Y21 CLEXL 2
		(primitive_site SLICE_X32Y19 SLICEL internal 45)
		(primitive_site SLICE_X33Y19 SLICEX internal 43)
	)
	(tile 184 48 NULL_X48Y24 NULL 0
	)
	(tile 184 49 REG_V_X20Y21 REG_V 0
	)
	(tile 184 50 INT_X21Y21 INT 1
		(primitive_site TIEOFF_X31Y42 TIEOFF internal 3)
	)
	(tile 184 51 CLEXM_X21Y21 CLEXM 2
		(primitive_site SLICE_X34Y19 SLICEM internal 50)
		(primitive_site SLICE_X35Y19 SLICEX internal 43)
	)
	(tile 184 52 INT_X22Y21 INT 1
		(primitive_site TIEOFF_X33Y42 TIEOFF internal 3)
	)
	(tile 184 53 CLEXL_X22Y21 CLEXL 2
		(primitive_site SLICE_X36Y19 SLICEL internal 45)
		(primitive_site SLICE_X37Y19 SLICEX internal 43)
	)
	(tile 184 54 INT_X23Y21 INT 1
		(primitive_site TIEOFF_X35Y42 TIEOFF internal 3)
	)
	(tile 184 55 CLEXM_X23Y21 CLEXM 2
		(primitive_site SLICE_X38Y19 SLICEM internal 50)
		(primitive_site SLICE_X39Y19 SLICEX internal 43)
	)
	(tile 184 56 INT_X24Y21 INT 1
		(primitive_site TIEOFF_X36Y42 TIEOFF internal 3)
	)
	(tile 184 57 CLEXL_X24Y21 CLEXL 2
		(primitive_site SLICE_X40Y19 SLICEL internal 45)
		(primitive_site SLICE_X41Y19 SLICEX internal 43)
	)
	(tile 184 58 INT_X25Y21 INT 1
		(primitive_site TIEOFF_X37Y42 TIEOFF internal 3)
	)
	(tile 184 59 CLEXM_X25Y21 CLEXM 2
		(primitive_site SLICE_X42Y19 SLICEM internal 50)
		(primitive_site SLICE_X43Y19 SLICEX internal 43)
	)
	(tile 184 60 INT_X26Y21 INT 1
		(primitive_site TIEOFF_X38Y42 TIEOFF internal 3)
	)
	(tile 184 61 CLEXL_X26Y21 CLEXL 2
		(primitive_site SLICE_X44Y19 SLICEL internal 45)
		(primitive_site SLICE_X45Y19 SLICEX internal 43)
	)
	(tile 184 62 INT_BRAM_X27Y21 INT_BRAM 1
		(primitive_site TIEOFF_X39Y42 TIEOFF internal 3)
	)
	(tile 184 63 INT_INTERFACE_X27Y21 INT_INTERFACE 0
	)
	(tile 184 64 NULL_X64Y24 NULL 0
	)
	(tile 184 65 INT_X28Y21 INT 1
		(primitive_site TIEOFF_X40Y42 TIEOFF internal 3)
	)
	(tile 184 66 CLEXL_X28Y21 CLEXL 2
		(primitive_site SLICE_X46Y19 SLICEL internal 45)
		(primitive_site SLICE_X47Y19 SLICEX internal 43)
	)
	(tile 184 67 INT_X29Y21 INT 1
		(primitive_site TIEOFF_X41Y42 TIEOFF internal 3)
	)
	(tile 184 68 CLEXM_X29Y21 CLEXM 2
		(primitive_site SLICE_X48Y19 SLICEM internal 50)
		(primitive_site SLICE_X49Y19 SLICEX internal 43)
	)
	(tile 184 69 INT_X30Y21 INT 1
		(primitive_site TIEOFF_X42Y42 TIEOFF internal 3)
	)
	(tile 184 70 CLEXL_X30Y21 CLEXL 2
		(primitive_site SLICE_X50Y19 SLICEL internal 45)
		(primitive_site SLICE_X51Y19 SLICEX internal 43)
	)
	(tile 184 71 INT_X31Y21 INT 1
		(primitive_site TIEOFF_X43Y42 TIEOFF internal 3)
	)
	(tile 184 72 CLEXM_X31Y21 CLEXM 2
		(primitive_site SLICE_X52Y19 SLICEM internal 50)
		(primitive_site SLICE_X53Y19 SLICEX internal 43)
	)
	(tile 184 73 INT_X32Y21 INT 1
		(primitive_site TIEOFF_X44Y42 TIEOFF internal 3)
	)
	(tile 184 74 CLEXL_X32Y21 CLEXL 2
		(primitive_site SLICE_X54Y19 SLICEL internal 45)
		(primitive_site SLICE_X55Y19 SLICEX internal 43)
	)
	(tile 184 75 INT_X33Y21 INT 1
		(primitive_site TIEOFF_X45Y42 TIEOFF internal 3)
	)
	(tile 184 76 INT_INTERFACE_X33Y21 INT_INTERFACE 0
	)
	(tile 184 77 NULL_X77Y24 NULL 0
	)
	(tile 184 78 INT_X34Y21 INT 1
		(primitive_site TIEOFF_X46Y42 TIEOFF internal 3)
	)
	(tile 184 79 CLEXM_X34Y21 CLEXM 2
		(primitive_site SLICE_X56Y19 SLICEM internal 50)
		(primitive_site SLICE_X57Y19 SLICEX internal 43)
	)
	(tile 184 80 INT_X35Y21 INT 1
		(primitive_site TIEOFF_X48Y42 TIEOFF internal 3)
	)
	(tile 184 81 CLEXL_X35Y21 CLEXL 2
		(primitive_site SLICE_X58Y19 SLICEL internal 45)
		(primitive_site SLICE_X59Y19 SLICEX internal 43)
	)
	(tile 184 82 INT_X36Y21 INT 1
		(primitive_site TIEOFF_X50Y42 TIEOFF internal 3)
	)
	(tile 184 83 INT_INTERFACE_X36Y21 INT_INTERFACE 0
	)
	(tile 184 84 NULL_X84Y24 NULL 0
	)
	(tile 184 85 INT_X37Y21 INT 1
		(primitive_site TIEOFF_X51Y42 TIEOFF internal 3)
	)
	(tile 184 86 CLEXM_X37Y21 CLEXM 2
		(primitive_site SLICE_X60Y19 SLICEM internal 50)
		(primitive_site SLICE_X61Y19 SLICEX internal 43)
	)
	(tile 184 87 INT_X38Y21 INT 1
		(primitive_site TIEOFF_X53Y42 TIEOFF internal 3)
	)
	(tile 184 88 CLEXL_X38Y21 CLEXL 2
		(primitive_site SLICE_X62Y19 SLICEL internal 45)
		(primitive_site SLICE_X63Y19 SLICEX internal 43)
	)
	(tile 184 89 INT_BRAM_X39Y21 INT_BRAM 1
		(primitive_site TIEOFF_X55Y42 TIEOFF internal 3)
	)
	(tile 184 90 INT_INTERFACE_X39Y21 INT_INTERFACE 0
	)
	(tile 184 91 NULL_X91Y24 NULL 0
	)
	(tile 184 92 INT_X40Y21 INT 1
		(primitive_site TIEOFF_X56Y42 TIEOFF internal 3)
	)
	(tile 184 93 CLEXM_X40Y21 CLEXM 2
		(primitive_site SLICE_X64Y19 SLICEM internal 50)
		(primitive_site SLICE_X65Y19 SLICEX internal 43)
	)
	(tile 184 94 INT_X41Y21 INT 1
		(primitive_site TIEOFF_X58Y42 TIEOFF internal 3)
	)
	(tile 184 95 CLEXL_X41Y21 CLEXL 2
		(primitive_site SLICE_X66Y19 SLICEL internal 45)
		(primitive_site SLICE_X67Y19 SLICEX internal 43)
	)
	(tile 184 96 INT_X42Y21 INT 1
		(primitive_site TIEOFF_X60Y42 TIEOFF internal 3)
	)
	(tile 184 97 INT_INTERFACE_X42Y21 INT_INTERFACE 0
	)
	(tile 184 98 MCB_CAP_INT_X42Y21 MCB_CAP_INT 0
	)
	(tile 184 99 IOI_RTERM_X99Y24 IOI_RTERM 0
	)
	(tile 184 100 EMP_RIOB_X42Y21 EMP_RIOB 0
	)
	(tile 185 0 EMP_LIOB_X0Y23 EMP_LIOB 0
	)
	(tile 185 1 IOI_LTERM_X1Y23 IOI_LTERM 0
	)
	(tile 185 2 INT_X0Y20 INT 1
		(primitive_site TIEOFF_X0Y40 TIEOFF internal 3)
	)
	(tile 185 3 INT_INTERFACE_X0Y20 INT_INTERFACE 0
	)
	(tile 185 4 MCB_CAP_INT_X0Y20 MCB_CAP_INT 0
	)
	(tile 185 5 INT_X1Y20 INT 1
		(primitive_site TIEOFF_X2Y40 TIEOFF internal 3)
	)
	(tile 185 6 CLEXL_X1Y20 CLEXL 2
		(primitive_site SLICE_X0Y18 SLICEL internal 45)
		(primitive_site SLICE_X1Y18 SLICEX internal 43)
	)
	(tile 185 7 INT_X2Y20 INT 1
		(primitive_site TIEOFF_X4Y40 TIEOFF internal 3)
	)
	(tile 185 8 CLEXM_X2Y20 CLEXM 2
		(primitive_site SLICE_X2Y18 SLICEM internal 50)
		(primitive_site SLICE_X3Y18 SLICEX internal 43)
	)
	(tile 185 9 INT_BRAM_X3Y20 INT_BRAM 1
		(primitive_site TIEOFF_X6Y40 TIEOFF internal 3)
	)
	(tile 185 10 INT_INTERFACE_X3Y20 INT_INTERFACE 0
	)
	(tile 185 11 BRAMSITE2_X3Y20 BRAMSITE2 3
		(primitive_site RAMB16_X0Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y11 RAMB8BWER internal 110)
	)
	(tile 185 12 INT_X4Y20 INT 1
		(primitive_site TIEOFF_X7Y40 TIEOFF internal 3)
	)
	(tile 185 13 CLEXL_X4Y20 CLEXL 2
		(primitive_site SLICE_X4Y18 SLICEL internal 45)
		(primitive_site SLICE_X5Y18 SLICEX internal 43)
	)
	(tile 185 14 INT_X5Y20 INT 1
		(primitive_site TIEOFF_X9Y40 TIEOFF internal 3)
	)
	(tile 185 15 CLEXM_X5Y20 CLEXM 2
		(primitive_site SLICE_X6Y18 SLICEM internal 50)
		(primitive_site SLICE_X7Y18 SLICEX internal 43)
	)
	(tile 185 16 INT_X6Y20 INT 1
		(primitive_site TIEOFF_X11Y40 TIEOFF internal 3)
	)
	(tile 185 17 CLEXL_X6Y20 CLEXL 2
		(primitive_site SLICE_X8Y18 SLICEL internal 45)
		(primitive_site SLICE_X9Y18 SLICEX internal 43)
	)
	(tile 185 18 INT_X7Y20 INT 1
		(primitive_site TIEOFF_X13Y40 TIEOFF internal 3)
	)
	(tile 185 19 CLEXM_X7Y20 CLEXM 2
		(primitive_site SLICE_X10Y18 SLICEM internal 50)
		(primitive_site SLICE_X11Y18 SLICEX internal 43)
	)
	(tile 185 20 INT_X8Y20 INT 1
		(primitive_site TIEOFF_X15Y40 TIEOFF internal 3)
	)
	(tile 185 21 INT_INTERFACE_X8Y20 INT_INTERFACE 0
	)
	(tile 185 22 MACCSITE2_X8Y20 MACCSITE2 1
		(primitive_site DSP48_X0Y5 DSP48A1 internal 346)
	)
	(tile 185 23 INT_X9Y20 INT 1
		(primitive_site TIEOFF_X16Y40 TIEOFF internal 3)
	)
	(tile 185 24 CLEXL_X9Y20 CLEXL 2
		(primitive_site SLICE_X12Y18 SLICEL internal 45)
		(primitive_site SLICE_X13Y18 SLICEX internal 43)
	)
	(tile 185 25 INT_X10Y20 INT 1
		(primitive_site TIEOFF_X17Y40 TIEOFF internal 3)
	)
	(tile 185 26 CLEXM_X10Y20 CLEXM 2
		(primitive_site SLICE_X14Y18 SLICEM internal 50)
		(primitive_site SLICE_X15Y18 SLICEX internal 43)
	)
	(tile 185 27 INT_X11Y20 INT 1
		(primitive_site TIEOFF_X18Y40 TIEOFF internal 3)
	)
	(tile 185 28 CLEXL_X11Y20 CLEXL 2
		(primitive_site SLICE_X16Y18 SLICEL internal 45)
		(primitive_site SLICE_X17Y18 SLICEX internal 43)
	)
	(tile 185 29 INT_X12Y20 INT 1
		(primitive_site TIEOFF_X19Y40 TIEOFF internal 3)
	)
	(tile 185 30 CLEXM_X12Y20 CLEXM 2
		(primitive_site SLICE_X18Y18 SLICEM internal 50)
		(primitive_site SLICE_X19Y18 SLICEX internal 43)
	)
	(tile 185 31 INT_X13Y20 INT 1
		(primitive_site TIEOFF_X20Y40 TIEOFF internal 3)
	)
	(tile 185 32 CLEXL_X13Y20 CLEXL 2
		(primitive_site SLICE_X20Y18 SLICEL internal 45)
		(primitive_site SLICE_X21Y18 SLICEX internal 43)
	)
	(tile 185 33 INT_BRAM_X14Y20 INT_BRAM 1
		(primitive_site TIEOFF_X21Y40 TIEOFF internal 3)
	)
	(tile 185 34 INT_INTERFACE_X14Y20 INT_INTERFACE 0
	)
	(tile 185 35 BRAMSITE2_X14Y20 BRAMSITE2 3
		(primitive_site RAMB16_X1Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y11 RAMB8BWER internal 110)
	)
	(tile 185 36 INT_X15Y20 INT 1
		(primitive_site TIEOFF_X22Y40 TIEOFF internal 3)
	)
	(tile 185 37 CLEXM_X15Y20 CLEXM 2
		(primitive_site SLICE_X22Y18 SLICEM internal 50)
		(primitive_site SLICE_X23Y18 SLICEX internal 43)
	)
	(tile 185 38 INT_X16Y20 INT 1
		(primitive_site TIEOFF_X23Y40 TIEOFF internal 3)
	)
	(tile 185 39 CLEXL_X16Y20 CLEXL 2
		(primitive_site SLICE_X24Y18 SLICEL internal 45)
		(primitive_site SLICE_X25Y18 SLICEX internal 43)
	)
	(tile 185 40 INT_X17Y20 INT 1
		(primitive_site TIEOFF_X24Y40 TIEOFF internal 3)
	)
	(tile 185 41 CLEXM_X17Y20 CLEXM 2
		(primitive_site SLICE_X26Y18 SLICEM internal 50)
		(primitive_site SLICE_X27Y18 SLICEX internal 43)
	)
	(tile 185 42 INT_X18Y20 INT 1
		(primitive_site TIEOFF_X25Y40 TIEOFF internal 3)
	)
	(tile 185 43 CLEXL_X18Y20 CLEXL 2
		(primitive_site SLICE_X28Y18 SLICEL internal 45)
		(primitive_site SLICE_X29Y18 SLICEX internal 43)
	)
	(tile 185 44 INT_X19Y20 INT 1
		(primitive_site TIEOFF_X26Y40 TIEOFF internal 3)
	)
	(tile 185 45 CLEXM_X19Y20 CLEXM 2
		(primitive_site SLICE_X30Y18 SLICEM internal 50)
		(primitive_site SLICE_X31Y18 SLICEX internal 43)
	)
	(tile 185 46 INT_X20Y20 INT 1
		(primitive_site TIEOFF_X28Y40 TIEOFF internal 3)
	)
	(tile 185 47 CLEXL_X20Y20 CLEXL 2
		(primitive_site SLICE_X32Y18 SLICEL internal 45)
		(primitive_site SLICE_X33Y18 SLICEX internal 43)
	)
	(tile 185 48 NULL_X48Y23 NULL 0
	)
	(tile 185 49 REG_V_X20Y20 REG_V 0
	)
	(tile 185 50 INT_X21Y20 INT 1
		(primitive_site TIEOFF_X31Y40 TIEOFF internal 3)
	)
	(tile 185 51 CLEXM_X21Y20 CLEXM 2
		(primitive_site SLICE_X34Y18 SLICEM internal 50)
		(primitive_site SLICE_X35Y18 SLICEX internal 43)
	)
	(tile 185 52 INT_X22Y20 INT 1
		(primitive_site TIEOFF_X33Y40 TIEOFF internal 3)
	)
	(tile 185 53 CLEXL_X22Y20 CLEXL 2
		(primitive_site SLICE_X36Y18 SLICEL internal 45)
		(primitive_site SLICE_X37Y18 SLICEX internal 43)
	)
	(tile 185 54 INT_X23Y20 INT 1
		(primitive_site TIEOFF_X35Y40 TIEOFF internal 3)
	)
	(tile 185 55 CLEXM_X23Y20 CLEXM 2
		(primitive_site SLICE_X38Y18 SLICEM internal 50)
		(primitive_site SLICE_X39Y18 SLICEX internal 43)
	)
	(tile 185 56 INT_X24Y20 INT 1
		(primitive_site TIEOFF_X36Y40 TIEOFF internal 3)
	)
	(tile 185 57 CLEXL_X24Y20 CLEXL 2
		(primitive_site SLICE_X40Y18 SLICEL internal 45)
		(primitive_site SLICE_X41Y18 SLICEX internal 43)
	)
	(tile 185 58 INT_X25Y20 INT 1
		(primitive_site TIEOFF_X37Y40 TIEOFF internal 3)
	)
	(tile 185 59 CLEXM_X25Y20 CLEXM 2
		(primitive_site SLICE_X42Y18 SLICEM internal 50)
		(primitive_site SLICE_X43Y18 SLICEX internal 43)
	)
	(tile 185 60 INT_X26Y20 INT 1
		(primitive_site TIEOFF_X38Y40 TIEOFF internal 3)
	)
	(tile 185 61 CLEXL_X26Y20 CLEXL 2
		(primitive_site SLICE_X44Y18 SLICEL internal 45)
		(primitive_site SLICE_X45Y18 SLICEX internal 43)
	)
	(tile 185 62 INT_BRAM_X27Y20 INT_BRAM 1
		(primitive_site TIEOFF_X39Y40 TIEOFF internal 3)
	)
	(tile 185 63 INT_INTERFACE_X27Y20 INT_INTERFACE 0
	)
	(tile 185 64 BRAMSITE2_X27Y20 BRAMSITE2 3
		(primitive_site RAMB16_X2Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y11 RAMB8BWER internal 110)
	)
	(tile 185 65 INT_X28Y20 INT 1
		(primitive_site TIEOFF_X40Y40 TIEOFF internal 3)
	)
	(tile 185 66 CLEXL_X28Y20 CLEXL 2
		(primitive_site SLICE_X46Y18 SLICEL internal 45)
		(primitive_site SLICE_X47Y18 SLICEX internal 43)
	)
	(tile 185 67 INT_X29Y20 INT 1
		(primitive_site TIEOFF_X41Y40 TIEOFF internal 3)
	)
	(tile 185 68 CLEXM_X29Y20 CLEXM 2
		(primitive_site SLICE_X48Y18 SLICEM internal 50)
		(primitive_site SLICE_X49Y18 SLICEX internal 43)
	)
	(tile 185 69 INT_X30Y20 INT 1
		(primitive_site TIEOFF_X42Y40 TIEOFF internal 3)
	)
	(tile 185 70 CLEXL_X30Y20 CLEXL 2
		(primitive_site SLICE_X50Y18 SLICEL internal 45)
		(primitive_site SLICE_X51Y18 SLICEX internal 43)
	)
	(tile 185 71 INT_X31Y20 INT 1
		(primitive_site TIEOFF_X43Y40 TIEOFF internal 3)
	)
	(tile 185 72 CLEXM_X31Y20 CLEXM 2
		(primitive_site SLICE_X52Y18 SLICEM internal 50)
		(primitive_site SLICE_X53Y18 SLICEX internal 43)
	)
	(tile 185 73 INT_X32Y20 INT 1
		(primitive_site TIEOFF_X44Y40 TIEOFF internal 3)
	)
	(tile 185 74 CLEXL_X32Y20 CLEXL 2
		(primitive_site SLICE_X54Y18 SLICEL internal 45)
		(primitive_site SLICE_X55Y18 SLICEX internal 43)
	)
	(tile 185 75 INT_X33Y20 INT 1
		(primitive_site TIEOFF_X45Y40 TIEOFF internal 3)
	)
	(tile 185 76 INT_INTERFACE_X33Y20 INT_INTERFACE 0
	)
	(tile 185 77 MACCSITE2_X33Y20 MACCSITE2 1
		(primitive_site DSP48_X1Y5 DSP48A1 internal 346)
	)
	(tile 185 78 INT_X34Y20 INT 1
		(primitive_site TIEOFF_X46Y40 TIEOFF internal 3)
	)
	(tile 185 79 CLEXM_X34Y20 CLEXM 2
		(primitive_site SLICE_X56Y18 SLICEM internal 50)
		(primitive_site SLICE_X57Y18 SLICEX internal 43)
	)
	(tile 185 80 INT_X35Y20 INT 1
		(primitive_site TIEOFF_X48Y40 TIEOFF internal 3)
	)
	(tile 185 81 CLEXL_X35Y20 CLEXL 2
		(primitive_site SLICE_X58Y18 SLICEL internal 45)
		(primitive_site SLICE_X59Y18 SLICEX internal 43)
	)
	(tile 185 82 INT_X36Y20 INT 1
		(primitive_site TIEOFF_X50Y40 TIEOFF internal 3)
	)
	(tile 185 83 INT_INTERFACE_X36Y20 INT_INTERFACE 0
	)
	(tile 185 84 MACCSITE2_X36Y20 MACCSITE2 1
		(primitive_site DSP48_X2Y5 DSP48A1 internal 346)
	)
	(tile 185 85 INT_X37Y20 INT 1
		(primitive_site TIEOFF_X51Y40 TIEOFF internal 3)
	)
	(tile 185 86 CLEXM_X37Y20 CLEXM 2
		(primitive_site SLICE_X60Y18 SLICEM internal 50)
		(primitive_site SLICE_X61Y18 SLICEX internal 43)
	)
	(tile 185 87 INT_X38Y20 INT 1
		(primitive_site TIEOFF_X53Y40 TIEOFF internal 3)
	)
	(tile 185 88 CLEXL_X38Y20 CLEXL 2
		(primitive_site SLICE_X62Y18 SLICEL internal 45)
		(primitive_site SLICE_X63Y18 SLICEX internal 43)
	)
	(tile 185 89 INT_BRAM_X39Y20 INT_BRAM 1
		(primitive_site TIEOFF_X55Y40 TIEOFF internal 3)
	)
	(tile 185 90 INT_INTERFACE_X39Y20 INT_INTERFACE 0
	)
	(tile 185 91 BRAMSITE2_X39Y20 BRAMSITE2 3
		(primitive_site RAMB16_X3Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y11 RAMB8BWER internal 110)
	)
	(tile 185 92 INT_X40Y20 INT 1
		(primitive_site TIEOFF_X56Y40 TIEOFF internal 3)
	)
	(tile 185 93 CLEXM_X40Y20 CLEXM 2
		(primitive_site SLICE_X64Y18 SLICEM internal 50)
		(primitive_site SLICE_X65Y18 SLICEX internal 43)
	)
	(tile 185 94 INT_X41Y20 INT 1
		(primitive_site TIEOFF_X58Y40 TIEOFF internal 3)
	)
	(tile 185 95 CLEXL_X41Y20 CLEXL 2
		(primitive_site SLICE_X66Y18 SLICEL internal 45)
		(primitive_site SLICE_X67Y18 SLICEX internal 43)
	)
	(tile 185 96 INT_X42Y20 INT 1
		(primitive_site TIEOFF_X60Y40 TIEOFF internal 3)
	)
	(tile 185 97 INT_INTERFACE_X42Y20 INT_INTERFACE 0
	)
	(tile 185 98 MCB_CAP_INT_X42Y20 MCB_CAP_INT 0
	)
	(tile 185 99 IOI_RTERM_X99Y23 IOI_RTERM 0
	)
	(tile 185 100 EMP_RIOB_X42Y20 EMP_RIOB 0
	)
	(tile 186 0 EMP_LIOB_X0Y22 EMP_LIOB 0
	)
	(tile 186 1 IOI_LTERM_X1Y22 IOI_LTERM 0
	)
	(tile 186 2 INT_X0Y19 INT 1
		(primitive_site TIEOFF_X0Y38 TIEOFF internal 3)
	)
	(tile 186 3 INT_INTERFACE_X0Y19 INT_INTERFACE 0
	)
	(tile 186 4 MCB_CAP_INT_X0Y19 MCB_CAP_INT 0
	)
	(tile 186 5 INT_X1Y19 INT 1
		(primitive_site TIEOFF_X2Y38 TIEOFF internal 3)
	)
	(tile 186 6 CLEXL_X1Y19 CLEXL 2
		(primitive_site SLICE_X0Y17 SLICEL internal 45)
		(primitive_site SLICE_X1Y17 SLICEX internal 43)
	)
	(tile 186 7 INT_X2Y19 INT 1
		(primitive_site TIEOFF_X4Y38 TIEOFF internal 3)
	)
	(tile 186 8 CLEXM_X2Y19 CLEXM 2
		(primitive_site SLICE_X2Y17 SLICEM internal 50)
		(primitive_site SLICE_X3Y17 SLICEX internal 43)
	)
	(tile 186 9 INT_BRAM_X3Y19 INT_BRAM 1
		(primitive_site TIEOFF_X6Y38 TIEOFF internal 3)
	)
	(tile 186 10 INT_INTERFACE_X3Y19 INT_INTERFACE 0
	)
	(tile 186 11 NULL_X11Y22 NULL 0
	)
	(tile 186 12 INT_X4Y19 INT 1
		(primitive_site TIEOFF_X7Y38 TIEOFF internal 3)
	)
	(tile 186 13 CLEXL_X4Y19 CLEXL 2
		(primitive_site SLICE_X4Y17 SLICEL internal 45)
		(primitive_site SLICE_X5Y17 SLICEX internal 43)
	)
	(tile 186 14 INT_X5Y19 INT 1
		(primitive_site TIEOFF_X9Y38 TIEOFF internal 3)
	)
	(tile 186 15 CLEXM_X5Y19 CLEXM 2
		(primitive_site SLICE_X6Y17 SLICEM internal 50)
		(primitive_site SLICE_X7Y17 SLICEX internal 43)
	)
	(tile 186 16 INT_X6Y19 INT 1
		(primitive_site TIEOFF_X11Y38 TIEOFF internal 3)
	)
	(tile 186 17 CLEXL_X6Y19 CLEXL 2
		(primitive_site SLICE_X8Y17 SLICEL internal 45)
		(primitive_site SLICE_X9Y17 SLICEX internal 43)
	)
	(tile 186 18 INT_X7Y19 INT 1
		(primitive_site TIEOFF_X13Y38 TIEOFF internal 3)
	)
	(tile 186 19 CLEXM_X7Y19 CLEXM 2
		(primitive_site SLICE_X10Y17 SLICEM internal 50)
		(primitive_site SLICE_X11Y17 SLICEX internal 43)
	)
	(tile 186 20 INT_X8Y19 INT 1
		(primitive_site TIEOFF_X15Y38 TIEOFF internal 3)
	)
	(tile 186 21 INT_INTERFACE_X8Y19 INT_INTERFACE 0
	)
	(tile 186 22 NULL_X22Y22 NULL 0
	)
	(tile 186 23 INT_X9Y19 INT 1
		(primitive_site TIEOFF_X16Y38 TIEOFF internal 3)
	)
	(tile 186 24 CLEXL_X9Y19 CLEXL 2
		(primitive_site SLICE_X12Y17 SLICEL internal 45)
		(primitive_site SLICE_X13Y17 SLICEX internal 43)
	)
	(tile 186 25 INT_X10Y19 INT 1
		(primitive_site TIEOFF_X17Y38 TIEOFF internal 3)
	)
	(tile 186 26 CLEXM_X10Y19 CLEXM 2
		(primitive_site SLICE_X14Y17 SLICEM internal 50)
		(primitive_site SLICE_X15Y17 SLICEX internal 43)
	)
	(tile 186 27 INT_X11Y19 INT 1
		(primitive_site TIEOFF_X18Y38 TIEOFF internal 3)
	)
	(tile 186 28 CLEXL_X11Y19 CLEXL 2
		(primitive_site SLICE_X16Y17 SLICEL internal 45)
		(primitive_site SLICE_X17Y17 SLICEX internal 43)
	)
	(tile 186 29 INT_X12Y19 INT 1
		(primitive_site TIEOFF_X19Y38 TIEOFF internal 3)
	)
	(tile 186 30 CLEXM_X12Y19 CLEXM 2
		(primitive_site SLICE_X18Y17 SLICEM internal 50)
		(primitive_site SLICE_X19Y17 SLICEX internal 43)
	)
	(tile 186 31 INT_X13Y19 INT 1
		(primitive_site TIEOFF_X20Y38 TIEOFF internal 3)
	)
	(tile 186 32 CLEXL_X13Y19 CLEXL 2
		(primitive_site SLICE_X20Y17 SLICEL internal 45)
		(primitive_site SLICE_X21Y17 SLICEX internal 43)
	)
	(tile 186 33 INT_BRAM_X14Y19 INT_BRAM 1
		(primitive_site TIEOFF_X21Y38 TIEOFF internal 3)
	)
	(tile 186 34 INT_INTERFACE_X14Y19 INT_INTERFACE 0
	)
	(tile 186 35 NULL_X35Y22 NULL 0
	)
	(tile 186 36 INT_X15Y19 INT 1
		(primitive_site TIEOFF_X22Y38 TIEOFF internal 3)
	)
	(tile 186 37 CLEXM_X15Y19 CLEXM 2
		(primitive_site SLICE_X22Y17 SLICEM internal 50)
		(primitive_site SLICE_X23Y17 SLICEX internal 43)
	)
	(tile 186 38 INT_X16Y19 INT 1
		(primitive_site TIEOFF_X23Y38 TIEOFF internal 3)
	)
	(tile 186 39 CLEXL_X16Y19 CLEXL 2
		(primitive_site SLICE_X24Y17 SLICEL internal 45)
		(primitive_site SLICE_X25Y17 SLICEX internal 43)
	)
	(tile 186 40 INT_X17Y19 INT 1
		(primitive_site TIEOFF_X24Y38 TIEOFF internal 3)
	)
	(tile 186 41 CLEXM_X17Y19 CLEXM 2
		(primitive_site SLICE_X26Y17 SLICEM internal 50)
		(primitive_site SLICE_X27Y17 SLICEX internal 43)
	)
	(tile 186 42 INT_X18Y19 INT 1
		(primitive_site TIEOFF_X25Y38 TIEOFF internal 3)
	)
	(tile 186 43 CLEXL_X18Y19 CLEXL 2
		(primitive_site SLICE_X28Y17 SLICEL internal 45)
		(primitive_site SLICE_X29Y17 SLICEX internal 43)
	)
	(tile 186 44 INT_X19Y19 INT 1
		(primitive_site TIEOFF_X26Y38 TIEOFF internal 3)
	)
	(tile 186 45 CLEXM_X19Y19 CLEXM 2
		(primitive_site SLICE_X30Y17 SLICEM internal 50)
		(primitive_site SLICE_X31Y17 SLICEX internal 43)
	)
	(tile 186 46 INT_X20Y19 INT 1
		(primitive_site TIEOFF_X28Y38 TIEOFF internal 3)
	)
	(tile 186 47 CLEXL_X20Y19 CLEXL 2
		(primitive_site SLICE_X32Y17 SLICEL internal 45)
		(primitive_site SLICE_X33Y17 SLICEX internal 43)
	)
	(tile 186 48 NULL_X48Y22 NULL 0
	)
	(tile 186 49 REG_V_X20Y19 REG_V 0
	)
	(tile 186 50 INT_X21Y19 INT 1
		(primitive_site TIEOFF_X31Y38 TIEOFF internal 3)
	)
	(tile 186 51 CLEXM_X21Y19 CLEXM 2
		(primitive_site SLICE_X34Y17 SLICEM internal 50)
		(primitive_site SLICE_X35Y17 SLICEX internal 43)
	)
	(tile 186 52 INT_X22Y19 INT 1
		(primitive_site TIEOFF_X33Y38 TIEOFF internal 3)
	)
	(tile 186 53 CLEXL_X22Y19 CLEXL 2
		(primitive_site SLICE_X36Y17 SLICEL internal 45)
		(primitive_site SLICE_X37Y17 SLICEX internal 43)
	)
	(tile 186 54 INT_X23Y19 INT 1
		(primitive_site TIEOFF_X35Y38 TIEOFF internal 3)
	)
	(tile 186 55 CLEXM_X23Y19 CLEXM 2
		(primitive_site SLICE_X38Y17 SLICEM internal 50)
		(primitive_site SLICE_X39Y17 SLICEX internal 43)
	)
	(tile 186 56 INT_X24Y19 INT 1
		(primitive_site TIEOFF_X36Y38 TIEOFF internal 3)
	)
	(tile 186 57 CLEXL_X24Y19 CLEXL 2
		(primitive_site SLICE_X40Y17 SLICEL internal 45)
		(primitive_site SLICE_X41Y17 SLICEX internal 43)
	)
	(tile 186 58 INT_X25Y19 INT 1
		(primitive_site TIEOFF_X37Y38 TIEOFF internal 3)
	)
	(tile 186 59 CLEXM_X25Y19 CLEXM 2
		(primitive_site SLICE_X42Y17 SLICEM internal 50)
		(primitive_site SLICE_X43Y17 SLICEX internal 43)
	)
	(tile 186 60 INT_X26Y19 INT 1
		(primitive_site TIEOFF_X38Y38 TIEOFF internal 3)
	)
	(tile 186 61 CLEXL_X26Y19 CLEXL 2
		(primitive_site SLICE_X44Y17 SLICEL internal 45)
		(primitive_site SLICE_X45Y17 SLICEX internal 43)
	)
	(tile 186 62 INT_BRAM_X27Y19 INT_BRAM 1
		(primitive_site TIEOFF_X39Y38 TIEOFF internal 3)
	)
	(tile 186 63 INT_INTERFACE_X27Y19 INT_INTERFACE 0
	)
	(tile 186 64 NULL_X64Y22 NULL 0
	)
	(tile 186 65 INT_X28Y19 INT 1
		(primitive_site TIEOFF_X40Y38 TIEOFF internal 3)
	)
	(tile 186 66 CLEXL_X28Y19 CLEXL 2
		(primitive_site SLICE_X46Y17 SLICEL internal 45)
		(primitive_site SLICE_X47Y17 SLICEX internal 43)
	)
	(tile 186 67 INT_X29Y19 INT 1
		(primitive_site TIEOFF_X41Y38 TIEOFF internal 3)
	)
	(tile 186 68 CLEXM_X29Y19 CLEXM 2
		(primitive_site SLICE_X48Y17 SLICEM internal 50)
		(primitive_site SLICE_X49Y17 SLICEX internal 43)
	)
	(tile 186 69 INT_X30Y19 INT 1
		(primitive_site TIEOFF_X42Y38 TIEOFF internal 3)
	)
	(tile 186 70 CLEXL_X30Y19 CLEXL 2
		(primitive_site SLICE_X50Y17 SLICEL internal 45)
		(primitive_site SLICE_X51Y17 SLICEX internal 43)
	)
	(tile 186 71 INT_X31Y19 INT 1
		(primitive_site TIEOFF_X43Y38 TIEOFF internal 3)
	)
	(tile 186 72 CLEXM_X31Y19 CLEXM 2
		(primitive_site SLICE_X52Y17 SLICEM internal 50)
		(primitive_site SLICE_X53Y17 SLICEX internal 43)
	)
	(tile 186 73 INT_X32Y19 INT 1
		(primitive_site TIEOFF_X44Y38 TIEOFF internal 3)
	)
	(tile 186 74 CLEXL_X32Y19 CLEXL 2
		(primitive_site SLICE_X54Y17 SLICEL internal 45)
		(primitive_site SLICE_X55Y17 SLICEX internal 43)
	)
	(tile 186 75 INT_X33Y19 INT 1
		(primitive_site TIEOFF_X45Y38 TIEOFF internal 3)
	)
	(tile 186 76 INT_INTERFACE_X33Y19 INT_INTERFACE 0
	)
	(tile 186 77 NULL_X77Y22 NULL 0
	)
	(tile 186 78 INT_X34Y19 INT 1
		(primitive_site TIEOFF_X46Y38 TIEOFF internal 3)
	)
	(tile 186 79 CLEXM_X34Y19 CLEXM 2
		(primitive_site SLICE_X56Y17 SLICEM internal 50)
		(primitive_site SLICE_X57Y17 SLICEX internal 43)
	)
	(tile 186 80 INT_X35Y19 INT 1
		(primitive_site TIEOFF_X48Y38 TIEOFF internal 3)
	)
	(tile 186 81 CLEXL_X35Y19 CLEXL 2
		(primitive_site SLICE_X58Y17 SLICEL internal 45)
		(primitive_site SLICE_X59Y17 SLICEX internal 43)
	)
	(tile 186 82 INT_X36Y19 INT 1
		(primitive_site TIEOFF_X50Y38 TIEOFF internal 3)
	)
	(tile 186 83 INT_INTERFACE_X36Y19 INT_INTERFACE 0
	)
	(tile 186 84 NULL_X84Y22 NULL 0
	)
	(tile 186 85 INT_X37Y19 INT 1
		(primitive_site TIEOFF_X51Y38 TIEOFF internal 3)
	)
	(tile 186 86 CLEXM_X37Y19 CLEXM 2
		(primitive_site SLICE_X60Y17 SLICEM internal 50)
		(primitive_site SLICE_X61Y17 SLICEX internal 43)
	)
	(tile 186 87 INT_X38Y19 INT 1
		(primitive_site TIEOFF_X53Y38 TIEOFF internal 3)
	)
	(tile 186 88 CLEXL_X38Y19 CLEXL 2
		(primitive_site SLICE_X62Y17 SLICEL internal 45)
		(primitive_site SLICE_X63Y17 SLICEX internal 43)
	)
	(tile 186 89 INT_BRAM_X39Y19 INT_BRAM 1
		(primitive_site TIEOFF_X55Y38 TIEOFF internal 3)
	)
	(tile 186 90 INT_INTERFACE_X39Y19 INT_INTERFACE 0
	)
	(tile 186 91 NULL_X91Y22 NULL 0
	)
	(tile 186 92 INT_X40Y19 INT 1
		(primitive_site TIEOFF_X56Y38 TIEOFF internal 3)
	)
	(tile 186 93 CLEXM_X40Y19 CLEXM 2
		(primitive_site SLICE_X64Y17 SLICEM internal 50)
		(primitive_site SLICE_X65Y17 SLICEX internal 43)
	)
	(tile 186 94 INT_X41Y19 INT 1
		(primitive_site TIEOFF_X58Y38 TIEOFF internal 3)
	)
	(tile 186 95 CLEXL_X41Y19 CLEXL 2
		(primitive_site SLICE_X66Y17 SLICEL internal 45)
		(primitive_site SLICE_X67Y17 SLICEX internal 43)
	)
	(tile 186 96 INT_X42Y19 INT 1
		(primitive_site TIEOFF_X60Y38 TIEOFF internal 3)
	)
	(tile 186 97 INT_INTERFACE_X42Y19 INT_INTERFACE 0
	)
	(tile 186 98 MCB_CAP_INT_X42Y19 MCB_CAP_INT 0
	)
	(tile 186 99 IOI_RTERM_X99Y22 IOI_RTERM 0
	)
	(tile 186 100 EMP_RIOB_X42Y19 EMP_RIOB 0
	)
	(tile 187 0 LIOB_X0Y18 LIOB 2
		(primitive_site Y3 IOBM bonded 8)
		(primitive_site AB3 IOBS bonded 8)
	)
	(tile 187 1 IOI_LTERM_X1Y21 IOI_LTERM 0
	)
	(tile 187 2 LIOI_INT_X0Y18 LIOI_INT 1
		(primitive_site TIEOFF_X0Y36 TIEOFF internal 3)
	)
	(tile 187 3 LIOI_X0Y18 LIOI 7
		(primitive_site OLOGIC_X0Y18 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y18 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y18 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y19 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y19 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y19 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y36 TIEOFF internal 3)
	)
	(tile 187 4 MCB_CAP_INT_X0Y18 MCB_CAP_INT 0
	)
	(tile 187 5 INT_X1Y18 INT 1
		(primitive_site TIEOFF_X2Y36 TIEOFF internal 3)
	)
	(tile 187 6 CLEXL_X1Y18 CLEXL 2
		(primitive_site SLICE_X0Y16 SLICEL internal 45)
		(primitive_site SLICE_X1Y16 SLICEX internal 43)
	)
	(tile 187 7 INT_X2Y18 INT 1
		(primitive_site TIEOFF_X4Y36 TIEOFF internal 3)
	)
	(tile 187 8 CLEXM_X2Y18 CLEXM 2
		(primitive_site SLICE_X2Y16 SLICEM internal 50)
		(primitive_site SLICE_X3Y16 SLICEX internal 43)
	)
	(tile 187 9 INT_BRAM_X3Y18 INT_BRAM 1
		(primitive_site TIEOFF_X6Y36 TIEOFF internal 3)
	)
	(tile 187 10 INT_INTERFACE_X3Y18 INT_INTERFACE 0
	)
	(tile 187 11 NULL_X11Y21 NULL 0
	)
	(tile 187 12 INT_X4Y18 INT 1
		(primitive_site TIEOFF_X7Y36 TIEOFF internal 3)
	)
	(tile 187 13 CLEXL_X4Y18 CLEXL 2
		(primitive_site SLICE_X4Y16 SLICEL internal 45)
		(primitive_site SLICE_X5Y16 SLICEX internal 43)
	)
	(tile 187 14 INT_X5Y18 INT 1
		(primitive_site TIEOFF_X9Y36 TIEOFF internal 3)
	)
	(tile 187 15 CLEXM_X5Y18 CLEXM 2
		(primitive_site SLICE_X6Y16 SLICEM internal 50)
		(primitive_site SLICE_X7Y16 SLICEX internal 43)
	)
	(tile 187 16 INT_X6Y18 INT 1
		(primitive_site TIEOFF_X11Y36 TIEOFF internal 3)
	)
	(tile 187 17 CLEXL_X6Y18 CLEXL 2
		(primitive_site SLICE_X8Y16 SLICEL internal 45)
		(primitive_site SLICE_X9Y16 SLICEX internal 43)
	)
	(tile 187 18 INT_X7Y18 INT 1
		(primitive_site TIEOFF_X13Y36 TIEOFF internal 3)
	)
	(tile 187 19 CLEXM_X7Y18 CLEXM 2
		(primitive_site SLICE_X10Y16 SLICEM internal 50)
		(primitive_site SLICE_X11Y16 SLICEX internal 43)
	)
	(tile 187 20 INT_X8Y18 INT 1
		(primitive_site TIEOFF_X15Y36 TIEOFF internal 3)
	)
	(tile 187 21 INT_INTERFACE_X8Y18 INT_INTERFACE 0
	)
	(tile 187 22 NULL_X22Y21 NULL 0
	)
	(tile 187 23 INT_X9Y18 INT 1
		(primitive_site TIEOFF_X16Y36 TIEOFF internal 3)
	)
	(tile 187 24 CLEXL_X9Y18 CLEXL 2
		(primitive_site SLICE_X12Y16 SLICEL internal 45)
		(primitive_site SLICE_X13Y16 SLICEX internal 43)
	)
	(tile 187 25 INT_X10Y18 INT 1
		(primitive_site TIEOFF_X17Y36 TIEOFF internal 3)
	)
	(tile 187 26 CLEXM_X10Y18 CLEXM 2
		(primitive_site SLICE_X14Y16 SLICEM internal 50)
		(primitive_site SLICE_X15Y16 SLICEX internal 43)
	)
	(tile 187 27 INT_X11Y18 INT 1
		(primitive_site TIEOFF_X18Y36 TIEOFF internal 3)
	)
	(tile 187 28 CLEXL_X11Y18 CLEXL 2
		(primitive_site SLICE_X16Y16 SLICEL internal 45)
		(primitive_site SLICE_X17Y16 SLICEX internal 43)
	)
	(tile 187 29 INT_X12Y18 INT 1
		(primitive_site TIEOFF_X19Y36 TIEOFF internal 3)
	)
	(tile 187 30 CLEXM_X12Y18 CLEXM 2
		(primitive_site SLICE_X18Y16 SLICEM internal 50)
		(primitive_site SLICE_X19Y16 SLICEX internal 43)
	)
	(tile 187 31 INT_X13Y18 INT 1
		(primitive_site TIEOFF_X20Y36 TIEOFF internal 3)
	)
	(tile 187 32 CLEXL_X13Y18 CLEXL 2
		(primitive_site SLICE_X20Y16 SLICEL internal 45)
		(primitive_site SLICE_X21Y16 SLICEX internal 43)
	)
	(tile 187 33 INT_BRAM_X14Y18 INT_BRAM 1
		(primitive_site TIEOFF_X21Y36 TIEOFF internal 3)
	)
	(tile 187 34 INT_INTERFACE_X14Y18 INT_INTERFACE 0
	)
	(tile 187 35 NULL_X35Y21 NULL 0
	)
	(tile 187 36 INT_X15Y18 INT 1
		(primitive_site TIEOFF_X22Y36 TIEOFF internal 3)
	)
	(tile 187 37 CLEXM_X15Y18 CLEXM 2
		(primitive_site SLICE_X22Y16 SLICEM internal 50)
		(primitive_site SLICE_X23Y16 SLICEX internal 43)
	)
	(tile 187 38 INT_X16Y18 INT 1
		(primitive_site TIEOFF_X23Y36 TIEOFF internal 3)
	)
	(tile 187 39 CLEXL_X16Y18 CLEXL 2
		(primitive_site SLICE_X24Y16 SLICEL internal 45)
		(primitive_site SLICE_X25Y16 SLICEX internal 43)
	)
	(tile 187 40 INT_X17Y18 INT 1
		(primitive_site TIEOFF_X24Y36 TIEOFF internal 3)
	)
	(tile 187 41 CLEXM_X17Y18 CLEXM 2
		(primitive_site SLICE_X26Y16 SLICEM internal 50)
		(primitive_site SLICE_X27Y16 SLICEX internal 43)
	)
	(tile 187 42 INT_X18Y18 INT 1
		(primitive_site TIEOFF_X25Y36 TIEOFF internal 3)
	)
	(tile 187 43 CLEXL_X18Y18 CLEXL 2
		(primitive_site SLICE_X28Y16 SLICEL internal 45)
		(primitive_site SLICE_X29Y16 SLICEX internal 43)
	)
	(tile 187 44 INT_X19Y18 INT 1
		(primitive_site TIEOFF_X26Y36 TIEOFF internal 3)
	)
	(tile 187 45 CLEXM_X19Y18 CLEXM 2
		(primitive_site SLICE_X30Y16 SLICEM internal 50)
		(primitive_site SLICE_X31Y16 SLICEX internal 43)
	)
	(tile 187 46 INT_X20Y18 INT 1
		(primitive_site TIEOFF_X28Y36 TIEOFF internal 3)
	)
	(tile 187 47 CLEXL_X20Y18 CLEXL 2
		(primitive_site SLICE_X32Y16 SLICEL internal 45)
		(primitive_site SLICE_X33Y16 SLICEX internal 43)
	)
	(tile 187 48 NULL_X48Y21 NULL 0
	)
	(tile 187 49 REG_V_X20Y18 REG_V 0
	)
	(tile 187 50 INT_X21Y18 INT 1
		(primitive_site TIEOFF_X31Y36 TIEOFF internal 3)
	)
	(tile 187 51 CLEXM_X21Y18 CLEXM 2
		(primitive_site SLICE_X34Y16 SLICEM internal 50)
		(primitive_site SLICE_X35Y16 SLICEX internal 43)
	)
	(tile 187 52 INT_X22Y18 INT 1
		(primitive_site TIEOFF_X33Y36 TIEOFF internal 3)
	)
	(tile 187 53 CLEXL_X22Y18 CLEXL 2
		(primitive_site SLICE_X36Y16 SLICEL internal 45)
		(primitive_site SLICE_X37Y16 SLICEX internal 43)
	)
	(tile 187 54 INT_X23Y18 INT 1
		(primitive_site TIEOFF_X35Y36 TIEOFF internal 3)
	)
	(tile 187 55 CLEXM_X23Y18 CLEXM 2
		(primitive_site SLICE_X38Y16 SLICEM internal 50)
		(primitive_site SLICE_X39Y16 SLICEX internal 43)
	)
	(tile 187 56 INT_X24Y18 INT 1
		(primitive_site TIEOFF_X36Y36 TIEOFF internal 3)
	)
	(tile 187 57 CLEXL_X24Y18 CLEXL 2
		(primitive_site SLICE_X40Y16 SLICEL internal 45)
		(primitive_site SLICE_X41Y16 SLICEX internal 43)
	)
	(tile 187 58 INT_X25Y18 INT 1
		(primitive_site TIEOFF_X37Y36 TIEOFF internal 3)
	)
	(tile 187 59 CLEXM_X25Y18 CLEXM 2
		(primitive_site SLICE_X42Y16 SLICEM internal 50)
		(primitive_site SLICE_X43Y16 SLICEX internal 43)
	)
	(tile 187 60 INT_X26Y18 INT 1
		(primitive_site TIEOFF_X38Y36 TIEOFF internal 3)
	)
	(tile 187 61 CLEXL_X26Y18 CLEXL 2
		(primitive_site SLICE_X44Y16 SLICEL internal 45)
		(primitive_site SLICE_X45Y16 SLICEX internal 43)
	)
	(tile 187 62 INT_BRAM_X27Y18 INT_BRAM 1
		(primitive_site TIEOFF_X39Y36 TIEOFF internal 3)
	)
	(tile 187 63 INT_INTERFACE_X27Y18 INT_INTERFACE 0
	)
	(tile 187 64 NULL_X64Y21 NULL 0
	)
	(tile 187 65 INT_X28Y18 INT 1
		(primitive_site TIEOFF_X40Y36 TIEOFF internal 3)
	)
	(tile 187 66 CLEXL_X28Y18 CLEXL 2
		(primitive_site SLICE_X46Y16 SLICEL internal 45)
		(primitive_site SLICE_X47Y16 SLICEX internal 43)
	)
	(tile 187 67 INT_X29Y18 INT 1
		(primitive_site TIEOFF_X41Y36 TIEOFF internal 3)
	)
	(tile 187 68 CLEXM_X29Y18 CLEXM 2
		(primitive_site SLICE_X48Y16 SLICEM internal 50)
		(primitive_site SLICE_X49Y16 SLICEX internal 43)
	)
	(tile 187 69 INT_X30Y18 INT 1
		(primitive_site TIEOFF_X42Y36 TIEOFF internal 3)
	)
	(tile 187 70 CLEXL_X30Y18 CLEXL 2
		(primitive_site SLICE_X50Y16 SLICEL internal 45)
		(primitive_site SLICE_X51Y16 SLICEX internal 43)
	)
	(tile 187 71 INT_X31Y18 INT 1
		(primitive_site TIEOFF_X43Y36 TIEOFF internal 3)
	)
	(tile 187 72 CLEXM_X31Y18 CLEXM 2
		(primitive_site SLICE_X52Y16 SLICEM internal 50)
		(primitive_site SLICE_X53Y16 SLICEX internal 43)
	)
	(tile 187 73 INT_X32Y18 INT 1
		(primitive_site TIEOFF_X44Y36 TIEOFF internal 3)
	)
	(tile 187 74 CLEXL_X32Y18 CLEXL 2
		(primitive_site SLICE_X54Y16 SLICEL internal 45)
		(primitive_site SLICE_X55Y16 SLICEX internal 43)
	)
	(tile 187 75 INT_X33Y18 INT 1
		(primitive_site TIEOFF_X45Y36 TIEOFF internal 3)
	)
	(tile 187 76 INT_INTERFACE_X33Y18 INT_INTERFACE 0
	)
	(tile 187 77 NULL_X77Y21 NULL 0
	)
	(tile 187 78 INT_X34Y18 INT 1
		(primitive_site TIEOFF_X46Y36 TIEOFF internal 3)
	)
	(tile 187 79 CLEXM_X34Y18 CLEXM 2
		(primitive_site SLICE_X56Y16 SLICEM internal 50)
		(primitive_site SLICE_X57Y16 SLICEX internal 43)
	)
	(tile 187 80 INT_X35Y18 INT 1
		(primitive_site TIEOFF_X48Y36 TIEOFF internal 3)
	)
	(tile 187 81 CLEXL_X35Y18 CLEXL 2
		(primitive_site SLICE_X58Y16 SLICEL internal 45)
		(primitive_site SLICE_X59Y16 SLICEX internal 43)
	)
	(tile 187 82 INT_X36Y18 INT 1
		(primitive_site TIEOFF_X50Y36 TIEOFF internal 3)
	)
	(tile 187 83 INT_INTERFACE_X36Y18 INT_INTERFACE 0
	)
	(tile 187 84 NULL_X84Y21 NULL 0
	)
	(tile 187 85 INT_X37Y18 INT 1
		(primitive_site TIEOFF_X51Y36 TIEOFF internal 3)
	)
	(tile 187 86 CLEXM_X37Y18 CLEXM 2
		(primitive_site SLICE_X60Y16 SLICEM internal 50)
		(primitive_site SLICE_X61Y16 SLICEX internal 43)
	)
	(tile 187 87 INT_X38Y18 INT 1
		(primitive_site TIEOFF_X53Y36 TIEOFF internal 3)
	)
	(tile 187 88 CLEXL_X38Y18 CLEXL 2
		(primitive_site SLICE_X62Y16 SLICEL internal 45)
		(primitive_site SLICE_X63Y16 SLICEX internal 43)
	)
	(tile 187 89 INT_BRAM_X39Y18 INT_BRAM 1
		(primitive_site TIEOFF_X55Y36 TIEOFF internal 3)
	)
	(tile 187 90 INT_INTERFACE_X39Y18 INT_INTERFACE 0
	)
	(tile 187 91 NULL_X91Y21 NULL 0
	)
	(tile 187 92 INT_X40Y18 INT 1
		(primitive_site TIEOFF_X56Y36 TIEOFF internal 3)
	)
	(tile 187 93 CLEXM_X40Y18 CLEXM 2
		(primitive_site SLICE_X64Y16 SLICEM internal 50)
		(primitive_site SLICE_X65Y16 SLICEX internal 43)
	)
	(tile 187 94 INT_X41Y18 INT 1
		(primitive_site TIEOFF_X58Y36 TIEOFF internal 3)
	)
	(tile 187 95 CLEXL_X41Y18 CLEXL 2
		(primitive_site SLICE_X66Y16 SLICEL internal 45)
		(primitive_site SLICE_X67Y16 SLICEX internal 43)
	)
	(tile 187 96 INT_X42Y18 INT 1
		(primitive_site TIEOFF_X60Y36 TIEOFF internal 3)
	)
	(tile 187 97 INT_INTERFACE_X42Y18 INT_INTERFACE 0
	)
	(tile 187 98 MCB_CAP_INT_X42Y18 MCB_CAP_INT 0
	)
	(tile 187 99 IOI_RTERM_X99Y21 IOI_RTERM 0
	)
	(tile 187 100 EMP_RIOB_X42Y18 EMP_RIOB 0
	)
	(tile 188 0 EMP_LIOB_X0Y20 EMP_LIOB 0
	)
	(tile 188 1 IOI_LTERM_X1Y20 IOI_LTERM 0
	)
	(tile 188 2 INT_X0Y17 INT 1
		(primitive_site TIEOFF_X0Y34 TIEOFF internal 3)
	)
	(tile 188 3 INT_INTERFACE_X0Y17 INT_INTERFACE 0
	)
	(tile 188 4 MCB_CAP_INT_X0Y17 MCB_CAP_INT 0
	)
	(tile 188 5 INT_X1Y17 INT 1
		(primitive_site TIEOFF_X2Y34 TIEOFF internal 3)
	)
	(tile 188 6 CLEXL_X1Y17 CLEXL 2
		(primitive_site SLICE_X0Y15 SLICEL internal 45)
		(primitive_site SLICE_X1Y15 SLICEX internal 43)
	)
	(tile 188 7 INT_X2Y17 INT 1
		(primitive_site TIEOFF_X4Y34 TIEOFF internal 3)
	)
	(tile 188 8 CLEXM_X2Y17 CLEXM 2
		(primitive_site SLICE_X2Y15 SLICEM internal 50)
		(primitive_site SLICE_X3Y15 SLICEX internal 43)
	)
	(tile 188 9 INT_BRAM_X3Y17 INT_BRAM 1
		(primitive_site TIEOFF_X6Y34 TIEOFF internal 3)
	)
	(tile 188 10 INT_INTERFACE_X3Y17 INT_INTERFACE 0
	)
	(tile 188 11 NULL_X11Y20 NULL 0
	)
	(tile 188 12 INT_X4Y17 INT 1
		(primitive_site TIEOFF_X7Y34 TIEOFF internal 3)
	)
	(tile 188 13 CLEXL_X4Y17 CLEXL 2
		(primitive_site SLICE_X4Y15 SLICEL internal 45)
		(primitive_site SLICE_X5Y15 SLICEX internal 43)
	)
	(tile 188 14 INT_X5Y17 INT 1
		(primitive_site TIEOFF_X9Y34 TIEOFF internal 3)
	)
	(tile 188 15 CLEXM_X5Y17 CLEXM 2
		(primitive_site SLICE_X6Y15 SLICEM internal 50)
		(primitive_site SLICE_X7Y15 SLICEX internal 43)
	)
	(tile 188 16 INT_X6Y17 INT 1
		(primitive_site TIEOFF_X11Y34 TIEOFF internal 3)
	)
	(tile 188 17 CLEXL_X6Y17 CLEXL 2
		(primitive_site SLICE_X8Y15 SLICEL internal 45)
		(primitive_site SLICE_X9Y15 SLICEX internal 43)
	)
	(tile 188 18 INT_X7Y17 INT 1
		(primitive_site TIEOFF_X13Y34 TIEOFF internal 3)
	)
	(tile 188 19 CLEXM_X7Y17 CLEXM 2
		(primitive_site SLICE_X10Y15 SLICEM internal 50)
		(primitive_site SLICE_X11Y15 SLICEX internal 43)
	)
	(tile 188 20 INT_X8Y17 INT 1
		(primitive_site TIEOFF_X15Y34 TIEOFF internal 3)
	)
	(tile 188 21 INT_INTERFACE_X8Y17 INT_INTERFACE 0
	)
	(tile 188 22 NULL_X22Y20 NULL 0
	)
	(tile 188 23 INT_X9Y17 INT 1
		(primitive_site TIEOFF_X16Y34 TIEOFF internal 3)
	)
	(tile 188 24 CLEXL_X9Y17 CLEXL 2
		(primitive_site SLICE_X12Y15 SLICEL internal 45)
		(primitive_site SLICE_X13Y15 SLICEX internal 43)
	)
	(tile 188 25 INT_X10Y17 INT 1
		(primitive_site TIEOFF_X17Y34 TIEOFF internal 3)
	)
	(tile 188 26 CLEXM_X10Y17 CLEXM 2
		(primitive_site SLICE_X14Y15 SLICEM internal 50)
		(primitive_site SLICE_X15Y15 SLICEX internal 43)
	)
	(tile 188 27 INT_X11Y17 INT 1
		(primitive_site TIEOFF_X18Y34 TIEOFF internal 3)
	)
	(tile 188 28 CLEXL_X11Y17 CLEXL 2
		(primitive_site SLICE_X16Y15 SLICEL internal 45)
		(primitive_site SLICE_X17Y15 SLICEX internal 43)
	)
	(tile 188 29 INT_X12Y17 INT 1
		(primitive_site TIEOFF_X19Y34 TIEOFF internal 3)
	)
	(tile 188 30 CLEXM_X12Y17 CLEXM 2
		(primitive_site SLICE_X18Y15 SLICEM internal 50)
		(primitive_site SLICE_X19Y15 SLICEX internal 43)
	)
	(tile 188 31 INT_X13Y17 INT 1
		(primitive_site TIEOFF_X20Y34 TIEOFF internal 3)
	)
	(tile 188 32 CLEXL_X13Y17 CLEXL 2
		(primitive_site SLICE_X20Y15 SLICEL internal 45)
		(primitive_site SLICE_X21Y15 SLICEX internal 43)
	)
	(tile 188 33 INT_BRAM_X14Y17 INT_BRAM 1
		(primitive_site TIEOFF_X21Y34 TIEOFF internal 3)
	)
	(tile 188 34 INT_INTERFACE_X14Y17 INT_INTERFACE 0
	)
	(tile 188 35 NULL_X35Y20 NULL 0
	)
	(tile 188 36 INT_X15Y17 INT 1
		(primitive_site TIEOFF_X22Y34 TIEOFF internal 3)
	)
	(tile 188 37 CLEXM_X15Y17 CLEXM 2
		(primitive_site SLICE_X22Y15 SLICEM internal 50)
		(primitive_site SLICE_X23Y15 SLICEX internal 43)
	)
	(tile 188 38 INT_X16Y17 INT 1
		(primitive_site TIEOFF_X23Y34 TIEOFF internal 3)
	)
	(tile 188 39 CLEXL_X16Y17 CLEXL 2
		(primitive_site SLICE_X24Y15 SLICEL internal 45)
		(primitive_site SLICE_X25Y15 SLICEX internal 43)
	)
	(tile 188 40 INT_X17Y17 INT 1
		(primitive_site TIEOFF_X24Y34 TIEOFF internal 3)
	)
	(tile 188 41 CLEXM_X17Y17 CLEXM 2
		(primitive_site SLICE_X26Y15 SLICEM internal 50)
		(primitive_site SLICE_X27Y15 SLICEX internal 43)
	)
	(tile 188 42 INT_X18Y17 INT 1
		(primitive_site TIEOFF_X25Y34 TIEOFF internal 3)
	)
	(tile 188 43 CLEXL_X18Y17 CLEXL 2
		(primitive_site SLICE_X28Y15 SLICEL internal 45)
		(primitive_site SLICE_X29Y15 SLICEX internal 43)
	)
	(tile 188 44 INT_X19Y17 INT 1
		(primitive_site TIEOFF_X26Y34 TIEOFF internal 3)
	)
	(tile 188 45 CLEXM_X19Y17 CLEXM 2
		(primitive_site SLICE_X30Y15 SLICEM internal 50)
		(primitive_site SLICE_X31Y15 SLICEX internal 43)
	)
	(tile 188 46 INT_X20Y17 INT 1
		(primitive_site TIEOFF_X28Y34 TIEOFF internal 3)
	)
	(tile 188 47 CLEXL_X20Y17 CLEXL 2
		(primitive_site SLICE_X32Y15 SLICEL internal 45)
		(primitive_site SLICE_X33Y15 SLICEX internal 43)
	)
	(tile 188 48 NULL_X48Y20 NULL 0
	)
	(tile 188 49 REG_V_X20Y17 REG_V 0
	)
	(tile 188 50 INT_X21Y17 INT 1
		(primitive_site TIEOFF_X31Y34 TIEOFF internal 3)
	)
	(tile 188 51 CLEXM_X21Y17 CLEXM 2
		(primitive_site SLICE_X34Y15 SLICEM internal 50)
		(primitive_site SLICE_X35Y15 SLICEX internal 43)
	)
	(tile 188 52 INT_X22Y17 INT 1
		(primitive_site TIEOFF_X33Y34 TIEOFF internal 3)
	)
	(tile 188 53 CLEXL_X22Y17 CLEXL 2
		(primitive_site SLICE_X36Y15 SLICEL internal 45)
		(primitive_site SLICE_X37Y15 SLICEX internal 43)
	)
	(tile 188 54 INT_X23Y17 INT 1
		(primitive_site TIEOFF_X35Y34 TIEOFF internal 3)
	)
	(tile 188 55 CLEXM_X23Y17 CLEXM 2
		(primitive_site SLICE_X38Y15 SLICEM internal 50)
		(primitive_site SLICE_X39Y15 SLICEX internal 43)
	)
	(tile 188 56 INT_X24Y17 INT 1
		(primitive_site TIEOFF_X36Y34 TIEOFF internal 3)
	)
	(tile 188 57 CLEXL_X24Y17 CLEXL 2
		(primitive_site SLICE_X40Y15 SLICEL internal 45)
		(primitive_site SLICE_X41Y15 SLICEX internal 43)
	)
	(tile 188 58 INT_X25Y17 INT 1
		(primitive_site TIEOFF_X37Y34 TIEOFF internal 3)
	)
	(tile 188 59 CLEXM_X25Y17 CLEXM 2
		(primitive_site SLICE_X42Y15 SLICEM internal 50)
		(primitive_site SLICE_X43Y15 SLICEX internal 43)
	)
	(tile 188 60 INT_X26Y17 INT 1
		(primitive_site TIEOFF_X38Y34 TIEOFF internal 3)
	)
	(tile 188 61 CLEXL_X26Y17 CLEXL 2
		(primitive_site SLICE_X44Y15 SLICEL internal 45)
		(primitive_site SLICE_X45Y15 SLICEX internal 43)
	)
	(tile 188 62 INT_BRAM_X27Y17 INT_BRAM 1
		(primitive_site TIEOFF_X39Y34 TIEOFF internal 3)
	)
	(tile 188 63 INT_INTERFACE_X27Y17 INT_INTERFACE 0
	)
	(tile 188 64 NULL_X64Y20 NULL 0
	)
	(tile 188 65 INT_X28Y17 INT 1
		(primitive_site TIEOFF_X40Y34 TIEOFF internal 3)
	)
	(tile 188 66 CLEXL_X28Y17 CLEXL 2
		(primitive_site SLICE_X46Y15 SLICEL internal 45)
		(primitive_site SLICE_X47Y15 SLICEX internal 43)
	)
	(tile 188 67 INT_X29Y17 INT 1
		(primitive_site TIEOFF_X41Y34 TIEOFF internal 3)
	)
	(tile 188 68 CLEXM_X29Y17 CLEXM 2
		(primitive_site SLICE_X48Y15 SLICEM internal 50)
		(primitive_site SLICE_X49Y15 SLICEX internal 43)
	)
	(tile 188 69 INT_X30Y17 INT 1
		(primitive_site TIEOFF_X42Y34 TIEOFF internal 3)
	)
	(tile 188 70 CLEXL_X30Y17 CLEXL 2
		(primitive_site SLICE_X50Y15 SLICEL internal 45)
		(primitive_site SLICE_X51Y15 SLICEX internal 43)
	)
	(tile 188 71 INT_X31Y17 INT 1
		(primitive_site TIEOFF_X43Y34 TIEOFF internal 3)
	)
	(tile 188 72 CLEXM_X31Y17 CLEXM 2
		(primitive_site SLICE_X52Y15 SLICEM internal 50)
		(primitive_site SLICE_X53Y15 SLICEX internal 43)
	)
	(tile 188 73 INT_X32Y17 INT 1
		(primitive_site TIEOFF_X44Y34 TIEOFF internal 3)
	)
	(tile 188 74 CLEXL_X32Y17 CLEXL 2
		(primitive_site SLICE_X54Y15 SLICEL internal 45)
		(primitive_site SLICE_X55Y15 SLICEX internal 43)
	)
	(tile 188 75 INT_X33Y17 INT 1
		(primitive_site TIEOFF_X45Y34 TIEOFF internal 3)
	)
	(tile 188 76 INT_INTERFACE_X33Y17 INT_INTERFACE 0
	)
	(tile 188 77 NULL_X77Y20 NULL 0
	)
	(tile 188 78 INT_X34Y17 INT 1
		(primitive_site TIEOFF_X46Y34 TIEOFF internal 3)
	)
	(tile 188 79 CLEXM_X34Y17 CLEXM 2
		(primitive_site SLICE_X56Y15 SLICEM internal 50)
		(primitive_site SLICE_X57Y15 SLICEX internal 43)
	)
	(tile 188 80 INT_X35Y17 INT 1
		(primitive_site TIEOFF_X48Y34 TIEOFF internal 3)
	)
	(tile 188 81 CLEXL_X35Y17 CLEXL 2
		(primitive_site SLICE_X58Y15 SLICEL internal 45)
		(primitive_site SLICE_X59Y15 SLICEX internal 43)
	)
	(tile 188 82 INT_X36Y17 INT 1
		(primitive_site TIEOFF_X50Y34 TIEOFF internal 3)
	)
	(tile 188 83 INT_INTERFACE_X36Y17 INT_INTERFACE 0
	)
	(tile 188 84 NULL_X84Y20 NULL 0
	)
	(tile 188 85 INT_X37Y17 INT 1
		(primitive_site TIEOFF_X51Y34 TIEOFF internal 3)
	)
	(tile 188 86 CLEXM_X37Y17 CLEXM 2
		(primitive_site SLICE_X60Y15 SLICEM internal 50)
		(primitive_site SLICE_X61Y15 SLICEX internal 43)
	)
	(tile 188 87 INT_X38Y17 INT 1
		(primitive_site TIEOFF_X53Y34 TIEOFF internal 3)
	)
	(tile 188 88 CLEXL_X38Y17 CLEXL 2
		(primitive_site SLICE_X62Y15 SLICEL internal 45)
		(primitive_site SLICE_X63Y15 SLICEX internal 43)
	)
	(tile 188 89 INT_BRAM_X39Y17 INT_BRAM 1
		(primitive_site TIEOFF_X55Y34 TIEOFF internal 3)
	)
	(tile 188 90 INT_INTERFACE_X39Y17 INT_INTERFACE 0
	)
	(tile 188 91 NULL_X91Y20 NULL 0
	)
	(tile 188 92 INT_X40Y17 INT 1
		(primitive_site TIEOFF_X56Y34 TIEOFF internal 3)
	)
	(tile 188 93 CLEXM_X40Y17 CLEXM 2
		(primitive_site SLICE_X64Y15 SLICEM internal 50)
		(primitive_site SLICE_X65Y15 SLICEX internal 43)
	)
	(tile 188 94 INT_X41Y17 INT 1
		(primitive_site TIEOFF_X58Y34 TIEOFF internal 3)
	)
	(tile 188 95 CLEXL_X41Y17 CLEXL 2
		(primitive_site SLICE_X66Y15 SLICEL internal 45)
		(primitive_site SLICE_X67Y15 SLICEX internal 43)
	)
	(tile 188 96 INT_X42Y17 INT 1
		(primitive_site TIEOFF_X60Y34 TIEOFF internal 3)
	)
	(tile 188 97 INT_INTERFACE_X42Y17 INT_INTERFACE 0
	)
	(tile 188 98 MCB_CAP_INT_X42Y17 MCB_CAP_INT 0
	)
	(tile 188 99 IOI_RTERM_X99Y20 IOI_RTERM 0
	)
	(tile 188 100 EMP_RIOB_X42Y17 EMP_RIOB 0
	)
	(tile 189 0 LIOB_X0Y16 LIOB 2
		(primitive_site W4 IOBM bonded 8)
		(primitive_site Y4 IOBS bonded 8)
	)
	(tile 189 1 IOI_LTERM_X1Y19 IOI_LTERM 0
	)
	(tile 189 2 INT_X0Y16 LIOI_INT_BRK 1
		(primitive_site TIEOFF_X0Y32 TIEOFF internal 3)
	)
	(tile 189 3 LIOI_BRK_X0Y16 LIOI_BRK 7
		(primitive_site OLOGIC_X0Y16 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y16 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y16 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y17 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y17 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y17 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y32 TIEOFF internal 3)
	)
	(tile 189 4 MCB_CAP_INT_X0Y16 MCB_CAP_INT 0
	)
	(tile 189 5 INT_X1Y16 INT_BRK 1
		(primitive_site TIEOFF_X2Y32 TIEOFF internal 3)
	)
	(tile 189 6 CLEXL_X1Y16 CLEXL 2
		(primitive_site SLICE_X0Y14 SLICEL internal 45)
		(primitive_site SLICE_X1Y14 SLICEX internal 43)
	)
	(tile 189 7 INT_X2Y16 INT_BRK 1
		(primitive_site TIEOFF_X4Y32 TIEOFF internal 3)
	)
	(tile 189 8 CLEXM_X2Y16 CLEXM 2
		(primitive_site SLICE_X2Y14 SLICEM internal 50)
		(primitive_site SLICE_X3Y14 SLICEX internal 43)
	)
	(tile 189 9 INT_BRAM_BRK_X3Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y32 TIEOFF internal 3)
	)
	(tile 189 10 INT_INTERFACE_X3Y16 INT_INTERFACE 0
	)
	(tile 189 11 BRAMSITE2_X3Y16 BRAMSITE2 3
		(primitive_site RAMB16_X0Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y9 RAMB8BWER internal 110)
	)
	(tile 189 12 INT_X4Y16 INT_BRK 1
		(primitive_site TIEOFF_X7Y32 TIEOFF internal 3)
	)
	(tile 189 13 CLEXL_X4Y16 CLEXL 2
		(primitive_site SLICE_X4Y14 SLICEL internal 45)
		(primitive_site SLICE_X5Y14 SLICEX internal 43)
	)
	(tile 189 14 INT_X5Y16 INT_BRK 1
		(primitive_site TIEOFF_X9Y32 TIEOFF internal 3)
	)
	(tile 189 15 CLEXM_X5Y16 CLEXM 2
		(primitive_site SLICE_X6Y14 SLICEM internal 50)
		(primitive_site SLICE_X7Y14 SLICEX internal 43)
	)
	(tile 189 16 INT_X6Y16 INT_BRK 1
		(primitive_site TIEOFF_X11Y32 TIEOFF internal 3)
	)
	(tile 189 17 CLEXL_X6Y16 CLEXL 2
		(primitive_site SLICE_X8Y14 SLICEL internal 45)
		(primitive_site SLICE_X9Y14 SLICEX internal 43)
	)
	(tile 189 18 INT_X7Y16 INT_BRK 1
		(primitive_site TIEOFF_X13Y32 TIEOFF internal 3)
	)
	(tile 189 19 CLEXM_X7Y16 CLEXM 2
		(primitive_site SLICE_X10Y14 SLICEM internal 50)
		(primitive_site SLICE_X11Y14 SLICEX internal 43)
	)
	(tile 189 20 INT_X8Y16 INT_BRK 1
		(primitive_site TIEOFF_X15Y32 TIEOFF internal 3)
	)
	(tile 189 21 INT_INTERFACE_X8Y16 INT_INTERFACE 0
	)
	(tile 189 22 MACCSITE2_X8Y16 MACCSITE2 1
		(primitive_site DSP48_X0Y4 DSP48A1 internal 346)
	)
	(tile 189 23 INT_X9Y16 INT_BRK 1
		(primitive_site TIEOFF_X16Y32 TIEOFF internal 3)
	)
	(tile 189 24 CLEXL_X9Y16 CLEXL 2
		(primitive_site SLICE_X12Y14 SLICEL internal 45)
		(primitive_site SLICE_X13Y14 SLICEX internal 43)
	)
	(tile 189 25 INT_X10Y16 INT_BRK 1
		(primitive_site TIEOFF_X17Y32 TIEOFF internal 3)
	)
	(tile 189 26 CLEXM_X10Y16 CLEXM 2
		(primitive_site SLICE_X14Y14 SLICEM internal 50)
		(primitive_site SLICE_X15Y14 SLICEX internal 43)
	)
	(tile 189 27 INT_X11Y16 INT_BRK 1
		(primitive_site TIEOFF_X18Y32 TIEOFF internal 3)
	)
	(tile 189 28 CLEXL_X11Y16 CLEXL 2
		(primitive_site SLICE_X16Y14 SLICEL internal 45)
		(primitive_site SLICE_X17Y14 SLICEX internal 43)
	)
	(tile 189 29 INT_X12Y16 INT_BRK 1
		(primitive_site TIEOFF_X19Y32 TIEOFF internal 3)
	)
	(tile 189 30 CLEXM_X12Y16 CLEXM 2
		(primitive_site SLICE_X18Y14 SLICEM internal 50)
		(primitive_site SLICE_X19Y14 SLICEX internal 43)
	)
	(tile 189 31 INT_X13Y16 INT_BRK 1
		(primitive_site TIEOFF_X20Y32 TIEOFF internal 3)
	)
	(tile 189 32 CLEXL_X13Y16 CLEXL 2
		(primitive_site SLICE_X20Y14 SLICEL internal 45)
		(primitive_site SLICE_X21Y14 SLICEX internal 43)
	)
	(tile 189 33 INT_BRAM_BRK_X14Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X21Y32 TIEOFF internal 3)
	)
	(tile 189 34 INT_INTERFACE_X14Y16 INT_INTERFACE 0
	)
	(tile 189 35 BRAMSITE2_X14Y16 BRAMSITE2 3
		(primitive_site RAMB16_X1Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y9 RAMB8BWER internal 110)
	)
	(tile 189 36 INT_X15Y16 INT_BRK 1
		(primitive_site TIEOFF_X22Y32 TIEOFF internal 3)
	)
	(tile 189 37 CLEXM_X15Y16 CLEXM 2
		(primitive_site SLICE_X22Y14 SLICEM internal 50)
		(primitive_site SLICE_X23Y14 SLICEX internal 43)
	)
	(tile 189 38 INT_X16Y16 INT_BRK 1
		(primitive_site TIEOFF_X23Y32 TIEOFF internal 3)
	)
	(tile 189 39 CLEXL_X16Y16 CLEXL 2
		(primitive_site SLICE_X24Y14 SLICEL internal 45)
		(primitive_site SLICE_X25Y14 SLICEX internal 43)
	)
	(tile 189 40 INT_X17Y16 INT_BRK 1
		(primitive_site TIEOFF_X24Y32 TIEOFF internal 3)
	)
	(tile 189 41 CLEXM_X17Y16 CLEXM 2
		(primitive_site SLICE_X26Y14 SLICEM internal 50)
		(primitive_site SLICE_X27Y14 SLICEX internal 43)
	)
	(tile 189 42 INT_X18Y16 INT_BRK 1
		(primitive_site TIEOFF_X25Y32 TIEOFF internal 3)
	)
	(tile 189 43 CLEXL_X18Y16 CLEXL 2
		(primitive_site SLICE_X28Y14 SLICEL internal 45)
		(primitive_site SLICE_X29Y14 SLICEX internal 43)
	)
	(tile 189 44 INT_X19Y16 INT_BRK 1
		(primitive_site TIEOFF_X26Y32 TIEOFF internal 3)
	)
	(tile 189 45 CLEXM_X19Y16 CLEXM 2
		(primitive_site SLICE_X30Y14 SLICEM internal 50)
		(primitive_site SLICE_X31Y14 SLICEX internal 43)
	)
	(tile 189 46 INT_X20Y16 INT_BRK 1
		(primitive_site TIEOFF_X28Y32 TIEOFF internal 3)
	)
	(tile 189 47 CLEXL_X20Y16 CLEXL 2
		(primitive_site SLICE_X32Y14 SLICEL internal 45)
		(primitive_site SLICE_X33Y14 SLICEX internal 43)
	)
	(tile 189 48 NULL_X48Y19 NULL 0
	)
	(tile 189 49 REG_V_BRK_X20Y16 REG_V_BRK 0
	)
	(tile 189 50 INT_X21Y16 INT_BRK 1
		(primitive_site TIEOFF_X31Y32 TIEOFF internal 3)
	)
	(tile 189 51 CLEXM_X21Y16 CLEXM 2
		(primitive_site SLICE_X34Y14 SLICEM internal 50)
		(primitive_site SLICE_X35Y14 SLICEX internal 43)
	)
	(tile 189 52 INT_X22Y16 INT_BRK 1
		(primitive_site TIEOFF_X33Y32 TIEOFF internal 3)
	)
	(tile 189 53 CLEXL_X22Y16 CLEXL 2
		(primitive_site SLICE_X36Y14 SLICEL internal 45)
		(primitive_site SLICE_X37Y14 SLICEX internal 43)
	)
	(tile 189 54 INT_X23Y16 INT_BRK 1
		(primitive_site TIEOFF_X35Y32 TIEOFF internal 3)
	)
	(tile 189 55 CLEXM_X23Y16 CLEXM 2
		(primitive_site SLICE_X38Y14 SLICEM internal 50)
		(primitive_site SLICE_X39Y14 SLICEX internal 43)
	)
	(tile 189 56 INT_X24Y16 INT_BRK 1
		(primitive_site TIEOFF_X36Y32 TIEOFF internal 3)
	)
	(tile 189 57 CLEXL_X24Y16 CLEXL 2
		(primitive_site SLICE_X40Y14 SLICEL internal 45)
		(primitive_site SLICE_X41Y14 SLICEX internal 43)
	)
	(tile 189 58 INT_X25Y16 INT_BRK 1
		(primitive_site TIEOFF_X37Y32 TIEOFF internal 3)
	)
	(tile 189 59 CLEXM_X25Y16 CLEXM 2
		(primitive_site SLICE_X42Y14 SLICEM internal 50)
		(primitive_site SLICE_X43Y14 SLICEX internal 43)
	)
	(tile 189 60 INT_X26Y16 INT_BRK 1
		(primitive_site TIEOFF_X38Y32 TIEOFF internal 3)
	)
	(tile 189 61 CLEXL_X26Y16 CLEXL 2
		(primitive_site SLICE_X44Y14 SLICEL internal 45)
		(primitive_site SLICE_X45Y14 SLICEX internal 43)
	)
	(tile 189 62 INT_BRAM_BRK_X27Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X39Y32 TIEOFF internal 3)
	)
	(tile 189 63 INT_INTERFACE_X27Y16 INT_INTERFACE 0
	)
	(tile 189 64 BRAMSITE2_X27Y16 BRAMSITE2 3
		(primitive_site RAMB16_X2Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X2Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X2Y9 RAMB8BWER internal 110)
	)
	(tile 189 65 INT_X28Y16 INT_BRK 1
		(primitive_site TIEOFF_X40Y32 TIEOFF internal 3)
	)
	(tile 189 66 CLEXL_X28Y16 CLEXL 2
		(primitive_site SLICE_X46Y14 SLICEL internal 45)
		(primitive_site SLICE_X47Y14 SLICEX internal 43)
	)
	(tile 189 67 INT_X29Y16 INT_BRK 1
		(primitive_site TIEOFF_X41Y32 TIEOFF internal 3)
	)
	(tile 189 68 CLEXM_X29Y16 CLEXM 2
		(primitive_site SLICE_X48Y14 SLICEM internal 50)
		(primitive_site SLICE_X49Y14 SLICEX internal 43)
	)
	(tile 189 69 INT_X30Y16 INT_BRK 1
		(primitive_site TIEOFF_X42Y32 TIEOFF internal 3)
	)
	(tile 189 70 CLEXL_X30Y16 CLEXL 2
		(primitive_site SLICE_X50Y14 SLICEL internal 45)
		(primitive_site SLICE_X51Y14 SLICEX internal 43)
	)
	(tile 189 71 INT_X31Y16 INT_BRK 1
		(primitive_site TIEOFF_X43Y32 TIEOFF internal 3)
	)
	(tile 189 72 CLEXM_X31Y16 CLEXM 2
		(primitive_site SLICE_X52Y14 SLICEM internal 50)
		(primitive_site SLICE_X53Y14 SLICEX internal 43)
	)
	(tile 189 73 INT_X32Y16 INT_BRK 1
		(primitive_site TIEOFF_X44Y32 TIEOFF internal 3)
	)
	(tile 189 74 CLEXL_X32Y16 CLEXL 2
		(primitive_site SLICE_X54Y14 SLICEL internal 45)
		(primitive_site SLICE_X55Y14 SLICEX internal 43)
	)
	(tile 189 75 INT_X33Y16 INT_BRK 1
		(primitive_site TIEOFF_X45Y32 TIEOFF internal 3)
	)
	(tile 189 76 INT_INTERFACE_X33Y16 INT_INTERFACE 0
	)
	(tile 189 77 MACCSITE2_X33Y16 MACCSITE2 1
		(primitive_site DSP48_X1Y4 DSP48A1 internal 346)
	)
	(tile 189 78 INT_X34Y16 INT_BRK 1
		(primitive_site TIEOFF_X46Y32 TIEOFF internal 3)
	)
	(tile 189 79 CLEXM_X34Y16 CLEXM 2
		(primitive_site SLICE_X56Y14 SLICEM internal 50)
		(primitive_site SLICE_X57Y14 SLICEX internal 43)
	)
	(tile 189 80 INT_X35Y16 INT_BRK 1
		(primitive_site TIEOFF_X48Y32 TIEOFF internal 3)
	)
	(tile 189 81 CLEXL_X35Y16 CLEXL 2
		(primitive_site SLICE_X58Y14 SLICEL internal 45)
		(primitive_site SLICE_X59Y14 SLICEX internal 43)
	)
	(tile 189 82 INT_X36Y16 INT_BRK 1
		(primitive_site TIEOFF_X50Y32 TIEOFF internal 3)
	)
	(tile 189 83 INT_INTERFACE_X36Y16 INT_INTERFACE 0
	)
	(tile 189 84 MACCSITE2_X36Y16 MACCSITE2 1
		(primitive_site DSP48_X2Y4 DSP48A1 internal 346)
	)
	(tile 189 85 INT_X37Y16 INT_BRK 1
		(primitive_site TIEOFF_X51Y32 TIEOFF internal 3)
	)
	(tile 189 86 CLEXM_X37Y16 CLEXM 2
		(primitive_site SLICE_X60Y14 SLICEM internal 50)
		(primitive_site SLICE_X61Y14 SLICEX internal 43)
	)
	(tile 189 87 INT_X38Y16 INT_BRK 1
		(primitive_site TIEOFF_X53Y32 TIEOFF internal 3)
	)
	(tile 189 88 CLEXL_X38Y16 CLEXL 2
		(primitive_site SLICE_X62Y14 SLICEL internal 45)
		(primitive_site SLICE_X63Y14 SLICEX internal 43)
	)
	(tile 189 89 INT_BRAM_BRK_X39Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y32 TIEOFF internal 3)
	)
	(tile 189 90 INT_INTERFACE_X39Y16 INT_INTERFACE 0
	)
	(tile 189 91 BRAMSITE2_X39Y16 BRAMSITE2 3
		(primitive_site RAMB16_X3Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y9 RAMB8BWER internal 110)
	)
	(tile 189 92 INT_X40Y16 INT_BRK 1
		(primitive_site TIEOFF_X56Y32 TIEOFF internal 3)
	)
	(tile 189 93 CLEXM_X40Y16 CLEXM 2
		(primitive_site SLICE_X64Y14 SLICEM internal 50)
		(primitive_site SLICE_X65Y14 SLICEX internal 43)
	)
	(tile 189 94 INT_X41Y16 INT_BRK 1
		(primitive_site TIEOFF_X58Y32 TIEOFF internal 3)
	)
	(tile 189 95 CLEXL_X41Y16 CLEXL 2
		(primitive_site SLICE_X66Y14 SLICEL internal 45)
		(primitive_site SLICE_X67Y14 SLICEX internal 43)
	)
	(tile 189 96 INT_X42Y16 INT_BRK 1
		(primitive_site TIEOFF_X60Y32 TIEOFF internal 3)
	)
	(tile 189 97 INT_INTERFACE_CARRY_X42Y16 INT_INTERFACE_CARRY 0
	)
	(tile 189 98 MCB_CAP_INT_X42Y16 MCB_CAP_INT 0
	)
	(tile 189 99 IOI_RTERM_X99Y19 IOI_RTERM 0
	)
	(tile 189 100 EMP_RIOB_X42Y16 EMP_RIOB 0
	)
	(tile 190 0 EMP_LIOB_X0Y18 EMP_LIOB 0
	)
	(tile 190 1 IOI_LTERM_X1Y18 IOI_LTERM 0
	)
	(tile 190 2 INT_X0Y15 INT 1
		(primitive_site TIEOFF_X0Y30 TIEOFF internal 3)
	)
	(tile 190 3 INT_INTERFACE_X0Y15 INT_INTERFACE 0
	)
	(tile 190 4 MCB_CAP_INT_X0Y15 MCB_CAP_INT 0
	)
	(tile 190 5 INT_X1Y15 INT 1
		(primitive_site TIEOFF_X2Y30 TIEOFF internal 3)
	)
	(tile 190 6 CLEXL_X1Y15 CLEXL 2
		(primitive_site SLICE_X0Y13 SLICEL internal 45)
		(primitive_site SLICE_X1Y13 SLICEX internal 43)
	)
	(tile 190 7 INT_X2Y15 INT 1
		(primitive_site TIEOFF_X4Y30 TIEOFF internal 3)
	)
	(tile 190 8 CLEXM_X2Y15 CLEXM 2
		(primitive_site SLICE_X2Y13 SLICEM internal 50)
		(primitive_site SLICE_X3Y13 SLICEX internal 43)
	)
	(tile 190 9 INT_BRAM_X3Y15 INT_BRAM 1
		(primitive_site TIEOFF_X6Y30 TIEOFF internal 3)
	)
	(tile 190 10 INT_INTERFACE_X3Y15 INT_INTERFACE 0
	)
	(tile 190 11 NULL_X11Y18 NULL 0
	)
	(tile 190 12 INT_X4Y15 INT 1
		(primitive_site TIEOFF_X7Y30 TIEOFF internal 3)
	)
	(tile 190 13 CLEXL_X4Y15 CLEXL 2
		(primitive_site SLICE_X4Y13 SLICEL internal 45)
		(primitive_site SLICE_X5Y13 SLICEX internal 43)
	)
	(tile 190 14 INT_X5Y15 INT 1
		(primitive_site TIEOFF_X9Y30 TIEOFF internal 3)
	)
	(tile 190 15 CLEXM_X5Y15 CLEXM 2
		(primitive_site SLICE_X6Y13 SLICEM internal 50)
		(primitive_site SLICE_X7Y13 SLICEX internal 43)
	)
	(tile 190 16 INT_X6Y15 INT 1
		(primitive_site TIEOFF_X11Y30 TIEOFF internal 3)
	)
	(tile 190 17 CLEXL_X6Y15 CLEXL 2
		(primitive_site SLICE_X8Y13 SLICEL internal 45)
		(primitive_site SLICE_X9Y13 SLICEX internal 43)
	)
	(tile 190 18 INT_X7Y15 INT 1
		(primitive_site TIEOFF_X13Y30 TIEOFF internal 3)
	)
	(tile 190 19 CLEXM_X7Y15 CLEXM 2
		(primitive_site SLICE_X10Y13 SLICEM internal 50)
		(primitive_site SLICE_X11Y13 SLICEX internal 43)
	)
	(tile 190 20 INT_X8Y15 INT 1
		(primitive_site TIEOFF_X15Y30 TIEOFF internal 3)
	)
	(tile 190 21 INT_INTERFACE_X8Y15 INT_INTERFACE 0
	)
	(tile 190 22 NULL_X22Y18 NULL 0
	)
	(tile 190 23 INT_X9Y15 INT 1
		(primitive_site TIEOFF_X16Y30 TIEOFF internal 3)
	)
	(tile 190 24 INT_INTERFACE_RTERM_X24Y18 INT_INTERFACE_RTERM 0
	)
	(tile 190 25 NULL_X25Y18 NULL 0
	)
	(tile 190 26 NULL_X26Y18 NULL 0
	)
	(tile 190 27 NULL_X27Y18 NULL 0
	)
	(tile 190 28 NULL_X28Y18 NULL 0
	)
	(tile 190 29 NULL_X29Y18 NULL 0
	)
	(tile 190 30 NULL_X30Y18 NULL 0
	)
	(tile 190 31 NULL_X31Y18 NULL 0
	)
	(tile 190 32 NULL_X32Y18 NULL 0
	)
	(tile 190 33 NULL_X33Y18 NULL 0
	)
	(tile 190 34 NULL_X34Y18 NULL 0
	)
	(tile 190 35 NULL_X35Y18 NULL 0
	)
	(tile 190 36 NULL_X36Y18 NULL 0
	)
	(tile 190 37 NULL_X37Y18 NULL 0
	)
	(tile 190 38 NULL_X38Y18 NULL 0
	)
	(tile 190 39 INT_INTERFACE_LTERM_X39Y18 INT_INTERFACE_LTERM 0
	)
	(tile 190 40 INT_X17Y15 INT_TERM 1
		(primitive_site TIEOFF_X24Y30 TIEOFF internal 3)
	)
	(tile 190 41 NULL_X41Y18 NULL 0
	)
	(tile 190 42 INT_X18Y15 INT 1
		(primitive_site TIEOFF_X25Y30 TIEOFF internal 3)
	)
	(tile 190 43 CLEXL_X18Y15 CLEXL 2
		(primitive_site SLICE_X28Y13 SLICEL internal 45)
		(primitive_site SLICE_X29Y13 SLICEX internal 43)
	)
	(tile 190 44 INT_X19Y15 INT 1
		(primitive_site TIEOFF_X26Y30 TIEOFF internal 3)
	)
	(tile 190 45 CLEXM_X19Y15 CLEXM 2
		(primitive_site SLICE_X30Y13 SLICEM internal 50)
		(primitive_site SLICE_X31Y13 SLICEX internal 43)
	)
	(tile 190 46 INT_X20Y15 INT 1
		(primitive_site TIEOFF_X28Y30 TIEOFF internal 3)
	)
	(tile 190 47 CLEXL_X20Y15 CLEXL 2
		(primitive_site SLICE_X32Y13 SLICEL internal 45)
		(primitive_site SLICE_X33Y13 SLICEX internal 43)
	)
	(tile 190 48 NULL_X48Y18 NULL 0
	)
	(tile 190 49 REG_V_X20Y15 REG_V 0
	)
	(tile 190 50 INT_X21Y15 INT 1
		(primitive_site TIEOFF_X31Y30 TIEOFF internal 3)
	)
	(tile 190 51 CLEXM_X21Y15 CLEXM 2
		(primitive_site SLICE_X34Y13 SLICEM internal 50)
		(primitive_site SLICE_X35Y13 SLICEX internal 43)
	)
	(tile 190 52 INT_X22Y15 INT 1
		(primitive_site TIEOFF_X33Y30 TIEOFF internal 3)
	)
	(tile 190 53 CLEXL_X22Y15 CLEXL 2
		(primitive_site SLICE_X36Y13 SLICEL internal 45)
		(primitive_site SLICE_X37Y13 SLICEX internal 43)
	)
	(tile 190 54 INT_X23Y15 INT 1
		(primitive_site TIEOFF_X35Y30 TIEOFF internal 3)
	)
	(tile 190 55 CLEXM_X23Y15 CLEXM 2
		(primitive_site SLICE_X38Y13 SLICEM internal 50)
		(primitive_site SLICE_X39Y13 SLICEX internal 43)
	)
	(tile 190 56 INT_X24Y15 INT 1
		(primitive_site TIEOFF_X36Y30 TIEOFF internal 3)
	)
	(tile 190 57 INT_INTERFACE_RTERM_X57Y18 INT_INTERFACE_RTERM 0
	)
	(tile 190 58 NULL_X58Y18 NULL 0
	)
	(tile 190 59 NULL_X59Y18 NULL 0
	)
	(tile 190 60 NULL_X60Y18 NULL 0
	)
	(tile 190 61 NULL_X61Y18 NULL 0
	)
	(tile 190 62 NULL_X62Y18 NULL 0
	)
	(tile 190 63 NULL_X63Y18 NULL 0
	)
	(tile 190 64 NULL_X64Y18 NULL 0
	)
	(tile 190 65 NULL_X65Y18 NULL 0
	)
	(tile 190 66 NULL_X66Y18 NULL 0
	)
	(tile 190 67 NULL_X67Y18 NULL 0
	)
	(tile 190 68 NULL_X68Y18 NULL 0
	)
	(tile 190 69 NULL_X69Y18 NULL 0
	)
	(tile 190 70 NULL_X70Y18 NULL 0
	)
	(tile 190 71 NULL_X71Y18 NULL 0
	)
	(tile 190 72 NULL_X72Y18 NULL 0
	)
	(tile 190 73 NULL_X73Y18 NULL 0
	)
	(tile 190 74 INT_INTERFACE_LTERM_X74Y18 INT_INTERFACE_LTERM 0
	)
	(tile 190 75 INT_X33Y15 INT_TERM 1
		(primitive_site TIEOFF_X45Y30 TIEOFF internal 3)
	)
	(tile 190 76 NULL_X76Y18 NULL 0
	)
	(tile 190 77 NULL_X77Y18 NULL 0
	)
	(tile 190 78 INT_X34Y15 INT 1
		(primitive_site TIEOFF_X46Y30 TIEOFF internal 3)
	)
	(tile 190 79 CLEXM_X34Y15 CLEXM 2
		(primitive_site SLICE_X56Y13 SLICEM internal 50)
		(primitive_site SLICE_X57Y13 SLICEX internal 43)
	)
	(tile 190 80 INT_X35Y15 INT 1
		(primitive_site TIEOFF_X48Y30 TIEOFF internal 3)
	)
	(tile 190 81 CLEXL_X35Y15 CLEXL 2
		(primitive_site SLICE_X58Y13 SLICEL internal 45)
		(primitive_site SLICE_X59Y13 SLICEX internal 43)
	)
	(tile 190 82 INT_X36Y15 INT 1
		(primitive_site TIEOFF_X50Y30 TIEOFF internal 3)
	)
	(tile 190 83 INT_INTERFACE_X36Y15 INT_INTERFACE 0
	)
	(tile 190 84 NULL_X84Y18 NULL 0
	)
	(tile 190 85 INT_X37Y15 INT 1
		(primitive_site TIEOFF_X51Y30 TIEOFF internal 3)
	)
	(tile 190 86 CLEXM_X37Y15 CLEXM 2
		(primitive_site SLICE_X60Y13 SLICEM internal 50)
		(primitive_site SLICE_X61Y13 SLICEX internal 43)
	)
	(tile 190 87 INT_X38Y15 INT 1
		(primitive_site TIEOFF_X53Y30 TIEOFF internal 3)
	)
	(tile 190 88 CLEXL_X38Y15 CLEXL 2
		(primitive_site SLICE_X62Y13 SLICEL internal 45)
		(primitive_site SLICE_X63Y13 SLICEX internal 43)
	)
	(tile 190 89 INT_BRAM_X39Y15 INT_BRAM 1
		(primitive_site TIEOFF_X55Y30 TIEOFF internal 3)
	)
	(tile 190 90 INT_INTERFACE_X39Y15 INT_INTERFACE 0
	)
	(tile 190 91 NULL_X91Y18 NULL 0
	)
	(tile 190 92 INT_X40Y15 INT 1
		(primitive_site TIEOFF_X56Y30 TIEOFF internal 3)
	)
	(tile 190 93 CLEXM_X40Y15 CLEXM 2
		(primitive_site SLICE_X64Y13 SLICEM internal 50)
		(primitive_site SLICE_X65Y13 SLICEX internal 43)
	)
	(tile 190 94 INT_X41Y15 INT 1
		(primitive_site TIEOFF_X58Y30 TIEOFF internal 3)
	)
	(tile 190 95 CLEXL_X41Y15 CLEXL 2
		(primitive_site SLICE_X66Y13 SLICEL internal 45)
		(primitive_site SLICE_X67Y13 SLICEX internal 43)
	)
	(tile 190 96 INT_X42Y15 INT 1
		(primitive_site TIEOFF_X60Y30 TIEOFF internal 3)
	)
	(tile 190 97 INT_INTERFACE_X42Y15 INT_INTERFACE 0
	)
	(tile 190 98 MCB_CAP_INT_X42Y15 MCB_CAP_INT 0
	)
	(tile 190 99 IOI_RTERM_X99Y18 IOI_RTERM 0
	)
	(tile 190 100 EMP_RIOB_X42Y15 EMP_RIOB 0
	)
	(tile 191 0 LIOB_X0Y14 LIOB 2
		(primitive_site PAD271 IOBM unbonded 8)
		(primitive_site PAD272 IOBS unbonded 8)
	)
	(tile 191 1 IOI_LTERM_X1Y17 IOI_LTERM 0
	)
	(tile 191 2 LIOI_INT_X0Y14 LIOI_INT 1
		(primitive_site TIEOFF_X0Y28 TIEOFF internal 3)
	)
	(tile 191 3 LIOI_X0Y14 LIOI 7
		(primitive_site OLOGIC_X0Y14 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y14 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y14 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y15 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y15 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y15 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y28 TIEOFF internal 3)
	)
	(tile 191 4 MCB_CAP_INT_X0Y14 MCB_CAP_INT 0
	)
	(tile 191 5 INT_X1Y14 INT 1
		(primitive_site TIEOFF_X2Y28 TIEOFF internal 3)
	)
	(tile 191 6 CLEXL_X1Y14 CLEXL 2
		(primitive_site SLICE_X0Y12 SLICEL internal 45)
		(primitive_site SLICE_X1Y12 SLICEX internal 43)
	)
	(tile 191 7 INT_X2Y14 INT 1
		(primitive_site TIEOFF_X4Y28 TIEOFF internal 3)
	)
	(tile 191 8 CLEXM_X2Y14 CLEXM 2
		(primitive_site SLICE_X2Y12 SLICEM internal 50)
		(primitive_site SLICE_X3Y12 SLICEX internal 43)
	)
	(tile 191 9 INT_BRAM_X3Y14 INT_BRAM 1
		(primitive_site TIEOFF_X6Y28 TIEOFF internal 3)
	)
	(tile 191 10 INT_INTERFACE_X3Y14 INT_INTERFACE 0
	)
	(tile 191 11 NULL_X11Y17 NULL 0
	)
	(tile 191 12 INT_X4Y14 INT 1
		(primitive_site TIEOFF_X7Y28 TIEOFF internal 3)
	)
	(tile 191 13 CLEXL_X4Y14 CLEXL 2
		(primitive_site SLICE_X4Y12 SLICEL internal 45)
		(primitive_site SLICE_X5Y12 SLICEX internal 43)
	)
	(tile 191 14 INT_X5Y14 INT 1
		(primitive_site TIEOFF_X9Y28 TIEOFF internal 3)
	)
	(tile 191 15 CLEXM_X5Y14 CLEXM 2
		(primitive_site SLICE_X6Y12 SLICEM internal 50)
		(primitive_site SLICE_X7Y12 SLICEX internal 43)
	)
	(tile 191 16 INT_X6Y14 INT 1
		(primitive_site TIEOFF_X11Y28 TIEOFF internal 3)
	)
	(tile 191 17 CLEXL_X6Y14 CLEXL 2
		(primitive_site SLICE_X8Y12 SLICEL internal 45)
		(primitive_site SLICE_X9Y12 SLICEX internal 43)
	)
	(tile 191 18 INT_X7Y14 INT 1
		(primitive_site TIEOFF_X13Y28 TIEOFF internal 3)
	)
	(tile 191 19 CLEXM_X7Y14 CLEXM 2
		(primitive_site SLICE_X10Y12 SLICEM internal 50)
		(primitive_site SLICE_X11Y12 SLICEX internal 43)
	)
	(tile 191 20 INT_X8Y14 INT 1
		(primitive_site TIEOFF_X15Y28 TIEOFF internal 3)
	)
	(tile 191 21 INT_INTERFACE_X8Y14 INT_INTERFACE 0
	)
	(tile 191 22 NULL_X22Y17 NULL 0
	)
	(tile 191 23 INT_X9Y14 INT 1
		(primitive_site TIEOFF_X16Y28 TIEOFF internal 3)
	)
	(tile 191 24 INT_INTERFACE_RTERM_X24Y17 INT_INTERFACE_RTERM 0
	)
	(tile 191 25 NULL_X25Y17 NULL 0
	)
	(tile 191 26 NULL_X26Y17 NULL 0
	)
	(tile 191 27 NULL_X27Y17 NULL 0
	)
	(tile 191 28 NULL_X28Y17 NULL 0
	)
	(tile 191 29 NULL_X29Y17 NULL 0
	)
	(tile 191 30 NULL_X30Y17 NULL 0
	)
	(tile 191 31 NULL_X31Y17 NULL 0
	)
	(tile 191 32 NULL_X32Y17 NULL 0
	)
	(tile 191 33 NULL_X33Y17 NULL 0
	)
	(tile 191 34 NULL_X34Y17 NULL 0
	)
	(tile 191 35 NULL_X35Y17 NULL 0
	)
	(tile 191 36 NULL_X36Y17 NULL 0
	)
	(tile 191 37 NULL_X37Y17 NULL 0
	)
	(tile 191 38 NULL_X38Y17 NULL 0
	)
	(tile 191 39 INT_INTERFACE_LTERM_X39Y17 INT_INTERFACE_LTERM 0
	)
	(tile 191 40 INT_X17Y14 INT_TERM 1
		(primitive_site TIEOFF_X24Y28 TIEOFF internal 3)
	)
	(tile 191 41 NULL_X41Y17 NULL 0
	)
	(tile 191 42 INT_X18Y14 INT 1
		(primitive_site TIEOFF_X25Y28 TIEOFF internal 3)
	)
	(tile 191 43 CLEXL_X18Y14 CLEXL 2
		(primitive_site SLICE_X28Y12 SLICEL internal 45)
		(primitive_site SLICE_X29Y12 SLICEX internal 43)
	)
	(tile 191 44 INT_X19Y14 INT 1
		(primitive_site TIEOFF_X26Y28 TIEOFF internal 3)
	)
	(tile 191 45 CLEXM_X19Y14 CLEXM 2
		(primitive_site SLICE_X30Y12 SLICEM internal 50)
		(primitive_site SLICE_X31Y12 SLICEX internal 43)
	)
	(tile 191 46 INT_X20Y14 INT 1
		(primitive_site TIEOFF_X28Y28 TIEOFF internal 3)
	)
	(tile 191 47 CLEXL_X20Y14 CLEXL 2
		(primitive_site SLICE_X32Y12 SLICEL internal 45)
		(primitive_site SLICE_X33Y12 SLICEX internal 43)
	)
	(tile 191 48 NULL_X48Y17 NULL 0
	)
	(tile 191 49 REG_V_X20Y14 REG_V 0
	)
	(tile 191 50 INT_X21Y14 INT 1
		(primitive_site TIEOFF_X31Y28 TIEOFF internal 3)
	)
	(tile 191 51 CLEXM_X21Y14 CLEXM 2
		(primitive_site SLICE_X34Y12 SLICEM internal 50)
		(primitive_site SLICE_X35Y12 SLICEX internal 43)
	)
	(tile 191 52 INT_X22Y14 INT 1
		(primitive_site TIEOFF_X33Y28 TIEOFF internal 3)
	)
	(tile 191 53 CLEXL_X22Y14 CLEXL 2
		(primitive_site SLICE_X36Y12 SLICEL internal 45)
		(primitive_site SLICE_X37Y12 SLICEX internal 43)
	)
	(tile 191 54 INT_X23Y14 INT 1
		(primitive_site TIEOFF_X35Y28 TIEOFF internal 3)
	)
	(tile 191 55 CLEXM_X23Y14 CLEXM 2
		(primitive_site SLICE_X38Y12 SLICEM internal 50)
		(primitive_site SLICE_X39Y12 SLICEX internal 43)
	)
	(tile 191 56 INT_X24Y14 INT 1
		(primitive_site TIEOFF_X36Y28 TIEOFF internal 3)
	)
	(tile 191 57 INT_INTERFACE_RTERM_X57Y17 INT_INTERFACE_RTERM 0
	)
	(tile 191 58 NULL_X58Y17 NULL 0
	)
	(tile 191 59 NULL_X59Y17 NULL 0
	)
	(tile 191 60 NULL_X60Y17 NULL 0
	)
	(tile 191 61 NULL_X61Y17 NULL 0
	)
	(tile 191 62 NULL_X62Y17 NULL 0
	)
	(tile 191 63 NULL_X63Y17 NULL 0
	)
	(tile 191 64 NULL_X64Y17 NULL 0
	)
	(tile 191 65 NULL_X65Y17 NULL 0
	)
	(tile 191 66 NULL_X66Y17 NULL 0
	)
	(tile 191 67 NULL_X67Y17 NULL 0
	)
	(tile 191 68 NULL_X68Y17 NULL 0
	)
	(tile 191 69 NULL_X69Y17 NULL 0
	)
	(tile 191 70 NULL_X70Y17 NULL 0
	)
	(tile 191 71 NULL_X71Y17 NULL 0
	)
	(tile 191 72 NULL_X72Y17 NULL 0
	)
	(tile 191 73 NULL_X73Y17 NULL 0
	)
	(tile 191 74 INT_INTERFACE_LTERM_X74Y17 INT_INTERFACE_LTERM 0
	)
	(tile 191 75 INT_X33Y14 INT_TERM 1
		(primitive_site TIEOFF_X45Y28 TIEOFF internal 3)
	)
	(tile 191 76 NULL_X76Y17 NULL 0
	)
	(tile 191 77 NULL_X77Y17 NULL 0
	)
	(tile 191 78 INT_X34Y14 INT 1
		(primitive_site TIEOFF_X46Y28 TIEOFF internal 3)
	)
	(tile 191 79 CLEXM_X34Y14 CLEXM 2
		(primitive_site SLICE_X56Y12 SLICEM internal 50)
		(primitive_site SLICE_X57Y12 SLICEX internal 43)
	)
	(tile 191 80 INT_X35Y14 INT 1
		(primitive_site TIEOFF_X48Y28 TIEOFF internal 3)
	)
	(tile 191 81 CLEXL_X35Y14 CLEXL 2
		(primitive_site SLICE_X58Y12 SLICEL internal 45)
		(primitive_site SLICE_X59Y12 SLICEX internal 43)
	)
	(tile 191 82 INT_X36Y14 INT 1
		(primitive_site TIEOFF_X50Y28 TIEOFF internal 3)
	)
	(tile 191 83 INT_INTERFACE_X36Y14 INT_INTERFACE 0
	)
	(tile 191 84 NULL_X84Y17 NULL 0
	)
	(tile 191 85 INT_X37Y14 INT 1
		(primitive_site TIEOFF_X51Y28 TIEOFF internal 3)
	)
	(tile 191 86 CLEXM_X37Y14 CLEXM 2
		(primitive_site SLICE_X60Y12 SLICEM internal 50)
		(primitive_site SLICE_X61Y12 SLICEX internal 43)
	)
	(tile 191 87 INT_X38Y14 INT 1
		(primitive_site TIEOFF_X53Y28 TIEOFF internal 3)
	)
	(tile 191 88 CLEXL_X38Y14 CLEXL 2
		(primitive_site SLICE_X62Y12 SLICEL internal 45)
		(primitive_site SLICE_X63Y12 SLICEX internal 43)
	)
	(tile 191 89 INT_BRAM_X39Y14 INT_BRAM 1
		(primitive_site TIEOFF_X55Y28 TIEOFF internal 3)
	)
	(tile 191 90 INT_INTERFACE_X39Y14 INT_INTERFACE 0
	)
	(tile 191 91 NULL_X91Y17 NULL 0
	)
	(tile 191 92 INT_X40Y14 INT 1
		(primitive_site TIEOFF_X56Y28 TIEOFF internal 3)
	)
	(tile 191 93 CLEXM_X40Y14 CLEXM 2
		(primitive_site SLICE_X64Y12 SLICEM internal 50)
		(primitive_site SLICE_X65Y12 SLICEX internal 43)
	)
	(tile 191 94 INT_X41Y14 INT 1
		(primitive_site TIEOFF_X58Y28 TIEOFF internal 3)
	)
	(tile 191 95 CLEXL_X41Y14 CLEXL 2
		(primitive_site SLICE_X66Y12 SLICEL internal 45)
		(primitive_site SLICE_X67Y12 SLICEX internal 43)
	)
	(tile 191 96 INT_X42Y14 INT 1
		(primitive_site TIEOFF_X60Y28 TIEOFF internal 3)
	)
	(tile 191 97 INT_INTERFACE_X42Y14 INT_INTERFACE 0
	)
	(tile 191 98 MCB_CAP_INT_X42Y14 MCB_CAP_INT 0
	)
	(tile 191 99 IOI_RTERM_X99Y17 IOI_RTERM 0
	)
	(tile 191 100 EMP_RIOB_X42Y14 EMP_RIOB 0
	)
	(tile 192 0 EMP_LIOB_X0Y16 EMP_LIOB 0
	)
	(tile 192 1 IOI_LTERM_X1Y16 IOI_LTERM 0
	)
	(tile 192 2 INT_X0Y13 INT 1
		(primitive_site TIEOFF_X0Y26 TIEOFF internal 3)
	)
	(tile 192 3 INT_INTERFACE_X0Y13 INT_INTERFACE 0
	)
	(tile 192 4 MCB_CAP_INT_X0Y13 MCB_CAP_INT 0
	)
	(tile 192 5 INT_X1Y13 INT 1
		(primitive_site TIEOFF_X2Y26 TIEOFF internal 3)
	)
	(tile 192 6 CLEXL_X1Y13 CLEXL 2
		(primitive_site SLICE_X0Y11 SLICEL internal 45)
		(primitive_site SLICE_X1Y11 SLICEX internal 43)
	)
	(tile 192 7 INT_X2Y13 INT 1
		(primitive_site TIEOFF_X4Y26 TIEOFF internal 3)
	)
	(tile 192 8 CLEXM_X2Y13 CLEXM 2
		(primitive_site SLICE_X2Y11 SLICEM internal 50)
		(primitive_site SLICE_X3Y11 SLICEX internal 43)
	)
	(tile 192 9 INT_BRAM_X3Y13 INT_BRAM 1
		(primitive_site TIEOFF_X6Y26 TIEOFF internal 3)
	)
	(tile 192 10 INT_INTERFACE_X3Y13 INT_INTERFACE 0
	)
	(tile 192 11 NULL_X11Y16 NULL 0
	)
	(tile 192 12 INT_X4Y13 INT 1
		(primitive_site TIEOFF_X7Y26 TIEOFF internal 3)
	)
	(tile 192 13 CLEXL_X4Y13 CLEXL 2
		(primitive_site SLICE_X4Y11 SLICEL internal 45)
		(primitive_site SLICE_X5Y11 SLICEX internal 43)
	)
	(tile 192 14 INT_X5Y13 INT 1
		(primitive_site TIEOFF_X9Y26 TIEOFF internal 3)
	)
	(tile 192 15 CLEXM_X5Y13 CLEXM 2
		(primitive_site SLICE_X6Y11 SLICEM internal 50)
		(primitive_site SLICE_X7Y11 SLICEX internal 43)
	)
	(tile 192 16 INT_X6Y13 INT 1
		(primitive_site TIEOFF_X11Y26 TIEOFF internal 3)
	)
	(tile 192 17 CLEXL_X6Y13 CLEXL 2
		(primitive_site SLICE_X8Y11 SLICEL internal 45)
		(primitive_site SLICE_X9Y11 SLICEX internal 43)
	)
	(tile 192 18 INT_X7Y13 INT 1
		(primitive_site TIEOFF_X13Y26 TIEOFF internal 3)
	)
	(tile 192 19 CLEXM_X7Y13 CLEXM 2
		(primitive_site SLICE_X10Y11 SLICEM internal 50)
		(primitive_site SLICE_X11Y11 SLICEX internal 43)
	)
	(tile 192 20 INT_X8Y13 INT 1
		(primitive_site TIEOFF_X15Y26 TIEOFF internal 3)
	)
	(tile 192 21 INT_INTERFACE_X8Y13 INT_INTERFACE 0
	)
	(tile 192 22 NULL_X22Y16 NULL 0
	)
	(tile 192 23 INT_X9Y13 INT 1
		(primitive_site TIEOFF_X16Y26 TIEOFF internal 3)
	)
	(tile 192 24 INT_INTERFACE_RTERM_X24Y16 INT_INTERFACE_RTERM 0
	)
	(tile 192 25 NULL_X25Y16 NULL 0
	)
	(tile 192 26 NULL_X26Y16 NULL 0
	)
	(tile 192 27 NULL_X27Y16 NULL 0
	)
	(tile 192 28 NULL_X28Y16 NULL 0
	)
	(tile 192 29 NULL_X29Y16 NULL 0
	)
	(tile 192 30 NULL_X30Y16 NULL 0
	)
	(tile 192 31 NULL_X31Y16 NULL 0
	)
	(tile 192 32 NULL_X32Y16 NULL 0
	)
	(tile 192 33 NULL_X33Y16 NULL 0
	)
	(tile 192 34 NULL_X34Y16 NULL 0
	)
	(tile 192 35 NULL_X35Y16 NULL 0
	)
	(tile 192 36 NULL_X36Y16 NULL 0
	)
	(tile 192 37 NULL_X37Y16 NULL 0
	)
	(tile 192 38 NULL_X38Y16 NULL 0
	)
	(tile 192 39 INT_INTERFACE_LTERM_X39Y16 INT_INTERFACE_LTERM 0
	)
	(tile 192 40 INT_X17Y13 INT_TERM 1
		(primitive_site TIEOFF_X24Y26 TIEOFF internal 3)
	)
	(tile 192 41 NULL_X41Y16 NULL 0
	)
	(tile 192 42 INT_X18Y13 INT 1
		(primitive_site TIEOFF_X25Y26 TIEOFF internal 3)
	)
	(tile 192 43 CLEXL_X18Y13 CLEXL 2
		(primitive_site SLICE_X28Y11 SLICEL internal 45)
		(primitive_site SLICE_X29Y11 SLICEX internal 43)
	)
	(tile 192 44 INT_X19Y13 INT 1
		(primitive_site TIEOFF_X26Y26 TIEOFF internal 3)
	)
	(tile 192 45 CLEXM_X19Y13 CLEXM 2
		(primitive_site SLICE_X30Y11 SLICEM internal 50)
		(primitive_site SLICE_X31Y11 SLICEX internal 43)
	)
	(tile 192 46 INT_X20Y13 INT 1
		(primitive_site TIEOFF_X28Y26 TIEOFF internal 3)
	)
	(tile 192 47 CLEXL_X20Y13 CLEXL 2
		(primitive_site SLICE_X32Y11 SLICEL internal 45)
		(primitive_site SLICE_X33Y11 SLICEX internal 43)
	)
	(tile 192 48 NULL_X48Y16 NULL 0
	)
	(tile 192 49 REG_V_X20Y13 REG_V 0
	)
	(tile 192 50 INT_X21Y13 INT 1
		(primitive_site TIEOFF_X31Y26 TIEOFF internal 3)
	)
	(tile 192 51 CLEXM_X21Y13 CLEXM 2
		(primitive_site SLICE_X34Y11 SLICEM internal 50)
		(primitive_site SLICE_X35Y11 SLICEX internal 43)
	)
	(tile 192 52 INT_X22Y13 INT 1
		(primitive_site TIEOFF_X33Y26 TIEOFF internal 3)
	)
	(tile 192 53 CLEXL_X22Y13 CLEXL 2
		(primitive_site SLICE_X36Y11 SLICEL internal 45)
		(primitive_site SLICE_X37Y11 SLICEX internal 43)
	)
	(tile 192 54 INT_X23Y13 INT 1
		(primitive_site TIEOFF_X35Y26 TIEOFF internal 3)
	)
	(tile 192 55 CLEXM_X23Y13 CLEXM 2
		(primitive_site SLICE_X38Y11 SLICEM internal 50)
		(primitive_site SLICE_X39Y11 SLICEX internal 43)
	)
	(tile 192 56 INT_X24Y13 INT 1
		(primitive_site TIEOFF_X36Y26 TIEOFF internal 3)
	)
	(tile 192 57 INT_INTERFACE_RTERM_X57Y16 INT_INTERFACE_RTERM 0
	)
	(tile 192 58 NULL_X58Y16 NULL 0
	)
	(tile 192 59 NULL_X59Y16 NULL 0
	)
	(tile 192 60 NULL_X60Y16 NULL 0
	)
	(tile 192 61 NULL_X61Y16 NULL 0
	)
	(tile 192 62 NULL_X62Y16 NULL 0
	)
	(tile 192 63 NULL_X63Y16 NULL 0
	)
	(tile 192 64 NULL_X64Y16 NULL 0
	)
	(tile 192 65 NULL_X65Y16 NULL 0
	)
	(tile 192 66 NULL_X66Y16 NULL 0
	)
	(tile 192 67 NULL_X67Y16 NULL 0
	)
	(tile 192 68 NULL_X68Y16 NULL 0
	)
	(tile 192 69 NULL_X69Y16 NULL 0
	)
	(tile 192 70 NULL_X70Y16 NULL 0
	)
	(tile 192 71 NULL_X71Y16 NULL 0
	)
	(tile 192 72 NULL_X72Y16 NULL 0
	)
	(tile 192 73 NULL_X73Y16 NULL 0
	)
	(tile 192 74 INT_INTERFACE_LTERM_X74Y16 INT_INTERFACE_LTERM 0
	)
	(tile 192 75 INT_X33Y13 INT_TERM 1
		(primitive_site TIEOFF_X45Y26 TIEOFF internal 3)
	)
	(tile 192 76 NULL_X76Y16 NULL 0
	)
	(tile 192 77 NULL_X77Y16 NULL 0
	)
	(tile 192 78 INT_X34Y13 INT 1
		(primitive_site TIEOFF_X46Y26 TIEOFF internal 3)
	)
	(tile 192 79 CLEXM_X34Y13 CLEXM 2
		(primitive_site SLICE_X56Y11 SLICEM internal 50)
		(primitive_site SLICE_X57Y11 SLICEX internal 43)
	)
	(tile 192 80 INT_X35Y13 INT 1
		(primitive_site TIEOFF_X48Y26 TIEOFF internal 3)
	)
	(tile 192 81 CLEXL_X35Y13 CLEXL 2
		(primitive_site SLICE_X58Y11 SLICEL internal 45)
		(primitive_site SLICE_X59Y11 SLICEX internal 43)
	)
	(tile 192 82 INT_X36Y13 INT 1
		(primitive_site TIEOFF_X50Y26 TIEOFF internal 3)
	)
	(tile 192 83 INT_INTERFACE_X36Y13 INT_INTERFACE 0
	)
	(tile 192 84 NULL_X84Y16 NULL 0
	)
	(tile 192 85 INT_X37Y13 INT 1
		(primitive_site TIEOFF_X51Y26 TIEOFF internal 3)
	)
	(tile 192 86 CLEXM_X37Y13 CLEXM 2
		(primitive_site SLICE_X60Y11 SLICEM internal 50)
		(primitive_site SLICE_X61Y11 SLICEX internal 43)
	)
	(tile 192 87 INT_X38Y13 INT 1
		(primitive_site TIEOFF_X53Y26 TIEOFF internal 3)
	)
	(tile 192 88 CLEXL_X38Y13 CLEXL 2
		(primitive_site SLICE_X62Y11 SLICEL internal 45)
		(primitive_site SLICE_X63Y11 SLICEX internal 43)
	)
	(tile 192 89 INT_BRAM_X39Y13 INT_BRAM 1
		(primitive_site TIEOFF_X55Y26 TIEOFF internal 3)
	)
	(tile 192 90 INT_INTERFACE_X39Y13 INT_INTERFACE 0
	)
	(tile 192 91 NULL_X91Y16 NULL 0
	)
	(tile 192 92 INT_X40Y13 INT 1
		(primitive_site TIEOFF_X56Y26 TIEOFF internal 3)
	)
	(tile 192 93 CLEXM_X40Y13 CLEXM 2
		(primitive_site SLICE_X64Y11 SLICEM internal 50)
		(primitive_site SLICE_X65Y11 SLICEX internal 43)
	)
	(tile 192 94 INT_X41Y13 INT 1
		(primitive_site TIEOFF_X58Y26 TIEOFF internal 3)
	)
	(tile 192 95 CLEXL_X41Y13 CLEXL 2
		(primitive_site SLICE_X66Y11 SLICEL internal 45)
		(primitive_site SLICE_X67Y11 SLICEX internal 43)
	)
	(tile 192 96 INT_X42Y13 INT 1
		(primitive_site TIEOFF_X60Y26 TIEOFF internal 3)
	)
	(tile 192 97 INT_INTERFACE_X42Y13 INT_INTERFACE 0
	)
	(tile 192 98 MCB_CAP_INT_X42Y13 MCB_CAP_INT 0
	)
	(tile 192 99 IOI_RTERM_X99Y16 IOI_RTERM 0
	)
	(tile 192 100 EMP_RIOB_X42Y13 EMP_RIOB 0
	)
	(tile 193 0 EMP_LIOB_X0Y15 EMP_LIOB 0
	)
	(tile 193 1 IOI_LTERM_X1Y15 IOI_LTERM 0
	)
	(tile 193 2 INT_X0Y12 INT 1
		(primitive_site TIEOFF_X0Y24 TIEOFF internal 3)
	)
	(tile 193 3 INT_INTERFACE_X0Y12 INT_INTERFACE 0
	)
	(tile 193 4 MCB_CAP_INT_X0Y12 MCB_CAP_INT 0
	)
	(tile 193 5 INT_X1Y12 INT 1
		(primitive_site TIEOFF_X2Y24 TIEOFF internal 3)
	)
	(tile 193 6 CLEXL_X1Y12 CLEXL 2
		(primitive_site SLICE_X0Y10 SLICEL internal 45)
		(primitive_site SLICE_X1Y10 SLICEX internal 43)
	)
	(tile 193 7 INT_X2Y12 INT 1
		(primitive_site TIEOFF_X4Y24 TIEOFF internal 3)
	)
	(tile 193 8 CLEXM_X2Y12 CLEXM 2
		(primitive_site SLICE_X2Y10 SLICEM internal 50)
		(primitive_site SLICE_X3Y10 SLICEX internal 43)
	)
	(tile 193 9 INT_BRAM_X3Y12 INT_BRAM 1
		(primitive_site TIEOFF_X6Y24 TIEOFF internal 3)
	)
	(tile 193 10 INT_INTERFACE_X3Y12 INT_INTERFACE 0
	)
	(tile 193 11 BRAMSITE2_X3Y12 BRAMSITE2 3
		(primitive_site RAMB16_X0Y6 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y6 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y7 RAMB8BWER internal 110)
	)
	(tile 193 12 INT_X4Y12 INT 1
		(primitive_site TIEOFF_X7Y24 TIEOFF internal 3)
	)
	(tile 193 13 CLEXL_X4Y12 CLEXL 2
		(primitive_site SLICE_X4Y10 SLICEL internal 45)
		(primitive_site SLICE_X5Y10 SLICEX internal 43)
	)
	(tile 193 14 INT_X5Y12 INT 1
		(primitive_site TIEOFF_X9Y24 TIEOFF internal 3)
	)
	(tile 193 15 CLEXM_X5Y12 CLEXM 2
		(primitive_site SLICE_X6Y10 SLICEM internal 50)
		(primitive_site SLICE_X7Y10 SLICEX internal 43)
	)
	(tile 193 16 INT_X6Y12 INT 1
		(primitive_site TIEOFF_X11Y24 TIEOFF internal 3)
	)
	(tile 193 17 CLEXL_X6Y12 CLEXL 2
		(primitive_site SLICE_X8Y10 SLICEL internal 45)
		(primitive_site SLICE_X9Y10 SLICEX internal 43)
	)
	(tile 193 18 INT_X7Y12 INT 1
		(primitive_site TIEOFF_X13Y24 TIEOFF internal 3)
	)
	(tile 193 19 CLEXM_X7Y12 CLEXM 2
		(primitive_site SLICE_X10Y10 SLICEM internal 50)
		(primitive_site SLICE_X11Y10 SLICEX internal 43)
	)
	(tile 193 20 INT_X8Y12 INT 1
		(primitive_site TIEOFF_X15Y24 TIEOFF internal 3)
	)
	(tile 193 21 INT_INTERFACE_X8Y12 INT_INTERFACE 0
	)
	(tile 193 22 MACCSITE2_X8Y12 MACCSITE2 1
		(primitive_site DSP48_X0Y3 DSP48A1 internal 346)
	)
	(tile 193 23 INT_X9Y12 INT 1
		(primitive_site TIEOFF_X16Y24 TIEOFF internal 3)
	)
	(tile 193 24 INT_INTERFACE_RTERM_X24Y15 INT_INTERFACE_RTERM 0
	)
	(tile 193 25 NULL_X25Y15 NULL 0
	)
	(tile 193 26 NULL_X26Y15 NULL 0
	)
	(tile 193 27 NULL_X27Y15 NULL 0
	)
	(tile 193 28 NULL_X28Y15 NULL 0
	)
	(tile 193 29 NULL_X29Y15 NULL 0
	)
	(tile 193 30 NULL_X30Y15 NULL 0
	)
	(tile 193 31 NULL_X31Y15 NULL 0
	)
	(tile 193 32 NULL_X32Y15 NULL 0
	)
	(tile 193 33 NULL_X33Y15 NULL 0
	)
	(tile 193 34 NULL_X34Y15 NULL 0
	)
	(tile 193 35 NULL_X35Y15 NULL 0
	)
	(tile 193 36 NULL_X36Y15 NULL 0
	)
	(tile 193 37 NULL_X37Y15 NULL 0
	)
	(tile 193 38 NULL_X38Y15 NULL 0
	)
	(tile 193 39 INT_INTERFACE_LTERM_X39Y15 INT_INTERFACE_LTERM 0
	)
	(tile 193 40 INT_X17Y12 INT_TERM 1
		(primitive_site TIEOFF_X24Y24 TIEOFF internal 3)
	)
	(tile 193 41 NULL_X41Y15 NULL 0
	)
	(tile 193 42 INT_X18Y12 INT 1
		(primitive_site TIEOFF_X25Y24 TIEOFF internal 3)
	)
	(tile 193 43 CLEXL_X18Y12 CLEXL 2
		(primitive_site SLICE_X28Y10 SLICEL internal 45)
		(primitive_site SLICE_X29Y10 SLICEX internal 43)
	)
	(tile 193 44 INT_X19Y12 INT 1
		(primitive_site TIEOFF_X26Y24 TIEOFF internal 3)
	)
	(tile 193 45 CLEXM_X19Y12 CLEXM 2
		(primitive_site SLICE_X30Y10 SLICEM internal 50)
		(primitive_site SLICE_X31Y10 SLICEX internal 43)
	)
	(tile 193 46 INT_X20Y12 INT 1
		(primitive_site TIEOFF_X28Y24 TIEOFF internal 3)
	)
	(tile 193 47 CLEXL_X20Y12 CLEXL 2
		(primitive_site SLICE_X32Y10 SLICEL internal 45)
		(primitive_site SLICE_X33Y10 SLICEX internal 43)
	)
	(tile 193 48 NULL_X48Y15 NULL 0
	)
	(tile 193 49 REG_V_X20Y12 REG_V 0
	)
	(tile 193 50 INT_X21Y12 INT 1
		(primitive_site TIEOFF_X31Y24 TIEOFF internal 3)
	)
	(tile 193 51 CLEXM_X21Y12 CLEXM 2
		(primitive_site SLICE_X34Y10 SLICEM internal 50)
		(primitive_site SLICE_X35Y10 SLICEX internal 43)
	)
	(tile 193 52 INT_X22Y12 INT 1
		(primitive_site TIEOFF_X33Y24 TIEOFF internal 3)
	)
	(tile 193 53 CLEXL_X22Y12 CLEXL 2
		(primitive_site SLICE_X36Y10 SLICEL internal 45)
		(primitive_site SLICE_X37Y10 SLICEX internal 43)
	)
	(tile 193 54 INT_X23Y12 INT 1
		(primitive_site TIEOFF_X35Y24 TIEOFF internal 3)
	)
	(tile 193 55 CLEXM_X23Y12 CLEXM 2
		(primitive_site SLICE_X38Y10 SLICEM internal 50)
		(primitive_site SLICE_X39Y10 SLICEX internal 43)
	)
	(tile 193 56 INT_X24Y12 INT 1
		(primitive_site TIEOFF_X36Y24 TIEOFF internal 3)
	)
	(tile 193 57 INT_INTERFACE_RTERM_X57Y15 INT_INTERFACE_RTERM 0
	)
	(tile 193 58 NULL_X58Y15 NULL 0
	)
	(tile 193 59 NULL_X59Y15 NULL 0
	)
	(tile 193 60 NULL_X60Y15 NULL 0
	)
	(tile 193 61 NULL_X61Y15 NULL 0
	)
	(tile 193 62 NULL_X62Y15 NULL 0
	)
	(tile 193 63 NULL_X63Y15 NULL 0
	)
	(tile 193 64 NULL_X64Y15 NULL 0
	)
	(tile 193 65 NULL_X65Y15 NULL 0
	)
	(tile 193 66 NULL_X66Y15 NULL 0
	)
	(tile 193 67 NULL_X67Y15 NULL 0
	)
	(tile 193 68 NULL_X68Y15 NULL 0
	)
	(tile 193 69 NULL_X69Y15 NULL 0
	)
	(tile 193 70 NULL_X70Y15 NULL 0
	)
	(tile 193 71 NULL_X71Y15 NULL 0
	)
	(tile 193 72 NULL_X72Y15 NULL 0
	)
	(tile 193 73 NULL_X73Y15 NULL 0
	)
	(tile 193 74 INT_INTERFACE_LTERM_X74Y15 INT_INTERFACE_LTERM 0
	)
	(tile 193 75 INT_X33Y12 INT_TERM 1
		(primitive_site TIEOFF_X45Y24 TIEOFF internal 3)
	)
	(tile 193 76 NULL_X76Y15 NULL 0
	)
	(tile 193 77 NULL_X77Y15 NULL 0
	)
	(tile 193 78 INT_X34Y12 INT 1
		(primitive_site TIEOFF_X46Y24 TIEOFF internal 3)
	)
	(tile 193 79 CLEXM_X34Y12 CLEXM 2
		(primitive_site SLICE_X56Y10 SLICEM internal 50)
		(primitive_site SLICE_X57Y10 SLICEX internal 43)
	)
	(tile 193 80 INT_X35Y12 INT 1
		(primitive_site TIEOFF_X48Y24 TIEOFF internal 3)
	)
	(tile 193 81 CLEXL_X35Y12 CLEXL 2
		(primitive_site SLICE_X58Y10 SLICEL internal 45)
		(primitive_site SLICE_X59Y10 SLICEX internal 43)
	)
	(tile 193 82 INT_X36Y12 INT 1
		(primitive_site TIEOFF_X50Y24 TIEOFF internal 3)
	)
	(tile 193 83 INT_INTERFACE_X36Y12 INT_INTERFACE 0
	)
	(tile 193 84 MACCSITE2_X36Y12 MACCSITE2 1
		(primitive_site DSP48_X2Y3 DSP48A1 internal 346)
	)
	(tile 193 85 INT_X37Y12 INT 1
		(primitive_site TIEOFF_X51Y24 TIEOFF internal 3)
	)
	(tile 193 86 CLEXM_X37Y12 CLEXM 2
		(primitive_site SLICE_X60Y10 SLICEM internal 50)
		(primitive_site SLICE_X61Y10 SLICEX internal 43)
	)
	(tile 193 87 INT_X38Y12 INT 1
		(primitive_site TIEOFF_X53Y24 TIEOFF internal 3)
	)
	(tile 193 88 CLEXL_X38Y12 CLEXL 2
		(primitive_site SLICE_X62Y10 SLICEL internal 45)
		(primitive_site SLICE_X63Y10 SLICEX internal 43)
	)
	(tile 193 89 INT_BRAM_X39Y12 INT_BRAM 1
		(primitive_site TIEOFF_X55Y24 TIEOFF internal 3)
	)
	(tile 193 90 INT_INTERFACE_X39Y12 INT_INTERFACE 0
	)
	(tile 193 91 BRAMSITE2_X39Y12 BRAMSITE2 3
		(primitive_site RAMB16_X3Y6 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y6 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y7 RAMB8BWER internal 110)
	)
	(tile 193 92 INT_X40Y12 INT 1
		(primitive_site TIEOFF_X56Y24 TIEOFF internal 3)
	)
	(tile 193 93 CLEXM_X40Y12 CLEXM 2
		(primitive_site SLICE_X64Y10 SLICEM internal 50)
		(primitive_site SLICE_X65Y10 SLICEX internal 43)
	)
	(tile 193 94 INT_X41Y12 INT 1
		(primitive_site TIEOFF_X58Y24 TIEOFF internal 3)
	)
	(tile 193 95 CLEXL_X41Y12 CLEXL 2
		(primitive_site SLICE_X66Y10 SLICEL internal 45)
		(primitive_site SLICE_X67Y10 SLICEX internal 43)
	)
	(tile 193 96 INT_X42Y12 INT 1
		(primitive_site TIEOFF_X60Y24 TIEOFF internal 3)
	)
	(tile 193 97 INT_INTERFACE_X42Y12 INT_INTERFACE 0
	)
	(tile 193 98 MCB_CAP_INT_X42Y12 MCB_CAP_INT 0
	)
	(tile 193 99 IOI_RTERM_X99Y15 IOI_RTERM 0
	)
	(tile 193 100 EMP_RIOB_X42Y12 EMP_RIOB 0
	)
	(tile 194 0 LIOB_X0Y11 LIOB 2
		(primitive_site PAD269 IOBM unbonded 8)
		(primitive_site PAD270 IOBS unbonded 8)
	)
	(tile 194 1 IOI_LTERM_X1Y14 IOI_LTERM 0
	)
	(tile 194 2 LIOI_INT_X0Y11 LIOI_INT 1
		(primitive_site TIEOFF_X0Y22 TIEOFF internal 3)
	)
	(tile 194 3 LIOI_X0Y11 LIOI 7
		(primitive_site OLOGIC_X0Y12 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y12 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y12 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y13 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y13 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y13 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y22 TIEOFF internal 3)
	)
	(tile 194 4 MCB_CAP_INT_X0Y11 MCB_CAP_INT 0
	)
	(tile 194 5 INT_X1Y11 INT 1
		(primitive_site TIEOFF_X2Y22 TIEOFF internal 3)
	)
	(tile 194 6 CLEXL_X1Y11 CLEXL 2
		(primitive_site SLICE_X0Y9 SLICEL internal 45)
		(primitive_site SLICE_X1Y9 SLICEX internal 43)
	)
	(tile 194 7 INT_X2Y11 INT 1
		(primitive_site TIEOFF_X4Y22 TIEOFF internal 3)
	)
	(tile 194 8 CLEXM_X2Y11 CLEXM 2
		(primitive_site SLICE_X2Y9 SLICEM internal 50)
		(primitive_site SLICE_X3Y9 SLICEX internal 43)
	)
	(tile 194 9 INT_BRAM_X3Y11 INT_BRAM 1
		(primitive_site TIEOFF_X6Y22 TIEOFF internal 3)
	)
	(tile 194 10 INT_INTERFACE_X3Y11 INT_INTERFACE 0
	)
	(tile 194 11 NULL_X11Y14 NULL 0
	)
	(tile 194 12 INT_X4Y11 INT 1
		(primitive_site TIEOFF_X7Y22 TIEOFF internal 3)
	)
	(tile 194 13 CLEXL_X4Y11 CLEXL 2
		(primitive_site SLICE_X4Y9 SLICEL internal 45)
		(primitive_site SLICE_X5Y9 SLICEX internal 43)
	)
	(tile 194 14 INT_X5Y11 INT 1
		(primitive_site TIEOFF_X9Y22 TIEOFF internal 3)
	)
	(tile 194 15 CLEXM_X5Y11 CLEXM 2
		(primitive_site SLICE_X6Y9 SLICEM internal 50)
		(primitive_site SLICE_X7Y9 SLICEX internal 43)
	)
	(tile 194 16 INT_X6Y11 INT 1
		(primitive_site TIEOFF_X11Y22 TIEOFF internal 3)
	)
	(tile 194 17 CLEXL_X6Y11 CLEXL 2
		(primitive_site SLICE_X8Y9 SLICEL internal 45)
		(primitive_site SLICE_X9Y9 SLICEX internal 43)
	)
	(tile 194 18 INT_X7Y11 INT 1
		(primitive_site TIEOFF_X13Y22 TIEOFF internal 3)
	)
	(tile 194 19 CLEXM_X7Y11 CLEXM 2
		(primitive_site SLICE_X10Y9 SLICEM internal 50)
		(primitive_site SLICE_X11Y9 SLICEX internal 43)
	)
	(tile 194 20 INT_X8Y11 INT 1
		(primitive_site TIEOFF_X15Y22 TIEOFF internal 3)
	)
	(tile 194 21 INT_INTERFACE_X8Y11 INT_INTERFACE 0
	)
	(tile 194 22 NULL_X22Y14 NULL 0
	)
	(tile 194 23 INT_X9Y11 INT 1
		(primitive_site TIEOFF_X16Y22 TIEOFF internal 3)
	)
	(tile 194 24 INT_INTERFACE_RTERM_X24Y14 INT_INTERFACE_RTERM 0
	)
	(tile 194 25 NULL_X25Y14 NULL 0
	)
	(tile 194 26 NULL_X26Y14 NULL 0
	)
	(tile 194 27 NULL_X27Y14 NULL 0
	)
	(tile 194 28 NULL_X28Y14 NULL 0
	)
	(tile 194 29 NULL_X29Y14 NULL 0
	)
	(tile 194 30 NULL_X30Y14 NULL 0
	)
	(tile 194 31 NULL_X31Y14 NULL 0
	)
	(tile 194 32 NULL_X32Y14 NULL 0
	)
	(tile 194 33 NULL_X33Y14 NULL 0
	)
	(tile 194 34 NULL_X34Y14 NULL 0
	)
	(tile 194 35 NULL_X35Y14 NULL 0
	)
	(tile 194 36 NULL_X36Y14 NULL 0
	)
	(tile 194 37 NULL_X37Y14 NULL 0
	)
	(tile 194 38 NULL_X38Y14 NULL 0
	)
	(tile 194 39 INT_INTERFACE_LTERM_X39Y14 INT_INTERFACE_LTERM 0
	)
	(tile 194 40 INT_X17Y11 INT_TERM 1
		(primitive_site TIEOFF_X24Y22 TIEOFF internal 3)
	)
	(tile 194 41 NULL_X41Y14 NULL 0
	)
	(tile 194 42 INT_X18Y11 INT 1
		(primitive_site TIEOFF_X25Y22 TIEOFF internal 3)
	)
	(tile 194 43 CLEXL_X18Y11 CLEXL 2
		(primitive_site SLICE_X28Y9 SLICEL internal 45)
		(primitive_site SLICE_X29Y9 SLICEX internal 43)
	)
	(tile 194 44 INT_X19Y11 INT 1
		(primitive_site TIEOFF_X26Y22 TIEOFF internal 3)
	)
	(tile 194 45 CLEXM_X19Y11 CLEXM 2
		(primitive_site SLICE_X30Y9 SLICEM internal 50)
		(primitive_site SLICE_X31Y9 SLICEX internal 43)
	)
	(tile 194 46 INT_X20Y11 INT 1
		(primitive_site TIEOFF_X28Y22 TIEOFF internal 3)
	)
	(tile 194 47 CLEXL_X20Y11 CLEXL 2
		(primitive_site SLICE_X32Y9 SLICEL internal 45)
		(primitive_site SLICE_X33Y9 SLICEX internal 43)
	)
	(tile 194 48 NULL_X48Y14 NULL 0
	)
	(tile 194 49 REG_V_X20Y11 REG_V 0
	)
	(tile 194 50 INT_X21Y11 INT 1
		(primitive_site TIEOFF_X31Y22 TIEOFF internal 3)
	)
	(tile 194 51 CLEXM_X21Y11 CLEXM 2
		(primitive_site SLICE_X34Y9 SLICEM internal 50)
		(primitive_site SLICE_X35Y9 SLICEX internal 43)
	)
	(tile 194 52 INT_X22Y11 INT 1
		(primitive_site TIEOFF_X33Y22 TIEOFF internal 3)
	)
	(tile 194 53 CLEXL_X22Y11 CLEXL 2
		(primitive_site SLICE_X36Y9 SLICEL internal 45)
		(primitive_site SLICE_X37Y9 SLICEX internal 43)
	)
	(tile 194 54 INT_X23Y11 INT 1
		(primitive_site TIEOFF_X35Y22 TIEOFF internal 3)
	)
	(tile 194 55 CLEXM_X23Y11 CLEXM 2
		(primitive_site SLICE_X38Y9 SLICEM internal 50)
		(primitive_site SLICE_X39Y9 SLICEX internal 43)
	)
	(tile 194 56 INT_X24Y11 INT 1
		(primitive_site TIEOFF_X36Y22 TIEOFF internal 3)
	)
	(tile 194 57 INT_INTERFACE_RTERM_X57Y14 INT_INTERFACE_RTERM 0
	)
	(tile 194 58 NULL_X58Y14 NULL 0
	)
	(tile 194 59 NULL_X59Y14 NULL 0
	)
	(tile 194 60 NULL_X60Y14 NULL 0
	)
	(tile 194 61 NULL_X61Y14 NULL 0
	)
	(tile 194 62 NULL_X62Y14 NULL 0
	)
	(tile 194 63 NULL_X63Y14 NULL 0
	)
	(tile 194 64 NULL_X64Y14 NULL 0
	)
	(tile 194 65 NULL_X65Y14 NULL 0
	)
	(tile 194 66 NULL_X66Y14 NULL 0
	)
	(tile 194 67 NULL_X67Y14 NULL 0
	)
	(tile 194 68 NULL_X68Y14 NULL 0
	)
	(tile 194 69 NULL_X69Y14 NULL 0
	)
	(tile 194 70 NULL_X70Y14 NULL 0
	)
	(tile 194 71 NULL_X71Y14 NULL 0
	)
	(tile 194 72 NULL_X72Y14 NULL 0
	)
	(tile 194 73 NULL_X73Y14 NULL 0
	)
	(tile 194 74 INT_INTERFACE_LTERM_X74Y14 INT_INTERFACE_LTERM 0
	)
	(tile 194 75 INT_X33Y11 INT_TERM 1
		(primitive_site TIEOFF_X45Y22 TIEOFF internal 3)
	)
	(tile 194 76 NULL_X76Y14 NULL 0
	)
	(tile 194 77 NULL_X77Y14 NULL 0
	)
	(tile 194 78 INT_X34Y11 INT 1
		(primitive_site TIEOFF_X46Y22 TIEOFF internal 3)
	)
	(tile 194 79 CLEXM_X34Y11 CLEXM 2
		(primitive_site SLICE_X56Y9 SLICEM internal 50)
		(primitive_site SLICE_X57Y9 SLICEX internal 43)
	)
	(tile 194 80 INT_X35Y11 INT 1
		(primitive_site TIEOFF_X48Y22 TIEOFF internal 3)
	)
	(tile 194 81 CLEXL_X35Y11 CLEXL 2
		(primitive_site SLICE_X58Y9 SLICEL internal 45)
		(primitive_site SLICE_X59Y9 SLICEX internal 43)
	)
	(tile 194 82 INT_X36Y11 INT 1
		(primitive_site TIEOFF_X50Y22 TIEOFF internal 3)
	)
	(tile 194 83 INT_INTERFACE_X36Y11 INT_INTERFACE 0
	)
	(tile 194 84 NULL_X84Y14 NULL 0
	)
	(tile 194 85 INT_X37Y11 INT 1
		(primitive_site TIEOFF_X51Y22 TIEOFF internal 3)
	)
	(tile 194 86 CLEXM_X37Y11 CLEXM 2
		(primitive_site SLICE_X60Y9 SLICEM internal 50)
		(primitive_site SLICE_X61Y9 SLICEX internal 43)
	)
	(tile 194 87 INT_X38Y11 INT 1
		(primitive_site TIEOFF_X53Y22 TIEOFF internal 3)
	)
	(tile 194 88 CLEXL_X38Y11 CLEXL 2
		(primitive_site SLICE_X62Y9 SLICEL internal 45)
		(primitive_site SLICE_X63Y9 SLICEX internal 43)
	)
	(tile 194 89 INT_BRAM_X39Y11 INT_BRAM 1
		(primitive_site TIEOFF_X55Y22 TIEOFF internal 3)
	)
	(tile 194 90 INT_INTERFACE_X39Y11 INT_INTERFACE 0
	)
	(tile 194 91 NULL_X91Y14 NULL 0
	)
	(tile 194 92 INT_X40Y11 INT 1
		(primitive_site TIEOFF_X56Y22 TIEOFF internal 3)
	)
	(tile 194 93 CLEXM_X40Y11 CLEXM 2
		(primitive_site SLICE_X64Y9 SLICEM internal 50)
		(primitive_site SLICE_X65Y9 SLICEX internal 43)
	)
	(tile 194 94 INT_X41Y11 INT 1
		(primitive_site TIEOFF_X58Y22 TIEOFF internal 3)
	)
	(tile 194 95 CLEXL_X41Y11 CLEXL 2
		(primitive_site SLICE_X66Y9 SLICEL internal 45)
		(primitive_site SLICE_X67Y9 SLICEX internal 43)
	)
	(tile 194 96 INT_X42Y11 INT 1
		(primitive_site TIEOFF_X60Y22 TIEOFF internal 3)
	)
	(tile 194 97 INT_INTERFACE_X42Y11 INT_INTERFACE 0
	)
	(tile 194 98 MCB_CAP_INT_X42Y11 MCB_CAP_INT 0
	)
	(tile 194 99 IOI_RTERM_X99Y14 IOI_RTERM 0
	)
	(tile 194 100 EMP_RIOB_X42Y11 EMP_RIOB 0
	)
	(tile 195 0 EMP_LIOB_X0Y13 EMP_LIOB 0
	)
	(tile 195 1 IOI_LTERM_X1Y13 IOI_LTERM 0
	)
	(tile 195 2 INT_X0Y10 INT 1
		(primitive_site TIEOFF_X0Y20 TIEOFF internal 3)
	)
	(tile 195 3 INT_INTERFACE_X0Y10 INT_INTERFACE 0
	)
	(tile 195 4 MCB_CAP_INT_X0Y10 MCB_CAP_INT 0
	)
	(tile 195 5 INT_X1Y10 INT 1
		(primitive_site TIEOFF_X2Y20 TIEOFF internal 3)
	)
	(tile 195 6 CLEXL_X1Y10 CLEXL 2
		(primitive_site SLICE_X0Y8 SLICEL internal 45)
		(primitive_site SLICE_X1Y8 SLICEX internal 43)
	)
	(tile 195 7 INT_X2Y10 INT 1
		(primitive_site TIEOFF_X4Y20 TIEOFF internal 3)
	)
	(tile 195 8 CLEXM_X2Y10 CLEXM 2
		(primitive_site SLICE_X2Y8 SLICEM internal 50)
		(primitive_site SLICE_X3Y8 SLICEX internal 43)
	)
	(tile 195 9 INT_BRAM_X3Y10 INT_BRAM 1
		(primitive_site TIEOFF_X6Y20 TIEOFF internal 3)
	)
	(tile 195 10 INT_INTERFACE_X3Y10 INT_INTERFACE 0
	)
	(tile 195 11 NULL_X11Y13 NULL 0
	)
	(tile 195 12 INT_X4Y10 INT 1
		(primitive_site TIEOFF_X7Y20 TIEOFF internal 3)
	)
	(tile 195 13 CLEXL_X4Y10 CLEXL 2
		(primitive_site SLICE_X4Y8 SLICEL internal 45)
		(primitive_site SLICE_X5Y8 SLICEX internal 43)
	)
	(tile 195 14 INT_X5Y10 INT 1
		(primitive_site TIEOFF_X9Y20 TIEOFF internal 3)
	)
	(tile 195 15 CLEXM_X5Y10 CLEXM 2
		(primitive_site SLICE_X6Y8 SLICEM internal 50)
		(primitive_site SLICE_X7Y8 SLICEX internal 43)
	)
	(tile 195 16 INT_X6Y10 INT 1
		(primitive_site TIEOFF_X11Y20 TIEOFF internal 3)
	)
	(tile 195 17 CLEXL_X6Y10 CLEXL 2
		(primitive_site SLICE_X8Y8 SLICEL internal 45)
		(primitive_site SLICE_X9Y8 SLICEX internal 43)
	)
	(tile 195 18 INT_X7Y10 INT 1
		(primitive_site TIEOFF_X13Y20 TIEOFF internal 3)
	)
	(tile 195 19 CLEXM_X7Y10 CLEXM 2
		(primitive_site SLICE_X10Y8 SLICEM internal 50)
		(primitive_site SLICE_X11Y8 SLICEX internal 43)
	)
	(tile 195 20 INT_X8Y10 INT 1
		(primitive_site TIEOFF_X15Y20 TIEOFF internal 3)
	)
	(tile 195 21 INT_INTERFACE_X8Y10 INT_INTERFACE 0
	)
	(tile 195 22 NULL_X22Y13 NULL 0
	)
	(tile 195 23 INT_X9Y10 INT 1
		(primitive_site TIEOFF_X16Y20 TIEOFF internal 3)
	)
	(tile 195 24 INT_INTERFACE_RTERM_X24Y13 INT_INTERFACE_RTERM 0
	)
	(tile 195 25 NULL_X25Y13 NULL 0
	)
	(tile 195 26 NULL_X26Y13 NULL 0
	)
	(tile 195 27 NULL_X27Y13 NULL 0
	)
	(tile 195 28 NULL_X28Y13 NULL 0
	)
	(tile 195 29 NULL_X29Y13 NULL 0
	)
	(tile 195 30 NULL_X30Y13 NULL 0
	)
	(tile 195 31 NULL_X31Y13 NULL 0
	)
	(tile 195 32 NULL_X32Y13 NULL 0
	)
	(tile 195 33 NULL_X33Y13 NULL 0
	)
	(tile 195 34 NULL_X34Y13 NULL 0
	)
	(tile 195 35 NULL_X35Y13 NULL 0
	)
	(tile 195 36 NULL_X36Y13 NULL 0
	)
	(tile 195 37 NULL_X37Y13 NULL 0
	)
	(tile 195 38 NULL_X38Y13 NULL 0
	)
	(tile 195 39 INT_INTERFACE_LTERM_X39Y13 INT_INTERFACE_LTERM 0
	)
	(tile 195 40 INT_X17Y10 INT_TERM 1
		(primitive_site TIEOFF_X24Y20 TIEOFF internal 3)
	)
	(tile 195 41 NULL_X41Y13 NULL 0
	)
	(tile 195 42 INT_X18Y10 INT 1
		(primitive_site TIEOFF_X25Y20 TIEOFF internal 3)
	)
	(tile 195 43 CLEXL_X18Y10 CLEXL 2
		(primitive_site SLICE_X28Y8 SLICEL internal 45)
		(primitive_site SLICE_X29Y8 SLICEX internal 43)
	)
	(tile 195 44 INT_X19Y10 INT 1
		(primitive_site TIEOFF_X26Y20 TIEOFF internal 3)
	)
	(tile 195 45 CLEXM_X19Y10 CLEXM 2
		(primitive_site SLICE_X30Y8 SLICEM internal 50)
		(primitive_site SLICE_X31Y8 SLICEX internal 43)
	)
	(tile 195 46 INT_X20Y10 INT 1
		(primitive_site TIEOFF_X28Y20 TIEOFF internal 3)
	)
	(tile 195 47 CLEXL_X20Y10 CLEXL 2
		(primitive_site SLICE_X32Y8 SLICEL internal 45)
		(primitive_site SLICE_X33Y8 SLICEX internal 43)
	)
	(tile 195 48 NULL_X48Y13 NULL 0
	)
	(tile 195 49 REG_V_X20Y10 REG_V 0
	)
	(tile 195 50 INT_X21Y10 INT 1
		(primitive_site TIEOFF_X31Y20 TIEOFF internal 3)
	)
	(tile 195 51 CLEXM_X21Y10 CLEXM 2
		(primitive_site SLICE_X34Y8 SLICEM internal 50)
		(primitive_site SLICE_X35Y8 SLICEX internal 43)
	)
	(tile 195 52 INT_X22Y10 INT 1
		(primitive_site TIEOFF_X33Y20 TIEOFF internal 3)
	)
	(tile 195 53 CLEXL_X22Y10 CLEXL 2
		(primitive_site SLICE_X36Y8 SLICEL internal 45)
		(primitive_site SLICE_X37Y8 SLICEX internal 43)
	)
	(tile 195 54 INT_X23Y10 INT 1
		(primitive_site TIEOFF_X35Y20 TIEOFF internal 3)
	)
	(tile 195 55 CLEXM_X23Y10 CLEXM 2
		(primitive_site SLICE_X38Y8 SLICEM internal 50)
		(primitive_site SLICE_X39Y8 SLICEX internal 43)
	)
	(tile 195 56 INT_X24Y10 INT 1
		(primitive_site TIEOFF_X36Y20 TIEOFF internal 3)
	)
	(tile 195 57 INT_INTERFACE_RTERM_X57Y13 INT_INTERFACE_RTERM 0
	)
	(tile 195 58 NULL_X58Y13 NULL 0
	)
	(tile 195 59 NULL_X59Y13 NULL 0
	)
	(tile 195 60 NULL_X60Y13 NULL 0
	)
	(tile 195 61 NULL_X61Y13 NULL 0
	)
	(tile 195 62 NULL_X62Y13 NULL 0
	)
	(tile 195 63 NULL_X63Y13 NULL 0
	)
	(tile 195 64 NULL_X64Y13 NULL 0
	)
	(tile 195 65 NULL_X65Y13 NULL 0
	)
	(tile 195 66 NULL_X66Y13 NULL 0
	)
	(tile 195 67 NULL_X67Y13 NULL 0
	)
	(tile 195 68 NULL_X68Y13 NULL 0
	)
	(tile 195 69 NULL_X69Y13 NULL 0
	)
	(tile 195 70 NULL_X70Y13 NULL 0
	)
	(tile 195 71 NULL_X71Y13 NULL 0
	)
	(tile 195 72 NULL_X72Y13 NULL 0
	)
	(tile 195 73 NULL_X73Y13 NULL 0
	)
	(tile 195 74 INT_INTERFACE_LTERM_X74Y13 INT_INTERFACE_LTERM 0
	)
	(tile 195 75 INT_X33Y10 INT_TERM 1
		(primitive_site TIEOFF_X45Y20 TIEOFF internal 3)
	)
	(tile 195 76 NULL_X76Y13 NULL 0
	)
	(tile 195 77 NULL_X77Y13 NULL 0
	)
	(tile 195 78 INT_X34Y10 INT 1
		(primitive_site TIEOFF_X46Y20 TIEOFF internal 3)
	)
	(tile 195 79 CLEXM_X34Y10 CLEXM 2
		(primitive_site SLICE_X56Y8 SLICEM internal 50)
		(primitive_site SLICE_X57Y8 SLICEX internal 43)
	)
	(tile 195 80 INT_X35Y10 INT 1
		(primitive_site TIEOFF_X48Y20 TIEOFF internal 3)
	)
	(tile 195 81 CLEXL_X35Y10 CLEXL 2
		(primitive_site SLICE_X58Y8 SLICEL internal 45)
		(primitive_site SLICE_X59Y8 SLICEX internal 43)
	)
	(tile 195 82 INT_X36Y10 INT 1
		(primitive_site TIEOFF_X50Y20 TIEOFF internal 3)
	)
	(tile 195 83 INT_INTERFACE_X36Y10 INT_INTERFACE 0
	)
	(tile 195 84 NULL_X84Y13 NULL 0
	)
	(tile 195 85 INT_X37Y10 INT 1
		(primitive_site TIEOFF_X51Y20 TIEOFF internal 3)
	)
	(tile 195 86 CLEXM_X37Y10 CLEXM 2
		(primitive_site SLICE_X60Y8 SLICEM internal 50)
		(primitive_site SLICE_X61Y8 SLICEX internal 43)
	)
	(tile 195 87 INT_X38Y10 INT 1
		(primitive_site TIEOFF_X53Y20 TIEOFF internal 3)
	)
	(tile 195 88 CLEXL_X38Y10 CLEXL 2
		(primitive_site SLICE_X62Y8 SLICEL internal 45)
		(primitive_site SLICE_X63Y8 SLICEX internal 43)
	)
	(tile 195 89 INT_BRAM_X39Y10 INT_BRAM 1
		(primitive_site TIEOFF_X55Y20 TIEOFF internal 3)
	)
	(tile 195 90 INT_INTERFACE_X39Y10 INT_INTERFACE 0
	)
	(tile 195 91 NULL_X91Y13 NULL 0
	)
	(tile 195 92 INT_X40Y10 INT 1
		(primitive_site TIEOFF_X56Y20 TIEOFF internal 3)
	)
	(tile 195 93 CLEXM_X40Y10 CLEXM 2
		(primitive_site SLICE_X64Y8 SLICEM internal 50)
		(primitive_site SLICE_X65Y8 SLICEX internal 43)
	)
	(tile 195 94 INT_X41Y10 INT 1
		(primitive_site TIEOFF_X58Y20 TIEOFF internal 3)
	)
	(tile 195 95 CLEXL_X41Y10 CLEXL 2
		(primitive_site SLICE_X66Y8 SLICEL internal 45)
		(primitive_site SLICE_X67Y8 SLICEX internal 43)
	)
	(tile 195 96 INT_X42Y10 INT 1
		(primitive_site TIEOFF_X60Y20 TIEOFF internal 3)
	)
	(tile 195 97 INT_INTERFACE_X42Y10 INT_INTERFACE 0
	)
	(tile 195 98 MCB_CAP_INT_X42Y10 MCB_CAP_INT 0
	)
	(tile 195 99 IOI_RTERM_X99Y13 IOI_RTERM 0
	)
	(tile 195 100 EMP_RIOB_X42Y10 EMP_RIOB 0
	)
	(tile 196 0 LIOB_X0Y9 LIOB 2
		(primitive_site PAD267 IOBM unbonded 8)
		(primitive_site PAD268 IOBS unbonded 8)
	)
	(tile 196 1 IOI_LTERM_X1Y12 IOI_LTERM 0
	)
	(tile 196 2 LIOI_INT_X0Y9 LIOI_INT 1
		(primitive_site TIEOFF_X0Y18 TIEOFF internal 3)
	)
	(tile 196 3 LIOI_X0Y9 LIOI 7
		(primitive_site OLOGIC_X0Y10 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y10 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y10 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y11 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y11 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y11 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y18 TIEOFF internal 3)
	)
	(tile 196 4 MCB_CAP_INT_X0Y9 MCB_CAP_INT 0
	)
	(tile 196 5 INT_X1Y9 INT 1
		(primitive_site TIEOFF_X2Y18 TIEOFF internal 3)
	)
	(tile 196 6 CLEXL_X1Y9 CLEXL 2
		(primitive_site SLICE_X0Y7 SLICEL internal 45)
		(primitive_site SLICE_X1Y7 SLICEX internal 43)
	)
	(tile 196 7 INT_X2Y9 INT 1
		(primitive_site TIEOFF_X4Y18 TIEOFF internal 3)
	)
	(tile 196 8 CLEXM_X2Y9 CLEXM 2
		(primitive_site SLICE_X2Y7 SLICEM internal 50)
		(primitive_site SLICE_X3Y7 SLICEX internal 43)
	)
	(tile 196 9 INT_BRAM_X3Y9 INT_BRAM 1
		(primitive_site TIEOFF_X6Y18 TIEOFF internal 3)
	)
	(tile 196 10 INT_INTERFACE_X3Y9 INT_INTERFACE 0
	)
	(tile 196 11 NULL_X11Y12 NULL 0
	)
	(tile 196 12 INT_X4Y9 INT 1
		(primitive_site TIEOFF_X7Y18 TIEOFF internal 3)
	)
	(tile 196 13 CLEXL_X4Y9 CLEXL 2
		(primitive_site SLICE_X4Y7 SLICEL internal 45)
		(primitive_site SLICE_X5Y7 SLICEX internal 43)
	)
	(tile 196 14 INT_X5Y9 INT 1
		(primitive_site TIEOFF_X9Y18 TIEOFF internal 3)
	)
	(tile 196 15 CLEXM_X5Y9 CLEXM 2
		(primitive_site SLICE_X6Y7 SLICEM internal 50)
		(primitive_site SLICE_X7Y7 SLICEX internal 43)
	)
	(tile 196 16 INT_X6Y9 INT 1
		(primitive_site TIEOFF_X11Y18 TIEOFF internal 3)
	)
	(tile 196 17 CLEXL_X6Y9 CLEXL 2
		(primitive_site SLICE_X8Y7 SLICEL internal 45)
		(primitive_site SLICE_X9Y7 SLICEX internal 43)
	)
	(tile 196 18 INT_X7Y9 INT 1
		(primitive_site TIEOFF_X13Y18 TIEOFF internal 3)
	)
	(tile 196 19 CLEXM_X7Y9 CLEXM 2
		(primitive_site SLICE_X10Y7 SLICEM internal 50)
		(primitive_site SLICE_X11Y7 SLICEX internal 43)
	)
	(tile 196 20 INT_X8Y9 INT 1
		(primitive_site TIEOFF_X15Y18 TIEOFF internal 3)
	)
	(tile 196 21 INT_INTERFACE_X8Y9 INT_INTERFACE 0
	)
	(tile 196 22 NULL_X22Y12 NULL 0
	)
	(tile 196 23 INT_X9Y9 INT 1
		(primitive_site TIEOFF_X16Y18 TIEOFF internal 3)
	)
	(tile 196 24 INT_INTERFACE_RTERM_X24Y12 INT_INTERFACE_RTERM 0
	)
	(tile 196 25 NULL_X25Y12 NULL 0
	)
	(tile 196 26 NULL_X26Y12 NULL 0
	)
	(tile 196 27 NULL_X27Y12 NULL 0
	)
	(tile 196 28 NULL_X28Y12 NULL 0
	)
	(tile 196 29 NULL_X29Y12 NULL 0
	)
	(tile 196 30 NULL_X30Y12 NULL 0
	)
	(tile 196 31 NULL_X31Y12 NULL 0
	)
	(tile 196 32 NULL_X32Y12 NULL 0
	)
	(tile 196 33 NULL_X33Y12 NULL 0
	)
	(tile 196 34 NULL_X34Y12 NULL 0
	)
	(tile 196 35 NULL_X35Y12 NULL 0
	)
	(tile 196 36 NULL_X36Y12 NULL 0
	)
	(tile 196 37 NULL_X37Y12 NULL 0
	)
	(tile 196 38 NULL_X38Y12 NULL 0
	)
	(tile 196 39 INT_INTERFACE_LTERM_X39Y12 INT_INTERFACE_LTERM 0
	)
	(tile 196 40 INT_X17Y9 INT_TERM 1
		(primitive_site TIEOFF_X24Y18 TIEOFF internal 3)
	)
	(tile 196 41 NULL_X41Y12 NULL 0
	)
	(tile 196 42 INT_X18Y9 INT 1
		(primitive_site TIEOFF_X25Y18 TIEOFF internal 3)
	)
	(tile 196 43 CLEXL_X18Y9 CLEXL 2
		(primitive_site SLICE_X28Y7 SLICEL internal 45)
		(primitive_site SLICE_X29Y7 SLICEX internal 43)
	)
	(tile 196 44 INT_X19Y9 INT 1
		(primitive_site TIEOFF_X26Y18 TIEOFF internal 3)
	)
	(tile 196 45 CLEXM_X19Y9 CLEXM 2
		(primitive_site SLICE_X30Y7 SLICEM internal 50)
		(primitive_site SLICE_X31Y7 SLICEX internal 43)
	)
	(tile 196 46 INT_X20Y9 INT 1
		(primitive_site TIEOFF_X28Y18 TIEOFF internal 3)
	)
	(tile 196 47 CLEXL_X20Y9 CLEXL 2
		(primitive_site SLICE_X32Y7 SLICEL internal 45)
		(primitive_site SLICE_X33Y7 SLICEX internal 43)
	)
	(tile 196 48 NULL_X48Y12 NULL 0
	)
	(tile 196 49 REG_V_X20Y9 REG_V 0
	)
	(tile 196 50 INT_X21Y9 INT 1
		(primitive_site TIEOFF_X31Y18 TIEOFF internal 3)
	)
	(tile 196 51 CLEXM_X21Y9 CLEXM 2
		(primitive_site SLICE_X34Y7 SLICEM internal 50)
		(primitive_site SLICE_X35Y7 SLICEX internal 43)
	)
	(tile 196 52 INT_X22Y9 INT 1
		(primitive_site TIEOFF_X33Y18 TIEOFF internal 3)
	)
	(tile 196 53 CLEXL_X22Y9 CLEXL 2
		(primitive_site SLICE_X36Y7 SLICEL internal 45)
		(primitive_site SLICE_X37Y7 SLICEX internal 43)
	)
	(tile 196 54 INT_X23Y9 INT 1
		(primitive_site TIEOFF_X35Y18 TIEOFF internal 3)
	)
	(tile 196 55 CLEXM_X23Y9 CLEXM 2
		(primitive_site SLICE_X38Y7 SLICEM internal 50)
		(primitive_site SLICE_X39Y7 SLICEX internal 43)
	)
	(tile 196 56 INT_X24Y9 INT 1
		(primitive_site TIEOFF_X36Y18 TIEOFF internal 3)
	)
	(tile 196 57 INT_INTERFACE_RTERM_X57Y12 INT_INTERFACE_RTERM 0
	)
	(tile 196 58 NULL_X58Y12 NULL 0
	)
	(tile 196 59 NULL_X59Y12 NULL 0
	)
	(tile 196 60 NULL_X60Y12 NULL 0
	)
	(tile 196 61 NULL_X61Y12 NULL 0
	)
	(tile 196 62 NULL_X62Y12 NULL 0
	)
	(tile 196 63 NULL_X63Y12 NULL 0
	)
	(tile 196 64 NULL_X64Y12 NULL 0
	)
	(tile 196 65 NULL_X65Y12 NULL 0
	)
	(tile 196 66 NULL_X66Y12 NULL 0
	)
	(tile 196 67 NULL_X67Y12 NULL 0
	)
	(tile 196 68 NULL_X68Y12 NULL 0
	)
	(tile 196 69 NULL_X69Y12 NULL 0
	)
	(tile 196 70 NULL_X70Y12 NULL 0
	)
	(tile 196 71 NULL_X71Y12 NULL 0
	)
	(tile 196 72 NULL_X72Y12 NULL 0
	)
	(tile 196 73 NULL_X73Y12 NULL 0
	)
	(tile 196 74 INT_INTERFACE_LTERM_X74Y12 INT_INTERFACE_LTERM 0
	)
	(tile 196 75 INT_X33Y9 INT_TERM 1
		(primitive_site TIEOFF_X45Y18 TIEOFF internal 3)
	)
	(tile 196 76 NULL_X76Y12 NULL 0
	)
	(tile 196 77 NULL_X77Y12 NULL 0
	)
	(tile 196 78 INT_X34Y9 INT 1
		(primitive_site TIEOFF_X46Y18 TIEOFF internal 3)
	)
	(tile 196 79 CLEXM_X34Y9 CLEXM 2
		(primitive_site SLICE_X56Y7 SLICEM internal 50)
		(primitive_site SLICE_X57Y7 SLICEX internal 43)
	)
	(tile 196 80 INT_X35Y9 INT 1
		(primitive_site TIEOFF_X48Y18 TIEOFF internal 3)
	)
	(tile 196 81 CLEXL_X35Y9 CLEXL 2
		(primitive_site SLICE_X58Y7 SLICEL internal 45)
		(primitive_site SLICE_X59Y7 SLICEX internal 43)
	)
	(tile 196 82 INT_X36Y9 INT 1
		(primitive_site TIEOFF_X50Y18 TIEOFF internal 3)
	)
	(tile 196 83 INT_INTERFACE_X36Y9 INT_INTERFACE 0
	)
	(tile 196 84 NULL_X84Y12 NULL 0
	)
	(tile 196 85 INT_X37Y9 INT 1
		(primitive_site TIEOFF_X51Y18 TIEOFF internal 3)
	)
	(tile 196 86 CLEXM_X37Y9 CLEXM 2
		(primitive_site SLICE_X60Y7 SLICEM internal 50)
		(primitive_site SLICE_X61Y7 SLICEX internal 43)
	)
	(tile 196 87 INT_X38Y9 INT 1
		(primitive_site TIEOFF_X53Y18 TIEOFF internal 3)
	)
	(tile 196 88 CLEXL_X38Y9 CLEXL 2
		(primitive_site SLICE_X62Y7 SLICEL internal 45)
		(primitive_site SLICE_X63Y7 SLICEX internal 43)
	)
	(tile 196 89 INT_BRAM_X39Y9 INT_BRAM 1
		(primitive_site TIEOFF_X55Y18 TIEOFF internal 3)
	)
	(tile 196 90 INT_INTERFACE_X39Y9 INT_INTERFACE 0
	)
	(tile 196 91 NULL_X91Y12 NULL 0
	)
	(tile 196 92 INT_X40Y9 INT 1
		(primitive_site TIEOFF_X56Y18 TIEOFF internal 3)
	)
	(tile 196 93 CLEXM_X40Y9 CLEXM 2
		(primitive_site SLICE_X64Y7 SLICEM internal 50)
		(primitive_site SLICE_X65Y7 SLICEX internal 43)
	)
	(tile 196 94 INT_X41Y9 INT 1
		(primitive_site TIEOFF_X58Y18 TIEOFF internal 3)
	)
	(tile 196 95 CLEXL_X41Y9 CLEXL 2
		(primitive_site SLICE_X66Y7 SLICEL internal 45)
		(primitive_site SLICE_X67Y7 SLICEX internal 43)
	)
	(tile 196 96 INT_X42Y9 INT 1
		(primitive_site TIEOFF_X60Y18 TIEOFF internal 3)
	)
	(tile 196 97 INT_INTERFACE_X42Y9 INT_INTERFACE 0
	)
	(tile 196 98 MCB_CAP_INT_X42Y9 MCB_CAP_INT 0
	)
	(tile 196 99 IOI_RTERM_X99Y12 IOI_RTERM 0
	)
	(tile 196 100 EMP_RIOB_X42Y9 EMP_RIOB 0
	)
	(tile 197 0 EMP_LIOB_X0Y11 EMP_LIOB 0
	)
	(tile 197 1 IOI_LTERM_X1Y11 IOI_LTERM 0
	)
	(tile 197 2 INT_X0Y8 INT 1
		(primitive_site TIEOFF_X0Y16 TIEOFF internal 3)
	)
	(tile 197 3 INT_INTERFACE_X0Y8 INT_INTERFACE 0
	)
	(tile 197 4 MCB_CAP_INT_X0Y8 MCB_CAP_INT 0
	)
	(tile 197 5 INT_X1Y8 INT 1
		(primitive_site TIEOFF_X2Y16 TIEOFF internal 3)
	)
	(tile 197 6 CLEXL_X1Y8 CLEXL 2
		(primitive_site SLICE_X0Y6 SLICEL internal 45)
		(primitive_site SLICE_X1Y6 SLICEX internal 43)
	)
	(tile 197 7 INT_X2Y8 INT 1
		(primitive_site TIEOFF_X4Y16 TIEOFF internal 3)
	)
	(tile 197 8 CLEXM_X2Y8 CLEXM 2
		(primitive_site SLICE_X2Y6 SLICEM internal 50)
		(primitive_site SLICE_X3Y6 SLICEX internal 43)
	)
	(tile 197 9 INT_BRAM_X3Y8 INT_BRAM 1
		(primitive_site TIEOFF_X6Y16 TIEOFF internal 3)
	)
	(tile 197 10 INT_INTERFACE_X3Y8 INT_INTERFACE 0
	)
	(tile 197 11 BRAMSITE2_X3Y8 BRAMSITE2 3
		(primitive_site RAMB16_X0Y4 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y4 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y5 RAMB8BWER internal 110)
	)
	(tile 197 12 INT_X4Y8 INT 1
		(primitive_site TIEOFF_X7Y16 TIEOFF internal 3)
	)
	(tile 197 13 CLEXL_X4Y8 CLEXL 2
		(primitive_site SLICE_X4Y6 SLICEL internal 45)
		(primitive_site SLICE_X5Y6 SLICEX internal 43)
	)
	(tile 197 14 INT_X5Y8 INT 1
		(primitive_site TIEOFF_X9Y16 TIEOFF internal 3)
	)
	(tile 197 15 CLEXM_X5Y8 CLEXM 2
		(primitive_site SLICE_X6Y6 SLICEM internal 50)
		(primitive_site SLICE_X7Y6 SLICEX internal 43)
	)
	(tile 197 16 INT_X6Y8 INT 1
		(primitive_site TIEOFF_X11Y16 TIEOFF internal 3)
	)
	(tile 197 17 CLEXL_X6Y8 CLEXL 2
		(primitive_site SLICE_X8Y6 SLICEL internal 45)
		(primitive_site SLICE_X9Y6 SLICEX internal 43)
	)
	(tile 197 18 INT_X7Y8 INT 1
		(primitive_site TIEOFF_X13Y16 TIEOFF internal 3)
	)
	(tile 197 19 CLEXM_X7Y8 CLEXM 2
		(primitive_site SLICE_X10Y6 SLICEM internal 50)
		(primitive_site SLICE_X11Y6 SLICEX internal 43)
	)
	(tile 197 20 INT_X8Y8 INT 1
		(primitive_site TIEOFF_X15Y16 TIEOFF internal 3)
	)
	(tile 197 21 INT_INTERFACE_X8Y8 INT_INTERFACE 0
	)
	(tile 197 22 MACCSITE2_X8Y8 MACCSITE2 1
		(primitive_site DSP48_X0Y2 DSP48A1 internal 346)
	)
	(tile 197 23 INT_X9Y8 INT 1
		(primitive_site TIEOFF_X16Y16 TIEOFF internal 3)
	)
	(tile 197 24 INT_INTERFACE_RTERM_X24Y11 INT_INTERFACE_RTERM 0
	)
	(tile 197 25 GTPDUAL_INT_FEEDTHRU_X9Y8 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 26 GTPDUAL_CLB_FEEDTHRU_X9Y8 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 27 GTPDUAL_INT_FEEDTHRU_X11Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 28 GTPDUAL_CLB_FEEDTHRU_X11Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 29 GTPDUAL_INT_FEEDTHRU_X12Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 30 GTPDUAL_CLB_FEEDTHRU_X12Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 31 GTPDUAL_INT_FEEDTHRU_X13Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 32 GTPDUAL_CLB_FEEDTHRU_X13Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 33 GTPDUAL_INT_FEEDTHRU_X14Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 34 GTPDUAL_CLB_FEEDTHRU_X14Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 35 GTPDUAL_BOT_UNUSED_X14Y16 GTPDUAL_BOT_UNUSED 0
	)
	(tile 197 36 GTPDUAL_INT_FEEDTHRU_X15Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 37 GTPDUAL_CLB_FEEDTHRU_X15Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 38 GTPDUAL_INT_FEEDTHRU_X16Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 39 INT_INTERFACE_LTERM_X39Y11 INT_INTERFACE_LTERM 0
	)
	(tile 197 40 INT_X17Y8 INT_TERM 1
		(primitive_site TIEOFF_X24Y16 TIEOFF internal 3)
	)
	(tile 197 41 GTPDUAL_LEFT_CLB_FEEDTHRU_X17Y8 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 197 42 INT_X18Y8 INT 1
		(primitive_site TIEOFF_X25Y16 TIEOFF internal 3)
	)
	(tile 197 43 CLEXL_X18Y8 CLEXL 2
		(primitive_site SLICE_X28Y6 SLICEL internal 45)
		(primitive_site SLICE_X29Y6 SLICEX internal 43)
	)
	(tile 197 44 INT_X19Y8 INT 1
		(primitive_site TIEOFF_X26Y16 TIEOFF internal 3)
	)
	(tile 197 45 CLEXM_X19Y8 CLEXM 2
		(primitive_site SLICE_X30Y6 SLICEM internal 50)
		(primitive_site SLICE_X31Y6 SLICEX internal 43)
	)
	(tile 197 46 IOI_INT_X20Y8 IOI_INT 1
		(primitive_site TIEOFF_X28Y16 TIEOFF internal 3)
	)
	(tile 197 47 INT_INTERFACE_IOI_X20Y8 INT_INTERFACE_IOI 0
	)
	(tile 197 48 CMT_DCM_BOT_X20Y8 CMT_DCM_BOT 2
		(primitive_site DCM_X0Y1 DCM internal 46)
		(primitive_site DCM_X0Y0 DCM internal 46)
	)
	(tile 197 49 REG_V_X20Y8 REG_V 0
	)
	(tile 197 50 INT_X21Y8 INT 1
		(primitive_site TIEOFF_X31Y16 TIEOFF internal 3)
	)
	(tile 197 51 CLEXM_X21Y8 CLEXM 2
		(primitive_site SLICE_X34Y6 SLICEM internal 50)
		(primitive_site SLICE_X35Y6 SLICEX internal 43)
	)
	(tile 197 52 INT_X22Y8 INT 1
		(primitive_site TIEOFF_X33Y16 TIEOFF internal 3)
	)
	(tile 197 53 CLEXL_X22Y8 CLEXL 2
		(primitive_site SLICE_X36Y6 SLICEL internal 45)
		(primitive_site SLICE_X37Y6 SLICEX internal 43)
	)
	(tile 197 54 INT_X23Y8 INT 1
		(primitive_site TIEOFF_X35Y16 TIEOFF internal 3)
	)
	(tile 197 55 CLEXM_X23Y8 CLEXM 2
		(primitive_site SLICE_X38Y6 SLICEM internal 50)
		(primitive_site SLICE_X39Y6 SLICEX internal 43)
	)
	(tile 197 56 INT_X24Y8 INT 1
		(primitive_site TIEOFF_X36Y16 TIEOFF internal 3)
	)
	(tile 197 57 INT_INTERFACE_RTERM_X57Y11 INT_INTERFACE_RTERM 0
	)
	(tile 197 58 GTPDUAL_INT_FEEDTHRU_X24Y8 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 59 GTPDUAL_CLB_FEEDTHRU_X24Y8 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 60 GTPDUAL_INT_FEEDTHRU_X26Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 61 GTPDUAL_CLB_FEEDTHRU_X26Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 62 GTPDUAL_INT_FEEDTHRU_X27Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 63 GTPDUAL_CLB_FEEDTHRU_X27Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 64 GTPDUAL_BOT_UNUSED_X27Y16 GTPDUAL_BOT_UNUSED 0
	)
	(tile 197 65 GTPDUAL_INT_FEEDTHRU_X28Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 66 GTPDUAL_CLB_FEEDTHRU_X28Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 67 GTPDUAL_INT_FEEDTHRU_X29Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 68 GTPDUAL_CLB_FEEDTHRU_X29Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 69 GTPDUAL_INT_FEEDTHRU_X30Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 70 GTPDUAL_CLB_FEEDTHRU_X30Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 71 GTPDUAL_INT_FEEDTHRU_X31Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 72 GTPDUAL_CLB_FEEDTHRU_X31Y16 GTPDUAL_CLB_FEEDTHRU 0
	)
	(tile 197 73 GTPDUAL_INT_FEEDTHRU_X32Y16 GTPDUAL_INT_FEEDTHRU 0
	)
	(tile 197 74 INT_INTERFACE_LTERM_X74Y11 INT_INTERFACE_LTERM 0
	)
	(tile 197 75 INT_X33Y8 INT_TERM 1
		(primitive_site TIEOFF_X45Y16 TIEOFF internal 3)
	)
	(tile 197 76 GTPDUAL_LEFT_CLB_FEEDTHRU_X33Y8 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 197 77 GTPDUAL_DSP_FEEDTHRU_X33Y8 GTPDUAL_DSP_FEEDTHRU 0
	)
	(tile 197 78 INT_X34Y8 INT 1
		(primitive_site TIEOFF_X46Y16 TIEOFF internal 3)
	)
	(tile 197 79 CLEXM_X34Y8 CLEXM 2
		(primitive_site SLICE_X56Y6 SLICEM internal 50)
		(primitive_site SLICE_X57Y6 SLICEX internal 43)
	)
	(tile 197 80 INT_X35Y8 INT 1
		(primitive_site TIEOFF_X48Y16 TIEOFF internal 3)
	)
	(tile 197 81 CLEXL_X35Y8 CLEXL 2
		(primitive_site SLICE_X58Y6 SLICEL internal 45)
		(primitive_site SLICE_X59Y6 SLICEX internal 43)
	)
	(tile 197 82 INT_X36Y8 INT 1
		(primitive_site TIEOFF_X50Y16 TIEOFF internal 3)
	)
	(tile 197 83 INT_INTERFACE_X36Y8 INT_INTERFACE 0
	)
	(tile 197 84 MACCSITE2_X36Y8 MACCSITE2 1
		(primitive_site DSP48_X2Y2 DSP48A1 internal 346)
	)
	(tile 197 85 INT_X37Y8 INT 1
		(primitive_site TIEOFF_X51Y16 TIEOFF internal 3)
	)
	(tile 197 86 CLEXM_X37Y8 CLEXM 2
		(primitive_site SLICE_X60Y6 SLICEM internal 50)
		(primitive_site SLICE_X61Y6 SLICEX internal 43)
	)
	(tile 197 87 INT_X38Y8 INT 1
		(primitive_site TIEOFF_X53Y16 TIEOFF internal 3)
	)
	(tile 197 88 CLEXL_X38Y8 CLEXL 2
		(primitive_site SLICE_X62Y6 SLICEL internal 45)
		(primitive_site SLICE_X63Y6 SLICEX internal 43)
	)
	(tile 197 89 INT_BRAM_X39Y8 INT_BRAM 1
		(primitive_site TIEOFF_X55Y16 TIEOFF internal 3)
	)
	(tile 197 90 INT_INTERFACE_X39Y8 INT_INTERFACE 0
	)
	(tile 197 91 BRAMSITE2_X39Y8 BRAMSITE2 3
		(primitive_site RAMB16_X3Y4 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y4 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y5 RAMB8BWER internal 110)
	)
	(tile 197 92 INT_X40Y8 INT 1
		(primitive_site TIEOFF_X56Y16 TIEOFF internal 3)
	)
	(tile 197 93 CLEXM_X40Y8 CLEXM 2
		(primitive_site SLICE_X64Y6 SLICEM internal 50)
		(primitive_site SLICE_X65Y6 SLICEX internal 43)
	)
	(tile 197 94 INT_X41Y8 INT 1
		(primitive_site TIEOFF_X58Y16 TIEOFF internal 3)
	)
	(tile 197 95 CLEXL_X41Y8 CLEXL 2
		(primitive_site SLICE_X66Y6 SLICEL internal 45)
		(primitive_site SLICE_X67Y6 SLICEX internal 43)
	)
	(tile 197 96 INT_X42Y8 INT 1
		(primitive_site TIEOFF_X60Y16 TIEOFF internal 3)
	)
	(tile 197 97 INT_INTERFACE_X42Y8 INT_INTERFACE 0
	)
	(tile 197 98 MCB_CAP_INT_X42Y8 MCB_CAP_INT 0
	)
	(tile 197 99 IOI_RTERM_X99Y11 IOI_RTERM 0
	)
	(tile 197 100 EMP_RIOB_X42Y8 EMP_RIOB 0
	)
	(tile 198 0 HCLK_IOIL_EMP_X0Y10 HCLK_IOIL_EMP 0
	)
	(tile 198 1 HCLK_IOI_LTERM_X1Y10 HCLK_IOI_LTERM 0
	)
	(tile 198 2 HCLK_IOIL_INT_FOLD_X0Y7 HCLK_IOIL_INT_FOLD 0
	)
	(tile 198 3 HCLK_IOIL_BOT_DN_X0Y7 HCLK_IOIL_BOT_DN 0
	)
	(tile 198 4 MCB_HCLK_X0Y7 MCB_HCLK 0
	)
	(tile 198 5 HCLK_CLB_XL_INT_FOLD_X1Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 6 HCLK_CLB_XL_CLE_FOLD_X1Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 7 HCLK_CLB_XM_INT_FOLD_X2Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 8 HCLK_CLB_XM_CLE_FOLD_X2Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 9 BRAM_HCLK_FEEDTHRU_FOLD_X3Y7 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 10 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X3Y7 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 198 11 HCLK_BRAM_FEEDTHRU_FOLD_X3Y7 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 198 12 HCLK_CLB_XL_INT_FOLD_X4Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 13 HCLK_CLB_XL_CLE_FOLD_X4Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 14 HCLK_CLB_XM_INT_FOLD_X5Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 15 HCLK_CLB_XM_CLE_FOLD_X5Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 16 HCLK_CLB_XL_INT_FOLD_X6Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 17 HCLK_CLB_XL_CLE_FOLD_X6Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 18 HCLK_CLB_XM_INT_FOLD_X7Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 19 HCLK_CLB_XM_CLE_FOLD_X7Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 20 DSP_INT_HCLK_FEEDTHRU_FOLD_X8Y8 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 21 DSP_CLB_HCLK_FEEDTHRU_FOLD_X8Y8 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 22 DSP_HCLK_GCLK_FOLD_X8Y8 DSP_HCLK_GCLK_FOLD 0
	)
	(tile 198 23 HCLK_CLB_XL_INT_FOLD_X9Y8 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 24 HCLK_CLB_XL_CLE_FOLD_X9Y8 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 25 NULL_X25Y10 NULL 0
	)
	(tile 198 26 NULL_X26Y10 NULL 0
	)
	(tile 198 27 NULL_X27Y10 NULL 0
	)
	(tile 198 28 NULL_X28Y10 NULL 0
	)
	(tile 198 29 NULL_X29Y10 NULL 0
	)
	(tile 198 30 NULL_X30Y10 NULL 0
	)
	(tile 198 31 NULL_X31Y10 NULL 0
	)
	(tile 198 32 NULL_X32Y10 NULL 0
	)
	(tile 198 33 NULL_X33Y10 NULL 0
	)
	(tile 198 34 NULL_X34Y10 NULL 0
	)
	(tile 198 35 NULL_X35Y10 NULL 0
	)
	(tile 198 36 NULL_X36Y10 NULL 0
	)
	(tile 198 37 NULL_X37Y10 NULL 0
	)
	(tile 198 38 NULL_X38Y10 NULL 0
	)
	(tile 198 39 HCLK_CLB_XL_CLE_FOLD_X38Y10 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 40 HCLK_CLB_XL_INT_FOLD_X17Y8 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 41 HCLK_CLB_XM_CLE_FOLD_X17Y8 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 42 HCLK_CLB_XL_INT_FOLD_X18Y8 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 43 HCLK_CLB_XL_CLE_FOLD_X18Y8 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 44 HCLK_CLB_XM_INT_FOLD_X19Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 45 HCLK_CLB_XM_CLE_FOLD_X19Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 46 HCLK_CLB_XL_INT_FOLD_X20Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 47 HCLK_CLB_XL_CLE_FOLD_X20Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 48 NULL_X48Y10 NULL 0
	)
	(tile 198 49 REG_V_HCLK_X48Y10 REG_V_HCLK 32
		(primitive_site BUFH_X0Y31 BUFH internal 2)
		(primitive_site BUFH_X0Y30 BUFH internal 2)
		(primitive_site BUFH_X0Y29 BUFH internal 2)
		(primitive_site BUFH_X0Y28 BUFH internal 2)
		(primitive_site BUFH_X0Y27 BUFH internal 2)
		(primitive_site BUFH_X0Y26 BUFH internal 2)
		(primitive_site BUFH_X0Y25 BUFH internal 2)
		(primitive_site BUFH_X0Y24 BUFH internal 2)
		(primitive_site BUFH_X0Y23 BUFH internal 2)
		(primitive_site BUFH_X0Y22 BUFH internal 2)
		(primitive_site BUFH_X0Y21 BUFH internal 2)
		(primitive_site BUFH_X0Y20 BUFH internal 2)
		(primitive_site BUFH_X0Y19 BUFH internal 2)
		(primitive_site BUFH_X0Y18 BUFH internal 2)
		(primitive_site BUFH_X0Y17 BUFH internal 2)
		(primitive_site BUFH_X0Y16 BUFH internal 2)
		(primitive_site BUFH_X3Y15 BUFH internal 2)
		(primitive_site BUFH_X3Y14 BUFH internal 2)
		(primitive_site BUFH_X3Y13 BUFH internal 2)
		(primitive_site BUFH_X3Y12 BUFH internal 2)
		(primitive_site BUFH_X3Y11 BUFH internal 2)
		(primitive_site BUFH_X3Y10 BUFH internal 2)
		(primitive_site BUFH_X3Y9 BUFH internal 2)
		(primitive_site BUFH_X3Y8 BUFH internal 2)
		(primitive_site BUFH_X3Y7 BUFH internal 2)
		(primitive_site BUFH_X3Y6 BUFH internal 2)
		(primitive_site BUFH_X3Y5 BUFH internal 2)
		(primitive_site BUFH_X3Y4 BUFH internal 2)
		(primitive_site BUFH_X3Y3 BUFH internal 2)
		(primitive_site BUFH_X3Y2 BUFH internal 2)
		(primitive_site BUFH_X3Y1 BUFH internal 2)
		(primitive_site BUFH_X3Y0 BUFH internal 2)
	)
	(tile 198 50 HCLK_CLB_XM_INT_FOLD_X21Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 51 HCLK_CLB_XM_CLE_FOLD_X21Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 52 HCLK_CLB_XL_INT_FOLD_X22Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 53 HCLK_CLB_XL_CLE_FOLD_X22Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 54 HCLK_CLB_XM_INT_FOLD_X23Y8 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 55 HCLK_CLB_XM_CLE_FOLD_X23Y8 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 56 HCLK_CLB_XL_INT_FOLD_X24Y8 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 57 HCLK_CLB_XL_CLE_FOLD_X24Y8 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 58 NULL_X58Y10 NULL 0
	)
	(tile 198 59 NULL_X59Y10 NULL 0
	)
	(tile 198 60 NULL_X60Y10 NULL 0
	)
	(tile 198 61 NULL_X61Y10 NULL 0
	)
	(tile 198 62 NULL_X62Y10 NULL 0
	)
	(tile 198 63 NULL_X63Y10 NULL 0
	)
	(tile 198 64 NULL_X64Y10 NULL 0
	)
	(tile 198 65 NULL_X65Y10 NULL 0
	)
	(tile 198 66 NULL_X66Y10 NULL 0
	)
	(tile 198 67 NULL_X67Y10 NULL 0
	)
	(tile 198 68 NULL_X68Y10 NULL 0
	)
	(tile 198 69 NULL_X69Y10 NULL 0
	)
	(tile 198 70 NULL_X70Y10 NULL 0
	)
	(tile 198 71 NULL_X71Y10 NULL 0
	)
	(tile 198 72 NULL_X72Y10 NULL 0
	)
	(tile 198 73 NULL_X73Y10 NULL 0
	)
	(tile 198 74 HCLK_CLB_XL_CLE_FOLD_X73Y10 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 75 HCLK_CLB_XL_INT_FOLD_X33Y8 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 76 HCLK_CLB_XL_CLE_FOLD_X33Y8 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 77 NULL_X77Y10 NULL 0
	)
	(tile 198 78 HCLK_CLB_XM_INT_FOLD_X34Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 79 HCLK_CLB_XM_CLE_FOLD_X34Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 80 HCLK_CLB_XL_INT_FOLD_X35Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 81 HCLK_CLB_XL_CLE_FOLD_X35Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 82 DSP_INT_HCLK_FEEDTHRU_FOLD_X36Y7 DSP_INT_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 83 DSP_CLB_HCLK_FEEDTHRU_FOLD_X36Y7 DSP_CLB_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 84 DSP_HCLK_GCLK_NOFOLD_X36Y7 DSP_HCLK_GCLK_NOFOLD 0
	)
	(tile 198 85 HCLK_CLB_XM_INT_FOLD_X37Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 86 HCLK_CLB_XM_CLE_FOLD_X37Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 87 HCLK_CLB_XL_INT_FOLD_X38Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 88 HCLK_CLB_XL_CLE_FOLD_X38Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 89 BRAM_HCLK_FEEDTHRU_FOLD_X39Y7 BRAM_HCLK_FEEDTHRU_FOLD 0
	)
	(tile 198 90 BRAM_HCLK_FEEDTHRU_INTER_FOLD_X39Y7 BRAM_HCLK_FEEDTHRU_INTER_FOLD 0
	)
	(tile 198 91 HCLK_BRAM_FEEDTHRU_FOLD_X39Y7 HCLK_BRAM_FEEDTHRU_FOLD 0
	)
	(tile 198 92 HCLK_CLB_XM_INT_FOLD_X40Y7 HCLK_CLB_XM_INT_FOLD 0
	)
	(tile 198 93 HCLK_CLB_XM_CLE_FOLD_X40Y7 HCLK_CLB_XM_CLE_FOLD 0
	)
	(tile 198 94 HCLK_CLB_XL_INT_FOLD_X41Y7 HCLK_CLB_XL_INT_FOLD 0
	)
	(tile 198 95 HCLK_CLB_XL_CLE_FOLD_X41Y7 HCLK_CLB_XL_CLE_FOLD 0
	)
	(tile 198 96 HCLK_IOIR_INT_FOLD_X42Y7 HCLK_IOIR_INT_FOLD 0
	)
	(tile 198 97 HCLK_IOIR_BOT_DN_X42Y7 HCLK_IOIR_BOT_DN 0
	)
	(tile 198 98 MCB_HCLK_X42Y7 MCB_HCLK 0
	)
	(tile 198 99 HCLK_IOI_RTERM_X99Y10 HCLK_IOI_RTERM 0
	)
	(tile 198 100 HCLK_IOIR_EMP_X99Y10 HCLK_IOIR_EMP 0
	)
	(tile 199 0 LIOB_X0Y7 LIOB 2
		(primitive_site PAD265 IOBM unbonded 8)
		(primitive_site PAD266 IOBS unbonded 8)
	)
	(tile 199 1 IOI_LTERM_X1Y9 IOI_LTERM 0
	)
	(tile 199 2 LIOI_INT_X0Y7 LIOI_INT 1
		(primitive_site TIEOFF_X0Y14 TIEOFF internal 3)
	)
	(tile 199 3 LIOI_X0Y7 LIOI 7
		(primitive_site OLOGIC_X0Y8 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y8 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y8 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y9 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y9 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y9 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y14 TIEOFF internal 3)
	)
	(tile 199 4 MCB_CAP_INT_X0Y7 MCB_CAP_INT 0
	)
	(tile 199 5 INT_X1Y7 INT 1
		(primitive_site TIEOFF_X2Y14 TIEOFF internal 3)
	)
	(tile 199 6 CLEXL_X1Y7 CLEXL 2
		(primitive_site SLICE_X0Y5 SLICEL internal 45)
		(primitive_site SLICE_X1Y5 SLICEX internal 43)
	)
	(tile 199 7 INT_X2Y7 INT 1
		(primitive_site TIEOFF_X4Y14 TIEOFF internal 3)
	)
	(tile 199 8 CLEXM_X2Y7 CLEXM 2
		(primitive_site SLICE_X2Y5 SLICEM internal 50)
		(primitive_site SLICE_X3Y5 SLICEX internal 43)
	)
	(tile 199 9 INT_BRAM_X3Y7 INT_BRAM 1
		(primitive_site TIEOFF_X6Y14 TIEOFF internal 3)
	)
	(tile 199 10 INT_INTERFACE_X3Y7 INT_INTERFACE 0
	)
	(tile 199 11 NULL_X11Y9 NULL 0
	)
	(tile 199 12 INT_X4Y7 INT 1
		(primitive_site TIEOFF_X7Y14 TIEOFF internal 3)
	)
	(tile 199 13 CLEXL_X4Y7 CLEXL 2
		(primitive_site SLICE_X4Y5 SLICEL internal 45)
		(primitive_site SLICE_X5Y5 SLICEX internal 43)
	)
	(tile 199 14 INT_X5Y7 INT 1
		(primitive_site TIEOFF_X9Y14 TIEOFF internal 3)
	)
	(tile 199 15 CLEXM_X5Y7 CLEXM 2
		(primitive_site SLICE_X6Y5 SLICEM internal 50)
		(primitive_site SLICE_X7Y5 SLICEX internal 43)
	)
	(tile 199 16 INT_X6Y7 INT 1
		(primitive_site TIEOFF_X11Y14 TIEOFF internal 3)
	)
	(tile 199 17 CLEXL_X6Y7 CLEXL 2
		(primitive_site SLICE_X8Y5 SLICEL internal 45)
		(primitive_site SLICE_X9Y5 SLICEX internal 43)
	)
	(tile 199 18 INT_X7Y7 INT 1
		(primitive_site TIEOFF_X13Y14 TIEOFF internal 3)
	)
	(tile 199 19 CLEXM_X7Y7 CLEXM 2
		(primitive_site SLICE_X10Y5 SLICEM internal 50)
		(primitive_site SLICE_X11Y5 SLICEX internal 43)
	)
	(tile 199 20 NULL_X20Y9 NULL 0
	)
	(tile 199 21 NULL_X21Y9 NULL 0
	)
	(tile 199 22 NULL_X22Y9 NULL 0
	)
	(tile 199 23 NULL_X23Y9 NULL 0
	)
	(tile 199 24 INT_RTERM_X24Y9 INT_RTERM 0
	)
	(tile 199 25 NULL_X25Y9 NULL 0
	)
	(tile 199 26 NULL_X26Y9 NULL 0
	)
	(tile 199 27 NULL_X27Y9 NULL 0
	)
	(tile 199 28 NULL_X28Y9 NULL 0
	)
	(tile 199 29 NULL_X29Y9 NULL 0
	)
	(tile 199 30 NULL_X30Y9 NULL 0
	)
	(tile 199 31 NULL_X31Y9 NULL 0
	)
	(tile 199 32 NULL_X32Y9 NULL 0
	)
	(tile 199 33 NULL_X33Y9 NULL 0
	)
	(tile 199 34 NULL_X34Y9 NULL 0
	)
	(tile 199 35 NULL_X35Y9 NULL 0
	)
	(tile 199 36 NULL_X36Y9 NULL 0
	)
	(tile 199 37 NULL_X37Y9 NULL 0
	)
	(tile 199 38 NULL_X38Y9 NULL 0
	)
	(tile 199 39 NULL_X39Y9 NULL 0
	)
	(tile 199 40 NULL_X40Y9 NULL 0
	)
	(tile 199 41 INT_LTERM_X41Y9 INT_LTERM 0
	)
	(tile 199 42 NULL_X42Y9 NULL 0
	)
	(tile 199 43 INT_LTERM_X43Y9 INT_LTERM 0
	)
	(tile 199 44 INT_X19Y7 INT 1
		(primitive_site TIEOFF_X26Y14 TIEOFF internal 3)
	)
	(tile 199 45 CLEXM_X19Y7 CLEXM 2
		(primitive_site SLICE_X30Y5 SLICEM internal 50)
		(primitive_site SLICE_X31Y5 SLICEX internal 43)
	)
	(tile 199 46 IOI_INT_X20Y7 IOI_INT 1
		(primitive_site TIEOFF_X28Y14 TIEOFF internal 3)
	)
	(tile 199 47 INT_INTERFACE_IOI_X20Y7 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 199 48 NULL_X48Y9 NULL 0
	)
	(tile 199 49 REG_V_MEMB_BOT_X20Y7 REG_V_MEMB_BOT 0
	)
	(tile 199 50 INT_X21Y7 INT 1
		(primitive_site TIEOFF_X31Y14 TIEOFF internal 3)
	)
	(tile 199 51 CLEXM_X21Y7 CLEXM 2
		(primitive_site SLICE_X34Y5 SLICEM internal 50)
		(primitive_site SLICE_X35Y5 SLICEX internal 43)
	)
	(tile 199 52 INT_X22Y7 INT 1
		(primitive_site TIEOFF_X33Y14 TIEOFF internal 3)
	)
	(tile 199 53 CLEXL_X22Y7 CLEXL 2
		(primitive_site SLICE_X36Y5 SLICEL internal 45)
		(primitive_site SLICE_X37Y5 SLICEX internal 43)
	)
	(tile 199 54 NULL_X54Y9 NULL 0
	)
	(tile 199 55 NULL_X55Y9 NULL 0
	)
	(tile 199 56 NULL_X56Y9 NULL 0
	)
	(tile 199 57 INT_RTERM_X57Y9 INT_RTERM 0
	)
	(tile 199 58 NULL_X58Y9 NULL 0
	)
	(tile 199 59 NULL_X59Y9 NULL 0
	)
	(tile 199 60 NULL_X60Y9 NULL 0
	)
	(tile 199 61 NULL_X61Y9 NULL 0
	)
	(tile 199 62 NULL_X62Y9 NULL 0
	)
	(tile 199 63 NULL_X63Y9 NULL 0
	)
	(tile 199 64 NULL_X64Y9 NULL 0
	)
	(tile 199 65 NULL_X65Y9 NULL 0
	)
	(tile 199 66 NULL_X66Y9 NULL 0
	)
	(tile 199 67 NULL_X67Y9 NULL 0
	)
	(tile 199 68 NULL_X68Y9 NULL 0
	)
	(tile 199 69 NULL_X69Y9 NULL 0
	)
	(tile 199 70 NULL_X70Y9 NULL 0
	)
	(tile 199 71 NULL_X71Y9 NULL 0
	)
	(tile 199 72 NULL_X72Y9 NULL 0
	)
	(tile 199 73 NULL_X73Y9 NULL 0
	)
	(tile 199 74 NULL_X74Y9 NULL 0
	)
	(tile 199 75 NULL_X75Y9 NULL 0
	)
	(tile 199 76 INT_LTERM_X76Y9 INT_LTERM 0
	)
	(tile 199 77 NULL_X77Y9 NULL 0
	)
	(tile 199 78 INT_X34Y7 INT 1
		(primitive_site TIEOFF_X46Y14 TIEOFF internal 3)
	)
	(tile 199 79 CLEXM_X34Y7 CLEXM 2
		(primitive_site SLICE_X56Y5 SLICEM internal 50)
		(primitive_site SLICE_X57Y5 SLICEX internal 43)
	)
	(tile 199 80 INT_X35Y7 INT 1
		(primitive_site TIEOFF_X48Y14 TIEOFF internal 3)
	)
	(tile 199 81 CLEXL_X35Y7 CLEXL 2
		(primitive_site SLICE_X58Y5 SLICEL internal 45)
		(primitive_site SLICE_X59Y5 SLICEX internal 43)
	)
	(tile 199 82 INT_X36Y7 INT 1
		(primitive_site TIEOFF_X50Y14 TIEOFF internal 3)
	)
	(tile 199 83 INT_INTERFACE_X36Y7 INT_INTERFACE 0
	)
	(tile 199 84 NULL_X84Y9 NULL 0
	)
	(tile 199 85 INT_X37Y7 INT 1
		(primitive_site TIEOFF_X51Y14 TIEOFF internal 3)
	)
	(tile 199 86 CLEXM_X37Y7 CLEXM 2
		(primitive_site SLICE_X60Y5 SLICEM internal 50)
		(primitive_site SLICE_X61Y5 SLICEX internal 43)
	)
	(tile 199 87 INT_X38Y7 INT 1
		(primitive_site TIEOFF_X53Y14 TIEOFF internal 3)
	)
	(tile 199 88 CLEXL_X38Y7 CLEXL 2
		(primitive_site SLICE_X62Y5 SLICEL internal 45)
		(primitive_site SLICE_X63Y5 SLICEX internal 43)
	)
	(tile 199 89 INT_BRAM_X39Y7 INT_BRAM 1
		(primitive_site TIEOFF_X55Y14 TIEOFF internal 3)
	)
	(tile 199 90 INT_INTERFACE_X39Y7 INT_INTERFACE 0
	)
	(tile 199 91 NULL_X91Y9 NULL 0
	)
	(tile 199 92 INT_X40Y7 INT 1
		(primitive_site TIEOFF_X56Y14 TIEOFF internal 3)
	)
	(tile 199 93 CLEXM_X40Y7 CLEXM 2
		(primitive_site SLICE_X64Y5 SLICEM internal 50)
		(primitive_site SLICE_X65Y5 SLICEX internal 43)
	)
	(tile 199 94 INT_X41Y7 INT 1
		(primitive_site TIEOFF_X58Y14 TIEOFF internal 3)
	)
	(tile 199 95 CLEXL_X41Y7 CLEXL 2
		(primitive_site SLICE_X66Y5 SLICEL internal 45)
		(primitive_site SLICE_X67Y5 SLICEX internal 43)
	)
	(tile 199 96 INT_X42Y7 INT 1
		(primitive_site TIEOFF_X60Y14 TIEOFF internal 3)
	)
	(tile 199 97 INT_INTERFACE_X42Y7 INT_INTERFACE 0
	)
	(tile 199 98 MCB_CAP_INT_X42Y7 MCB_CAP_INT 0
	)
	(tile 199 99 IOI_RTERM_X99Y9 IOI_RTERM 0
	)
	(tile 199 100 EMP_RIOB_X42Y7 EMP_RIOB 0
	)
	(tile 200 0 EMP_LIOB_X0Y8 EMP_LIOB 0
	)
	(tile 200 1 IOI_LTERM_X1Y8 IOI_LTERM 0
	)
	(tile 200 2 INT_X0Y6 INT 1
		(primitive_site TIEOFF_X0Y12 TIEOFF internal 3)
	)
	(tile 200 3 INT_INTERFACE_X0Y6 INT_INTERFACE 0
	)
	(tile 200 4 MCB_CAP_INT_X0Y6 MCB_CAP_INT 0
	)
	(tile 200 5 INT_X1Y6 INT 1
		(primitive_site TIEOFF_X2Y12 TIEOFF internal 3)
	)
	(tile 200 6 CLEXL_X1Y6 CLEXL 2
		(primitive_site SLICE_X0Y4 SLICEL internal 45)
		(primitive_site SLICE_X1Y4 SLICEX internal 43)
	)
	(tile 200 7 INT_X2Y6 INT 1
		(primitive_site TIEOFF_X4Y12 TIEOFF internal 3)
	)
	(tile 200 8 CLEXM_X2Y6 CLEXM 2
		(primitive_site SLICE_X2Y4 SLICEM internal 50)
		(primitive_site SLICE_X3Y4 SLICEX internal 43)
	)
	(tile 200 9 INT_BRAM_X3Y6 INT_BRAM 1
		(primitive_site TIEOFF_X6Y12 TIEOFF internal 3)
	)
	(tile 200 10 INT_INTERFACE_X3Y6 INT_INTERFACE 0
	)
	(tile 200 11 NULL_X11Y8 NULL 0
	)
	(tile 200 12 INT_X4Y6 INT 1
		(primitive_site TIEOFF_X7Y12 TIEOFF internal 3)
	)
	(tile 200 13 CLEXL_X4Y6 CLEXL 2
		(primitive_site SLICE_X4Y4 SLICEL internal 45)
		(primitive_site SLICE_X5Y4 SLICEX internal 43)
	)
	(tile 200 14 INT_X5Y6 INT 1
		(primitive_site TIEOFF_X9Y12 TIEOFF internal 3)
	)
	(tile 200 15 CLEXM_X5Y6 CLEXM 2
		(primitive_site SLICE_X6Y4 SLICEM internal 50)
		(primitive_site SLICE_X7Y4 SLICEX internal 43)
	)
	(tile 200 16 INT_X6Y6 INT 1
		(primitive_site TIEOFF_X11Y12 TIEOFF internal 3)
	)
	(tile 200 17 CLEXL_X6Y6 CLEXL 2
		(primitive_site SLICE_X8Y4 SLICEL internal 45)
		(primitive_site SLICE_X9Y4 SLICEX internal 43)
	)
	(tile 200 18 INT_X7Y6 INT 1
		(primitive_site TIEOFF_X13Y12 TIEOFF internal 3)
	)
	(tile 200 19 CLEXM_X7Y6 CLEXM 2
		(primitive_site SLICE_X10Y4 SLICEM internal 50)
		(primitive_site SLICE_X11Y4 SLICEX internal 43)
	)
	(tile 200 20 NULL_X20Y8 NULL 0
	)
	(tile 200 21 NULL_X21Y8 NULL 0
	)
	(tile 200 22 NULL_X22Y8 NULL 0
	)
	(tile 200 23 NULL_X23Y8 NULL 0
	)
	(tile 200 24 INT_RTERM_X24Y8 INT_RTERM 0
	)
	(tile 200 25 NULL_X25Y8 NULL 0
	)
	(tile 200 26 NULL_X26Y8 NULL 0
	)
	(tile 200 27 NULL_X27Y8 NULL 0
	)
	(tile 200 28 NULL_X28Y8 NULL 0
	)
	(tile 200 29 NULL_X29Y8 NULL 0
	)
	(tile 200 30 NULL_X30Y8 NULL 0
	)
	(tile 200 31 NULL_X31Y8 NULL 0
	)
	(tile 200 32 NULL_X32Y8 NULL 0
	)
	(tile 200 33 NULL_X33Y8 NULL 0
	)
	(tile 200 34 NULL_X34Y8 NULL 0
	)
	(tile 200 35 NULL_X35Y8 NULL 0
	)
	(tile 200 36 NULL_X36Y8 NULL 0
	)
	(tile 200 37 NULL_X37Y8 NULL 0
	)
	(tile 200 38 NULL_X38Y8 NULL 0
	)
	(tile 200 39 NULL_X39Y8 NULL 0
	)
	(tile 200 40 NULL_X40Y8 NULL 0
	)
	(tile 200 41 INT_LTERM_X41Y8 INT_LTERM 0
	)
	(tile 200 42 NULL_X42Y8 NULL 0
	)
	(tile 200 43 INT_LTERM_X43Y8 INT_LTERM 0
	)
	(tile 200 44 INT_X19Y6 INT 1
		(primitive_site TIEOFF_X26Y12 TIEOFF internal 3)
	)
	(tile 200 45 CLEXM_X19Y6 CLEXM 2
		(primitive_site SLICE_X30Y4 SLICEM internal 50)
		(primitive_site SLICE_X31Y4 SLICEX internal 43)
	)
	(tile 200 46 INT_X20Y6 INT 1
		(primitive_site TIEOFF_X28Y12 TIEOFF internal 3)
	)
	(tile 200 47 CLEXL_X20Y6 CLEXL 2
		(primitive_site SLICE_X32Y4 SLICEL internal 45)
		(primitive_site SLICE_X33Y4 SLICEX internal 43)
	)
	(tile 200 48 NULL_X48Y8 NULL 0
	)
	(tile 200 49 REG_V_X20Y6 REG_V 0
	)
	(tile 200 50 INT_X21Y6 INT 1
		(primitive_site TIEOFF_X31Y12 TIEOFF internal 3)
	)
	(tile 200 51 CLEXM_X21Y6 CLEXM 2
		(primitive_site SLICE_X34Y4 SLICEM internal 50)
		(primitive_site SLICE_X35Y4 SLICEX internal 43)
	)
	(tile 200 52 INT_X22Y6 INT 1
		(primitive_site TIEOFF_X33Y12 TIEOFF internal 3)
	)
	(tile 200 53 CLEXL_X22Y6 CLEXL 2
		(primitive_site SLICE_X36Y4 SLICEL internal 45)
		(primitive_site SLICE_X37Y4 SLICEX internal 43)
	)
	(tile 200 54 NULL_X54Y8 NULL 0
	)
	(tile 200 55 NULL_X55Y8 NULL 0
	)
	(tile 200 56 NULL_X56Y8 NULL 0
	)
	(tile 200 57 INT_RTERM_X57Y8 INT_RTERM 0
	)
	(tile 200 58 NULL_X58Y8 NULL 0
	)
	(tile 200 59 NULL_X59Y8 NULL 0
	)
	(tile 200 60 NULL_X60Y8 NULL 0
	)
	(tile 200 61 NULL_X61Y8 NULL 0
	)
	(tile 200 62 NULL_X62Y8 NULL 0
	)
	(tile 200 63 NULL_X63Y8 NULL 0
	)
	(tile 200 64 NULL_X64Y8 NULL 0
	)
	(tile 200 65 NULL_X65Y8 NULL 0
	)
	(tile 200 66 NULL_X66Y8 NULL 0
	)
	(tile 200 67 NULL_X67Y8 NULL 0
	)
	(tile 200 68 NULL_X68Y8 NULL 0
	)
	(tile 200 69 NULL_X69Y8 NULL 0
	)
	(tile 200 70 NULL_X70Y8 NULL 0
	)
	(tile 200 71 NULL_X71Y8 NULL 0
	)
	(tile 200 72 NULL_X72Y8 NULL 0
	)
	(tile 200 73 NULL_X73Y8 NULL 0
	)
	(tile 200 74 NULL_X74Y8 NULL 0
	)
	(tile 200 75 NULL_X75Y8 NULL 0
	)
	(tile 200 76 INT_LTERM_X76Y8 INT_LTERM 0
	)
	(tile 200 77 NULL_X77Y8 NULL 0
	)
	(tile 200 78 INT_X34Y6 INT 1
		(primitive_site TIEOFF_X46Y12 TIEOFF internal 3)
	)
	(tile 200 79 CLEXM_X34Y6 CLEXM 2
		(primitive_site SLICE_X56Y4 SLICEM internal 50)
		(primitive_site SLICE_X57Y4 SLICEX internal 43)
	)
	(tile 200 80 INT_X35Y6 INT 1
		(primitive_site TIEOFF_X48Y12 TIEOFF internal 3)
	)
	(tile 200 81 CLEXL_X35Y6 CLEXL 2
		(primitive_site SLICE_X58Y4 SLICEL internal 45)
		(primitive_site SLICE_X59Y4 SLICEX internal 43)
	)
	(tile 200 82 INT_X36Y6 INT 1
		(primitive_site TIEOFF_X50Y12 TIEOFF internal 3)
	)
	(tile 200 83 INT_INTERFACE_X36Y6 INT_INTERFACE 0
	)
	(tile 200 84 NULL_X84Y8 NULL 0
	)
	(tile 200 85 INT_X37Y6 INT 1
		(primitive_site TIEOFF_X51Y12 TIEOFF internal 3)
	)
	(tile 200 86 CLEXM_X37Y6 CLEXM 2
		(primitive_site SLICE_X60Y4 SLICEM internal 50)
		(primitive_site SLICE_X61Y4 SLICEX internal 43)
	)
	(tile 200 87 INT_X38Y6 INT 1
		(primitive_site TIEOFF_X53Y12 TIEOFF internal 3)
	)
	(tile 200 88 CLEXL_X38Y6 CLEXL 2
		(primitive_site SLICE_X62Y4 SLICEL internal 45)
		(primitive_site SLICE_X63Y4 SLICEX internal 43)
	)
	(tile 200 89 INT_BRAM_X39Y6 INT_BRAM 1
		(primitive_site TIEOFF_X55Y12 TIEOFF internal 3)
	)
	(tile 200 90 INT_INTERFACE_X39Y6 INT_INTERFACE 0
	)
	(tile 200 91 NULL_X91Y8 NULL 0
	)
	(tile 200 92 INT_X40Y6 INT 1
		(primitive_site TIEOFF_X56Y12 TIEOFF internal 3)
	)
	(tile 200 93 CLEXM_X40Y6 CLEXM 2
		(primitive_site SLICE_X64Y4 SLICEM internal 50)
		(primitive_site SLICE_X65Y4 SLICEX internal 43)
	)
	(tile 200 94 INT_X41Y6 INT 1
		(primitive_site TIEOFF_X58Y12 TIEOFF internal 3)
	)
	(tile 200 95 CLEXL_X41Y6 CLEXL 2
		(primitive_site SLICE_X66Y4 SLICEL internal 45)
		(primitive_site SLICE_X67Y4 SLICEX internal 43)
	)
	(tile 200 96 INT_X42Y6 INT 1
		(primitive_site TIEOFF_X60Y12 TIEOFF internal 3)
	)
	(tile 200 97 INT_INTERFACE_X42Y6 INT_INTERFACE 0
	)
	(tile 200 98 MCB_CAP_INT_X42Y6 MCB_CAP_INT 0
	)
	(tile 200 99 IOI_RTERM_X99Y8 IOI_RTERM 0
	)
	(tile 200 100 EMP_RIOB_X42Y6 EMP_RIOB 0
	)
	(tile 201 0 LIOB_X0Y5 LIOB 2
		(primitive_site Y2 IOBM bonded 8)
		(primitive_site Y1 IOBS bonded 8)
	)
	(tile 201 1 IOI_LTERM_X1Y7 IOI_LTERM 0
	)
	(tile 201 2 LIOI_INT_X0Y5 LIOI_INT 1
		(primitive_site TIEOFF_X0Y10 TIEOFF internal 3)
	)
	(tile 201 3 LIOI_X0Y5 LIOI 7
		(primitive_site OLOGIC_X0Y6 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y6 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y6 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y7 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y7 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y7 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y10 TIEOFF internal 3)
	)
	(tile 201 4 MCB_CAP_INT_X0Y5 MCB_CAP_INT 0
	)
	(tile 201 5 INT_X1Y5 INT 1
		(primitive_site TIEOFF_X2Y10 TIEOFF internal 3)
	)
	(tile 201 6 CLEXL_X1Y5 CLEXL 2
		(primitive_site SLICE_X0Y3 SLICEL internal 45)
		(primitive_site SLICE_X1Y3 SLICEX internal 43)
	)
	(tile 201 7 INT_X2Y5 INT 1
		(primitive_site TIEOFF_X4Y10 TIEOFF internal 3)
	)
	(tile 201 8 CLEXM_X2Y5 CLEXM 2
		(primitive_site SLICE_X2Y3 SLICEM internal 50)
		(primitive_site SLICE_X3Y3 SLICEX internal 43)
	)
	(tile 201 9 INT_BRAM_X3Y5 INT_BRAM 1
		(primitive_site TIEOFF_X6Y10 TIEOFF internal 3)
	)
	(tile 201 10 INT_INTERFACE_X3Y5 INT_INTERFACE 0
	)
	(tile 201 11 NULL_X11Y7 NULL 0
	)
	(tile 201 12 INT_X4Y5 INT 1
		(primitive_site TIEOFF_X7Y10 TIEOFF internal 3)
	)
	(tile 201 13 CLEXL_X4Y5 CLEXL 2
		(primitive_site SLICE_X4Y3 SLICEL internal 45)
		(primitive_site SLICE_X5Y3 SLICEX internal 43)
	)
	(tile 201 14 INT_X5Y5 INT 1
		(primitive_site TIEOFF_X9Y10 TIEOFF internal 3)
	)
	(tile 201 15 CLEXM_X5Y5 CLEXM 2
		(primitive_site SLICE_X6Y3 SLICEM internal 50)
		(primitive_site SLICE_X7Y3 SLICEX internal 43)
	)
	(tile 201 16 INT_X6Y5 INT 1
		(primitive_site TIEOFF_X11Y10 TIEOFF internal 3)
	)
	(tile 201 17 CLEXL_X6Y5 CLEXL 2
		(primitive_site SLICE_X8Y3 SLICEL internal 45)
		(primitive_site SLICE_X9Y3 SLICEX internal 43)
	)
	(tile 201 18 INT_X7Y5 INT 1
		(primitive_site TIEOFF_X13Y10 TIEOFF internal 3)
	)
	(tile 201 19 CLEXM_X7Y5 CLEXM 2
		(primitive_site SLICE_X10Y3 SLICEM internal 50)
		(primitive_site SLICE_X11Y3 SLICEX internal 43)
	)
	(tile 201 20 NULL_X20Y7 NULL 0
	)
	(tile 201 21 NULL_X21Y7 NULL 0
	)
	(tile 201 22 NULL_X22Y7 NULL 0
	)
	(tile 201 23 NULL_X23Y7 NULL 0
	)
	(tile 201 24 INT_RTERM_X24Y7 INT_RTERM 0
	)
	(tile 201 25 NULL_X25Y7 NULL 0
	)
	(tile 201 26 NULL_X26Y7 NULL 0
	)
	(tile 201 27 NULL_X27Y7 NULL 0
	)
	(tile 201 28 NULL_X28Y7 NULL 0
	)
	(tile 201 29 NULL_X29Y7 NULL 0
	)
	(tile 201 30 NULL_X30Y7 NULL 0
	)
	(tile 201 31 NULL_X31Y7 NULL 0
	)
	(tile 201 32 NULL_X32Y7 NULL 0
	)
	(tile 201 33 NULL_X33Y7 NULL 0
	)
	(tile 201 34 NULL_X34Y7 NULL 0
	)
	(tile 201 35 NULL_X35Y7 NULL 0
	)
	(tile 201 36 NULL_X36Y7 NULL 0
	)
	(tile 201 37 NULL_X37Y7 NULL 0
	)
	(tile 201 38 NULL_X38Y7 NULL 0
	)
	(tile 201 39 NULL_X39Y7 NULL 0
	)
	(tile 201 40 NULL_X40Y7 NULL 0
	)
	(tile 201 41 INT_LTERM_X41Y7 INT_LTERM 0
	)
	(tile 201 42 NULL_X42Y7 NULL 0
	)
	(tile 201 43 INT_LTERM_X43Y7 INT_LTERM 0
	)
	(tile 201 44 INT_X19Y5 INT 1
		(primitive_site TIEOFF_X26Y10 TIEOFF internal 3)
	)
	(tile 201 45 CLEXM_X19Y5 CLEXM 2
		(primitive_site SLICE_X30Y3 SLICEM internal 50)
		(primitive_site SLICE_X31Y3 SLICEX internal 43)
	)
	(tile 201 46 INT_X20Y5 INT 1
		(primitive_site TIEOFF_X28Y10 TIEOFF internal 3)
	)
	(tile 201 47 CLEXL_X20Y5 CLEXL 2
		(primitive_site SLICE_X32Y3 SLICEL internal 45)
		(primitive_site SLICE_X33Y3 SLICEX internal 43)
	)
	(tile 201 48 NULL_X48Y7 NULL 0
	)
	(tile 201 49 REG_V_X20Y5 REG_V 0
	)
	(tile 201 50 INT_X21Y5 INT 1
		(primitive_site TIEOFF_X31Y10 TIEOFF internal 3)
	)
	(tile 201 51 CLEXM_X21Y5 CLEXM 2
		(primitive_site SLICE_X34Y3 SLICEM internal 50)
		(primitive_site SLICE_X35Y3 SLICEX internal 43)
	)
	(tile 201 52 INT_X22Y5 INT 1
		(primitive_site TIEOFF_X33Y10 TIEOFF internal 3)
	)
	(tile 201 53 CLEXL_X22Y5 CLEXL 2
		(primitive_site SLICE_X36Y3 SLICEL internal 45)
		(primitive_site SLICE_X37Y3 SLICEX internal 43)
	)
	(tile 201 54 NULL_X54Y7 NULL 0
	)
	(tile 201 55 NULL_X55Y7 NULL 0
	)
	(tile 201 56 NULL_X56Y7 NULL 0
	)
	(tile 201 57 INT_RTERM_X57Y7 INT_RTERM 0
	)
	(tile 201 58 NULL_X58Y7 NULL 0
	)
	(tile 201 59 NULL_X59Y7 NULL 0
	)
	(tile 201 60 NULL_X60Y7 NULL 0
	)
	(tile 201 61 NULL_X61Y7 NULL 0
	)
	(tile 201 62 NULL_X62Y7 NULL 0
	)
	(tile 201 63 NULL_X63Y7 NULL 0
	)
	(tile 201 64 NULL_X64Y7 NULL 0
	)
	(tile 201 65 NULL_X65Y7 NULL 0
	)
	(tile 201 66 NULL_X66Y7 NULL 0
	)
	(tile 201 67 NULL_X67Y7 NULL 0
	)
	(tile 201 68 NULL_X68Y7 NULL 0
	)
	(tile 201 69 NULL_X69Y7 NULL 0
	)
	(tile 201 70 NULL_X70Y7 NULL 0
	)
	(tile 201 71 NULL_X71Y7 NULL 0
	)
	(tile 201 72 NULL_X72Y7 NULL 0
	)
	(tile 201 73 NULL_X73Y7 NULL 0
	)
	(tile 201 74 NULL_X74Y7 NULL 0
	)
	(tile 201 75 NULL_X75Y7 NULL 0
	)
	(tile 201 76 INT_LTERM_X76Y7 INT_LTERM 0
	)
	(tile 201 77 NULL_X77Y7 NULL 0
	)
	(tile 201 78 INT_X34Y5 INT 1
		(primitive_site TIEOFF_X46Y10 TIEOFF internal 3)
	)
	(tile 201 79 CLEXM_X34Y5 CLEXM 2
		(primitive_site SLICE_X56Y3 SLICEM internal 50)
		(primitive_site SLICE_X57Y3 SLICEX internal 43)
	)
	(tile 201 80 INT_X35Y5 INT 1
		(primitive_site TIEOFF_X48Y10 TIEOFF internal 3)
	)
	(tile 201 81 CLEXL_X35Y5 CLEXL 2
		(primitive_site SLICE_X58Y3 SLICEL internal 45)
		(primitive_site SLICE_X59Y3 SLICEX internal 43)
	)
	(tile 201 82 INT_X36Y5 INT 1
		(primitive_site TIEOFF_X50Y10 TIEOFF internal 3)
	)
	(tile 201 83 INT_INTERFACE_X36Y5 INT_INTERFACE 0
	)
	(tile 201 84 NULL_X84Y7 NULL 0
	)
	(tile 201 85 INT_X37Y5 INT 1
		(primitive_site TIEOFF_X51Y10 TIEOFF internal 3)
	)
	(tile 201 86 CLEXM_X37Y5 CLEXM 2
		(primitive_site SLICE_X60Y3 SLICEM internal 50)
		(primitive_site SLICE_X61Y3 SLICEX internal 43)
	)
	(tile 201 87 INT_X38Y5 INT 1
		(primitive_site TIEOFF_X53Y10 TIEOFF internal 3)
	)
	(tile 201 88 CLEXL_X38Y5 CLEXL 2
		(primitive_site SLICE_X62Y3 SLICEL internal 45)
		(primitive_site SLICE_X63Y3 SLICEX internal 43)
	)
	(tile 201 89 INT_BRAM_X39Y5 INT_BRAM 1
		(primitive_site TIEOFF_X55Y10 TIEOFF internal 3)
	)
	(tile 201 90 INT_INTERFACE_X39Y5 INT_INTERFACE 0
	)
	(tile 201 91 NULL_X91Y7 NULL 0
	)
	(tile 201 92 INT_X40Y5 INT 1
		(primitive_site TIEOFF_X56Y10 TIEOFF internal 3)
	)
	(tile 201 93 CLEXM_X40Y5 CLEXM 2
		(primitive_site SLICE_X64Y3 SLICEM internal 50)
		(primitive_site SLICE_X65Y3 SLICEX internal 43)
	)
	(tile 201 94 INT_X41Y5 INT 1
		(primitive_site TIEOFF_X58Y10 TIEOFF internal 3)
	)
	(tile 201 95 CLEXL_X41Y5 CLEXL 2
		(primitive_site SLICE_X66Y3 SLICEL internal 45)
		(primitive_site SLICE_X67Y3 SLICEX internal 43)
	)
	(tile 201 96 INT_X42Y5 INT 1
		(primitive_site TIEOFF_X60Y10 TIEOFF internal 3)
	)
	(tile 201 97 INT_INTERFACE_X42Y5 INT_INTERFACE 0
	)
	(tile 201 98 MCB_CAP_INT_X42Y5 MCB_CAP_INT 0
	)
	(tile 201 99 IOI_RTERM_X99Y7 IOI_RTERM 0
	)
	(tile 201 100 EMP_RIOB_X42Y5 EMP_RIOB 0
	)
	(tile 202 0 EMP_LIOB_X0Y6 EMP_LIOB 0
	)
	(tile 202 1 IOI_LTERM_X1Y6 IOI_LTERM 0
	)
	(tile 202 2 INT_X0Y4 INT 1
		(primitive_site TIEOFF_X0Y8 TIEOFF internal 3)
	)
	(tile 202 3 INT_INTERFACE_X0Y4 INT_INTERFACE 0
	)
	(tile 202 4 MCB_CAP_INT_X0Y4 MCB_CAP_INT 0
	)
	(tile 202 5 INT_X1Y4 INT 1
		(primitive_site TIEOFF_X2Y8 TIEOFF internal 3)
	)
	(tile 202 6 CLEXL_X1Y4 CLEXL 2
		(primitive_site SLICE_X0Y2 SLICEL internal 45)
		(primitive_site SLICE_X1Y2 SLICEX internal 43)
	)
	(tile 202 7 INT_X2Y4 INT 1
		(primitive_site TIEOFF_X4Y8 TIEOFF internal 3)
	)
	(tile 202 8 CLEXM_X2Y4 CLEXM 2
		(primitive_site SLICE_X2Y2 SLICEM internal 50)
		(primitive_site SLICE_X3Y2 SLICEX internal 43)
	)
	(tile 202 9 INT_BRAM_X3Y4 INT_BRAM 1
		(primitive_site TIEOFF_X6Y8 TIEOFF internal 3)
	)
	(tile 202 10 INT_INTERFACE_X3Y4 INT_INTERFACE 0
	)
	(tile 202 11 BRAMSITE2_X3Y4 BRAMSITE2 3
		(primitive_site RAMB16_X0Y2 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y2 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y3 RAMB8BWER internal 110)
	)
	(tile 202 12 INT_X4Y4 INT 1
		(primitive_site TIEOFF_X7Y8 TIEOFF internal 3)
	)
	(tile 202 13 CLEXL_X4Y4 CLEXL 2
		(primitive_site SLICE_X4Y2 SLICEL internal 45)
		(primitive_site SLICE_X5Y2 SLICEX internal 43)
	)
	(tile 202 14 INT_X5Y4 INT 1
		(primitive_site TIEOFF_X9Y8 TIEOFF internal 3)
	)
	(tile 202 15 CLEXM_X5Y4 CLEXM 2
		(primitive_site SLICE_X6Y2 SLICEM internal 50)
		(primitive_site SLICE_X7Y2 SLICEX internal 43)
	)
	(tile 202 16 INT_X6Y4 INT 1
		(primitive_site TIEOFF_X11Y8 TIEOFF internal 3)
	)
	(tile 202 17 CLEXL_X6Y4 CLEXL 2
		(primitive_site SLICE_X8Y2 SLICEL internal 45)
		(primitive_site SLICE_X9Y2 SLICEX internal 43)
	)
	(tile 202 18 INT_X7Y4 INT 1
		(primitive_site TIEOFF_X13Y8 TIEOFF internal 3)
	)
	(tile 202 19 CLEXM_X7Y4 CLEXM 2
		(primitive_site SLICE_X10Y2 SLICEM internal 50)
		(primitive_site SLICE_X11Y2 SLICEX internal 43)
	)
	(tile 202 20 NULL_X20Y6 NULL 0
	)
	(tile 202 21 NULL_X21Y6 NULL 0
	)
	(tile 202 22 NULL_X22Y6 NULL 0
	)
	(tile 202 23 NULL_X23Y6 NULL 0
	)
	(tile 202 24 INT_RTERM_X24Y6 INT_RTERM 0
	)
	(tile 202 25 NULL_X25Y6 NULL 0
	)
	(tile 202 26 NULL_X26Y6 NULL 0
	)
	(tile 202 27 NULL_X27Y6 NULL 0
	)
	(tile 202 28 NULL_X28Y6 NULL 0
	)
	(tile 202 29 NULL_X29Y6 NULL 0
	)
	(tile 202 30 NULL_X30Y6 NULL 0
	)
	(tile 202 31 NULL_X31Y6 NULL 0
	)
	(tile 202 32 NULL_X32Y6 NULL 0
	)
	(tile 202 33 NULL_X33Y6 NULL 0
	)
	(tile 202 34 NULL_X34Y6 NULL 0
	)
	(tile 202 35 NULL_X35Y6 NULL 0
	)
	(tile 202 36 NULL_X36Y6 NULL 0
	)
	(tile 202 37 NULL_X37Y6 NULL 0
	)
	(tile 202 38 NULL_X38Y6 NULL 0
	)
	(tile 202 39 NULL_X39Y6 NULL 0
	)
	(tile 202 40 NULL_X40Y6 NULL 0
	)
	(tile 202 41 INT_LTERM_X41Y6 INT_LTERM 0
	)
	(tile 202 42 NULL_X42Y6 NULL 0
	)
	(tile 202 43 INT_LTERM_X43Y6 INT_LTERM 0
	)
	(tile 202 44 INT_X19Y4 INT 1
		(primitive_site TIEOFF_X26Y8 TIEOFF internal 3)
	)
	(tile 202 45 CLEXM_X19Y4 CLEXM 2
		(primitive_site SLICE_X30Y2 SLICEM internal 50)
		(primitive_site SLICE_X31Y2 SLICEX internal 43)
	)
	(tile 202 46 INT_X20Y4 INT 1
		(primitive_site TIEOFF_X28Y8 TIEOFF internal 3)
	)
	(tile 202 47 CLEXL_X20Y4 CLEXL 2
		(primitive_site SLICE_X32Y2 SLICEL internal 45)
		(primitive_site SLICE_X33Y2 SLICEX internal 43)
	)
	(tile 202 48 NULL_X48Y6 NULL 0
	)
	(tile 202 49 REG_V_X20Y4 REG_V 0
	)
	(tile 202 50 INT_X21Y4 INT 1
		(primitive_site TIEOFF_X31Y8 TIEOFF internal 3)
	)
	(tile 202 51 CLEXM_X21Y4 CLEXM 2
		(primitive_site SLICE_X34Y2 SLICEM internal 50)
		(primitive_site SLICE_X35Y2 SLICEX internal 43)
	)
	(tile 202 52 INT_X22Y4 INT 1
		(primitive_site TIEOFF_X33Y8 TIEOFF internal 3)
	)
	(tile 202 53 CLEXL_X22Y4 CLEXL 2
		(primitive_site SLICE_X36Y2 SLICEL internal 45)
		(primitive_site SLICE_X37Y2 SLICEX internal 43)
	)
	(tile 202 54 NULL_X54Y6 NULL 0
	)
	(tile 202 55 NULL_X55Y6 NULL 0
	)
	(tile 202 56 NULL_X56Y6 NULL 0
	)
	(tile 202 57 INT_RTERM_X57Y6 INT_RTERM 0
	)
	(tile 202 58 NULL_X58Y6 NULL 0
	)
	(tile 202 59 NULL_X59Y6 NULL 0
	)
	(tile 202 60 NULL_X60Y6 NULL 0
	)
	(tile 202 61 NULL_X61Y6 NULL 0
	)
	(tile 202 62 NULL_X62Y6 NULL 0
	)
	(tile 202 63 NULL_X63Y6 NULL 0
	)
	(tile 202 64 NULL_X64Y6 NULL 0
	)
	(tile 202 65 NULL_X65Y6 NULL 0
	)
	(tile 202 66 NULL_X66Y6 NULL 0
	)
	(tile 202 67 NULL_X67Y6 NULL 0
	)
	(tile 202 68 NULL_X68Y6 NULL 0
	)
	(tile 202 69 NULL_X69Y6 NULL 0
	)
	(tile 202 70 NULL_X70Y6 NULL 0
	)
	(tile 202 71 NULL_X71Y6 NULL 0
	)
	(tile 202 72 NULL_X72Y6 NULL 0
	)
	(tile 202 73 NULL_X73Y6 NULL 0
	)
	(tile 202 74 NULL_X74Y6 NULL 0
	)
	(tile 202 75 NULL_X75Y6 NULL 0
	)
	(tile 202 76 INT_LTERM_X76Y6 INT_LTERM 0
	)
	(tile 202 77 NULL_X77Y6 NULL 0
	)
	(tile 202 78 INT_X34Y4 INT 1
		(primitive_site TIEOFF_X46Y8 TIEOFF internal 3)
	)
	(tile 202 79 CLEXM_X34Y4 CLEXM 2
		(primitive_site SLICE_X56Y2 SLICEM internal 50)
		(primitive_site SLICE_X57Y2 SLICEX internal 43)
	)
	(tile 202 80 INT_X35Y4 INT 1
		(primitive_site TIEOFF_X48Y8 TIEOFF internal 3)
	)
	(tile 202 81 CLEXL_X35Y4 CLEXL 2
		(primitive_site SLICE_X58Y2 SLICEL internal 45)
		(primitive_site SLICE_X59Y2 SLICEX internal 43)
	)
	(tile 202 82 INT_X36Y4 INT 1
		(primitive_site TIEOFF_X50Y8 TIEOFF internal 3)
	)
	(tile 202 83 INT_INTERFACE_X36Y4 INT_INTERFACE 0
	)
	(tile 202 84 MACCSITE2_X36Y4 MACCSITE2 1
		(primitive_site DSP48_X2Y1 DSP48A1 internal 346)
	)
	(tile 202 85 INT_X37Y4 INT 1
		(primitive_site TIEOFF_X51Y8 TIEOFF internal 3)
	)
	(tile 202 86 CLEXM_X37Y4 CLEXM 2
		(primitive_site SLICE_X60Y2 SLICEM internal 50)
		(primitive_site SLICE_X61Y2 SLICEX internal 43)
	)
	(tile 202 87 INT_X38Y4 INT 1
		(primitive_site TIEOFF_X53Y8 TIEOFF internal 3)
	)
	(tile 202 88 CLEXL_X38Y4 CLEXL 2
		(primitive_site SLICE_X62Y2 SLICEL internal 45)
		(primitive_site SLICE_X63Y2 SLICEX internal 43)
	)
	(tile 202 89 INT_BRAM_X39Y4 INT_BRAM 1
		(primitive_site TIEOFF_X55Y8 TIEOFF internal 3)
	)
	(tile 202 90 INT_INTERFACE_X39Y4 INT_INTERFACE 0
	)
	(tile 202 91 BRAMSITE2_X39Y4 BRAMSITE2 3
		(primitive_site RAMB16_X3Y2 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y2 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y3 RAMB8BWER internal 110)
	)
	(tile 202 92 INT_X40Y4 INT 1
		(primitive_site TIEOFF_X56Y8 TIEOFF internal 3)
	)
	(tile 202 93 CLEXM_X40Y4 CLEXM 2
		(primitive_site SLICE_X64Y2 SLICEM internal 50)
		(primitive_site SLICE_X65Y2 SLICEX internal 43)
	)
	(tile 202 94 INT_X41Y4 INT 1
		(primitive_site TIEOFF_X58Y8 TIEOFF internal 3)
	)
	(tile 202 95 CLEXL_X41Y4 CLEXL 2
		(primitive_site SLICE_X66Y2 SLICEL internal 45)
		(primitive_site SLICE_X67Y2 SLICEX internal 43)
	)
	(tile 202 96 INT_X42Y4 INT 1
		(primitive_site TIEOFF_X60Y8 TIEOFF internal 3)
	)
	(tile 202 97 INT_INTERFACE_X42Y4 INT_INTERFACE 0
	)
	(tile 202 98 MCB_CAP_INT_X42Y4 MCB_CAP_INT 0
	)
	(tile 202 99 IOI_RTERM_X99Y6 IOI_RTERM 0
	)
	(tile 202 100 EMP_RIOB_X42Y4 EMP_RIOB 0
	)
	(tile 203 0 EMP_LIOB_X0Y5 EMP_LIOB 0
	)
	(tile 203 1 IOI_LTERM_X1Y5 IOI_LTERM 0
	)
	(tile 203 2 INT_X0Y3 INT 1
		(primitive_site TIEOFF_X0Y6 TIEOFF internal 3)
	)
	(tile 203 3 INT_INTERFACE_X0Y3 INT_INTERFACE 0
	)
	(tile 203 4 MCB_CAP_INT_X0Y3 MCB_CAP_INT 0
	)
	(tile 203 5 INT_X1Y3 INT 1
		(primitive_site TIEOFF_X2Y6 TIEOFF internal 3)
	)
	(tile 203 6 CLEXL_X1Y3 CLEXL 2
		(primitive_site SLICE_X0Y1 SLICEL internal 45)
		(primitive_site SLICE_X1Y1 SLICEX internal 43)
	)
	(tile 203 7 INT_X2Y3 INT 1
		(primitive_site TIEOFF_X4Y6 TIEOFF internal 3)
	)
	(tile 203 8 CLEXM_X2Y3 CLEXM 2
		(primitive_site SLICE_X2Y1 SLICEM internal 50)
		(primitive_site SLICE_X3Y1 SLICEX internal 43)
	)
	(tile 203 9 INT_BRAM_X3Y3 INT_BRAM 1
		(primitive_site TIEOFF_X6Y6 TIEOFF internal 3)
	)
	(tile 203 10 INT_INTERFACE_X3Y3 INT_INTERFACE 0
	)
	(tile 203 11 NULL_X11Y5 NULL 0
	)
	(tile 203 12 INT_X4Y3 INT 1
		(primitive_site TIEOFF_X7Y6 TIEOFF internal 3)
	)
	(tile 203 13 CLEXL_X4Y3 CLEXL 2
		(primitive_site SLICE_X4Y1 SLICEL internal 45)
		(primitive_site SLICE_X5Y1 SLICEX internal 43)
	)
	(tile 203 14 INT_X5Y3 INT 1
		(primitive_site TIEOFF_X9Y6 TIEOFF internal 3)
	)
	(tile 203 15 CLEXM_X5Y3 CLEXM 2
		(primitive_site SLICE_X6Y1 SLICEM internal 50)
		(primitive_site SLICE_X7Y1 SLICEX internal 43)
	)
	(tile 203 16 INT_X6Y3 INT 1
		(primitive_site TIEOFF_X11Y6 TIEOFF internal 3)
	)
	(tile 203 17 CLEXL_X6Y3 CLEXL 2
		(primitive_site SLICE_X8Y1 SLICEL internal 45)
		(primitive_site SLICE_X9Y1 SLICEX internal 43)
	)
	(tile 203 18 INT_X7Y3 INT 1
		(primitive_site TIEOFF_X13Y6 TIEOFF internal 3)
	)
	(tile 203 19 CLEXM_X7Y3 CLEXM 2
		(primitive_site SLICE_X10Y1 SLICEM internal 50)
		(primitive_site SLICE_X11Y1 SLICEX internal 43)
	)
	(tile 203 20 NULL_X20Y5 NULL 0
	)
	(tile 203 21 NULL_X21Y5 NULL 0
	)
	(tile 203 22 NULL_X22Y5 NULL 0
	)
	(tile 203 23 NULL_X23Y5 NULL 0
	)
	(tile 203 24 INT_RTERM_X24Y5 INT_RTERM 0
	)
	(tile 203 25 NULL_X25Y5 NULL 0
	)
	(tile 203 26 NULL_X26Y5 NULL 0
	)
	(tile 203 27 NULL_X27Y5 NULL 0
	)
	(tile 203 28 NULL_X28Y5 NULL 0
	)
	(tile 203 29 NULL_X29Y5 NULL 0
	)
	(tile 203 30 NULL_X30Y5 NULL 0
	)
	(tile 203 31 NULL_X31Y5 NULL 0
	)
	(tile 203 32 NULL_X32Y5 NULL 0
	)
	(tile 203 33 NULL_X33Y5 NULL 0
	)
	(tile 203 34 NULL_X34Y5 NULL 0
	)
	(tile 203 35 NULL_X35Y5 NULL 0
	)
	(tile 203 36 NULL_X36Y5 NULL 0
	)
	(tile 203 37 NULL_X37Y5 NULL 0
	)
	(tile 203 38 NULL_X38Y5 NULL 0
	)
	(tile 203 39 NULL_X39Y5 NULL 0
	)
	(tile 203 40 NULL_X40Y5 NULL 0
	)
	(tile 203 41 INT_LTERM_X41Y5 INT_LTERM 0
	)
	(tile 203 42 NULL_X42Y5 NULL 0
	)
	(tile 203 43 INT_LTERM_X43Y5 INT_LTERM 0
	)
	(tile 203 44 INT_X19Y3 INT 1
		(primitive_site TIEOFF_X26Y6 TIEOFF internal 3)
	)
	(tile 203 45 CLEXM_X19Y3 CLEXM 2
		(primitive_site SLICE_X30Y1 SLICEM internal 50)
		(primitive_site SLICE_X31Y1 SLICEX internal 43)
	)
	(tile 203 46 INT_X20Y3 INT 1
		(primitive_site TIEOFF_X28Y6 TIEOFF internal 3)
	)
	(tile 203 47 CLEXL_X20Y3 CLEXL 2
		(primitive_site SLICE_X32Y1 SLICEL internal 45)
		(primitive_site SLICE_X33Y1 SLICEX internal 43)
	)
	(tile 203 48 NULL_X48Y5 NULL 0
	)
	(tile 203 49 REG_V_X20Y3 REG_V 0
	)
	(tile 203 50 INT_X21Y3 INT 1
		(primitive_site TIEOFF_X31Y6 TIEOFF internal 3)
	)
	(tile 203 51 CLEXM_X21Y3 CLEXM 2
		(primitive_site SLICE_X34Y1 SLICEM internal 50)
		(primitive_site SLICE_X35Y1 SLICEX internal 43)
	)
	(tile 203 52 INT_X22Y3 INT 1
		(primitive_site TIEOFF_X33Y6 TIEOFF internal 3)
	)
	(tile 203 53 CLEXL_X22Y3 CLEXL 2
		(primitive_site SLICE_X36Y1 SLICEL internal 45)
		(primitive_site SLICE_X37Y1 SLICEX internal 43)
	)
	(tile 203 54 NULL_X54Y5 NULL 0
	)
	(tile 203 55 NULL_X55Y5 NULL 0
	)
	(tile 203 56 NULL_X56Y5 NULL 0
	)
	(tile 203 57 INT_RTERM_X57Y5 INT_RTERM 0
	)
	(tile 203 58 NULL_X58Y5 NULL 0
	)
	(tile 203 59 NULL_X59Y5 NULL 0
	)
	(tile 203 60 NULL_X60Y5 NULL 0
	)
	(tile 203 61 NULL_X61Y5 NULL 0
	)
	(tile 203 62 NULL_X62Y5 NULL 0
	)
	(tile 203 63 NULL_X63Y5 NULL 0
	)
	(tile 203 64 NULL_X64Y5 NULL 0
	)
	(tile 203 65 NULL_X65Y5 NULL 0
	)
	(tile 203 66 NULL_X66Y5 NULL 0
	)
	(tile 203 67 NULL_X67Y5 NULL 0
	)
	(tile 203 68 NULL_X68Y5 NULL 0
	)
	(tile 203 69 NULL_X69Y5 NULL 0
	)
	(tile 203 70 NULL_X70Y5 NULL 0
	)
	(tile 203 71 NULL_X71Y5 NULL 0
	)
	(tile 203 72 NULL_X72Y5 NULL 0
	)
	(tile 203 73 NULL_X73Y5 NULL 0
	)
	(tile 203 74 NULL_X74Y5 NULL 0
	)
	(tile 203 75 NULL_X75Y5 NULL 0
	)
	(tile 203 76 INT_LTERM_X76Y5 INT_LTERM 0
	)
	(tile 203 77 NULL_X77Y5 NULL 0
	)
	(tile 203 78 INT_X34Y3 INT 1
		(primitive_site TIEOFF_X46Y6 TIEOFF internal 3)
	)
	(tile 203 79 CLEXM_X34Y3 CLEXM 2
		(primitive_site SLICE_X56Y1 SLICEM internal 50)
		(primitive_site SLICE_X57Y1 SLICEX internal 43)
	)
	(tile 203 80 INT_X35Y3 INT 1
		(primitive_site TIEOFF_X48Y6 TIEOFF internal 3)
	)
	(tile 203 81 CLEXL_X35Y3 CLEXL 2
		(primitive_site SLICE_X58Y1 SLICEL internal 45)
		(primitive_site SLICE_X59Y1 SLICEX internal 43)
	)
	(tile 203 82 INT_X36Y3 INT 1
		(primitive_site TIEOFF_X50Y6 TIEOFF internal 3)
	)
	(tile 203 83 INT_INTERFACE_X36Y3 INT_INTERFACE 0
	)
	(tile 203 84 NULL_X84Y5 NULL 0
	)
	(tile 203 85 INT_X37Y3 INT 1
		(primitive_site TIEOFF_X51Y6 TIEOFF internal 3)
	)
	(tile 203 86 CLEXM_X37Y3 CLEXM 2
		(primitive_site SLICE_X60Y1 SLICEM internal 50)
		(primitive_site SLICE_X61Y1 SLICEX internal 43)
	)
	(tile 203 87 INT_X38Y3 INT 1
		(primitive_site TIEOFF_X53Y6 TIEOFF internal 3)
	)
	(tile 203 88 CLEXL_X38Y3 CLEXL 2
		(primitive_site SLICE_X62Y1 SLICEL internal 45)
		(primitive_site SLICE_X63Y1 SLICEX internal 43)
	)
	(tile 203 89 INT_BRAM_X39Y3 INT_BRAM 1
		(primitive_site TIEOFF_X55Y6 TIEOFF internal 3)
	)
	(tile 203 90 INT_INTERFACE_X39Y3 INT_INTERFACE 0
	)
	(tile 203 91 NULL_X91Y5 NULL 0
	)
	(tile 203 92 INT_X40Y3 INT 1
		(primitive_site TIEOFF_X56Y6 TIEOFF internal 3)
	)
	(tile 203 93 CLEXM_X40Y3 CLEXM 2
		(primitive_site SLICE_X64Y1 SLICEM internal 50)
		(primitive_site SLICE_X65Y1 SLICEX internal 43)
	)
	(tile 203 94 INT_X41Y3 INT 1
		(primitive_site TIEOFF_X58Y6 TIEOFF internal 3)
	)
	(tile 203 95 CLEXL_X41Y3 CLEXL 2
		(primitive_site SLICE_X66Y1 SLICEL internal 45)
		(primitive_site SLICE_X67Y1 SLICEX internal 43)
	)
	(tile 203 96 INT_X42Y3 INT 1
		(primitive_site TIEOFF_X60Y6 TIEOFF internal 3)
	)
	(tile 203 97 INT_INTERFACE_X42Y3 INT_INTERFACE 0
	)
	(tile 203 98 MCB_CAP_INT_X42Y3 MCB_CAP_INT 0
	)
	(tile 203 99 IOI_RTERM_X99Y5 IOI_RTERM 0
	)
	(tile 203 100 EMP_RIOB_X42Y3 EMP_RIOB 0
	)
	(tile 204 0 LIOB_X0Y2 LIOB 2
		(primitive_site AA2 IOBM bonded 8)
		(primitive_site AB2 IOBS bonded 8)
	)
	(tile 204 1 IOI_LTERM_X1Y4 IOI_LTERM 0
	)
	(tile 204 2 LIOI_INT_X0Y2 LIOI_INT 1
		(primitive_site TIEOFF_X0Y4 TIEOFF internal 3)
	)
	(tile 204 3 LIOI_X0Y2 LIOI 7
		(primitive_site OLOGIC_X0Y4 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y4 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y4 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y5 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y5 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y5 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y4 TIEOFF internal 3)
	)
	(tile 204 4 MCB_CAP_INT_X0Y2 MCB_CAP_INT 0
	)
	(tile 204 5 INT_X1Y2 INT 1
		(primitive_site TIEOFF_X2Y4 TIEOFF internal 3)
	)
	(tile 204 6 CLEXL_X1Y2 CLEXL 2
		(primitive_site SLICE_X0Y0 SLICEL internal 45)
		(primitive_site SLICE_X1Y0 SLICEX internal 43)
	)
	(tile 204 7 INT_X2Y2 INT 1
		(primitive_site TIEOFF_X4Y4 TIEOFF internal 3)
	)
	(tile 204 8 CLEXM_X2Y2 CLEXM 2
		(primitive_site SLICE_X2Y0 SLICEM internal 50)
		(primitive_site SLICE_X3Y0 SLICEX internal 43)
	)
	(tile 204 9 INT_BRAM_X3Y2 INT_BRAM 1
		(primitive_site TIEOFF_X6Y4 TIEOFF internal 3)
	)
	(tile 204 10 INT_INTERFACE_X3Y2 INT_INTERFACE 0
	)
	(tile 204 11 NULL_X11Y4 NULL 0
	)
	(tile 204 12 INT_X4Y2 INT 1
		(primitive_site TIEOFF_X7Y4 TIEOFF internal 3)
	)
	(tile 204 13 CLEXL_X4Y2 CLEXL 2
		(primitive_site SLICE_X4Y0 SLICEL internal 45)
		(primitive_site SLICE_X5Y0 SLICEX internal 43)
	)
	(tile 204 14 INT_X5Y2 INT 1
		(primitive_site TIEOFF_X9Y4 TIEOFF internal 3)
	)
	(tile 204 15 CLEXM_X5Y2 CLEXM 2
		(primitive_site SLICE_X6Y0 SLICEM internal 50)
		(primitive_site SLICE_X7Y0 SLICEX internal 43)
	)
	(tile 204 16 INT_X6Y2 INT 1
		(primitive_site TIEOFF_X11Y4 TIEOFF internal 3)
	)
	(tile 204 17 CLEXL_X6Y2 CLEXL 2
		(primitive_site SLICE_X8Y0 SLICEL internal 45)
		(primitive_site SLICE_X9Y0 SLICEX internal 43)
	)
	(tile 204 18 INT_X7Y2 INT 1
		(primitive_site TIEOFF_X13Y4 TIEOFF internal 3)
	)
	(tile 204 19 CLEXM_X7Y2 CLEXM 2
		(primitive_site SLICE_X10Y0 SLICEM internal 50)
		(primitive_site SLICE_X11Y0 SLICEX internal 43)
	)
	(tile 204 20 NULL_X20Y4 NULL 0
	)
	(tile 204 21 NULL_X21Y4 NULL 0
	)
	(tile 204 22 NULL_X22Y4 NULL 0
	)
	(tile 204 23 NULL_X23Y4 NULL 0
	)
	(tile 204 24 INT_RTERM_X24Y4 INT_RTERM 0
	)
	(tile 204 25 NULL_X25Y4 NULL 0
	)
	(tile 204 26 NULL_X26Y4 NULL 0
	)
	(tile 204 27 NULL_X27Y4 NULL 0
	)
	(tile 204 28 NULL_X28Y4 NULL 0
	)
	(tile 204 29 NULL_X29Y4 NULL 0
	)
	(tile 204 30 NULL_X30Y4 NULL 0
	)
	(tile 204 31 NULL_X31Y4 NULL 0
	)
	(tile 204 32 NULL_X32Y4 NULL 0
	)
	(tile 204 33 NULL_X33Y4 NULL 0
	)
	(tile 204 34 NULL_X34Y4 NULL 0
	)
	(tile 204 35 NULL_X35Y4 NULL 0
	)
	(tile 204 36 NULL_X36Y4 NULL 0
	)
	(tile 204 37 NULL_X37Y4 NULL 0
	)
	(tile 204 38 NULL_X38Y4 NULL 0
	)
	(tile 204 39 NULL_X39Y4 NULL 0
	)
	(tile 204 40 NULL_X40Y4 NULL 0
	)
	(tile 204 41 INT_LTERM_X41Y4 INT_LTERM 0
	)
	(tile 204 42 NULL_X42Y4 NULL 0
	)
	(tile 204 43 INT_LTERM_X43Y4 INT_LTERM 0
	)
	(tile 204 44 INT_X19Y2 INT 1
		(primitive_site TIEOFF_X26Y4 TIEOFF internal 3)
	)
	(tile 204 45 CLEXM_X19Y2 CLEXM 2
		(primitive_site SLICE_X30Y0 SLICEM internal 50)
		(primitive_site SLICE_X31Y0 SLICEX internal 43)
	)
	(tile 204 46 INT_X20Y2 INT 1
		(primitive_site TIEOFF_X28Y4 TIEOFF internal 3)
	)
	(tile 204 47 CLEXL_X20Y2 CLEXL 2
		(primitive_site SLICE_X32Y0 SLICEL internal 45)
		(primitive_site SLICE_X33Y0 SLICEX internal 43)
	)
	(tile 204 48 NULL_X48Y4 NULL 0
	)
	(tile 204 49 REG_V_X20Y2 REG_V 0
	)
	(tile 204 50 INT_X21Y2 INT 1
		(primitive_site TIEOFF_X31Y4 TIEOFF internal 3)
	)
	(tile 204 51 CLEXM_X21Y2 CLEXM 2
		(primitive_site SLICE_X34Y0 SLICEM internal 50)
		(primitive_site SLICE_X35Y0 SLICEX internal 43)
	)
	(tile 204 52 INT_X22Y2 INT 1
		(primitive_site TIEOFF_X33Y4 TIEOFF internal 3)
	)
	(tile 204 53 CLEXL_X22Y2 CLEXL 2
		(primitive_site SLICE_X36Y0 SLICEL internal 45)
		(primitive_site SLICE_X37Y0 SLICEX internal 43)
	)
	(tile 204 54 NULL_X54Y4 NULL 0
	)
	(tile 204 55 NULL_X55Y4 NULL 0
	)
	(tile 204 56 NULL_X56Y4 NULL 0
	)
	(tile 204 57 INT_RTERM_X57Y4 INT_RTERM 0
	)
	(tile 204 58 NULL_X58Y4 NULL 0
	)
	(tile 204 59 NULL_X59Y4 NULL 0
	)
	(tile 204 60 NULL_X60Y4 NULL 0
	)
	(tile 204 61 NULL_X61Y4 NULL 0
	)
	(tile 204 62 NULL_X62Y4 NULL 0
	)
	(tile 204 63 NULL_X63Y4 NULL 0
	)
	(tile 204 64 NULL_X64Y4 NULL 0
	)
	(tile 204 65 NULL_X65Y4 NULL 0
	)
	(tile 204 66 NULL_X66Y4 NULL 0
	)
	(tile 204 67 NULL_X67Y4 NULL 0
	)
	(tile 204 68 NULL_X68Y4 NULL 0
	)
	(tile 204 69 NULL_X69Y4 NULL 0
	)
	(tile 204 70 NULL_X70Y4 NULL 0
	)
	(tile 204 71 NULL_X71Y4 NULL 0
	)
	(tile 204 72 NULL_X72Y4 NULL 0
	)
	(tile 204 73 NULL_X73Y4 NULL 0
	)
	(tile 204 74 NULL_X74Y4 NULL 0
	)
	(tile 204 75 NULL_X75Y4 NULL 0
	)
	(tile 204 76 INT_LTERM_X76Y4 INT_LTERM 0
	)
	(tile 204 77 NULL_X77Y4 NULL 0
	)
	(tile 204 78 INT_X34Y2 INT 1
		(primitive_site TIEOFF_X46Y4 TIEOFF internal 3)
	)
	(tile 204 79 CLEXM_X34Y2 CLEXM 2
		(primitive_site SLICE_X56Y0 SLICEM internal 50)
		(primitive_site SLICE_X57Y0 SLICEX internal 43)
	)
	(tile 204 80 INT_X35Y2 INT 1
		(primitive_site TIEOFF_X48Y4 TIEOFF internal 3)
	)
	(tile 204 81 CLEXL_X35Y2 CLEXL 2
		(primitive_site SLICE_X58Y0 SLICEL internal 45)
		(primitive_site SLICE_X59Y0 SLICEX internal 43)
	)
	(tile 204 82 INT_X36Y2 INT 1
		(primitive_site TIEOFF_X50Y4 TIEOFF internal 3)
	)
	(tile 204 83 INT_INTERFACE_X36Y2 INT_INTERFACE 0
	)
	(tile 204 84 NULL_X84Y4 NULL 0
	)
	(tile 204 85 INT_X37Y2 INT 1
		(primitive_site TIEOFF_X51Y4 TIEOFF internal 3)
	)
	(tile 204 86 CLEXM_X37Y2 CLEXM 2
		(primitive_site SLICE_X60Y0 SLICEM internal 50)
		(primitive_site SLICE_X61Y0 SLICEX internal 43)
	)
	(tile 204 87 INT_X38Y2 INT 1
		(primitive_site TIEOFF_X53Y4 TIEOFF internal 3)
	)
	(tile 204 88 CLEXL_X38Y2 CLEXL 2
		(primitive_site SLICE_X62Y0 SLICEL internal 45)
		(primitive_site SLICE_X63Y0 SLICEX internal 43)
	)
	(tile 204 89 INT_BRAM_X39Y2 INT_BRAM 1
		(primitive_site TIEOFF_X55Y4 TIEOFF internal 3)
	)
	(tile 204 90 INT_INTERFACE_X39Y2 INT_INTERFACE 0
	)
	(tile 204 91 NULL_X91Y4 NULL 0
	)
	(tile 204 92 INT_X40Y2 INT 1
		(primitive_site TIEOFF_X56Y4 TIEOFF internal 3)
	)
	(tile 204 93 CLEXM_X40Y2 CLEXM 2
		(primitive_site SLICE_X64Y0 SLICEM internal 50)
		(primitive_site SLICE_X65Y0 SLICEX internal 43)
	)
	(tile 204 94 INT_X41Y2 INT 1
		(primitive_site TIEOFF_X58Y4 TIEOFF internal 3)
	)
	(tile 204 95 CLEXL_X41Y2 CLEXL 2
		(primitive_site SLICE_X66Y0 SLICEL internal 45)
		(primitive_site SLICE_X67Y0 SLICEX internal 43)
	)
	(tile 204 96 INT_X42Y2 INT 1
		(primitive_site TIEOFF_X60Y4 TIEOFF internal 3)
	)
	(tile 204 97 INT_INTERFACE_X42Y2 INT_INTERFACE 0
	)
	(tile 204 98 MCB_CAP_INT_X42Y2 MCB_CAP_INT 0
	)
	(tile 204 99 IOI_RTERM_X99Y4 IOI_RTERM 0
	)
	(tile 204 100 EMP_RIOB_X42Y2 EMP_RIOB 0
	)
	(tile 205 0 EMP_LIOB_X0Y3 EMP_LIOB 0
	)
	(tile 205 1 IOI_LTERM_X1Y3 IOI_LTERM 0
	)
	(tile 205 2 INT_X0Y1 INT 1
		(primitive_site TIEOFF_X0Y2 TIEOFF internal 3)
	)
	(tile 205 3 INT_INTERFACE_X0Y1 INT_INTERFACE 0
	)
	(tile 205 4 MCB_CAP_INT_X0Y1 MCB_CAP_INT 0
	)
	(tile 205 5 IOI_INT_X1Y1 IOI_INT 1
		(primitive_site TIEOFF_X2Y2 TIEOFF internal 3)
	)
	(tile 205 6 BIOI_INNER_UNUSED_X1Y1 BIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X1Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y2 TIEOFF internal 3)
	)
	(tile 205 7 IOI_INT_X2Y1 IOI_INT 1
		(primitive_site TIEOFF_X4Y2 TIEOFF internal 3)
	)
	(tile 205 8 BIOI_INNER_X2Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X2Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y2 TIEOFF internal 3)
	)
	(tile 205 9 INT_BRAM_X3Y1 INT_BRAM 1
		(primitive_site TIEOFF_X6Y2 TIEOFF internal 3)
	)
	(tile 205 10 INT_INTERFACE_X3Y1 INT_INTERFACE 0
	)
	(tile 205 11 NULL_X11Y3 NULL 0
	)
	(tile 205 12 IOI_INT_X4Y1 IOI_INT 1
		(primitive_site TIEOFF_X7Y2 TIEOFF internal 3)
	)
	(tile 205 13 BIOI_INNER_X4Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X3Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y2 TIEOFF internal 3)
	)
	(tile 205 14 IOI_INT_X5Y1 IOI_INT 1
		(primitive_site TIEOFF_X9Y2 TIEOFF internal 3)
	)
	(tile 205 15 BIOI_INNER_X5Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X4Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y2 TIEOFF internal 3)
	)
	(tile 205 16 IOI_INT_X6Y1 IOI_INT 1
		(primitive_site TIEOFF_X11Y2 TIEOFF internal 3)
	)
	(tile 205 17 BIOI_INNER_X6Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X5Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X12Y2 TIEOFF internal 3)
	)
	(tile 205 18 IOI_INT_X7Y1 IOI_INT 1
		(primitive_site TIEOFF_X13Y2 TIEOFF internal 3)
	)
	(tile 205 19 BIOI_INNER_UNUSED_X7Y1 BIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X6Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X14Y2 TIEOFF internal 3)
	)
	(tile 205 20 NULL_X20Y3 NULL 0
	)
	(tile 205 21 NULL_X21Y3 NULL 0
	)
	(tile 205 22 NULL_X22Y3 NULL 0
	)
	(tile 205 23 NULL_X23Y3 NULL 0
	)
	(tile 205 24 INT_RTERM_X24Y3 INT_RTERM 0
	)
	(tile 205 25 NULL_X25Y3 NULL 0
	)
	(tile 205 26 NULL_X26Y3 NULL 0
	)
	(tile 205 27 NULL_X27Y3 NULL 0
	)
	(tile 205 28 NULL_X28Y3 NULL 0
	)
	(tile 205 29 NULL_X29Y3 NULL 0
	)
	(tile 205 30 NULL_X30Y3 NULL 0
	)
	(tile 205 31 NULL_X31Y3 NULL 0
	)
	(tile 205 32 NULL_X32Y3 NULL 0
	)
	(tile 205 33 NULL_X33Y3 NULL 0
	)
	(tile 205 34 NULL_X34Y3 NULL 0
	)
	(tile 205 35 NULL_X35Y3 NULL 0
	)
	(tile 205 36 NULL_X36Y3 NULL 0
	)
	(tile 205 37 NULL_X37Y3 NULL 0
	)
	(tile 205 38 NULL_X38Y3 NULL 0
	)
	(tile 205 39 NULL_X39Y3 NULL 0
	)
	(tile 205 40 NULL_X40Y3 NULL 0
	)
	(tile 205 41 INT_LTERM_X41Y3 INT_LTERM 0
	)
	(tile 205 42 NULL_X42Y3 NULL 0
	)
	(tile 205 43 INT_LTERM_X43Y3 INT_LTERM 0
	)
	(tile 205 44 IOI_INT_X19Y1 IOI_INT 1
		(primitive_site TIEOFF_X26Y2 TIEOFF internal 3)
	)
	(tile 205 45 BIOI_INNER_X19Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X7Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X27Y2 TIEOFF internal 3)
	)
	(tile 205 46 IOI_INT_X20Y1 IOI_INT 1
		(primitive_site TIEOFF_X28Y2 TIEOFF internal 3)
	)
	(tile 205 47 BIOI_INNER_X20Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X8Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X29Y2 TIEOFF internal 3)
	)
	(tile 205 48 NULL_X48Y3 NULL 0
	)
	(tile 205 49 REG_V_X20Y1 REG_V 0
	)
	(tile 205 50 IOI_INT_X21Y1 IOI_INT 1
		(primitive_site TIEOFF_X31Y2 TIEOFF internal 3)
	)
	(tile 205 51 BIOI_INNER_X21Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X9Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X32Y2 TIEOFF internal 3)
	)
	(tile 205 52 IOI_INT_X22Y1 IOI_INT 1
		(primitive_site TIEOFF_X33Y2 TIEOFF internal 3)
	)
	(tile 205 53 BIOI_INNER_X22Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X10Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X34Y2 TIEOFF internal 3)
	)
	(tile 205 54 NULL_X54Y3 NULL 0
	)
	(tile 205 55 NULL_X55Y3 NULL 0
	)
	(tile 205 56 NULL_X56Y3 NULL 0
	)
	(tile 205 57 INT_RTERM_X57Y3 INT_RTERM 0
	)
	(tile 205 58 NULL_X58Y3 NULL 0
	)
	(tile 205 59 NULL_X59Y3 NULL 0
	)
	(tile 205 60 NULL_X60Y3 NULL 0
	)
	(tile 205 61 NULL_X61Y3 NULL 0
	)
	(tile 205 62 NULL_X62Y3 NULL 0
	)
	(tile 205 63 NULL_X63Y3 NULL 0
	)
	(tile 205 64 NULL_X64Y3 NULL 0
	)
	(tile 205 65 NULL_X65Y3 NULL 0
	)
	(tile 205 66 NULL_X66Y3 NULL 0
	)
	(tile 205 67 NULL_X67Y3 NULL 0
	)
	(tile 205 68 NULL_X68Y3 NULL 0
	)
	(tile 205 69 NULL_X69Y3 NULL 0
	)
	(tile 205 70 NULL_X70Y3 NULL 0
	)
	(tile 205 71 NULL_X71Y3 NULL 0
	)
	(tile 205 72 NULL_X72Y3 NULL 0
	)
	(tile 205 73 NULL_X73Y3 NULL 0
	)
	(tile 205 74 NULL_X74Y3 NULL 0
	)
	(tile 205 75 NULL_X75Y3 NULL 0
	)
	(tile 205 76 INT_LTERM_X76Y3 INT_LTERM 0
	)
	(tile 205 77 NULL_X77Y3 NULL 0
	)
	(tile 205 78 IOI_INT_X34Y1 IOI_INT 1
		(primitive_site TIEOFF_X46Y2 TIEOFF internal 3)
	)
	(tile 205 79 BIOI_INNER_UNUSED_X34Y1 BIOI_INNER_UNUSED 7
		(primitive_site OLOGIC_X11Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X47Y2 TIEOFF internal 3)
	)
	(tile 205 80 IOI_INT_X35Y1 IOI_INT 1
		(primitive_site TIEOFF_X48Y2 TIEOFF internal 3)
	)
	(tile 205 81 BIOI_INNER_X35Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X12Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X49Y2 TIEOFF internal 3)
	)
	(tile 205 82 INT_X36Y1 INT 1
		(primitive_site TIEOFF_X50Y2 TIEOFF internal 3)
	)
	(tile 205 83 INT_INTERFACE_X36Y1 INT_INTERFACE 0
	)
	(tile 205 84 NULL_X84Y3 NULL 0
	)
	(tile 205 85 IOI_INT_X37Y1 IOI_INT 1
		(primitive_site TIEOFF_X51Y2 TIEOFF internal 3)
	)
	(tile 205 86 BIOI_INNER_X37Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X13Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X13Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X52Y2 TIEOFF internal 3)
	)
	(tile 205 87 IOI_INT_X38Y1 IOI_INT 1
		(primitive_site TIEOFF_X53Y2 TIEOFF internal 3)
	)
	(tile 205 88 BIOI_INNER_X38Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X14Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X14Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X54Y2 TIEOFF internal 3)
	)
	(tile 205 89 INT_BRAM_X39Y1 INT_BRAM 1
		(primitive_site TIEOFF_X55Y2 TIEOFF internal 3)
	)
	(tile 205 90 INT_INTERFACE_X39Y1 INT_INTERFACE 0
	)
	(tile 205 91 NULL_X91Y3 NULL 0
	)
	(tile 205 92 IOI_INT_X40Y1 IOI_INT 1
		(primitive_site TIEOFF_X56Y2 TIEOFF internal 3)
	)
	(tile 205 93 BIOI_INNER_X40Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X15Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X15Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X57Y2 TIEOFF internal 3)
	)
	(tile 205 94 IOI_INT_X41Y1 IOI_INT 1
		(primitive_site TIEOFF_X58Y2 TIEOFF internal 3)
	)
	(tile 205 95 BIOI_INNER_X41Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X16Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X16Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X59Y2 TIEOFF internal 3)
	)
	(tile 205 96 INT_X42Y1 INT 1
		(primitive_site TIEOFF_X60Y2 TIEOFF internal 3)
	)
	(tile 205 97 LR_UPPER_X42Y1 LR_UPPER 4
		(primitive_site SUSPEND_SYNC SUSPEND_SYNC internal 3)
		(primitive_site POST_CRC_INTERNAL POST_CRC_INTERNAL internal 1)
		(primitive_site STARTUP STARTUP internal 7)
		(primitive_site SLAVE_SPI SLAVE_SPI internal 5)
	)
	(tile 205 98 MCB_CAP_INT_X42Y1 MCB_CAP_INT 0
	)
	(tile 205 99 CNR_TR_RTERM_X99Y3 CNR_TR_RTERM 0
	)
	(tile 205 100 NULL_X100Y3 NULL 0
	)
	(tile 206 0 NULL_X0Y2 NULL 0
	)
	(tile 206 1 CNR_TL_LTERM_X1Y2 CNR_TL_LTERM 0
	)
	(tile 206 2 INT_X0Y0 INT 1
		(primitive_site TIEOFF_X0Y0 TIEOFF internal 3)
	)
	(tile 206 3 LL_X0Y0 LL 2
		(primitive_site OCT_CAL_X0Y0 OCT_CALIBRATE internal 2)
		(primitive_site OCT_CAL_X0Y1 OCT_CALIBRATE internal 2)
	)
	(tile 206 4 MCB_INT_X0Y0 MCB_INT 0
	)
	(tile 206 5 IOI_INT_X1Y0 IOI_INT 1
		(primitive_site TIEOFF_X2Y0 TIEOFF internal 3)
	)
	(tile 206 6 BIOI_OUTER_X1Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X1Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y0 TIEOFF internal 3)
	)
	(tile 206 7 IOI_INT_X2Y0 IOI_INT 1
		(primitive_site TIEOFF_X4Y0 TIEOFF internal 3)
	)
	(tile 206 8 BIOI_OUTER_X2Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X2Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y0 TIEOFF internal 3)
	)
	(tile 206 9 INT_BRAM_BRK_X3Y0 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y0 TIEOFF internal 3)
	)
	(tile 206 10 INT_INTERFACE_X3Y0 INT_INTERFACE 0
	)
	(tile 206 11 BRAMSITE2_X3Y0 BRAMSITE2 3
		(primitive_site RAMB16_X0Y0 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y0 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y1 RAMB8BWER internal 110)
	)
	(tile 206 12 IOI_INT_X4Y0 IOI_INT 1
		(primitive_site TIEOFF_X7Y0 TIEOFF internal 3)
	)
	(tile 206 13 BIOI_OUTER_X4Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X3Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y0 TIEOFF internal 3)
	)
	(tile 206 14 IOI_INT_X5Y0 IOI_INT 1
		(primitive_site TIEOFF_X9Y0 TIEOFF internal 3)
	)
	(tile 206 15 BIOI_OUTER_X5Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X4Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y0 TIEOFF internal 3)
	)
	(tile 206 16 IOI_INT_X6Y0 IOI_INT 1
		(primitive_site TIEOFF_X11Y0 TIEOFF internal 3)
	)
	(tile 206 17 BIOI_OUTER_X6Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X5Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X12Y0 TIEOFF internal 3)
	)
	(tile 206 18 IOI_INT_X7Y0 IOI_INT 1
		(primitive_site TIEOFF_X13Y0 TIEOFF internal 3)
	)
	(tile 206 19 BIOI_OUTER_X7Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X6Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X14Y0 TIEOFF internal 3)
	)
	(tile 206 20 GTPDUAL_LEFT_INT_FEEDTHRU_X7Y0 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 21 GTPDUAL_LEFT_CLB_FEEDTHRU_X7Y0 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 206 22 GTPDUAL_LEFT_DSP_FEEDTHRU_X7Y0 GTPDUAL_LEFT_DSP_FEEDTHRU 0
	)
	(tile 206 23 GTPDUAL_LEFT_INT_FEEDTHRU_X9Y170 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 24 INT_RTERM_X24Y2 INT_RTERM 0
	)
	(tile 206 25 NULL_X25Y2 NULL 0
	)
	(tile 206 26 NULL_X26Y2 NULL 0
	)
	(tile 206 27 NULL_X27Y2 NULL 0
	)
	(tile 206 28 NULL_X28Y2 NULL 0
	)
	(tile 206 29 NULL_X29Y2 NULL 0
	)
	(tile 206 30 NULL_X30Y2 NULL 0
	)
	(tile 206 31 NULL_X31Y2 NULL 0
	)
	(tile 206 32 NULL_X32Y2 NULL 0
	)
	(tile 206 33 NULL_X33Y2 NULL 0
	)
	(tile 206 34 NULL_X34Y2 NULL 0
	)
	(tile 206 35 NULL_X35Y2 NULL 0
	)
	(tile 206 36 NULL_X36Y2 NULL 0
	)
	(tile 206 37 NULL_X37Y2 NULL 0
	)
	(tile 206 38 NULL_X38Y2 NULL 0
	)
	(tile 206 39 GTPDUAL_LEFT_CLB_FEEDTHRU_X38Y2 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 206 40 GTPDUAL_LEFT_INT_FEEDTHRU_X17Y170 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 41 INT_LTERM_X41Y2 INT_LTERM 0
	)
	(tile 206 42 GTPDUAL_LEFT_INT_FEEDTHRU_X18Y170 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 43 INT_LTERM_X43Y2 INT_LTERM 0
	)
	(tile 206 44 IOI_INT_X19Y0 IOI_INT 1
		(primitive_site TIEOFF_X26Y0 TIEOFF internal 3)
	)
	(tile 206 45 BIOI_OUTER_X19Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X7Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X27Y0 TIEOFF internal 3)
	)
	(tile 206 46 IOI_INT_X20Y0 IOI_INT 1
		(primitive_site TIEOFF_X28Y0 TIEOFF internal 3)
	)
	(tile 206 47 BIOI_OUTER_X20Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X8Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X29Y0 TIEOFF internal 3)
	)
	(tile 206 48 NULL_X48Y2 NULL 0
	)
	(tile 206 49 REG_V_BRK_X20Y0 REG_V_BRK 0
	)
	(tile 206 50 IOI_INT_X21Y0 IOI_INT 1
		(primitive_site TIEOFF_X31Y0 TIEOFF internal 3)
	)
	(tile 206 51 BIOI_OUTER_X21Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X9Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X32Y0 TIEOFF internal 3)
	)
	(tile 206 52 IOI_INT_X22Y0 IOI_INT 1
		(primitive_site TIEOFF_X33Y0 TIEOFF internal 3)
	)
	(tile 206 53 BIOI_OUTER_UNUSED_X22Y0 BIOI_OUTER_UNUSED 7
		(primitive_site OLOGIC_X10Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X34Y0 TIEOFF internal 3)
	)
	(tile 206 54 GTPDUAL_LEFT_INT_FEEDTHRU_X22Y0 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 55 GTPDUAL_LEFT_CLB_FEEDTHRU_X22Y0 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 206 56 GTPDUAL_LEFT_INT_FEEDTHRU_X24Y170 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 57 INT_RTERM_X57Y2 INT_RTERM 0
	)
	(tile 206 58 NULL_X58Y2 NULL 0
	)
	(tile 206 59 NULL_X59Y2 NULL 0
	)
	(tile 206 60 NULL_X60Y2 NULL 0
	)
	(tile 206 61 NULL_X61Y2 NULL 0
	)
	(tile 206 62 NULL_X62Y2 NULL 0
	)
	(tile 206 63 NULL_X63Y2 NULL 0
	)
	(tile 206 64 NULL_X64Y2 NULL 0
	)
	(tile 206 65 NULL_X65Y2 NULL 0
	)
	(tile 206 66 NULL_X66Y2 NULL 0
	)
	(tile 206 67 NULL_X67Y2 NULL 0
	)
	(tile 206 68 NULL_X68Y2 NULL 0
	)
	(tile 206 69 NULL_X69Y2 NULL 0
	)
	(tile 206 70 NULL_X70Y2 NULL 0
	)
	(tile 206 71 NULL_X71Y2 NULL 0
	)
	(tile 206 72 NULL_X72Y2 NULL 0
	)
	(tile 206 73 NULL_X73Y2 NULL 0
	)
	(tile 206 74 GTPDUAL_LEFT_CLB_FEEDTHRU_X73Y2 GTPDUAL_LEFT_CLB_FEEDTHRU 0
	)
	(tile 206 75 GTPDUAL_LEFT_INT_FEEDTHRU_X33Y170 GTPDUAL_LEFT_INT_FEEDTHRU 0
	)
	(tile 206 76 INT_LTERM_X76Y2 INT_LTERM 0
	)
	(tile 206 77 NULL_X77Y2 NULL 0
	)
	(tile 206 78 IOI_INT_X34Y0 IOI_INT 1
		(primitive_site TIEOFF_X46Y0 TIEOFF internal 3)
	)
	(tile 206 79 BIOI_OUTER_X34Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X11Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X47Y0 TIEOFF internal 3)
	)
	(tile 206 80 IOI_INT_X35Y0 IOI_INT 1
		(primitive_site TIEOFF_X48Y0 TIEOFF internal 3)
	)
	(tile 206 81 BIOI_OUTER_X35Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X12Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X49Y0 TIEOFF internal 3)
	)
	(tile 206 82 INT_X36Y0 INT_BRK 1
		(primitive_site TIEOFF_X50Y0 TIEOFF internal 3)
	)
	(tile 206 83 INT_INTERFACE_X36Y0 INT_INTERFACE 0
	)
	(tile 206 84 MACCSITE2_X36Y0 MACCSITE2 1
		(primitive_site DSP48_X2Y0 DSP48A1 internal 346)
	)
	(tile 206 85 IOI_INT_X37Y0 IOI_INT 1
		(primitive_site TIEOFF_X51Y0 TIEOFF internal 3)
	)
	(tile 206 86 BIOI_OUTER_X37Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X13Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X13Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X13Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X13Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X52Y0 TIEOFF internal 3)
	)
	(tile 206 87 IOI_INT_X38Y0 IOI_INT 1
		(primitive_site TIEOFF_X53Y0 TIEOFF internal 3)
	)
	(tile 206 88 BIOI_OUTER_X38Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X14Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X14Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X14Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X14Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X54Y0 TIEOFF internal 3)
	)
	(tile 206 89 INT_BRAM_BRK_X39Y0 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X55Y0 TIEOFF internal 3)
	)
	(tile 206 90 INT_INTERFACE_X39Y0 INT_INTERFACE 0
	)
	(tile 206 91 BRAMSITE2_X39Y0 BRAMSITE2 3
		(primitive_site RAMB16_X3Y0 RAMB16BWER internal 188)
		(primitive_site RAMB8_X3Y0 RAMB8BWER internal 110)
		(primitive_site RAMB8_X3Y1 RAMB8BWER internal 110)
	)
	(tile 206 92 IOI_INT_X40Y0 IOI_INT 1
		(primitive_site TIEOFF_X56Y0 TIEOFF internal 3)
	)
	(tile 206 93 BIOI_OUTER_X40Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X15Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X15Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X15Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X15Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X57Y0 TIEOFF internal 3)
	)
	(tile 206 94 IOI_INT_X41Y0 IOI_INT 1
		(primitive_site TIEOFF_X58Y0 TIEOFF internal 3)
	)
	(tile 206 95 BIOI_OUTER_X41Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X16Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X16Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X16Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X16Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X59Y0 TIEOFF internal 3)
	)
	(tile 206 96 INT_X42Y0 INT 1
		(primitive_site TIEOFF_X60Y0 TIEOFF internal 3)
	)
	(tile 206 97 LR_LOWER_X42Y0 LR_LOWER 3
		(primitive_site ICAP_X0Y0 ICAP internal 36)
		(primitive_site SPI_ACCESS SPI_ACCESS internal 4)
		(primitive_site OCT_CAL_X1Y0 OCT_CALIBRATE internal 2)
	)
	(tile 206 98 MCB_INT_X42Y0 MCB_INT 0
	)
	(tile 206 99 CNR_TR_RTERM_X99Y2 CNR_TR_RTERM 0
	)
	(tile 206 100 NULL_X100Y2 NULL 0
	)
	(tile 207 0 NULL_X0Y1 NULL 0
	)
	(tile 207 1 NULL_X1Y1 NULL 0
	)
	(tile 207 2 CNR_BR_BTERM_X2Y1 CNR_BR_BTERM 0
	)
	(tile 207 3 IOI_PCI_CE_LEFT_X2Y1 IOI_PCI_CE_LEFT 0
	)
	(tile 207 4 MCB_CNR_TOP_X2Y1 MCB_CNR_TOP 0
	)
	(tile 207 5 IOI_BTERM_X5Y1 IOI_BTERM 0
	)
	(tile 207 6 IOI_BTERM_CLB_X6Y1 IOI_BTERM_CLB 0
	)
	(tile 207 7 IOI_BTERM_X7Y1 IOI_BTERM 0
	)
	(tile 207 8 IOI_BTERM_CLB_X8Y1 IOI_BTERM_CLB 0
	)
	(tile 207 9 RAMB_BOT_BTERM_X9Y1 RAMB_BOT_BTERM 0
	)
	(tile 207 10 BRAM_INTER_BTERM_X10Y1 BRAM_INTER_BTERM 0
	)
	(tile 207 11 BRAM_BOT_BTERM_L_X11Y1 BRAM_BOT_BTERM_L 0
	)
	(tile 207 12 IOI_BTERM_X12Y1 IOI_BTERM 0
	)
	(tile 207 13 IOI_BTERM_CLB_X13Y1 IOI_BTERM_CLB 0
	)
	(tile 207 14 IOI_BTERM_X14Y1 IOI_BTERM 0
	)
	(tile 207 15 IOI_BTERM_CLB_X15Y1 IOI_BTERM_CLB 0
	)
	(tile 207 16 IOI_BTERM_X16Y1 IOI_BTERM 0
	)
	(tile 207 17 IOI_BTERM_CLB_X17Y1 IOI_BTERM_CLB 0
	)
	(tile 207 18 IOI_BTERM_X18Y1 IOI_BTERM 0
	)
	(tile 207 19 IOI_BTERM_CLB_X19Y1 IOI_BTERM_CLB 0
	)
	(tile 207 20 DSP_INT_BTERM_X20Y1 DSP_INT_BTERM 0
	)
	(tile 207 21 IOI_BTERM_CLB_X21Y1 IOI_BTERM_CLB 0
	)
	(tile 207 22 DSP_BOT_BTERM_L_X22Y1 DSP_BOT_BTERM_L 0
	)
	(tile 207 23 CLB_INT_BTERM_X23Y1 CLB_INT_BTERM 0
	)
	(tile 207 24 CLB_EMP_BTERM_X24Y1 CLB_EMP_BTERM 0
	)
	(tile 207 25 CLB_INT_BTERM_X25Y1 CLB_INT_BTERM 0
	)
	(tile 207 26 CLB_EMP_BTERM_X26Y1 CLB_EMP_BTERM 0
	)
	(tile 207 27 CLB_INT_BTERM_X27Y1 CLB_INT_BTERM 0
	)
	(tile 207 28 CLB_EMP_BTERM_X28Y1 CLB_EMP_BTERM 0
	)
	(tile 207 29 CLB_INT_BTERM_X29Y1 CLB_INT_BTERM 0
	)
	(tile 207 30 CLB_EMP_BTERM_X30Y1 CLB_EMP_BTERM 0
	)
	(tile 207 31 CLB_INT_BTERM_X31Y1 CLB_INT_BTERM 0
	)
	(tile 207 32 CLB_EMP_BTERM_X32Y1 CLB_EMP_BTERM 0
	)
	(tile 207 33 RAMB_BOT_BTERM_X33Y1 RAMB_BOT_BTERM 0
	)
	(tile 207 34 BRAM_INTER_BTERM_X34Y1 BRAM_INTER_BTERM 0
	)
	(tile 207 35 BRAM_BOT_BTERM_L_X35Y1 BRAM_BOT_BTERM_L 0
	)
	(tile 207 36 CLB_INT_BTERM_X36Y1 CLB_INT_BTERM 0
	)
	(tile 207 37 CLB_EMP_BTERM_X37Y1 CLB_EMP_BTERM 0
	)
	(tile 207 38 CLB_INT_BTERM_X38Y1 CLB_INT_BTERM 0
	)
	(tile 207 39 CLB_EMP_BTERM_X39Y1 CLB_EMP_BTERM 0
	)
	(tile 207 40 CLB_INT_BTERM_X40Y1 CLB_INT_BTERM 0
	)
	(tile 207 41 CLB_EMP_BTERM_X41Y1 CLB_EMP_BTERM 0
	)
	(tile 207 42 CLB_INT_BTERM_X42Y1 CLB_INT_BTERM 0
	)
	(tile 207 43 CLB_EMP_BTERM_X43Y1 CLB_EMP_BTERM 0
	)
	(tile 207 44 IOI_BTERM_X44Y1 IOI_BTERM 0
	)
	(tile 207 45 IOI_BTERM_CLB_X45Y1 IOI_BTERM_CLB 0
	)
	(tile 207 46 IOI_BTERM_X46Y1 IOI_BTERM 0
	)
	(tile 207 47 IOI_BTERM_REGB_X47Y1 IOI_BTERM_REGB 0
	)
	(tile 207 48 REG_B_BTERM_X48Y1 REG_B_BTERM 0
	)
	(tile 207 49 REG_V_BTERM_X49Y1 REG_V_BTERM 0
	)
	(tile 207 50 IOI_BTERM_BUFPLL_X50Y1 IOI_BTERM_BUFPLL 0
	)
	(tile 207 51 IOI_BTERM_REGB_X51Y1 IOI_BTERM_REGB 0
	)
	(tile 207 52 IOI_BTERM_X52Y1 IOI_BTERM 0
	)
	(tile 207 53 IOI_BTERM_CLB_X53Y1 IOI_BTERM_CLB 0
	)
	(tile 207 54 CLB_INT_BTERM_X54Y1 CLB_INT_BTERM 0
	)
	(tile 207 55 CLB_EMP_BTERM_X55Y1 CLB_EMP_BTERM 0
	)
	(tile 207 56 CLB_INT_BTERM_X56Y1 CLB_INT_BTERM 0
	)
	(tile 207 57 CLB_EMP_BTERM_X57Y1 CLB_EMP_BTERM 0
	)
	(tile 207 58 CLB_INT_BTERM_X58Y1 CLB_INT_BTERM 0
	)
	(tile 207 59 CLB_EMP_BTERM_X59Y1 CLB_EMP_BTERM 0
	)
	(tile 207 60 CLB_INT_BTERM_X60Y1 CLB_INT_BTERM 0
	)
	(tile 207 61 CLB_EMP_BTERM_X61Y1 CLB_EMP_BTERM 0
	)
	(tile 207 62 RAMB_BOT_BTERM_X62Y1 RAMB_BOT_BTERM 0
	)
	(tile 207 63 BRAM_INTER_BTERM_X63Y1 BRAM_INTER_BTERM 0
	)
	(tile 207 64 BRAM_BOT_BTERM_R_X64Y1 BRAM_BOT_BTERM_R 0
	)
	(tile 207 65 CLB_INT_BTERM_X65Y1 CLB_INT_BTERM 0
	)
	(tile 207 66 CLB_EMP_BTERM_X66Y1 CLB_EMP_BTERM 0
	)
	(tile 207 67 CLB_INT_BTERM_X67Y1 CLB_INT_BTERM 0
	)
	(tile 207 68 CLB_EMP_BTERM_X68Y1 CLB_EMP_BTERM 0
	)
	(tile 207 69 CLB_INT_BTERM_X69Y1 CLB_INT_BTERM 0
	)
	(tile 207 70 CLB_EMP_BTERM_X70Y1 CLB_EMP_BTERM 0
	)
	(tile 207 71 CLB_INT_BTERM_X71Y1 CLB_INT_BTERM 0
	)
	(tile 207 72 CLB_EMP_BTERM_X72Y1 CLB_EMP_BTERM 0
	)
	(tile 207 73 CLB_INT_BTERM_X73Y1 CLB_INT_BTERM 0
	)
	(tile 207 74 CLB_EMP_BTERM_X74Y1 CLB_EMP_BTERM 0
	)
	(tile 207 75 DSP_INT_BTERM_X75Y1 DSP_INT_BTERM 0
	)
	(tile 207 76 IOI_BTERM_CLB_X76Y1 IOI_BTERM_CLB 0
	)
	(tile 207 77 DSP_BOT_BTERM_R_X77Y1 DSP_BOT_BTERM_R 0
	)
	(tile 207 78 IOI_BTERM_X78Y1 IOI_BTERM 0
	)
	(tile 207 79 IOI_BTERM_CLB_X79Y1 IOI_BTERM_CLB 0
	)
	(tile 207 80 IOI_BTERM_X80Y1 IOI_BTERM 0
	)
	(tile 207 81 IOI_BTERM_CLB_X81Y1 IOI_BTERM_CLB 0
	)
	(tile 207 82 DSP_INT_BTERM_X82Y1 DSP_INT_BTERM 0
	)
	(tile 207 83 IOI_BTERM_CLB_X83Y1 IOI_BTERM_CLB 0
	)
	(tile 207 84 DSP_BOT_BTERM_R_X84Y1 DSP_BOT_BTERM_R 0
	)
	(tile 207 85 IOI_BTERM_X85Y1 IOI_BTERM 0
	)
	(tile 207 86 IOI_BTERM_CLB_X86Y1 IOI_BTERM_CLB 0
	)
	(tile 207 87 IOI_BTERM_X87Y1 IOI_BTERM 0
	)
	(tile 207 88 IOI_BTERM_CLB_X88Y1 IOI_BTERM_CLB 0
	)
	(tile 207 89 RAMB_BOT_BTERM_X89Y1 RAMB_BOT_BTERM 0
	)
	(tile 207 90 BRAM_INTER_BTERM_X90Y1 BRAM_INTER_BTERM 0
	)
	(tile 207 91 BRAM_BOT_BTERM_R_X91Y1 BRAM_BOT_BTERM_R 0
	)
	(tile 207 92 IOI_BTERM_X92Y1 IOI_BTERM 0
	)
	(tile 207 93 IOI_BTERM_CLB_X93Y1 IOI_BTERM_CLB 0
	)
	(tile 207 94 IOI_BTERM_X94Y1 IOI_BTERM 0
	)
	(tile 207 95 IOI_BTERM_CLB_X95Y1 IOI_BTERM_CLB 0
	)
	(tile 207 96 CNR_BR_BTERM_X96Y1 CNR_BR_BTERM 0
	)
	(tile 207 97 IOI_PCI_CE_RIGHT_X96Y1 IOI_PCI_CE_RIGHT 0
	)
	(tile 207 98 MCB_CNR_TOP_X96Y1 MCB_CNR_TOP 0
	)
	(tile 207 99 NULL_X99Y1 NULL 0
	)
	(tile 207 100 NULL_X100Y1 NULL 0
	)
	(tile 208 0 NULL_X0Y0 NULL 0
	)
	(tile 208 1 NULL_X1Y0 NULL 0
	)
	(tile 208 2 NULL_X2Y0 NULL 0
	)
	(tile 208 3 NULL_X3Y0 NULL 0
	)
	(tile 208 4 NULL_X4Y0 NULL 0
	)
	(tile 208 5 BIOB_SINGLE_ALT_X1Y0 BIOB_SINGLE_ALT 2
		(primitive_site AB5 IOBS bonded 8)
		(primitive_site Y5 IOBM bonded 8)
	)
	(tile 208 6 NULL_X6Y0 NULL 0
	)
	(tile 208 7 BIOB_X2Y0 BIOB 4
		(primitive_site AB6 IOBS bonded 8)
		(primitive_site AA6 IOBM bonded 8)
		(primitive_site AB7 IOBS bonded 8)
		(primitive_site Y7 IOBM bonded 8)
	)
	(tile 208 8 NULL_X8Y0 NULL 0
	)
	(tile 208 9 RAMB_BOT_X3Y0 RAMB_BOT 0
	)
	(tile 208 10 BRAM_INT_INTERFACE_BOT_X3Y0 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 208 11 BRAM_BOT_X3Y0 BRAM_BOT 0
	)
	(tile 208 12 BIOB_X4Y0 BIOB 4
		(primitive_site Y6 IOBS bonded 8)
		(primitive_site W6 IOBM bonded 8)
		(primitive_site PAD252 IOBS unbonded 8)
		(primitive_site PAD251 IOBM unbonded 8)
	)
	(tile 208 13 NULL_X13Y0 NULL 0
	)
	(tile 208 14 BIOB_X5Y0 BIOB 4
		(primitive_site AB8 IOBS bonded 8)
		(primitive_site AA8 IOBM bonded 8)
		(primitive_site AB9 IOBS bonded 8)
		(primitive_site Y9 IOBM bonded 8)
	)
	(tile 208 15 NULL_X15Y0 NULL 0
	)
	(tile 208 16 BIOB_X6Y0 BIOB 4
		(primitive_site Y8 IOBS bonded 8)
		(primitive_site W9 IOBM bonded 8)
		(primitive_site Y12 IOBS bonded 8)
		(primitive_site W12 IOBM bonded 8)
	)
	(tile 208 17 NULL_X17Y0 NULL 0
	)
	(tile 208 18 BIOB_SINGLE_ALT_X7Y0 BIOB_SINGLE_ALT 2
		(primitive_site AB13 IOBS bonded 8)
		(primitive_site Y13 IOBM bonded 8)
	)
	(tile 208 19 NULL_X19Y0 NULL 0
	)
	(tile 208 20 DSP_INT_EMP_BOT_X8Y168 DSP_INT_EMP_BOT 0
	)
	(tile 208 21 DSP_EMP_TEMP_X8Y168 DSP_EMP_TEMP 0
	)
	(tile 208 22 DSP_EMP_BOT_X8Y168 DSP_EMP_BOT 0
	)
	(tile 208 23 NULL_X23Y0 NULL 0
	)
	(tile 208 24 NULL_X24Y0 NULL 0
	)
	(tile 208 25 NULL_X25Y0 NULL 0
	)
	(tile 208 26 NULL_X26Y0 NULL 0
	)
	(tile 208 27 NULL_X27Y0 NULL 0
	)
	(tile 208 28 NULL_X28Y0 NULL 0
	)
	(tile 208 29 NULL_X29Y0 NULL 0
	)
	(tile 208 30 NULL_X30Y0 NULL 0
	)
	(tile 208 31 NULL_X31Y0 NULL 0
	)
	(tile 208 32 NULL_X32Y0 NULL 0
	)
	(tile 208 33 RAMB_BOT_X14Y17 RAMB_BOT 0
	)
	(tile 208 34 BRAM_INT_INTERFACE_BOT_X14Y17 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 208 35 BRAM_BOT_X14Y17 BRAM_BOT 0
	)
	(tile 208 36 NULL_X36Y0 NULL 0
	)
	(tile 208 37 NULL_X37Y0 NULL 0
	)
	(tile 208 38 NULL_X38Y0 NULL 0
	)
	(tile 208 39 NULL_X39Y0 NULL 0
	)
	(tile 208 40 NULL_X40Y0 NULL 0
	)
	(tile 208 41 NULL_X41Y0 NULL 0
	)
	(tile 208 42 NULL_X42Y0 NULL 0
	)
	(tile 208 43 NULL_X43Y0 NULL 0
	)
	(tile 208 44 BIOB_X19Y0 BIOB 4
		(primitive_site U12 IOBS bonded 8)
		(primitive_site T12 IOBM bonded 8)
		(primitive_site U13 IOBS bonded 8)
		(primitive_site R13 IOBM bonded 8)
	)
	(tile 208 45 NULL_X45Y0 NULL 0
	)
	(tile 208 46 BIOB_X20Y0 BIOB 4
		(primitive_site AB10 IOBS bonded 8)
		(primitive_site AA10 IOBM bonded 8)
		(primitive_site AB11 IOBS bonded 8)
		(primitive_site Y11 IOBM bonded 8)
	)
	(tile 208 47 NULL_X47Y0 NULL 0
	)
	(tile 208 48 REG_B_X47Y0 REG_B 20
		(primitive_site BUFIO2_X1Y6 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X1Y6 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y7 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X1Y7 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y1 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y0 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y0 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y1 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X3Y6 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y7 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X3Y6 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y7 BUFIO2 internal 5)
		(primitive_site TIEOFF_X32Y1 TIEOFF internal 3)
		(primitive_site BUFIO2FB_X3Y1 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X3Y0 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y1 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X3Y0 BUFIO2FB internal 3)
		(primitive_site BUFPLL_X1Y0 BUFPLL internal 6)
		(primitive_site BUFPLL_MCB_X1Y5 BUFPLL_MCB internal 9)
		(primitive_site BUFPLL_X1Y1 BUFPLL internal 6)
	)
	(tile 208 49 NULL_X49Y0 NULL 0
	)
	(tile 208 50 BIOB_X21Y0 BIOB 4
		(primitive_site AB12 IOBS bonded 8)
		(primitive_site AA12 IOBM bonded 8)
		(primitive_site Y10 IOBS bonded 8)
		(primitive_site W11 IOBM bonded 8)
	)
	(tile 208 51 NULL_X51Y0 NULL 0
	)
	(tile 208 52 BIOB_SINGLE_X22Y0 BIOB_SINGLE 2
		(primitive_site PAD228 IOBS unbonded 8)
		(primitive_site PAD227 IOBM unbonded 8)
	)
	(tile 208 53 NULL_X53Y0 NULL 0
	)
	(tile 208 54 NULL_X54Y0 NULL 0
	)
	(tile 208 55 NULL_X55Y0 NULL 0
	)
	(tile 208 56 NULL_X56Y0 NULL 0
	)
	(tile 208 57 NULL_X57Y0 NULL 0
	)
	(tile 208 58 NULL_X58Y0 NULL 0
	)
	(tile 208 59 NULL_X59Y0 NULL 0
	)
	(tile 208 60 NULL_X60Y0 NULL 0
	)
	(tile 208 61 NULL_X61Y0 NULL 0
	)
	(tile 208 62 RAMB_BOT_X27Y168 RAMB_BOT 0
	)
	(tile 208 63 BRAM_INT_INTERFACE_BOT_X27Y168 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 208 64 BRAM_BOT_X27Y168 BRAM_BOT 0
	)
	(tile 208 65 NULL_X65Y0 NULL 0
	)
	(tile 208 66 NULL_X66Y0 NULL 0
	)
	(tile 208 67 NULL_X67Y0 NULL 0
	)
	(tile 208 68 NULL_X68Y0 NULL 0
	)
	(tile 208 69 NULL_X69Y0 NULL 0
	)
	(tile 208 70 NULL_X70Y0 NULL 0
	)
	(tile 208 71 NULL_X71Y0 NULL 0
	)
	(tile 208 72 NULL_X72Y0 NULL 0
	)
	(tile 208 73 NULL_X73Y0 NULL 0
	)
	(tile 208 74 NULL_X74Y0 NULL 0
	)
	(tile 208 75 DSP_INT_EMP_BOT_X33Y168 DSP_INT_EMP_BOT 0
	)
	(tile 208 76 DSP_EMP_TEMP_X33Y168 DSP_EMP_TEMP 0
	)
	(tile 208 77 DSP_EMP_BOT_X33Y168 DSP_EMP_BOT 0
	)
	(tile 208 78 BIOB_SINGLE_ALT_X34Y0 BIOB_SINGLE_ALT 2
		(primitive_site U14 IOBS bonded 8)
		(primitive_site T14 IOBM bonded 8)
	)
	(tile 208 79 NULL_X79Y0 NULL 0
	)
	(tile 208 80 BIOB_X35Y0 BIOB 4
		(primitive_site Y14 IOBS bonded 8)
		(primitive_site W14 IOBM bonded 8)
		(primitive_site AB14 IOBS bonded 8)
		(primitive_site AA14 IOBM bonded 8)
	)
	(tile 208 81 NULL_X81Y0 NULL 0
	)
	(tile 208 82 DSP_INT_EMP_BOT_X36Y0 DSP_INT_EMP_BOT 0
	)
	(tile 208 83 DSP_EMP_TEMP_X36Y0 DSP_EMP_TEMP 0
	)
	(tile 208 84 DSP_EMP_BOT_X36Y0 DSP_EMP_BOT 0
	)
	(tile 208 85 BIOB_X37Y0 BIOB 4
		(primitive_site Y16 IOBS bonded 8)
		(primitive_site W15 IOBM bonded 8)
		(primitive_site V15 IOBS bonded 8)
		(primitive_site U15 IOBM bonded 8)
	)
	(tile 208 86 NULL_X86Y0 NULL 0
	)
	(tile 208 87 BIOB_X38Y0 BIOB 4
		(primitive_site W13 IOBS bonded 8)
		(primitive_site V13 IOBM bonded 8)
		(primitive_site AB15 IOBS bonded 8)
		(primitive_site Y15 IOBM bonded 8)
	)
	(tile 208 88 NULL_X88Y0 NULL 0
	)
	(tile 208 89 RAMB_BOT_X39Y0 RAMB_BOT 0
	)
	(tile 208 90 BRAM_INT_INTERFACE_BOT_X39Y0 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 208 91 BRAM_BOT_X39Y0 BRAM_BOT 0
	)
	(tile 208 92 BIOB_X40Y0 BIOB 4
		(primitive_site AB16 IOBS bonded 8)
		(primitive_site AA16 IOBM bonded 8)
		(primitive_site AB17 IOBS bonded 8)
		(primitive_site Y17 IOBM bonded 8)
	)
	(tile 208 93 NULL_X93Y0 NULL 0
	)
	(tile 208 94 BIOB_X41Y0 BIOB 4
		(primitive_site AB18 IOBS bonded 8)
		(primitive_site AA18 IOBM bonded 8)
		(primitive_site Y18 IOBS bonded 8)
		(primitive_site W17 IOBM bonded 8)
	)
	(tile 208 95 NULL_X95Y0 NULL 0
	)
	(tile 208 96 NULL_X96Y0 NULL 0
	)
	(tile 208 97 NULL_X97Y0 NULL 0
	)
	(tile 208 98 NULL_X98Y0 NULL 0
	)
	(tile 208 99 NULL_X99Y0 NULL 0
	)
	(tile 208 100 NULL_X100Y0 NULL 0
	)
)
(primitive_defs 46
	(primitive_def BSCAN 11 14
		(pin TDO TDO input)
		(pin UPDATE UPDATE output)
		(pin TDI TDI output)
		(pin SHIFT SHIFT output)
		(pin SEL SEL output)
		(pin RESET RESET output)
		(pin DRCK DRCK output)
		(pin CAPTURE CAPTURE output)
		(pin TCK TCK output)
		(pin TMS TMS output)
		(pin RUNTEST RUNTEST output)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN TDI)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN RESET)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN UPDATE)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN CAPTURE)
		)
		(element TCK 1
			(pin TCK input)
			(conn TCK TCK <== BSCAN TCK)
		)
		(element TMS 1
			(pin TMS input)
			(conn TMS TMS <== BSCAN TMS)
		)
		(element RUNTEST 1
			(pin RUNTEST input)
			(conn RUNTEST RUNTEST <== BSCAN RUNTEST)
		)
		(element DRCK 1
			(pin DRCK input)
			(conn DRCK DRCK <== BSCAN DRCK)
		)
		(element SEL 1
			(pin SEL input)
			(conn SEL SEL <== BSCAN SEL)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN SHIFT)
		)
		(element TDO 1
			(pin TDO output)
			(conn TDO TDO ==> BSCAN TDO)
		)
		(element BSCAN 11 # BEL
			(pin UPDATE output)
			(pin TDO input)
			(pin TDI output)
			(pin SHIFT output)
			(pin SEL output)
			(pin RESET output)
			(pin DRCK output)
			(pin CAPTURE output)
			(pin TCK output)
			(pin TMS output)
			(pin RUNTEST output)
			(conn BSCAN UPDATE ==> UPDATE UPDATE)
			(conn BSCAN TDI ==> TDI TDI)
			(conn BSCAN SHIFT ==> SHIFT SHIFT)
			(conn BSCAN SEL ==> SEL SEL)
			(conn BSCAN RESET ==> RESET RESET)
			(conn BSCAN DRCK ==> DRCK DRCK)
			(conn BSCAN CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN TCK ==> TCK TCK)
			(conn BSCAN TMS ==> TMS TMS)
			(conn BSCAN RUNTEST ==> RUNTEST RUNTEST)
			(conn BSCAN TDO <== TDO TDO)
		)
		(element JTAG_CHAIN 0
			(cfg 4 3 2 1)
		)
		(element JTAG_TEST 0
			(cfg 1 0)
		)
	)
	(primitive_def BUFDS 3 4
		(pin I I input)
		(pin IB IB input)
		(pin O O output)
		(element I 1
			(pin I output)
			(conn I I ==> BUFDS I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFDS IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFDS O)
		)
		(element BUFDS 3 # BEL
			(pin I input)
			(pin IB input)
			(pin O output)
			(conn BUFDS O ==> O O)
			(conn BUFDS I <== I I)
			(conn BUFDS IB <== IB IB)
		)
	)
	(primitive_def BUFG 2 3
		(pin I0 I0 input)
		(pin O O output)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFG I0)
		)
		(element BUFG 2 # BEL
			(pin O output)
			(pin I0 input)
			(conn BUFG O ==> O O)
			(conn BUFG I0 <== I0 I0)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFG O)
		)
	)
	(primitive_def BUFGMUX 4 8
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin S S input)
		(pin O O output)
		(element CLK_SEL_TYPE 0
			(cfg ASYNC SYNC)
		)
		(element BUFGMUX 4 # BEL
			(pin O output)
			(pin I1 input)
			(pin I0 input)
			(pin S input)
			(conn BUFGMUX O ==> O O)
			(conn BUFGMUX I1 <== I1 I1)
			(conn BUFGMUX I0 <== I0 I0)
			(conn BUFGMUX S <== SINV OUT)
		)
		(element DISABLE_ATTR 0
			(cfg HIGH LOW)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFGMUX I0)
		)
		(element SINV 3
			(pin OUT output)
			(pin S input)
			(pin S_B input)
			(cfg S S_B)
			(conn SINV OUT ==> BUFGMUX S)
			(conn SINV S <== S S)
			(conn SINV S_B <== S S)
		)
		(element S 1
			(pin S output)
			(conn S S ==> SINV S)
			(conn S S ==> SINV S_B)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> BUFGMUX I1)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFGMUX O)
		)
	)
	(primitive_def BUFH 2 3
		(pin O O output)
		(pin I I input)
		(element BUFH 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFH O ==> O O)
			(conn BUFH I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFH I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFH O)
		)
	)
	(primitive_def BUFIO2 5 9
		(pin I I input)
		(pin IB IB input)
		(pin IOCLK IOCLK output)
		(pin DIVCLK DIVCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(element BUFIO2 4 # BEL
			(pin I input)
			(pin IOCLK output)
			(pin DIVCLK output)
			(pin SERDESSTROBE output)
			(conn BUFIO2 IOCLK ==> IOCLK IOCLK)
			(conn BUFIO2 DIVCLK ==> DIVCLK DIVCLK)
			(conn BUFIO2 SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFIO2 I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2 I)
		)
		(element IB 1
			(pin IB output)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFIO2 IOCLK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFIO2 SERDESSTROBE)
		)
		(element DIVCLK 1
			(pin DIVCLK input)
			(conn DIVCLK DIVCLK <== BUFIO2 DIVCLK)
		)
		(element DIVIDE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element DIVIDE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element I_INVERT 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFIO2FB 3 6
		(pin I I input)
		(pin O O output)
		(pin IB IB input)
		(element BUFIO2FB 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFIO2FB O ==> O O)
			(conn BUFIO2FB I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2FB I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIO2FB O)
		)
		(element DIVIDE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element INVERT_INPUTS 0
			(cfg FALSE TRUE)
		)
		(element IB 1
			(pin IB output)
		)
	)
	(primitive_def BUFIO2FB_2CLK 3 5
		(pin I I input)
		(pin O O output)
		(pin IB IB input)
		(element BUFIO2FB_2CLK 3 # BEL
			(pin I input)
			(pin IB input)
			(pin O output)
			(conn BUFIO2FB_2CLK O ==> O O)
			(conn BUFIO2FB_2CLK I <== I I)
			(conn BUFIO2FB_2CLK IB <== IB IB)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2FB_2CLK I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFIO2FB_2CLK IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIO2FB_2CLK O)
		)
		(element INVERT_INPUTS 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFIO2_2CLK 5 12
		(pin I I input)
		(pin IB IB input)
		(pin IOCLK IOCLK output)
		(pin DIVCLK DIVCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(element BUFIO2_2CLK 5 # BEL
			(pin I input)
			(pin IB input)
			(pin IOCLK output)
			(pin DIVCLK output)
			(pin SERDESSTROBE output)
			(conn BUFIO2_2CLK IOCLK ==> IOCLK IOCLK)
			(conn BUFIO2_2CLK DIVCLK ==> DIVCLK DIVCLK)
			(conn BUFIO2_2CLK SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFIO2_2CLK I <== I I)
			(conn BUFIO2_2CLK IB <== IB IB)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2_2CLK I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFIO2_2CLK IB)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFIO2_2CLK IOCLK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFIO2_2CLK SERDESSTROBE)
		)
		(element DIVCLK 1
			(pin DIVCLK input)
			(conn DIVCLK DIVCLK <== BUFIO2_2CLK DIVCLK)
		)
		(element DIVIDE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element R_EDGE 0
			(cfg FALSE TRUE)
		)
		(element POS_EDGE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element NEG_EDGE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element I_INVERT 0
			(cfg FALSE TRUE)
		)
		(element FROM_BUFIO2 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFPLL 6 10
		(pin PLLIN PLLIN input)
		(pin IOCLK IOCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(pin LOCK LOCK output)
		(pin GCLK GCLK input)
		(pin LOCKED LOCKED input)
		(element ENABLE_SYNC 0
			(cfg FALSE TRUE)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element LOCK 1
			(pin LOCK input)
			(conn LOCK LOCK <== BUFPLL LOCK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFPLL SERDESSTROBE)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFPLL IOCLK)
		)
		(element LOCKED 1
			(pin LOCKED output)
			(conn LOCKED LOCKED ==> BUFPLL LOCKED)
		)
		(element GCLK 1
			(pin GCLK output)
			(conn GCLK GCLK ==> BUFPLL GCLK)
		)
		(element PLLIN 1
			(pin PLLIN output)
			(conn PLLIN PLLIN ==> BUFPLL PLLIN)
		)
		(element DIVIDE 0
			(cfg 5 4 1 8 2 7 3 6)
		)
		(element BUFPLL 6 # BEL
			(pin LOCK output)
			(pin SERDESSTROBE output)
			(pin IOCLK output)
			(pin LOCKED input)
			(pin GCLK input)
			(pin PLLIN input)
			(conn BUFPLL LOCK ==> LOCK LOCK)
			(conn BUFPLL SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFPLL IOCLK ==> IOCLK IOCLK)
			(conn BUFPLL LOCKED <== LOCKED LOCKED)
			(conn BUFPLL GCLK <== GCLK GCLK)
			(conn BUFPLL PLLIN <== PLLIN PLLIN)
		)
	)
	(primitive_def BUFPLL_MCB 9 12
		(pin PLLIN0 PLLIN0 input)
		(pin IOCLK0 IOCLK0 output)
		(pin SERDESSTROBE0 SERDESSTROBE0 output)
		(pin SERDESSTROBE1 SERDESSTROBE1 output)
		(pin PLLIN1 PLLIN1 input)
		(pin IOCLK1 IOCLK1 output)
		(pin GCLK GCLK input)
		(pin LOCKED LOCKED input)
		(pin LOCK LOCK output)
		(element LOCK_SRC 0
			(cfg LOCK_TO_1 LOCK_TO_0)
		)
		(element SERDESSTROBE1 1
			(pin SERDESSTROBE1 input)
			(conn SERDESSTROBE1 SERDESSTROBE1 <== BUFPLL_MCB SERDESSTROBE1)
		)
		(element SERDESSTROBE0 1
			(pin SERDESSTROBE0 input)
			(conn SERDESSTROBE0 SERDESSTROBE0 <== BUFPLL_MCB SERDESSTROBE0)
		)
		(element IOCLK1 1
			(pin IOCLK1 input)
			(conn IOCLK1 IOCLK1 <== BUFPLL_MCB IOCLK1)
		)
		(element IOCLK0 1
			(pin IOCLK0 input)
			(conn IOCLK0 IOCLK0 <== BUFPLL_MCB IOCLK0)
		)
		(element PLLIN1 1
			(pin PLLIN1 output)
			(conn PLLIN1 PLLIN1 ==> BUFPLL_MCB PLLIN1)
		)
		(element PLLIN0 1
			(pin PLLIN0 output)
			(conn PLLIN0 PLLIN0 ==> BUFPLL_MCB PLLIN0)
		)
		(element DIVIDE 0
			(cfg 5 4 1 8 2 7 3 6)
		)
		(element BUFPLL_MCB 9 # BEL
			(pin SERDESSTROBE1 output)
			(pin SERDESSTROBE0 output)
			(pin IOCLK1 output)
			(pin IOCLK0 output)
			(pin PLLIN1 input)
			(pin PLLIN0 input)
			(pin GCLK input)
			(pin LOCKED input)
			(pin LOCK output)
			(conn BUFPLL_MCB SERDESSTROBE1 ==> SERDESSTROBE1 SERDESSTROBE1)
			(conn BUFPLL_MCB SERDESSTROBE0 ==> SERDESSTROBE0 SERDESSTROBE0)
			(conn BUFPLL_MCB IOCLK1 ==> IOCLK1 IOCLK1)
			(conn BUFPLL_MCB IOCLK0 ==> IOCLK0 IOCLK0)
			(conn BUFPLL_MCB LOCK ==> LOCK LOCK)
			(conn BUFPLL_MCB PLLIN1 <== PLLIN1 PLLIN1)
			(conn BUFPLL_MCB PLLIN0 <== PLLIN0 PLLIN0)
			(conn BUFPLL_MCB GCLK <== GCLK GCLK)
			(conn BUFPLL_MCB LOCKED <== LOCKED LOCKED)
		)
		(element LOCK 1
			(pin LOCK input)
			(conn LOCK LOCK <== BUFPLL_MCB LOCK)
		)
		(element LOCKED 1
			(pin LOCKED output)
			(conn LOCKED LOCKED ==> BUFPLL_MCB LOCKED)
		)
		(element GCLK 1
			(pin GCLK output)
			(conn GCLK GCLK ==> BUFPLL_MCB GCLK)
		)
	)
	(primitive_def DCM 46 68
		(pin CLKIN CLKIN input)
		(pin CLKFB CLKFB input)
		(pin CTLMODE CTLMODE input)
		(pin CTLSEL2 CTLSEL2 input)
		(pin CTLSEL1 CTLSEL1 input)
		(pin CTLSEL0 CTLSEL0 input)
		(pin CTLGO CTLGO input)
		(pin CTLOSC1 CTLOSC1 input)
		(pin CTLOSC2 CTLOSC2 input)
		(pin RST RST input)
		(pin PSINCDEC PSINCDEC input)
		(pin PSEN PSEN input)
		(pin PSCLK PSCLK input)
		(pin STSADRS3 STSADRS3 input)
		(pin STSADRS2 STSADRS2 input)
		(pin STSADRS1 STSADRS1 input)
		(pin STSADRS0 STSADRS0 input)
		(pin FREEZEDFS FREEZEDFS input)
		(pin FREEZEDLL FREEZEDLL input)
		(pin CONCUR CONCUR output)
		(pin PSDONE PSDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(pin CLKDV CLKDV output)
		(pin CLK2X180 CLK2X180 output)
		(pin CLK2X CLK2X output)
		(pin CLK270 CLK270 output)
		(pin CLK180 CLK180 output)
		(pin CLK90 CLK90 output)
		(pin CLK0 CLK0 output)
		(pin SKEWRST SKEWRST input)
		(pin STSADRS4 STSADRS4 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SCANOUT SCANOUT output)
		(pin SKEWOUT SKEWOUT output)
		(pin SKEWIN SKEWIN input)
		(element SKEWOUT 1
			(pin SKEWOUT input)
			(conn SKEWOUT SKEWOUT <== DCM SKEWOUT)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
			(conn SCANOUT SCANOUT <== DCM SCANOUT)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> DCM SKEWCLKIN2)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> DCM SKEWCLKIN1)
		)
		(element DCM 46 # BEL
			(pin SCANOUT output)
			(pin SKEWOUT output)
			(pin SKEWRST input)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN1 input)
			(pin CLK0 output)
			(pin CLK90 output)
			(pin CLK180 output)
			(pin CLK270 output)
			(pin CLK2X output)
			(pin CLK2X180 output)
			(pin CLKDV output)
			(pin CLKFX output)
			(pin CLKFX180 output)
			(pin LOCKED output)
			(pin STATUS7 output)
			(pin STATUS6 output)
			(pin STATUS5 output)
			(pin STATUS4 output)
			(pin STATUS3 output)
			(pin STATUS2 output)
			(pin STATUS1 output)
			(pin STATUS0 output)
			(pin PSDONE output)
			(pin CONCUR output)
			(pin CLKIN input)
			(pin CLKFB input)
			(pin CTLMODE input)
			(pin CTLSEL2 input)
			(pin CTLSEL1 input)
			(pin CTLSEL0 input)
			(pin CTLGO input)
			(pin CTLOSC1 input)
			(pin CTLOSC2 input)
			(pin RST input)
			(pin SKEWIN input)
			(pin PSINCDEC input)
			(pin PSEN input)
			(pin PSCLK input)
			(pin STSADRS4 input)
			(pin STSADRS3 input)
			(pin STSADRS2 input)
			(pin STSADRS1 input)
			(pin STSADRS0 input)
			(pin FREEZEDFS input)
			(pin FREEZEDLL input)
			(conn DCM SCANOUT ==> SCANOUT SCANOUT)
			(conn DCM SKEWOUT ==> SKEWOUT SKEWOUT)
			(conn DCM CLK0 ==> CLK0 CLK0)
			(conn DCM CLK90 ==> CLK90 CLK90)
			(conn DCM CLK180 ==> CLK180 CLK180)
			(conn DCM CLK270 ==> CLK270 CLK270)
			(conn DCM CLK2X ==> CLK2X CLK2X)
			(conn DCM CLK2X180 ==> CLK2X180 CLK2X180)
			(conn DCM CLKDV ==> CLKDV CLKDV)
			(conn DCM CLKFX ==> CLKFX CLKFX)
			(conn DCM CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM LOCKED ==> LOCKED LOCKED)
			(conn DCM STATUS7 ==> STATUS7 STATUS7)
			(conn DCM STATUS6 ==> STATUS6 STATUS6)
			(conn DCM STATUS5 ==> STATUS5 STATUS5)
			(conn DCM STATUS4 ==> STATUS4 STATUS4)
			(conn DCM STATUS3 ==> STATUS3 STATUS3)
			(conn DCM STATUS2 ==> STATUS2 STATUS2)
			(conn DCM STATUS1 ==> STATUS1 STATUS1)
			(conn DCM STATUS0 ==> STATUS0 STATUS0)
			(conn DCM PSDONE ==> PSDONE PSDONE)
			(conn DCM CONCUR ==> CONCUR CONCUR)
			(conn DCM SKEWRST <== SKEWRSTINV OUT)
			(conn DCM SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
			(conn DCM SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
			(conn DCM CLKIN <== CLKIN CLKIN)
			(conn DCM CLKFB <== CLKFB CLKFB)
			(conn DCM CTLMODE <== CTLMODE CTLMODE)
			(conn DCM CTLSEL2 <== CTLSEL2INV OUT)
			(conn DCM CTLSEL1 <== CTLSEL1INV OUT)
			(conn DCM CTLSEL0 <== CTLSEL0INV OUT)
			(conn DCM CTLGO <== CTLGOINV OUT)
			(conn DCM CTLOSC1 <== CTLOSC1 CTLOSC1)
			(conn DCM CTLOSC2 <== CTLOSC2 CTLOSC2)
			(conn DCM RST <== RSTINV OUT)
			(conn DCM SKEWIN <== SKEWININV OUT)
			(conn DCM PSINCDEC <== PSINCDECINV OUT)
			(conn DCM PSEN <== PSENINV OUT)
			(conn DCM PSCLK <== PSCLKINV OUT)
			(conn DCM STSADRS4 <== STSADRS4 STSADRS4)
			(conn DCM STSADRS3 <== STSADRS3 STSADRS3)
			(conn DCM STSADRS2 <== STSADRS2 STSADRS2)
			(conn DCM STSADRS1 <== STSADRS1 STSADRS1)
			(conn DCM STSADRS0 <== STSADRS0 STSADRS0)
			(conn DCM FREEZEDFS <== FREEZEDFS FREEZEDFS)
			(conn DCM FREEZEDLL <== FREEZEDLL FREEZEDLL)
		)
		(element DSS_MODE 0
			(cfg SPREAD_8 SPREAD_4 NONE SPREAD_2 SPREAD_6)
		)
		(element VERY_HIGH_FREQUENCY 0
			(cfg TRUE FALSE)
		)
		(element CLKIN_DIVIDE_BY_2 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT_PHASE_SHIFT 0
			(cfg FIXED VARIABLE NONE)
		)
		(element STSADRS4 1
			(pin STSADRS4 output)
			(conn STSADRS4 STSADRS4 ==> DCM STSADRS4)
		)
		(element STSADRS3 1
			(pin STSADRS3 output)
			(conn STSADRS3 STSADRS3 ==> DCM STSADRS3)
		)
		(element STSADRS2 1
			(pin STSADRS2 output)
			(conn STSADRS2 STSADRS2 ==> DCM STSADRS2)
		)
		(element STSADRS1 1
			(pin STSADRS1 output)
			(conn STSADRS1 STSADRS1 ==> DCM STSADRS1)
		)
		(element STSADRS0 1
			(pin STSADRS0 output)
			(conn STSADRS0 STSADRS0 ==> DCM STSADRS0)
		)
		(element CLKDV_DIVIDE 0
			(cfg 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 7.5 8.0 9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0)
		)
		(element DESKEW_ADJUST 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element FREEZEDFS 1
			(pin FREEZEDFS output)
			(conn FREEZEDFS FREEZEDFS ==> DCM FREEZEDFS)
		)
		(element FREEZEDLL 1
			(pin FREEZEDLL output)
			(conn FREEZEDLL FREEZEDLL ==> DCM FREEZEDLL)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK_B)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
			(conn PSEN PSEN ==> PSENINV PSEN)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
		)
		(element CTLOSC2 1
			(pin CTLOSC2 output)
			(conn CTLOSC2 CTLOSC2 ==> DCM CTLOSC2)
		)
		(element CTLOSC1 1
			(pin CTLOSC1 output)
			(conn CTLOSC1 CTLOSC1 ==> DCM CTLOSC1)
		)
		(element CTLGO 1
			(pin CTLGO output)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO_B)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO)
		)
		(element CTLSEL0 1
			(pin CTLSEL0 output)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0_B)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0)
		)
		(element CTLSEL1 1
			(pin CTLSEL1 output)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1_B)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1)
		)
		(element CTLSEL2 1
			(pin CTLSEL2 output)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2_B)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2)
		)
		(element CTLMODE 1
			(pin CTLMODE output)
			(conn CTLMODE CTLMODE ==> DCM CTLMODE)
		)
		(element CONCUR 1
			(pin CONCUR input)
			(conn CONCUR CONCUR <== DCM CONCUR)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== DCM PSDONE)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM STATUS0)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM STATUS1)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM STATUS2)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM STATUS3)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM STATUS4)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM STATUS5)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM STATUS6)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM STATUS7)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM CLKFX180)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM CLKFX)
		)
		(element CLK_FEEDBACK 0
			(cfg NONE 2X 1X)
		)
		(element PSCLKINV 3
			(pin PSCLK_B input)
			(pin PSCLK input)
			(pin OUT output)
			(cfg PSCLK_B PSCLK)
			(conn PSCLKINV OUT ==> DCM PSCLK)
			(conn PSCLKINV PSCLK_B <== PSCLK PSCLK)
			(conn PSCLKINV PSCLK <== PSCLK PSCLK)
		)
		(element PSENINV 3
			(pin PSEN_B input)
			(pin PSEN input)
			(pin OUT output)
			(cfg PSEN_B PSEN)
			(conn PSENINV OUT ==> DCM PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
		)
		(element PSINCDECINV 3
			(pin PSINCDEC_B input)
			(pin PSINCDEC input)
			(pin OUT output)
			(cfg PSINCDEC_B PSINCDEC)
			(conn PSINCDECINV OUT ==> DCM PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element SKEWININV 3
			(pin SKEWIN_B input)
			(pin SKEWIN input)
			(pin OUT output)
			(cfg SKEWIN_B SKEWIN)
			(conn SKEWININV OUT ==> DCM SKEWIN)
			(conn SKEWININV SKEWIN_B <== SKEWIN SKEWIN)
			(conn SKEWININV SKEWIN <== SKEWIN SKEWIN)
		)
		(element CTLGOINV 3
			(pin CTLGO_B input)
			(pin CTLGO input)
			(pin OUT output)
			(cfg CTLGO_B CTLGO)
			(conn CTLGOINV OUT ==> DCM CTLGO)
			(conn CTLGOINV CTLGO_B <== CTLGO CTLGO)
			(conn CTLGOINV CTLGO <== CTLGO CTLGO)
		)
		(element CTLSEL0INV 3
			(pin CTLSEL0_B input)
			(pin CTLSEL0 input)
			(pin OUT output)
			(cfg CTLSEL0_B CTLSEL0)
			(conn CTLSEL0INV OUT ==> DCM CTLSEL0)
			(conn CTLSEL0INV CTLSEL0_B <== CTLSEL0 CTLSEL0)
			(conn CTLSEL0INV CTLSEL0 <== CTLSEL0 CTLSEL0)
		)
		(element CTLSEL1INV 3
			(pin CTLSEL1_B input)
			(pin CTLSEL1 input)
			(pin OUT output)
			(cfg CTLSEL1_B CTLSEL1)
			(conn CTLSEL1INV OUT ==> DCM CTLSEL1)
			(conn CTLSEL1INV CTLSEL1_B <== CTLSEL1 CTLSEL1)
			(conn CTLSEL1INV CTLSEL1 <== CTLSEL1 CTLSEL1)
		)
		(element CTLSEL2INV 3
			(pin CTLSEL2_B input)
			(pin CTLSEL2 input)
			(pin OUT output)
			(cfg CTLSEL2_B CTLSEL2)
			(conn CTLSEL2INV OUT ==> DCM CTLSEL2)
			(conn CTLSEL2INV CTLSEL2_B <== CTLSEL2 CTLSEL2)
			(conn CTLSEL2INV CTLSEL2 <== CTLSEL2 CTLSEL2)
		)
		(element SKEWRSTINV 3
			(pin SKEWRST_B input)
			(pin SKEWRST input)
			(pin OUT output)
			(cfg SKEWRST_B SKEWRST)
			(conn SKEWRSTINV OUT ==> DCM SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
		)
		(element DUTY_CYCLE_CORRECTION 0
			(cfg FALSE TRUE)
		)
		(element STARTUP_WAIT 0
			(cfg TRUE FALSE)
		)
		(element CLK2X180 1
			(pin CLK2X180 input)
			(conn CLK2X180 CLK2X180 <== DCM CLK2X180)
		)
		(element DFS_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DLL_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element CLKDV 1
			(pin CLKDV input)
			(conn CLKDV CLKDV <== DCM CLKDV)
		)
		(element CLK2X 1
			(pin CLK2X input)
			(conn CLK2X CLK2X <== DCM CLK2X)
		)
		(element CLK270 1
			(pin CLK270 input)
			(conn CLK270 CLK270 <== DCM CLK270)
		)
		(element CLK90 1
			(pin CLK90 input)
			(conn CLK90 CLK90 <== DCM CLK90)
		)
		(element CLK180 1
			(pin CLK180 input)
			(conn CLK180 CLK180 <== DCM CLK180)
		)
		(element CLK0 1
			(pin CLK0 input)
			(conn CLK0 CLK0 <== DCM CLK0)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM LOCKED)
		)
		(element SKEWIN 1
			(pin SKEWIN output)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN_B)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM CLKIN)
		)
		(element CLKFB 1
			(pin CLKFB output)
			(conn CLKFB CLKFB ==> DCM CLKFB)
		)
	)
	(primitive_def DCM_CLKGEN 19 29
		(pin CLKIN CLKIN input)
		(pin RST RST input)
		(pin PROGDATA PROGDATA input)
		(pin PROGEN PROGEN input)
		(pin PROGCLK PROGCLK input)
		(pin FREEZEDCM FREEZEDCM input)
		(pin CLKFXDV CLKFXDV output)
		(pin PROGDONE PROGDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(element SPREAD_SPECTRUM 0
			(cfg NONE CENTER_HIGH_SPREAD CENTER_LOW_SPREAD VIDEO_LINK_M0 VIDEO_LINK_M1 VIDEO_LINK_M2)
		)
		(element PROG_MD_BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element DFS_BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element CLKFXDV_DIVIDE 0
			(cfg 32 8 2 4 16)
		)
		(element CLKFXDV 1
			(pin CLKFXDV input)
			(conn CLKFXDV CLKFXDV <== DCM_CLKGEN CLKFXDV)
		)
		(element PROGDONE 1
			(pin PROGDONE input)
			(conn PROGDONE PROGDONE <== DCM_CLKGEN PROGDONE)
		)
		(element PROGCLK 1
			(pin PROGCLK output)
			(conn PROGCLK PROGCLK ==> PROGCLKINV PROGCLK_B)
			(conn PROGCLK PROGCLK ==> PROGCLKINV PROGCLK)
		)
		(element PROGCLKINV 3
			(pin PROGCLK_B input)
			(pin PROGCLK input)
			(pin OUT output)
			(cfg PROGCLK_B PROGCLK)
			(conn PROGCLKINV OUT ==> DCM_CLKGEN PROGCLK)
			(conn PROGCLKINV PROGCLK_B <== PROGCLK PROGCLK)
			(conn PROGCLKINV PROGCLK <== PROGCLK PROGCLK)
		)
		(element PROGEN 1
			(pin PROGEN output)
			(conn PROGEN PROGEN ==> PROGENINV PROGEN_B)
			(conn PROGEN PROGEN ==> PROGENINV PROGEN)
		)
		(element PROGENINV 3
			(pin PROGEN_B input)
			(pin PROGEN input)
			(pin OUT output)
			(cfg PROGEN_B PROGEN)
			(conn PROGENINV OUT ==> DCM_CLKGEN PROGEN)
			(conn PROGENINV PROGEN_B <== PROGEN PROGEN)
			(conn PROGENINV PROGEN <== PROGEN PROGEN)
		)
		(element PROGDATA 1
			(pin PROGDATA output)
			(conn PROGDATA PROGDATA ==> PROGDATAINV PROGDATA_B)
			(conn PROGDATA PROGDATA ==> PROGDATAINV PROGDATA)
		)
		(element PROGDATAINV 3
			(pin PROGDATA_B input)
			(pin PROGDATA input)
			(pin OUT output)
			(cfg PROGDATA_B PROGDATA)
			(conn PROGDATAINV OUT ==> DCM_CLKGEN PROGDATA)
			(conn PROGDATAINV PROGDATA_B <== PROGDATA PROGDATA)
			(conn PROGDATAINV PROGDATA <== PROGDATA PROGDATA)
		)
		(element FREEZEDCM 1
			(pin FREEZEDCM output)
			(conn FREEZEDCM FREEZEDCM ==> DCM_CLKGEN FREEZEDCM)
		)
		(element DCM_CLKGEN 19 # BEL
			(pin PROGDONE output)
			(pin CLKFXDV output)
			(pin CLKFX output)
			(pin CLKFX180 output)
			(pin LOCKED output)
			(pin STATUS7 output)
			(pin STATUS6 output)
			(pin STATUS5 output)
			(pin STATUS4 output)
			(pin STATUS3 output)
			(pin STATUS2 output)
			(pin STATUS1 output)
			(pin STATUS0 output)
			(pin PROGCLK input)
			(pin FREEZEDCM input)
			(pin PROGDATA input)
			(pin CLKIN input)
			(pin RST input)
			(pin PROGEN input)
			(conn DCM_CLKGEN PROGDONE ==> PROGDONE PROGDONE)
			(conn DCM_CLKGEN CLKFXDV ==> CLKFXDV CLKFXDV)
			(conn DCM_CLKGEN CLKFX ==> CLKFX CLKFX)
			(conn DCM_CLKGEN CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM_CLKGEN LOCKED ==> LOCKED LOCKED)
			(conn DCM_CLKGEN STATUS7 ==> STATUS7 STATUS7)
			(conn DCM_CLKGEN STATUS6 ==> STATUS6 STATUS6)
			(conn DCM_CLKGEN STATUS5 ==> STATUS5 STATUS5)
			(conn DCM_CLKGEN STATUS4 ==> STATUS4 STATUS4)
			(conn DCM_CLKGEN STATUS3 ==> STATUS3 STATUS3)
			(conn DCM_CLKGEN STATUS2 ==> STATUS2 STATUS2)
			(conn DCM_CLKGEN STATUS1 ==> STATUS1 STATUS1)
			(conn DCM_CLKGEN STATUS0 ==> STATUS0 STATUS0)
			(conn DCM_CLKGEN PROGCLK <== PROGCLKINV OUT)
			(conn DCM_CLKGEN FREEZEDCM <== FREEZEDCM FREEZEDCM)
			(conn DCM_CLKGEN PROGDATA <== PROGDATAINV OUT)
			(conn DCM_CLKGEN CLKIN <== CLKIN CLKIN)
			(conn DCM_CLKGEN RST <== RSTINV OUT)
			(conn DCM_CLKGEN PROGEN <== PROGENINV OUT)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM_CLKGEN CLKFX180)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM_CLKGEN CLKFX)
		)
		(element STARTUP_WAIT 0
			(cfg TRUE FALSE)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM_CLKGEN LOCKED)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM_CLKGEN STATUS7)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM_CLKGEN STATUS6)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM_CLKGEN STATUS5)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM_CLKGEN STATUS4)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM_CLKGEN STATUS3)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM_CLKGEN STATUS2)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM_CLKGEN STATUS1)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM_CLKGEN STATUS0)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM_CLKGEN RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM_CLKGEN CLKIN)
		)
	)
	(primitive_def DNA_PORT 6 7
		(pin DIN DIN input)
		(pin SHIFT SHIFT input)
		(pin READ READ input)
		(pin CLK CLK input)
		(pin TEST TEST input)
		(pin DOUT DOUT output)
		(element DNA_PORT 6 # BEL
			(pin TEST input)
			(pin CLK input)
			(pin READ input)
			(pin SHIFT input)
			(pin DIN input)
			(pin DOUT output)
			(conn DNA_PORT DOUT ==> DOUT DOUT)
			(conn DNA_PORT TEST <== TEST TEST)
			(conn DNA_PORT CLK <== CLK CLK)
			(conn DNA_PORT READ <== READ READ)
			(conn DNA_PORT SHIFT <== SHIFT SHIFT)
			(conn DNA_PORT DIN <== DIN DIN)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== DNA_PORT DOUT)
		)
		(element TEST 1
			(pin TEST output)
			(conn TEST TEST ==> DNA_PORT TEST)
		)
		(element DIN 1
			(pin DIN output)
			(conn DIN DIN ==> DNA_PORT DIN)
		)
		(element SHIFT 1
			(pin SHIFT output)
			(conn SHIFT SHIFT ==> DNA_PORT SHIFT)
		)
		(element READ 1
			(pin READ output)
			(conn READ READ ==> DNA_PORT READ)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> DNA_PORT CLK)
		)
	)
	(primitive_def DSP48A1 346 378
		(pin RSTD RSTD input)
		(pin RSTP RSTP input)
		(pin RSTOPMODE RSTOPMODE input)
		(pin RSTM RSTM input)
		(pin RSTCARRYIN RSTCARRYIN input)
		(pin RSTC RSTC input)
		(pin RSTB RSTB input)
		(pin RSTA RSTA input)
		(pin D17 D17 input)
		(pin D16 D16 input)
		(pin D15 D15 input)
		(pin D14 D14 input)
		(pin D13 D13 input)
		(pin D12 D12 input)
		(pin D11 D11 input)
		(pin D10 D10 input)
		(pin D9 D9 input)
		(pin D8 D8 input)
		(pin D7 D7 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin D0 D0 input)
		(pin PCIN47 PCIN47 input)
		(pin PCIN46 PCIN46 input)
		(pin PCIN45 PCIN45 input)
		(pin PCIN44 PCIN44 input)
		(pin PCIN43 PCIN43 input)
		(pin PCIN42 PCIN42 input)
		(pin PCIN41 PCIN41 input)
		(pin PCIN40 PCIN40 input)
		(pin PCIN39 PCIN39 input)
		(pin PCIN38 PCIN38 input)
		(pin PCIN37 PCIN37 input)
		(pin PCIN36 PCIN36 input)
		(pin PCIN35 PCIN35 input)
		(pin PCIN34 PCIN34 input)
		(pin PCIN33 PCIN33 input)
		(pin PCIN32 PCIN32 input)
		(pin PCIN31 PCIN31 input)
		(pin PCIN30 PCIN30 input)
		(pin PCIN29 PCIN29 input)
		(pin PCIN28 PCIN28 input)
		(pin PCIN27 PCIN27 input)
		(pin PCIN26 PCIN26 input)
		(pin PCIN25 PCIN25 input)
		(pin PCIN24 PCIN24 input)
		(pin PCIN23 PCIN23 input)
		(pin PCIN22 PCIN22 input)
		(pin PCIN21 PCIN21 input)
		(pin PCIN20 PCIN20 input)
		(pin PCIN19 PCIN19 input)
		(pin PCIN18 PCIN18 input)
		(pin PCIN17 PCIN17 input)
		(pin PCIN16 PCIN16 input)
		(pin PCIN15 PCIN15 input)
		(pin PCIN14 PCIN14 input)
		(pin PCIN13 PCIN13 input)
		(pin PCIN12 PCIN12 input)
		(pin PCIN11 PCIN11 input)
		(pin PCIN10 PCIN10 input)
		(pin PCIN9 PCIN9 input)
		(pin PCIN8 PCIN8 input)
		(pin PCIN7 PCIN7 input)
		(pin PCIN6 PCIN6 input)
		(pin PCIN5 PCIN5 input)
		(pin PCIN4 PCIN4 input)
		(pin PCIN3 PCIN3 input)
		(pin PCIN2 PCIN2 input)
		(pin PCIN1 PCIN1 input)
		(pin PCIN0 PCIN0 input)
		(pin OPMODE7 OPMODE7 input)
		(pin OPMODE6 OPMODE6 input)
		(pin OPMODE5 OPMODE5 input)
		(pin OPMODE4 OPMODE4 input)
		(pin OPMODE3 OPMODE3 input)
		(pin OPMODE2 OPMODE2 input)
		(pin OPMODE1 OPMODE1 input)
		(pin OPMODE0 OPMODE0 input)
		(pin CLK CLK input)
		(pin CARRYIN CARRYIN input)
		(pin CED CED input)
		(pin CEP CEP input)
		(pin CEOPMODE CEOPMODE input)
		(pin CEM CEM input)
		(pin CECARRYIN CECARRYIN input)
		(pin CEC CEC input)
		(pin CEB CEB input)
		(pin CEA CEA input)
		(pin C47 C47 input)
		(pin C46 C46 input)
		(pin C45 C45 input)
		(pin C44 C44 input)
		(pin C43 C43 input)
		(pin C42 C42 input)
		(pin C41 C41 input)
		(pin C40 C40 input)
		(pin C39 C39 input)
		(pin C38 C38 input)
		(pin C37 C37 input)
		(pin C36 C36 input)
		(pin C35 C35 input)
		(pin C34 C34 input)
		(pin C33 C33 input)
		(pin C32 C32 input)
		(pin C31 C31 input)
		(pin C30 C30 input)
		(pin C29 C29 input)
		(pin C28 C28 input)
		(pin C27 C27 input)
		(pin C26 C26 input)
		(pin C25 C25 input)
		(pin C24 C24 input)
		(pin C23 C23 input)
		(pin C22 C22 input)
		(pin C21 C21 input)
		(pin C20 C20 input)
		(pin C19 C19 input)
		(pin C18 C18 input)
		(pin C17 C17 input)
		(pin C16 C16 input)
		(pin C15 C15 input)
		(pin C14 C14 input)
		(pin C13 C13 input)
		(pin C12 C12 input)
		(pin C11 C11 input)
		(pin C10 C10 input)
		(pin C9 C9 input)
		(pin C8 C8 input)
		(pin C7 C7 input)
		(pin C6 C6 input)
		(pin C5 C5 input)
		(pin C4 C4 input)
		(pin C3 C3 input)
		(pin C2 C2 input)
		(pin C1 C1 input)
		(pin C0 C0 input)
		(pin BCIN17 BCIN17 input)
		(pin BCIN16 BCIN16 input)
		(pin BCIN15 BCIN15 input)
		(pin BCIN14 BCIN14 input)
		(pin BCIN13 BCIN13 input)
		(pin BCIN12 BCIN12 input)
		(pin BCIN11 BCIN11 input)
		(pin BCIN10 BCIN10 input)
		(pin BCIN9 BCIN9 input)
		(pin BCIN8 BCIN8 input)
		(pin BCIN7 BCIN7 input)
		(pin BCIN6 BCIN6 input)
		(pin BCIN5 BCIN5 input)
		(pin BCIN4 BCIN4 input)
		(pin BCIN3 BCIN3 input)
		(pin BCIN2 BCIN2 input)
		(pin BCIN1 BCIN1 input)
		(pin BCIN0 BCIN0 input)
		(pin B17 B17 input)
		(pin B16 B16 input)
		(pin B15 B15 input)
		(pin B14 B14 input)
		(pin B13 B13 input)
		(pin B12 B12 input)
		(pin B11 B11 input)
		(pin B10 B10 input)
		(pin B9 B9 input)
		(pin B8 B8 input)
		(pin B7 B7 input)
		(pin B6 B6 input)
		(pin B5 B5 input)
		(pin B4 B4 input)
		(pin B3 B3 input)
		(pin B2 B2 input)
		(pin B1 B1 input)
		(pin B0 B0 input)
		(pin A17 A17 input)
		(pin A16 A16 input)
		(pin A15 A15 input)
		(pin A14 A14 input)
		(pin A13 A13 input)
		(pin A12 A12 input)
		(pin A11 A11 input)
		(pin A10 A10 input)
		(pin A9 A9 input)
		(pin A8 A8 input)
		(pin A7 A7 input)
		(pin A6 A6 input)
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin PCOUT47 PCOUT47 output)
		(pin PCOUT46 PCOUT46 output)
		(pin PCOUT45 PCOUT45 output)
		(pin PCOUT44 PCOUT44 output)
		(pin PCOUT43 PCOUT43 output)
		(pin PCOUT42 PCOUT42 output)
		(pin PCOUT41 PCOUT41 output)
		(pin PCOUT40 PCOUT40 output)
		(pin PCOUT39 PCOUT39 output)
		(pin PCOUT38 PCOUT38 output)
		(pin PCOUT37 PCOUT37 output)
		(pin PCOUT36 PCOUT36 output)
		(pin PCOUT35 PCOUT35 output)
		(pin PCOUT34 PCOUT34 output)
		(pin PCOUT33 PCOUT33 output)
		(pin PCOUT32 PCOUT32 output)
		(pin PCOUT31 PCOUT31 output)
		(pin PCOUT30 PCOUT30 output)
		(pin PCOUT29 PCOUT29 output)
		(pin PCOUT28 PCOUT28 output)
		(pin PCOUT27 PCOUT27 output)
		(pin PCOUT26 PCOUT26 output)
		(pin PCOUT25 PCOUT25 output)
		(pin PCOUT24 PCOUT24 output)
		(pin PCOUT23 PCOUT23 output)
		(pin PCOUT22 PCOUT22 output)
		(pin PCOUT21 PCOUT21 output)
		(pin PCOUT20 PCOUT20 output)
		(pin PCOUT19 PCOUT19 output)
		(pin PCOUT18 PCOUT18 output)
		(pin PCOUT17 PCOUT17 output)
		(pin PCOUT16 PCOUT16 output)
		(pin PCOUT15 PCOUT15 output)
		(pin PCOUT14 PCOUT14 output)
		(pin PCOUT13 PCOUT13 output)
		(pin PCOUT12 PCOUT12 output)
		(pin PCOUT11 PCOUT11 output)
		(pin PCOUT10 PCOUT10 output)
		(pin PCOUT9 PCOUT9 output)
		(pin PCOUT8 PCOUT8 output)
		(pin PCOUT7 PCOUT7 output)
		(pin PCOUT6 PCOUT6 output)
		(pin PCOUT5 PCOUT5 output)
		(pin PCOUT4 PCOUT4 output)
		(pin PCOUT3 PCOUT3 output)
		(pin PCOUT2 PCOUT2 output)
		(pin PCOUT1 PCOUT1 output)
		(pin PCOUT0 PCOUT0 output)
		(pin P47 P47 output)
		(pin P46 P46 output)
		(pin P45 P45 output)
		(pin P44 P44 output)
		(pin P43 P43 output)
		(pin P42 P42 output)
		(pin P41 P41 output)
		(pin P40 P40 output)
		(pin P39 P39 output)
		(pin P38 P38 output)
		(pin P37 P37 output)
		(pin P36 P36 output)
		(pin P35 P35 output)
		(pin P34 P34 output)
		(pin P33 P33 output)
		(pin P32 P32 output)
		(pin P31 P31 output)
		(pin P30 P30 output)
		(pin P29 P29 output)
		(pin P28 P28 output)
		(pin P27 P27 output)
		(pin P26 P26 output)
		(pin P25 P25 output)
		(pin P24 P24 output)
		(pin P23 P23 output)
		(pin P22 P22 output)
		(pin P21 P21 output)
		(pin P20 P20 output)
		(pin P19 P19 output)
		(pin P18 P18 output)
		(pin P17 P17 output)
		(pin P16 P16 output)
		(pin P15 P15 output)
		(pin P14 P14 output)
		(pin P13 P13 output)
		(pin P12 P12 output)
		(pin P11 P11 output)
		(pin P10 P10 output)
		(pin P9 P9 output)
		(pin P8 P8 output)
		(pin P7 P7 output)
		(pin P6 P6 output)
		(pin P5 P5 output)
		(pin P4 P4 output)
		(pin P3 P3 output)
		(pin P2 P2 output)
		(pin P1 P1 output)
		(pin P0 P0 output)
		(pin CARRYOUT CARRYOUT output)
		(pin BCOUT17 BCOUT17 output)
		(pin BCOUT16 BCOUT16 output)
		(pin BCOUT15 BCOUT15 output)
		(pin BCOUT14 BCOUT14 output)
		(pin BCOUT13 BCOUT13 output)
		(pin BCOUT12 BCOUT12 output)
		(pin BCOUT11 BCOUT11 output)
		(pin BCOUT10 BCOUT10 output)
		(pin BCOUT9 BCOUT9 output)
		(pin BCOUT8 BCOUT8 output)
		(pin BCOUT7 BCOUT7 output)
		(pin BCOUT6 BCOUT6 output)
		(pin BCOUT5 BCOUT5 output)
		(pin BCOUT4 BCOUT4 output)
		(pin BCOUT3 BCOUT3 output)
		(pin BCOUT2 BCOUT2 output)
		(pin BCOUT1 BCOUT1 output)
		(pin BCOUT0 BCOUT0 output)
		(pin M0 M0 output)
		(pin M1 M1 output)
		(pin M2 M2 output)
		(pin M3 M3 output)
		(pin M4 M4 output)
		(pin M5 M5 output)
		(pin M6 M6 output)
		(pin M7 M7 output)
		(pin M8 M8 output)
		(pin M9 M9 output)
		(pin M10 M10 output)
		(pin M11 M11 output)
		(pin M12 M12 output)
		(pin M13 M13 output)
		(pin M14 M14 output)
		(pin M15 M15 output)
		(pin M16 M16 output)
		(pin M17 M17 output)
		(pin M18 M18 output)
		(pin M19 M19 output)
		(pin M20 M20 output)
		(pin M21 M21 output)
		(pin M22 M22 output)
		(pin M23 M23 output)
		(pin M24 M24 output)
		(pin M25 M25 output)
		(pin M26 M26 output)
		(pin M27 M27 output)
		(pin M28 M28 output)
		(pin M29 M29 output)
		(pin M30 M30 output)
		(pin M31 M31 output)
		(pin M32 M32 output)
		(pin M33 M33 output)
		(pin M34 M34 output)
		(pin M35 M35 output)
		(pin CARRYOUTF CARRYOUTF output)
		(element PCIN12 1
			(pin PCIN12 output)
			(conn PCIN12 PCIN12 ==> DSP48A1 PCIN12)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== DSP48A1 P25)
		)
		(element PCIN26 1
			(pin PCIN26 output)
			(conn PCIN26 PCIN26 ==> DSP48A1 PCIN26)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> DSP48A1 B6)
		)
		(element C36 1
			(pin C36 output)
			(conn C36 C36 ==> DSP48A1 C36)
		)
		(element DSP48A1 346 # BEL
			(pin CARRYOUTF output)
			(pin M35 output)
			(pin M34 output)
			(pin M33 output)
			(pin M32 output)
			(pin M31 output)
			(pin M30 output)
			(pin M29 output)
			(pin M28 output)
			(pin M27 output)
			(pin M26 output)
			(pin M25 output)
			(pin M24 output)
			(pin M23 output)
			(pin M22 output)
			(pin M21 output)
			(pin M20 output)
			(pin M19 output)
			(pin M18 output)
			(pin M17 output)
			(pin M16 output)
			(pin M15 output)
			(pin M14 output)
			(pin M13 output)
			(pin M12 output)
			(pin M11 output)
			(pin M10 output)
			(pin M9 output)
			(pin M8 output)
			(pin M7 output)
			(pin M6 output)
			(pin M5 output)
			(pin M4 output)
			(pin M3 output)
			(pin M2 output)
			(pin M1 output)
			(pin M0 output)
			(pin RSTP input)
			(pin RSTOPMODE input)
			(pin RSTM input)
			(pin RSTD input)
			(pin RSTCARRYIN input)
			(pin RSTC input)
			(pin RSTB input)
			(pin RSTA input)
			(pin PCOUT47 output)
			(pin PCOUT46 output)
			(pin PCOUT45 output)
			(pin PCOUT44 output)
			(pin PCOUT43 output)
			(pin PCOUT42 output)
			(pin PCOUT41 output)
			(pin PCOUT40 output)
			(pin PCOUT39 output)
			(pin PCOUT38 output)
			(pin PCOUT37 output)
			(pin PCOUT36 output)
			(pin PCOUT35 output)
			(pin PCOUT34 output)
			(pin PCOUT33 output)
			(pin PCOUT32 output)
			(pin PCOUT31 output)
			(pin PCOUT30 output)
			(pin PCOUT29 output)
			(pin PCOUT28 output)
			(pin PCOUT27 output)
			(pin PCOUT26 output)
			(pin PCOUT25 output)
			(pin PCOUT24 output)
			(pin PCOUT23 output)
			(pin PCOUT22 output)
			(pin PCOUT21 output)
			(pin PCOUT20 output)
			(pin PCOUT19 output)
			(pin PCOUT18 output)
			(pin PCOUT17 output)
			(pin PCOUT16 output)
			(pin PCOUT15 output)
			(pin PCOUT14 output)
			(pin PCOUT13 output)
			(pin PCOUT12 output)
			(pin PCOUT11 output)
			(pin PCOUT10 output)
			(pin PCOUT9 output)
			(pin PCOUT8 output)
			(pin PCOUT7 output)
			(pin PCOUT6 output)
			(pin PCOUT5 output)
			(pin PCOUT4 output)
			(pin PCOUT3 output)
			(pin PCOUT2 output)
			(pin PCOUT1 output)
			(pin PCOUT0 output)
			(pin PCIN47 input)
			(pin PCIN46 input)
			(pin PCIN45 input)
			(pin PCIN44 input)
			(pin PCIN43 input)
			(pin PCIN42 input)
			(pin PCIN41 input)
			(pin PCIN40 input)
			(pin PCIN39 input)
			(pin PCIN38 input)
			(pin PCIN37 input)
			(pin PCIN36 input)
			(pin PCIN35 input)
			(pin PCIN34 input)
			(pin PCIN33 input)
			(pin PCIN32 input)
			(pin PCIN31 input)
			(pin PCIN30 input)
			(pin PCIN29 input)
			(pin PCIN28 input)
			(pin PCIN27 input)
			(pin PCIN26 input)
			(pin PCIN25 input)
			(pin PCIN24 input)
			(pin PCIN23 input)
			(pin PCIN22 input)
			(pin PCIN21 input)
			(pin PCIN20 input)
			(pin PCIN19 input)
			(pin PCIN18 input)
			(pin PCIN17 input)
			(pin PCIN16 input)
			(pin PCIN15 input)
			(pin PCIN14 input)
			(pin PCIN13 input)
			(pin PCIN12 input)
			(pin PCIN11 input)
			(pin PCIN10 input)
			(pin PCIN9 input)
			(pin PCIN8 input)
			(pin PCIN7 input)
			(pin PCIN6 input)
			(pin PCIN5 input)
			(pin PCIN4 input)
			(pin PCIN3 input)
			(pin PCIN2 input)
			(pin PCIN1 input)
			(pin PCIN0 input)
			(pin P47 output)
			(pin P46 output)
			(pin P45 output)
			(pin P44 output)
			(pin P43 output)
			(pin P42 output)
			(pin P41 output)
			(pin P40 output)
			(pin P39 output)
			(pin P38 output)
			(pin P37 output)
			(pin P36 output)
			(pin P35 output)
			(pin P34 output)
			(pin P33 output)
			(pin P32 output)
			(pin P31 output)
			(pin P30 output)
			(pin P29 output)
			(pin P28 output)
			(pin P27 output)
			(pin P26 output)
			(pin P25 output)
			(pin P24 output)
			(pin P23 output)
			(pin P22 output)
			(pin P21 output)
			(pin P20 output)
			(pin P19 output)
			(pin P18 output)
			(pin P17 output)
			(pin P16 output)
			(pin P15 output)
			(pin P14 output)
			(pin P13 output)
			(pin P12 output)
			(pin P11 output)
			(pin P10 output)
			(pin P9 output)
			(pin P8 output)
			(pin P7 output)
			(pin P6 output)
			(pin P5 output)
			(pin P4 output)
			(pin P3 output)
			(pin P2 output)
			(pin P1 output)
			(pin P0 output)
			(pin OPMODE7 input)
			(pin OPMODE6 input)
			(pin OPMODE5 input)
			(pin OPMODE4 input)
			(pin OPMODE3 input)
			(pin OPMODE2 input)
			(pin OPMODE1 input)
			(pin OPMODE0 input)
			(pin D17 input)
			(pin D16 input)
			(pin D15 input)
			(pin D14 input)
			(pin D13 input)
			(pin D12 input)
			(pin D11 input)
			(pin D10 input)
			(pin D9 input)
			(pin D8 input)
			(pin D7 input)
			(pin D6 input)
			(pin D5 input)
			(pin D4 input)
			(pin D3 input)
			(pin D2 input)
			(pin D1 input)
			(pin D0 input)
			(pin CLK input)
			(pin CEP input)
			(pin CEOPMODE input)
			(pin CEM input)
			(pin CED input)
			(pin CECARRYIN input)
			(pin CEC input)
			(pin CEB input)
			(pin CEA input)
			(pin CARRYOUT output)
			(pin CARRYIN input)
			(pin C47 input)
			(pin C46 input)
			(pin C45 input)
			(pin C44 input)
			(pin C43 input)
			(pin C42 input)
			(pin C41 input)
			(pin C40 input)
			(pin C39 input)
			(pin C38 input)
			(pin C37 input)
			(pin C36 input)
			(pin C35 input)
			(pin C34 input)
			(pin C33 input)
			(pin C32 input)
			(pin C31 input)
			(pin C30 input)
			(pin C29 input)
			(pin C28 input)
			(pin C27 input)
			(pin C26 input)
			(pin C25 input)
			(pin C24 input)
			(pin C23 input)
			(pin C22 input)
			(pin C21 input)
			(pin C20 input)
			(pin C19 input)
			(pin C18 input)
			(pin C17 input)
			(pin C16 input)
			(pin C15 input)
			(pin C14 input)
			(pin C13 input)
			(pin C12 input)
			(pin C11 input)
			(pin C10 input)
			(pin C9 input)
			(pin C8 input)
			(pin C7 input)
			(pin C6 input)
			(pin C5 input)
			(pin C4 input)
			(pin C3 input)
			(pin C2 input)
			(pin C1 input)
			(pin C0 input)
			(pin BCOUT17 output)
			(pin BCOUT16 output)
			(pin BCOUT15 output)
			(pin BCOUT14 output)
			(pin BCOUT13 output)
			(pin BCOUT12 output)
			(pin BCOUT11 output)
			(pin BCOUT10 output)
			(pin BCOUT9 output)
			(pin BCOUT8 output)
			(pin BCOUT7 output)
			(pin BCOUT6 output)
			(pin BCOUT5 output)
			(pin BCOUT4 output)
			(pin BCOUT3 output)
			(pin BCOUT2 output)
			(pin BCOUT1 output)
			(pin BCOUT0 output)
			(pin BCIN17 input)
			(pin BCIN16 input)
			(pin BCIN15 input)
			(pin BCIN14 input)
			(pin BCIN13 input)
			(pin BCIN12 input)
			(pin BCIN11 input)
			(pin BCIN10 input)
			(pin BCIN9 input)
			(pin BCIN8 input)
			(pin BCIN7 input)
			(pin BCIN6 input)
			(pin BCIN5 input)
			(pin BCIN4 input)
			(pin BCIN3 input)
			(pin BCIN2 input)
			(pin BCIN1 input)
			(pin BCIN0 input)
			(pin B17 input)
			(pin B16 input)
			(pin B15 input)
			(pin B14 input)
			(pin B13 input)
			(pin B12 input)
			(pin B11 input)
			(pin B10 input)
			(pin B9 input)
			(pin B8 input)
			(pin B7 input)
			(pin B6 input)
			(pin B5 input)
			(pin B4 input)
			(pin B3 input)
			(pin B2 input)
			(pin B1 input)
			(pin B0 input)
			(pin A17 input)
			(pin A16 input)
			(pin A15 input)
			(pin A14 input)
			(pin A13 input)
			(pin A12 input)
			(pin A11 input)
			(pin A10 input)
			(pin A9 input)
			(pin A8 input)
			(pin A7 input)
			(pin A6 input)
			(pin A5 input)
			(pin A4 input)
			(pin A3 input)
			(pin A2 input)
			(pin A1 input)
			(pin A0 input)
			(conn DSP48A1 CARRYOUTF ==> CARRYOUTF CARRYOUTF)
			(conn DSP48A1 M35 ==> M35 M35)
			(conn DSP48A1 M34 ==> M34 M34)
			(conn DSP48A1 M33 ==> M33 M33)
			(conn DSP48A1 M32 ==> M32 M32)
			(conn DSP48A1 M31 ==> M31 M31)
			(conn DSP48A1 M30 ==> M30 M30)
			(conn DSP48A1 M29 ==> M29 M29)
			(conn DSP48A1 M28 ==> M28 M28)
			(conn DSP48A1 M27 ==> M27 M27)
			(conn DSP48A1 M26 ==> M26 M26)
			(conn DSP48A1 M25 ==> M25 M25)
			(conn DSP48A1 M24 ==> M24 M24)
			(conn DSP48A1 M23 ==> M23 M23)
			(conn DSP48A1 M22 ==> M22 M22)
			(conn DSP48A1 M21 ==> M21 M21)
			(conn DSP48A1 M20 ==> M20 M20)
			(conn DSP48A1 M19 ==> M19 M19)
			(conn DSP48A1 M18 ==> M18 M18)
			(conn DSP48A1 M17 ==> M17 M17)
			(conn DSP48A1 M16 ==> M16 M16)
			(conn DSP48A1 M15 ==> M15 M15)
			(conn DSP48A1 M14 ==> M14 M14)
			(conn DSP48A1 M13 ==> M13 M13)
			(conn DSP48A1 M12 ==> M12 M12)
			(conn DSP48A1 M11 ==> M11 M11)
			(conn DSP48A1 M10 ==> M10 M10)
			(conn DSP48A1 M9 ==> M9 M9)
			(conn DSP48A1 M8 ==> M8 M8)
			(conn DSP48A1 M7 ==> M7 M7)
			(conn DSP48A1 M6 ==> M6 M6)
			(conn DSP48A1 M5 ==> M5 M5)
			(conn DSP48A1 M4 ==> M4 M4)
			(conn DSP48A1 M3 ==> M3 M3)
			(conn DSP48A1 M2 ==> M2 M2)
			(conn DSP48A1 M1 ==> M1 M1)
			(conn DSP48A1 M0 ==> M0 M0)
			(conn DSP48A1 PCOUT47 ==> PCOUT47 PCOUT47)
			(conn DSP48A1 PCOUT46 ==> PCOUT46 PCOUT46)
			(conn DSP48A1 PCOUT45 ==> PCOUT45 PCOUT45)
			(conn DSP48A1 PCOUT44 ==> PCOUT44 PCOUT44)
			(conn DSP48A1 PCOUT43 ==> PCOUT43 PCOUT43)
			(conn DSP48A1 PCOUT42 ==> PCOUT42 PCOUT42)
			(conn DSP48A1 PCOUT41 ==> PCOUT41 PCOUT41)
			(conn DSP48A1 PCOUT40 ==> PCOUT40 PCOUT40)
			(conn DSP48A1 PCOUT39 ==> PCOUT39 PCOUT39)
			(conn DSP48A1 PCOUT38 ==> PCOUT38 PCOUT38)
			(conn DSP48A1 PCOUT37 ==> PCOUT37 PCOUT37)
			(conn DSP48A1 PCOUT36 ==> PCOUT36 PCOUT36)
			(conn DSP48A1 PCOUT35 ==> PCOUT35 PCOUT35)
			(conn DSP48A1 PCOUT34 ==> PCOUT34 PCOUT34)
			(conn DSP48A1 PCOUT33 ==> PCOUT33 PCOUT33)
			(conn DSP48A1 PCOUT32 ==> PCOUT32 PCOUT32)
			(conn DSP48A1 PCOUT31 ==> PCOUT31 PCOUT31)
			(conn DSP48A1 PCOUT30 ==> PCOUT30 PCOUT30)
			(conn DSP48A1 PCOUT29 ==> PCOUT29 PCOUT29)
			(conn DSP48A1 PCOUT28 ==> PCOUT28 PCOUT28)
			(conn DSP48A1 PCOUT27 ==> PCOUT27 PCOUT27)
			(conn DSP48A1 PCOUT26 ==> PCOUT26 PCOUT26)
			(conn DSP48A1 PCOUT25 ==> PCOUT25 PCOUT25)
			(conn DSP48A1 PCOUT24 ==> PCOUT24 PCOUT24)
			(conn DSP48A1 PCOUT23 ==> PCOUT23 PCOUT23)
			(conn DSP48A1 PCOUT22 ==> PCOUT22 PCOUT22)
			(conn DSP48A1 PCOUT21 ==> PCOUT21 PCOUT21)
			(conn DSP48A1 PCOUT20 ==> PCOUT20 PCOUT20)
			(conn DSP48A1 PCOUT19 ==> PCOUT19 PCOUT19)
			(conn DSP48A1 PCOUT18 ==> PCOUT18 PCOUT18)
			(conn DSP48A1 PCOUT17 ==> PCOUT17 PCOUT17)
			(conn DSP48A1 PCOUT16 ==> PCOUT16 PCOUT16)
			(conn DSP48A1 PCOUT15 ==> PCOUT15 PCOUT15)
			(conn DSP48A1 PCOUT14 ==> PCOUT14 PCOUT14)
			(conn DSP48A1 PCOUT13 ==> PCOUT13 PCOUT13)
			(conn DSP48A1 PCOUT12 ==> PCOUT12 PCOUT12)
			(conn DSP48A1 PCOUT11 ==> PCOUT11 PCOUT11)
			(conn DSP48A1 PCOUT10 ==> PCOUT10 PCOUT10)
			(conn DSP48A1 PCOUT9 ==> PCOUT9 PCOUT9)
			(conn DSP48A1 PCOUT8 ==> PCOUT8 PCOUT8)
			(conn DSP48A1 PCOUT7 ==> PCOUT7 PCOUT7)
			(conn DSP48A1 PCOUT6 ==> PCOUT6 PCOUT6)
			(conn DSP48A1 PCOUT5 ==> PCOUT5 PCOUT5)
			(conn DSP48A1 PCOUT4 ==> PCOUT4 PCOUT4)
			(conn DSP48A1 PCOUT3 ==> PCOUT3 PCOUT3)
			(conn DSP48A1 PCOUT2 ==> PCOUT2 PCOUT2)
			(conn DSP48A1 PCOUT1 ==> PCOUT1 PCOUT1)
			(conn DSP48A1 PCOUT0 ==> PCOUT0 PCOUT0)
			(conn DSP48A1 P47 ==> P47 P47)
			(conn DSP48A1 P46 ==> P46 P46)
			(conn DSP48A1 P45 ==> P45 P45)
			(conn DSP48A1 P44 ==> P44 P44)
			(conn DSP48A1 P43 ==> P43 P43)
			(conn DSP48A1 P42 ==> P42 P42)
			(conn DSP48A1 P41 ==> P41 P41)
			(conn DSP48A1 P40 ==> P40 P40)
			(conn DSP48A1 P39 ==> P39 P39)
			(conn DSP48A1 P38 ==> P38 P38)
			(conn DSP48A1 P37 ==> P37 P37)
			(conn DSP48A1 P36 ==> P36 P36)
			(conn DSP48A1 P35 ==> P35 P35)
			(conn DSP48A1 P34 ==> P34 P34)
			(conn DSP48A1 P33 ==> P33 P33)
			(conn DSP48A1 P32 ==> P32 P32)
			(conn DSP48A1 P31 ==> P31 P31)
			(conn DSP48A1 P30 ==> P30 P30)
			(conn DSP48A1 P29 ==> P29 P29)
			(conn DSP48A1 P28 ==> P28 P28)
			(conn DSP48A1 P27 ==> P27 P27)
			(conn DSP48A1 P26 ==> P26 P26)
			(conn DSP48A1 P25 ==> P25 P25)
			(conn DSP48A1 P24 ==> P24 P24)
			(conn DSP48A1 P23 ==> P23 P23)
			(conn DSP48A1 P22 ==> P22 P22)
			(conn DSP48A1 P21 ==> P21 P21)
			(conn DSP48A1 P20 ==> P20 P20)
			(conn DSP48A1 P19 ==> P19 P19)
			(conn DSP48A1 P18 ==> P18 P18)
			(conn DSP48A1 P17 ==> P17 P17)
			(conn DSP48A1 P16 ==> P16 P16)
			(conn DSP48A1 P15 ==> P15 P15)
			(conn DSP48A1 P14 ==> P14 P14)
			(conn DSP48A1 P13 ==> P13 P13)
			(conn DSP48A1 P12 ==> P12 P12)
			(conn DSP48A1 P11 ==> P11 P11)
			(conn DSP48A1 P10 ==> P10 P10)
			(conn DSP48A1 P9 ==> P9 P9)
			(conn DSP48A1 P8 ==> P8 P8)
			(conn DSP48A1 P7 ==> P7 P7)
			(conn DSP48A1 P6 ==> P6 P6)
			(conn DSP48A1 P5 ==> P5 P5)
			(conn DSP48A1 P4 ==> P4 P4)
			(conn DSP48A1 P3 ==> P3 P3)
			(conn DSP48A1 P2 ==> P2 P2)
			(conn DSP48A1 P1 ==> P1 P1)
			(conn DSP48A1 P0 ==> P0 P0)
			(conn DSP48A1 CARRYOUT ==> CARRYOUT CARRYOUT)
			(conn DSP48A1 BCOUT17 ==> BCOUT17 BCOUT17)
			(conn DSP48A1 BCOUT16 ==> BCOUT16 BCOUT16)
			(conn DSP48A1 BCOUT15 ==> BCOUT15 BCOUT15)
			(conn DSP48A1 BCOUT14 ==> BCOUT14 BCOUT14)
			(conn DSP48A1 BCOUT13 ==> BCOUT13 BCOUT13)
			(conn DSP48A1 BCOUT12 ==> BCOUT12 BCOUT12)
			(conn DSP48A1 BCOUT11 ==> BCOUT11 BCOUT11)
			(conn DSP48A1 BCOUT10 ==> BCOUT10 BCOUT10)
			(conn DSP48A1 BCOUT9 ==> BCOUT9 BCOUT9)
			(conn DSP48A1 BCOUT8 ==> BCOUT8 BCOUT8)
			(conn DSP48A1 BCOUT7 ==> BCOUT7 BCOUT7)
			(conn DSP48A1 BCOUT6 ==> BCOUT6 BCOUT6)
			(conn DSP48A1 BCOUT5 ==> BCOUT5 BCOUT5)
			(conn DSP48A1 BCOUT4 ==> BCOUT4 BCOUT4)
			(conn DSP48A1 BCOUT3 ==> BCOUT3 BCOUT3)
			(conn DSP48A1 BCOUT2 ==> BCOUT2 BCOUT2)
			(conn DSP48A1 BCOUT1 ==> BCOUT1 BCOUT1)
			(conn DSP48A1 BCOUT0 ==> BCOUT0 BCOUT0)
			(conn DSP48A1 RSTP <== RSTPINV OUT)
			(conn DSP48A1 RSTOPMODE <== RSTOPMODEINV OUT)
			(conn DSP48A1 RSTM <== RSTMINV OUT)
			(conn DSP48A1 RSTD <== RSTDINV OUT)
			(conn DSP48A1 RSTCARRYIN <== RSTCARRYININV OUT)
			(conn DSP48A1 RSTC <== RSTCINV OUT)
			(conn DSP48A1 RSTB <== RSTBINV OUT)
			(conn DSP48A1 RSTA <== RSTAINV OUT)
			(conn DSP48A1 PCIN47 <== PCIN47 PCIN47)
			(conn DSP48A1 PCIN46 <== PCIN46 PCIN46)
			(conn DSP48A1 PCIN45 <== PCIN45 PCIN45)
			(conn DSP48A1 PCIN44 <== PCIN44 PCIN44)
			(conn DSP48A1 PCIN43 <== PCIN43 PCIN43)
			(conn DSP48A1 PCIN42 <== PCIN42 PCIN42)
			(conn DSP48A1 PCIN41 <== PCIN41 PCIN41)
			(conn DSP48A1 PCIN40 <== PCIN40 PCIN40)
			(conn DSP48A1 PCIN39 <== PCIN39 PCIN39)
			(conn DSP48A1 PCIN38 <== PCIN38 PCIN38)
			(conn DSP48A1 PCIN37 <== PCIN37 PCIN37)
			(conn DSP48A1 PCIN36 <== PCIN36 PCIN36)
			(conn DSP48A1 PCIN35 <== PCIN35 PCIN35)
			(conn DSP48A1 PCIN34 <== PCIN34 PCIN34)
			(conn DSP48A1 PCIN33 <== PCIN33 PCIN33)
			(conn DSP48A1 PCIN32 <== PCIN32 PCIN32)
			(conn DSP48A1 PCIN31 <== PCIN31 PCIN31)
			(conn DSP48A1 PCIN30 <== PCIN30 PCIN30)
			(conn DSP48A1 PCIN29 <== PCIN29 PCIN29)
			(conn DSP48A1 PCIN28 <== PCIN28 PCIN28)
			(conn DSP48A1 PCIN27 <== PCIN27 PCIN27)
			(conn DSP48A1 PCIN26 <== PCIN26 PCIN26)
			(conn DSP48A1 PCIN25 <== PCIN25 PCIN25)
			(conn DSP48A1 PCIN24 <== PCIN24 PCIN24)
			(conn DSP48A1 PCIN23 <== PCIN23 PCIN23)
			(conn DSP48A1 PCIN22 <== PCIN22 PCIN22)
			(conn DSP48A1 PCIN21 <== PCIN21 PCIN21)
			(conn DSP48A1 PCIN20 <== PCIN20 PCIN20)
			(conn DSP48A1 PCIN19 <== PCIN19 PCIN19)
			(conn DSP48A1 PCIN18 <== PCIN18 PCIN18)
			(conn DSP48A1 PCIN17 <== PCIN17 PCIN17)
			(conn DSP48A1 PCIN16 <== PCIN16 PCIN16)
			(conn DSP48A1 PCIN15 <== PCIN15 PCIN15)
			(conn DSP48A1 PCIN14 <== PCIN14 PCIN14)
			(conn DSP48A1 PCIN13 <== PCIN13 PCIN13)
			(conn DSP48A1 PCIN12 <== PCIN12 PCIN12)
			(conn DSP48A1 PCIN11 <== PCIN11 PCIN11)
			(conn DSP48A1 PCIN10 <== PCIN10 PCIN10)
			(conn DSP48A1 PCIN9 <== PCIN9 PCIN9)
			(conn DSP48A1 PCIN8 <== PCIN8 PCIN8)
			(conn DSP48A1 PCIN7 <== PCIN7 PCIN7)
			(conn DSP48A1 PCIN6 <== PCIN6 PCIN6)
			(conn DSP48A1 PCIN5 <== PCIN5 PCIN5)
			(conn DSP48A1 PCIN4 <== PCIN4 PCIN4)
			(conn DSP48A1 PCIN3 <== PCIN3 PCIN3)
			(conn DSP48A1 PCIN2 <== PCIN2 PCIN2)
			(conn DSP48A1 PCIN1 <== PCIN1 PCIN1)
			(conn DSP48A1 PCIN0 <== PCIN0 PCIN0)
			(conn DSP48A1 OPMODE7 <== OPMODE7 OPMODE7)
			(conn DSP48A1 OPMODE6 <== OPMODE6 OPMODE6)
			(conn DSP48A1 OPMODE5 <== OPMODE5 OPMODE5)
			(conn DSP48A1 OPMODE4 <== OPMODE4 OPMODE4)
			(conn DSP48A1 OPMODE3 <== OPMODE3 OPMODE3)
			(conn DSP48A1 OPMODE2 <== OPMODE2 OPMODE2)
			(conn DSP48A1 OPMODE1 <== OPMODE1 OPMODE1)
			(conn DSP48A1 OPMODE0 <== OPMODE0 OPMODE0)
			(conn DSP48A1 D17 <== D17 D17)
			(conn DSP48A1 D16 <== D16 D16)
			(conn DSP48A1 D15 <== D15 D15)
			(conn DSP48A1 D14 <== D14 D14)
			(conn DSP48A1 D13 <== D13 D13)
			(conn DSP48A1 D12 <== D12 D12)
			(conn DSP48A1 D11 <== D11 D11)
			(conn DSP48A1 D10 <== D10 D10)
			(conn DSP48A1 D9 <== D9 D9)
			(conn DSP48A1 D8 <== D8 D8)
			(conn DSP48A1 D7 <== D7 D7)
			(conn DSP48A1 D6 <== D6 D6)
			(conn DSP48A1 D5 <== D5 D5)
			(conn DSP48A1 D4 <== D4 D4)
			(conn DSP48A1 D3 <== D3 D3)
			(conn DSP48A1 D2 <== D2 D2)
			(conn DSP48A1 D1 <== D1 D1)
			(conn DSP48A1 D0 <== D0 D0)
			(conn DSP48A1 CLK <== CLKINV OUT)
			(conn DSP48A1 CEP <== CEPINV OUT)
			(conn DSP48A1 CEOPMODE <== CEOPMODEINV OUT)
			(conn DSP48A1 CEM <== CEMINV OUT)
			(conn DSP48A1 CED <== CEDINV OUT)
			(conn DSP48A1 CECARRYIN <== CECARRYININV OUT)
			(conn DSP48A1 CEC <== CECINV OUT)
			(conn DSP48A1 CEB <== CEBINV OUT)
			(conn DSP48A1 CEA <== CEAINV OUT)
			(conn DSP48A1 CARRYIN <== CARRYIN CARRYIN)
			(conn DSP48A1 C47 <== C47 C47)
			(conn DSP48A1 C46 <== C46 C46)
			(conn DSP48A1 C45 <== C45 C45)
			(conn DSP48A1 C44 <== C44 C44)
			(conn DSP48A1 C43 <== C43 C43)
			(conn DSP48A1 C42 <== C42 C42)
			(conn DSP48A1 C41 <== C41 C41)
			(conn DSP48A1 C40 <== C40 C40)
			(conn DSP48A1 C39 <== C39 C39)
			(conn DSP48A1 C38 <== C38 C38)
			(conn DSP48A1 C37 <== C37 C37)
			(conn DSP48A1 C36 <== C36 C36)
			(conn DSP48A1 C35 <== C35 C35)
			(conn DSP48A1 C34 <== C34 C34)
			(conn DSP48A1 C33 <== C33 C33)
			(conn DSP48A1 C32 <== C32 C32)
			(conn DSP48A1 C31 <== C31 C31)
			(conn DSP48A1 C30 <== C30 C30)
			(conn DSP48A1 C29 <== C29 C29)
			(conn DSP48A1 C28 <== C28 C28)
			(conn DSP48A1 C27 <== C27 C27)
			(conn DSP48A1 C26 <== C26 C26)
			(conn DSP48A1 C25 <== C25 C25)
			(conn DSP48A1 C24 <== C24 C24)
			(conn DSP48A1 C23 <== C23 C23)
			(conn DSP48A1 C22 <== C22 C22)
			(conn DSP48A1 C21 <== C21 C21)
			(conn DSP48A1 C20 <== C20 C20)
			(conn DSP48A1 C19 <== C19 C19)
			(conn DSP48A1 C18 <== C18 C18)
			(conn DSP48A1 C17 <== C17 C17)
			(conn DSP48A1 C16 <== C16 C16)
			(conn DSP48A1 C15 <== C15 C15)
			(conn DSP48A1 C14 <== C14 C14)
			(conn DSP48A1 C13 <== C13 C13)
			(conn DSP48A1 C12 <== C12 C12)
			(conn DSP48A1 C11 <== C11 C11)
			(conn DSP48A1 C10 <== C10 C10)
			(conn DSP48A1 C9 <== C9 C9)
			(conn DSP48A1 C8 <== C8 C8)
			(conn DSP48A1 C7 <== C7 C7)
			(conn DSP48A1 C6 <== C6 C6)
			(conn DSP48A1 C5 <== C5 C5)
			(conn DSP48A1 C4 <== C4 C4)
			(conn DSP48A1 C3 <== C3 C3)
			(conn DSP48A1 C2 <== C2 C2)
			(conn DSP48A1 C1 <== C1 C1)
			(conn DSP48A1 C0 <== C0 C0)
			(conn DSP48A1 BCIN17 <== BCIN17 BCIN17)
			(conn DSP48A1 BCIN16 <== BCIN16 BCIN16)
			(conn DSP48A1 BCIN15 <== BCIN15 BCIN15)
			(conn DSP48A1 BCIN14 <== BCIN14 BCIN14)
			(conn DSP48A1 BCIN13 <== BCIN13 BCIN13)
			(conn DSP48A1 BCIN12 <== BCIN12 BCIN12)
			(conn DSP48A1 BCIN11 <== BCIN11 BCIN11)
			(conn DSP48A1 BCIN10 <== BCIN10 BCIN10)
			(conn DSP48A1 BCIN9 <== BCIN9 BCIN9)
			(conn DSP48A1 BCIN8 <== BCIN8 BCIN8)
			(conn DSP48A1 BCIN7 <== BCIN7 BCIN7)
			(conn DSP48A1 BCIN6 <== BCIN6 BCIN6)
			(conn DSP48A1 BCIN5 <== BCIN5 BCIN5)
			(conn DSP48A1 BCIN4 <== BCIN4 BCIN4)
			(conn DSP48A1 BCIN3 <== BCIN3 BCIN3)
			(conn DSP48A1 BCIN2 <== BCIN2 BCIN2)
			(conn DSP48A1 BCIN1 <== BCIN1 BCIN1)
			(conn DSP48A1 BCIN0 <== BCIN0 BCIN0)
			(conn DSP48A1 B17 <== B17 B17)
			(conn DSP48A1 B16 <== B16 B16)
			(conn DSP48A1 B15 <== B15 B15)
			(conn DSP48A1 B14 <== B14 B14)
			(conn DSP48A1 B13 <== B13 B13)
			(conn DSP48A1 B12 <== B12 B12)
			(conn DSP48A1 B11 <== B11 B11)
			(conn DSP48A1 B10 <== B10 B10)
			(conn DSP48A1 B9 <== B9 B9)
			(conn DSP48A1 B8 <== B8 B8)
			(conn DSP48A1 B7 <== B7 B7)
			(conn DSP48A1 B6 <== B6 B6)
			(conn DSP48A1 B5 <== B5 B5)
			(conn DSP48A1 B4 <== B4 B4)
			(conn DSP48A1 B3 <== B3 B3)
			(conn DSP48A1 B2 <== B2 B2)
			(conn DSP48A1 B1 <== B1 B1)
			(conn DSP48A1 B0 <== B0 B0)
			(conn DSP48A1 A17 <== A17 A17)
			(conn DSP48A1 A16 <== A16 A16)
			(conn DSP48A1 A15 <== A15 A15)
			(conn DSP48A1 A14 <== A14 A14)
			(conn DSP48A1 A13 <== A13 A13)
			(conn DSP48A1 A12 <== A12 A12)
			(conn DSP48A1 A11 <== A11 A11)
			(conn DSP48A1 A10 <== A10 A10)
			(conn DSP48A1 A9 <== A9 A9)
			(conn DSP48A1 A8 <== A8 A8)
			(conn DSP48A1 A7 <== A7 A7)
			(conn DSP48A1 A6 <== A6 A6)
			(conn DSP48A1 A5 <== A5 A5)
			(conn DSP48A1 A4 <== A4 A4)
			(conn DSP48A1 A3 <== A3 A3)
			(conn DSP48A1 A2 <== A2 A2)
			(conn DSP48A1 A1 <== A1 A1)
			(conn DSP48A1 A0 <== A0 A0)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== DSP48A1 P3)
		)
		(element PCOUT0 1
			(pin PCOUT0 input)
			(conn PCOUT0 PCOUT0 <== DSP48A1 PCOUT0)
		)
		(element C8 1
			(pin C8 output)
			(conn C8 C8 ==> DSP48A1 C8)
		)
		(element PCIN38 1
			(pin PCIN38 output)
			(conn PCIN38 PCIN38 ==> DSP48A1 PCIN38)
		)
		(element CEB 1
			(pin CEB output)
			(conn CEB CEB ==> CEBINV CEB_B)
			(conn CEB CEB ==> CEBINV CEB)
		)
		(element PCIN7 1
			(pin PCIN7 output)
			(conn PCIN7 PCIN7 ==> DSP48A1 PCIN7)
		)
		(element P38 1
			(pin P38 input)
			(conn P38 P38 <== DSP48A1 P38)
		)
		(element PCOUT32 1
			(pin PCOUT32 input)
			(conn PCOUT32 PCOUT32 <== DSP48A1 PCOUT32)
		)
		(element C19 1
			(pin C19 output)
			(conn C19 C19 ==> DSP48A1 C19)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== DSP48A1 P15)
		)
		(element D11 1
			(pin D11 output)
			(conn D11 D11 ==> DSP48A1 D11)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element PCOUT25 1
			(pin PCOUT25 input)
			(conn PCOUT25 PCOUT25 <== DSP48A1 PCOUT25)
		)
		(element CEOPMODEINV 3
			(pin CEOPMODE_B input)
			(pin CEOPMODE input)
			(pin OUT output)
			(cfg CEOPMODE_B CEOPMODE)
			(conn CEOPMODEINV OUT ==> DSP48A1 CEOPMODE)
			(conn CEOPMODEINV CEOPMODE_B <== CEOPMODE CEOPMODE)
			(conn CEOPMODEINV CEOPMODE <== CEOPMODE CEOPMODE)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> DSP48A1 B17)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> DSP48A1 A1)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== DSP48A1 P12)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> DSP48A1 A11)
		)
		(element CEOPMODE 1
			(pin CEOPMODE output)
			(conn CEOPMODE CEOPMODE ==> CEOPMODEINV CEOPMODE_B)
			(conn CEOPMODE CEOPMODE ==> CEOPMODEINV CEOPMODE)
		)
		(element PCIN46 1
			(pin PCIN46 output)
			(conn PCIN46 PCIN46 ==> DSP48A1 PCIN46)
		)
		(element PCOUT12 1
			(pin PCOUT12 input)
			(conn PCOUT12 PCOUT12 <== DSP48A1 PCOUT12)
		)
		(element C16 1
			(pin C16 output)
			(conn C16 C16 ==> DSP48A1 C16)
		)
		(element RSTM 1
			(pin RSTM output)
			(conn RSTM RSTM ==> RSTMINV RSTM_B)
			(conn RSTM RSTM ==> RSTMINV RSTM)
		)
		(element C13 1
			(pin C13 output)
			(conn C13 C13 ==> DSP48A1 C13)
		)
		(element BCOUT12 1
			(pin BCOUT12 input)
			(conn BCOUT12 BCOUT12 <== DSP48A1 BCOUT12)
		)
		(element CEP 1
			(pin CEP output)
			(conn CEP CEP ==> CEPINV CEP_B)
			(conn CEP CEP ==> CEPINV CEP)
		)
		(element MREG 0
			(cfg 1 0)
		)
		(element C22 1
			(pin C22 output)
			(conn C22 C22 ==> DSP48A1 C22)
		)
		(element PCOUT43 1
			(pin PCOUT43 input)
			(conn PCOUT43 PCOUT43 <== DSP48A1 PCOUT43)
		)
		(element CECARRYIN 1
			(pin CECARRYIN output)
			(conn CECARRYIN CECARRYIN ==> CECARRYININV CECARRYIN_B)
			(conn CECARRYIN CECARRYIN ==> CECARRYININV CECARRYIN)
		)
		(element C0 1
			(pin C0 output)
			(conn C0 C0 ==> DSP48A1 C0)
		)
		(element BCOUT17 1
			(pin BCOUT17 input)
			(conn BCOUT17 BCOUT17 <== DSP48A1 BCOUT17)
		)
		(element RSTD 1
			(pin RSTD output)
			(conn RSTD RSTD ==> RSTDINV RSTD_B)
			(conn RSTD RSTD ==> RSTDINV RSTD)
		)
		(element BCIN17 1
			(pin BCIN17 output)
			(conn BCIN17 BCIN17 ==> DSP48A1 BCIN17)
		)
		(element A0REG 0
			(cfg 1 0)
		)
		(element BCIN6 1
			(pin BCIN6 output)
			(conn BCIN6 BCIN6 ==> DSP48A1 BCIN6)
		)
		(element OPMODE3 1
			(pin OPMODE3 output)
			(conn OPMODE3 OPMODE3 ==> DSP48A1 OPMODE3)
		)
		(element CEMINV 3
			(pin CEM_B input)
			(pin CEM input)
			(pin OUT output)
			(cfg CEM_B CEM)
			(conn CEMINV OUT ==> DSP48A1 CEM)
			(conn CEMINV CEM_B <== CEM CEM)
			(conn CEMINV CEM <== CEM CEM)
		)
		(element BCOUT9 1
			(pin BCOUT9 input)
			(conn BCOUT9 BCOUT9 <== DSP48A1 BCOUT9)
		)
		(element OPMODE4 1
			(pin OPMODE4 output)
			(conn OPMODE4 OPMODE4 ==> DSP48A1 OPMODE4)
		)
		(element RSTC 1
			(pin RSTC output)
			(conn RSTC RSTC ==> RSTCINV RSTC_B)
			(conn RSTC RSTC ==> RSTCINV RSTC)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== DSP48A1 P30)
		)
		(element PCOUT1 1
			(pin PCOUT1 input)
			(conn PCOUT1 PCOUT1 <== DSP48A1 PCOUT1)
		)
		(element PCOUT9 1
			(pin PCOUT9 input)
			(conn PCOUT9 PCOUT9 <== DSP48A1 PCOUT9)
		)
		(element P44 1
			(pin P44 input)
			(conn P44 P44 <== DSP48A1 P44)
		)
		(element PCIN29 1
			(pin PCIN29 output)
			(conn PCIN29 PCIN29 ==> DSP48A1 PCIN29)
		)
		(element PCIN35 1
			(pin PCIN35 output)
			(conn PCIN35 PCIN35 ==> DSP48A1 PCIN35)
		)
		(element C35 1
			(pin C35 output)
			(conn C35 C35 ==> DSP48A1 C35)
		)
		(element C25 1
			(pin C25 output)
			(conn C25 C25 ==> DSP48A1 C25)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== DSP48A1 P4)
		)
		(element B_INPUT 0
			(cfg DIRECT CASCADE)
		)
		(element PCIN8 1
			(pin PCIN8 output)
			(conn PCIN8 PCIN8 ==> DSP48A1 PCIN8)
		)
		(element PCIN10 1
			(pin PCIN10 output)
			(conn PCIN10 PCIN10 ==> DSP48A1 PCIN10)
		)
		(element PCIN13 1
			(pin PCIN13 output)
			(conn PCIN13 PCIN13 ==> DSP48A1 PCIN13)
		)
		(element BCOUT16 1
			(pin BCOUT16 input)
			(conn BCOUT16 BCOUT16 <== DSP48A1 BCOUT16)
		)
		(element B0REG 0
			(cfg 1 0)
		)
		(element RSTBINV 3
			(pin RSTB_B input)
			(pin RSTB input)
			(pin OUT output)
			(cfg RSTB_B RSTB)
			(conn RSTBINV OUT ==> DSP48A1 RSTB)
			(conn RSTBINV RSTB_B <== RSTB RSTB)
			(conn RSTBINV RSTB <== RSTB RSTB)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> DSP48A1 A10)
		)
		(element PCOUT45 1
			(pin PCOUT45 input)
			(conn PCOUT45 PCOUT45 <== DSP48A1 PCOUT45)
		)
		(element C15 1
			(pin C15 output)
			(conn C15 C15 ==> DSP48A1 C15)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> DSP48A1 A2)
		)
		(element PCOUT14 1
			(pin PCOUT14 input)
			(conn PCOUT14 PCOUT14 <== DSP48A1 PCOUT14)
		)
		(element CEDINV 3
			(pin CED_B input)
			(pin CED input)
			(pin OUT output)
			(cfg CED_B CED)
			(conn CEDINV OUT ==> DSP48A1 CED)
			(conn CEDINV CED_B <== CED CED)
			(conn CEDINV CED <== CED CED)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> DSP48A1 CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element P39 1
			(pin P39 input)
			(conn P39 P39 <== DSP48A1 P39)
		)
		(element C47 1
			(pin C47 output)
			(conn C47 C47 ==> DSP48A1 C47)
		)
		(element RSTOPMODE 1
			(pin RSTOPMODE output)
			(conn RSTOPMODE RSTOPMODE ==> RSTOPMODEINV RSTOPMODE_B)
			(conn RSTOPMODE RSTOPMODE ==> RSTOPMODEINV RSTOPMODE)
		)
		(element C32 1
			(pin C32 output)
			(conn C32 C32 ==> DSP48A1 C32)
		)
		(element PCOUT24 1
			(pin PCOUT24 input)
			(conn PCOUT24 PCOUT24 <== DSP48A1 PCOUT24)
		)
		(element PCOUT13 1
			(pin PCOUT13 input)
			(conn PCOUT13 PCOUT13 <== DSP48A1 PCOUT13)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== DSP48A1 P13)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> DSP48A1 B16)
		)
		(element C40 1
			(pin C40 output)
			(conn C40 C40 ==> DSP48A1 C40)
		)
		(element PCOUT27 1
			(pin PCOUT27 input)
			(conn PCOUT27 PCOUT27 <== DSP48A1 PCOUT27)
		)
		(element BCOUT13 1
			(pin BCOUT13 input)
			(conn BCOUT13 BCOUT13 <== DSP48A1 BCOUT13)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> DSP48A1 RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element PCIN39 1
			(pin PCIN39 output)
			(conn PCIN39 PCIN39 ==> DSP48A1 PCIN39)
		)
		(element PCIN40 1
			(pin PCIN40 output)
			(conn PCIN40 PCIN40 ==> DSP48A1 PCIN40)
		)
		(element PCIN20 1
			(pin PCIN20 output)
			(conn PCIN20 PCIN20 ==> DSP48A1 PCIN20)
		)
		(element PCOUT33 1
			(pin PCOUT33 input)
			(conn PCOUT33 PCOUT33 <== DSP48A1 PCOUT33)
		)
		(element D0 1
			(pin D0 output)
			(conn D0 D0 ==> DSP48A1 D0)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> DSP48A1 B9)
		)
		(element BCOUT8 1
			(pin BCOUT8 input)
			(conn BCOUT8 BCOUT8 <== DSP48A1 BCOUT8)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> DSP48A1 C3)
		)
		(element D12 1
			(pin D12 output)
			(conn D12 D12 ==> DSP48A1 D12)
		)
		(element PCIN47 1
			(pin PCIN47 output)
			(conn PCIN47 PCIN47 ==> DSP48A1 PCIN47)
		)
		(element C26 1
			(pin C26 output)
			(conn C26 C26 ==> DSP48A1 C26)
		)
		(element BCIN16 1
			(pin BCIN16 output)
			(conn BCIN16 BCIN16 ==> DSP48A1 BCIN16)
		)
		(element RSTPINV 3
			(pin RSTP_B input)
			(pin RSTP input)
			(pin OUT output)
			(cfg RSTP_B RSTP)
			(conn RSTPINV OUT ==> DSP48A1 RSTP)
			(conn RSTPINV RSTP_B <== RSTP RSTP)
			(conn RSTPINV RSTP <== RSTP RSTP)
		)
		(element C18 1
			(pin C18 output)
			(conn C18 C18 ==> DSP48A1 C18)
		)
		(element PCOUT15 1
			(pin PCOUT15 input)
			(conn PCOUT15 PCOUT15 <== DSP48A1 PCOUT15)
		)
		(element BCOUT7 1
			(pin BCOUT7 input)
			(conn BCOUT7 BCOUT7 <== DSP48A1 BCOUT7)
		)
		(element PCIN18 1
			(pin PCIN18 output)
			(conn PCIN18 PCIN18 ==> DSP48A1 PCIN18)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> DSP48A1 B1)
		)
		(element PCIN6 1
			(pin PCIN6 output)
			(conn PCIN6 PCIN6 ==> DSP48A1 PCIN6)
		)
		(element C46 1
			(pin C46 output)
			(conn C46 C46 ==> DSP48A1 C46)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> DSP48A1 B10)
		)
		(element BCOUT14 1
			(pin BCOUT14 input)
			(conn BCOUT14 BCOUT14 <== DSP48A1 BCOUT14)
		)
		(element PCIN9 1
			(pin PCIN9 output)
			(conn PCIN9 PCIN9 ==> DSP48A1 PCIN9)
		)
		(element BCIN11 1
			(pin BCIN11 output)
			(conn BCIN11 BCIN11 ==> DSP48A1 BCIN11)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== DSP48A1 P1)
		)
		(element PCIN42 1
			(pin PCIN42 output)
			(conn PCIN42 PCIN42 ==> DSP48A1 PCIN42)
		)
		(element PCOUT41 1
			(pin PCOUT41 input)
			(conn PCOUT41 PCOUT41 <== DSP48A1 PCOUT41)
		)
		(element PCIN3 1
			(pin PCIN3 output)
			(conn PCIN3 PCIN3 ==> DSP48A1 PCIN3)
		)
		(element PCIN34 1
			(pin PCIN34 output)
			(conn PCIN34 PCIN34 ==> DSP48A1 PCIN34)
		)
		(element C34 1
			(pin C34 output)
			(conn C34 C34 ==> DSP48A1 C34)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> RSTBINV RSTB_B)
			(conn RSTB RSTB ==> RSTBINV RSTB)
		)
		(element PCOUT11 1
			(pin PCOUT11 input)
			(conn PCOUT11 PCOUT11 <== DSP48A1 PCOUT11)
		)
		(element PCOUT2 1
			(pin PCOUT2 input)
			(conn PCOUT2 PCOUT2 <== DSP48A1 PCOUT2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> DSP48A1 B3)
		)
		(element PCOUT44 1
			(pin PCOUT44 input)
			(conn PCOUT44 PCOUT44 <== DSP48A1 PCOUT44)
		)
		(element PCOUT30 1
			(pin PCOUT30 input)
			(conn PCOUT30 PCOUT30 <== DSP48A1 PCOUT30)
		)
		(element C38 1
			(pin C38 output)
			(conn C38 C38 ==> DSP48A1 C38)
		)
		(element BCOUT1 1
			(pin BCOUT1 input)
			(conn BCOUT1 BCOUT1 <== DSP48A1 BCOUT1)
		)
		(element CEPINV 3
			(pin CEP_B input)
			(pin CEP input)
			(pin OUT output)
			(cfg CEP_B CEP)
			(conn CEPINV OUT ==> DSP48A1 CEP)
			(conn CEPINV CEP_B <== CEP CEP)
			(conn CEPINV CEP <== CEP CEP)
		)
		(element RSTCINV 3
			(pin RSTC_B input)
			(pin RSTC input)
			(pin OUT output)
			(cfg RSTC_B RSTC)
			(conn RSTCINV OUT ==> DSP48A1 RSTC)
			(conn RSTCINV RSTC_B <== RSTC RSTC)
			(conn RSTCINV RSTC <== RSTC RSTC)
		)
		(element OPMODE5 1
			(pin OPMODE5 output)
			(conn OPMODE5 OPMODE5 ==> DSP48A1 OPMODE5)
		)
		(element PCIN27 1
			(pin PCIN27 output)
			(conn PCIN27 PCIN27 ==> DSP48A1 PCIN27)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> DSP48A1 B8)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> DSP48A1 B13)
		)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> DSP48A1 B0)
		)
		(element C43 1
			(pin C43 output)
			(conn C43 C43 ==> DSP48A1 C43)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> DSP48A1 A6)
		)
		(element PCOUT26 1
			(pin PCOUT26 input)
			(conn PCOUT26 PCOUT26 <== DSP48A1 PCOUT26)
		)
		(element P45 1
			(pin P45 input)
			(conn P45 P45 <== DSP48A1 P45)
		)
		(element BCIN5 1
			(pin BCIN5 output)
			(conn BCIN5 BCIN5 ==> DSP48A1 BCIN5)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== DSP48A1 P24)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> DSP48A1 A9)
		)
		(element C21 1
			(pin C21 output)
			(conn C21 C21 ==> DSP48A1 C21)
		)
		(element D17 1
			(pin D17 output)
			(conn D17 D17 ==> DSP48A1 D17)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== DSP48A1 P2)
		)
		(element PCIN5 1
			(pin PCIN5 output)
			(conn PCIN5 PCIN5 ==> DSP48A1 PCIN5)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== DSP48A1 P9)
		)
		(element PCOUT21 1
			(pin PCOUT21 input)
			(conn PCOUT21 PCOUT21 <== DSP48A1 PCOUT21)
		)
		(element CECINV 3
			(pin CEC_B input)
			(pin CEC input)
			(pin OUT output)
			(cfg CEC_B CEC)
			(conn CECINV OUT ==> DSP48A1 CEC)
			(conn CECINV CEC_B <== CEC CEC)
			(conn CECINV CEC <== CEC CEC)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== DSP48A1 P22)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> DSP48A1 C2)
		)
		(element CARRYINSEL 0
			(cfg OPMODE5 CARRYIN)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> DSP48A1 A17)
		)
		(element C45 1
			(pin C45 output)
			(conn C45 C45 ==> DSP48A1 C45)
		)
		(element BCOUT6 1
			(pin BCOUT6 input)
			(conn BCOUT6 BCOUT6 <== DSP48A1 BCOUT6)
		)
		(element PCOUT31 1
			(pin PCOUT31 input)
			(conn PCOUT31 PCOUT31 <== DSP48A1 PCOUT31)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> DSP48A1 A16)
		)
		(element PCIN41 1
			(pin PCIN41 output)
			(conn PCIN41 PCIN41 ==> DSP48A1 PCIN41)
		)
		(element CEA 1
			(pin CEA output)
			(conn CEA CEA ==> CEAINV CEA_B)
			(conn CEA CEA ==> CEAINV CEA)
		)
		(element PCIN19 1
			(pin PCIN19 output)
			(conn PCIN19 PCIN19 ==> DSP48A1 PCIN19)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> DSP48A1 D6)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== DSP48A1 P34)
		)
		(element PCOUT29 1
			(pin PCOUT29 input)
			(conn PCOUT29 PCOUT29 <== DSP48A1 PCOUT29)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> DSP48A1 B11)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== DSP48A1 P10)
		)
		(element PCOUT36 1
			(pin PCOUT36 input)
			(conn PCOUT36 PCOUT36 <== DSP48A1 PCOUT36)
		)
		(element PCOUT40 1
			(pin PCOUT40 input)
			(conn PCOUT40 PCOUT40 <== DSP48A1 PCOUT40)
		)
		(element C33 1
			(pin C33 output)
			(conn C33 C33 ==> DSP48A1 C33)
		)
		(element PCIN11 1
			(pin PCIN11 output)
			(conn PCIN11 PCIN11 ==> DSP48A1 PCIN11)
		)
		(element D10 1
			(pin D10 output)
			(conn D10 D10 ==> DSP48A1 D10)
		)
		(element C37 1
			(pin C37 output)
			(conn C37 C37 ==> DSP48A1 C37)
		)
		(element BCOUT15 1
			(pin BCOUT15 input)
			(conn BCOUT15 BCOUT15 <== DSP48A1 BCOUT15)
		)
		(element PCIN33 1
			(pin PCIN33 output)
			(conn PCIN33 PCIN33 ==> DSP48A1 PCIN33)
		)
		(element BCOUT0 1
			(pin BCOUT0 input)
			(conn BCOUT0 BCOUT0 <== DSP48A1 BCOUT0)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> DSP48A1 A8)
		)
		(element C10 1
			(pin C10 output)
			(conn C10 C10 ==> DSP48A1 C10)
		)
		(element C20 1
			(pin C20 output)
			(conn C20 C20 ==> DSP48A1 C20)
		)
		(element BCIN7 1
			(pin BCIN7 output)
			(conn BCIN7 BCIN7 ==> DSP48A1 BCIN7)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== DSP48A1 P23)
		)
		(element BCIN4 1
			(pin BCIN4 output)
			(conn BCIN4 BCIN4 ==> DSP48A1 BCIN4)
		)
		(element OPMODE6 1
			(pin OPMODE6 output)
			(conn OPMODE6 OPMODE6 ==> DSP48A1 OPMODE6)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> DSP48A1 B2)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> DSP48A1 A7)
		)
		(element BCIN10 1
			(pin BCIN10 output)
			(conn BCIN10 BCIN10 ==> DSP48A1 BCIN10)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> DSP48A1 A0)
		)
		(element CEAINV 3
			(pin CEA_B input)
			(pin CEA input)
			(pin OUT output)
			(cfg CEA_B CEA)
			(conn CEAINV OUT ==> DSP48A1 CEA)
			(conn CEAINV CEA_B <== CEA CEA)
			(conn CEAINV CEA <== CEA CEA)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== DSP48A1 P29)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== DSP48A1 P21)
		)
		(element PCOUT7 1
			(pin PCOUT7 input)
			(conn PCOUT7 PCOUT7 <== DSP48A1 PCOUT7)
		)
		(element CEC 1
			(pin CEC output)
			(conn CEC CEC ==> CECINV CEC_B)
			(conn CEC CEC ==> CECINV CEC)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> DSP48A1 A15)
		)
		(element PCOUT20 1
			(pin PCOUT20 input)
			(conn PCOUT20 PCOUT20 <== DSP48A1 PCOUT20)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== DSP48A1 P11)
		)
		(element P43 1
			(pin P43 input)
			(conn P43 P43 <== DSP48A1 P43)
		)
		(element PCIN30 1
			(pin PCIN30 output)
			(conn PCIN30 PCIN30 ==> DSP48A1 PCIN30)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== DSP48A1 P35)
		)
		(element OPMODEREG 0
			(cfg 1 0)
		)
		(element C12 1
			(pin C12 output)
			(conn C12 C12 ==> DSP48A1 C12)
		)
		(element BCOUT11 1
			(pin BCOUT11 input)
			(conn BCOUT11 BCOUT11 <== DSP48A1 BCOUT11)
		)
		(element B1REG 0
			(cfg 1 0)
		)
		(element PCOUT28 1
			(pin PCOUT28 input)
			(conn PCOUT28 PCOUT28 <== DSP48A1 PCOUT28)
		)
		(element C41 1
			(pin C41 output)
			(conn C41 C41 ==> DSP48A1 C41)
		)
		(element C28 1
			(pin C28 output)
			(conn C28 C28 ==> DSP48A1 C28)
		)
		(element D7 1
			(pin D7 output)
			(conn D7 D7 ==> DSP48A1 D7)
		)
		(element CEM 1
			(pin CEM output)
			(conn CEM CEM ==> CEMINV CEM_B)
			(conn CEM CEM ==> CEMINV CEM)
		)
		(element PCOUT5 1
			(pin PCOUT5 input)
			(conn PCOUT5 PCOUT5 <== DSP48A1 PCOUT5)
		)
		(element PCIN4 1
			(pin PCIN4 output)
			(conn PCIN4 PCIN4 ==> DSP48A1 PCIN4)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== DSP48A1 P8)
		)
		(element CARRYOUTREG 0
			(cfg 1 0)
		)
		(element CARRYINREG 0
			(cfg 1 0)
		)
		(element PCIN16 1
			(pin PCIN16 output)
			(conn PCIN16 PCIN16 ==> DSP48A1 PCIN16)
		)
		(element PCOUT18 1
			(pin PCOUT18 input)
			(conn PCOUT18 PCOUT18 <== DSP48A1 PCOUT18)
		)
		(element PCIN24 1
			(pin PCIN24 output)
			(conn PCIN24 PCIN24 ==> DSP48A1 PCIN24)
		)
		(element CECARRYININV 3
			(pin CECARRYIN_B input)
			(pin CECARRYIN input)
			(pin OUT output)
			(cfg CECARRYIN_B CECARRYIN)
			(conn CECARRYININV OUT ==> DSP48A1 CECARRYIN)
			(conn CECARRYININV CECARRYIN_B <== CECARRYIN CECARRYIN)
			(conn CECARRYININV CECARRYIN <== CECARRYIN CECARRYIN)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== DSP48A1 P16)
		)
		(element C44 1
			(pin C44 output)
			(conn C44 C44 ==> DSP48A1 C44)
		)
		(element BCOUT4 1
			(pin BCOUT4 input)
			(conn BCOUT4 BCOUT4 <== DSP48A1 BCOUT4)
		)
		(element PCOUT17 1
			(pin PCOUT17 input)
			(conn PCOUT17 PCOUT17 <== DSP48A1 PCOUT17)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> DSP48A1 C5)
		)
		(element BCIN13 1
			(pin BCIN13 output)
			(conn BCIN13 BCIN13 ==> DSP48A1 BCIN13)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element P40 1
			(pin P40 input)
			(conn P40 P40 <== DSP48A1 P40)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> DSP48A1 B15)
		)
		(element BCIN3 1
			(pin BCIN3 output)
			(conn BCIN3 BCIN3 ==> DSP48A1 BCIN3)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> DSP48A1 B5)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> DSP48A1 D4)
		)
		(element OPMODE7 1
			(pin OPMODE7 output)
			(conn OPMODE7 OPMODE7 ==> DSP48A1 OPMODE7)
		)
		(element BCIN2 1
			(pin BCIN2 output)
			(conn BCIN2 BCIN2 ==> DSP48A1 BCIN2)
		)
		(element C29 1
			(pin C29 output)
			(conn C29 C29 ==> DSP48A1 C29)
		)
		(element C11 1
			(pin C11 output)
			(conn C11 C11 ==> DSP48A1 C11)
		)
		(element PCOUT16 1
			(pin PCOUT16 input)
			(conn PCOUT16 PCOUT16 <== DSP48A1 PCOUT16)
		)
		(element PCOUT6 1
			(pin PCOUT6 input)
			(conn PCOUT6 PCOUT6 <== DSP48A1 PCOUT6)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== DSP48A1 P7)
		)
		(element RSTDINV 3
			(pin RSTD_B input)
			(pin RSTD input)
			(pin OUT output)
			(cfg RSTD_B RSTD)
			(conn RSTDINV OUT ==> DSP48A1 RSTD)
			(conn RSTDINV RSTD_B <== RSTD RSTD)
			(conn RSTDINV RSTD <== RSTD RSTD)
		)
		(element PCOUT37 1
			(pin PCOUT37 input)
			(conn PCOUT37 PCOUT37 <== DSP48A1 PCOUT37)
		)
		(element RSTOPMODEINV 3
			(pin RSTOPMODE_B input)
			(pin RSTOPMODE input)
			(pin OUT output)
			(cfg RSTOPMODE_B RSTOPMODE)
			(conn RSTOPMODEINV OUT ==> DSP48A1 RSTOPMODE)
			(conn RSTOPMODEINV RSTOPMODE_B <== RSTOPMODE RSTOPMODE)
			(conn RSTOPMODEINV RSTOPMODE <== RSTOPMODE RSTOPMODE)
		)
		(element C17 1
			(pin C17 output)
			(conn C17 C17 ==> DSP48A1 C17)
		)
		(element P42 1
			(pin P42 input)
			(conn P42 P42 <== DSP48A1 P42)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== DSP48A1 P0)
		)
		(element CED 1
			(pin CED output)
			(conn CED CED ==> CEDINV CED_B)
			(conn CED CED ==> CEDINV CED)
		)
		(element PCOUT34 1
			(pin PCOUT34 input)
			(conn PCOUT34 PCOUT34 <== DSP48A1 PCOUT34)
		)
		(element DREG 0
			(cfg 1 0)
		)
		(element D8 1
			(pin D8 output)
			(conn D8 D8 ==> DSP48A1 D8)
		)
		(element PCIN2 1
			(pin PCIN2 output)
			(conn PCIN2 PCIN2 ==> DSP48A1 PCIN2)
		)
		(element BCOUT10 1
			(pin BCOUT10 input)
			(conn BCOUT10 BCOUT10 <== DSP48A1 BCOUT10)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== DSP48A1 P28)
		)
		(element PCOUT10 1
			(pin PCOUT10 input)
			(conn PCOUT10 PCOUT10 <== DSP48A1 PCOUT10)
		)
		(element PCOUT3 1
			(pin PCOUT3 input)
			(conn PCOUT3 PCOUT3 <== DSP48A1 PCOUT3)
		)
		(element PCOUT38 1
			(pin PCOUT38 input)
			(conn PCOUT38 PCOUT38 <== DSP48A1 PCOUT38)
		)
		(element CEBINV 3
			(pin CEB_B input)
			(pin CEB input)
			(pin OUT output)
			(cfg CEB_B CEB)
			(conn CEBINV OUT ==> DSP48A1 CEB)
			(conn CEBINV CEB_B <== CEB CEB)
			(conn CEBINV CEB <== CEB CEB)
		)
		(element PCIN31 1
			(pin PCIN31 output)
			(conn PCIN31 PCIN31 ==> DSP48A1 PCIN31)
		)
		(element PCIN25 1
			(pin PCIN25 output)
			(conn PCIN25 PCIN25 ==> DSP48A1 PCIN25)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== DSP48A1 P17)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> DSP48A1 B4)
		)
		(element PCOUT39 1
			(pin PCOUT39 input)
			(conn PCOUT39 PCOUT39 <== DSP48A1 PCOUT39)
		)
		(element PCIN17 1
			(pin PCIN17 output)
			(conn PCIN17 PCIN17 ==> DSP48A1 PCIN17)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element OPMODE2 1
			(pin OPMODE2 output)
			(conn OPMODE2 OPMODE2 ==> DSP48A1 OPMODE2)
		)
		(element D16 1
			(pin D16 output)
			(conn D16 D16 ==> DSP48A1 D16)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> DSP48A1 D5)
		)
		(element BCIN12 1
			(pin BCIN12 output)
			(conn BCIN12 BCIN12 ==> DSP48A1 BCIN12)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> DSP48A1 C4)
		)
		(element RSTCARRYIN 1
			(pin RSTCARRYIN output)
			(conn RSTCARRYIN RSTCARRYIN ==> RSTCARRYININV RSTCARRYIN_B)
			(conn RSTCARRYIN RSTCARRYIN ==> RSTCARRYININV RSTCARRYIN)
		)
		(element OPMODE0 1
			(pin OPMODE0 output)
			(conn OPMODE0 OPMODE0 ==> DSP48A1 OPMODE0)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> DSP48A1 A5)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> DSP48A1 B12)
		)
		(element BCOUT3 1
			(pin BCOUT3 input)
			(conn BCOUT3 BCOUT3 <== DSP48A1 BCOUT3)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> DSP48A1 C1)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== DSP48A1 P33)
		)
		(element OPMODE1 1
			(pin OPMODE1 output)
			(conn OPMODE1 OPMODE1 ==> DSP48A1 OPMODE1)
		)
		(element D13 1
			(pin D13 output)
			(conn D13 D13 ==> DSP48A1 D13)
		)
		(element PCIN36 1
			(pin PCIN36 output)
			(conn PCIN36 PCIN36 ==> DSP48A1 PCIN36)
		)
		(element PCIN21 1
			(pin PCIN21 output)
			(conn PCIN21 PCIN21 ==> DSP48A1 PCIN21)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== DSP48A1 P5)
		)
		(element PCOUT19 1
			(pin PCOUT19 input)
			(conn PCOUT19 PCOUT19 <== DSP48A1 PCOUT19)
		)
		(element PCOUT46 1
			(pin PCOUT46 input)
			(conn PCOUT46 PCOUT46 <== DSP48A1 PCOUT46)
		)
		(element PCIN14 1
			(pin PCIN14 output)
			(conn PCIN14 PCIN14 ==> DSP48A1 PCIN14)
		)
		(element CARRYOUT 1
			(pin CARRYOUT input)
			(conn CARRYOUT CARRYOUT <== DSP48A1 CARRYOUT)
		)
		(element P36 1
			(pin P36 input)
			(conn P36 P36 <== DSP48A1 P36)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> DSP48A1 B14)
		)
		(element PCIN44 1
			(pin PCIN44 output)
			(conn PCIN44 PCIN44 ==> DSP48A1 PCIN44)
		)
		(element PCIN45 1
			(pin PCIN45 output)
			(conn PCIN45 PCIN45 ==> DSP48A1 PCIN45)
		)
		(element D14 1
			(pin D14 output)
			(conn D14 D14 ==> DSP48A1 D14)
		)
		(element P41 1
			(pin P41 input)
			(conn P41 P41 <== DSP48A1 P41)
		)
		(element PCOUT8 1
			(pin PCOUT8 input)
			(conn PCOUT8 PCOUT8 <== DSP48A1 PCOUT8)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> DSP48A1 A14)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== DSP48A1 P18)
		)
		(element PREG 0
			(cfg 1 0)
		)
		(element C30 1
			(pin C30 output)
			(conn C30 C30 ==> DSP48A1 C30)
		)
		(element P46 1
			(pin P46 input)
			(conn P46 P46 <== DSP48A1 P46)
		)
		(element PCIN28 1
			(pin PCIN28 output)
			(conn PCIN28 PCIN28 ==> DSP48A1 PCIN28)
		)
		(element PCIN43 1
			(pin PCIN43 output)
			(conn PCIN43 PCIN43 ==> DSP48A1 PCIN43)
		)
		(element C31 1
			(pin C31 output)
			(conn C31 C31 ==> DSP48A1 C31)
		)
		(element PCOUT23 1
			(pin PCOUT23 input)
			(conn PCOUT23 PCOUT23 <== DSP48A1 PCOUT23)
		)
		(element BCIN15 1
			(pin BCIN15 output)
			(conn BCIN15 BCIN15 ==> DSP48A1 BCIN15)
		)
		(element C24 1
			(pin C24 output)
			(conn C24 C24 ==> DSP48A1 C24)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> DSP48A1 A3)
		)
		(element PCIN32 1
			(pin PCIN32 output)
			(conn PCIN32 PCIN32 ==> DSP48A1 PCIN32)
		)
		(element C27 1
			(pin C27 output)
			(conn C27 C27 ==> DSP48A1 C27)
		)
		(element RSTCARRYININV 3
			(pin RSTCARRYIN_B input)
			(pin RSTCARRYIN input)
			(pin OUT output)
			(cfg RSTCARRYIN_B RSTCARRYIN)
			(conn RSTCARRYININV OUT ==> DSP48A1 RSTCARRYIN)
			(conn RSTCARRYININV RSTCARRYIN_B <== RSTCARRYIN RSTCARRYIN)
			(conn RSTCARRYININV RSTCARRYIN <== RSTCARRYIN RSTCARRYIN)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> DSP48A1 D2)
		)
		(element BCIN9 1
			(pin BCIN9 output)
			(conn BCIN9 BCIN9 ==> DSP48A1 BCIN9)
		)
		(element C7 1
			(pin C7 output)
			(conn C7 C7 ==> DSP48A1 C7)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> DSP48A1 A4)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> DSP48A1 D1)
		)
		(element BCIN8 1
			(pin BCIN8 output)
			(conn BCIN8 BCIN8 ==> DSP48A1 BCIN8)
		)
		(element CARRYIN 1
			(pin CARRYIN output)
			(conn CARRYIN CARRYIN ==> DSP48A1 CARRYIN)
		)
		(element BCOUT2 1
			(pin BCOUT2 input)
			(conn BCOUT2 BCOUT2 <== DSP48A1 BCOUT2)
		)
		(element PCIN22 1
			(pin PCIN22 output)
			(conn PCIN22 PCIN22 ==> DSP48A1 PCIN22)
		)
		(element P37 1
			(pin P37 input)
			(conn P37 P37 <== DSP48A1 P37)
		)
		(element BCIN0 1
			(pin BCIN0 output)
			(conn BCIN0 BCIN0 ==> DSP48A1 BCIN0)
		)
		(element P47 1
			(pin P47 input)
			(conn P47 P47 <== DSP48A1 P47)
		)
		(element PCIN37 1
			(pin PCIN37 output)
			(conn PCIN37 PCIN37 ==> DSP48A1 PCIN37)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== DSP48A1 P32)
		)
		(element PCOUT47 1
			(pin PCOUT47 input)
			(conn PCOUT47 PCOUT47 <== DSP48A1 PCOUT47)
		)
		(element PCIN0 1
			(pin PCIN0 output)
			(conn PCIN0 PCIN0 ==> DSP48A1 PCIN0)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== DSP48A1 P14)
		)
		(element D15 1
			(pin D15 output)
			(conn D15 D15 ==> DSP48A1 D15)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== DSP48A1 P20)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== DSP48A1 P6)
		)
		(element BCIN1 1
			(pin BCIN1 output)
			(conn BCIN1 BCIN1 ==> DSP48A1 BCIN1)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== DSP48A1 P19)
		)
		(element PCOUT4 1
			(pin PCOUT4 input)
			(conn PCOUT4 PCOUT4 <== DSP48A1 PCOUT4)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> DSP48A1 B7)
		)
		(element C39 1
			(pin C39 output)
			(conn C39 C39 ==> DSP48A1 C39)
		)
		(element PCIN15 1
			(pin PCIN15 output)
			(conn PCIN15 PCIN15 ==> DSP48A1 PCIN15)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> DSP48A1 A13)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== DSP48A1 P26)
		)
		(element PCOUT22 1
			(pin PCOUT22 input)
			(conn PCOUT22 PCOUT22 <== DSP48A1 PCOUT22)
		)
		(element PCIN23 1
			(pin PCIN23 output)
			(conn PCIN23 PCIN23 ==> DSP48A1 PCIN23)
		)
		(element PCOUT35 1
			(pin PCOUT35 input)
			(conn PCOUT35 PCOUT35 <== DSP48A1 PCOUT35)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> DSP48A1 C6)
		)
		(element D9 1
			(pin D9 output)
			(conn D9 D9 ==> DSP48A1 D9)
		)
		(element PCOUT42 1
			(pin PCOUT42 input)
			(conn PCOUT42 PCOUT42 <== DSP48A1 PCOUT42)
		)
		(element A1REG 0
			(cfg 1 0)
		)
		(element RSTMINV 3
			(pin RSTM_B input)
			(pin RSTM input)
			(pin OUT output)
			(cfg RSTM_B RSTM)
			(conn RSTMINV OUT ==> DSP48A1 RSTM)
			(conn RSTMINV RSTM_B <== RSTM RSTM)
			(conn RSTMINV RSTM <== RSTM RSTM)
		)
		(element C42 1
			(pin C42 output)
			(conn C42 C42 ==> DSP48A1 C42)
		)
		(element C9 1
			(pin C9 output)
			(conn C9 C9 ==> DSP48A1 C9)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> DSP48A1 D3)
		)
		(element PCIN1 1
			(pin PCIN1 output)
			(conn PCIN1 PCIN1 ==> DSP48A1 PCIN1)
		)
		(element BCOUT5 1
			(pin BCOUT5 input)
			(conn BCOUT5 BCOUT5 <== DSP48A1 BCOUT5)
		)
		(element C14 1
			(pin C14 output)
			(conn C14 C14 ==> DSP48A1 C14)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== DSP48A1 P27)
		)
		(element CREG 0
			(cfg 1 0)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== DSP48A1 P31)
		)
		(element BCIN14 1
			(pin BCIN14 output)
			(conn BCIN14 BCIN14 ==> DSP48A1 BCIN14)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> DSP48A1 A12)
		)
		(element C23 1
			(pin C23 output)
			(conn C23 C23 ==> DSP48A1 C23)
		)
		(element RSTP 1
			(pin RSTP output)
			(conn RSTP RSTP ==> RSTPINV RSTP_B)
			(conn RSTP RSTP ==> RSTPINV RSTP)
		)
		(element CARRYOUTF 1
			(pin CARRYOUTF input)
			(conn CARRYOUTF CARRYOUTF <== DSP48A1 CARRYOUTF)
		)
		(element M35 1
			(pin M35 input)
			(conn M35 M35 <== DSP48A1 M35)
		)
		(element M34 1
			(pin M34 input)
			(conn M34 M34 <== DSP48A1 M34)
		)
		(element M33 1
			(pin M33 input)
			(conn M33 M33 <== DSP48A1 M33)
		)
		(element M32 1
			(pin M32 input)
			(conn M32 M32 <== DSP48A1 M32)
		)
		(element M31 1
			(pin M31 input)
			(conn M31 M31 <== DSP48A1 M31)
		)
		(element M30 1
			(pin M30 input)
			(conn M30 M30 <== DSP48A1 M30)
		)
		(element M29 1
			(pin M29 input)
			(conn M29 M29 <== DSP48A1 M29)
		)
		(element M28 1
			(pin M28 input)
			(conn M28 M28 <== DSP48A1 M28)
		)
		(element M27 1
			(pin M27 input)
			(conn M27 M27 <== DSP48A1 M27)
		)
		(element M26 1
			(pin M26 input)
			(conn M26 M26 <== DSP48A1 M26)
		)
		(element M25 1
			(pin M25 input)
			(conn M25 M25 <== DSP48A1 M25)
		)
		(element M24 1
			(pin M24 input)
			(conn M24 M24 <== DSP48A1 M24)
		)
		(element M23 1
			(pin M23 input)
			(conn M23 M23 <== DSP48A1 M23)
		)
		(element M22 1
			(pin M22 input)
			(conn M22 M22 <== DSP48A1 M22)
		)
		(element M21 1
			(pin M21 input)
			(conn M21 M21 <== DSP48A1 M21)
		)
		(element M20 1
			(pin M20 input)
			(conn M20 M20 <== DSP48A1 M20)
		)
		(element M19 1
			(pin M19 input)
			(conn M19 M19 <== DSP48A1 M19)
		)
		(element M18 1
			(pin M18 input)
			(conn M18 M18 <== DSP48A1 M18)
		)
		(element M17 1
			(pin M17 input)
			(conn M17 M17 <== DSP48A1 M17)
		)
		(element M16 1
			(pin M16 input)
			(conn M16 M16 <== DSP48A1 M16)
		)
		(element M15 1
			(pin M15 input)
			(conn M15 M15 <== DSP48A1 M15)
		)
		(element M14 1
			(pin M14 input)
			(conn M14 M14 <== DSP48A1 M14)
		)
		(element M13 1
			(pin M13 input)
			(conn M13 M13 <== DSP48A1 M13)
		)
		(element M12 1
			(pin M12 input)
			(conn M12 M12 <== DSP48A1 M12)
		)
		(element M11 1
			(pin M11 input)
			(conn M11 M11 <== DSP48A1 M11)
		)
		(element M10 1
			(pin M10 input)
			(conn M10 M10 <== DSP48A1 M10)
		)
		(element M9 1
			(pin M9 input)
			(conn M9 M9 <== DSP48A1 M9)
		)
		(element M8 1
			(pin M8 input)
			(conn M8 M8 <== DSP48A1 M8)
		)
		(element M7 1
			(pin M7 input)
			(conn M7 M7 <== DSP48A1 M7)
		)
		(element M6 1
			(pin M6 input)
			(conn M6 M6 <== DSP48A1 M6)
		)
		(element M5 1
			(pin M5 input)
			(conn M5 M5 <== DSP48A1 M5)
		)
		(element M4 1
			(pin M4 input)
			(conn M4 M4 <== DSP48A1 M4)
		)
		(element M3 1
			(pin M3 input)
			(conn M3 M3 <== DSP48A1 M3)
		)
		(element M2 1
			(pin M2 input)
			(conn M2 M2 <== DSP48A1 M2)
		)
		(element M1 1
			(pin M1 input)
			(conn M1 M1 <== DSP48A1 M1)
		)
		(element M0 1
			(pin M0 input)
			(conn M0 M0 <== DSP48A1 M0)
		)
	)
	(primitive_def GTPA1_DUAL 609 765
		(pin CLKINEAST0 CLKINEAST0 input)
		(pin CLKINEAST1 CLKINEAST1 input)
		(pin CLKINWEST0 CLKINWEST0 input)
		(pin CLKINWEST1 CLKINWEST1 input)
		(pin CLKTESTSIG01 CLKTESTSIG01 input)
		(pin CLKTESTSIG00 CLKTESTSIG00 input)
		(pin CLKTESTSIG11 CLKTESTSIG11 input)
		(pin CLKTESTSIG10 CLKTESTSIG10 input)
		(pin CLK00 CLK00 input)
		(pin CLK01 CLK01 input)
		(pin CLK10 CLK10 input)
		(pin CLK11 CLK11 input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin DCLK DCLK input)
		(pin DEN DEN input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DRDY DRDY output)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin DWE DWE input)
		(pin GATERXELECIDLE0 GATERXELECIDLE0 input)
		(pin GATERXELECIDLE1 GATERXELECIDLE1 input)
		(pin GCLK00 GCLK00 input)
		(pin GCLK01 GCLK01 input)
		(pin GCLK10 GCLK10 input)
		(pin GCLK11 GCLK11 input)
		(pin GTPCLKOUT01 GTPCLKOUT01 output)
		(pin GTPCLKOUT00 GTPCLKOUT00 output)
		(pin GTPCLKOUT11 GTPCLKOUT11 output)
		(pin GTPCLKOUT10 GTPCLKOUT10 output)
		(pin GTPRESET0 GTPRESET0 input)
		(pin GTPRESET1 GTPRESET1 input)
		(pin GTPTEST07 GTPTEST07 input)
		(pin GTPTEST06 GTPTEST06 input)
		(pin GTPTEST05 GTPTEST05 input)
		(pin GTPTEST04 GTPTEST04 input)
		(pin GTPTEST03 GTPTEST03 input)
		(pin GTPTEST02 GTPTEST02 input)
		(pin GTPTEST01 GTPTEST01 input)
		(pin GTPTEST00 GTPTEST00 input)
		(pin GTPTEST17 GTPTEST17 input)
		(pin GTPTEST16 GTPTEST16 input)
		(pin GTPTEST15 GTPTEST15 input)
		(pin GTPTEST14 GTPTEST14 input)
		(pin GTPTEST13 GTPTEST13 input)
		(pin GTPTEST12 GTPTEST12 input)
		(pin GTPTEST11 GTPTEST11 input)
		(pin GTPTEST10 GTPTEST10 input)
		(pin IGNORESIGDET0 IGNORESIGDET0 input)
		(pin IGNORESIGDET1 IGNORESIGDET1 input)
		(pin INTDATAWIDTH0 INTDATAWIDTH0 input)
		(pin INTDATAWIDTH1 INTDATAWIDTH1 input)
		(pin GTPCLKFBEAST1 GTPCLKFBEAST1 output)
		(pin GTPCLKFBEAST0 GTPCLKFBEAST0 output)
		(pin GTPCLKFBWEST1 GTPCLKFBWEST1 output)
		(pin GTPCLKFBWEST0 GTPCLKFBWEST0 output)
		(pin LOOPBACK02 LOOPBACK02 input)
		(pin LOOPBACK01 LOOPBACK01 input)
		(pin LOOPBACK00 LOOPBACK00 input)
		(pin LOOPBACK12 LOOPBACK12 input)
		(pin LOOPBACK11 LOOPBACK11 input)
		(pin LOOPBACK10 LOOPBACK10 input)
		(pin PHYSTATUS0 PHYSTATUS0 output)
		(pin PHYSTATUS1 PHYSTATUS1 output)
		(pin PLLCLK00 PLLCLK00 input)
		(pin PLLCLK01 PLLCLK01 input)
		(pin PLLCLK10 PLLCLK10 input)
		(pin PLLCLK11 PLLCLK11 input)
		(pin PLLLKDETEN0 PLLLKDETEN0 input)
		(pin PLLLKDETEN1 PLLLKDETEN1 input)
		(pin PLLLKDET0 PLLLKDET0 output)
		(pin PLLLKDET1 PLLLKDET1 output)
		(pin PLLPOWERDOWN0 PLLPOWERDOWN0 input)
		(pin PLLPOWERDOWN1 PLLPOWERDOWN1 input)
		(pin PRBSCNTRESET0 PRBSCNTRESET0 input)
		(pin PRBSCNTRESET1 PRBSCNTRESET1 input)
		(pin RCALINEAST4 RCALINEAST4 input)
		(pin RCALINEAST3 RCALINEAST3 input)
		(pin RCALINEAST2 RCALINEAST2 input)
		(pin RCALINEAST1 RCALINEAST1 input)
		(pin RCALINEAST0 RCALINEAST0 input)
		(pin RCALINWEST4 RCALINWEST4 input)
		(pin RCALINWEST3 RCALINWEST3 input)
		(pin RCALINWEST2 RCALINWEST2 input)
		(pin RCALINWEST1 RCALINWEST1 input)
		(pin RCALINWEST0 RCALINWEST0 input)
		(pin RCALOUTEAST4 RCALOUTEAST4 output)
		(pin RCALOUTEAST3 RCALOUTEAST3 output)
		(pin RCALOUTEAST2 RCALOUTEAST2 output)
		(pin RCALOUTEAST1 RCALOUTEAST1 output)
		(pin RCALOUTEAST0 RCALOUTEAST0 output)
		(pin RCALOUTWEST4 RCALOUTWEST4 output)
		(pin RCALOUTWEST3 RCALOUTWEST3 output)
		(pin RCALOUTWEST2 RCALOUTWEST2 output)
		(pin RCALOUTWEST1 RCALOUTWEST1 output)
		(pin RCALOUTWEST0 RCALOUTWEST0 output)
		(pin REFCLKOUT0 REFCLKOUT0 output)
		(pin REFCLKOUT1 REFCLKOUT1 output)
		(pin REFCLKPLL0 REFCLKPLL0 output)
		(pin REFCLKPLL1 REFCLKPLL1 output)
		(pin REFCLKPWRDNB0 REFCLKPWRDNB0 input)
		(pin REFCLKPWRDNB1 REFCLKPWRDNB1 input)
		(pin REFSELDYPLL02 REFSELDYPLL02 input)
		(pin REFSELDYPLL01 REFSELDYPLL01 input)
		(pin REFSELDYPLL00 REFSELDYPLL00 input)
		(pin REFSELDYPLL12 REFSELDYPLL12 input)
		(pin REFSELDYPLL11 REFSELDYPLL11 input)
		(pin REFSELDYPLL10 REFSELDYPLL10 input)
		(pin RESETDONE0 RESETDONE0 output)
		(pin RESETDONE1 RESETDONE1 output)
		(pin RXBUFRESET0 RXBUFRESET0 input)
		(pin RXBUFRESET1 RXBUFRESET1 input)
		(pin RXBUFSTATUS02 RXBUFSTATUS02 output)
		(pin RXBUFSTATUS01 RXBUFSTATUS01 output)
		(pin RXBUFSTATUS00 RXBUFSTATUS00 output)
		(pin RXBUFSTATUS12 RXBUFSTATUS12 output)
		(pin RXBUFSTATUS11 RXBUFSTATUS11 output)
		(pin RXBUFSTATUS10 RXBUFSTATUS10 output)
		(pin RXBYTEISALIGNED0 RXBYTEISALIGNED0 output)
		(pin RXBYTEISALIGNED1 RXBYTEISALIGNED1 output)
		(pin RXBYTEREALIGN0 RXBYTEREALIGN0 output)
		(pin RXBYTEREALIGN1 RXBYTEREALIGN1 output)
		(pin RXCDRRESET0 RXCDRRESET0 input)
		(pin RXCDRRESET1 RXCDRRESET1 input)
		(pin RXCHANBONDSEQ0 RXCHANBONDSEQ0 output)
		(pin RXCHANBONDSEQ1 RXCHANBONDSEQ1 output)
		(pin RXCHANISALIGNED0 RXCHANISALIGNED0 output)
		(pin RXCHANISALIGNED1 RXCHANISALIGNED1 output)
		(pin RXCHANREALIGN0 RXCHANREALIGN0 output)
		(pin RXCHANREALIGN1 RXCHANREALIGN1 output)
		(pin RXCHARISCOMMA03 RXCHARISCOMMA03 output)
		(pin RXCHARISCOMMA02 RXCHARISCOMMA02 output)
		(pin RXCHARISCOMMA01 RXCHARISCOMMA01 output)
		(pin RXCHARISCOMMA00 RXCHARISCOMMA00 output)
		(pin RXCHARISCOMMA13 RXCHARISCOMMA13 output)
		(pin RXCHARISCOMMA12 RXCHARISCOMMA12 output)
		(pin RXCHARISCOMMA11 RXCHARISCOMMA11 output)
		(pin RXCHARISCOMMA10 RXCHARISCOMMA10 output)
		(pin RXCHARISK03 RXCHARISK03 output)
		(pin RXCHARISK02 RXCHARISK02 output)
		(pin RXCHARISK01 RXCHARISK01 output)
		(pin RXCHARISK00 RXCHARISK00 output)
		(pin RXCHARISK13 RXCHARISK13 output)
		(pin RXCHARISK12 RXCHARISK12 output)
		(pin RXCHARISK11 RXCHARISK11 output)
		(pin RXCHARISK10 RXCHARISK10 output)
		(pin RXCHBONDI2 RXCHBONDI2 input)
		(pin RXCHBONDI1 RXCHBONDI1 input)
		(pin RXCHBONDI0 RXCHBONDI0 input)
		(pin RXCHBONDMASTER0 RXCHBONDMASTER0 input)
		(pin RXCHBONDMASTER1 RXCHBONDMASTER1 input)
		(pin RXCHBONDO2 RXCHBONDO2 output)
		(pin RXCHBONDO1 RXCHBONDO1 output)
		(pin RXCHBONDO0 RXCHBONDO0 output)
		(pin RXCHBONDSLAVE0 RXCHBONDSLAVE0 input)
		(pin RXCHBONDSLAVE1 RXCHBONDSLAVE1 input)
		(pin RXCLKCORCNT02 RXCLKCORCNT02 output)
		(pin RXCLKCORCNT01 RXCLKCORCNT01 output)
		(pin RXCLKCORCNT00 RXCLKCORCNT00 output)
		(pin RXCLKCORCNT12 RXCLKCORCNT12 output)
		(pin RXCLKCORCNT11 RXCLKCORCNT11 output)
		(pin RXCLKCORCNT10 RXCLKCORCNT10 output)
		(pin RXCOMMADETUSE0 RXCOMMADETUSE0 input)
		(pin RXCOMMADETUSE1 RXCOMMADETUSE1 input)
		(pin RXCOMMADET0 RXCOMMADET0 output)
		(pin RXCOMMADET1 RXCOMMADET1 output)
		(pin RXDATAWIDTH01 RXDATAWIDTH01 input)
		(pin RXDATAWIDTH00 RXDATAWIDTH00 input)
		(pin RXDATAWIDTH11 RXDATAWIDTH11 input)
		(pin RXDATAWIDTH10 RXDATAWIDTH10 input)
		(pin RXDATA031 RXDATA031 output)
		(pin RXDATA030 RXDATA030 output)
		(pin RXDATA029 RXDATA029 output)
		(pin RXDATA028 RXDATA028 output)
		(pin RXDATA027 RXDATA027 output)
		(pin RXDATA026 RXDATA026 output)
		(pin RXDATA025 RXDATA025 output)
		(pin RXDATA024 RXDATA024 output)
		(pin RXDATA023 RXDATA023 output)
		(pin RXDATA022 RXDATA022 output)
		(pin RXDATA021 RXDATA021 output)
		(pin RXDATA020 RXDATA020 output)
		(pin RXDATA019 RXDATA019 output)
		(pin RXDATA018 RXDATA018 output)
		(pin RXDATA017 RXDATA017 output)
		(pin RXDATA016 RXDATA016 output)
		(pin RXDATA015 RXDATA015 output)
		(pin RXDATA014 RXDATA014 output)
		(pin RXDATA013 RXDATA013 output)
		(pin RXDATA012 RXDATA012 output)
		(pin RXDATA011 RXDATA011 output)
		(pin RXDATA010 RXDATA010 output)
		(pin RXDATA09 RXDATA09 output)
		(pin RXDATA08 RXDATA08 output)
		(pin RXDATA07 RXDATA07 output)
		(pin RXDATA06 RXDATA06 output)
		(pin RXDATA05 RXDATA05 output)
		(pin RXDATA04 RXDATA04 output)
		(pin RXDATA03 RXDATA03 output)
		(pin RXDATA02 RXDATA02 output)
		(pin RXDATA01 RXDATA01 output)
		(pin RXDATA00 RXDATA00 output)
		(pin RXDATA131 RXDATA131 output)
		(pin RXDATA130 RXDATA130 output)
		(pin RXDATA129 RXDATA129 output)
		(pin RXDATA128 RXDATA128 output)
		(pin RXDATA127 RXDATA127 output)
		(pin RXDATA126 RXDATA126 output)
		(pin RXDATA125 RXDATA125 output)
		(pin RXDATA124 RXDATA124 output)
		(pin RXDATA123 RXDATA123 output)
		(pin RXDATA122 RXDATA122 output)
		(pin RXDATA121 RXDATA121 output)
		(pin RXDATA120 RXDATA120 output)
		(pin RXDATA119 RXDATA119 output)
		(pin RXDATA118 RXDATA118 output)
		(pin RXDATA117 RXDATA117 output)
		(pin RXDATA116 RXDATA116 output)
		(pin RXDATA115 RXDATA115 output)
		(pin RXDATA114 RXDATA114 output)
		(pin RXDATA113 RXDATA113 output)
		(pin RXDATA112 RXDATA112 output)
		(pin RXDATA111 RXDATA111 output)
		(pin RXDATA110 RXDATA110 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDEC8B10BUSE0 RXDEC8B10BUSE0 input)
		(pin RXDEC8B10BUSE1 RXDEC8B10BUSE1 input)
		(pin RXDISPERR03 RXDISPERR03 output)
		(pin RXDISPERR02 RXDISPERR02 output)
		(pin RXDISPERR01 RXDISPERR01 output)
		(pin RXDISPERR00 RXDISPERR00 output)
		(pin RXDISPERR13 RXDISPERR13 output)
		(pin RXDISPERR12 RXDISPERR12 output)
		(pin RXDISPERR11 RXDISPERR11 output)
		(pin RXDISPERR10 RXDISPERR10 output)
		(pin RXELECIDLE0 RXELECIDLE0 output)
		(pin RXELECIDLE1 RXELECIDLE1 output)
		(pin RXENCHANSYNC0 RXENCHANSYNC0 input)
		(pin RXENCHANSYNC1 RXENCHANSYNC1 input)
		(pin RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 input)
		(pin RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 input)
		(pin RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 input)
		(pin RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 input)
		(pin RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 input)
		(pin RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 input)
		(pin RXENPRBSTST02 RXENPRBSTST02 input)
		(pin RXENPRBSTST01 RXENPRBSTST01 input)
		(pin RXENPRBSTST00 RXENPRBSTST00 input)
		(pin RXENPRBSTST12 RXENPRBSTST12 input)
		(pin RXENPRBSTST11 RXENPRBSTST11 input)
		(pin RXENPRBSTST10 RXENPRBSTST10 input)
		(pin RXEQMIX01 RXEQMIX01 input)
		(pin RXEQMIX00 RXEQMIX00 input)
		(pin RXEQMIX11 RXEQMIX11 input)
		(pin RXEQMIX10 RXEQMIX10 input)
		(pin RXLOSSOFSYNC01 RXLOSSOFSYNC01 output)
		(pin RXLOSSOFSYNC00 RXLOSSOFSYNC00 output)
		(pin RXLOSSOFSYNC11 RXLOSSOFSYNC11 output)
		(pin RXLOSSOFSYNC10 RXLOSSOFSYNC10 output)
		(pin RXNOTINTABLE03 RXNOTINTABLE03 output)
		(pin RXNOTINTABLE02 RXNOTINTABLE02 output)
		(pin RXNOTINTABLE01 RXNOTINTABLE01 output)
		(pin RXNOTINTABLE00 RXNOTINTABLE00 output)
		(pin RXNOTINTABLE13 RXNOTINTABLE13 output)
		(pin RXNOTINTABLE12 RXNOTINTABLE12 output)
		(pin RXNOTINTABLE11 RXNOTINTABLE11 output)
		(pin RXNOTINTABLE10 RXNOTINTABLE10 output)
		(pin RXN0 RXN0 input)
		(pin RXN1 RXN1 input)
		(pin RXPMASETPHASE0 RXPMASETPHASE0 input)
		(pin RXPMASETPHASE1 RXPMASETPHASE1 input)
		(pin RXPOLARITY0 RXPOLARITY0 input)
		(pin RXPOLARITY1 RXPOLARITY1 input)
		(pin RXPOWERDOWN01 RXPOWERDOWN01 input)
		(pin RXPOWERDOWN00 RXPOWERDOWN00 input)
		(pin RXPOWERDOWN11 RXPOWERDOWN11 input)
		(pin RXPOWERDOWN10 RXPOWERDOWN10 input)
		(pin RXPRBSERR0 RXPRBSERR0 output)
		(pin RXPRBSERR1 RXPRBSERR1 output)
		(pin RXP0 RXP0 input)
		(pin RXP1 RXP1 input)
		(pin RXRECCLK0 RXRECCLK0 output)
		(pin RXRECCLK1 RXRECCLK1 output)
		(pin RXRESET0 RXRESET0 input)
		(pin RXRESET1 RXRESET1 input)
		(pin RXRUNDISP03 RXRUNDISP03 output)
		(pin RXRUNDISP02 RXRUNDISP02 output)
		(pin RXRUNDISP01 RXRUNDISP01 output)
		(pin RXRUNDISP00 RXRUNDISP00 output)
		(pin RXRUNDISP13 RXRUNDISP13 output)
		(pin RXRUNDISP12 RXRUNDISP12 output)
		(pin RXRUNDISP11 RXRUNDISP11 output)
		(pin RXRUNDISP10 RXRUNDISP10 output)
		(pin RXSLIDE0 RXSLIDE0 input)
		(pin RXSLIDE1 RXSLIDE1 input)
		(pin RXSTATUS02 RXSTATUS02 output)
		(pin RXSTATUS01 RXSTATUS01 output)
		(pin RXSTATUS00 RXSTATUS00 output)
		(pin RXSTATUS12 RXSTATUS12 output)
		(pin RXSTATUS11 RXSTATUS11 output)
		(pin RXSTATUS10 RXSTATUS10 output)
		(pin RXUSRCLK0 RXUSRCLK0 input)
		(pin RXUSRCLK1 RXUSRCLK1 input)
		(pin RXUSRCLK20 RXUSRCLK20 input)
		(pin RXUSRCLK21 RXUSRCLK21 input)
		(pin RXVALID0 RXVALID0 output)
		(pin RXVALID1 RXVALID1 output)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANINPMA SCANINPMA input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SCANOUTPMA SCANOUTPMA output)
		(pin TSTCLK0 TSTCLK0 input)
		(pin TSTCLK1 TSTCLK1 input)
		(pin TSTIN011 TSTIN011 input)
		(pin TSTIN010 TSTIN010 input)
		(pin TSTIN09 TSTIN09 input)
		(pin TSTIN08 TSTIN08 input)
		(pin TSTIN07 TSTIN07 input)
		(pin TSTIN06 TSTIN06 input)
		(pin TSTIN05 TSTIN05 input)
		(pin TSTIN04 TSTIN04 input)
		(pin TSTIN03 TSTIN03 input)
		(pin TSTIN02 TSTIN02 input)
		(pin TSTIN01 TSTIN01 input)
		(pin TSTIN00 TSTIN00 input)
		(pin TSTIN111 TSTIN111 input)
		(pin TSTIN110 TSTIN110 input)
		(pin TSTIN19 TSTIN19 input)
		(pin TSTIN18 TSTIN18 input)
		(pin TSTIN17 TSTIN17 input)
		(pin TSTIN16 TSTIN16 input)
		(pin TSTIN15 TSTIN15 input)
		(pin TSTIN14 TSTIN14 input)
		(pin TSTIN13 TSTIN13 input)
		(pin TSTIN12 TSTIN12 input)
		(pin TSTIN11 TSTIN11 input)
		(pin TSTIN10 TSTIN10 input)
		(pin TSTOUT04 TSTOUT04 output)
		(pin TSTOUT03 TSTOUT03 output)
		(pin TSTOUT02 TSTOUT02 output)
		(pin TSTOUT01 TSTOUT01 output)
		(pin TSTOUT00 TSTOUT00 output)
		(pin TSTOUT14 TSTOUT14 output)
		(pin TSTOUT13 TSTOUT13 output)
		(pin TSTOUT12 TSTOUT12 output)
		(pin TSTOUT11 TSTOUT11 output)
		(pin TSTOUT10 TSTOUT10 output)
		(pin TSTPWRDNOVRD0 TSTPWRDNOVRD0 input)
		(pin TSTPWRDNOVRD1 TSTPWRDNOVRD1 input)
		(pin TSTPWRDN04 TSTPWRDN04 input)
		(pin TSTPWRDN03 TSTPWRDN03 input)
		(pin TSTPWRDN02 TSTPWRDN02 input)
		(pin TSTPWRDN01 TSTPWRDN01 input)
		(pin TSTPWRDN00 TSTPWRDN00 input)
		(pin TSTPWRDN14 TSTPWRDN14 input)
		(pin TSTPWRDN13 TSTPWRDN13 input)
		(pin TSTPWRDN12 TSTPWRDN12 input)
		(pin TSTPWRDN11 TSTPWRDN11 input)
		(pin TSTPWRDN10 TSTPWRDN10 input)
		(pin TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 input)
		(pin TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 input)
		(pin TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 input)
		(pin TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 input)
		(pin TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 input)
		(pin TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 input)
		(pin TXBUFSTATUS01 TXBUFSTATUS01 output)
		(pin TXBUFSTATUS00 TXBUFSTATUS00 output)
		(pin TXBUFSTATUS11 TXBUFSTATUS11 output)
		(pin TXBUFSTATUS10 TXBUFSTATUS10 output)
		(pin TXBYPASS8B10B03 TXBYPASS8B10B03 input)
		(pin TXBYPASS8B10B02 TXBYPASS8B10B02 input)
		(pin TXBYPASS8B10B01 TXBYPASS8B10B01 input)
		(pin TXBYPASS8B10B00 TXBYPASS8B10B00 input)
		(pin TXBYPASS8B10B13 TXBYPASS8B10B13 input)
		(pin TXBYPASS8B10B12 TXBYPASS8B10B12 input)
		(pin TXBYPASS8B10B11 TXBYPASS8B10B11 input)
		(pin TXBYPASS8B10B10 TXBYPASS8B10B10 input)
		(pin TXCHARDISPMODE03 TXCHARDISPMODE03 input)
		(pin TXCHARDISPMODE02 TXCHARDISPMODE02 input)
		(pin TXCHARDISPMODE01 TXCHARDISPMODE01 input)
		(pin TXCHARDISPMODE00 TXCHARDISPMODE00 input)
		(pin TXCHARDISPMODE13 TXCHARDISPMODE13 input)
		(pin TXCHARDISPMODE12 TXCHARDISPMODE12 input)
		(pin TXCHARDISPMODE11 TXCHARDISPMODE11 input)
		(pin TXCHARDISPMODE10 TXCHARDISPMODE10 input)
		(pin TXCHARDISPVAL03 TXCHARDISPVAL03 input)
		(pin TXCHARDISPVAL02 TXCHARDISPVAL02 input)
		(pin TXCHARDISPVAL01 TXCHARDISPVAL01 input)
		(pin TXCHARDISPVAL00 TXCHARDISPVAL00 input)
		(pin TXCHARDISPVAL13 TXCHARDISPVAL13 input)
		(pin TXCHARDISPVAL12 TXCHARDISPVAL12 input)
		(pin TXCHARDISPVAL11 TXCHARDISPVAL11 input)
		(pin TXCHARDISPVAL10 TXCHARDISPVAL10 input)
		(pin TXCHARISK03 TXCHARISK03 input)
		(pin TXCHARISK02 TXCHARISK02 input)
		(pin TXCHARISK01 TXCHARISK01 input)
		(pin TXCHARISK00 TXCHARISK00 input)
		(pin TXCHARISK13 TXCHARISK13 input)
		(pin TXCHARISK12 TXCHARISK12 input)
		(pin TXCHARISK11 TXCHARISK11 input)
		(pin TXCHARISK10 TXCHARISK10 input)
		(pin TXCOMSTART0 TXCOMSTART0 input)
		(pin TXCOMSTART1 TXCOMSTART1 input)
		(pin TXCOMTYPE0 TXCOMTYPE0 input)
		(pin TXCOMTYPE1 TXCOMTYPE1 input)
		(pin TXDATAWIDTH01 TXDATAWIDTH01 input)
		(pin TXDATAWIDTH00 TXDATAWIDTH00 input)
		(pin TXDATAWIDTH11 TXDATAWIDTH11 input)
		(pin TXDATAWIDTH10 TXDATAWIDTH10 input)
		(pin TXDATA031 TXDATA031 input)
		(pin TXDATA030 TXDATA030 input)
		(pin TXDATA029 TXDATA029 input)
		(pin TXDATA028 TXDATA028 input)
		(pin TXDATA027 TXDATA027 input)
		(pin TXDATA026 TXDATA026 input)
		(pin TXDATA025 TXDATA025 input)
		(pin TXDATA024 TXDATA024 input)
		(pin TXDATA023 TXDATA023 input)
		(pin TXDATA022 TXDATA022 input)
		(pin TXDATA021 TXDATA021 input)
		(pin TXDATA020 TXDATA020 input)
		(pin TXDATA019 TXDATA019 input)
		(pin TXDATA018 TXDATA018 input)
		(pin TXDATA017 TXDATA017 input)
		(pin TXDATA016 TXDATA016 input)
		(pin TXDATA015 TXDATA015 input)
		(pin TXDATA014 TXDATA014 input)
		(pin TXDATA013 TXDATA013 input)
		(pin TXDATA012 TXDATA012 input)
		(pin TXDATA011 TXDATA011 input)
		(pin TXDATA010 TXDATA010 input)
		(pin TXDATA09 TXDATA09 input)
		(pin TXDATA08 TXDATA08 input)
		(pin TXDATA07 TXDATA07 input)
		(pin TXDATA06 TXDATA06 input)
		(pin TXDATA05 TXDATA05 input)
		(pin TXDATA04 TXDATA04 input)
		(pin TXDATA03 TXDATA03 input)
		(pin TXDATA02 TXDATA02 input)
		(pin TXDATA01 TXDATA01 input)
		(pin TXDATA00 TXDATA00 input)
		(pin TXDATA131 TXDATA131 input)
		(pin TXDATA130 TXDATA130 input)
		(pin TXDATA129 TXDATA129 input)
		(pin TXDATA128 TXDATA128 input)
		(pin TXDATA127 TXDATA127 input)
		(pin TXDATA126 TXDATA126 input)
		(pin TXDATA125 TXDATA125 input)
		(pin TXDATA124 TXDATA124 input)
		(pin TXDATA123 TXDATA123 input)
		(pin TXDATA122 TXDATA122 input)
		(pin TXDATA121 TXDATA121 input)
		(pin TXDATA120 TXDATA120 input)
		(pin TXDATA119 TXDATA119 input)
		(pin TXDATA118 TXDATA118 input)
		(pin TXDATA117 TXDATA117 input)
		(pin TXDATA116 TXDATA116 input)
		(pin TXDATA115 TXDATA115 input)
		(pin TXDATA114 TXDATA114 input)
		(pin TXDATA113 TXDATA113 input)
		(pin TXDATA112 TXDATA112 input)
		(pin TXDATA111 TXDATA111 input)
		(pin TXDATA110 TXDATA110 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDETECTRX0 TXDETECTRX0 input)
		(pin TXDETECTRX1 TXDETECTRX1 input)
		(pin TXDIFFCTRL03 TXDIFFCTRL03 input)
		(pin TXDIFFCTRL02 TXDIFFCTRL02 input)
		(pin TXDIFFCTRL01 TXDIFFCTRL01 input)
		(pin TXDIFFCTRL00 TXDIFFCTRL00 input)
		(pin TXDIFFCTRL13 TXDIFFCTRL13 input)
		(pin TXDIFFCTRL12 TXDIFFCTRL12 input)
		(pin TXDIFFCTRL11 TXDIFFCTRL11 input)
		(pin TXDIFFCTRL10 TXDIFFCTRL10 input)
		(pin TXELECIDLE0 TXELECIDLE0 input)
		(pin TXELECIDLE1 TXELECIDLE1 input)
		(pin TXENC8B10BUSE0 TXENC8B10BUSE0 input)
		(pin TXENC8B10BUSE1 TXENC8B10BUSE1 input)
		(pin TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 input)
		(pin TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 input)
		(pin TXENPRBSTST02 TXENPRBSTST02 input)
		(pin TXENPRBSTST01 TXENPRBSTST01 input)
		(pin TXENPRBSTST00 TXENPRBSTST00 input)
		(pin TXENPRBSTST12 TXENPRBSTST12 input)
		(pin TXENPRBSTST11 TXENPRBSTST11 input)
		(pin TXENPRBSTST10 TXENPRBSTST10 input)
		(pin TXINHIBIT0 TXINHIBIT0 input)
		(pin TXINHIBIT1 TXINHIBIT1 input)
		(pin TXKERR03 TXKERR03 output)
		(pin TXKERR02 TXKERR02 output)
		(pin TXKERR01 TXKERR01 output)
		(pin TXKERR00 TXKERR00 output)
		(pin TXKERR13 TXKERR13 output)
		(pin TXKERR12 TXKERR12 output)
		(pin TXKERR11 TXKERR11 output)
		(pin TXKERR10 TXKERR10 output)
		(pin TXN0 TXN0 output)
		(pin TXN1 TXN1 output)
		(pin TXOUTCLK0 TXOUTCLK0 output)
		(pin TXOUTCLK1 TXOUTCLK1 output)
		(pin TXPDOWNASYNCH0 TXPDOWNASYNCH0 input)
		(pin TXPDOWNASYNCH1 TXPDOWNASYNCH1 input)
		(pin TXPMASETPHASE0 TXPMASETPHASE0 input)
		(pin TXPMASETPHASE1 TXPMASETPHASE1 input)
		(pin TXPOLARITY0 TXPOLARITY0 input)
		(pin TXPOLARITY1 TXPOLARITY1 input)
		(pin TXPOWERDOWN01 TXPOWERDOWN01 input)
		(pin TXPOWERDOWN00 TXPOWERDOWN00 input)
		(pin TXPOWERDOWN11 TXPOWERDOWN11 input)
		(pin TXPOWERDOWN10 TXPOWERDOWN10 input)
		(pin TXPRBSFORCEERR0 TXPRBSFORCEERR0 input)
		(pin TXPRBSFORCEERR1 TXPRBSFORCEERR1 input)
		(pin TXPREEMPHASIS02 TXPREEMPHASIS02 input)
		(pin TXPREEMPHASIS01 TXPREEMPHASIS01 input)
		(pin TXPREEMPHASIS00 TXPREEMPHASIS00 input)
		(pin TXPREEMPHASIS12 TXPREEMPHASIS12 input)
		(pin TXPREEMPHASIS11 TXPREEMPHASIS11 input)
		(pin TXPREEMPHASIS10 TXPREEMPHASIS10 input)
		(pin TXP0 TXP0 output)
		(pin TXP1 TXP1 output)
		(pin TXRESET0 TXRESET0 input)
		(pin TXRESET1 TXRESET1 input)
		(pin TXRUNDISP03 TXRUNDISP03 output)
		(pin TXRUNDISP02 TXRUNDISP02 output)
		(pin TXRUNDISP01 TXRUNDISP01 output)
		(pin TXRUNDISP00 TXRUNDISP00 output)
		(pin TXRUNDISP13 TXRUNDISP13 output)
		(pin TXRUNDISP12 TXRUNDISP12 output)
		(pin TXRUNDISP11 TXRUNDISP11 output)
		(pin TXRUNDISP10 TXRUNDISP10 output)
		(pin TXUSRCLK0 TXUSRCLK0 input)
		(pin TXUSRCLK1 TXUSRCLK1 input)
		(pin TXUSRCLK20 TXUSRCLK20 input)
		(pin TXUSRCLK21 TXUSRCLK21 input)
		(pin USRCODEERR0 USRCODEERR0 input)
		(pin USRCODEERR1 USRCODEERR1 input)
		(pin DADDR7 DADDR7 input)
		(pin GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1 input)
		(pin GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0 input)
		(pin GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1 input)
		(pin GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0 input)
		(pin GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1 input)
		(pin GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0 input)
		(pin GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1 input)
		(pin GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0 input)
		(element AC_CAP_DIS_0 0
			(cfg TRUE FALSE)
		)
		(element AC_CAP_DIS_1 0
			(cfg TRUE FALSE)
		)
		(element ALIGN_COMMA_WORD_0 0
			(cfg 1 2)
		)
		(element ALIGN_COMMA_WORD_1 0
			(cfg 1 2)
		)
		(element CB2_INH_CC_PERIOD_0 0
			(cfg 8 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15)
		)
		(element CB2_INH_CC_PERIOD_1 0
			(cfg 8 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15)
		)
		(element CHAN_BOND_KEEP_ALIGN_0 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_KEEP_ALIGN_1 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_SEQ_LEN_0 0
			(cfg 4 1 2 3)
		)
		(element CHAN_BOND_SEQ_LEN_1 0
			(cfg 4 1 2 3)
		)
		(element CHAN_BOND_SEQ_2_USE_0 0
			(cfg TRUE FALSE)
		)
		(element CHAN_BOND_SEQ_2_USE_1 0
			(cfg TRUE FALSE)
		)
		(element CHAN_BOND_1_MAX_SKEW_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_1_MAX_SKEW_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_2_MAX_SKEW_0 0
			(cfg 1 2 3 4 5 6 7 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_2_MAX_SKEW_1 0
			(cfg 1 2 3 4 5 6 7 8 9 10 11 12 13 14)
		)
		(element CLK_COR_ADJ_LEN_0 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_ADJ_LEN_1 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_DET_LEN_0 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_DET_LEN_1 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_1 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_KEEP_IDLE_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_KEEP_IDLE_1 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_MAX_LAT_0 0
			(cfg 18 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MAX_LAT_1 0
			(cfg 18 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MIN_LAT_0 0
			(cfg 16 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MIN_LAT_1 0
			(cfg 16 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_PRECEDENCE_0 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_PRECEDENCE_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_CORRECT_USE_0 0
			(cfg TRUE FALSE)
		)
		(element CLK_CORRECT_USE_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_REPEAT_WAIT_0 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element CLK_COR_REPEAT_WAIT_1 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element CLK_COR_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element CLKINDC_B_0 0
			(cfg TRUE FALSE)
		)
		(element CLKINDC_B_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_OUT_GTP_SEL_0 0
			(cfg TXOUTCLK0 REFCLKPLL0)
		)
		(element CLK_OUT_GTP_SEL_1 0
			(cfg TXOUTCLK1 REFCLKPLL1)
		)
		(element CLKRCV_TRST_0 0
			(cfg TRUE FALSE)
		)
		(element CLKRCV_TRST_1 0
			(cfg TRUE FALSE)
		)
		(element CLK25_DIVIDER_0 0
			(cfg 4 1 2 3 5 6 10 12)
		)
		(element CLK25_DIVIDER_1 0
			(cfg 4 1 2 3 5 6 10 12)
		)
		(element DEC_MCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_MCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element DEC_PCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_PCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element DEC_VALID_COMMA_ONLY_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_VALID_COMMA_ONLY_1 0
			(cfg TRUE FALSE)
		)
		(element GTP_CFG_PWRUP_0 0
			(cfg TRUE FALSE)
		)
		(element GTP_CFG_PWRUP_1 0
			(cfg TRUE FALSE)
		)
		(element LOOPBACK_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element LOOPBACK_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element MASTER_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element MASTER_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element MCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element MCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element OOB_CLK_DIVIDER_0 0
			(cfg 4 1 2 6 8 10 12 14)
		)
		(element OOB_CLK_DIVIDER_1 0
			(cfg 4 1 2 6 8 10 12 14)
		)
		(element PCI_EXPRESS_MODE_0 0
			(cfg TRUE FALSE)
		)
		(element PCI_EXPRESS_MODE_1 0
			(cfg TRUE FALSE)
		)
		(element PCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element PCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element PDELIDLE_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PDELIDLE_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PHASEALIGN_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PHASEALIGN_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIVSEL_FB_0 0
			(cfg 5 1 2 3 4 8 10)
		)
		(element PLL_DIVSEL_FB_1 0
			(cfg 5 1 2 3 4 8 10)
		)
		(element PLL_DIVSEL_REF_0 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element PLL_DIVSEL_REF_1 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element PLL_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PLL_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_RXDIVSEL_OUT_0 0
			(cfg 1 2 4)
		)
		(element PLL_RXDIVSEL_OUT_1 0
			(cfg 1 2 4)
		)
		(element PLL_SATA_0 0
			(cfg FALSE TRUE)
		)
		(element PLL_SATA_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_SOURCE_0 0
			(cfg PLL0 PLL1)
		)
		(element PLL_SOURCE_1 0
			(cfg PLL1 PLL0)
		)
		(element PLL_STARTUP_EN_0 0
			(cfg TRUE FALSE)
		)
		(element PLL_STARTUP_EN_1 0
			(cfg TRUE FALSE)
		)
		(element PLL_TXDIVSEL_OUT_0 0
			(cfg 1 2 4)
		)
		(element PLL_TXDIVSEL_OUT_1 0
			(cfg 1 2 4)
		)
		(element POLARITY_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element POLARITY_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PRBS_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PRBS_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_GND_0 0
			(cfg TRUE FALSE)
		)
		(element RCV_TERM_GND_1 0
			(cfg TRUE FALSE)
		)
		(element RCV_TERM_VTTRX_0 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_VTTRX_1 0
			(cfg FALSE TRUE)
		)
		(element RESET_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element RESET_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RX_BUFFER_USE_0 0
			(cfg TRUE FALSE)
		)
		(element RX_BUFFER_USE_1 0
			(cfg TRUE FALSE)
		)
		(element RX_CDR_FORCE_ROTATE_0 0
			(cfg FALSE TRUE)
		)
		(element RX_CDR_FORCE_ROTATE_1 0
			(cfg FALSE TRUE)
		)
		(element RX_DECODE_SEQ_MATCH_0 0
			(cfg TRUE FALSE)
		)
		(element RX_DECODE_SEQ_MATCH_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_HOLD_CDR_0 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_IDLE_HOLD_CDR_1 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_IDLE_RESET_BUF_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_BUF_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_FR_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_FR_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_PH_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_PH_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_MODE_RESET_BUF_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_MODE_RESET_BUF_1 0
			(cfg TRUE FALSE)
		)
		(element RXEQ_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element RXEQ_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_INVALID_INCR_0 0
			(cfg 8 1 2 4 16 32 64 128)
		)
		(element RX_LOS_INVALID_INCR_1 0
			(cfg 8 1 2 4 16 32 64 128)
		)
		(element RX_LOSS_OF_SYNC_FSM_0 0
			(cfg FALSE TRUE)
		)
		(element RX_LOSS_OF_SYNC_FSM_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_THRESHOLD_0 0
			(cfg 128 4 8 16 32 64 256 512)
		)
		(element RX_LOS_THRESHOLD_1 0
			(cfg 128 4 8 16 32 64 256 512)
		)
		(element RX_SLIDE_MODE_0 0
			(cfg PCS PMA)
		)
		(element RX_SLIDE_MODE_1 0
			(cfg PCS PMA)
		)
		(element RX_STATUS_FMT_0 0
			(cfg PCIE SATA)
		)
		(element RX_STATUS_FMT_1 0
			(cfg PCIE SATA)
		)
		(element RX_XCLK_SEL_0 0
			(cfg RXREC RXUSR)
		)
		(element RX_XCLK_SEL_1 0
			(cfg RXREC RXUSR)
		)
		(element SATA_MAX_BURST_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_BURST_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_INIT_0 0
			(cfg 22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_INIT_1 0
			(cfg 22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_WAKE_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_WAKE_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_BURST_0 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_BURST_1 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_INIT_0 0
			(cfg 12 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_INIT_1 0
			(cfg 12 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_WAKE_0 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_WAKE_1 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element TERMINATION_OVRD_0 0
			(cfg FALSE TRUE)
		)
		(element TERMINATION_OVRD_1 0
			(cfg FALSE TRUE)
		)
		(element TX_BUFFER_USE_0 0
			(cfg TRUE FALSE)
		)
		(element TX_BUFFER_USE_1 0
			(cfg TRUE FALSE)
		)
		(element TXDRIVE_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element TXDRIVE_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element TX_XCLK_SEL_0 0
			(cfg TXUSR TXOUT)
		)
		(element TX_XCLK_SEL_1 0
			(cfg TXUSR TXOUT)
		)
		(element CLKINEAST0 1
			(pin CLKINEAST0 output)
			(conn CLKINEAST0 CLKINEAST0 ==> GTPA1_DUAL CLKINEAST0)
		)
		(element CLKINEAST1 1
			(pin CLKINEAST1 output)
			(conn CLKINEAST1 CLKINEAST1 ==> GTPA1_DUAL CLKINEAST1)
		)
		(element CLKINWEST0 1
			(pin CLKINWEST0 output)
			(conn CLKINWEST0 CLKINWEST0 ==> GTPA1_DUAL CLKINWEST0)
		)
		(element CLKINWEST1 1
			(pin CLKINWEST1 output)
			(conn CLKINWEST1 CLKINWEST1 ==> GTPA1_DUAL CLKINWEST1)
		)
		(element CLKTESTSIG00 1
			(pin CLKTESTSIG00 output)
			(conn CLKTESTSIG00 CLKTESTSIG00 ==> GTPA1_DUAL CLKTESTSIG00)
		)
		(element CLKTESTSIG01 1
			(pin CLKTESTSIG01 output)
			(conn CLKTESTSIG01 CLKTESTSIG01 ==> GTPA1_DUAL CLKTESTSIG01)
		)
		(element CLKTESTSIG10 1
			(pin CLKTESTSIG10 output)
			(conn CLKTESTSIG10 CLKTESTSIG10 ==> GTPA1_DUAL CLKTESTSIG10)
		)
		(element CLKTESTSIG11 1
			(pin CLKTESTSIG11 output)
			(conn CLKTESTSIG11 CLKTESTSIG11 ==> GTPA1_DUAL CLKTESTSIG11)
		)
		(element CLK00 1
			(pin CLK00 output)
			(conn CLK00 CLK00 ==> GTPA1_DUAL CLK00)
		)
		(element CLK01 1
			(pin CLK01 output)
			(conn CLK01 CLK01 ==> GTPA1_DUAL CLK01)
		)
		(element CLK10 1
			(pin CLK10 output)
			(conn CLK10 CLK10 ==> GTPA1_DUAL CLK10)
		)
		(element CLK11 1
			(pin CLK11 output)
			(conn CLK11 CLK11 ==> GTPA1_DUAL CLK11)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTPA1_DUAL DADDR0)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTPA1_DUAL DADDR1)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTPA1_DUAL DADDR2)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTPA1_DUAL DADDR3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTPA1_DUAL DADDR4)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTPA1_DUAL DADDR5)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTPA1_DUAL DADDR6)
		)
		(element DADDR7 1
			(pin DADDR7 output)
			(conn DADDR7 DADDR7 ==> GTPA1_DUAL DADDR7)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
		)
		(element DCLKINV 3
			(pin OUT output)
			(pin DCLK input)
			(pin DCLK_B input)
			(cfg DCLK DCLK_B)
			(conn DCLKINV OUT ==> GTPA1_DUAL DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTPA1_DUAL DEN)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTPA1_DUAL DI0)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTPA1_DUAL DI1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTPA1_DUAL DI2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTPA1_DUAL DI3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTPA1_DUAL DI4)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTPA1_DUAL DI5)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTPA1_DUAL DI6)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTPA1_DUAL DI7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTPA1_DUAL DI8)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTPA1_DUAL DI9)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTPA1_DUAL DI10)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTPA1_DUAL DI11)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTPA1_DUAL DI12)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTPA1_DUAL DI13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTPA1_DUAL DI14)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTPA1_DUAL DI15)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTPA1_DUAL DRDY)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== GTPA1_DUAL DRPDO0)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== GTPA1_DUAL DRPDO1)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== GTPA1_DUAL DRPDO2)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== GTPA1_DUAL DRPDO3)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== GTPA1_DUAL DRPDO4)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== GTPA1_DUAL DRPDO5)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== GTPA1_DUAL DRPDO6)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== GTPA1_DUAL DRPDO7)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== GTPA1_DUAL DRPDO8)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== GTPA1_DUAL DRPDO9)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== GTPA1_DUAL DRPDO10)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== GTPA1_DUAL DRPDO11)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== GTPA1_DUAL DRPDO12)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== GTPA1_DUAL DRPDO13)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== GTPA1_DUAL DRPDO14)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== GTPA1_DUAL DRPDO15)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTPA1_DUAL DWE)
		)
		(element GATERXELECIDLE0 1
			(pin GATERXELECIDLE0 output)
			(conn GATERXELECIDLE0 GATERXELECIDLE0 ==> GTPA1_DUAL GATERXELECIDLE0)
		)
		(element GATERXELECIDLE1 1
			(pin GATERXELECIDLE1 output)
			(conn GATERXELECIDLE1 GATERXELECIDLE1 ==> GTPA1_DUAL GATERXELECIDLE1)
		)
		(element GCLK00 1
			(pin GCLK00 output)
			(conn GCLK00 GCLK00 ==> GTPA1_DUAL GCLK00)
		)
		(element GCLK01 1
			(pin GCLK01 output)
			(conn GCLK01 GCLK01 ==> GTPA1_DUAL GCLK01)
		)
		(element GCLK10 1
			(pin GCLK10 output)
			(conn GCLK10 GCLK10 ==> GTPA1_DUAL GCLK10)
		)
		(element GCLK11 1
			(pin GCLK11 output)
			(conn GCLK11 GCLK11 ==> GTPA1_DUAL GCLK11)
		)
		(element GTPCLKFBEAST0 1
			(pin GTPCLKFBEAST0 input)
			(conn GTPCLKFBEAST0 GTPCLKFBEAST0 <== GTPA1_DUAL GTPCLKFBEAST0)
		)
		(element GTPCLKFBEAST1 1
			(pin GTPCLKFBEAST1 input)
			(conn GTPCLKFBEAST1 GTPCLKFBEAST1 <== GTPA1_DUAL GTPCLKFBEAST1)
		)
		(element GTPCLKFBSEL0EAST0 1
			(pin GTPCLKFBSEL0EAST0 output)
			(conn GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0 ==> GTPA1_DUAL GTPCLKFBSEL0EAST0)
		)
		(element GTPCLKFBSEL0EAST1 1
			(pin GTPCLKFBSEL0EAST1 output)
			(conn GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1 ==> GTPA1_DUAL GTPCLKFBSEL0EAST1)
		)
		(element GTPCLKFBSEL0WEST0 1
			(pin GTPCLKFBSEL0WEST0 output)
			(conn GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0 ==> GTPA1_DUAL GTPCLKFBSEL0WEST0)
		)
		(element GTPCLKFBSEL0WEST1 1
			(pin GTPCLKFBSEL0WEST1 output)
			(conn GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1 ==> GTPA1_DUAL GTPCLKFBSEL0WEST1)
		)
		(element GTPCLKFBSEL1EAST0 1
			(pin GTPCLKFBSEL1EAST0 output)
			(conn GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0 ==> GTPA1_DUAL GTPCLKFBSEL1EAST0)
		)
		(element GTPCLKFBSEL1EAST1 1
			(pin GTPCLKFBSEL1EAST1 output)
			(conn GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1 ==> GTPA1_DUAL GTPCLKFBSEL1EAST1)
		)
		(element GTPCLKFBSEL1WEST0 1
			(pin GTPCLKFBSEL1WEST0 output)
			(conn GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0 ==> GTPA1_DUAL GTPCLKFBSEL1WEST0)
		)
		(element GTPCLKFBSEL1WEST1 1
			(pin GTPCLKFBSEL1WEST1 output)
			(conn GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1 ==> GTPA1_DUAL GTPCLKFBSEL1WEST1)
		)
		(element GTPCLKFBWEST0 1
			(pin GTPCLKFBWEST0 input)
			(conn GTPCLKFBWEST0 GTPCLKFBWEST0 <== GTPA1_DUAL GTPCLKFBWEST0)
		)
		(element GTPCLKFBWEST1 1
			(pin GTPCLKFBWEST1 input)
			(conn GTPCLKFBWEST1 GTPCLKFBWEST1 <== GTPA1_DUAL GTPCLKFBWEST1)
		)
		(element GTPCLKOUT00 1
			(pin GTPCLKOUT00 input)
			(conn GTPCLKOUT00 GTPCLKOUT00 <== GTPA1_DUAL GTPCLKOUT00)
		)
		(element GTPCLKOUT01 1
			(pin GTPCLKOUT01 input)
			(conn GTPCLKOUT01 GTPCLKOUT01 <== GTPA1_DUAL GTPCLKOUT01)
		)
		(element GTPCLKOUT10 1
			(pin GTPCLKOUT10 input)
			(conn GTPCLKOUT10 GTPCLKOUT10 <== GTPA1_DUAL GTPCLKOUT10)
		)
		(element GTPCLKOUT11 1
			(pin GTPCLKOUT11 input)
			(conn GTPCLKOUT11 GTPCLKOUT11 <== GTPA1_DUAL GTPCLKOUT11)
		)
		(element GTPRESET0 1
			(pin GTPRESET0 output)
			(conn GTPRESET0 GTPRESET0 ==> GTPA1_DUAL GTPRESET0)
		)
		(element GTPRESET1 1
			(pin GTPRESET1 output)
			(conn GTPRESET1 GTPRESET1 ==> GTPA1_DUAL GTPRESET1)
		)
		(element GTPTEST00 1
			(pin GTPTEST00 output)
			(conn GTPTEST00 GTPTEST00 ==> GTPA1_DUAL GTPTEST00)
		)
		(element GTPTEST01 1
			(pin GTPTEST01 output)
			(conn GTPTEST01 GTPTEST01 ==> GTPA1_DUAL GTPTEST01)
		)
		(element GTPTEST02 1
			(pin GTPTEST02 output)
			(conn GTPTEST02 GTPTEST02 ==> GTPA1_DUAL GTPTEST02)
		)
		(element GTPTEST03 1
			(pin GTPTEST03 output)
			(conn GTPTEST03 GTPTEST03 ==> GTPA1_DUAL GTPTEST03)
		)
		(element GTPTEST04 1
			(pin GTPTEST04 output)
			(conn GTPTEST04 GTPTEST04 ==> GTPA1_DUAL GTPTEST04)
		)
		(element GTPTEST05 1
			(pin GTPTEST05 output)
			(conn GTPTEST05 GTPTEST05 ==> GTPA1_DUAL GTPTEST05)
		)
		(element GTPTEST06 1
			(pin GTPTEST06 output)
			(conn GTPTEST06 GTPTEST06 ==> GTPA1_DUAL GTPTEST06)
		)
		(element GTPTEST07 1
			(pin GTPTEST07 output)
			(conn GTPTEST07 GTPTEST07 ==> GTPA1_DUAL GTPTEST07)
		)
		(element GTPTEST10 1
			(pin GTPTEST10 output)
			(conn GTPTEST10 GTPTEST10 ==> GTPA1_DUAL GTPTEST10)
		)
		(element GTPTEST11 1
			(pin GTPTEST11 output)
			(conn GTPTEST11 GTPTEST11 ==> GTPA1_DUAL GTPTEST11)
		)
		(element GTPTEST12 1
			(pin GTPTEST12 output)
			(conn GTPTEST12 GTPTEST12 ==> GTPA1_DUAL GTPTEST12)
		)
		(element GTPTEST13 1
			(pin GTPTEST13 output)
			(conn GTPTEST13 GTPTEST13 ==> GTPA1_DUAL GTPTEST13)
		)
		(element GTPTEST14 1
			(pin GTPTEST14 output)
			(conn GTPTEST14 GTPTEST14 ==> GTPA1_DUAL GTPTEST14)
		)
		(element GTPTEST15 1
			(pin GTPTEST15 output)
			(conn GTPTEST15 GTPTEST15 ==> GTPA1_DUAL GTPTEST15)
		)
		(element GTPTEST16 1
			(pin GTPTEST16 output)
			(conn GTPTEST16 GTPTEST16 ==> GTPA1_DUAL GTPTEST16)
		)
		(element GTPTEST17 1
			(pin GTPTEST17 output)
			(conn GTPTEST17 GTPTEST17 ==> GTPA1_DUAL GTPTEST17)
		)
		(element IGNORESIGDET0 1
			(pin IGNORESIGDET0 output)
			(conn IGNORESIGDET0 IGNORESIGDET0 ==> GTPA1_DUAL IGNORESIGDET0)
		)
		(element IGNORESIGDET1 1
			(pin IGNORESIGDET1 output)
			(conn IGNORESIGDET1 IGNORESIGDET1 ==> GTPA1_DUAL IGNORESIGDET1)
		)
		(element INTDATAWIDTH0 1
			(pin INTDATAWIDTH0 output)
			(conn INTDATAWIDTH0 INTDATAWIDTH0 ==> GTPA1_DUAL INTDATAWIDTH0)
		)
		(element INTDATAWIDTH1 1
			(pin INTDATAWIDTH1 output)
			(conn INTDATAWIDTH1 INTDATAWIDTH1 ==> GTPA1_DUAL INTDATAWIDTH1)
		)
		(element LOOPBACK00 1
			(pin LOOPBACK00 output)
			(conn LOOPBACK00 LOOPBACK00 ==> GTPA1_DUAL LOOPBACK00)
		)
		(element LOOPBACK01 1
			(pin LOOPBACK01 output)
			(conn LOOPBACK01 LOOPBACK01 ==> GTPA1_DUAL LOOPBACK01)
		)
		(element LOOPBACK02 1
			(pin LOOPBACK02 output)
			(conn LOOPBACK02 LOOPBACK02 ==> GTPA1_DUAL LOOPBACK02)
		)
		(element LOOPBACK10 1
			(pin LOOPBACK10 output)
			(conn LOOPBACK10 LOOPBACK10 ==> GTPA1_DUAL LOOPBACK10)
		)
		(element LOOPBACK11 1
			(pin LOOPBACK11 output)
			(conn LOOPBACK11 LOOPBACK11 ==> GTPA1_DUAL LOOPBACK11)
		)
		(element LOOPBACK12 1
			(pin LOOPBACK12 output)
			(conn LOOPBACK12 LOOPBACK12 ==> GTPA1_DUAL LOOPBACK12)
		)
		(element PHYSTATUS0 1
			(pin PHYSTATUS0 input)
			(conn PHYSTATUS0 PHYSTATUS0 <== GTPA1_DUAL PHYSTATUS0)
		)
		(element PHYSTATUS1 1
			(pin PHYSTATUS1 input)
			(conn PHYSTATUS1 PHYSTATUS1 <== GTPA1_DUAL PHYSTATUS1)
		)
		(element PLLCLK00 1
			(pin PLLCLK00 output)
			(conn PLLCLK00 PLLCLK00 ==> GTPA1_DUAL PLLCLK00)
		)
		(element PLLCLK01 1
			(pin PLLCLK01 output)
			(conn PLLCLK01 PLLCLK01 ==> GTPA1_DUAL PLLCLK01)
		)
		(element PLLCLK10 1
			(pin PLLCLK10 output)
			(conn PLLCLK10 PLLCLK10 ==> GTPA1_DUAL PLLCLK10)
		)
		(element PLLCLK11 1
			(pin PLLCLK11 output)
			(conn PLLCLK11 PLLCLK11 ==> GTPA1_DUAL PLLCLK11)
		)
		(element PLLLKDETEN0 1
			(pin PLLLKDETEN0 output)
			(conn PLLLKDETEN0 PLLLKDETEN0 ==> GTPA1_DUAL PLLLKDETEN0)
		)
		(element PLLLKDETEN1 1
			(pin PLLLKDETEN1 output)
			(conn PLLLKDETEN1 PLLLKDETEN1 ==> GTPA1_DUAL PLLLKDETEN1)
		)
		(element PLLLKDET0 1
			(pin PLLLKDET0 input)
			(conn PLLLKDET0 PLLLKDET0 <== GTPA1_DUAL PLLLKDET0)
		)
		(element PLLLKDET1 1
			(pin PLLLKDET1 input)
			(conn PLLLKDET1 PLLLKDET1 <== GTPA1_DUAL PLLLKDET1)
		)
		(element PLLPOWERDOWN0 1
			(pin PLLPOWERDOWN0 output)
			(conn PLLPOWERDOWN0 PLLPOWERDOWN0 ==> GTPA1_DUAL PLLPOWERDOWN0)
		)
		(element PLLPOWERDOWN1 1
			(pin PLLPOWERDOWN1 output)
			(conn PLLPOWERDOWN1 PLLPOWERDOWN1 ==> GTPA1_DUAL PLLPOWERDOWN1)
		)
		(element PRBSCNTRESET0 1
			(pin PRBSCNTRESET0 output)
			(conn PRBSCNTRESET0 PRBSCNTRESET0 ==> GTPA1_DUAL PRBSCNTRESET0)
		)
		(element PRBSCNTRESET1 1
			(pin PRBSCNTRESET1 output)
			(conn PRBSCNTRESET1 PRBSCNTRESET1 ==> GTPA1_DUAL PRBSCNTRESET1)
		)
		(element RCALINEAST0 1
			(pin RCALINEAST0 output)
			(conn RCALINEAST0 RCALINEAST0 ==> GTPA1_DUAL RCALINEAST0)
		)
		(element RCALINEAST1 1
			(pin RCALINEAST1 output)
			(conn RCALINEAST1 RCALINEAST1 ==> GTPA1_DUAL RCALINEAST1)
		)
		(element RCALINEAST2 1
			(pin RCALINEAST2 output)
			(conn RCALINEAST2 RCALINEAST2 ==> GTPA1_DUAL RCALINEAST2)
		)
		(element RCALINEAST3 1
			(pin RCALINEAST3 output)
			(conn RCALINEAST3 RCALINEAST3 ==> GTPA1_DUAL RCALINEAST3)
		)
		(element RCALINEAST4 1
			(pin RCALINEAST4 output)
			(conn RCALINEAST4 RCALINEAST4 ==> GTPA1_DUAL RCALINEAST4)
		)
		(element RCALINWEST0 1
			(pin RCALINWEST0 output)
			(conn RCALINWEST0 RCALINWEST0 ==> GTPA1_DUAL RCALINWEST0)
		)
		(element RCALINWEST1 1
			(pin RCALINWEST1 output)
			(conn RCALINWEST1 RCALINWEST1 ==> GTPA1_DUAL RCALINWEST1)
		)
		(element RCALINWEST2 1
			(pin RCALINWEST2 output)
			(conn RCALINWEST2 RCALINWEST2 ==> GTPA1_DUAL RCALINWEST2)
		)
		(element RCALINWEST3 1
			(pin RCALINWEST3 output)
			(conn RCALINWEST3 RCALINWEST3 ==> GTPA1_DUAL RCALINWEST3)
		)
		(element RCALINWEST4 1
			(pin RCALINWEST4 output)
			(conn RCALINWEST4 RCALINWEST4 ==> GTPA1_DUAL RCALINWEST4)
		)
		(element RCALOUTEAST0 1
			(pin RCALOUTEAST0 input)
			(conn RCALOUTEAST0 RCALOUTEAST0 <== GTPA1_DUAL RCALOUTEAST0)
		)
		(element RCALOUTEAST1 1
			(pin RCALOUTEAST1 input)
			(conn RCALOUTEAST1 RCALOUTEAST1 <== GTPA1_DUAL RCALOUTEAST1)
		)
		(element RCALOUTEAST2 1
			(pin RCALOUTEAST2 input)
			(conn RCALOUTEAST2 RCALOUTEAST2 <== GTPA1_DUAL RCALOUTEAST2)
		)
		(element RCALOUTEAST3 1
			(pin RCALOUTEAST3 input)
			(conn RCALOUTEAST3 RCALOUTEAST3 <== GTPA1_DUAL RCALOUTEAST3)
		)
		(element RCALOUTEAST4 1
			(pin RCALOUTEAST4 input)
			(conn RCALOUTEAST4 RCALOUTEAST4 <== GTPA1_DUAL RCALOUTEAST4)
		)
		(element RCALOUTWEST0 1
			(pin RCALOUTWEST0 input)
			(conn RCALOUTWEST0 RCALOUTWEST0 <== GTPA1_DUAL RCALOUTWEST0)
		)
		(element RCALOUTWEST1 1
			(pin RCALOUTWEST1 input)
			(conn RCALOUTWEST1 RCALOUTWEST1 <== GTPA1_DUAL RCALOUTWEST1)
		)
		(element RCALOUTWEST2 1
			(pin RCALOUTWEST2 input)
			(conn RCALOUTWEST2 RCALOUTWEST2 <== GTPA1_DUAL RCALOUTWEST2)
		)
		(element RCALOUTWEST3 1
			(pin RCALOUTWEST3 input)
			(conn RCALOUTWEST3 RCALOUTWEST3 <== GTPA1_DUAL RCALOUTWEST3)
		)
		(element RCALOUTWEST4 1
			(pin RCALOUTWEST4 input)
			(conn RCALOUTWEST4 RCALOUTWEST4 <== GTPA1_DUAL RCALOUTWEST4)
		)
		(element REFCLKOUT0 1
			(pin REFCLKOUT0 input)
			(conn REFCLKOUT0 REFCLKOUT0 <== GTPA1_DUAL REFCLKOUT0)
		)
		(element REFCLKOUT1 1
			(pin REFCLKOUT1 input)
			(conn REFCLKOUT1 REFCLKOUT1 <== GTPA1_DUAL REFCLKOUT1)
		)
		(element REFCLKPLL0 1
			(pin REFCLKPLL0 input)
			(conn REFCLKPLL0 REFCLKPLL0 <== GTPA1_DUAL REFCLKPLL0)
		)
		(element REFCLKPLL1 1
			(pin REFCLKPLL1 input)
			(conn REFCLKPLL1 REFCLKPLL1 <== GTPA1_DUAL REFCLKPLL1)
		)
		(element REFCLKPWRDNB0 1
			(pin REFCLKPWRDNB0 output)
			(conn REFCLKPWRDNB0 REFCLKPWRDNB0 ==> GTPA1_DUAL REFCLKPWRDNB0)
		)
		(element REFCLKPWRDNB1 1
			(pin REFCLKPWRDNB1 output)
			(conn REFCLKPWRDNB1 REFCLKPWRDNB1 ==> GTPA1_DUAL REFCLKPWRDNB1)
		)
		(element REFSELDYPLL00 1
			(pin REFSELDYPLL00 output)
			(conn REFSELDYPLL00 REFSELDYPLL00 ==> GTPA1_DUAL REFSELDYPLL00)
		)
		(element REFSELDYPLL01 1
			(pin REFSELDYPLL01 output)
			(conn REFSELDYPLL01 REFSELDYPLL01 ==> GTPA1_DUAL REFSELDYPLL01)
		)
		(element REFSELDYPLL02 1
			(pin REFSELDYPLL02 output)
			(conn REFSELDYPLL02 REFSELDYPLL02 ==> GTPA1_DUAL REFSELDYPLL02)
		)
		(element REFSELDYPLL10 1
			(pin REFSELDYPLL10 output)
			(conn REFSELDYPLL10 REFSELDYPLL10 ==> GTPA1_DUAL REFSELDYPLL10)
		)
		(element REFSELDYPLL11 1
			(pin REFSELDYPLL11 output)
			(conn REFSELDYPLL11 REFSELDYPLL11 ==> GTPA1_DUAL REFSELDYPLL11)
		)
		(element REFSELDYPLL12 1
			(pin REFSELDYPLL12 output)
			(conn REFSELDYPLL12 REFSELDYPLL12 ==> GTPA1_DUAL REFSELDYPLL12)
		)
		(element RESETDONE0 1
			(pin RESETDONE0 input)
			(conn RESETDONE0 RESETDONE0 <== GTPA1_DUAL RESETDONE0)
		)
		(element RESETDONE1 1
			(pin RESETDONE1 input)
			(conn RESETDONE1 RESETDONE1 <== GTPA1_DUAL RESETDONE1)
		)
		(element RXBUFRESET0 1
			(pin RXBUFRESET0 output)
			(conn RXBUFRESET0 RXBUFRESET0 ==> GTPA1_DUAL RXBUFRESET0)
		)
		(element RXBUFRESET1 1
			(pin RXBUFRESET1 output)
			(conn RXBUFRESET1 RXBUFRESET1 ==> GTPA1_DUAL RXBUFRESET1)
		)
		(element RXBUFSTATUS00 1
			(pin RXBUFSTATUS00 input)
			(conn RXBUFSTATUS00 RXBUFSTATUS00 <== GTPA1_DUAL RXBUFSTATUS00)
		)
		(element RXBUFSTATUS01 1
			(pin RXBUFSTATUS01 input)
			(conn RXBUFSTATUS01 RXBUFSTATUS01 <== GTPA1_DUAL RXBUFSTATUS01)
		)
		(element RXBUFSTATUS02 1
			(pin RXBUFSTATUS02 input)
			(conn RXBUFSTATUS02 RXBUFSTATUS02 <== GTPA1_DUAL RXBUFSTATUS02)
		)
		(element RXBUFSTATUS10 1
			(pin RXBUFSTATUS10 input)
			(conn RXBUFSTATUS10 RXBUFSTATUS10 <== GTPA1_DUAL RXBUFSTATUS10)
		)
		(element RXBUFSTATUS11 1
			(pin RXBUFSTATUS11 input)
			(conn RXBUFSTATUS11 RXBUFSTATUS11 <== GTPA1_DUAL RXBUFSTATUS11)
		)
		(element RXBUFSTATUS12 1
			(pin RXBUFSTATUS12 input)
			(conn RXBUFSTATUS12 RXBUFSTATUS12 <== GTPA1_DUAL RXBUFSTATUS12)
		)
		(element RXBYTEISALIGNED0 1
			(pin RXBYTEISALIGNED0 input)
			(conn RXBYTEISALIGNED0 RXBYTEISALIGNED0 <== GTPA1_DUAL RXBYTEISALIGNED0)
		)
		(element RXBYTEISALIGNED1 1
			(pin RXBYTEISALIGNED1 input)
			(conn RXBYTEISALIGNED1 RXBYTEISALIGNED1 <== GTPA1_DUAL RXBYTEISALIGNED1)
		)
		(element RXBYTEREALIGN0 1
			(pin RXBYTEREALIGN0 input)
			(conn RXBYTEREALIGN0 RXBYTEREALIGN0 <== GTPA1_DUAL RXBYTEREALIGN0)
		)
		(element RXBYTEREALIGN1 1
			(pin RXBYTEREALIGN1 input)
			(conn RXBYTEREALIGN1 RXBYTEREALIGN1 <== GTPA1_DUAL RXBYTEREALIGN1)
		)
		(element RXCDRRESET0 1
			(pin RXCDRRESET0 output)
			(conn RXCDRRESET0 RXCDRRESET0 ==> GTPA1_DUAL RXCDRRESET0)
		)
		(element RXCDRRESET1 1
			(pin RXCDRRESET1 output)
			(conn RXCDRRESET1 RXCDRRESET1 ==> GTPA1_DUAL RXCDRRESET1)
		)
		(element RXCHANBONDSEQ0 1
			(pin RXCHANBONDSEQ0 input)
			(conn RXCHANBONDSEQ0 RXCHANBONDSEQ0 <== GTPA1_DUAL RXCHANBONDSEQ0)
		)
		(element RXCHANBONDSEQ1 1
			(pin RXCHANBONDSEQ1 input)
			(conn RXCHANBONDSEQ1 RXCHANBONDSEQ1 <== GTPA1_DUAL RXCHANBONDSEQ1)
		)
		(element RXCHANISALIGNED0 1
			(pin RXCHANISALIGNED0 input)
			(conn RXCHANISALIGNED0 RXCHANISALIGNED0 <== GTPA1_DUAL RXCHANISALIGNED0)
		)
		(element RXCHANISALIGNED1 1
			(pin RXCHANISALIGNED1 input)
			(conn RXCHANISALIGNED1 RXCHANISALIGNED1 <== GTPA1_DUAL RXCHANISALIGNED1)
		)
		(element RXCHANREALIGN0 1
			(pin RXCHANREALIGN0 input)
			(conn RXCHANREALIGN0 RXCHANREALIGN0 <== GTPA1_DUAL RXCHANREALIGN0)
		)
		(element RXCHANREALIGN1 1
			(pin RXCHANREALIGN1 input)
			(conn RXCHANREALIGN1 RXCHANREALIGN1 <== GTPA1_DUAL RXCHANREALIGN1)
		)
		(element RXCHARISCOMMA00 1
			(pin RXCHARISCOMMA00 input)
			(conn RXCHARISCOMMA00 RXCHARISCOMMA00 <== GTPA1_DUAL RXCHARISCOMMA00)
		)
		(element RXCHARISCOMMA01 1
			(pin RXCHARISCOMMA01 input)
			(conn RXCHARISCOMMA01 RXCHARISCOMMA01 <== GTPA1_DUAL RXCHARISCOMMA01)
		)
		(element RXCHARISCOMMA02 1
			(pin RXCHARISCOMMA02 input)
			(conn RXCHARISCOMMA02 RXCHARISCOMMA02 <== GTPA1_DUAL RXCHARISCOMMA02)
		)
		(element RXCHARISCOMMA03 1
			(pin RXCHARISCOMMA03 input)
			(conn RXCHARISCOMMA03 RXCHARISCOMMA03 <== GTPA1_DUAL RXCHARISCOMMA03)
		)
		(element RXCHARISCOMMA10 1
			(pin RXCHARISCOMMA10 input)
			(conn RXCHARISCOMMA10 RXCHARISCOMMA10 <== GTPA1_DUAL RXCHARISCOMMA10)
		)
		(element RXCHARISCOMMA11 1
			(pin RXCHARISCOMMA11 input)
			(conn RXCHARISCOMMA11 RXCHARISCOMMA11 <== GTPA1_DUAL RXCHARISCOMMA11)
		)
		(element RXCHARISCOMMA12 1
			(pin RXCHARISCOMMA12 input)
			(conn RXCHARISCOMMA12 RXCHARISCOMMA12 <== GTPA1_DUAL RXCHARISCOMMA12)
		)
		(element RXCHARISCOMMA13 1
			(pin RXCHARISCOMMA13 input)
			(conn RXCHARISCOMMA13 RXCHARISCOMMA13 <== GTPA1_DUAL RXCHARISCOMMA13)
		)
		(element RXCHARISK00 1
			(pin RXCHARISK00 input)
			(conn RXCHARISK00 RXCHARISK00 <== GTPA1_DUAL RXCHARISK00)
		)
		(element RXCHARISK01 1
			(pin RXCHARISK01 input)
			(conn RXCHARISK01 RXCHARISK01 <== GTPA1_DUAL RXCHARISK01)
		)
		(element RXCHARISK02 1
			(pin RXCHARISK02 input)
			(conn RXCHARISK02 RXCHARISK02 <== GTPA1_DUAL RXCHARISK02)
		)
		(element RXCHARISK03 1
			(pin RXCHARISK03 input)
			(conn RXCHARISK03 RXCHARISK03 <== GTPA1_DUAL RXCHARISK03)
		)
		(element RXCHARISK10 1
			(pin RXCHARISK10 input)
			(conn RXCHARISK10 RXCHARISK10 <== GTPA1_DUAL RXCHARISK10)
		)
		(element RXCHARISK11 1
			(pin RXCHARISK11 input)
			(conn RXCHARISK11 RXCHARISK11 <== GTPA1_DUAL RXCHARISK11)
		)
		(element RXCHARISK12 1
			(pin RXCHARISK12 input)
			(conn RXCHARISK12 RXCHARISK12 <== GTPA1_DUAL RXCHARISK12)
		)
		(element RXCHARISK13 1
			(pin RXCHARISK13 input)
			(conn RXCHARISK13 RXCHARISK13 <== GTPA1_DUAL RXCHARISK13)
		)
		(element RXCHBONDI0 1
			(pin RXCHBONDI0 output)
			(conn RXCHBONDI0 RXCHBONDI0 ==> GTPA1_DUAL RXCHBONDI0)
		)
		(element RXCHBONDI1 1
			(pin RXCHBONDI1 output)
			(conn RXCHBONDI1 RXCHBONDI1 ==> GTPA1_DUAL RXCHBONDI1)
		)
		(element RXCHBONDI2 1
			(pin RXCHBONDI2 output)
			(conn RXCHBONDI2 RXCHBONDI2 ==> GTPA1_DUAL RXCHBONDI2)
		)
		(element RXCHBONDMASTER0 1
			(pin RXCHBONDMASTER0 output)
			(conn RXCHBONDMASTER0 RXCHBONDMASTER0 ==> GTPA1_DUAL RXCHBONDMASTER0)
		)
		(element RXCHBONDMASTER1 1
			(pin RXCHBONDMASTER1 output)
			(conn RXCHBONDMASTER1 RXCHBONDMASTER1 ==> GTPA1_DUAL RXCHBONDMASTER1)
		)
		(element RXCHBONDO0 1
			(pin RXCHBONDO0 input)
			(conn RXCHBONDO0 RXCHBONDO0 <== GTPA1_DUAL RXCHBONDO0)
		)
		(element RXCHBONDO1 1
			(pin RXCHBONDO1 input)
			(conn RXCHBONDO1 RXCHBONDO1 <== GTPA1_DUAL RXCHBONDO1)
		)
		(element RXCHBONDO2 1
			(pin RXCHBONDO2 input)
			(conn RXCHBONDO2 RXCHBONDO2 <== GTPA1_DUAL RXCHBONDO2)
		)
		(element RXCHBONDSLAVE0 1
			(pin RXCHBONDSLAVE0 output)
			(conn RXCHBONDSLAVE0 RXCHBONDSLAVE0 ==> GTPA1_DUAL RXCHBONDSLAVE0)
		)
		(element RXCHBONDSLAVE1 1
			(pin RXCHBONDSLAVE1 output)
			(conn RXCHBONDSLAVE1 RXCHBONDSLAVE1 ==> GTPA1_DUAL RXCHBONDSLAVE1)
		)
		(element RXCLKCORCNT00 1
			(pin RXCLKCORCNT00 input)
			(conn RXCLKCORCNT00 RXCLKCORCNT00 <== GTPA1_DUAL RXCLKCORCNT00)
		)
		(element RXCLKCORCNT01 1
			(pin RXCLKCORCNT01 input)
			(conn RXCLKCORCNT01 RXCLKCORCNT01 <== GTPA1_DUAL RXCLKCORCNT01)
		)
		(element RXCLKCORCNT02 1
			(pin RXCLKCORCNT02 input)
			(conn RXCLKCORCNT02 RXCLKCORCNT02 <== GTPA1_DUAL RXCLKCORCNT02)
		)
		(element RXCLKCORCNT10 1
			(pin RXCLKCORCNT10 input)
			(conn RXCLKCORCNT10 RXCLKCORCNT10 <== GTPA1_DUAL RXCLKCORCNT10)
		)
		(element RXCLKCORCNT11 1
			(pin RXCLKCORCNT11 input)
			(conn RXCLKCORCNT11 RXCLKCORCNT11 <== GTPA1_DUAL RXCLKCORCNT11)
		)
		(element RXCLKCORCNT12 1
			(pin RXCLKCORCNT12 input)
			(conn RXCLKCORCNT12 RXCLKCORCNT12 <== GTPA1_DUAL RXCLKCORCNT12)
		)
		(element RXCOMMADETUSE0 1
			(pin RXCOMMADETUSE0 output)
			(conn RXCOMMADETUSE0 RXCOMMADETUSE0 ==> GTPA1_DUAL RXCOMMADETUSE0)
		)
		(element RXCOMMADETUSE1 1
			(pin RXCOMMADETUSE1 output)
			(conn RXCOMMADETUSE1 RXCOMMADETUSE1 ==> GTPA1_DUAL RXCOMMADETUSE1)
		)
		(element RXCOMMADET0 1
			(pin RXCOMMADET0 input)
			(conn RXCOMMADET0 RXCOMMADET0 <== GTPA1_DUAL RXCOMMADET0)
		)
		(element RXCOMMADET1 1
			(pin RXCOMMADET1 input)
			(conn RXCOMMADET1 RXCOMMADET1 <== GTPA1_DUAL RXCOMMADET1)
		)
		(element RXDATAWIDTH00 1
			(pin RXDATAWIDTH00 output)
			(conn RXDATAWIDTH00 RXDATAWIDTH00 ==> GTPA1_DUAL RXDATAWIDTH00)
		)
		(element RXDATAWIDTH01 1
			(pin RXDATAWIDTH01 output)
			(conn RXDATAWIDTH01 RXDATAWIDTH01 ==> GTPA1_DUAL RXDATAWIDTH01)
		)
		(element RXDATAWIDTH10 1
			(pin RXDATAWIDTH10 output)
			(conn RXDATAWIDTH10 RXDATAWIDTH10 ==> GTPA1_DUAL RXDATAWIDTH10)
		)
		(element RXDATAWIDTH11 1
			(pin RXDATAWIDTH11 output)
			(conn RXDATAWIDTH11 RXDATAWIDTH11 ==> GTPA1_DUAL RXDATAWIDTH11)
		)
		(element RXDATA00 1
			(pin RXDATA00 input)
			(conn RXDATA00 RXDATA00 <== GTPA1_DUAL RXDATA00)
		)
		(element RXDATA01 1
			(pin RXDATA01 input)
			(conn RXDATA01 RXDATA01 <== GTPA1_DUAL RXDATA01)
		)
		(element RXDATA02 1
			(pin RXDATA02 input)
			(conn RXDATA02 RXDATA02 <== GTPA1_DUAL RXDATA02)
		)
		(element RXDATA03 1
			(pin RXDATA03 input)
			(conn RXDATA03 RXDATA03 <== GTPA1_DUAL RXDATA03)
		)
		(element RXDATA04 1
			(pin RXDATA04 input)
			(conn RXDATA04 RXDATA04 <== GTPA1_DUAL RXDATA04)
		)
		(element RXDATA05 1
			(pin RXDATA05 input)
			(conn RXDATA05 RXDATA05 <== GTPA1_DUAL RXDATA05)
		)
		(element RXDATA06 1
			(pin RXDATA06 input)
			(conn RXDATA06 RXDATA06 <== GTPA1_DUAL RXDATA06)
		)
		(element RXDATA07 1
			(pin RXDATA07 input)
			(conn RXDATA07 RXDATA07 <== GTPA1_DUAL RXDATA07)
		)
		(element RXDATA08 1
			(pin RXDATA08 input)
			(conn RXDATA08 RXDATA08 <== GTPA1_DUAL RXDATA08)
		)
		(element RXDATA09 1
			(pin RXDATA09 input)
			(conn RXDATA09 RXDATA09 <== GTPA1_DUAL RXDATA09)
		)
		(element RXDATA010 1
			(pin RXDATA010 input)
			(conn RXDATA010 RXDATA010 <== GTPA1_DUAL RXDATA010)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTPA1_DUAL RXDATA10)
		)
		(element RXDATA011 1
			(pin RXDATA011 input)
			(conn RXDATA011 RXDATA011 <== GTPA1_DUAL RXDATA011)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTPA1_DUAL RXDATA11)
		)
		(element RXDATA012 1
			(pin RXDATA012 input)
			(conn RXDATA012 RXDATA012 <== GTPA1_DUAL RXDATA012)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTPA1_DUAL RXDATA12)
		)
		(element RXDATA013 1
			(pin RXDATA013 input)
			(conn RXDATA013 RXDATA013 <== GTPA1_DUAL RXDATA013)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTPA1_DUAL RXDATA13)
		)
		(element RXDATA014 1
			(pin RXDATA014 input)
			(conn RXDATA014 RXDATA014 <== GTPA1_DUAL RXDATA014)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTPA1_DUAL RXDATA14)
		)
		(element RXDATA015 1
			(pin RXDATA015 input)
			(conn RXDATA015 RXDATA015 <== GTPA1_DUAL RXDATA015)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTPA1_DUAL RXDATA15)
		)
		(element RXDATA016 1
			(pin RXDATA016 input)
			(conn RXDATA016 RXDATA016 <== GTPA1_DUAL RXDATA016)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTPA1_DUAL RXDATA16)
		)
		(element RXDATA017 1
			(pin RXDATA017 input)
			(conn RXDATA017 RXDATA017 <== GTPA1_DUAL RXDATA017)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTPA1_DUAL RXDATA17)
		)
		(element RXDATA018 1
			(pin RXDATA018 input)
			(conn RXDATA018 RXDATA018 <== GTPA1_DUAL RXDATA018)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTPA1_DUAL RXDATA18)
		)
		(element RXDATA019 1
			(pin RXDATA019 input)
			(conn RXDATA019 RXDATA019 <== GTPA1_DUAL RXDATA019)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTPA1_DUAL RXDATA19)
		)
		(element RXDATA020 1
			(pin RXDATA020 input)
			(conn RXDATA020 RXDATA020 <== GTPA1_DUAL RXDATA020)
		)
		(element RXDATA021 1
			(pin RXDATA021 input)
			(conn RXDATA021 RXDATA021 <== GTPA1_DUAL RXDATA021)
		)
		(element RXDATA022 1
			(pin RXDATA022 input)
			(conn RXDATA022 RXDATA022 <== GTPA1_DUAL RXDATA022)
		)
		(element RXDATA023 1
			(pin RXDATA023 input)
			(conn RXDATA023 RXDATA023 <== GTPA1_DUAL RXDATA023)
		)
		(element RXDATA024 1
			(pin RXDATA024 input)
			(conn RXDATA024 RXDATA024 <== GTPA1_DUAL RXDATA024)
		)
		(element RXDATA025 1
			(pin RXDATA025 input)
			(conn RXDATA025 RXDATA025 <== GTPA1_DUAL RXDATA025)
		)
		(element RXDATA026 1
			(pin RXDATA026 input)
			(conn RXDATA026 RXDATA026 <== GTPA1_DUAL RXDATA026)
		)
		(element RXDATA027 1
			(pin RXDATA027 input)
			(conn RXDATA027 RXDATA027 <== GTPA1_DUAL RXDATA027)
		)
		(element RXDATA028 1
			(pin RXDATA028 input)
			(conn RXDATA028 RXDATA028 <== GTPA1_DUAL RXDATA028)
		)
		(element RXDATA029 1
			(pin RXDATA029 input)
			(conn RXDATA029 RXDATA029 <== GTPA1_DUAL RXDATA029)
		)
		(element RXDATA030 1
			(pin RXDATA030 input)
			(conn RXDATA030 RXDATA030 <== GTPA1_DUAL RXDATA030)
		)
		(element RXDATA031 1
			(pin RXDATA031 input)
			(conn RXDATA031 RXDATA031 <== GTPA1_DUAL RXDATA031)
		)
		(element RXDATA110 1
			(pin RXDATA110 input)
			(conn RXDATA110 RXDATA110 <== GTPA1_DUAL RXDATA110)
		)
		(element RXDATA111 1
			(pin RXDATA111 input)
			(conn RXDATA111 RXDATA111 <== GTPA1_DUAL RXDATA111)
		)
		(element RXDATA112 1
			(pin RXDATA112 input)
			(conn RXDATA112 RXDATA112 <== GTPA1_DUAL RXDATA112)
		)
		(element RXDATA113 1
			(pin RXDATA113 input)
			(conn RXDATA113 RXDATA113 <== GTPA1_DUAL RXDATA113)
		)
		(element RXDATA114 1
			(pin RXDATA114 input)
			(conn RXDATA114 RXDATA114 <== GTPA1_DUAL RXDATA114)
		)
		(element RXDATA115 1
			(pin RXDATA115 input)
			(conn RXDATA115 RXDATA115 <== GTPA1_DUAL RXDATA115)
		)
		(element RXDATA116 1
			(pin RXDATA116 input)
			(conn RXDATA116 RXDATA116 <== GTPA1_DUAL RXDATA116)
		)
		(element RXDATA117 1
			(pin RXDATA117 input)
			(conn RXDATA117 RXDATA117 <== GTPA1_DUAL RXDATA117)
		)
		(element RXDATA118 1
			(pin RXDATA118 input)
			(conn RXDATA118 RXDATA118 <== GTPA1_DUAL RXDATA118)
		)
		(element RXDATA119 1
			(pin RXDATA119 input)
			(conn RXDATA119 RXDATA119 <== GTPA1_DUAL RXDATA119)
		)
		(element RXDATA120 1
			(pin RXDATA120 input)
			(conn RXDATA120 RXDATA120 <== GTPA1_DUAL RXDATA120)
		)
		(element RXDATA121 1
			(pin RXDATA121 input)
			(conn RXDATA121 RXDATA121 <== GTPA1_DUAL RXDATA121)
		)
		(element RXDATA122 1
			(pin RXDATA122 input)
			(conn RXDATA122 RXDATA122 <== GTPA1_DUAL RXDATA122)
		)
		(element RXDATA123 1
			(pin RXDATA123 input)
			(conn RXDATA123 RXDATA123 <== GTPA1_DUAL RXDATA123)
		)
		(element RXDATA124 1
			(pin RXDATA124 input)
			(conn RXDATA124 RXDATA124 <== GTPA1_DUAL RXDATA124)
		)
		(element RXDATA125 1
			(pin RXDATA125 input)
			(conn RXDATA125 RXDATA125 <== GTPA1_DUAL RXDATA125)
		)
		(element RXDATA126 1
			(pin RXDATA126 input)
			(conn RXDATA126 RXDATA126 <== GTPA1_DUAL RXDATA126)
		)
		(element RXDATA127 1
			(pin RXDATA127 input)
			(conn RXDATA127 RXDATA127 <== GTPA1_DUAL RXDATA127)
		)
		(element RXDATA128 1
			(pin RXDATA128 input)
			(conn RXDATA128 RXDATA128 <== GTPA1_DUAL RXDATA128)
		)
		(element RXDATA129 1
			(pin RXDATA129 input)
			(conn RXDATA129 RXDATA129 <== GTPA1_DUAL RXDATA129)
		)
		(element RXDATA130 1
			(pin RXDATA130 input)
			(conn RXDATA130 RXDATA130 <== GTPA1_DUAL RXDATA130)
		)
		(element RXDATA131 1
			(pin RXDATA131 input)
			(conn RXDATA131 RXDATA131 <== GTPA1_DUAL RXDATA131)
		)
		(element RXDEC8B10BUSE0 1
			(pin RXDEC8B10BUSE0 output)
			(conn RXDEC8B10BUSE0 RXDEC8B10BUSE0 ==> GTPA1_DUAL RXDEC8B10BUSE0)
		)
		(element RXDEC8B10BUSE1 1
			(pin RXDEC8B10BUSE1 output)
			(conn RXDEC8B10BUSE1 RXDEC8B10BUSE1 ==> GTPA1_DUAL RXDEC8B10BUSE1)
		)
		(element RXDISPERR00 1
			(pin RXDISPERR00 input)
			(conn RXDISPERR00 RXDISPERR00 <== GTPA1_DUAL RXDISPERR00)
		)
		(element RXDISPERR01 1
			(pin RXDISPERR01 input)
			(conn RXDISPERR01 RXDISPERR01 <== GTPA1_DUAL RXDISPERR01)
		)
		(element RXDISPERR02 1
			(pin RXDISPERR02 input)
			(conn RXDISPERR02 RXDISPERR02 <== GTPA1_DUAL RXDISPERR02)
		)
		(element RXDISPERR03 1
			(pin RXDISPERR03 input)
			(conn RXDISPERR03 RXDISPERR03 <== GTPA1_DUAL RXDISPERR03)
		)
		(element RXDISPERR10 1
			(pin RXDISPERR10 input)
			(conn RXDISPERR10 RXDISPERR10 <== GTPA1_DUAL RXDISPERR10)
		)
		(element RXDISPERR11 1
			(pin RXDISPERR11 input)
			(conn RXDISPERR11 RXDISPERR11 <== GTPA1_DUAL RXDISPERR11)
		)
		(element RXDISPERR12 1
			(pin RXDISPERR12 input)
			(conn RXDISPERR12 RXDISPERR12 <== GTPA1_DUAL RXDISPERR12)
		)
		(element RXDISPERR13 1
			(pin RXDISPERR13 input)
			(conn RXDISPERR13 RXDISPERR13 <== GTPA1_DUAL RXDISPERR13)
		)
		(element RXELECIDLE0 1
			(pin RXELECIDLE0 input)
			(conn RXELECIDLE0 RXELECIDLE0 <== GTPA1_DUAL RXELECIDLE0)
		)
		(element RXELECIDLE1 1
			(pin RXELECIDLE1 input)
			(conn RXELECIDLE1 RXELECIDLE1 <== GTPA1_DUAL RXELECIDLE1)
		)
		(element RXENCHANSYNC0 1
			(pin RXENCHANSYNC0 output)
			(conn RXENCHANSYNC0 RXENCHANSYNC0 ==> GTPA1_DUAL RXENCHANSYNC0)
		)
		(element RXENCHANSYNC1 1
			(pin RXENCHANSYNC1 output)
			(conn RXENCHANSYNC1 RXENCHANSYNC1 ==> GTPA1_DUAL RXENCHANSYNC1)
		)
		(element RXENMCOMMAALIGN0 1
			(pin RXENMCOMMAALIGN0 output)
			(conn RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 ==> GTPA1_DUAL RXENMCOMMAALIGN0)
		)
		(element RXENMCOMMAALIGN1 1
			(pin RXENMCOMMAALIGN1 output)
			(conn RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 ==> GTPA1_DUAL RXENMCOMMAALIGN1)
		)
		(element RXENPCOMMAALIGN0 1
			(pin RXENPCOMMAALIGN0 output)
			(conn RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 ==> GTPA1_DUAL RXENPCOMMAALIGN0)
		)
		(element RXENPCOMMAALIGN1 1
			(pin RXENPCOMMAALIGN1 output)
			(conn RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 ==> GTPA1_DUAL RXENPCOMMAALIGN1)
		)
		(element RXENPMAPHASEALIGN0 1
			(pin RXENPMAPHASEALIGN0 output)
			(conn RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 ==> GTPA1_DUAL RXENPMAPHASEALIGN0)
		)
		(element RXENPMAPHASEALIGN1 1
			(pin RXENPMAPHASEALIGN1 output)
			(conn RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 ==> GTPA1_DUAL RXENPMAPHASEALIGN1)
		)
		(element RXENPRBSTST00 1
			(pin RXENPRBSTST00 output)
			(conn RXENPRBSTST00 RXENPRBSTST00 ==> GTPA1_DUAL RXENPRBSTST00)
		)
		(element RXENPRBSTST01 1
			(pin RXENPRBSTST01 output)
			(conn RXENPRBSTST01 RXENPRBSTST01 ==> GTPA1_DUAL RXENPRBSTST01)
		)
		(element RXENPRBSTST02 1
			(pin RXENPRBSTST02 output)
			(conn RXENPRBSTST02 RXENPRBSTST02 ==> GTPA1_DUAL RXENPRBSTST02)
		)
		(element RXENPRBSTST10 1
			(pin RXENPRBSTST10 output)
			(conn RXENPRBSTST10 RXENPRBSTST10 ==> GTPA1_DUAL RXENPRBSTST10)
		)
		(element RXENPRBSTST11 1
			(pin RXENPRBSTST11 output)
			(conn RXENPRBSTST11 RXENPRBSTST11 ==> GTPA1_DUAL RXENPRBSTST11)
		)
		(element RXENPRBSTST12 1
			(pin RXENPRBSTST12 output)
			(conn RXENPRBSTST12 RXENPRBSTST12 ==> GTPA1_DUAL RXENPRBSTST12)
		)
		(element RXEQMIX00 1
			(pin RXEQMIX00 output)
			(conn RXEQMIX00 RXEQMIX00 ==> GTPA1_DUAL RXEQMIX00)
		)
		(element RXEQMIX01 1
			(pin RXEQMIX01 output)
			(conn RXEQMIX01 RXEQMIX01 ==> GTPA1_DUAL RXEQMIX01)
		)
		(element RXEQMIX10 1
			(pin RXEQMIX10 output)
			(conn RXEQMIX10 RXEQMIX10 ==> GTPA1_DUAL RXEQMIX10)
		)
		(element RXEQMIX11 1
			(pin RXEQMIX11 output)
			(conn RXEQMIX11 RXEQMIX11 ==> GTPA1_DUAL RXEQMIX11)
		)
		(element RXLOSSOFSYNC00 1
			(pin RXLOSSOFSYNC00 input)
			(conn RXLOSSOFSYNC00 RXLOSSOFSYNC00 <== GTPA1_DUAL RXLOSSOFSYNC00)
		)
		(element RXLOSSOFSYNC01 1
			(pin RXLOSSOFSYNC01 input)
			(conn RXLOSSOFSYNC01 RXLOSSOFSYNC01 <== GTPA1_DUAL RXLOSSOFSYNC01)
		)
		(element RXLOSSOFSYNC10 1
			(pin RXLOSSOFSYNC10 input)
			(conn RXLOSSOFSYNC10 RXLOSSOFSYNC10 <== GTPA1_DUAL RXLOSSOFSYNC10)
		)
		(element RXLOSSOFSYNC11 1
			(pin RXLOSSOFSYNC11 input)
			(conn RXLOSSOFSYNC11 RXLOSSOFSYNC11 <== GTPA1_DUAL RXLOSSOFSYNC11)
		)
		(element RXNOTINTABLE00 1
			(pin RXNOTINTABLE00 input)
			(conn RXNOTINTABLE00 RXNOTINTABLE00 <== GTPA1_DUAL RXNOTINTABLE00)
		)
		(element RXNOTINTABLE01 1
			(pin RXNOTINTABLE01 input)
			(conn RXNOTINTABLE01 RXNOTINTABLE01 <== GTPA1_DUAL RXNOTINTABLE01)
		)
		(element RXNOTINTABLE02 1
			(pin RXNOTINTABLE02 input)
			(conn RXNOTINTABLE02 RXNOTINTABLE02 <== GTPA1_DUAL RXNOTINTABLE02)
		)
		(element RXNOTINTABLE03 1
			(pin RXNOTINTABLE03 input)
			(conn RXNOTINTABLE03 RXNOTINTABLE03 <== GTPA1_DUAL RXNOTINTABLE03)
		)
		(element RXNOTINTABLE10 1
			(pin RXNOTINTABLE10 input)
			(conn RXNOTINTABLE10 RXNOTINTABLE10 <== GTPA1_DUAL RXNOTINTABLE10)
		)
		(element RXNOTINTABLE11 1
			(pin RXNOTINTABLE11 input)
			(conn RXNOTINTABLE11 RXNOTINTABLE11 <== GTPA1_DUAL RXNOTINTABLE11)
		)
		(element RXNOTINTABLE12 1
			(pin RXNOTINTABLE12 input)
			(conn RXNOTINTABLE12 RXNOTINTABLE12 <== GTPA1_DUAL RXNOTINTABLE12)
		)
		(element RXNOTINTABLE13 1
			(pin RXNOTINTABLE13 input)
			(conn RXNOTINTABLE13 RXNOTINTABLE13 <== GTPA1_DUAL RXNOTINTABLE13)
		)
		(element RXN0 1
			(pin RXN0 output)
			(conn RXN0 RXN0 ==> GTPA1_DUAL RXN0)
		)
		(element RXN1 1
			(pin RXN1 output)
			(conn RXN1 RXN1 ==> GTPA1_DUAL RXN1)
		)
		(element RXPMASETPHASE0 1
			(pin RXPMASETPHASE0 output)
			(conn RXPMASETPHASE0 RXPMASETPHASE0 ==> GTPA1_DUAL RXPMASETPHASE0)
		)
		(element RXPMASETPHASE1 1
			(pin RXPMASETPHASE1 output)
			(conn RXPMASETPHASE1 RXPMASETPHASE1 ==> GTPA1_DUAL RXPMASETPHASE1)
		)
		(element RXPOLARITY0 1
			(pin RXPOLARITY0 output)
			(conn RXPOLARITY0 RXPOLARITY0 ==> GTPA1_DUAL RXPOLARITY0)
		)
		(element RXPOLARITY1 1
			(pin RXPOLARITY1 output)
			(conn RXPOLARITY1 RXPOLARITY1 ==> GTPA1_DUAL RXPOLARITY1)
		)
		(element RXPOWERDOWN00 1
			(pin RXPOWERDOWN00 output)
			(conn RXPOWERDOWN00 RXPOWERDOWN00 ==> GTPA1_DUAL RXPOWERDOWN00)
		)
		(element RXPOWERDOWN01 1
			(pin RXPOWERDOWN01 output)
			(conn RXPOWERDOWN01 RXPOWERDOWN01 ==> GTPA1_DUAL RXPOWERDOWN01)
		)
		(element RXPOWERDOWN10 1
			(pin RXPOWERDOWN10 output)
			(conn RXPOWERDOWN10 RXPOWERDOWN10 ==> GTPA1_DUAL RXPOWERDOWN10)
		)
		(element RXPOWERDOWN11 1
			(pin RXPOWERDOWN11 output)
			(conn RXPOWERDOWN11 RXPOWERDOWN11 ==> GTPA1_DUAL RXPOWERDOWN11)
		)
		(element RXPRBSERR0 1
			(pin RXPRBSERR0 input)
			(conn RXPRBSERR0 RXPRBSERR0 <== GTPA1_DUAL RXPRBSERR0)
		)
		(element RXPRBSERR1 1
			(pin RXPRBSERR1 input)
			(conn RXPRBSERR1 RXPRBSERR1 <== GTPA1_DUAL RXPRBSERR1)
		)
		(element RXP0 1
			(pin RXP0 output)
			(conn RXP0 RXP0 ==> GTPA1_DUAL RXP0)
		)
		(element RXP1 1
			(pin RXP1 output)
			(conn RXP1 RXP1 ==> GTPA1_DUAL RXP1)
		)
		(element RXRECCLK0 1
			(pin RXRECCLK0 input)
			(conn RXRECCLK0 RXRECCLK0 <== GTPA1_DUAL RXRECCLK0)
		)
		(element RXRECCLK1 1
			(pin RXRECCLK1 input)
			(conn RXRECCLK1 RXRECCLK1 <== GTPA1_DUAL RXRECCLK1)
		)
		(element RXRESET0 1
			(pin RXRESET0 output)
			(conn RXRESET0 RXRESET0 ==> GTPA1_DUAL RXRESET0)
		)
		(element RXRESET1 1
			(pin RXRESET1 output)
			(conn RXRESET1 RXRESET1 ==> GTPA1_DUAL RXRESET1)
		)
		(element RXRUNDISP00 1
			(pin RXRUNDISP00 input)
			(conn RXRUNDISP00 RXRUNDISP00 <== GTPA1_DUAL RXRUNDISP00)
		)
		(element RXRUNDISP01 1
			(pin RXRUNDISP01 input)
			(conn RXRUNDISP01 RXRUNDISP01 <== GTPA1_DUAL RXRUNDISP01)
		)
		(element RXRUNDISP02 1
			(pin RXRUNDISP02 input)
			(conn RXRUNDISP02 RXRUNDISP02 <== GTPA1_DUAL RXRUNDISP02)
		)
		(element RXRUNDISP03 1
			(pin RXRUNDISP03 input)
			(conn RXRUNDISP03 RXRUNDISP03 <== GTPA1_DUAL RXRUNDISP03)
		)
		(element RXRUNDISP10 1
			(pin RXRUNDISP10 input)
			(conn RXRUNDISP10 RXRUNDISP10 <== GTPA1_DUAL RXRUNDISP10)
		)
		(element RXRUNDISP11 1
			(pin RXRUNDISP11 input)
			(conn RXRUNDISP11 RXRUNDISP11 <== GTPA1_DUAL RXRUNDISP11)
		)
		(element RXRUNDISP12 1
			(pin RXRUNDISP12 input)
			(conn RXRUNDISP12 RXRUNDISP12 <== GTPA1_DUAL RXRUNDISP12)
		)
		(element RXRUNDISP13 1
			(pin RXRUNDISP13 input)
			(conn RXRUNDISP13 RXRUNDISP13 <== GTPA1_DUAL RXRUNDISP13)
		)
		(element RXSLIDE0 1
			(pin RXSLIDE0 output)
			(conn RXSLIDE0 RXSLIDE0 ==> GTPA1_DUAL RXSLIDE0)
		)
		(element RXSLIDE1 1
			(pin RXSLIDE1 output)
			(conn RXSLIDE1 RXSLIDE1 ==> GTPA1_DUAL RXSLIDE1)
		)
		(element RXSTATUS00 1
			(pin RXSTATUS00 input)
			(conn RXSTATUS00 RXSTATUS00 <== GTPA1_DUAL RXSTATUS00)
		)
		(element RXSTATUS01 1
			(pin RXSTATUS01 input)
			(conn RXSTATUS01 RXSTATUS01 <== GTPA1_DUAL RXSTATUS01)
		)
		(element RXSTATUS02 1
			(pin RXSTATUS02 input)
			(conn RXSTATUS02 RXSTATUS02 <== GTPA1_DUAL RXSTATUS02)
		)
		(element RXSTATUS10 1
			(pin RXSTATUS10 input)
			(conn RXSTATUS10 RXSTATUS10 <== GTPA1_DUAL RXSTATUS10)
		)
		(element RXSTATUS11 1
			(pin RXSTATUS11 input)
			(conn RXSTATUS11 RXSTATUS11 <== GTPA1_DUAL RXSTATUS11)
		)
		(element RXSTATUS12 1
			(pin RXSTATUS12 input)
			(conn RXSTATUS12 RXSTATUS12 <== GTPA1_DUAL RXSTATUS12)
		)
		(element RXUSRCLK0 1
			(pin RXUSRCLK0 output)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0_B)
		)
		(element RXUSRCLK0INV 3
			(pin OUT output)
			(pin RXUSRCLK0 input)
			(pin RXUSRCLK0_B input)
			(cfg RXUSRCLK0 RXUSRCLK0_B)
			(conn RXUSRCLK0INV OUT ==> GTPA1_DUAL RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0 <== RXUSRCLK0 RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0_B <== RXUSRCLK0 RXUSRCLK0)
		)
		(element RXUSRCLK1 1
			(pin RXUSRCLK1 output)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1_B)
		)
		(element RXUSRCLK1INV 3
			(pin OUT output)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK1_B input)
			(cfg RXUSRCLK1 RXUSRCLK1_B)
			(conn RXUSRCLK1INV OUT ==> GTPA1_DUAL RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1 <== RXUSRCLK1 RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1_B <== RXUSRCLK1 RXUSRCLK1)
		)
		(element RXUSRCLK20 1
			(pin RXUSRCLK20 output)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20_B)
		)
		(element RXUSRCLK20INV 3
			(pin OUT output)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK20_B input)
			(cfg RXUSRCLK20 RXUSRCLK20_B)
			(conn RXUSRCLK20INV OUT ==> GTPA1_DUAL RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20 <== RXUSRCLK20 RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20_B <== RXUSRCLK20 RXUSRCLK20)
		)
		(element RXUSRCLK21 1
			(pin RXUSRCLK21 output)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21_B)
		)
		(element RXUSRCLK21INV 3
			(pin OUT output)
			(pin RXUSRCLK21 input)
			(pin RXUSRCLK21_B input)
			(cfg RXUSRCLK21 RXUSRCLK21_B)
			(conn RXUSRCLK21INV OUT ==> GTPA1_DUAL RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21 <== RXUSRCLK21 RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21_B <== RXUSRCLK21 RXUSRCLK21)
		)
		(element RXVALID0 1
			(pin RXVALID0 input)
			(conn RXVALID0 RXVALID0 <== GTPA1_DUAL RXVALID0)
		)
		(element RXVALID1 1
			(pin RXVALID1 input)
			(conn RXVALID1 RXVALID1 <== GTPA1_DUAL RXVALID1)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> GTPA1_DUAL SCANCLK)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> GTPA1_DUAL SCANENB)
		)
		(element SCANINPMA 1
			(pin SCANINPMA output)
			(conn SCANINPMA SCANINPMA ==> GTPA1_DUAL SCANINPMA)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> GTPA1_DUAL SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> GTPA1_DUAL SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> GTPA1_DUAL SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> GTPA1_DUAL SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> GTPA1_DUAL SCANIN4)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> GTPA1_DUAL SCANMODEB)
		)
		(element SCANOUTPMA 1
			(pin SCANOUTPMA input)
			(conn SCANOUTPMA SCANOUTPMA <== GTPA1_DUAL SCANOUTPMA)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== GTPA1_DUAL SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== GTPA1_DUAL SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== GTPA1_DUAL SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== GTPA1_DUAL SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== GTPA1_DUAL SCANOUT4)
		)
		(element TSTCLK0 1
			(pin TSTCLK0 output)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0_B)
		)
		(element TSTCLK0INV 3
			(pin OUT output)
			(pin TSTCLK0 input)
			(pin TSTCLK0_B input)
			(cfg TSTCLK0 TSTCLK0_B)
			(conn TSTCLK0INV OUT ==> GTPA1_DUAL TSTCLK0)
			(conn TSTCLK0INV TSTCLK0 <== TSTCLK0 TSTCLK0)
			(conn TSTCLK0INV TSTCLK0_B <== TSTCLK0 TSTCLK0)
		)
		(element TSTCLK1 1
			(pin TSTCLK1 output)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1_B)
		)
		(element TSTCLK1INV 3
			(pin OUT output)
			(pin TSTCLK1 input)
			(pin TSTCLK1_B input)
			(cfg TSTCLK1 TSTCLK1_B)
			(conn TSTCLK1INV OUT ==> GTPA1_DUAL TSTCLK1)
			(conn TSTCLK1INV TSTCLK1 <== TSTCLK1 TSTCLK1)
			(conn TSTCLK1INV TSTCLK1_B <== TSTCLK1 TSTCLK1)
		)
		(element TSTIN00 1
			(pin TSTIN00 output)
			(conn TSTIN00 TSTIN00 ==> GTPA1_DUAL TSTIN00)
		)
		(element TSTIN01 1
			(pin TSTIN01 output)
			(conn TSTIN01 TSTIN01 ==> GTPA1_DUAL TSTIN01)
		)
		(element TSTIN02 1
			(pin TSTIN02 output)
			(conn TSTIN02 TSTIN02 ==> GTPA1_DUAL TSTIN02)
		)
		(element TSTIN03 1
			(pin TSTIN03 output)
			(conn TSTIN03 TSTIN03 ==> GTPA1_DUAL TSTIN03)
		)
		(element TSTIN04 1
			(pin TSTIN04 output)
			(conn TSTIN04 TSTIN04 ==> GTPA1_DUAL TSTIN04)
		)
		(element TSTIN05 1
			(pin TSTIN05 output)
			(conn TSTIN05 TSTIN05 ==> GTPA1_DUAL TSTIN05)
		)
		(element TSTIN06 1
			(pin TSTIN06 output)
			(conn TSTIN06 TSTIN06 ==> GTPA1_DUAL TSTIN06)
		)
		(element TSTIN07 1
			(pin TSTIN07 output)
			(conn TSTIN07 TSTIN07 ==> GTPA1_DUAL TSTIN07)
		)
		(element TSTIN08 1
			(pin TSTIN08 output)
			(conn TSTIN08 TSTIN08 ==> GTPA1_DUAL TSTIN08)
		)
		(element TSTIN09 1
			(pin TSTIN09 output)
			(conn TSTIN09 TSTIN09 ==> GTPA1_DUAL TSTIN09)
		)
		(element TSTIN010 1
			(pin TSTIN010 output)
			(conn TSTIN010 TSTIN010 ==> GTPA1_DUAL TSTIN010)
		)
		(element TSTIN10 1
			(pin TSTIN10 output)
			(conn TSTIN10 TSTIN10 ==> GTPA1_DUAL TSTIN10)
		)
		(element TSTIN011 1
			(pin TSTIN011 output)
			(conn TSTIN011 TSTIN011 ==> GTPA1_DUAL TSTIN011)
		)
		(element TSTIN11 1
			(pin TSTIN11 output)
			(conn TSTIN11 TSTIN11 ==> GTPA1_DUAL TSTIN11)
		)
		(element TSTIN12 1
			(pin TSTIN12 output)
			(conn TSTIN12 TSTIN12 ==> GTPA1_DUAL TSTIN12)
		)
		(element TSTIN13 1
			(pin TSTIN13 output)
			(conn TSTIN13 TSTIN13 ==> GTPA1_DUAL TSTIN13)
		)
		(element TSTIN14 1
			(pin TSTIN14 output)
			(conn TSTIN14 TSTIN14 ==> GTPA1_DUAL TSTIN14)
		)
		(element TSTIN15 1
			(pin TSTIN15 output)
			(conn TSTIN15 TSTIN15 ==> GTPA1_DUAL TSTIN15)
		)
		(element TSTIN16 1
			(pin TSTIN16 output)
			(conn TSTIN16 TSTIN16 ==> GTPA1_DUAL TSTIN16)
		)
		(element TSTIN17 1
			(pin TSTIN17 output)
			(conn TSTIN17 TSTIN17 ==> GTPA1_DUAL TSTIN17)
		)
		(element TSTIN18 1
			(pin TSTIN18 output)
			(conn TSTIN18 TSTIN18 ==> GTPA1_DUAL TSTIN18)
		)
		(element TSTIN19 1
			(pin TSTIN19 output)
			(conn TSTIN19 TSTIN19 ==> GTPA1_DUAL TSTIN19)
		)
		(element TSTIN110 1
			(pin TSTIN110 output)
			(conn TSTIN110 TSTIN110 ==> GTPA1_DUAL TSTIN110)
		)
		(element TSTIN111 1
			(pin TSTIN111 output)
			(conn TSTIN111 TSTIN111 ==> GTPA1_DUAL TSTIN111)
		)
		(element TSTOUT00 1
			(pin TSTOUT00 input)
			(conn TSTOUT00 TSTOUT00 <== GTPA1_DUAL TSTOUT00)
		)
		(element TSTOUT01 1
			(pin TSTOUT01 input)
			(conn TSTOUT01 TSTOUT01 <== GTPA1_DUAL TSTOUT01)
		)
		(element TSTOUT02 1
			(pin TSTOUT02 input)
			(conn TSTOUT02 TSTOUT02 <== GTPA1_DUAL TSTOUT02)
		)
		(element TSTOUT03 1
			(pin TSTOUT03 input)
			(conn TSTOUT03 TSTOUT03 <== GTPA1_DUAL TSTOUT03)
		)
		(element TSTOUT04 1
			(pin TSTOUT04 input)
			(conn TSTOUT04 TSTOUT04 <== GTPA1_DUAL TSTOUT04)
		)
		(element TSTOUT10 1
			(pin TSTOUT10 input)
			(conn TSTOUT10 TSTOUT10 <== GTPA1_DUAL TSTOUT10)
		)
		(element TSTOUT11 1
			(pin TSTOUT11 input)
			(conn TSTOUT11 TSTOUT11 <== GTPA1_DUAL TSTOUT11)
		)
		(element TSTOUT12 1
			(pin TSTOUT12 input)
			(conn TSTOUT12 TSTOUT12 <== GTPA1_DUAL TSTOUT12)
		)
		(element TSTOUT13 1
			(pin TSTOUT13 input)
			(conn TSTOUT13 TSTOUT13 <== GTPA1_DUAL TSTOUT13)
		)
		(element TSTOUT14 1
			(pin TSTOUT14 input)
			(conn TSTOUT14 TSTOUT14 <== GTPA1_DUAL TSTOUT14)
		)
		(element TSTPWRDNOVRD0 1
			(pin TSTPWRDNOVRD0 output)
			(conn TSTPWRDNOVRD0 TSTPWRDNOVRD0 ==> GTPA1_DUAL TSTPWRDNOVRD0)
		)
		(element TSTPWRDNOVRD1 1
			(pin TSTPWRDNOVRD1 output)
			(conn TSTPWRDNOVRD1 TSTPWRDNOVRD1 ==> GTPA1_DUAL TSTPWRDNOVRD1)
		)
		(element TSTPWRDN00 1
			(pin TSTPWRDN00 output)
			(conn TSTPWRDN00 TSTPWRDN00 ==> GTPA1_DUAL TSTPWRDN00)
		)
		(element TSTPWRDN01 1
			(pin TSTPWRDN01 output)
			(conn TSTPWRDN01 TSTPWRDN01 ==> GTPA1_DUAL TSTPWRDN01)
		)
		(element TSTPWRDN02 1
			(pin TSTPWRDN02 output)
			(conn TSTPWRDN02 TSTPWRDN02 ==> GTPA1_DUAL TSTPWRDN02)
		)
		(element TSTPWRDN03 1
			(pin TSTPWRDN03 output)
			(conn TSTPWRDN03 TSTPWRDN03 ==> GTPA1_DUAL TSTPWRDN03)
		)
		(element TSTPWRDN04 1
			(pin TSTPWRDN04 output)
			(conn TSTPWRDN04 TSTPWRDN04 ==> GTPA1_DUAL TSTPWRDN04)
		)
		(element TSTPWRDN10 1
			(pin TSTPWRDN10 output)
			(conn TSTPWRDN10 TSTPWRDN10 ==> GTPA1_DUAL TSTPWRDN10)
		)
		(element TSTPWRDN11 1
			(pin TSTPWRDN11 output)
			(conn TSTPWRDN11 TSTPWRDN11 ==> GTPA1_DUAL TSTPWRDN11)
		)
		(element TSTPWRDN12 1
			(pin TSTPWRDN12 output)
			(conn TSTPWRDN12 TSTPWRDN12 ==> GTPA1_DUAL TSTPWRDN12)
		)
		(element TSTPWRDN13 1
			(pin TSTPWRDN13 output)
			(conn TSTPWRDN13 TSTPWRDN13 ==> GTPA1_DUAL TSTPWRDN13)
		)
		(element TSTPWRDN14 1
			(pin TSTPWRDN14 output)
			(conn TSTPWRDN14 TSTPWRDN14 ==> GTPA1_DUAL TSTPWRDN14)
		)
		(element TXBUFDIFFCTRL00 1
			(pin TXBUFDIFFCTRL00 output)
			(conn TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 ==> GTPA1_DUAL TXBUFDIFFCTRL00)
		)
		(element TXBUFDIFFCTRL01 1
			(pin TXBUFDIFFCTRL01 output)
			(conn TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 ==> GTPA1_DUAL TXBUFDIFFCTRL01)
		)
		(element TXBUFDIFFCTRL02 1
			(pin TXBUFDIFFCTRL02 output)
			(conn TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 ==> GTPA1_DUAL TXBUFDIFFCTRL02)
		)
		(element TXBUFDIFFCTRL10 1
			(pin TXBUFDIFFCTRL10 output)
			(conn TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 ==> GTPA1_DUAL TXBUFDIFFCTRL10)
		)
		(element TXBUFDIFFCTRL11 1
			(pin TXBUFDIFFCTRL11 output)
			(conn TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 ==> GTPA1_DUAL TXBUFDIFFCTRL11)
		)
		(element TXBUFDIFFCTRL12 1
			(pin TXBUFDIFFCTRL12 output)
			(conn TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 ==> GTPA1_DUAL TXBUFDIFFCTRL12)
		)
		(element TXBUFSTATUS00 1
			(pin TXBUFSTATUS00 input)
			(conn TXBUFSTATUS00 TXBUFSTATUS00 <== GTPA1_DUAL TXBUFSTATUS00)
		)
		(element TXBUFSTATUS01 1
			(pin TXBUFSTATUS01 input)
			(conn TXBUFSTATUS01 TXBUFSTATUS01 <== GTPA1_DUAL TXBUFSTATUS01)
		)
		(element TXBUFSTATUS10 1
			(pin TXBUFSTATUS10 input)
			(conn TXBUFSTATUS10 TXBUFSTATUS10 <== GTPA1_DUAL TXBUFSTATUS10)
		)
		(element TXBUFSTATUS11 1
			(pin TXBUFSTATUS11 input)
			(conn TXBUFSTATUS11 TXBUFSTATUS11 <== GTPA1_DUAL TXBUFSTATUS11)
		)
		(element TXBYPASS8B10B00 1
			(pin TXBYPASS8B10B00 output)
			(conn TXBYPASS8B10B00 TXBYPASS8B10B00 ==> GTPA1_DUAL TXBYPASS8B10B00)
		)
		(element TXBYPASS8B10B01 1
			(pin TXBYPASS8B10B01 output)
			(conn TXBYPASS8B10B01 TXBYPASS8B10B01 ==> GTPA1_DUAL TXBYPASS8B10B01)
		)
		(element TXBYPASS8B10B02 1
			(pin TXBYPASS8B10B02 output)
			(conn TXBYPASS8B10B02 TXBYPASS8B10B02 ==> GTPA1_DUAL TXBYPASS8B10B02)
		)
		(element TXBYPASS8B10B03 1
			(pin TXBYPASS8B10B03 output)
			(conn TXBYPASS8B10B03 TXBYPASS8B10B03 ==> GTPA1_DUAL TXBYPASS8B10B03)
		)
		(element TXBYPASS8B10B10 1
			(pin TXBYPASS8B10B10 output)
			(conn TXBYPASS8B10B10 TXBYPASS8B10B10 ==> GTPA1_DUAL TXBYPASS8B10B10)
		)
		(element TXBYPASS8B10B11 1
			(pin TXBYPASS8B10B11 output)
			(conn TXBYPASS8B10B11 TXBYPASS8B10B11 ==> GTPA1_DUAL TXBYPASS8B10B11)
		)
		(element TXBYPASS8B10B12 1
			(pin TXBYPASS8B10B12 output)
			(conn TXBYPASS8B10B12 TXBYPASS8B10B12 ==> GTPA1_DUAL TXBYPASS8B10B12)
		)
		(element TXBYPASS8B10B13 1
			(pin TXBYPASS8B10B13 output)
			(conn TXBYPASS8B10B13 TXBYPASS8B10B13 ==> GTPA1_DUAL TXBYPASS8B10B13)
		)
		(element TXCHARDISPMODE00 1
			(pin TXCHARDISPMODE00 output)
			(conn TXCHARDISPMODE00 TXCHARDISPMODE00 ==> GTPA1_DUAL TXCHARDISPMODE00)
		)
		(element TXCHARDISPMODE01 1
			(pin TXCHARDISPMODE01 output)
			(conn TXCHARDISPMODE01 TXCHARDISPMODE01 ==> GTPA1_DUAL TXCHARDISPMODE01)
		)
		(element TXCHARDISPMODE02 1
			(pin TXCHARDISPMODE02 output)
			(conn TXCHARDISPMODE02 TXCHARDISPMODE02 ==> GTPA1_DUAL TXCHARDISPMODE02)
		)
		(element TXCHARDISPMODE03 1
			(pin TXCHARDISPMODE03 output)
			(conn TXCHARDISPMODE03 TXCHARDISPMODE03 ==> GTPA1_DUAL TXCHARDISPMODE03)
		)
		(element TXCHARDISPMODE10 1
			(pin TXCHARDISPMODE10 output)
			(conn TXCHARDISPMODE10 TXCHARDISPMODE10 ==> GTPA1_DUAL TXCHARDISPMODE10)
		)
		(element TXCHARDISPMODE11 1
			(pin TXCHARDISPMODE11 output)
			(conn TXCHARDISPMODE11 TXCHARDISPMODE11 ==> GTPA1_DUAL TXCHARDISPMODE11)
		)
		(element TXCHARDISPMODE12 1
			(pin TXCHARDISPMODE12 output)
			(conn TXCHARDISPMODE12 TXCHARDISPMODE12 ==> GTPA1_DUAL TXCHARDISPMODE12)
		)
		(element TXCHARDISPMODE13 1
			(pin TXCHARDISPMODE13 output)
			(conn TXCHARDISPMODE13 TXCHARDISPMODE13 ==> GTPA1_DUAL TXCHARDISPMODE13)
		)
		(element TXCHARDISPVAL00 1
			(pin TXCHARDISPVAL00 output)
			(conn TXCHARDISPVAL00 TXCHARDISPVAL00 ==> GTPA1_DUAL TXCHARDISPVAL00)
		)
		(element TXCHARDISPVAL01 1
			(pin TXCHARDISPVAL01 output)
			(conn TXCHARDISPVAL01 TXCHARDISPVAL01 ==> GTPA1_DUAL TXCHARDISPVAL01)
		)
		(element TXCHARDISPVAL02 1
			(pin TXCHARDISPVAL02 output)
			(conn TXCHARDISPVAL02 TXCHARDISPVAL02 ==> GTPA1_DUAL TXCHARDISPVAL02)
		)
		(element TXCHARDISPVAL03 1
			(pin TXCHARDISPVAL03 output)
			(conn TXCHARDISPVAL03 TXCHARDISPVAL03 ==> GTPA1_DUAL TXCHARDISPVAL03)
		)
		(element TXCHARDISPVAL10 1
			(pin TXCHARDISPVAL10 output)
			(conn TXCHARDISPVAL10 TXCHARDISPVAL10 ==> GTPA1_DUAL TXCHARDISPVAL10)
		)
		(element TXCHARDISPVAL11 1
			(pin TXCHARDISPVAL11 output)
			(conn TXCHARDISPVAL11 TXCHARDISPVAL11 ==> GTPA1_DUAL TXCHARDISPVAL11)
		)
		(element TXCHARDISPVAL12 1
			(pin TXCHARDISPVAL12 output)
			(conn TXCHARDISPVAL12 TXCHARDISPVAL12 ==> GTPA1_DUAL TXCHARDISPVAL12)
		)
		(element TXCHARDISPVAL13 1
			(pin TXCHARDISPVAL13 output)
			(conn TXCHARDISPVAL13 TXCHARDISPVAL13 ==> GTPA1_DUAL TXCHARDISPVAL13)
		)
		(element TXCHARISK00 1
			(pin TXCHARISK00 output)
			(conn TXCHARISK00 TXCHARISK00 ==> GTPA1_DUAL TXCHARISK00)
		)
		(element TXCHARISK01 1
			(pin TXCHARISK01 output)
			(conn TXCHARISK01 TXCHARISK01 ==> GTPA1_DUAL TXCHARISK01)
		)
		(element TXCHARISK02 1
			(pin TXCHARISK02 output)
			(conn TXCHARISK02 TXCHARISK02 ==> GTPA1_DUAL TXCHARISK02)
		)
		(element TXCHARISK03 1
			(pin TXCHARISK03 output)
			(conn TXCHARISK03 TXCHARISK03 ==> GTPA1_DUAL TXCHARISK03)
		)
		(element TXCHARISK10 1
			(pin TXCHARISK10 output)
			(conn TXCHARISK10 TXCHARISK10 ==> GTPA1_DUAL TXCHARISK10)
		)
		(element TXCHARISK11 1
			(pin TXCHARISK11 output)
			(conn TXCHARISK11 TXCHARISK11 ==> GTPA1_DUAL TXCHARISK11)
		)
		(element TXCHARISK12 1
			(pin TXCHARISK12 output)
			(conn TXCHARISK12 TXCHARISK12 ==> GTPA1_DUAL TXCHARISK12)
		)
		(element TXCHARISK13 1
			(pin TXCHARISK13 output)
			(conn TXCHARISK13 TXCHARISK13 ==> GTPA1_DUAL TXCHARISK13)
		)
		(element TXCOMSTART0 1
			(pin TXCOMSTART0 output)
			(conn TXCOMSTART0 TXCOMSTART0 ==> GTPA1_DUAL TXCOMSTART0)
		)
		(element TXCOMSTART1 1
			(pin TXCOMSTART1 output)
			(conn TXCOMSTART1 TXCOMSTART1 ==> GTPA1_DUAL TXCOMSTART1)
		)
		(element TXCOMTYPE0 1
			(pin TXCOMTYPE0 output)
			(conn TXCOMTYPE0 TXCOMTYPE0 ==> GTPA1_DUAL TXCOMTYPE0)
		)
		(element TXCOMTYPE1 1
			(pin TXCOMTYPE1 output)
			(conn TXCOMTYPE1 TXCOMTYPE1 ==> GTPA1_DUAL TXCOMTYPE1)
		)
		(element TXDATAWIDTH00 1
			(pin TXDATAWIDTH00 output)
			(conn TXDATAWIDTH00 TXDATAWIDTH00 ==> GTPA1_DUAL TXDATAWIDTH00)
		)
		(element TXDATAWIDTH01 1
			(pin TXDATAWIDTH01 output)
			(conn TXDATAWIDTH01 TXDATAWIDTH01 ==> GTPA1_DUAL TXDATAWIDTH01)
		)
		(element TXDATAWIDTH10 1
			(pin TXDATAWIDTH10 output)
			(conn TXDATAWIDTH10 TXDATAWIDTH10 ==> GTPA1_DUAL TXDATAWIDTH10)
		)
		(element TXDATAWIDTH11 1
			(pin TXDATAWIDTH11 output)
			(conn TXDATAWIDTH11 TXDATAWIDTH11 ==> GTPA1_DUAL TXDATAWIDTH11)
		)
		(element TXDATA00 1
			(pin TXDATA00 output)
			(conn TXDATA00 TXDATA00 ==> GTPA1_DUAL TXDATA00)
		)
		(element TXDATA01 1
			(pin TXDATA01 output)
			(conn TXDATA01 TXDATA01 ==> GTPA1_DUAL TXDATA01)
		)
		(element TXDATA02 1
			(pin TXDATA02 output)
			(conn TXDATA02 TXDATA02 ==> GTPA1_DUAL TXDATA02)
		)
		(element TXDATA03 1
			(pin TXDATA03 output)
			(conn TXDATA03 TXDATA03 ==> GTPA1_DUAL TXDATA03)
		)
		(element TXDATA04 1
			(pin TXDATA04 output)
			(conn TXDATA04 TXDATA04 ==> GTPA1_DUAL TXDATA04)
		)
		(element TXDATA05 1
			(pin TXDATA05 output)
			(conn TXDATA05 TXDATA05 ==> GTPA1_DUAL TXDATA05)
		)
		(element TXDATA06 1
			(pin TXDATA06 output)
			(conn TXDATA06 TXDATA06 ==> GTPA1_DUAL TXDATA06)
		)
		(element TXDATA07 1
			(pin TXDATA07 output)
			(conn TXDATA07 TXDATA07 ==> GTPA1_DUAL TXDATA07)
		)
		(element TXDATA08 1
			(pin TXDATA08 output)
			(conn TXDATA08 TXDATA08 ==> GTPA1_DUAL TXDATA08)
		)
		(element TXDATA09 1
			(pin TXDATA09 output)
			(conn TXDATA09 TXDATA09 ==> GTPA1_DUAL TXDATA09)
		)
		(element TXDATA010 1
			(pin TXDATA010 output)
			(conn TXDATA010 TXDATA010 ==> GTPA1_DUAL TXDATA010)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTPA1_DUAL TXDATA10)
		)
		(element TXDATA011 1
			(pin TXDATA011 output)
			(conn TXDATA011 TXDATA011 ==> GTPA1_DUAL TXDATA011)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTPA1_DUAL TXDATA11)
		)
		(element TXDATA012 1
			(pin TXDATA012 output)
			(conn TXDATA012 TXDATA012 ==> GTPA1_DUAL TXDATA012)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTPA1_DUAL TXDATA12)
		)
		(element TXDATA013 1
			(pin TXDATA013 output)
			(conn TXDATA013 TXDATA013 ==> GTPA1_DUAL TXDATA013)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTPA1_DUAL TXDATA13)
		)
		(element TXDATA014 1
			(pin TXDATA014 output)
			(conn TXDATA014 TXDATA014 ==> GTPA1_DUAL TXDATA014)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTPA1_DUAL TXDATA14)
		)
		(element TXDATA015 1
			(pin TXDATA015 output)
			(conn TXDATA015 TXDATA015 ==> GTPA1_DUAL TXDATA015)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTPA1_DUAL TXDATA15)
		)
		(element TXDATA016 1
			(pin TXDATA016 output)
			(conn TXDATA016 TXDATA016 ==> GTPA1_DUAL TXDATA016)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTPA1_DUAL TXDATA16)
		)
		(element TXDATA017 1
			(pin TXDATA017 output)
			(conn TXDATA017 TXDATA017 ==> GTPA1_DUAL TXDATA017)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTPA1_DUAL TXDATA17)
		)
		(element TXDATA018 1
			(pin TXDATA018 output)
			(conn TXDATA018 TXDATA018 ==> GTPA1_DUAL TXDATA018)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTPA1_DUAL TXDATA18)
		)
		(element TXDATA019 1
			(pin TXDATA019 output)
			(conn TXDATA019 TXDATA019 ==> GTPA1_DUAL TXDATA019)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTPA1_DUAL TXDATA19)
		)
		(element TXDATA020 1
			(pin TXDATA020 output)
			(conn TXDATA020 TXDATA020 ==> GTPA1_DUAL TXDATA020)
		)
		(element TXDATA021 1
			(pin TXDATA021 output)
			(conn TXDATA021 TXDATA021 ==> GTPA1_DUAL TXDATA021)
		)
		(element TXDATA022 1
			(pin TXDATA022 output)
			(conn TXDATA022 TXDATA022 ==> GTPA1_DUAL TXDATA022)
		)
		(element TXDATA023 1
			(pin TXDATA023 output)
			(conn TXDATA023 TXDATA023 ==> GTPA1_DUAL TXDATA023)
		)
		(element TXDATA024 1
			(pin TXDATA024 output)
			(conn TXDATA024 TXDATA024 ==> GTPA1_DUAL TXDATA024)
		)
		(element TXDATA025 1
			(pin TXDATA025 output)
			(conn TXDATA025 TXDATA025 ==> GTPA1_DUAL TXDATA025)
		)
		(element TXDATA026 1
			(pin TXDATA026 output)
			(conn TXDATA026 TXDATA026 ==> GTPA1_DUAL TXDATA026)
		)
		(element TXDATA027 1
			(pin TXDATA027 output)
			(conn TXDATA027 TXDATA027 ==> GTPA1_DUAL TXDATA027)
		)
		(element TXDATA028 1
			(pin TXDATA028 output)
			(conn TXDATA028 TXDATA028 ==> GTPA1_DUAL TXDATA028)
		)
		(element TXDATA029 1
			(pin TXDATA029 output)
			(conn TXDATA029 TXDATA029 ==> GTPA1_DUAL TXDATA029)
		)
		(element TXDATA030 1
			(pin TXDATA030 output)
			(conn TXDATA030 TXDATA030 ==> GTPA1_DUAL TXDATA030)
		)
		(element TXDATA031 1
			(pin TXDATA031 output)
			(conn TXDATA031 TXDATA031 ==> GTPA1_DUAL TXDATA031)
		)
		(element TXDATA110 1
			(pin TXDATA110 output)
			(conn TXDATA110 TXDATA110 ==> GTPA1_DUAL TXDATA110)
		)
		(element TXDATA111 1
			(pin TXDATA111 output)
			(conn TXDATA111 TXDATA111 ==> GTPA1_DUAL TXDATA111)
		)
		(element TXDATA112 1
			(pin TXDATA112 output)
			(conn TXDATA112 TXDATA112 ==> GTPA1_DUAL TXDATA112)
		)
		(element TXDATA113 1
			(pin TXDATA113 output)
			(conn TXDATA113 TXDATA113 ==> GTPA1_DUAL TXDATA113)
		)
		(element TXDATA114 1
			(pin TXDATA114 output)
			(conn TXDATA114 TXDATA114 ==> GTPA1_DUAL TXDATA114)
		)
		(element TXDATA115 1
			(pin TXDATA115 output)
			(conn TXDATA115 TXDATA115 ==> GTPA1_DUAL TXDATA115)
		)
		(element TXDATA116 1
			(pin TXDATA116 output)
			(conn TXDATA116 TXDATA116 ==> GTPA1_DUAL TXDATA116)
		)
		(element TXDATA117 1
			(pin TXDATA117 output)
			(conn TXDATA117 TXDATA117 ==> GTPA1_DUAL TXDATA117)
		)
		(element TXDATA118 1
			(pin TXDATA118 output)
			(conn TXDATA118 TXDATA118 ==> GTPA1_DUAL TXDATA118)
		)
		(element TXDATA119 1
			(pin TXDATA119 output)
			(conn TXDATA119 TXDATA119 ==> GTPA1_DUAL TXDATA119)
		)
		(element TXDATA120 1
			(pin TXDATA120 output)
			(conn TXDATA120 TXDATA120 ==> GTPA1_DUAL TXDATA120)
		)
		(element TXDATA121 1
			(pin TXDATA121 output)
			(conn TXDATA121 TXDATA121 ==> GTPA1_DUAL TXDATA121)
		)
		(element TXDATA122 1
			(pin TXDATA122 output)
			(conn TXDATA122 TXDATA122 ==> GTPA1_DUAL TXDATA122)
		)
		(element TXDATA123 1
			(pin TXDATA123 output)
			(conn TXDATA123 TXDATA123 ==> GTPA1_DUAL TXDATA123)
		)
		(element TXDATA124 1
			(pin TXDATA124 output)
			(conn TXDATA124 TXDATA124 ==> GTPA1_DUAL TXDATA124)
		)
		(element TXDATA125 1
			(pin TXDATA125 output)
			(conn TXDATA125 TXDATA125 ==> GTPA1_DUAL TXDATA125)
		)
		(element TXDATA126 1
			(pin TXDATA126 output)
			(conn TXDATA126 TXDATA126 ==> GTPA1_DUAL TXDATA126)
		)
		(element TXDATA127 1
			(pin TXDATA127 output)
			(conn TXDATA127 TXDATA127 ==> GTPA1_DUAL TXDATA127)
		)
		(element TXDATA128 1
			(pin TXDATA128 output)
			(conn TXDATA128 TXDATA128 ==> GTPA1_DUAL TXDATA128)
		)
		(element TXDATA129 1
			(pin TXDATA129 output)
			(conn TXDATA129 TXDATA129 ==> GTPA1_DUAL TXDATA129)
		)
		(element TXDATA130 1
			(pin TXDATA130 output)
			(conn TXDATA130 TXDATA130 ==> GTPA1_DUAL TXDATA130)
		)
		(element TXDATA131 1
			(pin TXDATA131 output)
			(conn TXDATA131 TXDATA131 ==> GTPA1_DUAL TXDATA131)
		)
		(element TXDETECTRX0 1
			(pin TXDETECTRX0 output)
			(conn TXDETECTRX0 TXDETECTRX0 ==> GTPA1_DUAL TXDETECTRX0)
		)
		(element TXDETECTRX1 1
			(pin TXDETECTRX1 output)
			(conn TXDETECTRX1 TXDETECTRX1 ==> GTPA1_DUAL TXDETECTRX1)
		)
		(element TXDIFFCTRL00 1
			(pin TXDIFFCTRL00 output)
			(conn TXDIFFCTRL00 TXDIFFCTRL00 ==> GTPA1_DUAL TXDIFFCTRL00)
		)
		(element TXDIFFCTRL01 1
			(pin TXDIFFCTRL01 output)
			(conn TXDIFFCTRL01 TXDIFFCTRL01 ==> GTPA1_DUAL TXDIFFCTRL01)
		)
		(element TXDIFFCTRL02 1
			(pin TXDIFFCTRL02 output)
			(conn TXDIFFCTRL02 TXDIFFCTRL02 ==> GTPA1_DUAL TXDIFFCTRL02)
		)
		(element TXDIFFCTRL03 1
			(pin TXDIFFCTRL03 output)
			(conn TXDIFFCTRL03 TXDIFFCTRL03 ==> GTPA1_DUAL TXDIFFCTRL03)
		)
		(element TXDIFFCTRL10 1
			(pin TXDIFFCTRL10 output)
			(conn TXDIFFCTRL10 TXDIFFCTRL10 ==> GTPA1_DUAL TXDIFFCTRL10)
		)
		(element TXDIFFCTRL11 1
			(pin TXDIFFCTRL11 output)
			(conn TXDIFFCTRL11 TXDIFFCTRL11 ==> GTPA1_DUAL TXDIFFCTRL11)
		)
		(element TXDIFFCTRL12 1
			(pin TXDIFFCTRL12 output)
			(conn TXDIFFCTRL12 TXDIFFCTRL12 ==> GTPA1_DUAL TXDIFFCTRL12)
		)
		(element TXDIFFCTRL13 1
			(pin TXDIFFCTRL13 output)
			(conn TXDIFFCTRL13 TXDIFFCTRL13 ==> GTPA1_DUAL TXDIFFCTRL13)
		)
		(element TXELECIDLE0 1
			(pin TXELECIDLE0 output)
			(conn TXELECIDLE0 TXELECIDLE0 ==> GTPA1_DUAL TXELECIDLE0)
		)
		(element TXELECIDLE1 1
			(pin TXELECIDLE1 output)
			(conn TXELECIDLE1 TXELECIDLE1 ==> GTPA1_DUAL TXELECIDLE1)
		)
		(element TXENC8B10BUSE0 1
			(pin TXENC8B10BUSE0 output)
			(conn TXENC8B10BUSE0 TXENC8B10BUSE0 ==> GTPA1_DUAL TXENC8B10BUSE0)
		)
		(element TXENC8B10BUSE1 1
			(pin TXENC8B10BUSE1 output)
			(conn TXENC8B10BUSE1 TXENC8B10BUSE1 ==> GTPA1_DUAL TXENC8B10BUSE1)
		)
		(element TXENPMAPHASEALIGN0 1
			(pin TXENPMAPHASEALIGN0 output)
			(conn TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 ==> GTPA1_DUAL TXENPMAPHASEALIGN0)
		)
		(element TXENPMAPHASEALIGN1 1
			(pin TXENPMAPHASEALIGN1 output)
			(conn TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 ==> GTPA1_DUAL TXENPMAPHASEALIGN1)
		)
		(element TXENPRBSTST00 1
			(pin TXENPRBSTST00 output)
			(conn TXENPRBSTST00 TXENPRBSTST00 ==> GTPA1_DUAL TXENPRBSTST00)
		)
		(element TXENPRBSTST01 1
			(pin TXENPRBSTST01 output)
			(conn TXENPRBSTST01 TXENPRBSTST01 ==> GTPA1_DUAL TXENPRBSTST01)
		)
		(element TXENPRBSTST02 1
			(pin TXENPRBSTST02 output)
			(conn TXENPRBSTST02 TXENPRBSTST02 ==> GTPA1_DUAL TXENPRBSTST02)
		)
		(element TXENPRBSTST10 1
			(pin TXENPRBSTST10 output)
			(conn TXENPRBSTST10 TXENPRBSTST10 ==> GTPA1_DUAL TXENPRBSTST10)
		)
		(element TXENPRBSTST11 1
			(pin TXENPRBSTST11 output)
			(conn TXENPRBSTST11 TXENPRBSTST11 ==> GTPA1_DUAL TXENPRBSTST11)
		)
		(element TXENPRBSTST12 1
			(pin TXENPRBSTST12 output)
			(conn TXENPRBSTST12 TXENPRBSTST12 ==> GTPA1_DUAL TXENPRBSTST12)
		)
		(element TXINHIBIT0 1
			(pin TXINHIBIT0 output)
			(conn TXINHIBIT0 TXINHIBIT0 ==> GTPA1_DUAL TXINHIBIT0)
		)
		(element TXINHIBIT1 1
			(pin TXINHIBIT1 output)
			(conn TXINHIBIT1 TXINHIBIT1 ==> GTPA1_DUAL TXINHIBIT1)
		)
		(element TXKERR00 1
			(pin TXKERR00 input)
			(conn TXKERR00 TXKERR00 <== GTPA1_DUAL TXKERR00)
		)
		(element TXKERR01 1
			(pin TXKERR01 input)
			(conn TXKERR01 TXKERR01 <== GTPA1_DUAL TXKERR01)
		)
		(element TXKERR02 1
			(pin TXKERR02 input)
			(conn TXKERR02 TXKERR02 <== GTPA1_DUAL TXKERR02)
		)
		(element TXKERR03 1
			(pin TXKERR03 input)
			(conn TXKERR03 TXKERR03 <== GTPA1_DUAL TXKERR03)
		)
		(element TXKERR10 1
			(pin TXKERR10 input)
			(conn TXKERR10 TXKERR10 <== GTPA1_DUAL TXKERR10)
		)
		(element TXKERR11 1
			(pin TXKERR11 input)
			(conn TXKERR11 TXKERR11 <== GTPA1_DUAL TXKERR11)
		)
		(element TXKERR12 1
			(pin TXKERR12 input)
			(conn TXKERR12 TXKERR12 <== GTPA1_DUAL TXKERR12)
		)
		(element TXKERR13 1
			(pin TXKERR13 input)
			(conn TXKERR13 TXKERR13 <== GTPA1_DUAL TXKERR13)
		)
		(element TXN0 1
			(pin TXN0 input)
			(conn TXN0 TXN0 <== GTPA1_DUAL TXN0)
		)
		(element TXN1 1
			(pin TXN1 input)
			(conn TXN1 TXN1 <== GTPA1_DUAL TXN1)
		)
		(element TXOUTCLK0 1
			(pin TXOUTCLK0 input)
			(conn TXOUTCLK0 TXOUTCLK0 <== GTPA1_DUAL TXOUTCLK0)
		)
		(element TXOUTCLK1 1
			(pin TXOUTCLK1 input)
			(conn TXOUTCLK1 TXOUTCLK1 <== GTPA1_DUAL TXOUTCLK1)
		)
		(element TXPDOWNASYNCH0 1
			(pin TXPDOWNASYNCH0 output)
			(conn TXPDOWNASYNCH0 TXPDOWNASYNCH0 ==> GTPA1_DUAL TXPDOWNASYNCH0)
		)
		(element TXPDOWNASYNCH1 1
			(pin TXPDOWNASYNCH1 output)
			(conn TXPDOWNASYNCH1 TXPDOWNASYNCH1 ==> GTPA1_DUAL TXPDOWNASYNCH1)
		)
		(element TXPMASETPHASE0 1
			(pin TXPMASETPHASE0 output)
			(conn TXPMASETPHASE0 TXPMASETPHASE0 ==> GTPA1_DUAL TXPMASETPHASE0)
		)
		(element TXPMASETPHASE1 1
			(pin TXPMASETPHASE1 output)
			(conn TXPMASETPHASE1 TXPMASETPHASE1 ==> GTPA1_DUAL TXPMASETPHASE1)
		)
		(element TXPOLARITY0 1
			(pin TXPOLARITY0 output)
			(conn TXPOLARITY0 TXPOLARITY0 ==> GTPA1_DUAL TXPOLARITY0)
		)
		(element TXPOLARITY1 1
			(pin TXPOLARITY1 output)
			(conn TXPOLARITY1 TXPOLARITY1 ==> GTPA1_DUAL TXPOLARITY1)
		)
		(element TXPOWERDOWN00 1
			(pin TXPOWERDOWN00 output)
			(conn TXPOWERDOWN00 TXPOWERDOWN00 ==> GTPA1_DUAL TXPOWERDOWN00)
		)
		(element TXPOWERDOWN01 1
			(pin TXPOWERDOWN01 output)
			(conn TXPOWERDOWN01 TXPOWERDOWN01 ==> GTPA1_DUAL TXPOWERDOWN01)
		)
		(element TXPOWERDOWN10 1
			(pin TXPOWERDOWN10 output)
			(conn TXPOWERDOWN10 TXPOWERDOWN10 ==> GTPA1_DUAL TXPOWERDOWN10)
		)
		(element TXPOWERDOWN11 1
			(pin TXPOWERDOWN11 output)
			(conn TXPOWERDOWN11 TXPOWERDOWN11 ==> GTPA1_DUAL TXPOWERDOWN11)
		)
		(element TXPRBSFORCEERR0 1
			(pin TXPRBSFORCEERR0 output)
			(conn TXPRBSFORCEERR0 TXPRBSFORCEERR0 ==> GTPA1_DUAL TXPRBSFORCEERR0)
		)
		(element TXPRBSFORCEERR1 1
			(pin TXPRBSFORCEERR1 output)
			(conn TXPRBSFORCEERR1 TXPRBSFORCEERR1 ==> GTPA1_DUAL TXPRBSFORCEERR1)
		)
		(element TXPREEMPHASIS00 1
			(pin TXPREEMPHASIS00 output)
			(conn TXPREEMPHASIS00 TXPREEMPHASIS00 ==> GTPA1_DUAL TXPREEMPHASIS00)
		)
		(element TXPREEMPHASIS01 1
			(pin TXPREEMPHASIS01 output)
			(conn TXPREEMPHASIS01 TXPREEMPHASIS01 ==> GTPA1_DUAL TXPREEMPHASIS01)
		)
		(element TXPREEMPHASIS02 1
			(pin TXPREEMPHASIS02 output)
			(conn TXPREEMPHASIS02 TXPREEMPHASIS02 ==> GTPA1_DUAL TXPREEMPHASIS02)
		)
		(element TXPREEMPHASIS10 1
			(pin TXPREEMPHASIS10 output)
			(conn TXPREEMPHASIS10 TXPREEMPHASIS10 ==> GTPA1_DUAL TXPREEMPHASIS10)
		)
		(element TXPREEMPHASIS11 1
			(pin TXPREEMPHASIS11 output)
			(conn TXPREEMPHASIS11 TXPREEMPHASIS11 ==> GTPA1_DUAL TXPREEMPHASIS11)
		)
		(element TXPREEMPHASIS12 1
			(pin TXPREEMPHASIS12 output)
			(conn TXPREEMPHASIS12 TXPREEMPHASIS12 ==> GTPA1_DUAL TXPREEMPHASIS12)
		)
		(element TXP0 1
			(pin TXP0 input)
			(conn TXP0 TXP0 <== GTPA1_DUAL TXP0)
		)
		(element TXP1 1
			(pin TXP1 input)
			(conn TXP1 TXP1 <== GTPA1_DUAL TXP1)
		)
		(element TXRESET0 1
			(pin TXRESET0 output)
			(conn TXRESET0 TXRESET0 ==> GTPA1_DUAL TXRESET0)
		)
		(element TXRESET1 1
			(pin TXRESET1 output)
			(conn TXRESET1 TXRESET1 ==> GTPA1_DUAL TXRESET1)
		)
		(element TXRUNDISP00 1
			(pin TXRUNDISP00 input)
			(conn TXRUNDISP00 TXRUNDISP00 <== GTPA1_DUAL TXRUNDISP00)
		)
		(element TXRUNDISP01 1
			(pin TXRUNDISP01 input)
			(conn TXRUNDISP01 TXRUNDISP01 <== GTPA1_DUAL TXRUNDISP01)
		)
		(element TXRUNDISP02 1
			(pin TXRUNDISP02 input)
			(conn TXRUNDISP02 TXRUNDISP02 <== GTPA1_DUAL TXRUNDISP02)
		)
		(element TXRUNDISP03 1
			(pin TXRUNDISP03 input)
			(conn TXRUNDISP03 TXRUNDISP03 <== GTPA1_DUAL TXRUNDISP03)
		)
		(element TXRUNDISP10 1
			(pin TXRUNDISP10 input)
			(conn TXRUNDISP10 TXRUNDISP10 <== GTPA1_DUAL TXRUNDISP10)
		)
		(element TXRUNDISP11 1
			(pin TXRUNDISP11 input)
			(conn TXRUNDISP11 TXRUNDISP11 <== GTPA1_DUAL TXRUNDISP11)
		)
		(element TXRUNDISP12 1
			(pin TXRUNDISP12 input)
			(conn TXRUNDISP12 TXRUNDISP12 <== GTPA1_DUAL TXRUNDISP12)
		)
		(element TXRUNDISP13 1
			(pin TXRUNDISP13 input)
			(conn TXRUNDISP13 TXRUNDISP13 <== GTPA1_DUAL TXRUNDISP13)
		)
		(element TXUSRCLK0 1
			(pin TXUSRCLK0 output)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0_B)
		)
		(element TXUSRCLK0INV 3
			(pin OUT output)
			(pin TXUSRCLK0 input)
			(pin TXUSRCLK0_B input)
			(cfg TXUSRCLK0 TXUSRCLK0_B)
			(conn TXUSRCLK0INV OUT ==> GTPA1_DUAL TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0 <== TXUSRCLK0 TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0_B <== TXUSRCLK0 TXUSRCLK0)
		)
		(element TXUSRCLK1 1
			(pin TXUSRCLK1 output)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1_B)
		)
		(element TXUSRCLK1INV 3
			(pin OUT output)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK1_B input)
			(cfg TXUSRCLK1 TXUSRCLK1_B)
			(conn TXUSRCLK1INV OUT ==> GTPA1_DUAL TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1 <== TXUSRCLK1 TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1_B <== TXUSRCLK1 TXUSRCLK1)
		)
		(element TXUSRCLK20 1
			(pin TXUSRCLK20 output)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20_B)
		)
		(element TXUSRCLK20INV 3
			(pin OUT output)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK20_B input)
			(cfg TXUSRCLK20 TXUSRCLK20_B)
			(conn TXUSRCLK20INV OUT ==> GTPA1_DUAL TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20 <== TXUSRCLK20 TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20_B <== TXUSRCLK20 TXUSRCLK20)
		)
		(element TXUSRCLK21 1
			(pin TXUSRCLK21 output)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21_B)
		)
		(element TXUSRCLK21INV 3
			(pin OUT output)
			(pin TXUSRCLK21 input)
			(pin TXUSRCLK21_B input)
			(cfg TXUSRCLK21 TXUSRCLK21_B)
			(conn TXUSRCLK21INV OUT ==> GTPA1_DUAL TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21 <== TXUSRCLK21 TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21_B <== TXUSRCLK21 TXUSRCLK21)
		)
		(element USRCODEERR0 1
			(pin USRCODEERR0 output)
			(conn USRCODEERR0 USRCODEERR0 ==> GTPA1_DUAL USRCODEERR0)
		)
		(element USRCODEERR1 1
			(pin USRCODEERR1 output)
			(conn USRCODEERR1 USRCODEERR1 ==> GTPA1_DUAL USRCODEERR1)
		)
		(element GTPA1_DUAL 609 # BEL
			(pin CLKINEAST0 input)
			(pin CLKINEAST1 input)
			(pin CLKINWEST0 input)
			(pin CLKINWEST1 input)
			(pin CLKTESTSIG00 input)
			(pin CLKTESTSIG01 input)
			(pin CLKTESTSIG10 input)
			(pin CLKTESTSIG11 input)
			(pin CLK00 input)
			(pin CLK01 input)
			(pin CLK10 input)
			(pin CLK11 input)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DADDR7 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DRDY output)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DWE input)
			(pin GATERXELECIDLE0 input)
			(pin GATERXELECIDLE1 input)
			(pin GCLK00 input)
			(pin GCLK01 input)
			(pin GCLK10 input)
			(pin GCLK11 input)
			(pin GTPCLKFBEAST0 output)
			(pin GTPCLKFBEAST1 output)
			(pin GTPCLKFBSEL0EAST0 input)
			(pin GTPCLKFBSEL0EAST1 input)
			(pin GTPCLKFBSEL0WEST0 input)
			(pin GTPCLKFBSEL0WEST1 input)
			(pin GTPCLKFBSEL1EAST0 input)
			(pin GTPCLKFBSEL1EAST1 input)
			(pin GTPCLKFBSEL1WEST0 input)
			(pin GTPCLKFBSEL1WEST1 input)
			(pin GTPCLKFBWEST0 output)
			(pin GTPCLKFBWEST1 output)
			(pin GTPCLKOUT00 output)
			(pin GTPCLKOUT01 output)
			(pin GTPCLKOUT10 output)
			(pin GTPCLKOUT11 output)
			(pin GTPRESET0 input)
			(pin GTPRESET1 input)
			(pin GTPTEST00 input)
			(pin GTPTEST01 input)
			(pin GTPTEST02 input)
			(pin GTPTEST03 input)
			(pin GTPTEST04 input)
			(pin GTPTEST05 input)
			(pin GTPTEST06 input)
			(pin GTPTEST07 input)
			(pin GTPTEST10 input)
			(pin GTPTEST11 input)
			(pin GTPTEST12 input)
			(pin GTPTEST13 input)
			(pin GTPTEST14 input)
			(pin GTPTEST15 input)
			(pin GTPTEST16 input)
			(pin GTPTEST17 input)
			(pin IGNORESIGDET0 input)
			(pin IGNORESIGDET1 input)
			(pin INTDATAWIDTH0 input)
			(pin INTDATAWIDTH1 input)
			(pin LOOPBACK00 input)
			(pin LOOPBACK01 input)
			(pin LOOPBACK02 input)
			(pin LOOPBACK10 input)
			(pin LOOPBACK11 input)
			(pin LOOPBACK12 input)
			(pin PHYSTATUS0 output)
			(pin PHYSTATUS1 output)
			(pin PLLCLK00 input)
			(pin PLLCLK01 input)
			(pin PLLCLK10 input)
			(pin PLLCLK11 input)
			(pin PLLLKDETEN0 input)
			(pin PLLLKDETEN1 input)
			(pin PLLLKDET0 output)
			(pin PLLLKDET1 output)
			(pin PLLPOWERDOWN0 input)
			(pin PLLPOWERDOWN1 input)
			(pin PRBSCNTRESET0 input)
			(pin PRBSCNTRESET1 input)
			(pin RCALINEAST0 input)
			(pin RCALINEAST1 input)
			(pin RCALINEAST2 input)
			(pin RCALINEAST3 input)
			(pin RCALINEAST4 input)
			(pin RCALINWEST0 input)
			(pin RCALINWEST1 input)
			(pin RCALINWEST2 input)
			(pin RCALINWEST3 input)
			(pin RCALINWEST4 input)
			(pin RCALOUTEAST0 output)
			(pin RCALOUTEAST1 output)
			(pin RCALOUTEAST2 output)
			(pin RCALOUTEAST3 output)
			(pin RCALOUTEAST4 output)
			(pin RCALOUTWEST0 output)
			(pin RCALOUTWEST1 output)
			(pin RCALOUTWEST2 output)
			(pin RCALOUTWEST3 output)
			(pin RCALOUTWEST4 output)
			(pin REFCLKOUT0 output)
			(pin REFCLKOUT1 output)
			(pin REFCLKPLL0 output)
			(pin REFCLKPLL1 output)
			(pin REFCLKPWRDNB0 input)
			(pin REFCLKPWRDNB1 input)
			(pin REFSELDYPLL00 input)
			(pin REFSELDYPLL01 input)
			(pin REFSELDYPLL02 input)
			(pin REFSELDYPLL10 input)
			(pin REFSELDYPLL11 input)
			(pin REFSELDYPLL12 input)
			(pin RESETDONE0 output)
			(pin RESETDONE1 output)
			(pin RXBUFRESET0 input)
			(pin RXBUFRESET1 input)
			(pin RXBUFSTATUS00 output)
			(pin RXBUFSTATUS01 output)
			(pin RXBUFSTATUS02 output)
			(pin RXBUFSTATUS10 output)
			(pin RXBUFSTATUS11 output)
			(pin RXBUFSTATUS12 output)
			(pin RXBYTEISALIGNED0 output)
			(pin RXBYTEISALIGNED1 output)
			(pin RXBYTEREALIGN0 output)
			(pin RXBYTEREALIGN1 output)
			(pin RXCDRRESET0 input)
			(pin RXCDRRESET1 input)
			(pin RXCHANBONDSEQ0 output)
			(pin RXCHANBONDSEQ1 output)
			(pin RXCHANISALIGNED0 output)
			(pin RXCHANISALIGNED1 output)
			(pin RXCHANREALIGN0 output)
			(pin RXCHANREALIGN1 output)
			(pin RXCHARISCOMMA00 output)
			(pin RXCHARISCOMMA01 output)
			(pin RXCHARISCOMMA02 output)
			(pin RXCHARISCOMMA03 output)
			(pin RXCHARISCOMMA10 output)
			(pin RXCHARISCOMMA11 output)
			(pin RXCHARISCOMMA12 output)
			(pin RXCHARISCOMMA13 output)
			(pin RXCHARISK00 output)
			(pin RXCHARISK01 output)
			(pin RXCHARISK02 output)
			(pin RXCHARISK03 output)
			(pin RXCHARISK10 output)
			(pin RXCHARISK11 output)
			(pin RXCHARISK12 output)
			(pin RXCHARISK13 output)
			(pin RXCHBONDI0 input)
			(pin RXCHBONDI1 input)
			(pin RXCHBONDI2 input)
			(pin RXCHBONDMASTER0 input)
			(pin RXCHBONDMASTER1 input)
			(pin RXCHBONDO0 output)
			(pin RXCHBONDO1 output)
			(pin RXCHBONDO2 output)
			(pin RXCHBONDSLAVE0 input)
			(pin RXCHBONDSLAVE1 input)
			(pin RXCLKCORCNT00 output)
			(pin RXCLKCORCNT01 output)
			(pin RXCLKCORCNT02 output)
			(pin RXCLKCORCNT10 output)
			(pin RXCLKCORCNT11 output)
			(pin RXCLKCORCNT12 output)
			(pin RXCOMMADETUSE0 input)
			(pin RXCOMMADETUSE1 input)
			(pin RXCOMMADET0 output)
			(pin RXCOMMADET1 output)
			(pin RXDATAWIDTH00 input)
			(pin RXDATAWIDTH01 input)
			(pin RXDATAWIDTH10 input)
			(pin RXDATAWIDTH11 input)
			(pin RXDATA00 output)
			(pin RXDATA01 output)
			(pin RXDATA02 output)
			(pin RXDATA03 output)
			(pin RXDATA04 output)
			(pin RXDATA05 output)
			(pin RXDATA06 output)
			(pin RXDATA07 output)
			(pin RXDATA08 output)
			(pin RXDATA09 output)
			(pin RXDATA010 output)
			(pin RXDATA10 output)
			(pin RXDATA011 output)
			(pin RXDATA11 output)
			(pin RXDATA012 output)
			(pin RXDATA12 output)
			(pin RXDATA013 output)
			(pin RXDATA13 output)
			(pin RXDATA014 output)
			(pin RXDATA14 output)
			(pin RXDATA015 output)
			(pin RXDATA15 output)
			(pin RXDATA016 output)
			(pin RXDATA16 output)
			(pin RXDATA017 output)
			(pin RXDATA17 output)
			(pin RXDATA018 output)
			(pin RXDATA18 output)
			(pin RXDATA019 output)
			(pin RXDATA19 output)
			(pin RXDATA020 output)
			(pin RXDATA021 output)
			(pin RXDATA022 output)
			(pin RXDATA023 output)
			(pin RXDATA024 output)
			(pin RXDATA025 output)
			(pin RXDATA026 output)
			(pin RXDATA027 output)
			(pin RXDATA028 output)
			(pin RXDATA029 output)
			(pin RXDATA030 output)
			(pin RXDATA031 output)
			(pin RXDATA110 output)
			(pin RXDATA111 output)
			(pin RXDATA112 output)
			(pin RXDATA113 output)
			(pin RXDATA114 output)
			(pin RXDATA115 output)
			(pin RXDATA116 output)
			(pin RXDATA117 output)
			(pin RXDATA118 output)
			(pin RXDATA119 output)
			(pin RXDATA120 output)
			(pin RXDATA121 output)
			(pin RXDATA122 output)
			(pin RXDATA123 output)
			(pin RXDATA124 output)
			(pin RXDATA125 output)
			(pin RXDATA126 output)
			(pin RXDATA127 output)
			(pin RXDATA128 output)
			(pin RXDATA129 output)
			(pin RXDATA130 output)
			(pin RXDATA131 output)
			(pin RXDEC8B10BUSE0 input)
			(pin RXDEC8B10BUSE1 input)
			(pin RXDISPERR00 output)
			(pin RXDISPERR01 output)
			(pin RXDISPERR02 output)
			(pin RXDISPERR03 output)
			(pin RXDISPERR10 output)
			(pin RXDISPERR11 output)
			(pin RXDISPERR12 output)
			(pin RXDISPERR13 output)
			(pin RXELECIDLE0 output)
			(pin RXELECIDLE1 output)
			(pin RXENCHANSYNC0 input)
			(pin RXENCHANSYNC1 input)
			(pin RXENMCOMMAALIGN0 input)
			(pin RXENMCOMMAALIGN1 input)
			(pin RXENPCOMMAALIGN0 input)
			(pin RXENPCOMMAALIGN1 input)
			(pin RXENPMAPHASEALIGN0 input)
			(pin RXENPMAPHASEALIGN1 input)
			(pin RXENPRBSTST00 input)
			(pin RXENPRBSTST01 input)
			(pin RXENPRBSTST02 input)
			(pin RXENPRBSTST10 input)
			(pin RXENPRBSTST11 input)
			(pin RXENPRBSTST12 input)
			(pin RXEQMIX00 input)
			(pin RXEQMIX01 input)
			(pin RXEQMIX10 input)
			(pin RXEQMIX11 input)
			(pin RXLOSSOFSYNC00 output)
			(pin RXLOSSOFSYNC01 output)
			(pin RXLOSSOFSYNC10 output)
			(pin RXLOSSOFSYNC11 output)
			(pin RXNOTINTABLE00 output)
			(pin RXNOTINTABLE01 output)
			(pin RXNOTINTABLE02 output)
			(pin RXNOTINTABLE03 output)
			(pin RXNOTINTABLE10 output)
			(pin RXNOTINTABLE11 output)
			(pin RXNOTINTABLE12 output)
			(pin RXNOTINTABLE13 output)
			(pin RXN0 input)
			(pin RXN1 input)
			(pin RXPMASETPHASE0 input)
			(pin RXPMASETPHASE1 input)
			(pin RXPOLARITY0 input)
			(pin RXPOLARITY1 input)
			(pin RXPOWERDOWN00 input)
			(pin RXPOWERDOWN01 input)
			(pin RXPOWERDOWN10 input)
			(pin RXPOWERDOWN11 input)
			(pin RXPRBSERR0 output)
			(pin RXPRBSERR1 output)
			(pin RXP0 input)
			(pin RXP1 input)
			(pin RXRECCLK0 output)
			(pin RXRECCLK1 output)
			(pin RXRESET0 input)
			(pin RXRESET1 input)
			(pin RXRUNDISP00 output)
			(pin RXRUNDISP01 output)
			(pin RXRUNDISP02 output)
			(pin RXRUNDISP03 output)
			(pin RXRUNDISP10 output)
			(pin RXRUNDISP11 output)
			(pin RXRUNDISP12 output)
			(pin RXRUNDISP13 output)
			(pin RXSLIDE0 input)
			(pin RXSLIDE1 input)
			(pin RXSTATUS00 output)
			(pin RXSTATUS01 output)
			(pin RXSTATUS02 output)
			(pin RXSTATUS10 output)
			(pin RXSTATUS11 output)
			(pin RXSTATUS12 output)
			(pin RXUSRCLK0 input)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK21 input)
			(pin RXVALID0 output)
			(pin RXVALID1 output)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANINPMA input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANMODEB input)
			(pin SCANOUTPMA output)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin TSTCLK0 input)
			(pin TSTCLK1 input)
			(pin TSTIN00 input)
			(pin TSTIN01 input)
			(pin TSTIN02 input)
			(pin TSTIN03 input)
			(pin TSTIN04 input)
			(pin TSTIN05 input)
			(pin TSTIN06 input)
			(pin TSTIN07 input)
			(pin TSTIN08 input)
			(pin TSTIN09 input)
			(pin TSTIN010 input)
			(pin TSTIN10 input)
			(pin TSTIN011 input)
			(pin TSTIN11 input)
			(pin TSTIN12 input)
			(pin TSTIN13 input)
			(pin TSTIN14 input)
			(pin TSTIN15 input)
			(pin TSTIN16 input)
			(pin TSTIN17 input)
			(pin TSTIN18 input)
			(pin TSTIN19 input)
			(pin TSTIN110 input)
			(pin TSTIN111 input)
			(pin TSTOUT00 output)
			(pin TSTOUT01 output)
			(pin TSTOUT02 output)
			(pin TSTOUT03 output)
			(pin TSTOUT04 output)
			(pin TSTOUT10 output)
			(pin TSTOUT11 output)
			(pin TSTOUT12 output)
			(pin TSTOUT13 output)
			(pin TSTOUT14 output)
			(pin TSTPWRDNOVRD0 input)
			(pin TSTPWRDNOVRD1 input)
			(pin TSTPWRDN00 input)
			(pin TSTPWRDN01 input)
			(pin TSTPWRDN02 input)
			(pin TSTPWRDN03 input)
			(pin TSTPWRDN04 input)
			(pin TSTPWRDN10 input)
			(pin TSTPWRDN11 input)
			(pin TSTPWRDN12 input)
			(pin TSTPWRDN13 input)
			(pin TSTPWRDN14 input)
			(pin TXBUFDIFFCTRL00 input)
			(pin TXBUFDIFFCTRL01 input)
			(pin TXBUFDIFFCTRL02 input)
			(pin TXBUFDIFFCTRL10 input)
			(pin TXBUFDIFFCTRL11 input)
			(pin TXBUFDIFFCTRL12 input)
			(pin TXBUFSTATUS00 output)
			(pin TXBUFSTATUS01 output)
			(pin TXBUFSTATUS10 output)
			(pin TXBUFSTATUS11 output)
			(pin TXBYPASS8B10B00 input)
			(pin TXBYPASS8B10B01 input)
			(pin TXBYPASS8B10B02 input)
			(pin TXBYPASS8B10B03 input)
			(pin TXBYPASS8B10B10 input)
			(pin TXBYPASS8B10B11 input)
			(pin TXBYPASS8B10B12 input)
			(pin TXBYPASS8B10B13 input)
			(pin TXCHARDISPMODE00 input)
			(pin TXCHARDISPMODE01 input)
			(pin TXCHARDISPMODE02 input)
			(pin TXCHARDISPMODE03 input)
			(pin TXCHARDISPMODE10 input)
			(pin TXCHARDISPMODE11 input)
			(pin TXCHARDISPMODE12 input)
			(pin TXCHARDISPMODE13 input)
			(pin TXCHARDISPVAL00 input)
			(pin TXCHARDISPVAL01 input)
			(pin TXCHARDISPVAL02 input)
			(pin TXCHARDISPVAL03 input)
			(pin TXCHARDISPVAL10 input)
			(pin TXCHARDISPVAL11 input)
			(pin TXCHARDISPVAL12 input)
			(pin TXCHARDISPVAL13 input)
			(pin TXCHARISK00 input)
			(pin TXCHARISK01 input)
			(pin TXCHARISK02 input)
			(pin TXCHARISK03 input)
			(pin TXCHARISK10 input)
			(pin TXCHARISK11 input)
			(pin TXCHARISK12 input)
			(pin TXCHARISK13 input)
			(pin TXCOMSTART0 input)
			(pin TXCOMSTART1 input)
			(pin TXCOMTYPE0 input)
			(pin TXCOMTYPE1 input)
			(pin TXDATAWIDTH00 input)
			(pin TXDATAWIDTH01 input)
			(pin TXDATAWIDTH10 input)
			(pin TXDATAWIDTH11 input)
			(pin TXDATA00 input)
			(pin TXDATA01 input)
			(pin TXDATA02 input)
			(pin TXDATA03 input)
			(pin TXDATA04 input)
			(pin TXDATA05 input)
			(pin TXDATA06 input)
			(pin TXDATA07 input)
			(pin TXDATA08 input)
			(pin TXDATA09 input)
			(pin TXDATA010 input)
			(pin TXDATA10 input)
			(pin TXDATA011 input)
			(pin TXDATA11 input)
			(pin TXDATA012 input)
			(pin TXDATA12 input)
			(pin TXDATA013 input)
			(pin TXDATA13 input)
			(pin TXDATA014 input)
			(pin TXDATA14 input)
			(pin TXDATA015 input)
			(pin TXDATA15 input)
			(pin TXDATA016 input)
			(pin TXDATA16 input)
			(pin TXDATA017 input)
			(pin TXDATA17 input)
			(pin TXDATA018 input)
			(pin TXDATA18 input)
			(pin TXDATA019 input)
			(pin TXDATA19 input)
			(pin TXDATA020 input)
			(pin TXDATA021 input)
			(pin TXDATA022 input)
			(pin TXDATA023 input)
			(pin TXDATA024 input)
			(pin TXDATA025 input)
			(pin TXDATA026 input)
			(pin TXDATA027 input)
			(pin TXDATA028 input)
			(pin TXDATA029 input)
			(pin TXDATA030 input)
			(pin TXDATA031 input)
			(pin TXDATA110 input)
			(pin TXDATA111 input)
			(pin TXDATA112 input)
			(pin TXDATA113 input)
			(pin TXDATA114 input)
			(pin TXDATA115 input)
			(pin TXDATA116 input)
			(pin TXDATA117 input)
			(pin TXDATA118 input)
			(pin TXDATA119 input)
			(pin TXDATA120 input)
			(pin TXDATA121 input)
			(pin TXDATA122 input)
			(pin TXDATA123 input)
			(pin TXDATA124 input)
			(pin TXDATA125 input)
			(pin TXDATA126 input)
			(pin TXDATA127 input)
			(pin TXDATA128 input)
			(pin TXDATA129 input)
			(pin TXDATA130 input)
			(pin TXDATA131 input)
			(pin TXDETECTRX0 input)
			(pin TXDETECTRX1 input)
			(pin TXDIFFCTRL00 input)
			(pin TXDIFFCTRL01 input)
			(pin TXDIFFCTRL02 input)
			(pin TXDIFFCTRL03 input)
			(pin TXDIFFCTRL10 input)
			(pin TXDIFFCTRL11 input)
			(pin TXDIFFCTRL12 input)
			(pin TXDIFFCTRL13 input)
			(pin TXELECIDLE0 input)
			(pin TXELECIDLE1 input)
			(pin TXENC8B10BUSE0 input)
			(pin TXENC8B10BUSE1 input)
			(pin TXENPMAPHASEALIGN0 input)
			(pin TXENPMAPHASEALIGN1 input)
			(pin TXENPRBSTST00 input)
			(pin TXENPRBSTST01 input)
			(pin TXENPRBSTST02 input)
			(pin TXENPRBSTST10 input)
			(pin TXENPRBSTST11 input)
			(pin TXENPRBSTST12 input)
			(pin TXINHIBIT0 input)
			(pin TXINHIBIT1 input)
			(pin TXKERR00 output)
			(pin TXKERR01 output)
			(pin TXKERR02 output)
			(pin TXKERR03 output)
			(pin TXKERR10 output)
			(pin TXKERR11 output)
			(pin TXKERR12 output)
			(pin TXKERR13 output)
			(pin TXN0 output)
			(pin TXN1 output)
			(pin TXOUTCLK0 output)
			(pin TXOUTCLK1 output)
			(pin TXPDOWNASYNCH0 input)
			(pin TXPDOWNASYNCH1 input)
			(pin TXPMASETPHASE0 input)
			(pin TXPMASETPHASE1 input)
			(pin TXPOLARITY0 input)
			(pin TXPOLARITY1 input)
			(pin TXPOWERDOWN00 input)
			(pin TXPOWERDOWN01 input)
			(pin TXPOWERDOWN10 input)
			(pin TXPOWERDOWN11 input)
			(pin TXPRBSFORCEERR0 input)
			(pin TXPRBSFORCEERR1 input)
			(pin TXPREEMPHASIS00 input)
			(pin TXPREEMPHASIS01 input)
			(pin TXPREEMPHASIS02 input)
			(pin TXPREEMPHASIS10 input)
			(pin TXPREEMPHASIS11 input)
			(pin TXPREEMPHASIS12 input)
			(pin TXP0 output)
			(pin TXP1 output)
			(pin TXRESET0 input)
			(pin TXRESET1 input)
			(pin TXRUNDISP00 output)
			(pin TXRUNDISP01 output)
			(pin TXRUNDISP02 output)
			(pin TXRUNDISP03 output)
			(pin TXRUNDISP10 output)
			(pin TXRUNDISP11 output)
			(pin TXRUNDISP12 output)
			(pin TXRUNDISP13 output)
			(pin TXUSRCLK0 input)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK21 input)
			(pin USRCODEERR0 input)
			(pin USRCODEERR1 input)
			(conn GTPA1_DUAL DRDY ==> DRDY DRDY)
			(conn GTPA1_DUAL DRPDO0 ==> DRPDO0 DRPDO0)
			(conn GTPA1_DUAL DRPDO1 ==> DRPDO1 DRPDO1)
			(conn GTPA1_DUAL DRPDO2 ==> DRPDO2 DRPDO2)
			(conn GTPA1_DUAL DRPDO3 ==> DRPDO3 DRPDO3)
			(conn GTPA1_DUAL DRPDO4 ==> DRPDO4 DRPDO4)
			(conn GTPA1_DUAL DRPDO5 ==> DRPDO5 DRPDO5)
			(conn GTPA1_DUAL DRPDO6 ==> DRPDO6 DRPDO6)
			(conn GTPA1_DUAL DRPDO7 ==> DRPDO7 DRPDO7)
			(conn GTPA1_DUAL DRPDO8 ==> DRPDO8 DRPDO8)
			(conn GTPA1_DUAL DRPDO9 ==> DRPDO9 DRPDO9)
			(conn GTPA1_DUAL DRPDO10 ==> DRPDO10 DRPDO10)
			(conn GTPA1_DUAL DRPDO11 ==> DRPDO11 DRPDO11)
			(conn GTPA1_DUAL DRPDO12 ==> DRPDO12 DRPDO12)
			(conn GTPA1_DUAL DRPDO13 ==> DRPDO13 DRPDO13)
			(conn GTPA1_DUAL DRPDO14 ==> DRPDO14 DRPDO14)
			(conn GTPA1_DUAL DRPDO15 ==> DRPDO15 DRPDO15)
			(conn GTPA1_DUAL GTPCLKFBEAST0 ==> GTPCLKFBEAST0 GTPCLKFBEAST0)
			(conn GTPA1_DUAL GTPCLKFBEAST1 ==> GTPCLKFBEAST1 GTPCLKFBEAST1)
			(conn GTPA1_DUAL GTPCLKFBWEST0 ==> GTPCLKFBWEST0 GTPCLKFBWEST0)
			(conn GTPA1_DUAL GTPCLKFBWEST1 ==> GTPCLKFBWEST1 GTPCLKFBWEST1)
			(conn GTPA1_DUAL GTPCLKOUT00 ==> GTPCLKOUT00 GTPCLKOUT00)
			(conn GTPA1_DUAL GTPCLKOUT01 ==> GTPCLKOUT01 GTPCLKOUT01)
			(conn GTPA1_DUAL GTPCLKOUT10 ==> GTPCLKOUT10 GTPCLKOUT10)
			(conn GTPA1_DUAL GTPCLKOUT11 ==> GTPCLKOUT11 GTPCLKOUT11)
			(conn GTPA1_DUAL PHYSTATUS0 ==> PHYSTATUS0 PHYSTATUS0)
			(conn GTPA1_DUAL PHYSTATUS1 ==> PHYSTATUS1 PHYSTATUS1)
			(conn GTPA1_DUAL PLLLKDET0 ==> PLLLKDET0 PLLLKDET0)
			(conn GTPA1_DUAL PLLLKDET1 ==> PLLLKDET1 PLLLKDET1)
			(conn GTPA1_DUAL RCALOUTEAST0 ==> RCALOUTEAST0 RCALOUTEAST0)
			(conn GTPA1_DUAL RCALOUTEAST1 ==> RCALOUTEAST1 RCALOUTEAST1)
			(conn GTPA1_DUAL RCALOUTEAST2 ==> RCALOUTEAST2 RCALOUTEAST2)
			(conn GTPA1_DUAL RCALOUTEAST3 ==> RCALOUTEAST3 RCALOUTEAST3)
			(conn GTPA1_DUAL RCALOUTEAST4 ==> RCALOUTEAST4 RCALOUTEAST4)
			(conn GTPA1_DUAL RCALOUTWEST0 ==> RCALOUTWEST0 RCALOUTWEST0)
			(conn GTPA1_DUAL RCALOUTWEST1 ==> RCALOUTWEST1 RCALOUTWEST1)
			(conn GTPA1_DUAL RCALOUTWEST2 ==> RCALOUTWEST2 RCALOUTWEST2)
			(conn GTPA1_DUAL RCALOUTWEST3 ==> RCALOUTWEST3 RCALOUTWEST3)
			(conn GTPA1_DUAL RCALOUTWEST4 ==> RCALOUTWEST4 RCALOUTWEST4)
			(conn GTPA1_DUAL REFCLKOUT0 ==> REFCLKOUT0 REFCLKOUT0)
			(conn GTPA1_DUAL REFCLKOUT1 ==> REFCLKOUT1 REFCLKOUT1)
			(conn GTPA1_DUAL REFCLKPLL0 ==> REFCLKPLL0 REFCLKPLL0)
			(conn GTPA1_DUAL REFCLKPLL1 ==> REFCLKPLL1 REFCLKPLL1)
			(conn GTPA1_DUAL RESETDONE0 ==> RESETDONE0 RESETDONE0)
			(conn GTPA1_DUAL RESETDONE1 ==> RESETDONE1 RESETDONE1)
			(conn GTPA1_DUAL RXBUFSTATUS00 ==> RXBUFSTATUS00 RXBUFSTATUS00)
			(conn GTPA1_DUAL RXBUFSTATUS01 ==> RXBUFSTATUS01 RXBUFSTATUS01)
			(conn GTPA1_DUAL RXBUFSTATUS02 ==> RXBUFSTATUS02 RXBUFSTATUS02)
			(conn GTPA1_DUAL RXBUFSTATUS10 ==> RXBUFSTATUS10 RXBUFSTATUS10)
			(conn GTPA1_DUAL RXBUFSTATUS11 ==> RXBUFSTATUS11 RXBUFSTATUS11)
			(conn GTPA1_DUAL RXBUFSTATUS12 ==> RXBUFSTATUS12 RXBUFSTATUS12)
			(conn GTPA1_DUAL RXBYTEISALIGNED0 ==> RXBYTEISALIGNED0 RXBYTEISALIGNED0)
			(conn GTPA1_DUAL RXBYTEISALIGNED1 ==> RXBYTEISALIGNED1 RXBYTEISALIGNED1)
			(conn GTPA1_DUAL RXBYTEREALIGN0 ==> RXBYTEREALIGN0 RXBYTEREALIGN0)
			(conn GTPA1_DUAL RXBYTEREALIGN1 ==> RXBYTEREALIGN1 RXBYTEREALIGN1)
			(conn GTPA1_DUAL RXCHANBONDSEQ0 ==> RXCHANBONDSEQ0 RXCHANBONDSEQ0)
			(conn GTPA1_DUAL RXCHANBONDSEQ1 ==> RXCHANBONDSEQ1 RXCHANBONDSEQ1)
			(conn GTPA1_DUAL RXCHANISALIGNED0 ==> RXCHANISALIGNED0 RXCHANISALIGNED0)
			(conn GTPA1_DUAL RXCHANISALIGNED1 ==> RXCHANISALIGNED1 RXCHANISALIGNED1)
			(conn GTPA1_DUAL RXCHANREALIGN0 ==> RXCHANREALIGN0 RXCHANREALIGN0)
			(conn GTPA1_DUAL RXCHANREALIGN1 ==> RXCHANREALIGN1 RXCHANREALIGN1)
			(conn GTPA1_DUAL RXCHARISCOMMA00 ==> RXCHARISCOMMA00 RXCHARISCOMMA00)
			(conn GTPA1_DUAL RXCHARISCOMMA01 ==> RXCHARISCOMMA01 RXCHARISCOMMA01)
			(conn GTPA1_DUAL RXCHARISCOMMA02 ==> RXCHARISCOMMA02 RXCHARISCOMMA02)
			(conn GTPA1_DUAL RXCHARISCOMMA03 ==> RXCHARISCOMMA03 RXCHARISCOMMA03)
			(conn GTPA1_DUAL RXCHARISCOMMA10 ==> RXCHARISCOMMA10 RXCHARISCOMMA10)
			(conn GTPA1_DUAL RXCHARISCOMMA11 ==> RXCHARISCOMMA11 RXCHARISCOMMA11)
			(conn GTPA1_DUAL RXCHARISCOMMA12 ==> RXCHARISCOMMA12 RXCHARISCOMMA12)
			(conn GTPA1_DUAL RXCHARISCOMMA13 ==> RXCHARISCOMMA13 RXCHARISCOMMA13)
			(conn GTPA1_DUAL RXCHARISK00 ==> RXCHARISK00 RXCHARISK00)
			(conn GTPA1_DUAL RXCHARISK01 ==> RXCHARISK01 RXCHARISK01)
			(conn GTPA1_DUAL RXCHARISK02 ==> RXCHARISK02 RXCHARISK02)
			(conn GTPA1_DUAL RXCHARISK03 ==> RXCHARISK03 RXCHARISK03)
			(conn GTPA1_DUAL RXCHARISK10 ==> RXCHARISK10 RXCHARISK10)
			(conn GTPA1_DUAL RXCHARISK11 ==> RXCHARISK11 RXCHARISK11)
			(conn GTPA1_DUAL RXCHARISK12 ==> RXCHARISK12 RXCHARISK12)
			(conn GTPA1_DUAL RXCHARISK13 ==> RXCHARISK13 RXCHARISK13)
			(conn GTPA1_DUAL RXCHBONDO0 ==> RXCHBONDO0 RXCHBONDO0)
			(conn GTPA1_DUAL RXCHBONDO1 ==> RXCHBONDO1 RXCHBONDO1)
			(conn GTPA1_DUAL RXCHBONDO2 ==> RXCHBONDO2 RXCHBONDO2)
			(conn GTPA1_DUAL RXCLKCORCNT00 ==> RXCLKCORCNT00 RXCLKCORCNT00)
			(conn GTPA1_DUAL RXCLKCORCNT01 ==> RXCLKCORCNT01 RXCLKCORCNT01)
			(conn GTPA1_DUAL RXCLKCORCNT02 ==> RXCLKCORCNT02 RXCLKCORCNT02)
			(conn GTPA1_DUAL RXCLKCORCNT10 ==> RXCLKCORCNT10 RXCLKCORCNT10)
			(conn GTPA1_DUAL RXCLKCORCNT11 ==> RXCLKCORCNT11 RXCLKCORCNT11)
			(conn GTPA1_DUAL RXCLKCORCNT12 ==> RXCLKCORCNT12 RXCLKCORCNT12)
			(conn GTPA1_DUAL RXCOMMADET0 ==> RXCOMMADET0 RXCOMMADET0)
			(conn GTPA1_DUAL RXCOMMADET1 ==> RXCOMMADET1 RXCOMMADET1)
			(conn GTPA1_DUAL RXDATA00 ==> RXDATA00 RXDATA00)
			(conn GTPA1_DUAL RXDATA01 ==> RXDATA01 RXDATA01)
			(conn GTPA1_DUAL RXDATA02 ==> RXDATA02 RXDATA02)
			(conn GTPA1_DUAL RXDATA03 ==> RXDATA03 RXDATA03)
			(conn GTPA1_DUAL RXDATA04 ==> RXDATA04 RXDATA04)
			(conn GTPA1_DUAL RXDATA05 ==> RXDATA05 RXDATA05)
			(conn GTPA1_DUAL RXDATA06 ==> RXDATA06 RXDATA06)
			(conn GTPA1_DUAL RXDATA07 ==> RXDATA07 RXDATA07)
			(conn GTPA1_DUAL RXDATA08 ==> RXDATA08 RXDATA08)
			(conn GTPA1_DUAL RXDATA09 ==> RXDATA09 RXDATA09)
			(conn GTPA1_DUAL RXDATA010 ==> RXDATA010 RXDATA010)
			(conn GTPA1_DUAL RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTPA1_DUAL RXDATA011 ==> RXDATA011 RXDATA011)
			(conn GTPA1_DUAL RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTPA1_DUAL RXDATA012 ==> RXDATA012 RXDATA012)
			(conn GTPA1_DUAL RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTPA1_DUAL RXDATA013 ==> RXDATA013 RXDATA013)
			(conn GTPA1_DUAL RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTPA1_DUAL RXDATA014 ==> RXDATA014 RXDATA014)
			(conn GTPA1_DUAL RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTPA1_DUAL RXDATA015 ==> RXDATA015 RXDATA015)
			(conn GTPA1_DUAL RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTPA1_DUAL RXDATA016 ==> RXDATA016 RXDATA016)
			(conn GTPA1_DUAL RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTPA1_DUAL RXDATA017 ==> RXDATA017 RXDATA017)
			(conn GTPA1_DUAL RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTPA1_DUAL RXDATA018 ==> RXDATA018 RXDATA018)
			(conn GTPA1_DUAL RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTPA1_DUAL RXDATA019 ==> RXDATA019 RXDATA019)
			(conn GTPA1_DUAL RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTPA1_DUAL RXDATA020 ==> RXDATA020 RXDATA020)
			(conn GTPA1_DUAL RXDATA021 ==> RXDATA021 RXDATA021)
			(conn GTPA1_DUAL RXDATA022 ==> RXDATA022 RXDATA022)
			(conn GTPA1_DUAL RXDATA023 ==> RXDATA023 RXDATA023)
			(conn GTPA1_DUAL RXDATA024 ==> RXDATA024 RXDATA024)
			(conn GTPA1_DUAL RXDATA025 ==> RXDATA025 RXDATA025)
			(conn GTPA1_DUAL RXDATA026 ==> RXDATA026 RXDATA026)
			(conn GTPA1_DUAL RXDATA027 ==> RXDATA027 RXDATA027)
			(conn GTPA1_DUAL RXDATA028 ==> RXDATA028 RXDATA028)
			(conn GTPA1_DUAL RXDATA029 ==> RXDATA029 RXDATA029)
			(conn GTPA1_DUAL RXDATA030 ==> RXDATA030 RXDATA030)
			(conn GTPA1_DUAL RXDATA031 ==> RXDATA031 RXDATA031)
			(conn GTPA1_DUAL RXDATA110 ==> RXDATA110 RXDATA110)
			(conn GTPA1_DUAL RXDATA111 ==> RXDATA111 RXDATA111)
			(conn GTPA1_DUAL RXDATA112 ==> RXDATA112 RXDATA112)
			(conn GTPA1_DUAL RXDATA113 ==> RXDATA113 RXDATA113)
			(conn GTPA1_DUAL RXDATA114 ==> RXDATA114 RXDATA114)
			(conn GTPA1_DUAL RXDATA115 ==> RXDATA115 RXDATA115)
			(conn GTPA1_DUAL RXDATA116 ==> RXDATA116 RXDATA116)
			(conn GTPA1_DUAL RXDATA117 ==> RXDATA117 RXDATA117)
			(conn GTPA1_DUAL RXDATA118 ==> RXDATA118 RXDATA118)
			(conn GTPA1_DUAL RXDATA119 ==> RXDATA119 RXDATA119)
			(conn GTPA1_DUAL RXDATA120 ==> RXDATA120 RXDATA120)
			(conn GTPA1_DUAL RXDATA121 ==> RXDATA121 RXDATA121)
			(conn GTPA1_DUAL RXDATA122 ==> RXDATA122 RXDATA122)
			(conn GTPA1_DUAL RXDATA123 ==> RXDATA123 RXDATA123)
			(conn GTPA1_DUAL RXDATA124 ==> RXDATA124 RXDATA124)
			(conn GTPA1_DUAL RXDATA125 ==> RXDATA125 RXDATA125)
			(conn GTPA1_DUAL RXDATA126 ==> RXDATA126 RXDATA126)
			(conn GTPA1_DUAL RXDATA127 ==> RXDATA127 RXDATA127)
			(conn GTPA1_DUAL RXDATA128 ==> RXDATA128 RXDATA128)
			(conn GTPA1_DUAL RXDATA129 ==> RXDATA129 RXDATA129)
			(conn GTPA1_DUAL RXDATA130 ==> RXDATA130 RXDATA130)
			(conn GTPA1_DUAL RXDATA131 ==> RXDATA131 RXDATA131)
			(conn GTPA1_DUAL RXDISPERR00 ==> RXDISPERR00 RXDISPERR00)
			(conn GTPA1_DUAL RXDISPERR01 ==> RXDISPERR01 RXDISPERR01)
			(conn GTPA1_DUAL RXDISPERR02 ==> RXDISPERR02 RXDISPERR02)
			(conn GTPA1_DUAL RXDISPERR03 ==> RXDISPERR03 RXDISPERR03)
			(conn GTPA1_DUAL RXDISPERR10 ==> RXDISPERR10 RXDISPERR10)
			(conn GTPA1_DUAL RXDISPERR11 ==> RXDISPERR11 RXDISPERR11)
			(conn GTPA1_DUAL RXDISPERR12 ==> RXDISPERR12 RXDISPERR12)
			(conn GTPA1_DUAL RXDISPERR13 ==> RXDISPERR13 RXDISPERR13)
			(conn GTPA1_DUAL RXELECIDLE0 ==> RXELECIDLE0 RXELECIDLE0)
			(conn GTPA1_DUAL RXELECIDLE1 ==> RXELECIDLE1 RXELECIDLE1)
			(conn GTPA1_DUAL RXLOSSOFSYNC00 ==> RXLOSSOFSYNC00 RXLOSSOFSYNC00)
			(conn GTPA1_DUAL RXLOSSOFSYNC01 ==> RXLOSSOFSYNC01 RXLOSSOFSYNC01)
			(conn GTPA1_DUAL RXLOSSOFSYNC10 ==> RXLOSSOFSYNC10 RXLOSSOFSYNC10)
			(conn GTPA1_DUAL RXLOSSOFSYNC11 ==> RXLOSSOFSYNC11 RXLOSSOFSYNC11)
			(conn GTPA1_DUAL RXNOTINTABLE00 ==> RXNOTINTABLE00 RXNOTINTABLE00)
			(conn GTPA1_DUAL RXNOTINTABLE01 ==> RXNOTINTABLE01 RXNOTINTABLE01)
			(conn GTPA1_DUAL RXNOTINTABLE02 ==> RXNOTINTABLE02 RXNOTINTABLE02)
			(conn GTPA1_DUAL RXNOTINTABLE03 ==> RXNOTINTABLE03 RXNOTINTABLE03)
			(conn GTPA1_DUAL RXNOTINTABLE10 ==> RXNOTINTABLE10 RXNOTINTABLE10)
			(conn GTPA1_DUAL RXNOTINTABLE11 ==> RXNOTINTABLE11 RXNOTINTABLE11)
			(conn GTPA1_DUAL RXNOTINTABLE12 ==> RXNOTINTABLE12 RXNOTINTABLE12)
			(conn GTPA1_DUAL RXNOTINTABLE13 ==> RXNOTINTABLE13 RXNOTINTABLE13)
			(conn GTPA1_DUAL RXPRBSERR0 ==> RXPRBSERR0 RXPRBSERR0)
			(conn GTPA1_DUAL RXPRBSERR1 ==> RXPRBSERR1 RXPRBSERR1)
			(conn GTPA1_DUAL RXRECCLK0 ==> RXRECCLK0 RXRECCLK0)
			(conn GTPA1_DUAL RXRECCLK1 ==> RXRECCLK1 RXRECCLK1)
			(conn GTPA1_DUAL RXRUNDISP00 ==> RXRUNDISP00 RXRUNDISP00)
			(conn GTPA1_DUAL RXRUNDISP01 ==> RXRUNDISP01 RXRUNDISP01)
			(conn GTPA1_DUAL RXRUNDISP02 ==> RXRUNDISP02 RXRUNDISP02)
			(conn GTPA1_DUAL RXRUNDISP03 ==> RXRUNDISP03 RXRUNDISP03)
			(conn GTPA1_DUAL RXRUNDISP10 ==> RXRUNDISP10 RXRUNDISP10)
			(conn GTPA1_DUAL RXRUNDISP11 ==> RXRUNDISP11 RXRUNDISP11)
			(conn GTPA1_DUAL RXRUNDISP12 ==> RXRUNDISP12 RXRUNDISP12)
			(conn GTPA1_DUAL RXRUNDISP13 ==> RXRUNDISP13 RXRUNDISP13)
			(conn GTPA1_DUAL RXSTATUS00 ==> RXSTATUS00 RXSTATUS00)
			(conn GTPA1_DUAL RXSTATUS01 ==> RXSTATUS01 RXSTATUS01)
			(conn GTPA1_DUAL RXSTATUS02 ==> RXSTATUS02 RXSTATUS02)
			(conn GTPA1_DUAL RXSTATUS10 ==> RXSTATUS10 RXSTATUS10)
			(conn GTPA1_DUAL RXSTATUS11 ==> RXSTATUS11 RXSTATUS11)
			(conn GTPA1_DUAL RXSTATUS12 ==> RXSTATUS12 RXSTATUS12)
			(conn GTPA1_DUAL RXVALID0 ==> RXVALID0 RXVALID0)
			(conn GTPA1_DUAL RXVALID1 ==> RXVALID1 RXVALID1)
			(conn GTPA1_DUAL SCANOUTPMA ==> SCANOUTPMA SCANOUTPMA)
			(conn GTPA1_DUAL SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn GTPA1_DUAL SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn GTPA1_DUAL SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn GTPA1_DUAL SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn GTPA1_DUAL SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn GTPA1_DUAL TSTOUT00 ==> TSTOUT00 TSTOUT00)
			(conn GTPA1_DUAL TSTOUT01 ==> TSTOUT01 TSTOUT01)
			(conn GTPA1_DUAL TSTOUT02 ==> TSTOUT02 TSTOUT02)
			(conn GTPA1_DUAL TSTOUT03 ==> TSTOUT03 TSTOUT03)
			(conn GTPA1_DUAL TSTOUT04 ==> TSTOUT04 TSTOUT04)
			(conn GTPA1_DUAL TSTOUT10 ==> TSTOUT10 TSTOUT10)
			(conn GTPA1_DUAL TSTOUT11 ==> TSTOUT11 TSTOUT11)
			(conn GTPA1_DUAL TSTOUT12 ==> TSTOUT12 TSTOUT12)
			(conn GTPA1_DUAL TSTOUT13 ==> TSTOUT13 TSTOUT13)
			(conn GTPA1_DUAL TSTOUT14 ==> TSTOUT14 TSTOUT14)
			(conn GTPA1_DUAL TXBUFSTATUS00 ==> TXBUFSTATUS00 TXBUFSTATUS00)
			(conn GTPA1_DUAL TXBUFSTATUS01 ==> TXBUFSTATUS01 TXBUFSTATUS01)
			(conn GTPA1_DUAL TXBUFSTATUS10 ==> TXBUFSTATUS10 TXBUFSTATUS10)
			(conn GTPA1_DUAL TXBUFSTATUS11 ==> TXBUFSTATUS11 TXBUFSTATUS11)
			(conn GTPA1_DUAL TXKERR00 ==> TXKERR00 TXKERR00)
			(conn GTPA1_DUAL TXKERR01 ==> TXKERR01 TXKERR01)
			(conn GTPA1_DUAL TXKERR02 ==> TXKERR02 TXKERR02)
			(conn GTPA1_DUAL TXKERR03 ==> TXKERR03 TXKERR03)
			(conn GTPA1_DUAL TXKERR10 ==> TXKERR10 TXKERR10)
			(conn GTPA1_DUAL TXKERR11 ==> TXKERR11 TXKERR11)
			(conn GTPA1_DUAL TXKERR12 ==> TXKERR12 TXKERR12)
			(conn GTPA1_DUAL TXKERR13 ==> TXKERR13 TXKERR13)
			(conn GTPA1_DUAL TXN0 ==> TXN0 TXN0)
			(conn GTPA1_DUAL TXN1 ==> TXN1 TXN1)
			(conn GTPA1_DUAL TXOUTCLK0 ==> TXOUTCLK0 TXOUTCLK0)
			(conn GTPA1_DUAL TXOUTCLK1 ==> TXOUTCLK1 TXOUTCLK1)
			(conn GTPA1_DUAL TXP0 ==> TXP0 TXP0)
			(conn GTPA1_DUAL TXP1 ==> TXP1 TXP1)
			(conn GTPA1_DUAL TXRUNDISP00 ==> TXRUNDISP00 TXRUNDISP00)
			(conn GTPA1_DUAL TXRUNDISP01 ==> TXRUNDISP01 TXRUNDISP01)
			(conn GTPA1_DUAL TXRUNDISP02 ==> TXRUNDISP02 TXRUNDISP02)
			(conn GTPA1_DUAL TXRUNDISP03 ==> TXRUNDISP03 TXRUNDISP03)
			(conn GTPA1_DUAL TXRUNDISP10 ==> TXRUNDISP10 TXRUNDISP10)
			(conn GTPA1_DUAL TXRUNDISP11 ==> TXRUNDISP11 TXRUNDISP11)
			(conn GTPA1_DUAL TXRUNDISP12 ==> TXRUNDISP12 TXRUNDISP12)
			(conn GTPA1_DUAL TXRUNDISP13 ==> TXRUNDISP13 TXRUNDISP13)
			(conn GTPA1_DUAL CLKINEAST0 <== CLKINEAST0 CLKINEAST0)
			(conn GTPA1_DUAL CLKINEAST1 <== CLKINEAST1 CLKINEAST1)
			(conn GTPA1_DUAL CLKINWEST0 <== CLKINWEST0 CLKINWEST0)
			(conn GTPA1_DUAL CLKINWEST1 <== CLKINWEST1 CLKINWEST1)
			(conn GTPA1_DUAL CLKTESTSIG00 <== CLKTESTSIG00 CLKTESTSIG00)
			(conn GTPA1_DUAL CLKTESTSIG01 <== CLKTESTSIG01 CLKTESTSIG01)
			(conn GTPA1_DUAL CLKTESTSIG10 <== CLKTESTSIG10 CLKTESTSIG10)
			(conn GTPA1_DUAL CLKTESTSIG11 <== CLKTESTSIG11 CLKTESTSIG11)
			(conn GTPA1_DUAL CLK00 <== CLK00 CLK00)
			(conn GTPA1_DUAL CLK01 <== CLK01 CLK01)
			(conn GTPA1_DUAL CLK10 <== CLK10 CLK10)
			(conn GTPA1_DUAL CLK11 <== CLK11 CLK11)
			(conn GTPA1_DUAL DADDR0 <== DADDR0 DADDR0)
			(conn GTPA1_DUAL DADDR1 <== DADDR1 DADDR1)
			(conn GTPA1_DUAL DADDR2 <== DADDR2 DADDR2)
			(conn GTPA1_DUAL DADDR3 <== DADDR3 DADDR3)
			(conn GTPA1_DUAL DADDR4 <== DADDR4 DADDR4)
			(conn GTPA1_DUAL DADDR5 <== DADDR5 DADDR5)
			(conn GTPA1_DUAL DADDR6 <== DADDR6 DADDR6)
			(conn GTPA1_DUAL DADDR7 <== DADDR7 DADDR7)
			(conn GTPA1_DUAL DCLK <== DCLKINV OUT)
			(conn GTPA1_DUAL DEN <== DEN DEN)
			(conn GTPA1_DUAL DI0 <== DI0 DI0)
			(conn GTPA1_DUAL DI1 <== DI1 DI1)
			(conn GTPA1_DUAL DI2 <== DI2 DI2)
			(conn GTPA1_DUAL DI3 <== DI3 DI3)
			(conn GTPA1_DUAL DI4 <== DI4 DI4)
			(conn GTPA1_DUAL DI5 <== DI5 DI5)
			(conn GTPA1_DUAL DI6 <== DI6 DI6)
			(conn GTPA1_DUAL DI7 <== DI7 DI7)
			(conn GTPA1_DUAL DI8 <== DI8 DI8)
			(conn GTPA1_DUAL DI9 <== DI9 DI9)
			(conn GTPA1_DUAL DI10 <== DI10 DI10)
			(conn GTPA1_DUAL DI11 <== DI11 DI11)
			(conn GTPA1_DUAL DI12 <== DI12 DI12)
			(conn GTPA1_DUAL DI13 <== DI13 DI13)
			(conn GTPA1_DUAL DI14 <== DI14 DI14)
			(conn GTPA1_DUAL DI15 <== DI15 DI15)
			(conn GTPA1_DUAL DWE <== DWE DWE)
			(conn GTPA1_DUAL GATERXELECIDLE0 <== GATERXELECIDLE0 GATERXELECIDLE0)
			(conn GTPA1_DUAL GATERXELECIDLE1 <== GATERXELECIDLE1 GATERXELECIDLE1)
			(conn GTPA1_DUAL GCLK00 <== GCLK00 GCLK00)
			(conn GTPA1_DUAL GCLK01 <== GCLK01 GCLK01)
			(conn GTPA1_DUAL GCLK10 <== GCLK10 GCLK10)
			(conn GTPA1_DUAL GCLK11 <== GCLK11 GCLK11)
			(conn GTPA1_DUAL GTPCLKFBSEL0EAST0 <== GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0)
			(conn GTPA1_DUAL GTPCLKFBSEL0EAST1 <== GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1)
			(conn GTPA1_DUAL GTPCLKFBSEL0WEST0 <== GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0)
			(conn GTPA1_DUAL GTPCLKFBSEL0WEST1 <== GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1)
			(conn GTPA1_DUAL GTPCLKFBSEL1EAST0 <== GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0)
			(conn GTPA1_DUAL GTPCLKFBSEL1EAST1 <== GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1)
			(conn GTPA1_DUAL GTPCLKFBSEL1WEST0 <== GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0)
			(conn GTPA1_DUAL GTPCLKFBSEL1WEST1 <== GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1)
			(conn GTPA1_DUAL GTPRESET0 <== GTPRESET0 GTPRESET0)
			(conn GTPA1_DUAL GTPRESET1 <== GTPRESET1 GTPRESET1)
			(conn GTPA1_DUAL GTPTEST00 <== GTPTEST00 GTPTEST00)
			(conn GTPA1_DUAL GTPTEST01 <== GTPTEST01 GTPTEST01)
			(conn GTPA1_DUAL GTPTEST02 <== GTPTEST02 GTPTEST02)
			(conn GTPA1_DUAL GTPTEST03 <== GTPTEST03 GTPTEST03)
			(conn GTPA1_DUAL GTPTEST04 <== GTPTEST04 GTPTEST04)
			(conn GTPA1_DUAL GTPTEST05 <== GTPTEST05 GTPTEST05)
			(conn GTPA1_DUAL GTPTEST06 <== GTPTEST06 GTPTEST06)
			(conn GTPA1_DUAL GTPTEST07 <== GTPTEST07 GTPTEST07)
			(conn GTPA1_DUAL GTPTEST10 <== GTPTEST10 GTPTEST10)
			(conn GTPA1_DUAL GTPTEST11 <== GTPTEST11 GTPTEST11)
			(conn GTPA1_DUAL GTPTEST12 <== GTPTEST12 GTPTEST12)
			(conn GTPA1_DUAL GTPTEST13 <== GTPTEST13 GTPTEST13)
			(conn GTPA1_DUAL GTPTEST14 <== GTPTEST14 GTPTEST14)
			(conn GTPA1_DUAL GTPTEST15 <== GTPTEST15 GTPTEST15)
			(conn GTPA1_DUAL GTPTEST16 <== GTPTEST16 GTPTEST16)
			(conn GTPA1_DUAL GTPTEST17 <== GTPTEST17 GTPTEST17)
			(conn GTPA1_DUAL IGNORESIGDET0 <== IGNORESIGDET0 IGNORESIGDET0)
			(conn GTPA1_DUAL IGNORESIGDET1 <== IGNORESIGDET1 IGNORESIGDET1)
			(conn GTPA1_DUAL INTDATAWIDTH0 <== INTDATAWIDTH0 INTDATAWIDTH0)
			(conn GTPA1_DUAL INTDATAWIDTH1 <== INTDATAWIDTH1 INTDATAWIDTH1)
			(conn GTPA1_DUAL LOOPBACK00 <== LOOPBACK00 LOOPBACK00)
			(conn GTPA1_DUAL LOOPBACK01 <== LOOPBACK01 LOOPBACK01)
			(conn GTPA1_DUAL LOOPBACK02 <== LOOPBACK02 LOOPBACK02)
			(conn GTPA1_DUAL LOOPBACK10 <== LOOPBACK10 LOOPBACK10)
			(conn GTPA1_DUAL LOOPBACK11 <== LOOPBACK11 LOOPBACK11)
			(conn GTPA1_DUAL LOOPBACK12 <== LOOPBACK12 LOOPBACK12)
			(conn GTPA1_DUAL PLLCLK00 <== PLLCLK00 PLLCLK00)
			(conn GTPA1_DUAL PLLCLK01 <== PLLCLK01 PLLCLK01)
			(conn GTPA1_DUAL PLLCLK10 <== PLLCLK10 PLLCLK10)
			(conn GTPA1_DUAL PLLCLK11 <== PLLCLK11 PLLCLK11)
			(conn GTPA1_DUAL PLLLKDETEN0 <== PLLLKDETEN0 PLLLKDETEN0)
			(conn GTPA1_DUAL PLLLKDETEN1 <== PLLLKDETEN1 PLLLKDETEN1)
			(conn GTPA1_DUAL PLLPOWERDOWN0 <== PLLPOWERDOWN0 PLLPOWERDOWN0)
			(conn GTPA1_DUAL PLLPOWERDOWN1 <== PLLPOWERDOWN1 PLLPOWERDOWN1)
			(conn GTPA1_DUAL PRBSCNTRESET0 <== PRBSCNTRESET0 PRBSCNTRESET0)
			(conn GTPA1_DUAL PRBSCNTRESET1 <== PRBSCNTRESET1 PRBSCNTRESET1)
			(conn GTPA1_DUAL RCALINEAST0 <== RCALINEAST0 RCALINEAST0)
			(conn GTPA1_DUAL RCALINEAST1 <== RCALINEAST1 RCALINEAST1)
			(conn GTPA1_DUAL RCALINEAST2 <== RCALINEAST2 RCALINEAST2)
			(conn GTPA1_DUAL RCALINEAST3 <== RCALINEAST3 RCALINEAST3)
			(conn GTPA1_DUAL RCALINEAST4 <== RCALINEAST4 RCALINEAST4)
			(conn GTPA1_DUAL RCALINWEST0 <== RCALINWEST0 RCALINWEST0)
			(conn GTPA1_DUAL RCALINWEST1 <== RCALINWEST1 RCALINWEST1)
			(conn GTPA1_DUAL RCALINWEST2 <== RCALINWEST2 RCALINWEST2)
			(conn GTPA1_DUAL RCALINWEST3 <== RCALINWEST3 RCALINWEST3)
			(conn GTPA1_DUAL RCALINWEST4 <== RCALINWEST4 RCALINWEST4)
			(conn GTPA1_DUAL REFCLKPWRDNB0 <== REFCLKPWRDNB0 REFCLKPWRDNB0)
			(conn GTPA1_DUAL REFCLKPWRDNB1 <== REFCLKPWRDNB1 REFCLKPWRDNB1)
			(conn GTPA1_DUAL REFSELDYPLL00 <== REFSELDYPLL00 REFSELDYPLL00)
			(conn GTPA1_DUAL REFSELDYPLL01 <== REFSELDYPLL01 REFSELDYPLL01)
			(conn GTPA1_DUAL REFSELDYPLL02 <== REFSELDYPLL02 REFSELDYPLL02)
			(conn GTPA1_DUAL REFSELDYPLL10 <== REFSELDYPLL10 REFSELDYPLL10)
			(conn GTPA1_DUAL REFSELDYPLL11 <== REFSELDYPLL11 REFSELDYPLL11)
			(conn GTPA1_DUAL REFSELDYPLL12 <== REFSELDYPLL12 REFSELDYPLL12)
			(conn GTPA1_DUAL RXBUFRESET0 <== RXBUFRESET0 RXBUFRESET0)
			(conn GTPA1_DUAL RXBUFRESET1 <== RXBUFRESET1 RXBUFRESET1)
			(conn GTPA1_DUAL RXCDRRESET0 <== RXCDRRESET0 RXCDRRESET0)
			(conn GTPA1_DUAL RXCDRRESET1 <== RXCDRRESET1 RXCDRRESET1)
			(conn GTPA1_DUAL RXCHBONDI0 <== RXCHBONDI0 RXCHBONDI0)
			(conn GTPA1_DUAL RXCHBONDI1 <== RXCHBONDI1 RXCHBONDI1)
			(conn GTPA1_DUAL RXCHBONDI2 <== RXCHBONDI2 RXCHBONDI2)
			(conn GTPA1_DUAL RXCHBONDMASTER0 <== RXCHBONDMASTER0 RXCHBONDMASTER0)
			(conn GTPA1_DUAL RXCHBONDMASTER1 <== RXCHBONDMASTER1 RXCHBONDMASTER1)
			(conn GTPA1_DUAL RXCHBONDSLAVE0 <== RXCHBONDSLAVE0 RXCHBONDSLAVE0)
			(conn GTPA1_DUAL RXCHBONDSLAVE1 <== RXCHBONDSLAVE1 RXCHBONDSLAVE1)
			(conn GTPA1_DUAL RXCOMMADETUSE0 <== RXCOMMADETUSE0 RXCOMMADETUSE0)
			(conn GTPA1_DUAL RXCOMMADETUSE1 <== RXCOMMADETUSE1 RXCOMMADETUSE1)
			(conn GTPA1_DUAL RXDATAWIDTH00 <== RXDATAWIDTH00 RXDATAWIDTH00)
			(conn GTPA1_DUAL RXDATAWIDTH01 <== RXDATAWIDTH01 RXDATAWIDTH01)
			(conn GTPA1_DUAL RXDATAWIDTH10 <== RXDATAWIDTH10 RXDATAWIDTH10)
			(conn GTPA1_DUAL RXDATAWIDTH11 <== RXDATAWIDTH11 RXDATAWIDTH11)
			(conn GTPA1_DUAL RXDEC8B10BUSE0 <== RXDEC8B10BUSE0 RXDEC8B10BUSE0)
			(conn GTPA1_DUAL RXDEC8B10BUSE1 <== RXDEC8B10BUSE1 RXDEC8B10BUSE1)
			(conn GTPA1_DUAL RXENCHANSYNC0 <== RXENCHANSYNC0 RXENCHANSYNC0)
			(conn GTPA1_DUAL RXENCHANSYNC1 <== RXENCHANSYNC1 RXENCHANSYNC1)
			(conn GTPA1_DUAL RXENMCOMMAALIGN0 <== RXENMCOMMAALIGN0 RXENMCOMMAALIGN0)
			(conn GTPA1_DUAL RXENMCOMMAALIGN1 <== RXENMCOMMAALIGN1 RXENMCOMMAALIGN1)
			(conn GTPA1_DUAL RXENPCOMMAALIGN0 <== RXENPCOMMAALIGN0 RXENPCOMMAALIGN0)
			(conn GTPA1_DUAL RXENPCOMMAALIGN1 <== RXENPCOMMAALIGN1 RXENPCOMMAALIGN1)
			(conn GTPA1_DUAL RXENPMAPHASEALIGN0 <== RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0)
			(conn GTPA1_DUAL RXENPMAPHASEALIGN1 <== RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1)
			(conn GTPA1_DUAL RXENPRBSTST00 <== RXENPRBSTST00 RXENPRBSTST00)
			(conn GTPA1_DUAL RXENPRBSTST01 <== RXENPRBSTST01 RXENPRBSTST01)
			(conn GTPA1_DUAL RXENPRBSTST02 <== RXENPRBSTST02 RXENPRBSTST02)
			(conn GTPA1_DUAL RXENPRBSTST10 <== RXENPRBSTST10 RXENPRBSTST10)
			(conn GTPA1_DUAL RXENPRBSTST11 <== RXENPRBSTST11 RXENPRBSTST11)
			(conn GTPA1_DUAL RXENPRBSTST12 <== RXENPRBSTST12 RXENPRBSTST12)
			(conn GTPA1_DUAL RXEQMIX00 <== RXEQMIX00 RXEQMIX00)
			(conn GTPA1_DUAL RXEQMIX01 <== RXEQMIX01 RXEQMIX01)
			(conn GTPA1_DUAL RXEQMIX10 <== RXEQMIX10 RXEQMIX10)
			(conn GTPA1_DUAL RXEQMIX11 <== RXEQMIX11 RXEQMIX11)
			(conn GTPA1_DUAL RXN0 <== RXN0 RXN0)
			(conn GTPA1_DUAL RXN1 <== RXN1 RXN1)
			(conn GTPA1_DUAL RXPMASETPHASE0 <== RXPMASETPHASE0 RXPMASETPHASE0)
			(conn GTPA1_DUAL RXPMASETPHASE1 <== RXPMASETPHASE1 RXPMASETPHASE1)
			(conn GTPA1_DUAL RXPOLARITY0 <== RXPOLARITY0 RXPOLARITY0)
			(conn GTPA1_DUAL RXPOLARITY1 <== RXPOLARITY1 RXPOLARITY1)
			(conn GTPA1_DUAL RXPOWERDOWN00 <== RXPOWERDOWN00 RXPOWERDOWN00)
			(conn GTPA1_DUAL RXPOWERDOWN01 <== RXPOWERDOWN01 RXPOWERDOWN01)
			(conn GTPA1_DUAL RXPOWERDOWN10 <== RXPOWERDOWN10 RXPOWERDOWN10)
			(conn GTPA1_DUAL RXPOWERDOWN11 <== RXPOWERDOWN11 RXPOWERDOWN11)
			(conn GTPA1_DUAL RXP0 <== RXP0 RXP0)
			(conn GTPA1_DUAL RXP1 <== RXP1 RXP1)
			(conn GTPA1_DUAL RXRESET0 <== RXRESET0 RXRESET0)
			(conn GTPA1_DUAL RXRESET1 <== RXRESET1 RXRESET1)
			(conn GTPA1_DUAL RXSLIDE0 <== RXSLIDE0 RXSLIDE0)
			(conn GTPA1_DUAL RXSLIDE1 <== RXSLIDE1 RXSLIDE1)
			(conn GTPA1_DUAL RXUSRCLK0 <== RXUSRCLK0INV OUT)
			(conn GTPA1_DUAL RXUSRCLK1 <== RXUSRCLK1INV OUT)
			(conn GTPA1_DUAL RXUSRCLK20 <== RXUSRCLK20INV OUT)
			(conn GTPA1_DUAL RXUSRCLK21 <== RXUSRCLK21INV OUT)
			(conn GTPA1_DUAL SCANCLK <== SCANCLK SCANCLK)
			(conn GTPA1_DUAL SCANENB <== SCANENB SCANENB)
			(conn GTPA1_DUAL SCANINPMA <== SCANINPMA SCANINPMA)
			(conn GTPA1_DUAL SCANIN0 <== SCANIN0 SCANIN0)
			(conn GTPA1_DUAL SCANIN1 <== SCANIN1 SCANIN1)
			(conn GTPA1_DUAL SCANIN2 <== SCANIN2 SCANIN2)
			(conn GTPA1_DUAL SCANIN3 <== SCANIN3 SCANIN3)
			(conn GTPA1_DUAL SCANIN4 <== SCANIN4 SCANIN4)
			(conn GTPA1_DUAL SCANMODEB <== SCANMODEB SCANMODEB)
			(conn GTPA1_DUAL TSTCLK0 <== TSTCLK0INV OUT)
			(conn GTPA1_DUAL TSTCLK1 <== TSTCLK1INV OUT)
			(conn GTPA1_DUAL TSTIN00 <== TSTIN00 TSTIN00)
			(conn GTPA1_DUAL TSTIN01 <== TSTIN01 TSTIN01)
			(conn GTPA1_DUAL TSTIN02 <== TSTIN02 TSTIN02)
			(conn GTPA1_DUAL TSTIN03 <== TSTIN03 TSTIN03)
			(conn GTPA1_DUAL TSTIN04 <== TSTIN04 TSTIN04)
			(conn GTPA1_DUAL TSTIN05 <== TSTIN05 TSTIN05)
			(conn GTPA1_DUAL TSTIN06 <== TSTIN06 TSTIN06)
			(conn GTPA1_DUAL TSTIN07 <== TSTIN07 TSTIN07)
			(conn GTPA1_DUAL TSTIN08 <== TSTIN08 TSTIN08)
			(conn GTPA1_DUAL TSTIN09 <== TSTIN09 TSTIN09)
			(conn GTPA1_DUAL TSTIN010 <== TSTIN010 TSTIN010)
			(conn GTPA1_DUAL TSTIN10 <== TSTIN10 TSTIN10)
			(conn GTPA1_DUAL TSTIN011 <== TSTIN011 TSTIN011)
			(conn GTPA1_DUAL TSTIN11 <== TSTIN11 TSTIN11)
			(conn GTPA1_DUAL TSTIN12 <== TSTIN12 TSTIN12)
			(conn GTPA1_DUAL TSTIN13 <== TSTIN13 TSTIN13)
			(conn GTPA1_DUAL TSTIN14 <== TSTIN14 TSTIN14)
			(conn GTPA1_DUAL TSTIN15 <== TSTIN15 TSTIN15)
			(conn GTPA1_DUAL TSTIN16 <== TSTIN16 TSTIN16)
			(conn GTPA1_DUAL TSTIN17 <== TSTIN17 TSTIN17)
			(conn GTPA1_DUAL TSTIN18 <== TSTIN18 TSTIN18)
			(conn GTPA1_DUAL TSTIN19 <== TSTIN19 TSTIN19)
			(conn GTPA1_DUAL TSTIN110 <== TSTIN110 TSTIN110)
			(conn GTPA1_DUAL TSTIN111 <== TSTIN111 TSTIN111)
			(conn GTPA1_DUAL TSTPWRDNOVRD0 <== TSTPWRDNOVRD0 TSTPWRDNOVRD0)
			(conn GTPA1_DUAL TSTPWRDNOVRD1 <== TSTPWRDNOVRD1 TSTPWRDNOVRD1)
			(conn GTPA1_DUAL TSTPWRDN00 <== TSTPWRDN00 TSTPWRDN00)
			(conn GTPA1_DUAL TSTPWRDN01 <== TSTPWRDN01 TSTPWRDN01)
			(conn GTPA1_DUAL TSTPWRDN02 <== TSTPWRDN02 TSTPWRDN02)
			(conn GTPA1_DUAL TSTPWRDN03 <== TSTPWRDN03 TSTPWRDN03)
			(conn GTPA1_DUAL TSTPWRDN04 <== TSTPWRDN04 TSTPWRDN04)
			(conn GTPA1_DUAL TSTPWRDN10 <== TSTPWRDN10 TSTPWRDN10)
			(conn GTPA1_DUAL TSTPWRDN11 <== TSTPWRDN11 TSTPWRDN11)
			(conn GTPA1_DUAL TSTPWRDN12 <== TSTPWRDN12 TSTPWRDN12)
			(conn GTPA1_DUAL TSTPWRDN13 <== TSTPWRDN13 TSTPWRDN13)
			(conn GTPA1_DUAL TSTPWRDN14 <== TSTPWRDN14 TSTPWRDN14)
			(conn GTPA1_DUAL TXBUFDIFFCTRL00 <== TXBUFDIFFCTRL00 TXBUFDIFFCTRL00)
			(conn GTPA1_DUAL TXBUFDIFFCTRL01 <== TXBUFDIFFCTRL01 TXBUFDIFFCTRL01)
			(conn GTPA1_DUAL TXBUFDIFFCTRL02 <== TXBUFDIFFCTRL02 TXBUFDIFFCTRL02)
			(conn GTPA1_DUAL TXBUFDIFFCTRL10 <== TXBUFDIFFCTRL10 TXBUFDIFFCTRL10)
			(conn GTPA1_DUAL TXBUFDIFFCTRL11 <== TXBUFDIFFCTRL11 TXBUFDIFFCTRL11)
			(conn GTPA1_DUAL TXBUFDIFFCTRL12 <== TXBUFDIFFCTRL12 TXBUFDIFFCTRL12)
			(conn GTPA1_DUAL TXBYPASS8B10B00 <== TXBYPASS8B10B00 TXBYPASS8B10B00)
			(conn GTPA1_DUAL TXBYPASS8B10B01 <== TXBYPASS8B10B01 TXBYPASS8B10B01)
			(conn GTPA1_DUAL TXBYPASS8B10B02 <== TXBYPASS8B10B02 TXBYPASS8B10B02)
			(conn GTPA1_DUAL TXBYPASS8B10B03 <== TXBYPASS8B10B03 TXBYPASS8B10B03)
			(conn GTPA1_DUAL TXBYPASS8B10B10 <== TXBYPASS8B10B10 TXBYPASS8B10B10)
			(conn GTPA1_DUAL TXBYPASS8B10B11 <== TXBYPASS8B10B11 TXBYPASS8B10B11)
			(conn GTPA1_DUAL TXBYPASS8B10B12 <== TXBYPASS8B10B12 TXBYPASS8B10B12)
			(conn GTPA1_DUAL TXBYPASS8B10B13 <== TXBYPASS8B10B13 TXBYPASS8B10B13)
			(conn GTPA1_DUAL TXCHARDISPMODE00 <== TXCHARDISPMODE00 TXCHARDISPMODE00)
			(conn GTPA1_DUAL TXCHARDISPMODE01 <== TXCHARDISPMODE01 TXCHARDISPMODE01)
			(conn GTPA1_DUAL TXCHARDISPMODE02 <== TXCHARDISPMODE02 TXCHARDISPMODE02)
			(conn GTPA1_DUAL TXCHARDISPMODE03 <== TXCHARDISPMODE03 TXCHARDISPMODE03)
			(conn GTPA1_DUAL TXCHARDISPMODE10 <== TXCHARDISPMODE10 TXCHARDISPMODE10)
			(conn GTPA1_DUAL TXCHARDISPMODE11 <== TXCHARDISPMODE11 TXCHARDISPMODE11)
			(conn GTPA1_DUAL TXCHARDISPMODE12 <== TXCHARDISPMODE12 TXCHARDISPMODE12)
			(conn GTPA1_DUAL TXCHARDISPMODE13 <== TXCHARDISPMODE13 TXCHARDISPMODE13)
			(conn GTPA1_DUAL TXCHARDISPVAL00 <== TXCHARDISPVAL00 TXCHARDISPVAL00)
			(conn GTPA1_DUAL TXCHARDISPVAL01 <== TXCHARDISPVAL01 TXCHARDISPVAL01)
			(conn GTPA1_DUAL TXCHARDISPVAL02 <== TXCHARDISPVAL02 TXCHARDISPVAL02)
			(conn GTPA1_DUAL TXCHARDISPVAL03 <== TXCHARDISPVAL03 TXCHARDISPVAL03)
			(conn GTPA1_DUAL TXCHARDISPVAL10 <== TXCHARDISPVAL10 TXCHARDISPVAL10)
			(conn GTPA1_DUAL TXCHARDISPVAL11 <== TXCHARDISPVAL11 TXCHARDISPVAL11)
			(conn GTPA1_DUAL TXCHARDISPVAL12 <== TXCHARDISPVAL12 TXCHARDISPVAL12)
			(conn GTPA1_DUAL TXCHARDISPVAL13 <== TXCHARDISPVAL13 TXCHARDISPVAL13)
			(conn GTPA1_DUAL TXCHARISK00 <== TXCHARISK00 TXCHARISK00)
			(conn GTPA1_DUAL TXCHARISK01 <== TXCHARISK01 TXCHARISK01)
			(conn GTPA1_DUAL TXCHARISK02 <== TXCHARISK02 TXCHARISK02)
			(conn GTPA1_DUAL TXCHARISK03 <== TXCHARISK03 TXCHARISK03)
			(conn GTPA1_DUAL TXCHARISK10 <== TXCHARISK10 TXCHARISK10)
			(conn GTPA1_DUAL TXCHARISK11 <== TXCHARISK11 TXCHARISK11)
			(conn GTPA1_DUAL TXCHARISK12 <== TXCHARISK12 TXCHARISK12)
			(conn GTPA1_DUAL TXCHARISK13 <== TXCHARISK13 TXCHARISK13)
			(conn GTPA1_DUAL TXCOMSTART0 <== TXCOMSTART0 TXCOMSTART0)
			(conn GTPA1_DUAL TXCOMSTART1 <== TXCOMSTART1 TXCOMSTART1)
			(conn GTPA1_DUAL TXCOMTYPE0 <== TXCOMTYPE0 TXCOMTYPE0)
			(conn GTPA1_DUAL TXCOMTYPE1 <== TXCOMTYPE1 TXCOMTYPE1)
			(conn GTPA1_DUAL TXDATAWIDTH00 <== TXDATAWIDTH00 TXDATAWIDTH00)
			(conn GTPA1_DUAL TXDATAWIDTH01 <== TXDATAWIDTH01 TXDATAWIDTH01)
			(conn GTPA1_DUAL TXDATAWIDTH10 <== TXDATAWIDTH10 TXDATAWIDTH10)
			(conn GTPA1_DUAL TXDATAWIDTH11 <== TXDATAWIDTH11 TXDATAWIDTH11)
			(conn GTPA1_DUAL TXDATA00 <== TXDATA00 TXDATA00)
			(conn GTPA1_DUAL TXDATA01 <== TXDATA01 TXDATA01)
			(conn GTPA1_DUAL TXDATA02 <== TXDATA02 TXDATA02)
			(conn GTPA1_DUAL TXDATA03 <== TXDATA03 TXDATA03)
			(conn GTPA1_DUAL TXDATA04 <== TXDATA04 TXDATA04)
			(conn GTPA1_DUAL TXDATA05 <== TXDATA05 TXDATA05)
			(conn GTPA1_DUAL TXDATA06 <== TXDATA06 TXDATA06)
			(conn GTPA1_DUAL TXDATA07 <== TXDATA07 TXDATA07)
			(conn GTPA1_DUAL TXDATA08 <== TXDATA08 TXDATA08)
			(conn GTPA1_DUAL TXDATA09 <== TXDATA09 TXDATA09)
			(conn GTPA1_DUAL TXDATA010 <== TXDATA010 TXDATA010)
			(conn GTPA1_DUAL TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTPA1_DUAL TXDATA011 <== TXDATA011 TXDATA011)
			(conn GTPA1_DUAL TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTPA1_DUAL TXDATA012 <== TXDATA012 TXDATA012)
			(conn GTPA1_DUAL TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTPA1_DUAL TXDATA013 <== TXDATA013 TXDATA013)
			(conn GTPA1_DUAL TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTPA1_DUAL TXDATA014 <== TXDATA014 TXDATA014)
			(conn GTPA1_DUAL TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTPA1_DUAL TXDATA015 <== TXDATA015 TXDATA015)
			(conn GTPA1_DUAL TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTPA1_DUAL TXDATA016 <== TXDATA016 TXDATA016)
			(conn GTPA1_DUAL TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTPA1_DUAL TXDATA017 <== TXDATA017 TXDATA017)
			(conn GTPA1_DUAL TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTPA1_DUAL TXDATA018 <== TXDATA018 TXDATA018)
			(conn GTPA1_DUAL TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTPA1_DUAL TXDATA019 <== TXDATA019 TXDATA019)
			(conn GTPA1_DUAL TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTPA1_DUAL TXDATA020 <== TXDATA020 TXDATA020)
			(conn GTPA1_DUAL TXDATA021 <== TXDATA021 TXDATA021)
			(conn GTPA1_DUAL TXDATA022 <== TXDATA022 TXDATA022)
			(conn GTPA1_DUAL TXDATA023 <== TXDATA023 TXDATA023)
			(conn GTPA1_DUAL TXDATA024 <== TXDATA024 TXDATA024)
			(conn GTPA1_DUAL TXDATA025 <== TXDATA025 TXDATA025)
			(conn GTPA1_DUAL TXDATA026 <== TXDATA026 TXDATA026)
			(conn GTPA1_DUAL TXDATA027 <== TXDATA027 TXDATA027)
			(conn GTPA1_DUAL TXDATA028 <== TXDATA028 TXDATA028)
			(conn GTPA1_DUAL TXDATA029 <== TXDATA029 TXDATA029)
			(conn GTPA1_DUAL TXDATA030 <== TXDATA030 TXDATA030)
			(conn GTPA1_DUAL TXDATA031 <== TXDATA031 TXDATA031)
			(conn GTPA1_DUAL TXDATA110 <== TXDATA110 TXDATA110)
			(conn GTPA1_DUAL TXDATA111 <== TXDATA111 TXDATA111)
			(conn GTPA1_DUAL TXDATA112 <== TXDATA112 TXDATA112)
			(conn GTPA1_DUAL TXDATA113 <== TXDATA113 TXDATA113)
			(conn GTPA1_DUAL TXDATA114 <== TXDATA114 TXDATA114)
			(conn GTPA1_DUAL TXDATA115 <== TXDATA115 TXDATA115)
			(conn GTPA1_DUAL TXDATA116 <== TXDATA116 TXDATA116)
			(conn GTPA1_DUAL TXDATA117 <== TXDATA117 TXDATA117)
			(conn GTPA1_DUAL TXDATA118 <== TXDATA118 TXDATA118)
			(conn GTPA1_DUAL TXDATA119 <== TXDATA119 TXDATA119)
			(conn GTPA1_DUAL TXDATA120 <== TXDATA120 TXDATA120)
			(conn GTPA1_DUAL TXDATA121 <== TXDATA121 TXDATA121)
			(conn GTPA1_DUAL TXDATA122 <== TXDATA122 TXDATA122)
			(conn GTPA1_DUAL TXDATA123 <== TXDATA123 TXDATA123)
			(conn GTPA1_DUAL TXDATA124 <== TXDATA124 TXDATA124)
			(conn GTPA1_DUAL TXDATA125 <== TXDATA125 TXDATA125)
			(conn GTPA1_DUAL TXDATA126 <== TXDATA126 TXDATA126)
			(conn GTPA1_DUAL TXDATA127 <== TXDATA127 TXDATA127)
			(conn GTPA1_DUAL TXDATA128 <== TXDATA128 TXDATA128)
			(conn GTPA1_DUAL TXDATA129 <== TXDATA129 TXDATA129)
			(conn GTPA1_DUAL TXDATA130 <== TXDATA130 TXDATA130)
			(conn GTPA1_DUAL TXDATA131 <== TXDATA131 TXDATA131)
			(conn GTPA1_DUAL TXDETECTRX0 <== TXDETECTRX0 TXDETECTRX0)
			(conn GTPA1_DUAL TXDETECTRX1 <== TXDETECTRX1 TXDETECTRX1)
			(conn GTPA1_DUAL TXDIFFCTRL00 <== TXDIFFCTRL00 TXDIFFCTRL00)
			(conn GTPA1_DUAL TXDIFFCTRL01 <== TXDIFFCTRL01 TXDIFFCTRL01)
			(conn GTPA1_DUAL TXDIFFCTRL02 <== TXDIFFCTRL02 TXDIFFCTRL02)
			(conn GTPA1_DUAL TXDIFFCTRL03 <== TXDIFFCTRL03 TXDIFFCTRL03)
			(conn GTPA1_DUAL TXDIFFCTRL10 <== TXDIFFCTRL10 TXDIFFCTRL10)
			(conn GTPA1_DUAL TXDIFFCTRL11 <== TXDIFFCTRL11 TXDIFFCTRL11)
			(conn GTPA1_DUAL TXDIFFCTRL12 <== TXDIFFCTRL12 TXDIFFCTRL12)
			(conn GTPA1_DUAL TXDIFFCTRL13 <== TXDIFFCTRL13 TXDIFFCTRL13)
			(conn GTPA1_DUAL TXELECIDLE0 <== TXELECIDLE0 TXELECIDLE0)
			(conn GTPA1_DUAL TXELECIDLE1 <== TXELECIDLE1 TXELECIDLE1)
			(conn GTPA1_DUAL TXENC8B10BUSE0 <== TXENC8B10BUSE0 TXENC8B10BUSE0)
			(conn GTPA1_DUAL TXENC8B10BUSE1 <== TXENC8B10BUSE1 TXENC8B10BUSE1)
			(conn GTPA1_DUAL TXENPMAPHASEALIGN0 <== TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0)
			(conn GTPA1_DUAL TXENPMAPHASEALIGN1 <== TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1)
			(conn GTPA1_DUAL TXENPRBSTST00 <== TXENPRBSTST00 TXENPRBSTST00)
			(conn GTPA1_DUAL TXENPRBSTST01 <== TXENPRBSTST01 TXENPRBSTST01)
			(conn GTPA1_DUAL TXENPRBSTST02 <== TXENPRBSTST02 TXENPRBSTST02)
			(conn GTPA1_DUAL TXENPRBSTST10 <== TXENPRBSTST10 TXENPRBSTST10)
			(conn GTPA1_DUAL TXENPRBSTST11 <== TXENPRBSTST11 TXENPRBSTST11)
			(conn GTPA1_DUAL TXENPRBSTST12 <== TXENPRBSTST12 TXENPRBSTST12)
			(conn GTPA1_DUAL TXINHIBIT0 <== TXINHIBIT0 TXINHIBIT0)
			(conn GTPA1_DUAL TXINHIBIT1 <== TXINHIBIT1 TXINHIBIT1)
			(conn GTPA1_DUAL TXPDOWNASYNCH0 <== TXPDOWNASYNCH0 TXPDOWNASYNCH0)
			(conn GTPA1_DUAL TXPDOWNASYNCH1 <== TXPDOWNASYNCH1 TXPDOWNASYNCH1)
			(conn GTPA1_DUAL TXPMASETPHASE0 <== TXPMASETPHASE0 TXPMASETPHASE0)
			(conn GTPA1_DUAL TXPMASETPHASE1 <== TXPMASETPHASE1 TXPMASETPHASE1)
			(conn GTPA1_DUAL TXPOLARITY0 <== TXPOLARITY0 TXPOLARITY0)
			(conn GTPA1_DUAL TXPOLARITY1 <== TXPOLARITY1 TXPOLARITY1)
			(conn GTPA1_DUAL TXPOWERDOWN00 <== TXPOWERDOWN00 TXPOWERDOWN00)
			(conn GTPA1_DUAL TXPOWERDOWN01 <== TXPOWERDOWN01 TXPOWERDOWN01)
			(conn GTPA1_DUAL TXPOWERDOWN10 <== TXPOWERDOWN10 TXPOWERDOWN10)
			(conn GTPA1_DUAL TXPOWERDOWN11 <== TXPOWERDOWN11 TXPOWERDOWN11)
			(conn GTPA1_DUAL TXPRBSFORCEERR0 <== TXPRBSFORCEERR0 TXPRBSFORCEERR0)
			(conn GTPA1_DUAL TXPRBSFORCEERR1 <== TXPRBSFORCEERR1 TXPRBSFORCEERR1)
			(conn GTPA1_DUAL TXPREEMPHASIS00 <== TXPREEMPHASIS00 TXPREEMPHASIS00)
			(conn GTPA1_DUAL TXPREEMPHASIS01 <== TXPREEMPHASIS01 TXPREEMPHASIS01)
			(conn GTPA1_DUAL TXPREEMPHASIS02 <== TXPREEMPHASIS02 TXPREEMPHASIS02)
			(conn GTPA1_DUAL TXPREEMPHASIS10 <== TXPREEMPHASIS10 TXPREEMPHASIS10)
			(conn GTPA1_DUAL TXPREEMPHASIS11 <== TXPREEMPHASIS11 TXPREEMPHASIS11)
			(conn GTPA1_DUAL TXPREEMPHASIS12 <== TXPREEMPHASIS12 TXPREEMPHASIS12)
			(conn GTPA1_DUAL TXRESET0 <== TXRESET0 TXRESET0)
			(conn GTPA1_DUAL TXRESET1 <== TXRESET1 TXRESET1)
			(conn GTPA1_DUAL TXUSRCLK0 <== TXUSRCLK0INV OUT)
			(conn GTPA1_DUAL TXUSRCLK1 <== TXUSRCLK1INV OUT)
			(conn GTPA1_DUAL TXUSRCLK20 <== TXUSRCLK20INV OUT)
			(conn GTPA1_DUAL TXUSRCLK21 <== TXUSRCLK21INV OUT)
			(conn GTPA1_DUAL USRCODEERR0 <== USRCODEERR0 USRCODEERR0)
			(conn GTPA1_DUAL USRCODEERR1 <== USRCODEERR1 USRCODEERR1)
		)
	)
	(primitive_def ICAP 36 37
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin I3 I3 input)
		(pin I4 I4 input)
		(pin I5 I5 input)
		(pin I6 I6 input)
		(pin I7 I7 input)
		(pin I8 I8 input)
		(pin I9 I9 input)
		(pin I10 I10 input)
		(pin I11 I11 input)
		(pin I12 I12 input)
		(pin I13 I13 input)
		(pin I14 I14 input)
		(pin I15 I15 input)
		(pin WRITE WRITE input)
		(pin CE CE input)
		(pin CLK CLK input)
		(pin O0 O0 output)
		(pin O1 O1 output)
		(pin O2 O2 output)
		(pin O3 O3 output)
		(pin O4 O4 output)
		(pin O5 O5 output)
		(pin O6 O6 output)
		(pin O7 O7 output)
		(pin O8 O8 output)
		(pin O9 O9 output)
		(pin O10 O10 output)
		(pin O11 O11 output)
		(pin O12 O12 output)
		(pin O13 O13 output)
		(pin O14 O14 output)
		(pin O15 O15 output)
		(pin BUSY BUSY output)
		(element I11 1
			(pin I11 output)
			(conn I11 I11 ==> ICAP I11)
		)
		(element O8 1
			(pin O8 input)
			(conn O8 O8 <== ICAP O8)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element ICAP 36 # BEL
			(pin O15 output)
			(pin O14 output)
			(pin O13 output)
			(pin O12 output)
			(pin O11 output)
			(pin O10 output)
			(pin O9 output)
			(pin O8 output)
			(pin O7 output)
			(pin O6 output)
			(pin O5 output)
			(pin O4 output)
			(pin O3 output)
			(pin O2 output)
			(pin O1 output)
			(pin O0 output)
			(pin WRITE input)
			(pin I15 input)
			(pin I14 input)
			(pin I13 input)
			(pin I12 input)
			(pin I11 input)
			(pin I10 input)
			(pin I9 input)
			(pin I8 input)
			(pin I7 input)
			(pin I6 input)
			(pin I5 input)
			(pin I4 input)
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin I0 input)
			(pin CLK input)
			(pin CE input)
			(pin BUSY output)
			(conn ICAP O15 ==> O15 O15)
			(conn ICAP O14 ==> O14 O14)
			(conn ICAP O13 ==> O13 O13)
			(conn ICAP O12 ==> O12 O12)
			(conn ICAP O11 ==> O11 O11)
			(conn ICAP O10 ==> O10 O10)
			(conn ICAP O9 ==> O9 O9)
			(conn ICAP O8 ==> O8 O8)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP WRITE <== WRITE WRITE)
			(conn ICAP I15 <== I15 I15)
			(conn ICAP I14 <== I14 I14)
			(conn ICAP I13 <== I13 I13)
			(conn ICAP I12 <== I12 I12)
			(conn ICAP I11 <== I11 I11)
			(conn ICAP I10 <== I10 I10)
			(conn ICAP I9 <== I9 I9)
			(conn ICAP I8 <== I8 I8)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP CLK <== CLK CLK)
			(conn ICAP CE <== CE CE)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> ICAP CLK)
		)
		(element I15 1
			(pin I15 output)
			(conn I15 I15 ==> ICAP I15)
		)
		(element O14 1
			(pin O14 input)
			(conn O14 O14 <== ICAP O14)
		)
		(element O11 1
			(pin O11 input)
			(conn O11 O11 <== ICAP O11)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I8 1
			(pin I8 output)
			(conn I8 I8 ==> ICAP I8)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element I13 1
			(pin I13 output)
			(conn I13 I13 ==> ICAP I13)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element I12 1
			(pin I12 output)
			(conn I12 I12 ==> ICAP I12)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element O10 1
			(pin O10 input)
			(conn O10 O10 <== ICAP O10)
		)
		(element O13 1
			(pin O13 input)
			(conn O13 O13 <== ICAP O13)
		)
		(element O9 1
			(pin O9 input)
			(conn O9 O9 <== ICAP O9)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> ICAP CE)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element O12 1
			(pin O12 input)
			(conn O12 O12 <== ICAP O12)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element WRITE 1
			(pin WRITE output)
			(conn WRITE WRITE ==> ICAP WRITE)
		)
		(element O15 1
			(pin O15 input)
			(conn O15 O15 <== ICAP O15)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element I10 1
			(pin I10 output)
			(conn I10 I10 ==> ICAP I10)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element I9 1
			(pin I9 output)
			(conn I9 I9 ==> ICAP I9)
		)
		(element I14 1
			(pin I14 output)
			(conn I14 I14 ==> ICAP I14)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
	)
	(primitive_def ILOGIC2 25 45
		(pin CLK0 CLK0 input)
		(pin CLKDIV CLKDIV input)
		(pin REV REV input)
		(pin SR SR input)
		(pin CE0 CE0 input)
		(pin IOCE IOCE input)
		(pin D D input)
		(pin DFB DFB output)
		(pin CFB0 CFB0 output)
		(pin BITSLIP BITSLIP input)
		(pin SHIFTIN SHIFTIN input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin SHIFTOUT SHIFTOUT output)
		(pin VALID VALID output)
		(pin INCDEC INCDEC output)
		(pin CLK1 CLK1 input)
		(pin FABRICOUT FABRICOUT output)
		(pin DDLY DDLY input)
		(pin OFB OFB input)
		(pin TFB TFB input)
		(pin DDLY2 DDLY2 input)
		(pin CFB1 CFB1 output)
		(element IFF 8 # BEL
			(pin CLK0 input)
			(pin CE0 input)
			(pin REV input)
			(pin SR input)
			(pin Q2 output)
			(pin Q1 output)
			(pin D input)
			(pin CLK1 input)
			(conn IFF Q2 ==> Q3 Q3)
			(conn IFF Q1 ==> Q4 Q4)
			(conn IFF CLK0 <== CLK0INV OUT)
			(conn IFF CE0 <== CE0 CE0)
			(conn IFF REV <== REVUSED OUT)
			(conn IFF SR <== SRUSED OUT)
			(conn IFF D <== D2OFFBYP_SRC OUT)
			(conn IFF CLK1 <== CLK1INV OUT)
		)
		(element SAME_EDGE_PIPELINED 0
			(cfg FALSE TRUE)
		)
		(element DDR_ALIGNMENT 0
			(cfg C1 C0 NONE)
		)
		(element IFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element D2OBYP_SEL 3
			(pin GND input)
			(pin OUT output)
			(pin T input)
			(cfg GND T)
			(conn D2OBYP_SEL OUT ==> D2OFFBYP_SRC S0)
			(conn D2OBYP_SEL OUT ==> D2OBYP_SRC S0)
			(conn D2OBYP_SEL GND <== D2OBYPSEL_GND 0)
			(conn D2OBYP_SEL T <== TFB TFB)
		)
		(element DDLY2 1
			(pin DDLY2 output)
			(conn DDLY2 DDLY2 ==> IMUX 0)
		)
		(element FABRICOUT 1
			(pin FABRICOUT input)
			(conn FABRICOUT FABRICOUT <== FABRICOUTUSED OUT)
		)
		(element IFFMUX 3
			(pin OUT output)
			(pin 1 input)
			(pin 0 input)
			(cfg 1 0)
			(conn IFFMUX OUT ==> D2OFFBYP_SRC 0)
			(conn IFFMUX 1 <== D D)
			(conn IFFMUX 0 <== DDLY DDLY)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> D2OBYP_SEL T)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> D2OFFBYP_SRC 1)
			(conn OFB OFB ==> D2OBYP_SRC 1)
		)
		(element IMUX 3
			(pin OUT output)
			(pin 1 input)
			(pin 0 input)
			(cfg 1 0)
			(conn IMUX OUT ==> D2OBYP_SRC 0)
			(conn IMUX 1 <== D D)
			(conn IMUX 0 <== DDLY2 DDLY2)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> IFFMUX 0)
		)
		(element D 1
			(pin D output)
			(conn D D ==> IFFMUX 1)
			(conn D D ==> IMUX 1)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> IFF CLK0)
			(conn CLK0INV OUT ==> CFB0USED 0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element CLK1INV 3
			(pin OUT output)
			(pin CLK1 input)
			(pin CLK1_B input)
			(cfg CLK1 CLK1_B)
			(conn CLK1INV OUT ==> IFF CLK1)
			(conn CLK1INV OUT ==> CFB1USED 0)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
		)
		(element Q1 1
			(pin Q1 input)
		)
		(element Q2 1
			(pin Q2 input)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== IFF Q2)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== IFF Q1)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element SRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn SRUSED OUT ==> IFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SRINIT_Q 0
			(cfg 0 1)
		)
		(element SRTYPE_Q 0
			(cfg SYNC ASYNC)
		)
		(element INCDEC 1
			(pin INCDEC input)
		)
		(element VALID 1
			(pin VALID input)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
		)
		(element IOCE 1
			(pin IOCE output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> IFF CE0)
		)
		(element CFB0 1
			(pin CFB0 input)
			(conn CFB0 CFB0 <== CFB0USED OUT)
		)
		(element DFB 1
			(pin DFB input)
			(conn DFB DFB <== DFBUSED OUT)
		)
		(element DFBUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DFBUSED OUT ==> DFB DFB)
			(conn DFBUSED 0 <== D2OFFBYP_SRC OUT)
		)
		(element FABRICOUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn FABRICOUTUSED OUT ==> FABRICOUT FABRICOUT)
			(conn FABRICOUTUSED 0 <== D2OBYP_SRC OUT)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> IFF REV)
			(conn REVUSED 0 <== REV REV)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVUSED 0)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element CFB1 1
			(pin CFB1 input)
			(conn CFB1 CFB1 <== CFB1USED OUT)
		)
		(element CFB1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CFB1USED OUT ==> CFB1 CFB1)
			(conn CFB1USED 0 <== CLK1INV OUT)
		)
		(element CFB0USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CFB0USED OUT ==> CFB0 CFB0)
			(conn CFB0USED 0 <== CLK0INV OUT)
		)
		(element D2OBYPSEL_GND 1 # BEL
			(pin 0 output)
			(conn D2OBYPSEL_GND 0 ==> D2OBYP_SEL GND)
		)
		(element D2OFFBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OFFBYP_SRC OUT ==> IFF D)
			(conn D2OFFBYP_SRC OUT ==> DFBUSED 0)
			(conn D2OFFBYP_SRC 1 <== OFB OFB)
			(conn D2OFFBYP_SRC 0 <== IFFMUX OUT)
			(conn D2OFFBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
		(element D2OBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OBYP_SRC OUT ==> FABRICOUTUSED 0)
			(conn D2OBYP_SRC 1 <== OFB OFB)
			(conn D2OBYP_SRC 0 <== IMUX OUT)
			(conn D2OBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
	)
	(primitive_def IOB 8 29
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IOBM 8 30
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 4 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(pin OUTN output)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUTN ==> DIFFO_OUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== DIFFO_OUTUSED OUT)
		)
		(element DIFFO_OUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_OUTUSED OUT ==> DIFFO_OUT DIFFO_OUT)
			(conn DIFFO_OUTUSED 0 <== OUTBUF OUTN)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IOBS 8 31
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTMUX OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> OUTMUX 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element OUTMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn OUTMUX OUT ==> INBUF PAD)
			(conn OUTMUX OUT ==> PADOUTUSED 0)
			(conn OUTMUX OUT ==> PULL PAD)
			(conn OUTMUX OUT ==> PAD PAD)
			(conn OUTMUX 0 <== OUTBUF OUT)
			(conn OUTMUX 1 <== DIFFO_INUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_INUSED 0)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTMUX OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element DIFFO_INUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_INUSED OUT ==> OUTMUX 1)
			(conn DIFFO_INUSED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTMUX OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTMUX OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IODELAY2 29 41
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin CAL CAL input)
		(pin INC INC input)
		(pin CE CE input)
		(pin RST RST input)
		(pin BUSY BUSY output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin DQSOUTP DQSOUTP output)
		(pin DQSOUTN DQSOUTN output)
		(pin IOCLK1 IOCLK1 input)
		(pin READEN READEN input)
		(pin DATAOUT2 DATAOUT2 output)
		(pin AUXADDR4 AUXADDR4 input)
		(pin AUXADDR3 AUXADDR3 input)
		(pin AUXADDR2 AUXADDR2 input)
		(pin AUXADDR1 AUXADDR1 input)
		(pin AUXADDR0 AUXADDR0 input)
		(pin AUXSDO AUXSDO output)
		(pin AUXSDOIN AUXSDOIN input)
		(pin MEMUPDATE MEMUPDATE input)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODELAY2 IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element READEN 1
			(pin READEN output)
		)
		(element AUXADDR4 1
			(pin AUXADDR4 output)
		)
		(element AUXADDR3 1
			(pin AUXADDR3 output)
		)
		(element AUXADDR2 1
			(pin AUXADDR2 output)
		)
		(element AUXADDR1 1
			(pin AUXADDR1 output)
		)
		(element AUXADDR0 1
			(pin AUXADDR0 output)
		)
		(element AUXSDOIN 1
			(pin AUXSDOIN output)
		)
		(element MEMUPDATE 1
			(pin MEMUPDATE output)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODELAY2 DATAOUT2)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element AUXSDO 1
			(pin AUXSDO input)
		)
		(element DQSOUTN 1
			(pin DQSOUTN input)
		)
		(element DQSOUTP 1
			(pin DQSOUTP input)
		)
		(element IOCLK0INV 3
			(pin IOCLK0_B input)
			(pin IOCLK0 input)
			(pin OUT output)
			(cfg IOCLK0_B IOCLK0)
			(conn IOCLK0INV OUT ==> IODELAY2 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element IODELAY_CHANGE 0
			(cfg CHANGE_ON_CLOCK CHANGE_ON_DATA)
		)
		(element TEST_GLITCH_FILTER 0
			(cfg FALSE TRUE)
		)
		(element COUNTER_WRAPAROUND 0
			(cfg WRAPAROUND STAY_AT_LIMIT)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODELAY2 CLK)
		)
		(element IDELAY_MODE 0
			(cfg PCI NORMAL)
		)
		(element IDELAY_TYPE 0
			(cfg FIXED DEFAULT VARIABLE_FROM_ZERO VARIABLE_FROM_HALF_MAX DIFF_PHASE_DETECTOR)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODELAY2 DOUT)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODELAY2 TOUT)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODELAY2 LOAD)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODELAY2 RCLK)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== IODELAY2 BUSY)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODELAY2 DATAOUT)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element DELAY_SRC 0
			(cfg IDATAIN ODATAIN IO)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODELAY2 CIN)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODELAY2 ODATAIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> IODELAY2 CE)
		)
		(element CAL 1
			(pin CAL output)
			(conn CAL CAL ==> IODELAY2 CAL)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IODELAY2 RST)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> IODELAY2 INC)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODELAY2 T)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODELAY2 IDATAIN)
		)
		(element IODELAY2 18 # BEL
			(pin IOCLK1 input)
			(pin DATAOUT2 output)
			(pin IOCLK0 input)
			(pin CLK input)
			(pin DOUT output)
			(pin TOUT output)
			(pin LOAD output)
			(pin RCLK output)
			(pin BUSY output)
			(pin CAL input)
			(pin CIN input)
			(pin IDATAIN input)
			(pin DATAOUT output)
			(pin ODATAIN input)
			(pin T input)
			(pin INC input)
			(pin RST input)
			(pin CE input)
			(conn IODELAY2 DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODELAY2 DOUT ==> DOUT DOUT)
			(conn IODELAY2 TOUT ==> TOUT TOUT)
			(conn IODELAY2 LOAD ==> LOAD LOAD)
			(conn IODELAY2 RCLK ==> RCLK RCLK)
			(conn IODELAY2 BUSY ==> BUSY BUSY)
			(conn IODELAY2 DATAOUT ==> DATAOUT DATAOUT)
			(conn IODELAY2 IOCLK1 <== IOCLK1INV OUT)
			(conn IODELAY2 IOCLK0 <== IOCLK0INV OUT)
			(conn IODELAY2 CLK <== CLK CLK)
			(conn IODELAY2 CAL <== CAL CAL)
			(conn IODELAY2 CIN <== CIN CIN)
			(conn IODELAY2 IDATAIN <== IDATAIN IDATAIN)
			(conn IODELAY2 ODATAIN <== ODATAIN ODATAIN)
			(conn IODELAY2 T <== T T)
			(conn IODELAY2 INC <== INC INC)
			(conn IODELAY2 RST <== RST RST)
			(conn IODELAY2 CE <== CE CE)
		)
	)
	(primitive_def IODRP2 18 30
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin ADD ADD input)
		(pin CS CS input)
		(pin SDI SDI input)
		(pin BKST BKST input)
		(pin SDO SDO output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin IOCLK1 IOCLK1 input)
		(pin DATAOUT2 DATAOUT2 output)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODRP2 DATAOUT2)
		)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODRP2 IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element IODRP2 18 # BEL
			(pin DATAOUT2 output)
			(pin IOCLK1 input)
			(pin DOUT output)
			(pin TOUT output)
			(pin LOAD output)
			(pin RCLK output)
			(pin DATAOUT output)
			(pin CIN input)
			(pin T input)
			(pin ODATAIN input)
			(pin IDATAIN input)
			(pin CLK input)
			(pin IOCLK0 input)
			(pin ADD input)
			(pin CS input)
			(pin SDI input)
			(pin BKST input)
			(pin SDO output)
			(conn IODRP2 DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODRP2 DOUT ==> DOUT DOUT)
			(conn IODRP2 TOUT ==> TOUT TOUT)
			(conn IODRP2 LOAD ==> LOAD LOAD)
			(conn IODRP2 RCLK ==> RCLK RCLK)
			(conn IODRP2 DATAOUT ==> DATAOUT DATAOUT)
			(conn IODRP2 SDO ==> SDO SDO)
			(conn IODRP2 IOCLK1 <== IOCLK1INV OUT)
			(conn IODRP2 CIN <== CIN CIN)
			(conn IODRP2 T <== T T)
			(conn IODRP2 ODATAIN <== ODATAIN ODATAIN)
			(conn IODRP2 IDATAIN <== IDATAIN IDATAIN)
			(conn IODRP2 CLK <== CLK CLK)
			(conn IODRP2 IOCLK0 <== IOCLK0INV OUT)
			(conn IODRP2 ADD <== ADD ADD)
			(conn IODRP2 CS <== CS CS)
			(conn IODRP2 SDI <== SDI SDI)
			(conn IODRP2 BKST <== BKST BKST)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODRP2 CLK)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
		)
		(element ADD 1
			(pin ADD output)
			(conn ADD ADD ==> IODRP2 ADD)
		)
		(element CS 1
			(pin CS output)
			(conn CS CS ==> IODRP2 CS)
		)
		(element SDI 1
			(pin SDI output)
			(conn SDI SDI ==> IODRP2 SDI)
		)
		(element BKST 1
			(pin BKST output)
			(conn BKST BKST ==> IODRP2 BKST)
		)
		(element SDO 1
			(pin SDO input)
			(conn SDO SDO <== IODRP2 SDO)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODRP2 IDATAIN)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODRP2 ODATAIN)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODRP2 T)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODRP2 CIN)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODRP2 DATAOUT)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODRP2 RCLK)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODRP2 TOUT)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODRP2 DOUT)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODRP2 LOAD)
		)
		(element IOCLK0INV 3
			(pin OUT output)
			(pin IOCLK0 input)
			(pin IOCLK0_B input)
			(cfg IOCLK0 IOCLK0_B)
			(conn IOCLK0INV OUT ==> IODRP2 IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element IODELAY_CHANGE 0
			(cfg CHANGE_ON_CLOCK CHANGE_ON_DATA)
		)
		(element TEST_GLITCH_FILTER 0
			(cfg FALSE TRUE)
		)
		(element COUNTER_WRAPAROUND 0
			(cfg WRAPAROUND STAY_AT_LIMIT)
		)
		(element IDELAY_MODE 0
			(cfg PCI NORMAL)
		)
		(element IDELAY_TYPE 0
			(cfg FIXED DEFAULT VARIABLE_FROM_ZERO VARIABLE_FROM_HALF_MAX DIFF_PHASE_DETECTOR)
		)
		(element DELAY_SRC 0
			(cfg IDATAIN ODATAIN IO)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
	)
	(primitive_def IODRP2_MCB 28 33
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin ADD ADD input)
		(pin CS CS input)
		(pin SDI SDI input)
		(pin BKST BKST input)
		(pin SDO SDO output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin DQSOUTP DQSOUTP output)
		(pin DQSOUTN DQSOUTN output)
		(pin IOCLK1 IOCLK1 input)
		(pin DATAOUT2 DATAOUT2 output)
		(pin AUXADDR4 AUXADDR4 input)
		(pin AUXADDR3 AUXADDR3 input)
		(pin AUXADDR2 AUXADDR2 input)
		(pin AUXADDR1 AUXADDR1 input)
		(pin AUXADDR0 AUXADDR0 input)
		(pin AUXSDO AUXSDO output)
		(pin AUXSDOIN AUXSDOIN input)
		(pin MEMUPDATE MEMUPDATE input)
		(element ADD 1
			(pin ADD output)
			(conn ADD ADD ==> IODRP2_MCB ADD)
		)
		(element AUXADDR0 1
			(pin AUXADDR0 output)
			(conn AUXADDR0 AUXADDR0 ==> IODRP2_MCB AUXADDR0)
		)
		(element AUXADDR1 1
			(pin AUXADDR1 output)
			(conn AUXADDR1 AUXADDR1 ==> IODRP2_MCB AUXADDR1)
		)
		(element AUXADDR2 1
			(pin AUXADDR2 output)
			(conn AUXADDR2 AUXADDR2 ==> IODRP2_MCB AUXADDR2)
		)
		(element AUXADDR3 1
			(pin AUXADDR3 output)
			(conn AUXADDR3 AUXADDR3 ==> IODRP2_MCB AUXADDR3)
		)
		(element AUXADDR4 1
			(pin AUXADDR4 output)
			(conn AUXADDR4 AUXADDR4 ==> IODRP2_MCB AUXADDR4)
		)
		(element AUXSDO 1
			(pin AUXSDO input)
			(conn AUXSDO AUXSDO <== IODRP2_MCB AUXSDO)
		)
		(element AUXSDOIN 1
			(pin AUXSDOIN output)
			(conn AUXSDOIN AUXSDOIN ==> IODRP2_MCB AUXSDOIN)
		)
		(element BKST 1
			(pin BKST output)
			(conn BKST BKST ==> IODRP2_MCB BKST)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODRP2_MCB CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODRP2_MCB CLK)
		)
		(element CS 1
			(pin CS output)
			(conn CS CS ==> IODRP2_MCB CS)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODRP2_MCB DATAOUT)
		)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODRP2_MCB DATAOUT2)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODRP2_MCB DOUT)
		)
		(element DQSOUTN 1
			(pin DQSOUTN input)
			(conn DQSOUTN DQSOUTN <== IODRP2_MCB DQSOUTN)
		)
		(element DQSOUTP 1
			(pin DQSOUTP input)
			(conn DQSOUTP DQSOUTP <== IODRP2_MCB DQSOUTP)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODRP2_MCB IDATAIN)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
		)
		(element IOCLK0INV 3
			(pin OUT output)
			(pin IOCLK0 input)
			(pin IOCLK0_B input)
			(cfg IOCLK0 IOCLK0_B)
			(conn IOCLK0INV OUT ==> IODRP2_MCB IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODRP2_MCB IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODRP2_MCB LOAD)
		)
		(element MEMUPDATE 1
			(pin MEMUPDATE output)
			(conn MEMUPDATE MEMUPDATE ==> IODRP2_MCB MEMUPDATE)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODRP2_MCB ODATAIN)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODRP2_MCB RCLK)
		)
		(element SDI 1
			(pin SDI output)
			(conn SDI SDI ==> IODRP2_MCB SDI)
		)
		(element SDO 1
			(pin SDO input)
			(conn SDO SDO <== IODRP2_MCB SDO)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODRP2_MCB T)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODRP2_MCB TOUT)
		)
		(element IODRP2_MCB 28 # BEL
			(pin ADD input)
			(pin AUXADDR0 input)
			(pin AUXADDR1 input)
			(pin AUXADDR2 input)
			(pin AUXADDR3 input)
			(pin AUXADDR4 input)
			(pin AUXSDO output)
			(pin AUXSDOIN input)
			(pin BKST input)
			(pin CIN input)
			(pin CLK input)
			(pin CS input)
			(pin DATAOUT output)
			(pin DATAOUT2 output)
			(pin DOUT output)
			(pin DQSOUTN output)
			(pin DQSOUTP output)
			(pin IDATAIN input)
			(pin IOCLK0 input)
			(pin IOCLK1 input)
			(pin LOAD output)
			(pin MEMUPDATE input)
			(pin ODATAIN input)
			(pin RCLK output)
			(pin SDI input)
			(pin SDO output)
			(pin T input)
			(pin TOUT output)
			(conn IODRP2_MCB AUXSDO ==> AUXSDO AUXSDO)
			(conn IODRP2_MCB DATAOUT ==> DATAOUT DATAOUT)
			(conn IODRP2_MCB DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODRP2_MCB DOUT ==> DOUT DOUT)
			(conn IODRP2_MCB DQSOUTN ==> DQSOUTN DQSOUTN)
			(conn IODRP2_MCB DQSOUTP ==> DQSOUTP DQSOUTP)
			(conn IODRP2_MCB LOAD ==> LOAD LOAD)
			(conn IODRP2_MCB RCLK ==> RCLK RCLK)
			(conn IODRP2_MCB SDO ==> SDO SDO)
			(conn IODRP2_MCB TOUT ==> TOUT TOUT)
			(conn IODRP2_MCB ADD <== ADD ADD)
			(conn IODRP2_MCB AUXADDR0 <== AUXADDR0 AUXADDR0)
			(conn IODRP2_MCB AUXADDR1 <== AUXADDR1 AUXADDR1)
			(conn IODRP2_MCB AUXADDR2 <== AUXADDR2 AUXADDR2)
			(conn IODRP2_MCB AUXADDR3 <== AUXADDR3 AUXADDR3)
			(conn IODRP2_MCB AUXADDR4 <== AUXADDR4 AUXADDR4)
			(conn IODRP2_MCB AUXSDOIN <== AUXSDOIN AUXSDOIN)
			(conn IODRP2_MCB BKST <== BKST BKST)
			(conn IODRP2_MCB CIN <== CIN CIN)
			(conn IODRP2_MCB CLK <== CLK CLK)
			(conn IODRP2_MCB CS <== CS CS)
			(conn IODRP2_MCB IDATAIN <== IDATAIN IDATAIN)
			(conn IODRP2_MCB IOCLK0 <== IOCLK0INV OUT)
			(conn IODRP2_MCB IOCLK1 <== IOCLK1INV OUT)
			(conn IODRP2_MCB MEMUPDATE <== MEMUPDATE MEMUPDATE)
			(conn IODRP2_MCB ODATAIN <== ODATAIN ODATAIN)
			(conn IODRP2_MCB SDI <== SDI SDI)
			(conn IODRP2_MCB T <== T T)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
	)
	(primitive_def IPAD 1 3
		(pin O O output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> IPAD I)
		)
		(element IPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn IPAD O ==> O O)
			(conn IPAD I <== PAD PAD)
		)
		(element O 1
			(pin O input)
			(conn O O <== IPAD O)
		)
	)
	(primitive_def ISERDES2 24 33
		(pin CLK0 CLK0 input)
		(pin CLKDIV CLKDIV input)
		(pin RST RST input)
		(pin CE0 CE0 input)
		(pin IOCE IOCE input)
		(pin D D input)
		(pin DFB DFB output)
		(pin CFB0 CFB0 output)
		(pin BITSLIP BITSLIP input)
		(pin SHIFTIN SHIFTIN input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin SHIFTOUT SHIFTOUT output)
		(pin VALID VALID output)
		(pin INCDEC INCDEC output)
		(pin CLK1 CLK1 input)
		(pin FABRICOUT FABRICOUT output)
		(pin DDLY DDLY input)
		(pin OFB OFB input)
		(pin TFB TFB input)
		(pin DDLY2 DDLY2 input)
		(pin CFB1 CFB1 output)
		(element DDLY2 1
			(pin DDLY2 output)
			(conn DDLY2 DDLY2 ==> ISERDES2 DDLY2)
		)
		(element FABRICOUT 1
			(pin FABRICOUT input)
			(conn FABRICOUT FABRICOUT <== ISERDES2 FABRICOUT)
		)
		(element CFB1 1
			(pin CFB1 input)
			(conn CFB1 CFB1 <== ISERDES2 CFB1)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> ISERDES2 OFB)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> ISERDES2 TFB)
		)
		(element ISERDES2 24 # BEL
			(pin DDLY2 input)
			(pin CFB1 output)
			(pin FABRICOUT output)
			(pin DFB output)
			(pin CFB0 output)
			(pin TFB input)
			(pin OFB input)
			(pin DDLY input)
			(pin CLK0 input)
			(pin SHIFTOUT output)
			(pin VALID output)
			(pin CLK1 input)
			(pin CE0 input)
			(pin INCDEC output)
			(pin CLKDIV input)
			(pin D input)
			(pin Q1 output)
			(pin Q2 output)
			(pin Q3 output)
			(pin IOCE input)
			(pin Q4 output)
			(pin RST input)
			(pin SHIFTIN input)
			(pin BITSLIP input)
			(conn ISERDES2 CFB1 ==> CFB1 CFB1)
			(conn ISERDES2 FABRICOUT ==> FABRICOUT FABRICOUT)
			(conn ISERDES2 DFB ==> DFB DFB)
			(conn ISERDES2 CFB0 ==> CFB0 CFB0)
			(conn ISERDES2 SHIFTOUT ==> SHIFTOUT SHIFTOUT)
			(conn ISERDES2 VALID ==> VALID VALID)
			(conn ISERDES2 INCDEC ==> INCDEC INCDEC)
			(conn ISERDES2 Q1 ==> Q1 Q1)
			(conn ISERDES2 Q2 ==> Q2 Q2)
			(conn ISERDES2 Q3 ==> Q3 Q3)
			(conn ISERDES2 Q4 ==> Q4 Q4)
			(conn ISERDES2 DDLY2 <== DDLY2 DDLY2)
			(conn ISERDES2 TFB <== TFB TFB)
			(conn ISERDES2 OFB <== OFB OFB)
			(conn ISERDES2 DDLY <== DDLY DDLY)
			(conn ISERDES2 CLK0 <== CLK0INV OUT)
			(conn ISERDES2 CLK1 <== CLK1INV OUT)
			(conn ISERDES2 CE0 <== CE0 CE0)
			(conn ISERDES2 CLKDIV <== CLKDIV CLKDIV)
			(conn ISERDES2 D <== D D)
			(conn ISERDES2 IOCE <== IOCE IOCE)
			(conn ISERDES2 RST <== RST RST)
			(conn ISERDES2 SHIFTIN <== SHIFTIN SHIFTIN)
			(conn ISERDES2 BITSLIP <== BITSLIP BITSLIP)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> ISERDES2 DDLY)
		)
		(element CLK1INV 3
			(pin CLK1_B input)
			(pin CLK1 input)
			(pin OUT output)
			(cfg CLK1_B CLK1)
			(conn CLK1INV OUT ==> ISERDES2 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> ISERDES2 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== ISERDES2 Q4)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> ISERDES2 CE0)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
		)
		(element D 1
			(pin D output)
			(conn D D ==> ISERDES2 D)
		)
		(element INTERFACE_TYPE 0
			(cfg RETIMED NETWORKING NETWORKING_PIPELINED)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
			(conn SHIFTOUT SHIFTOUT <== ISERDES2 SHIFTOUT)
		)
		(element IOCE 1
			(pin IOCE output)
			(conn IOCE IOCE ==> ISERDES2 IOCE)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> ISERDES2 RST)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
			(conn BITSLIP BITSLIP ==> ISERDES2 BITSLIP)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> ISERDES2 CLKDIV)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
			(conn SHIFTIN SHIFTIN ==> ISERDES2 SHIFTIN)
		)
		(element VALID 1
			(pin VALID input)
			(conn VALID VALID <== ISERDES2 VALID)
		)
		(element INCDEC 1
			(pin INCDEC input)
			(conn INCDEC INCDEC <== ISERDES2 INCDEC)
		)
		(element BITSLIP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element SHIFT_REGISTER_MODE 0
			(cfg FALSE TRUE)
		)
		(element DATA_WIDTH 0
			(cfg 5 1 4 8 2 7 3 6)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element CFB0 1
			(pin CFB0 input)
			(conn CFB0 CFB0 <== ISERDES2 CFB0)
		)
		(element DFB 1
			(pin DFB input)
			(conn DFB DFB <== ISERDES2 DFB)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== ISERDES2 Q3)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== ISERDES2 Q2)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== ISERDES2 Q1)
		)
	)
	(primitive_def MCB 1226 1292
		(pin ADDR14 ADDR14 output)
		(pin ADDR13 ADDR13 output)
		(pin ADDR12 ADDR12 output)
		(pin ADDR11 ADDR11 output)
		(pin ADDR10 ADDR10 output)
		(pin ADDR9 ADDR9 output)
		(pin ADDR8 ADDR8 output)
		(pin ADDR7 ADDR7 output)
		(pin ADDR6 ADDR6 output)
		(pin ADDR5 ADDR5 output)
		(pin ADDR4 ADDR4 output)
		(pin ADDR3 ADDR3 output)
		(pin ADDR2 ADDR2 output)
		(pin ADDR1 ADDR1 output)
		(pin ADDR0 ADDR0 output)
		(pin BA2 BA2 output)
		(pin BA1 BA1 output)
		(pin BA0 BA0 output)
		(pin CAS CAS output)
		(pin CKE CKE output)
		(pin DQI15 DQI15 input)
		(pin DQI14 DQI14 input)
		(pin DQI13 DQI13 input)
		(pin DQI12 DQI12 input)
		(pin DQI11 DQI11 input)
		(pin DQI10 DQI10 input)
		(pin DQI9 DQI9 input)
		(pin DQI8 DQI8 input)
		(pin DQI7 DQI7 input)
		(pin DQI6 DQI6 input)
		(pin DQI5 DQI5 input)
		(pin DQI4 DQI4 input)
		(pin DQI3 DQI3 input)
		(pin DQI2 DQI2 input)
		(pin DQI1 DQI1 input)
		(pin DQI0 DQI0 input)
		(pin DQIOWEN0 DQIOWEN0 output)
		(pin DQON15 DQON15 output)
		(pin DQON14 DQON14 output)
		(pin DQON13 DQON13 output)
		(pin DQON12 DQON12 output)
		(pin DQON11 DQON11 output)
		(pin DQON10 DQON10 output)
		(pin DQON9 DQON9 output)
		(pin DQON8 DQON8 output)
		(pin DQON7 DQON7 output)
		(pin DQON6 DQON6 output)
		(pin DQON5 DQON5 output)
		(pin DQON4 DQON4 output)
		(pin DQON3 DQON3 output)
		(pin DQON2 DQON2 output)
		(pin DQON1 DQON1 output)
		(pin DQON0 DQON0 output)
		(pin DQOP15 DQOP15 output)
		(pin DQOP14 DQOP14 output)
		(pin DQOP13 DQOP13 output)
		(pin DQOP12 DQOP12 output)
		(pin DQOP11 DQOP11 output)
		(pin DQOP10 DQOP10 output)
		(pin DQOP9 DQOP9 output)
		(pin DQOP8 DQOP8 output)
		(pin DQOP7 DQOP7 output)
		(pin DQOP6 DQOP6 output)
		(pin DQOP5 DQOP5 output)
		(pin DQOP4 DQOP4 output)
		(pin DQOP3 DQOP3 output)
		(pin DQOP2 DQOP2 output)
		(pin DQOP1 DQOP1 output)
		(pin DQOP0 DQOP0 output)
		(pin DQSIOIN DQSIOIN input)
		(pin DQSIOIP DQSIOIP input)
		(pin DQSIOWEN90N DQSIOWEN90N output)
		(pin DQSIOWEN90P DQSIOWEN90P output)
		(pin IOIDRPADD IOIDRPADD output)
		(pin IOIDRPADDR4 IOIDRPADDR4 output)
		(pin IOIDRPADDR3 IOIDRPADDR3 output)
		(pin IOIDRPADDR2 IOIDRPADDR2 output)
		(pin IOIDRPADDR1 IOIDRPADDR1 output)
		(pin IOIDRPADDR0 IOIDRPADDR0 output)
		(pin IOIDRPBROADCAST IOIDRPBROADCAST output)
		(pin IOIDRPCLK IOIDRPCLK output)
		(pin IOIDRPCS IOIDRPCS output)
		(pin IOIDRPSDI IOIDRPSDI input)
		(pin IOIDRPSDO IOIDRPSDO output)
		(pin IOIDRPTRAIN IOIDRPTRAIN output)
		(pin IOIDRPUPDATE IOIDRPUPDATE output)
		(pin LDMN LDMN output)
		(pin LDMP LDMP output)
		(pin ODT ODT output)
		(pin PLLCE1 PLLCE1 input)
		(pin PLLCE0 PLLCE0 input)
		(pin PLLCLK1 PLLCLK1 input)
		(pin PLLCLK0 PLLCLK0 input)
		(pin PLLLOCK PLLLOCK input)
		(pin P0ARBEN P0ARBEN input)
		(pin P0CMDBA2 P0CMDBA2 input)
		(pin P0CMDBA1 P0CMDBA1 input)
		(pin P0CMDBA0 P0CMDBA0 input)
		(pin P0CMDBL5 P0CMDBL5 input)
		(pin P0CMDBL4 P0CMDBL4 input)
		(pin P0CMDBL3 P0CMDBL3 input)
		(pin P0CMDBL2 P0CMDBL2 input)
		(pin P0CMDBL1 P0CMDBL1 input)
		(pin P0CMDBL0 P0CMDBL0 input)
		(pin P0CMDCA11 P0CMDCA11 input)
		(pin P0CMDCA10 P0CMDCA10 input)
		(pin P0CMDCA9 P0CMDCA9 input)
		(pin P0CMDCA8 P0CMDCA8 input)
		(pin P0CMDCA7 P0CMDCA7 input)
		(pin P0CMDCA6 P0CMDCA6 input)
		(pin P0CMDCA5 P0CMDCA5 input)
		(pin P0CMDCA4 P0CMDCA4 input)
		(pin P0CMDCA3 P0CMDCA3 input)
		(pin P0CMDCA2 P0CMDCA2 input)
		(pin P0CMDCA1 P0CMDCA1 input)
		(pin P0CMDCA0 P0CMDCA0 input)
		(pin P0CMDCLK P0CMDCLK input)
		(pin P0CMDEMPTY P0CMDEMPTY output)
		(pin P0CMDEN P0CMDEN input)
		(pin P0CMDFULL P0CMDFULL output)
		(pin P0CMDINSTR2 P0CMDINSTR2 input)
		(pin P0CMDINSTR1 P0CMDINSTR1 input)
		(pin P0CMDINSTR0 P0CMDINSTR0 input)
		(pin P0CMDRA14 P0CMDRA14 input)
		(pin P0CMDRA13 P0CMDRA13 input)
		(pin P0CMDRA12 P0CMDRA12 input)
		(pin P0CMDRA11 P0CMDRA11 input)
		(pin P0CMDRA10 P0CMDRA10 input)
		(pin P0CMDRA9 P0CMDRA9 input)
		(pin P0CMDRA8 P0CMDRA8 input)
		(pin P0CMDRA7 P0CMDRA7 input)
		(pin P0CMDRA6 P0CMDRA6 input)
		(pin P0CMDRA5 P0CMDRA5 input)
		(pin P0CMDRA4 P0CMDRA4 input)
		(pin P0CMDRA3 P0CMDRA3 input)
		(pin P0CMDRA2 P0CMDRA2 input)
		(pin P0CMDRA1 P0CMDRA1 input)
		(pin P0CMDRA0 P0CMDRA0 input)
		(pin P0RDCLK P0RDCLK input)
		(pin P0RDCOUNT6 P0RDCOUNT6 output)
		(pin P0RDCOUNT5 P0RDCOUNT5 output)
		(pin P0RDCOUNT4 P0RDCOUNT4 output)
		(pin P0RDCOUNT3 P0RDCOUNT3 output)
		(pin P0RDCOUNT2 P0RDCOUNT2 output)
		(pin P0RDCOUNT1 P0RDCOUNT1 output)
		(pin P0RDCOUNT0 P0RDCOUNT0 output)
		(pin P0RDDATA31 P0RDDATA31 output)
		(pin P0RDDATA30 P0RDDATA30 output)
		(pin P0RDDATA29 P0RDDATA29 output)
		(pin P0RDDATA28 P0RDDATA28 output)
		(pin P0RDDATA27 P0RDDATA27 output)
		(pin P0RDDATA26 P0RDDATA26 output)
		(pin P0RDDATA25 P0RDDATA25 output)
		(pin P0RDDATA24 P0RDDATA24 output)
		(pin P0RDDATA23 P0RDDATA23 output)
		(pin P0RDDATA22 P0RDDATA22 output)
		(pin P0RDDATA21 P0RDDATA21 output)
		(pin P0RDDATA20 P0RDDATA20 output)
		(pin P0RDDATA19 P0RDDATA19 output)
		(pin P0RDDATA18 P0RDDATA18 output)
		(pin P0RDDATA17 P0RDDATA17 output)
		(pin P0RDDATA16 P0RDDATA16 output)
		(pin P0RDDATA15 P0RDDATA15 output)
		(pin P0RDDATA14 P0RDDATA14 output)
		(pin P0RDDATA13 P0RDDATA13 output)
		(pin P0RDDATA12 P0RDDATA12 output)
		(pin P0RDDATA11 P0RDDATA11 output)
		(pin P0RDDATA10 P0RDDATA10 output)
		(pin P0RDDATA9 P0RDDATA9 output)
		(pin P0RDDATA8 P0RDDATA8 output)
		(pin P0RDDATA7 P0RDDATA7 output)
		(pin P0RDDATA6 P0RDDATA6 output)
		(pin P0RDDATA5 P0RDDATA5 output)
		(pin P0RDDATA4 P0RDDATA4 output)
		(pin P0RDDATA3 P0RDDATA3 output)
		(pin P0RDDATA2 P0RDDATA2 output)
		(pin P0RDDATA1 P0RDDATA1 output)
		(pin P0RDDATA0 P0RDDATA0 output)
		(pin P0RDEMPTY P0RDEMPTY output)
		(pin P0RDEN P0RDEN input)
		(pin P0RDERROR P0RDERROR output)
		(pin P0RDFULL P0RDFULL output)
		(pin P0RDOVERFLOW P0RDOVERFLOW output)
		(pin P0RTSTENB P0RTSTENB input)
		(pin P0RTSTMODEB3 P0RTSTMODEB3 input)
		(pin P0RTSTMODEB2 P0RTSTMODEB2 input)
		(pin P0RTSTMODEB1 P0RTSTMODEB1 input)
		(pin P0RTSTMODEB0 P0RTSTMODEB0 input)
		(pin P0RTSTPINENB P0RTSTPINENB input)
		(pin P0RTSTUDMP P0RTSTUDMP output)
		(pin P0RTSTUNDERRUN P0RTSTUNDERRUN output)
		(pin P0RTSTWRDATA31 P0RTSTWRDATA31 input)
		(pin P0RTSTWRDATA30 P0RTSTWRDATA30 input)
		(pin P0RTSTWRDATA29 P0RTSTWRDATA29 input)
		(pin P0RTSTWRDATA28 P0RTSTWRDATA28 input)
		(pin P0RTSTWRDATA27 P0RTSTWRDATA27 input)
		(pin P0RTSTWRDATA26 P0RTSTWRDATA26 input)
		(pin P0RTSTWRDATA25 P0RTSTWRDATA25 input)
		(pin P0RTSTWRDATA24 P0RTSTWRDATA24 input)
		(pin P0RTSTWRDATA23 P0RTSTWRDATA23 input)
		(pin P0RTSTWRDATA22 P0RTSTWRDATA22 input)
		(pin P0RTSTWRDATA21 P0RTSTWRDATA21 input)
		(pin P0RTSTWRDATA20 P0RTSTWRDATA20 input)
		(pin P0RTSTWRDATA19 P0RTSTWRDATA19 input)
		(pin P0RTSTWRDATA18 P0RTSTWRDATA18 input)
		(pin P0RTSTWRDATA17 P0RTSTWRDATA17 input)
		(pin P0RTSTWRDATA16 P0RTSTWRDATA16 input)
		(pin P0RTSTWRDATA15 P0RTSTWRDATA15 input)
		(pin P0RTSTWRDATA14 P0RTSTWRDATA14 input)
		(pin P0RTSTWRDATA13 P0RTSTWRDATA13 input)
		(pin P0RTSTWRDATA12 P0RTSTWRDATA12 input)
		(pin P0RTSTWRDATA11 P0RTSTWRDATA11 input)
		(pin P0RTSTWRDATA10 P0RTSTWRDATA10 input)
		(pin P0RTSTWRDATA9 P0RTSTWRDATA9 input)
		(pin P0RTSTWRDATA8 P0RTSTWRDATA8 input)
		(pin P0RTSTWRDATA7 P0RTSTWRDATA7 input)
		(pin P0RTSTWRDATA6 P0RTSTWRDATA6 input)
		(pin P0RTSTWRDATA5 P0RTSTWRDATA5 input)
		(pin P0RTSTWRDATA4 P0RTSTWRDATA4 input)
		(pin P0RTSTWRDATA3 P0RTSTWRDATA3 input)
		(pin P0RTSTWRDATA2 P0RTSTWRDATA2 input)
		(pin P0RTSTWRDATA1 P0RTSTWRDATA1 input)
		(pin P0RTSTWRDATA0 P0RTSTWRDATA0 input)
		(pin P0RTSTWRMASK3 P0RTSTWRMASK3 input)
		(pin P0RTSTWRMASK2 P0RTSTWRMASK2 input)
		(pin P0RTSTWRMASK1 P0RTSTWRMASK1 input)
		(pin P0RTSTWRMASK0 P0RTSTWRMASK0 input)
		(pin P0RWRMASK3 P0RWRMASK3 input)
		(pin P0RWRMASK2 P0RWRMASK2 input)
		(pin P0RWRMASK1 P0RWRMASK1 input)
		(pin P0RWRMASK0 P0RWRMASK0 input)
		(pin P0WRCLK P0WRCLK input)
		(pin P0WRCOUNT6 P0WRCOUNT6 output)
		(pin P0WRCOUNT5 P0WRCOUNT5 output)
		(pin P0WRCOUNT4 P0WRCOUNT4 output)
		(pin P0WRCOUNT3 P0WRCOUNT3 output)
		(pin P0WRCOUNT2 P0WRCOUNT2 output)
		(pin P0WRCOUNT1 P0WRCOUNT1 output)
		(pin P0WRCOUNT0 P0WRCOUNT0 output)
		(pin P0WRDATA31 P0WRDATA31 input)
		(pin P0WRDATA30 P0WRDATA30 input)
		(pin P0WRDATA29 P0WRDATA29 input)
		(pin P0WRDATA28 P0WRDATA28 input)
		(pin P0WRDATA27 P0WRDATA27 input)
		(pin P0WRDATA26 P0WRDATA26 input)
		(pin P0WRDATA25 P0WRDATA25 input)
		(pin P0WRDATA24 P0WRDATA24 input)
		(pin P0WRDATA23 P0WRDATA23 input)
		(pin P0WRDATA22 P0WRDATA22 input)
		(pin P0WRDATA21 P0WRDATA21 input)
		(pin P0WRDATA20 P0WRDATA20 input)
		(pin P0WRDATA19 P0WRDATA19 input)
		(pin P0WRDATA18 P0WRDATA18 input)
		(pin P0WRDATA17 P0WRDATA17 input)
		(pin P0WRDATA16 P0WRDATA16 input)
		(pin P0WRDATA15 P0WRDATA15 input)
		(pin P0WRDATA14 P0WRDATA14 input)
		(pin P0WRDATA13 P0WRDATA13 input)
		(pin P0WRDATA12 P0WRDATA12 input)
		(pin P0WRDATA11 P0WRDATA11 input)
		(pin P0WRDATA10 P0WRDATA10 input)
		(pin P0WRDATA9 P0WRDATA9 input)
		(pin P0WRDATA8 P0WRDATA8 input)
		(pin P0WRDATA7 P0WRDATA7 input)
		(pin P0WRDATA6 P0WRDATA6 input)
		(pin P0WRDATA5 P0WRDATA5 input)
		(pin P0WRDATA4 P0WRDATA4 input)
		(pin P0WRDATA3 P0WRDATA3 input)
		(pin P0WRDATA2 P0WRDATA2 input)
		(pin P0WRDATA1 P0WRDATA1 input)
		(pin P0WRDATA0 P0WRDATA0 input)
		(pin P0WREMPTY P0WREMPTY output)
		(pin P0WREN P0WREN input)
		(pin P0WRERROR P0WRERROR output)
		(pin P0WRFULL P0WRFULL output)
		(pin P0WRUNDERRUN P0WRUNDERRUN output)
		(pin P0WTSTDATA31 P0WTSTDATA31 output)
		(pin P0WTSTDATA30 P0WTSTDATA30 output)
		(pin P0WTSTDATA29 P0WTSTDATA29 output)
		(pin P0WTSTDATA28 P0WTSTDATA28 output)
		(pin P0WTSTDATA27 P0WTSTDATA27 output)
		(pin P0WTSTDATA26 P0WTSTDATA26 output)
		(pin P0WTSTDATA25 P0WTSTDATA25 output)
		(pin P0WTSTDATA24 P0WTSTDATA24 output)
		(pin P0WTSTDATA23 P0WTSTDATA23 output)
		(pin P0WTSTDATA22 P0WTSTDATA22 output)
		(pin P0WTSTDATA21 P0WTSTDATA21 output)
		(pin P0WTSTDATA20 P0WTSTDATA20 output)
		(pin P0WTSTDATA19 P0WTSTDATA19 output)
		(pin P0WTSTDATA18 P0WTSTDATA18 output)
		(pin P0WTSTDATA17 P0WTSTDATA17 output)
		(pin P0WTSTDATA16 P0WTSTDATA16 output)
		(pin P0WTSTDATA15 P0WTSTDATA15 output)
		(pin P0WTSTDATA14 P0WTSTDATA14 output)
		(pin P0WTSTDATA13 P0WTSTDATA13 output)
		(pin P0WTSTDATA12 P0WTSTDATA12 output)
		(pin P0WTSTDATA11 P0WTSTDATA11 output)
		(pin P0WTSTDATA10 P0WTSTDATA10 output)
		(pin P0WTSTDATA9 P0WTSTDATA9 output)
		(pin P0WTSTDATA8 P0WTSTDATA8 output)
		(pin P0WTSTDATA7 P0WTSTDATA7 output)
		(pin P0WTSTDATA6 P0WTSTDATA6 output)
		(pin P0WTSTDATA5 P0WTSTDATA5 output)
		(pin P0WTSTDATA4 P0WTSTDATA4 output)
		(pin P0WTSTDATA3 P0WTSTDATA3 output)
		(pin P0WTSTDATA2 P0WTSTDATA2 output)
		(pin P0WTSTDATA1 P0WTSTDATA1 output)
		(pin P0WTSTDATA0 P0WTSTDATA0 output)
		(pin P0WTSTENB P0WTSTENB input)
		(pin P0WTSTLDMP P0WTSTLDMP output)
		(pin P0WTSTMODEB3 P0WTSTMODEB3 input)
		(pin P0WTSTMODEB2 P0WTSTMODEB2 input)
		(pin P0WTSTMODEB1 P0WTSTMODEB1 input)
		(pin P0WTSTMODEB0 P0WTSTMODEB0 input)
		(pin P0WTSTOVERFLOW P0WTSTOVERFLOW output)
		(pin P0WTSTPINENB P0WTSTPINENB input)
		(pin P1ARBEN P1ARBEN input)
		(pin P1CMDBA2 P1CMDBA2 input)
		(pin P1CMDBA1 P1CMDBA1 input)
		(pin P1CMDBA0 P1CMDBA0 input)
		(pin P1CMDBL5 P1CMDBL5 input)
		(pin P1CMDBL4 P1CMDBL4 input)
		(pin P1CMDBL3 P1CMDBL3 input)
		(pin P1CMDBL2 P1CMDBL2 input)
		(pin P1CMDBL1 P1CMDBL1 input)
		(pin P1CMDBL0 P1CMDBL0 input)
		(pin P1CMDCA11 P1CMDCA11 input)
		(pin P1CMDCA10 P1CMDCA10 input)
		(pin P1CMDCA9 P1CMDCA9 input)
		(pin P1CMDCA8 P1CMDCA8 input)
		(pin P1CMDCA7 P1CMDCA7 input)
		(pin P1CMDCA6 P1CMDCA6 input)
		(pin P1CMDCA5 P1CMDCA5 input)
		(pin P1CMDCA4 P1CMDCA4 input)
		(pin P1CMDCA3 P1CMDCA3 input)
		(pin P1CMDCA2 P1CMDCA2 input)
		(pin P1CMDCA1 P1CMDCA1 input)
		(pin P1CMDCA0 P1CMDCA0 input)
		(pin P1CMDCLK P1CMDCLK input)
		(pin P1CMDEMPTY P1CMDEMPTY output)
		(pin P1CMDEN P1CMDEN input)
		(pin P1CMDFULL P1CMDFULL output)
		(pin P1CMDINSTR2 P1CMDINSTR2 input)
		(pin P1CMDINSTR1 P1CMDINSTR1 input)
		(pin P1CMDINSTR0 P1CMDINSTR0 input)
		(pin P1CMDRA14 P1CMDRA14 input)
		(pin P1CMDRA13 P1CMDRA13 input)
		(pin P1CMDRA12 P1CMDRA12 input)
		(pin P1CMDRA11 P1CMDRA11 input)
		(pin P1CMDRA10 P1CMDRA10 input)
		(pin P1CMDRA9 P1CMDRA9 input)
		(pin P1CMDRA8 P1CMDRA8 input)
		(pin P1CMDRA7 P1CMDRA7 input)
		(pin P1CMDRA6 P1CMDRA6 input)
		(pin P1CMDRA5 P1CMDRA5 input)
		(pin P1CMDRA4 P1CMDRA4 input)
		(pin P1CMDRA3 P1CMDRA3 input)
		(pin P1CMDRA2 P1CMDRA2 input)
		(pin P1CMDRA1 P1CMDRA1 input)
		(pin P1CMDRA0 P1CMDRA0 input)
		(pin P1RDCLK P1RDCLK input)
		(pin P1RDCOUNT6 P1RDCOUNT6 output)
		(pin P1RDCOUNT5 P1RDCOUNT5 output)
		(pin P1RDCOUNT4 P1RDCOUNT4 output)
		(pin P1RDCOUNT3 P1RDCOUNT3 output)
		(pin P1RDCOUNT2 P1RDCOUNT2 output)
		(pin P1RDCOUNT1 P1RDCOUNT1 output)
		(pin P1RDCOUNT0 P1RDCOUNT0 output)
		(pin P1RDDATA31 P1RDDATA31 output)
		(pin P1RDDATA30 P1RDDATA30 output)
		(pin P1RDDATA29 P1RDDATA29 output)
		(pin P1RDDATA28 P1RDDATA28 output)
		(pin P1RDDATA27 P1RDDATA27 output)
		(pin P1RDDATA26 P1RDDATA26 output)
		(pin P1RDDATA25 P1RDDATA25 output)
		(pin P1RDDATA24 P1RDDATA24 output)
		(pin P1RDDATA23 P1RDDATA23 output)
		(pin P1RDDATA22 P1RDDATA22 output)
		(pin P1RDDATA21 P1RDDATA21 output)
		(pin P1RDDATA20 P1RDDATA20 output)
		(pin P1RDDATA19 P1RDDATA19 output)
		(pin P1RDDATA18 P1RDDATA18 output)
		(pin P1RDDATA17 P1RDDATA17 output)
		(pin P1RDDATA16 P1RDDATA16 output)
		(pin P1RDDATA15 P1RDDATA15 output)
		(pin P1RDDATA14 P1RDDATA14 output)
		(pin P1RDDATA13 P1RDDATA13 output)
		(pin P1RDDATA12 P1RDDATA12 output)
		(pin P1RDDATA11 P1RDDATA11 output)
		(pin P1RDDATA10 P1RDDATA10 output)
		(pin P1RDDATA9 P1RDDATA9 output)
		(pin P1RDDATA8 P1RDDATA8 output)
		(pin P1RDDATA7 P1RDDATA7 output)
		(pin P1RDDATA6 P1RDDATA6 output)
		(pin P1RDDATA5 P1RDDATA5 output)
		(pin P1RDDATA4 P1RDDATA4 output)
		(pin P1RDDATA3 P1RDDATA3 output)
		(pin P1RDDATA2 P1RDDATA2 output)
		(pin P1RDDATA1 P1RDDATA1 output)
		(pin P1RDDATA0 P1RDDATA0 output)
		(pin P1RDEMPTY P1RDEMPTY output)
		(pin P1RDEN P1RDEN input)
		(pin P1RDERROR P1RDERROR output)
		(pin P1RDFULL P1RDFULL output)
		(pin P1RDOVERFLOW P1RDOVERFLOW output)
		(pin P1RTSTENB P1RTSTENB input)
		(pin P1RTSTMODEB3 P1RTSTMODEB3 input)
		(pin P1RTSTMODEB2 P1RTSTMODEB2 input)
		(pin P1RTSTMODEB1 P1RTSTMODEB1 input)
		(pin P1RTSTMODEB0 P1RTSTMODEB0 input)
		(pin P1RTSTPINENB P1RTSTPINENB input)
		(pin P1RTSTUDMN P1RTSTUDMN output)
		(pin P1RTSTUNDERRUN P1RTSTUNDERRUN output)
		(pin P1RTSTWRDATA31 P1RTSTWRDATA31 input)
		(pin P1RTSTWRDATA30 P1RTSTWRDATA30 input)
		(pin P1RTSTWRDATA29 P1RTSTWRDATA29 input)
		(pin P1RTSTWRDATA28 P1RTSTWRDATA28 input)
		(pin P1RTSTWRDATA27 P1RTSTWRDATA27 input)
		(pin P1RTSTWRDATA26 P1RTSTWRDATA26 input)
		(pin P1RTSTWRDATA25 P1RTSTWRDATA25 input)
		(pin P1RTSTWRDATA24 P1RTSTWRDATA24 input)
		(pin P1RTSTWRDATA23 P1RTSTWRDATA23 input)
		(pin P1RTSTWRDATA22 P1RTSTWRDATA22 input)
		(pin P1RTSTWRDATA21 P1RTSTWRDATA21 input)
		(pin P1RTSTWRDATA20 P1RTSTWRDATA20 input)
		(pin P1RTSTWRDATA19 P1RTSTWRDATA19 input)
		(pin P1RTSTWRDATA18 P1RTSTWRDATA18 input)
		(pin P1RTSTWRDATA17 P1RTSTWRDATA17 input)
		(pin P1RTSTWRDATA16 P1RTSTWRDATA16 input)
		(pin P1RTSTWRDATA15 P1RTSTWRDATA15 input)
		(pin P1RTSTWRDATA14 P1RTSTWRDATA14 input)
		(pin P1RTSTWRDATA13 P1RTSTWRDATA13 input)
		(pin P1RTSTWRDATA12 P1RTSTWRDATA12 input)
		(pin P1RTSTWRDATA11 P1RTSTWRDATA11 input)
		(pin P1RTSTWRDATA10 P1RTSTWRDATA10 input)
		(pin P1RTSTWRDATA9 P1RTSTWRDATA9 input)
		(pin P1RTSTWRDATA8 P1RTSTWRDATA8 input)
		(pin P1RTSTWRDATA7 P1RTSTWRDATA7 input)
		(pin P1RTSTWRDATA6 P1RTSTWRDATA6 input)
		(pin P1RTSTWRDATA5 P1RTSTWRDATA5 input)
		(pin P1RTSTWRDATA4 P1RTSTWRDATA4 input)
		(pin P1RTSTWRDATA3 P1RTSTWRDATA3 input)
		(pin P1RTSTWRDATA2 P1RTSTWRDATA2 input)
		(pin P1RTSTWRDATA1 P1RTSTWRDATA1 input)
		(pin P1RTSTWRDATA0 P1RTSTWRDATA0 input)
		(pin P1RTSTWRMASK3 P1RTSTWRMASK3 input)
		(pin P1RTSTWRMASK2 P1RTSTWRMASK2 input)
		(pin P1RTSTWRMASK1 P1RTSTWRMASK1 input)
		(pin P1RTSTWRMASK0 P1RTSTWRMASK0 input)
		(pin P1RWRMASK3 P1RWRMASK3 input)
		(pin P1RWRMASK2 P1RWRMASK2 input)
		(pin P1RWRMASK1 P1RWRMASK1 input)
		(pin P1RWRMASK0 P1RWRMASK0 input)
		(pin P1WRCLK P1WRCLK input)
		(pin P1WRCOUNT6 P1WRCOUNT6 output)
		(pin P1WRCOUNT5 P1WRCOUNT5 output)
		(pin P1WRCOUNT4 P1WRCOUNT4 output)
		(pin P1WRCOUNT3 P1WRCOUNT3 output)
		(pin P1WRCOUNT2 P1WRCOUNT2 output)
		(pin P1WRCOUNT1 P1WRCOUNT1 output)
		(pin P1WRCOUNT0 P1WRCOUNT0 output)
		(pin P1WRDATA31 P1WRDATA31 input)
		(pin P1WRDATA30 P1WRDATA30 input)
		(pin P1WRDATA29 P1WRDATA29 input)
		(pin P1WRDATA28 P1WRDATA28 input)
		(pin P1WRDATA27 P1WRDATA27 input)
		(pin P1WRDATA26 P1WRDATA26 input)
		(pin P1WRDATA25 P1WRDATA25 input)
		(pin P1WRDATA24 P1WRDATA24 input)
		(pin P1WRDATA23 P1WRDATA23 input)
		(pin P1WRDATA22 P1WRDATA22 input)
		(pin P1WRDATA21 P1WRDATA21 input)
		(pin P1WRDATA20 P1WRDATA20 input)
		(pin P1WRDATA19 P1WRDATA19 input)
		(pin P1WRDATA18 P1WRDATA18 input)
		(pin P1WRDATA17 P1WRDATA17 input)
		(pin P1WRDATA16 P1WRDATA16 input)
		(pin P1WRDATA15 P1WRDATA15 input)
		(pin P1WRDATA14 P1WRDATA14 input)
		(pin P1WRDATA13 P1WRDATA13 input)
		(pin P1WRDATA12 P1WRDATA12 input)
		(pin P1WRDATA11 P1WRDATA11 input)
		(pin P1WRDATA10 P1WRDATA10 input)
		(pin P1WRDATA9 P1WRDATA9 input)
		(pin P1WRDATA8 P1WRDATA8 input)
		(pin P1WRDATA7 P1WRDATA7 input)
		(pin P1WRDATA6 P1WRDATA6 input)
		(pin P1WRDATA5 P1WRDATA5 input)
		(pin P1WRDATA4 P1WRDATA4 input)
		(pin P1WRDATA3 P1WRDATA3 input)
		(pin P1WRDATA2 P1WRDATA2 input)
		(pin P1WRDATA1 P1WRDATA1 input)
		(pin P1WRDATA0 P1WRDATA0 input)
		(pin P1WREMPTY P1WREMPTY output)
		(pin P1WREN P1WREN input)
		(pin P1WRERROR P1WRERROR output)
		(pin P1WRFULL P1WRFULL output)
		(pin P1WRUNDERRUN P1WRUNDERRUN output)
		(pin P1WTSTDATA31 P1WTSTDATA31 output)
		(pin P1WTSTDATA30 P1WTSTDATA30 output)
		(pin P1WTSTDATA29 P1WTSTDATA29 output)
		(pin P1WTSTDATA28 P1WTSTDATA28 output)
		(pin P1WTSTDATA27 P1WTSTDATA27 output)
		(pin P1WTSTDATA26 P1WTSTDATA26 output)
		(pin P1WTSTDATA25 P1WTSTDATA25 output)
		(pin P1WTSTDATA24 P1WTSTDATA24 output)
		(pin P1WTSTDATA23 P1WTSTDATA23 output)
		(pin P1WTSTDATA22 P1WTSTDATA22 output)
		(pin P1WTSTDATA21 P1WTSTDATA21 output)
		(pin P1WTSTDATA20 P1WTSTDATA20 output)
		(pin P1WTSTDATA19 P1WTSTDATA19 output)
		(pin P1WTSTDATA18 P1WTSTDATA18 output)
		(pin P1WTSTDATA17 P1WTSTDATA17 output)
		(pin P1WTSTDATA16 P1WTSTDATA16 output)
		(pin P1WTSTDATA15 P1WTSTDATA15 output)
		(pin P1WTSTDATA14 P1WTSTDATA14 output)
		(pin P1WTSTDATA13 P1WTSTDATA13 output)
		(pin P1WTSTDATA12 P1WTSTDATA12 output)
		(pin P1WTSTDATA11 P1WTSTDATA11 output)
		(pin P1WTSTDATA10 P1WTSTDATA10 output)
		(pin P1WTSTDATA9 P1WTSTDATA9 output)
		(pin P1WTSTDATA8 P1WTSTDATA8 output)
		(pin P1WTSTDATA7 P1WTSTDATA7 output)
		(pin P1WTSTDATA6 P1WTSTDATA6 output)
		(pin P1WTSTDATA5 P1WTSTDATA5 output)
		(pin P1WTSTDATA4 P1WTSTDATA4 output)
		(pin P1WTSTDATA3 P1WTSTDATA3 output)
		(pin P1WTSTDATA2 P1WTSTDATA2 output)
		(pin P1WTSTDATA1 P1WTSTDATA1 output)
		(pin P1WTSTDATA0 P1WTSTDATA0 output)
		(pin P1WTSTENB P1WTSTENB input)
		(pin P1WTSTLDMN P1WTSTLDMN output)
		(pin P1WTSTMODEB3 P1WTSTMODEB3 input)
		(pin P1WTSTMODEB2 P1WTSTMODEB2 input)
		(pin P1WTSTMODEB1 P1WTSTMODEB1 input)
		(pin P1WTSTMODEB0 P1WTSTMODEB0 input)
		(pin P1WTSTOVERFLOW P1WTSTOVERFLOW output)
		(pin P1WTSTPINENB P1WTSTPINENB input)
		(pin P2ARBEN P2ARBEN input)
		(pin P2CLK P2CLK input)
		(pin P2CMDBA2 P2CMDBA2 input)
		(pin P2CMDBA1 P2CMDBA1 input)
		(pin P2CMDBA0 P2CMDBA0 input)
		(pin P2CMDBL5 P2CMDBL5 input)
		(pin P2CMDBL4 P2CMDBL4 input)
		(pin P2CMDBL3 P2CMDBL3 input)
		(pin P2CMDBL2 P2CMDBL2 input)
		(pin P2CMDBL1 P2CMDBL1 input)
		(pin P2CMDBL0 P2CMDBL0 input)
		(pin P2CMDCA11 P2CMDCA11 input)
		(pin P2CMDCA10 P2CMDCA10 input)
		(pin P2CMDCA9 P2CMDCA9 input)
		(pin P2CMDCA8 P2CMDCA8 input)
		(pin P2CMDCA7 P2CMDCA7 input)
		(pin P2CMDCA6 P2CMDCA6 input)
		(pin P2CMDCA5 P2CMDCA5 input)
		(pin P2CMDCA4 P2CMDCA4 input)
		(pin P2CMDCA3 P2CMDCA3 input)
		(pin P2CMDCA2 P2CMDCA2 input)
		(pin P2CMDCA1 P2CMDCA1 input)
		(pin P2CMDCA0 P2CMDCA0 input)
		(pin P2CMDCLK P2CMDCLK input)
		(pin P2CMDEMPTY P2CMDEMPTY output)
		(pin P2CMDEN P2CMDEN input)
		(pin P2CMDFULL P2CMDFULL output)
		(pin P2CMDINSTR2 P2CMDINSTR2 input)
		(pin P2CMDINSTR1 P2CMDINSTR1 input)
		(pin P2CMDINSTR0 P2CMDINSTR0 input)
		(pin P2CMDRA14 P2CMDRA14 input)
		(pin P2CMDRA13 P2CMDRA13 input)
		(pin P2CMDRA12 P2CMDRA12 input)
		(pin P2CMDRA11 P2CMDRA11 input)
		(pin P2CMDRA10 P2CMDRA10 input)
		(pin P2CMDRA9 P2CMDRA9 input)
		(pin P2CMDRA8 P2CMDRA8 input)
		(pin P2CMDRA7 P2CMDRA7 input)
		(pin P2CMDRA6 P2CMDRA6 input)
		(pin P2CMDRA5 P2CMDRA5 input)
		(pin P2CMDRA4 P2CMDRA4 input)
		(pin P2CMDRA3 P2CMDRA3 input)
		(pin P2CMDRA2 P2CMDRA2 input)
		(pin P2CMDRA1 P2CMDRA1 input)
		(pin P2CMDRA0 P2CMDRA0 input)
		(pin P2COUNT6 P2COUNT6 output)
		(pin P2COUNT5 P2COUNT5 output)
		(pin P2COUNT4 P2COUNT4 output)
		(pin P2COUNT3 P2COUNT3 output)
		(pin P2COUNT2 P2COUNT2 output)
		(pin P2COUNT1 P2COUNT1 output)
		(pin P2COUNT0 P2COUNT0 output)
		(pin P2EMPTY P2EMPTY output)
		(pin P2EN P2EN input)
		(pin P2ERROR P2ERROR output)
		(pin P2FULL P2FULL output)
		(pin P2RDDATA31 P2RDDATA31 output)
		(pin P2RDDATA30 P2RDDATA30 output)
		(pin P2RDDATA29 P2RDDATA29 output)
		(pin P2RDDATA28 P2RDDATA28 output)
		(pin P2RDDATA27 P2RDDATA27 output)
		(pin P2RDDATA26 P2RDDATA26 output)
		(pin P2RDDATA25 P2RDDATA25 output)
		(pin P2RDDATA24 P2RDDATA24 output)
		(pin P2RDDATA23 P2RDDATA23 output)
		(pin P2RDDATA22 P2RDDATA22 output)
		(pin P2RDDATA21 P2RDDATA21 output)
		(pin P2RDDATA20 P2RDDATA20 output)
		(pin P2RDDATA19 P2RDDATA19 output)
		(pin P2RDDATA18 P2RDDATA18 output)
		(pin P2RDDATA17 P2RDDATA17 output)
		(pin P2RDDATA16 P2RDDATA16 output)
		(pin P2RDDATA15 P2RDDATA15 output)
		(pin P2RDDATA14 P2RDDATA14 output)
		(pin P2RDDATA13 P2RDDATA13 output)
		(pin P2RDDATA12 P2RDDATA12 output)
		(pin P2RDDATA11 P2RDDATA11 output)
		(pin P2RDDATA10 P2RDDATA10 output)
		(pin P2RDDATA9 P2RDDATA9 output)
		(pin P2RDDATA8 P2RDDATA8 output)
		(pin P2RDDATA7 P2RDDATA7 output)
		(pin P2RDDATA6 P2RDDATA6 output)
		(pin P2RDDATA5 P2RDDATA5 output)
		(pin P2RDDATA4 P2RDDATA4 output)
		(pin P2RDDATA3 P2RDDATA3 output)
		(pin P2RDDATA2 P2RDDATA2 output)
		(pin P2RDDATA1 P2RDDATA1 output)
		(pin P2RDDATA0 P2RDDATA0 output)
		(pin P2RDOVERFLOW P2RDOVERFLOW output)
		(pin P2TSTENB P2TSTENB input)
		(pin P2TSTMODEB3 P2TSTMODEB3 input)
		(pin P2TSTMODEB2 P2TSTMODEB2 input)
		(pin P2TSTMODEB1 P2TSTMODEB1 input)
		(pin P2TSTMODEB0 P2TSTMODEB0 input)
		(pin P2TSTPINENB P2TSTPINENB input)
		(pin P2TSTUDMP P2TSTUDMP output)
		(pin P2WRDATA31 P2WRDATA31 input)
		(pin P2WRDATA30 P2WRDATA30 input)
		(pin P2WRDATA29 P2WRDATA29 input)
		(pin P2WRDATA28 P2WRDATA28 input)
		(pin P2WRDATA27 P2WRDATA27 input)
		(pin P2WRDATA26 P2WRDATA26 input)
		(pin P2WRDATA25 P2WRDATA25 input)
		(pin P2WRDATA24 P2WRDATA24 input)
		(pin P2WRDATA23 P2WRDATA23 input)
		(pin P2WRDATA22 P2WRDATA22 input)
		(pin P2WRDATA21 P2WRDATA21 input)
		(pin P2WRDATA20 P2WRDATA20 input)
		(pin P2WRDATA19 P2WRDATA19 input)
		(pin P2WRDATA18 P2WRDATA18 input)
		(pin P2WRDATA17 P2WRDATA17 input)
		(pin P2WRDATA16 P2WRDATA16 input)
		(pin P2WRDATA15 P2WRDATA15 input)
		(pin P2WRDATA14 P2WRDATA14 input)
		(pin P2WRDATA13 P2WRDATA13 input)
		(pin P2WRDATA12 P2WRDATA12 input)
		(pin P2WRDATA11 P2WRDATA11 input)
		(pin P2WRDATA10 P2WRDATA10 input)
		(pin P2WRDATA9 P2WRDATA9 input)
		(pin P2WRDATA8 P2WRDATA8 input)
		(pin P2WRDATA7 P2WRDATA7 input)
		(pin P2WRDATA6 P2WRDATA6 input)
		(pin P2WRDATA5 P2WRDATA5 input)
		(pin P2WRDATA4 P2WRDATA4 input)
		(pin P2WRDATA3 P2WRDATA3 input)
		(pin P2WRDATA2 P2WRDATA2 input)
		(pin P2WRDATA1 P2WRDATA1 input)
		(pin P2WRDATA0 P2WRDATA0 input)
		(pin P2WRMASK3 P2WRMASK3 input)
		(pin P2WRMASK2 P2WRMASK2 input)
		(pin P2WRMASK1 P2WRMASK1 input)
		(pin P2WRMASK0 P2WRMASK0 input)
		(pin P2WRUNDERRUN P2WRUNDERRUN output)
		(pin P3ARBEN P3ARBEN input)
		(pin P3CLK P3CLK input)
		(pin P3CMDBA2 P3CMDBA2 input)
		(pin P3CMDBA1 P3CMDBA1 input)
		(pin P3CMDBA0 P3CMDBA0 input)
		(pin P3CMDBL5 P3CMDBL5 input)
		(pin P3CMDBL4 P3CMDBL4 input)
		(pin P3CMDBL3 P3CMDBL3 input)
		(pin P3CMDBL2 P3CMDBL2 input)
		(pin P3CMDBL1 P3CMDBL1 input)
		(pin P3CMDBL0 P3CMDBL0 input)
		(pin P3CMDCA11 P3CMDCA11 input)
		(pin P3CMDCA10 P3CMDCA10 input)
		(pin P3CMDCA9 P3CMDCA9 input)
		(pin P3CMDCA8 P3CMDCA8 input)
		(pin P3CMDCA7 P3CMDCA7 input)
		(pin P3CMDCA6 P3CMDCA6 input)
		(pin P3CMDCA5 P3CMDCA5 input)
		(pin P3CMDCA4 P3CMDCA4 input)
		(pin P3CMDCA3 P3CMDCA3 input)
		(pin P3CMDCA2 P3CMDCA2 input)
		(pin P3CMDCA1 P3CMDCA1 input)
		(pin P3CMDCA0 P3CMDCA0 input)
		(pin P3CMDCLK P3CMDCLK input)
		(pin P3CMDEMPTY P3CMDEMPTY output)
		(pin P3CMDEN P3CMDEN input)
		(pin P3CMDFULL P3CMDFULL output)
		(pin P3CMDINSTR2 P3CMDINSTR2 input)
		(pin P3CMDINSTR1 P3CMDINSTR1 input)
		(pin P3CMDINSTR0 P3CMDINSTR0 input)
		(pin P3CMDRA14 P3CMDRA14 input)
		(pin P3CMDRA13 P3CMDRA13 input)
		(pin P3CMDRA12 P3CMDRA12 input)
		(pin P3CMDRA11 P3CMDRA11 input)
		(pin P3CMDRA10 P3CMDRA10 input)
		(pin P3CMDRA9 P3CMDRA9 input)
		(pin P3CMDRA8 P3CMDRA8 input)
		(pin P3CMDRA7 P3CMDRA7 input)
		(pin P3CMDRA6 P3CMDRA6 input)
		(pin P3CMDRA5 P3CMDRA5 input)
		(pin P3CMDRA4 P3CMDRA4 input)
		(pin P3CMDRA3 P3CMDRA3 input)
		(pin P3CMDRA2 P3CMDRA2 input)
		(pin P3CMDRA1 P3CMDRA1 input)
		(pin P3CMDRA0 P3CMDRA0 input)
		(pin P3COUNT6 P3COUNT6 output)
		(pin P3COUNT5 P3COUNT5 output)
		(pin P3COUNT4 P3COUNT4 output)
		(pin P3COUNT3 P3COUNT3 output)
		(pin P3COUNT2 P3COUNT2 output)
		(pin P3COUNT1 P3COUNT1 output)
		(pin P3COUNT0 P3COUNT0 output)
		(pin P3EMPTY P3EMPTY output)
		(pin P3EN P3EN input)
		(pin P3ERROR P3ERROR output)
		(pin P3FULL P3FULL output)
		(pin P3RDDATA31 P3RDDATA31 output)
		(pin P3RDDATA30 P3RDDATA30 output)
		(pin P3RDDATA29 P3RDDATA29 output)
		(pin P3RDDATA28 P3RDDATA28 output)
		(pin P3RDDATA27 P3RDDATA27 output)
		(pin P3RDDATA26 P3RDDATA26 output)
		(pin P3RDDATA25 P3RDDATA25 output)
		(pin P3RDDATA24 P3RDDATA24 output)
		(pin P3RDDATA23 P3RDDATA23 output)
		(pin P3RDDATA22 P3RDDATA22 output)
		(pin P3RDDATA21 P3RDDATA21 output)
		(pin P3RDDATA20 P3RDDATA20 output)
		(pin P3RDDATA19 P3RDDATA19 output)
		(pin P3RDDATA18 P3RDDATA18 output)
		(pin P3RDDATA17 P3RDDATA17 output)
		(pin P3RDDATA16 P3RDDATA16 output)
		(pin P3RDDATA15 P3RDDATA15 output)
		(pin P3RDDATA14 P3RDDATA14 output)
		(pin P3RDDATA13 P3RDDATA13 output)
		(pin P3RDDATA12 P3RDDATA12 output)
		(pin P3RDDATA11 P3RDDATA11 output)
		(pin P3RDDATA10 P3RDDATA10 output)
		(pin P3RDDATA9 P3RDDATA9 output)
		(pin P3RDDATA8 P3RDDATA8 output)
		(pin P3RDDATA7 P3RDDATA7 output)
		(pin P3RDDATA6 P3RDDATA6 output)
		(pin P3RDDATA5 P3RDDATA5 output)
		(pin P3RDDATA4 P3RDDATA4 output)
		(pin P3RDDATA3 P3RDDATA3 output)
		(pin P3RDDATA2 P3RDDATA2 output)
		(pin P3RDDATA1 P3RDDATA1 output)
		(pin P3RDDATA0 P3RDDATA0 output)
		(pin P3RDOVERFLOW P3RDOVERFLOW output)
		(pin P3TSTENB P3TSTENB input)
		(pin P3TSTLDMP P3TSTLDMP output)
		(pin P3TSTMODEB3 P3TSTMODEB3 input)
		(pin P3TSTMODEB2 P3TSTMODEB2 input)
		(pin P3TSTMODEB1 P3TSTMODEB1 input)
		(pin P3TSTMODEB0 P3TSTMODEB0 input)
		(pin P3TSTPINENB P3TSTPINENB input)
		(pin P3WRDATA31 P3WRDATA31 input)
		(pin P3WRDATA30 P3WRDATA30 input)
		(pin P3WRDATA29 P3WRDATA29 input)
		(pin P3WRDATA28 P3WRDATA28 input)
		(pin P3WRDATA27 P3WRDATA27 input)
		(pin P3WRDATA26 P3WRDATA26 input)
		(pin P3WRDATA25 P3WRDATA25 input)
		(pin P3WRDATA24 P3WRDATA24 input)
		(pin P3WRDATA23 P3WRDATA23 input)
		(pin P3WRDATA22 P3WRDATA22 input)
		(pin P3WRDATA21 P3WRDATA21 input)
		(pin P3WRDATA20 P3WRDATA20 input)
		(pin P3WRDATA19 P3WRDATA19 input)
		(pin P3WRDATA18 P3WRDATA18 input)
		(pin P3WRDATA17 P3WRDATA17 input)
		(pin P3WRDATA16 P3WRDATA16 input)
		(pin P3WRDATA15 P3WRDATA15 input)
		(pin P3WRDATA14 P3WRDATA14 input)
		(pin P3WRDATA13 P3WRDATA13 input)
		(pin P3WRDATA12 P3WRDATA12 input)
		(pin P3WRDATA11 P3WRDATA11 input)
		(pin P3WRDATA10 P3WRDATA10 input)
		(pin P3WRDATA9 P3WRDATA9 input)
		(pin P3WRDATA8 P3WRDATA8 input)
		(pin P3WRDATA7 P3WRDATA7 input)
		(pin P3WRDATA6 P3WRDATA6 input)
		(pin P3WRDATA5 P3WRDATA5 input)
		(pin P3WRDATA4 P3WRDATA4 input)
		(pin P3WRDATA3 P3WRDATA3 input)
		(pin P3WRDATA2 P3WRDATA2 input)
		(pin P3WRDATA1 P3WRDATA1 input)
		(pin P3WRDATA0 P3WRDATA0 input)
		(pin P3WRMASK3 P3WRMASK3 input)
		(pin P3WRMASK2 P3WRMASK2 input)
		(pin P3WRMASK1 P3WRMASK1 input)
		(pin P3WRMASK0 P3WRMASK0 input)
		(pin P3WRUNDERRUN P3WRUNDERRUN output)
		(pin P4ARBEN P4ARBEN input)
		(pin P4CLK P4CLK input)
		(pin P4CMDBA2 P4CMDBA2 input)
		(pin P4CMDBA1 P4CMDBA1 input)
		(pin P4CMDBA0 P4CMDBA0 input)
		(pin P4CMDBL5 P4CMDBL5 input)
		(pin P4CMDBL4 P4CMDBL4 input)
		(pin P4CMDBL3 P4CMDBL3 input)
		(pin P4CMDBL2 P4CMDBL2 input)
		(pin P4CMDBL1 P4CMDBL1 input)
		(pin P4CMDBL0 P4CMDBL0 input)
		(pin P4CMDCA11 P4CMDCA11 input)
		(pin P4CMDCA10 P4CMDCA10 input)
		(pin P4CMDCA9 P4CMDCA9 input)
		(pin P4CMDCA8 P4CMDCA8 input)
		(pin P4CMDCA7 P4CMDCA7 input)
		(pin P4CMDCA6 P4CMDCA6 input)
		(pin P4CMDCA5 P4CMDCA5 input)
		(pin P4CMDCA4 P4CMDCA4 input)
		(pin P4CMDCA3 P4CMDCA3 input)
		(pin P4CMDCA2 P4CMDCA2 input)
		(pin P4CMDCA1 P4CMDCA1 input)
		(pin P4CMDCA0 P4CMDCA0 input)
		(pin P4CMDCLK P4CMDCLK input)
		(pin P4CMDEMPTY P4CMDEMPTY output)
		(pin P4CMDEN P4CMDEN input)
		(pin P4CMDFULL P4CMDFULL output)
		(pin P4CMDINSTR2 P4CMDINSTR2 input)
		(pin P4CMDINSTR1 P4CMDINSTR1 input)
		(pin P4CMDINSTR0 P4CMDINSTR0 input)
		(pin P4CMDRA14 P4CMDRA14 input)
		(pin P4CMDRA13 P4CMDRA13 input)
		(pin P4CMDRA12 P4CMDRA12 input)
		(pin P4CMDRA11 P4CMDRA11 input)
		(pin P4CMDRA10 P4CMDRA10 input)
		(pin P4CMDRA9 P4CMDRA9 input)
		(pin P4CMDRA8 P4CMDRA8 input)
		(pin P4CMDRA7 P4CMDRA7 input)
		(pin P4CMDRA6 P4CMDRA6 input)
		(pin P4CMDRA5 P4CMDRA5 input)
		(pin P4CMDRA4 P4CMDRA4 input)
		(pin P4CMDRA3 P4CMDRA3 input)
		(pin P4CMDRA2 P4CMDRA2 input)
		(pin P4CMDRA1 P4CMDRA1 input)
		(pin P4CMDRA0 P4CMDRA0 input)
		(pin P4COUNT6 P4COUNT6 output)
		(pin P4COUNT5 P4COUNT5 output)
		(pin P4COUNT4 P4COUNT4 output)
		(pin P4COUNT3 P4COUNT3 output)
		(pin P4COUNT2 P4COUNT2 output)
		(pin P4COUNT1 P4COUNT1 output)
		(pin P4COUNT0 P4COUNT0 output)
		(pin P4EMPTY P4EMPTY output)
		(pin P4EN P4EN input)
		(pin P4ERROR P4ERROR output)
		(pin P4FULL P4FULL output)
		(pin P4RDDATA31 P4RDDATA31 output)
		(pin P4RDDATA30 P4RDDATA30 output)
		(pin P4RDDATA29 P4RDDATA29 output)
		(pin P4RDDATA28 P4RDDATA28 output)
		(pin P4RDDATA27 P4RDDATA27 output)
		(pin P4RDDATA26 P4RDDATA26 output)
		(pin P4RDDATA25 P4RDDATA25 output)
		(pin P4RDDATA24 P4RDDATA24 output)
		(pin P4RDDATA23 P4RDDATA23 output)
		(pin P4RDDATA22 P4RDDATA22 output)
		(pin P4RDDATA21 P4RDDATA21 output)
		(pin P4RDDATA20 P4RDDATA20 output)
		(pin P4RDDATA19 P4RDDATA19 output)
		(pin P4RDDATA18 P4RDDATA18 output)
		(pin P4RDDATA17 P4RDDATA17 output)
		(pin P4RDDATA16 P4RDDATA16 output)
		(pin P4RDDATA15 P4RDDATA15 output)
		(pin P4RDDATA14 P4RDDATA14 output)
		(pin P4RDDATA13 P4RDDATA13 output)
		(pin P4RDDATA12 P4RDDATA12 output)
		(pin P4RDDATA11 P4RDDATA11 output)
		(pin P4RDDATA10 P4RDDATA10 output)
		(pin P4RDDATA9 P4RDDATA9 output)
		(pin P4RDDATA8 P4RDDATA8 output)
		(pin P4RDDATA7 P4RDDATA7 output)
		(pin P4RDDATA6 P4RDDATA6 output)
		(pin P4RDDATA5 P4RDDATA5 output)
		(pin P4RDDATA4 P4RDDATA4 output)
		(pin P4RDDATA3 P4RDDATA3 output)
		(pin P4RDDATA2 P4RDDATA2 output)
		(pin P4RDDATA1 P4RDDATA1 output)
		(pin P4RDDATA0 P4RDDATA0 output)
		(pin P4RDOVERFLOW P4RDOVERFLOW output)
		(pin P4TSTENB P4TSTENB input)
		(pin P4TSTMODEB3 P4TSTMODEB3 input)
		(pin P4TSTMODEB2 P4TSTMODEB2 input)
		(pin P4TSTMODEB1 P4TSTMODEB1 input)
		(pin P4TSTMODEB0 P4TSTMODEB0 input)
		(pin P4TSTPINENB P4TSTPINENB input)
		(pin P4TSTUDMN P4TSTUDMN output)
		(pin P4WRDATA31 P4WRDATA31 input)
		(pin P4WRDATA30 P4WRDATA30 input)
		(pin P4WRDATA29 P4WRDATA29 input)
		(pin P4WRDATA28 P4WRDATA28 input)
		(pin P4WRDATA27 P4WRDATA27 input)
		(pin P4WRDATA26 P4WRDATA26 input)
		(pin P4WRDATA25 P4WRDATA25 input)
		(pin P4WRDATA24 P4WRDATA24 input)
		(pin P4WRDATA23 P4WRDATA23 input)
		(pin P4WRDATA22 P4WRDATA22 input)
		(pin P4WRDATA21 P4WRDATA21 input)
		(pin P4WRDATA20 P4WRDATA20 input)
		(pin P4WRDATA19 P4WRDATA19 input)
		(pin P4WRDATA18 P4WRDATA18 input)
		(pin P4WRDATA17 P4WRDATA17 input)
		(pin P4WRDATA16 P4WRDATA16 input)
		(pin P4WRDATA15 P4WRDATA15 input)
		(pin P4WRDATA14 P4WRDATA14 input)
		(pin P4WRDATA13 P4WRDATA13 input)
		(pin P4WRDATA12 P4WRDATA12 input)
		(pin P4WRDATA11 P4WRDATA11 input)
		(pin P4WRDATA10 P4WRDATA10 input)
		(pin P4WRDATA9 P4WRDATA9 input)
		(pin P4WRDATA8 P4WRDATA8 input)
		(pin P4WRDATA7 P4WRDATA7 input)
		(pin P4WRDATA6 P4WRDATA6 input)
		(pin P4WRDATA5 P4WRDATA5 input)
		(pin P4WRDATA4 P4WRDATA4 input)
		(pin P4WRDATA3 P4WRDATA3 input)
		(pin P4WRDATA2 P4WRDATA2 input)
		(pin P4WRDATA1 P4WRDATA1 input)
		(pin P4WRDATA0 P4WRDATA0 input)
		(pin P4WRMASK3 P4WRMASK3 input)
		(pin P4WRMASK2 P4WRMASK2 input)
		(pin P4WRMASK1 P4WRMASK1 input)
		(pin P4WRMASK0 P4WRMASK0 input)
		(pin P4WRUNDERRUN P4WRUNDERRUN output)
		(pin P5ARBEN P5ARBEN input)
		(pin P5CLK P5CLK input)
		(pin P5CMDBA2 P5CMDBA2 input)
		(pin P5CMDBA1 P5CMDBA1 input)
		(pin P5CMDBA0 P5CMDBA0 input)
		(pin P5CMDBL5 P5CMDBL5 input)
		(pin P5CMDBL4 P5CMDBL4 input)
		(pin P5CMDBL3 P5CMDBL3 input)
		(pin P5CMDBL2 P5CMDBL2 input)
		(pin P5CMDBL1 P5CMDBL1 input)
		(pin P5CMDBL0 P5CMDBL0 input)
		(pin P5CMDCA11 P5CMDCA11 input)
		(pin P5CMDCA10 P5CMDCA10 input)
		(pin P5CMDCA9 P5CMDCA9 input)
		(pin P5CMDCA8 P5CMDCA8 input)
		(pin P5CMDCA7 P5CMDCA7 input)
		(pin P5CMDCA6 P5CMDCA6 input)
		(pin P5CMDCA5 P5CMDCA5 input)
		(pin P5CMDCA4 P5CMDCA4 input)
		(pin P5CMDCA3 P5CMDCA3 input)
		(pin P5CMDCA2 P5CMDCA2 input)
		(pin P5CMDCA1 P5CMDCA1 input)
		(pin P5CMDCA0 P5CMDCA0 input)
		(pin P5CMDCLK P5CMDCLK input)
		(pin P5CMDEMPTY P5CMDEMPTY output)
		(pin P5CMDEN P5CMDEN input)
		(pin P5CMDFULL P5CMDFULL output)
		(pin P5CMDINSTR2 P5CMDINSTR2 input)
		(pin P5CMDINSTR1 P5CMDINSTR1 input)
		(pin P5CMDINSTR0 P5CMDINSTR0 input)
		(pin P5CMDRA14 P5CMDRA14 input)
		(pin P5CMDRA13 P5CMDRA13 input)
		(pin P5CMDRA12 P5CMDRA12 input)
		(pin P5CMDRA11 P5CMDRA11 input)
		(pin P5CMDRA10 P5CMDRA10 input)
		(pin P5CMDRA9 P5CMDRA9 input)
		(pin P5CMDRA8 P5CMDRA8 input)
		(pin P5CMDRA7 P5CMDRA7 input)
		(pin P5CMDRA6 P5CMDRA6 input)
		(pin P5CMDRA5 P5CMDRA5 input)
		(pin P5CMDRA4 P5CMDRA4 input)
		(pin P5CMDRA3 P5CMDRA3 input)
		(pin P5CMDRA2 P5CMDRA2 input)
		(pin P5CMDRA1 P5CMDRA1 input)
		(pin P5CMDRA0 P5CMDRA0 input)
		(pin P5COUNT6 P5COUNT6 output)
		(pin P5COUNT5 P5COUNT5 output)
		(pin P5COUNT4 P5COUNT4 output)
		(pin P5COUNT3 P5COUNT3 output)
		(pin P5COUNT2 P5COUNT2 output)
		(pin P5COUNT1 P5COUNT1 output)
		(pin P5COUNT0 P5COUNT0 output)
		(pin P5EMPTY P5EMPTY output)
		(pin P5EN P5EN input)
		(pin P5ERROR P5ERROR output)
		(pin P5FULL P5FULL output)
		(pin P5RDDATA31 P5RDDATA31 output)
		(pin P5RDDATA30 P5RDDATA30 output)
		(pin P5RDDATA29 P5RDDATA29 output)
		(pin P5RDDATA28 P5RDDATA28 output)
		(pin P5RDDATA27 P5RDDATA27 output)
		(pin P5RDDATA26 P5RDDATA26 output)
		(pin P5RDDATA25 P5RDDATA25 output)
		(pin P5RDDATA24 P5RDDATA24 output)
		(pin P5RDDATA23 P5RDDATA23 output)
		(pin P5RDDATA22 P5RDDATA22 output)
		(pin P5RDDATA21 P5RDDATA21 output)
		(pin P5RDDATA20 P5RDDATA20 output)
		(pin P5RDDATA19 P5RDDATA19 output)
		(pin P5RDDATA18 P5RDDATA18 output)
		(pin P5RDDATA17 P5RDDATA17 output)
		(pin P5RDDATA16 P5RDDATA16 output)
		(pin P5RDDATA15 P5RDDATA15 output)
		(pin P5RDDATA14 P5RDDATA14 output)
		(pin P5RDDATA13 P5RDDATA13 output)
		(pin P5RDDATA12 P5RDDATA12 output)
		(pin P5RDDATA11 P5RDDATA11 output)
		(pin P5RDDATA10 P5RDDATA10 output)
		(pin P5RDDATA9 P5RDDATA9 output)
		(pin P5RDDATA8 P5RDDATA8 output)
		(pin P5RDDATA7 P5RDDATA7 output)
		(pin P5RDDATA6 P5RDDATA6 output)
		(pin P5RDDATA5 P5RDDATA5 output)
		(pin P5RDDATA4 P5RDDATA4 output)
		(pin P5RDDATA3 P5RDDATA3 output)
		(pin P5RDDATA2 P5RDDATA2 output)
		(pin P5RDDATA1 P5RDDATA1 output)
		(pin P5RDDATA0 P5RDDATA0 output)
		(pin P5RDOVERFLOW P5RDOVERFLOW output)
		(pin P5TSTENB P5TSTENB input)
		(pin P5TSTLDMN P5TSTLDMN output)
		(pin P5TSTMODEB3 P5TSTMODEB3 input)
		(pin P5TSTMODEB2 P5TSTMODEB2 input)
		(pin P5TSTMODEB1 P5TSTMODEB1 input)
		(pin P5TSTMODEB0 P5TSTMODEB0 input)
		(pin P5TSTPINENB P5TSTPINENB input)
		(pin P5WRDATA31 P5WRDATA31 input)
		(pin P5WRDATA30 P5WRDATA30 input)
		(pin P5WRDATA29 P5WRDATA29 input)
		(pin P5WRDATA28 P5WRDATA28 input)
		(pin P5WRDATA27 P5WRDATA27 input)
		(pin P5WRDATA26 P5WRDATA26 input)
		(pin P5WRDATA25 P5WRDATA25 input)
		(pin P5WRDATA24 P5WRDATA24 input)
		(pin P5WRDATA23 P5WRDATA23 input)
		(pin P5WRDATA22 P5WRDATA22 input)
		(pin P5WRDATA21 P5WRDATA21 input)
		(pin P5WRDATA20 P5WRDATA20 input)
		(pin P5WRDATA19 P5WRDATA19 input)
		(pin P5WRDATA18 P5WRDATA18 input)
		(pin P5WRDATA17 P5WRDATA17 input)
		(pin P5WRDATA16 P5WRDATA16 input)
		(pin P5WRDATA15 P5WRDATA15 input)
		(pin P5WRDATA14 P5WRDATA14 input)
		(pin P5WRDATA13 P5WRDATA13 input)
		(pin P5WRDATA12 P5WRDATA12 input)
		(pin P5WRDATA11 P5WRDATA11 input)
		(pin P5WRDATA10 P5WRDATA10 input)
		(pin P5WRDATA9 P5WRDATA9 input)
		(pin P5WRDATA8 P5WRDATA8 input)
		(pin P5WRDATA7 P5WRDATA7 input)
		(pin P5WRDATA6 P5WRDATA6 input)
		(pin P5WRDATA5 P5WRDATA5 input)
		(pin P5WRDATA4 P5WRDATA4 input)
		(pin P5WRDATA3 P5WRDATA3 input)
		(pin P5WRDATA2 P5WRDATA2 input)
		(pin P5WRDATA1 P5WRDATA1 input)
		(pin P5WRDATA0 P5WRDATA0 input)
		(pin P5WRMASK3 P5WRMASK3 input)
		(pin P5WRMASK2 P5WRMASK2 input)
		(pin P5WRMASK1 P5WRMASK1 input)
		(pin P5WRMASK0 P5WRMASK0 input)
		(pin P5WRUNDERRUN P5WRUNDERRUN output)
		(pin RAS RAS output)
		(pin RECAL RECAL input)
		(pin RST RST output)
		(pin SELFREFRESHENTER SELFREFRESHENTER input)
		(pin SELFREFRESHMODE SELFREFRESHMODE output)
		(pin STATUS31 STATUS31 output)
		(pin STATUS30 STATUS30 output)
		(pin STATUS29 STATUS29 output)
		(pin STATUS28 STATUS28 output)
		(pin STATUS27 STATUS27 output)
		(pin STATUS26 STATUS26 output)
		(pin STATUS25 STATUS25 output)
		(pin STATUS24 STATUS24 output)
		(pin STATUS23 STATUS23 output)
		(pin STATUS22 STATUS22 output)
		(pin STATUS21 STATUS21 output)
		(pin STATUS20 STATUS20 output)
		(pin STATUS19 STATUS19 output)
		(pin STATUS18 STATUS18 output)
		(pin STATUS17 STATUS17 output)
		(pin STATUS16 STATUS16 output)
		(pin STATUS15 STATUS15 output)
		(pin STATUS14 STATUS14 output)
		(pin STATUS13 STATUS13 output)
		(pin STATUS12 STATUS12 output)
		(pin STATUS11 STATUS11 output)
		(pin STATUS10 STATUS10 output)
		(pin STATUS9 STATUS9 output)
		(pin STATUS8 STATUS8 output)
		(pin STATUS7 STATUS7 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS0 STATUS0 output)
		(pin SYSRST SYSRST input)
		(pin TSTCMDOUT38 TSTCMDOUT38 output)
		(pin TSTCMDOUT37 TSTCMDOUT37 output)
		(pin TSTCMDOUT36 TSTCMDOUT36 output)
		(pin TSTCMDOUT35 TSTCMDOUT35 output)
		(pin TSTCMDOUT34 TSTCMDOUT34 output)
		(pin TSTCMDOUT33 TSTCMDOUT33 output)
		(pin TSTCMDOUT32 TSTCMDOUT32 output)
		(pin TSTCMDOUT31 TSTCMDOUT31 output)
		(pin TSTCMDOUT30 TSTCMDOUT30 output)
		(pin TSTCMDOUT29 TSTCMDOUT29 output)
		(pin TSTCMDOUT28 TSTCMDOUT28 output)
		(pin TSTCMDOUT27 TSTCMDOUT27 output)
		(pin TSTCMDOUT26 TSTCMDOUT26 output)
		(pin TSTCMDOUT25 TSTCMDOUT25 output)
		(pin TSTCMDOUT24 TSTCMDOUT24 output)
		(pin TSTCMDOUT23 TSTCMDOUT23 output)
		(pin TSTCMDOUT22 TSTCMDOUT22 output)
		(pin TSTCMDOUT21 TSTCMDOUT21 output)
		(pin TSTCMDOUT20 TSTCMDOUT20 output)
		(pin TSTCMDOUT19 TSTCMDOUT19 output)
		(pin TSTCMDOUT18 TSTCMDOUT18 output)
		(pin TSTCMDOUT17 TSTCMDOUT17 output)
		(pin TSTCMDOUT16 TSTCMDOUT16 output)
		(pin TSTCMDOUT15 TSTCMDOUT15 output)
		(pin TSTCMDOUT14 TSTCMDOUT14 output)
		(pin TSTCMDOUT13 TSTCMDOUT13 output)
		(pin TSTCMDOUT12 TSTCMDOUT12 output)
		(pin TSTCMDOUT11 TSTCMDOUT11 output)
		(pin TSTCMDOUT10 TSTCMDOUT10 output)
		(pin TSTCMDOUT9 TSTCMDOUT9 output)
		(pin TSTCMDOUT8 TSTCMDOUT8 output)
		(pin TSTCMDOUT7 TSTCMDOUT7 output)
		(pin TSTCMDOUT6 TSTCMDOUT6 output)
		(pin TSTCMDOUT5 TSTCMDOUT5 output)
		(pin TSTCMDOUT4 TSTCMDOUT4 output)
		(pin TSTCMDOUT3 TSTCMDOUT3 output)
		(pin TSTCMDOUT2 TSTCMDOUT2 output)
		(pin TSTCMDOUT1 TSTCMDOUT1 output)
		(pin TSTCMDOUT0 TSTCMDOUT0 output)
		(pin TSTCMDTESTENB TSTCMDTESTENB input)
		(pin TSTINB15 TSTINB15 input)
		(pin TSTINB14 TSTINB14 input)
		(pin TSTINB13 TSTINB13 input)
		(pin TSTINB12 TSTINB12 input)
		(pin TSTINB11 TSTINB11 input)
		(pin TSTINB10 TSTINB10 input)
		(pin TSTINB9 TSTINB9 input)
		(pin TSTINB8 TSTINB8 input)
		(pin TSTINB7 TSTINB7 input)
		(pin TSTINB6 TSTINB6 input)
		(pin TSTINB5 TSTINB5 input)
		(pin TSTINB4 TSTINB4 input)
		(pin TSTINB3 TSTINB3 input)
		(pin TSTINB2 TSTINB2 input)
		(pin TSTINB1 TSTINB1 input)
		(pin TSTINB0 TSTINB0 input)
		(pin TSTSCANCLK TSTSCANCLK input)
		(pin TSTSCANENB TSTSCANENB input)
		(pin TSTSCANIN TSTSCANIN input)
		(pin TSTSCANMODE TSTSCANMODE input)
		(pin TSTSCANOUT TSTSCANOUT output)
		(pin TSTSCANRST TSTSCANRST input)
		(pin TSTSCANSET TSTSCANSET input)
		(pin TSTSEL7 TSTSEL7 input)
		(pin TSTSEL6 TSTSEL6 input)
		(pin TSTSEL5 TSTSEL5 input)
		(pin TSTSEL4 TSTSEL4 input)
		(pin TSTSEL3 TSTSEL3 input)
		(pin TSTSEL2 TSTSEL2 input)
		(pin TSTSEL1 TSTSEL1 input)
		(pin TSTSEL0 TSTSEL0 input)
		(pin UDMN UDMN output)
		(pin UDMP UDMP output)
		(pin UDQSIOIN UDQSIOIN input)
		(pin UDQSIOIP UDQSIOIP input)
		(pin UIADD UIADD input)
		(pin UIADDR4 UIADDR4 input)
		(pin UIADDR3 UIADDR3 input)
		(pin UIADDR2 UIADDR2 input)
		(pin UIADDR1 UIADDR1 input)
		(pin UIADDR0 UIADDR0 input)
		(pin UIBROADCAST UIBROADCAST input)
		(pin UICLK UICLK input)
		(pin UICMD UICMD input)
		(pin UICMDEN UICMDEN input)
		(pin UICMDIN UICMDIN input)
		(pin UICS UICS input)
		(pin UIDONECAL UIDONECAL input)
		(pin UIDQCOUNT3 UIDQCOUNT3 input)
		(pin UIDQCOUNT2 UIDQCOUNT2 input)
		(pin UIDQCOUNT1 UIDQCOUNT1 input)
		(pin UIDQCOUNT0 UIDQCOUNT0 input)
		(pin UIDQLOWERDEC UIDQLOWERDEC input)
		(pin UIDQLOWERINC UIDQLOWERINC input)
		(pin UIDQUPPERDEC UIDQUPPERDEC input)
		(pin UIDQUPPERINC UIDQUPPERINC input)
		(pin UIDRPUPDATE UIDRPUPDATE input)
		(pin UILDQSDEC UILDQSDEC input)
		(pin UILDQSINC UILDQSINC input)
		(pin UIREAD UIREAD input)
		(pin UISDI UISDI input)
		(pin UIUDQSDEC UIUDQSDEC input)
		(pin UIUDQSINC UIUDQSINC input)
		(pin UOCALSTART UOCALSTART output)
		(pin UOCMDREADYIN UOCMDREADYIN output)
		(pin UODATA7 UODATA7 output)
		(pin UODATA6 UODATA6 output)
		(pin UODATA5 UODATA5 output)
		(pin UODATA4 UODATA4 output)
		(pin UODATA3 UODATA3 output)
		(pin UODATA2 UODATA2 output)
		(pin UODATA1 UODATA1 output)
		(pin UODATA0 UODATA0 output)
		(pin UODATAVALID UODATAVALID output)
		(pin UODONECAL UODONECAL output)
		(pin UOREFRSHFLAG UOREFRSHFLAG output)
		(pin UOSDO UOSDO output)
		(pin WE WE output)
		(element ARB_NUM_TIME_SLOTS 0
			(cfg 12 10)
		)
		(element CAL_BYPASS 0
			(cfg YES NO)
		)
		(element CAL_CALIBRATION_MODE 0
			(cfg CALIBRATION NOCALIBRATION)
		)
		(element CAL_CLK_DIV 0
			(cfg 1 2 4 8)
		)
		(element CAL_DELAY 0
			(cfg QUARTER FULL HALF THREEQUARTER)
		)
		(element MEM_ADDR_ORDER 0
			(cfg BANK_ROW_COLUMN ROW_BANK_COLUMN)
		)
		(element MEM_BA_SIZE 0
			(cfg 3 2)
		)
		(element MEM_BURST_LEN 0
			(cfg 8 4)
		)
		(element MEM_CA_SIZE 0
			(cfg 11 9 10 12)
		)
		(element MEM_CAS_LATENCY 0
			(cfg 4 1 2 3 5 6)
		)
		(element MEM_DDR1_2_ODS 0
			(cfg FULL REDUCED)
		)
		(element MEM_DDR2_ADD_LATENCY 0
			(cfg 0 1 2 3 4 5)
		)
		(element MEM_DDR2_DIFF_DQS_EN 0
			(cfg YES NO)
		)
		(element MEM_DDR2_RTT 0
			(cfg 50OHMS 75OHMS 150OHMS #OFF)
		)
		(element MEM_DDR2_WRT_RECOVERY 0
			(cfg 4 2 3 5 6)
		)
		(element MEM_DDR2_3_HIGH_TEMP_SR 0
			(cfg NORMAL EXTENDED)
		)
		(element MEM_DDR2_3_PA_SR 0
			(cfg FULL EIGHTH1 EIGHTH2 HALF1 HALF2 QUARTER1 QUARTER2 THREEQUARTER)
		)
		(element MEM_DDR3_ADD_LATENCY 0
			(cfg #OFF CL1 CL2)
		)
		(element MEM_DDR3_AUTO_SR 0
			(cfg ENABLED MANUAL)
		)
		(element MEM_DDR3_CAS_LATENCY 0
			(cfg 7 5 6 8 9 10)
		)
		(element MEM_DDR3_CAS_WR_LATENCY 0
			(cfg 5 6 7 8)
		)
		(element MEM_DDR3_DYN_WRT_ODT 0
			(cfg #OFF DIV2 DIV4)
		)
		(element MEM_DDR3_ODS 0
			(cfg DIV7 DIV6)
		)
		(element MEM_DDR3_RTT 0
			(cfg DIV2 DIV4 DIV6 DIV8 DIV12 #OFF)
		)
		(element MEM_DDR3_WRT_RECOVERY 0
			(cfg 7 5 6 8 10 12)
		)
		(element MEM_MDDR_ODS 0
			(cfg FULL HALF QUARTER THREEQUARTERS)
		)
		(element MEM_MOBILE_PA_SR 0
			(cfg FULL HALF)
		)
		(element MEM_MOBILE_TC_SR 0
			(cfg 0 1 2 3)
		)
		(element MEM_RA_SIZE 0
			(cfg 13 12 14 15)
		)
		(element MEM_RCD_VAL 0
			(cfg 1 0 2 3 4 5 6 7)
		)
		(element MEM_RAS_VAL 0
			(cfg 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element MEM_RTP_VAL 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element MEM_TYPE 0
			(cfg DDR3 DDR DDR2 MDDR)
		)
		(element MEM_WIDTH 0
			(cfg 4 8 16)
		)
		(element MEM_WR_VAL 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element MEM_WTR_VAL 0
			(cfg 3 0 1 2 4 5 6 7)
		)
		(element PORT_CONFIG 0
			(cfg B32_B32_B32_B32 B32_B32_R32_R32_R32_R32 B32_B32_R32_R32_R32_W32 B32_B32_R32_R32_W32_R32 B32_B32_R32_R32_W32_W32 B32_B32_R32_W32_R32_R32 B32_B32_R32_W32_R32_W32 B32_B32_R32_W32_W32_R32 B32_B32_R32_W32_W32_W32 B32_B32_W32_R32_R32_R32 B32_B32_W32_R32_R32_W32 B32_B32_W32_R32_W32_R32 B32_B32_W32_R32_W32_W32 B32_B32_W32_W32_R32_R32 B32_B32_W32_W32_R32_W32 B32_B32_W32_W32_W32_R32 B32_B32_W32_W32_W32_W32 B64_B32_B32 B64_B64 B128)
		)
		(element ADDR0 1
			(pin ADDR0 input)
			(conn ADDR0 ADDR0 <== MCB ADDR0)
		)
		(element ADDR1 1
			(pin ADDR1 input)
			(conn ADDR1 ADDR1 <== MCB ADDR1)
		)
		(element ADDR2 1
			(pin ADDR2 input)
			(conn ADDR2 ADDR2 <== MCB ADDR2)
		)
		(element ADDR3 1
			(pin ADDR3 input)
			(conn ADDR3 ADDR3 <== MCB ADDR3)
		)
		(element ADDR4 1
			(pin ADDR4 input)
			(conn ADDR4 ADDR4 <== MCB ADDR4)
		)
		(element ADDR5 1
			(pin ADDR5 input)
			(conn ADDR5 ADDR5 <== MCB ADDR5)
		)
		(element ADDR6 1
			(pin ADDR6 input)
			(conn ADDR6 ADDR6 <== MCB ADDR6)
		)
		(element ADDR7 1
			(pin ADDR7 input)
			(conn ADDR7 ADDR7 <== MCB ADDR7)
		)
		(element ADDR8 1
			(pin ADDR8 input)
			(conn ADDR8 ADDR8 <== MCB ADDR8)
		)
		(element ADDR9 1
			(pin ADDR9 input)
			(conn ADDR9 ADDR9 <== MCB ADDR9)
		)
		(element ADDR10 1
			(pin ADDR10 input)
			(conn ADDR10 ADDR10 <== MCB ADDR10)
		)
		(element ADDR11 1
			(pin ADDR11 input)
			(conn ADDR11 ADDR11 <== MCB ADDR11)
		)
		(element ADDR12 1
			(pin ADDR12 input)
			(conn ADDR12 ADDR12 <== MCB ADDR12)
		)
		(element ADDR13 1
			(pin ADDR13 input)
			(conn ADDR13 ADDR13 <== MCB ADDR13)
		)
		(element ADDR14 1
			(pin ADDR14 input)
			(conn ADDR14 ADDR14 <== MCB ADDR14)
		)
		(element BA0 1
			(pin BA0 input)
			(conn BA0 BA0 <== MCB BA0)
		)
		(element BA1 1
			(pin BA1 input)
			(conn BA1 BA1 <== MCB BA1)
		)
		(element BA2 1
			(pin BA2 input)
			(conn BA2 BA2 <== MCB BA2)
		)
		(element CAS 1
			(pin CAS input)
			(conn CAS CAS <== MCB CAS)
		)
		(element CKE 1
			(pin CKE input)
			(conn CKE CKE <== MCB CKE)
		)
		(element DQIOWEN0 1
			(pin DQIOWEN0 input)
			(conn DQIOWEN0 DQIOWEN0 <== MCB DQIOWEN0)
		)
		(element DQI0 1
			(pin DQI0 output)
			(conn DQI0 DQI0 ==> MCB DQI0)
		)
		(element DQI1 1
			(pin DQI1 output)
			(conn DQI1 DQI1 ==> MCB DQI1)
		)
		(element DQI2 1
			(pin DQI2 output)
			(conn DQI2 DQI2 ==> MCB DQI2)
		)
		(element DQI3 1
			(pin DQI3 output)
			(conn DQI3 DQI3 ==> MCB DQI3)
		)
		(element DQI4 1
			(pin DQI4 output)
			(conn DQI4 DQI4 ==> MCB DQI4)
		)
		(element DQI5 1
			(pin DQI5 output)
			(conn DQI5 DQI5 ==> MCB DQI5)
		)
		(element DQI6 1
			(pin DQI6 output)
			(conn DQI6 DQI6 ==> MCB DQI6)
		)
		(element DQI7 1
			(pin DQI7 output)
			(conn DQI7 DQI7 ==> MCB DQI7)
		)
		(element DQI8 1
			(pin DQI8 output)
			(conn DQI8 DQI8 ==> MCB DQI8)
		)
		(element DQI9 1
			(pin DQI9 output)
			(conn DQI9 DQI9 ==> MCB DQI9)
		)
		(element DQI10 1
			(pin DQI10 output)
			(conn DQI10 DQI10 ==> MCB DQI10)
		)
		(element DQI11 1
			(pin DQI11 output)
			(conn DQI11 DQI11 ==> MCB DQI11)
		)
		(element DQI12 1
			(pin DQI12 output)
			(conn DQI12 DQI12 ==> MCB DQI12)
		)
		(element DQI13 1
			(pin DQI13 output)
			(conn DQI13 DQI13 ==> MCB DQI13)
		)
		(element DQI14 1
			(pin DQI14 output)
			(conn DQI14 DQI14 ==> MCB DQI14)
		)
		(element DQI15 1
			(pin DQI15 output)
			(conn DQI15 DQI15 ==> MCB DQI15)
		)
		(element DQON0 1
			(pin DQON0 input)
			(conn DQON0 DQON0 <== MCB DQON0)
		)
		(element DQON1 1
			(pin DQON1 input)
			(conn DQON1 DQON1 <== MCB DQON1)
		)
		(element DQON2 1
			(pin DQON2 input)
			(conn DQON2 DQON2 <== MCB DQON2)
		)
		(element DQON3 1
			(pin DQON3 input)
			(conn DQON3 DQON3 <== MCB DQON3)
		)
		(element DQON4 1
			(pin DQON4 input)
			(conn DQON4 DQON4 <== MCB DQON4)
		)
		(element DQON5 1
			(pin DQON5 input)
			(conn DQON5 DQON5 <== MCB DQON5)
		)
		(element DQON6 1
			(pin DQON6 input)
			(conn DQON6 DQON6 <== MCB DQON6)
		)
		(element DQON7 1
			(pin DQON7 input)
			(conn DQON7 DQON7 <== MCB DQON7)
		)
		(element DQON8 1
			(pin DQON8 input)
			(conn DQON8 DQON8 <== MCB DQON8)
		)
		(element DQON9 1
			(pin DQON9 input)
			(conn DQON9 DQON9 <== MCB DQON9)
		)
		(element DQON10 1
			(pin DQON10 input)
			(conn DQON10 DQON10 <== MCB DQON10)
		)
		(element DQON11 1
			(pin DQON11 input)
			(conn DQON11 DQON11 <== MCB DQON11)
		)
		(element DQON12 1
			(pin DQON12 input)
			(conn DQON12 DQON12 <== MCB DQON12)
		)
		(element DQON13 1
			(pin DQON13 input)
			(conn DQON13 DQON13 <== MCB DQON13)
		)
		(element DQON14 1
			(pin DQON14 input)
			(conn DQON14 DQON14 <== MCB DQON14)
		)
		(element DQON15 1
			(pin DQON15 input)
			(conn DQON15 DQON15 <== MCB DQON15)
		)
		(element DQOP0 1
			(pin DQOP0 input)
			(conn DQOP0 DQOP0 <== MCB DQOP0)
		)
		(element DQOP1 1
			(pin DQOP1 input)
			(conn DQOP1 DQOP1 <== MCB DQOP1)
		)
		(element DQOP2 1
			(pin DQOP2 input)
			(conn DQOP2 DQOP2 <== MCB DQOP2)
		)
		(element DQOP3 1
			(pin DQOP3 input)
			(conn DQOP3 DQOP3 <== MCB DQOP3)
		)
		(element DQOP4 1
			(pin DQOP4 input)
			(conn DQOP4 DQOP4 <== MCB DQOP4)
		)
		(element DQOP5 1
			(pin DQOP5 input)
			(conn DQOP5 DQOP5 <== MCB DQOP5)
		)
		(element DQOP6 1
			(pin DQOP6 input)
			(conn DQOP6 DQOP6 <== MCB DQOP6)
		)
		(element DQOP7 1
			(pin DQOP7 input)
			(conn DQOP7 DQOP7 <== MCB DQOP7)
		)
		(element DQOP8 1
			(pin DQOP8 input)
			(conn DQOP8 DQOP8 <== MCB DQOP8)
		)
		(element DQOP9 1
			(pin DQOP9 input)
			(conn DQOP9 DQOP9 <== MCB DQOP9)
		)
		(element DQOP10 1
			(pin DQOP10 input)
			(conn DQOP10 DQOP10 <== MCB DQOP10)
		)
		(element DQOP11 1
			(pin DQOP11 input)
			(conn DQOP11 DQOP11 <== MCB DQOP11)
		)
		(element DQOP12 1
			(pin DQOP12 input)
			(conn DQOP12 DQOP12 <== MCB DQOP12)
		)
		(element DQOP13 1
			(pin DQOP13 input)
			(conn DQOP13 DQOP13 <== MCB DQOP13)
		)
		(element DQOP14 1
			(pin DQOP14 input)
			(conn DQOP14 DQOP14 <== MCB DQOP14)
		)
		(element DQOP15 1
			(pin DQOP15 input)
			(conn DQOP15 DQOP15 <== MCB DQOP15)
		)
		(element DQSIOIN 1
			(pin DQSIOIN output)
			(conn DQSIOIN DQSIOIN ==> MCB DQSIOIN)
		)
		(element DQSIOIP 1
			(pin DQSIOIP output)
			(conn DQSIOIP DQSIOIP ==> MCB DQSIOIP)
		)
		(element DQSIOWEN90N 1
			(pin DQSIOWEN90N input)
			(conn DQSIOWEN90N DQSIOWEN90N <== MCB DQSIOWEN90N)
		)
		(element DQSIOWEN90P 1
			(pin DQSIOWEN90P input)
			(conn DQSIOWEN90P DQSIOWEN90P <== MCB DQSIOWEN90P)
		)
		(element IOIDRPADD 1
			(pin IOIDRPADD input)
			(conn IOIDRPADD IOIDRPADD <== MCB IOIDRPADD)
		)
		(element IOIDRPADDR0 1
			(pin IOIDRPADDR0 input)
			(conn IOIDRPADDR0 IOIDRPADDR0 <== MCB IOIDRPADDR0)
		)
		(element IOIDRPADDR1 1
			(pin IOIDRPADDR1 input)
			(conn IOIDRPADDR1 IOIDRPADDR1 <== MCB IOIDRPADDR1)
		)
		(element IOIDRPADDR2 1
			(pin IOIDRPADDR2 input)
			(conn IOIDRPADDR2 IOIDRPADDR2 <== MCB IOIDRPADDR2)
		)
		(element IOIDRPADDR3 1
			(pin IOIDRPADDR3 input)
			(conn IOIDRPADDR3 IOIDRPADDR3 <== MCB IOIDRPADDR3)
		)
		(element IOIDRPADDR4 1
			(pin IOIDRPADDR4 input)
			(conn IOIDRPADDR4 IOIDRPADDR4 <== MCB IOIDRPADDR4)
		)
		(element IOIDRPBROADCAST 1
			(pin IOIDRPBROADCAST input)
			(conn IOIDRPBROADCAST IOIDRPBROADCAST <== MCB IOIDRPBROADCAST)
		)
		(element IOIDRPCLK 1
			(pin IOIDRPCLK input)
			(conn IOIDRPCLK IOIDRPCLK <== MCB IOIDRPCLK)
		)
		(element IOIDRPCS 1
			(pin IOIDRPCS input)
			(conn IOIDRPCS IOIDRPCS <== MCB IOIDRPCS)
		)
		(element IOIDRPSDI 1
			(pin IOIDRPSDI output)
			(conn IOIDRPSDI IOIDRPSDI ==> MCB IOIDRPSDI)
		)
		(element IOIDRPSDO 1
			(pin IOIDRPSDO input)
			(conn IOIDRPSDO IOIDRPSDO <== MCB IOIDRPSDO)
		)
		(element IOIDRPTRAIN 1
			(pin IOIDRPTRAIN input)
			(conn IOIDRPTRAIN IOIDRPTRAIN <== MCB IOIDRPTRAIN)
		)
		(element IOIDRPUPDATE 1
			(pin IOIDRPUPDATE input)
			(conn IOIDRPUPDATE IOIDRPUPDATE <== MCB IOIDRPUPDATE)
		)
		(element LDMN 1
			(pin LDMN input)
			(conn LDMN LDMN <== MCB LDMN)
		)
		(element LDMP 1
			(pin LDMP input)
			(conn LDMP LDMP <== MCB LDMP)
		)
		(element ODT 1
			(pin ODT input)
			(conn ODT ODT <== MCB ODT)
		)
		(element PLLCE0 1
			(pin PLLCE0 output)
			(conn PLLCE0 PLLCE0 ==> MCB PLLCE0)
		)
		(element PLLCE1 1
			(pin PLLCE1 output)
			(conn PLLCE1 PLLCE1 ==> MCB PLLCE1)
		)
		(element PLLCLK0 1
			(pin PLLCLK0 output)
			(conn PLLCLK0 PLLCLK0 ==> MCB PLLCLK0)
		)
		(element PLLCLK1 1
			(pin PLLCLK1 output)
			(conn PLLCLK1 PLLCLK1 ==> MCB PLLCLK1)
		)
		(element PLLLOCK 1
			(pin PLLLOCK output)
			(conn PLLLOCK PLLLOCK ==> MCB PLLLOCK)
		)
		(element P0ARBEN 1
			(pin P0ARBEN output)
			(conn P0ARBEN P0ARBEN ==> MCB P0ARBEN)
		)
		(element P0CMDBA0 1
			(pin P0CMDBA0 output)
			(conn P0CMDBA0 P0CMDBA0 ==> MCB P0CMDBA0)
		)
		(element P0CMDBA1 1
			(pin P0CMDBA1 output)
			(conn P0CMDBA1 P0CMDBA1 ==> MCB P0CMDBA1)
		)
		(element P0CMDBA2 1
			(pin P0CMDBA2 output)
			(conn P0CMDBA2 P0CMDBA2 ==> MCB P0CMDBA2)
		)
		(element P0CMDBL0 1
			(pin P0CMDBL0 output)
			(conn P0CMDBL0 P0CMDBL0 ==> MCB P0CMDBL0)
		)
		(element P0CMDBL1 1
			(pin P0CMDBL1 output)
			(conn P0CMDBL1 P0CMDBL1 ==> MCB P0CMDBL1)
		)
		(element P0CMDBL2 1
			(pin P0CMDBL2 output)
			(conn P0CMDBL2 P0CMDBL2 ==> MCB P0CMDBL2)
		)
		(element P0CMDBL3 1
			(pin P0CMDBL3 output)
			(conn P0CMDBL3 P0CMDBL3 ==> MCB P0CMDBL3)
		)
		(element P0CMDBL4 1
			(pin P0CMDBL4 output)
			(conn P0CMDBL4 P0CMDBL4 ==> MCB P0CMDBL4)
		)
		(element P0CMDBL5 1
			(pin P0CMDBL5 output)
			(conn P0CMDBL5 P0CMDBL5 ==> MCB P0CMDBL5)
		)
		(element P0CMDCA0 1
			(pin P0CMDCA0 output)
			(conn P0CMDCA0 P0CMDCA0 ==> MCB P0CMDCA0)
		)
		(element P0CMDCA1 1
			(pin P0CMDCA1 output)
			(conn P0CMDCA1 P0CMDCA1 ==> MCB P0CMDCA1)
		)
		(element P0CMDCA2 1
			(pin P0CMDCA2 output)
			(conn P0CMDCA2 P0CMDCA2 ==> MCB P0CMDCA2)
		)
		(element P0CMDCA3 1
			(pin P0CMDCA3 output)
			(conn P0CMDCA3 P0CMDCA3 ==> MCB P0CMDCA3)
		)
		(element P0CMDCA4 1
			(pin P0CMDCA4 output)
			(conn P0CMDCA4 P0CMDCA4 ==> MCB P0CMDCA4)
		)
		(element P0CMDCA5 1
			(pin P0CMDCA5 output)
			(conn P0CMDCA5 P0CMDCA5 ==> MCB P0CMDCA5)
		)
		(element P0CMDCA6 1
			(pin P0CMDCA6 output)
			(conn P0CMDCA6 P0CMDCA6 ==> MCB P0CMDCA6)
		)
		(element P0CMDCA7 1
			(pin P0CMDCA7 output)
			(conn P0CMDCA7 P0CMDCA7 ==> MCB P0CMDCA7)
		)
		(element P0CMDCA8 1
			(pin P0CMDCA8 output)
			(conn P0CMDCA8 P0CMDCA8 ==> MCB P0CMDCA8)
		)
		(element P0CMDCA9 1
			(pin P0CMDCA9 output)
			(conn P0CMDCA9 P0CMDCA9 ==> MCB P0CMDCA9)
		)
		(element P0CMDCA10 1
			(pin P0CMDCA10 output)
			(conn P0CMDCA10 P0CMDCA10 ==> MCB P0CMDCA10)
		)
		(element P0CMDCA11 1
			(pin P0CMDCA11 output)
			(conn P0CMDCA11 P0CMDCA11 ==> MCB P0CMDCA11)
		)
		(element P0CMDCLK 1
			(pin P0CMDCLK output)
			(conn P0CMDCLK P0CMDCLK ==> P0CMDCLKINV P0CMDCLK)
			(conn P0CMDCLK P0CMDCLK ==> P0CMDCLKINV P0CMDCLK_B)
		)
		(element P0CMDCLKINV 3
			(pin OUT output)
			(pin P0CMDCLK input)
			(pin P0CMDCLK_B input)
			(cfg P0CMDCLK P0CMDCLK_B)
			(conn P0CMDCLKINV OUT ==> MCB P0CMDCLK)
			(conn P0CMDCLKINV P0CMDCLK <== P0CMDCLK P0CMDCLK)
			(conn P0CMDCLKINV P0CMDCLK_B <== P0CMDCLK P0CMDCLK)
		)
		(element P0CMDEMPTY 1
			(pin P0CMDEMPTY input)
			(conn P0CMDEMPTY P0CMDEMPTY <== MCB P0CMDEMPTY)
		)
		(element P0CMDEN 1
			(pin P0CMDEN output)
			(conn P0CMDEN P0CMDEN ==> P0CMDENINV P0CMDEN)
			(conn P0CMDEN P0CMDEN ==> P0CMDENINV P0CMDEN_B)
		)
		(element P0CMDENINV 3
			(pin OUT output)
			(pin P0CMDEN input)
			(pin P0CMDEN_B input)
			(cfg P0CMDEN P0CMDEN_B)
			(conn P0CMDENINV OUT ==> MCB P0CMDEN)
			(conn P0CMDENINV P0CMDEN <== P0CMDEN P0CMDEN)
			(conn P0CMDENINV P0CMDEN_B <== P0CMDEN P0CMDEN)
		)
		(element P0CMDFULL 1
			(pin P0CMDFULL input)
			(conn P0CMDFULL P0CMDFULL <== MCB P0CMDFULL)
		)
		(element P0CMDINSTR0 1
			(pin P0CMDINSTR0 output)
			(conn P0CMDINSTR0 P0CMDINSTR0 ==> MCB P0CMDINSTR0)
		)
		(element P0CMDINSTR1 1
			(pin P0CMDINSTR1 output)
			(conn P0CMDINSTR1 P0CMDINSTR1 ==> MCB P0CMDINSTR1)
		)
		(element P0CMDINSTR2 1
			(pin P0CMDINSTR2 output)
			(conn P0CMDINSTR2 P0CMDINSTR2 ==> MCB P0CMDINSTR2)
		)
		(element P0CMDRA0 1
			(pin P0CMDRA0 output)
			(conn P0CMDRA0 P0CMDRA0 ==> MCB P0CMDRA0)
		)
		(element P0CMDRA1 1
			(pin P0CMDRA1 output)
			(conn P0CMDRA1 P0CMDRA1 ==> MCB P0CMDRA1)
		)
		(element P0CMDRA2 1
			(pin P0CMDRA2 output)
			(conn P0CMDRA2 P0CMDRA2 ==> MCB P0CMDRA2)
		)
		(element P0CMDRA3 1
			(pin P0CMDRA3 output)
			(conn P0CMDRA3 P0CMDRA3 ==> MCB P0CMDRA3)
		)
		(element P0CMDRA4 1
			(pin P0CMDRA4 output)
			(conn P0CMDRA4 P0CMDRA4 ==> MCB P0CMDRA4)
		)
		(element P0CMDRA5 1
			(pin P0CMDRA5 output)
			(conn P0CMDRA5 P0CMDRA5 ==> MCB P0CMDRA5)
		)
		(element P0CMDRA6 1
			(pin P0CMDRA6 output)
			(conn P0CMDRA6 P0CMDRA6 ==> MCB P0CMDRA6)
		)
		(element P0CMDRA7 1
			(pin P0CMDRA7 output)
			(conn P0CMDRA7 P0CMDRA7 ==> MCB P0CMDRA7)
		)
		(element P0CMDRA8 1
			(pin P0CMDRA8 output)
			(conn P0CMDRA8 P0CMDRA8 ==> MCB P0CMDRA8)
		)
		(element P0CMDRA9 1
			(pin P0CMDRA9 output)
			(conn P0CMDRA9 P0CMDRA9 ==> MCB P0CMDRA9)
		)
		(element P0CMDRA10 1
			(pin P0CMDRA10 output)
			(conn P0CMDRA10 P0CMDRA10 ==> MCB P0CMDRA10)
		)
		(element P0CMDRA11 1
			(pin P0CMDRA11 output)
			(conn P0CMDRA11 P0CMDRA11 ==> MCB P0CMDRA11)
		)
		(element P0CMDRA12 1
			(pin P0CMDRA12 output)
			(conn P0CMDRA12 P0CMDRA12 ==> MCB P0CMDRA12)
		)
		(element P0CMDRA13 1
			(pin P0CMDRA13 output)
			(conn P0CMDRA13 P0CMDRA13 ==> MCB P0CMDRA13)
		)
		(element P0CMDRA14 1
			(pin P0CMDRA14 output)
			(conn P0CMDRA14 P0CMDRA14 ==> MCB P0CMDRA14)
		)
		(element P0RDCLK 1
			(pin P0RDCLK output)
			(conn P0RDCLK P0RDCLK ==> P0RDCLKINV P0RDCLK)
			(conn P0RDCLK P0RDCLK ==> P0RDCLKINV P0RDCLK_B)
		)
		(element P0RDCLKINV 3
			(pin OUT output)
			(pin P0RDCLK input)
			(pin P0RDCLK_B input)
			(cfg P0RDCLK P0RDCLK_B)
			(conn P0RDCLKINV OUT ==> MCB P0RDCLK)
			(conn P0RDCLKINV P0RDCLK <== P0RDCLK P0RDCLK)
			(conn P0RDCLKINV P0RDCLK_B <== P0RDCLK P0RDCLK)
		)
		(element P0RDCOUNT0 1
			(pin P0RDCOUNT0 input)
			(conn P0RDCOUNT0 P0RDCOUNT0 <== MCB P0RDCOUNT0)
		)
		(element P0RDCOUNT1 1
			(pin P0RDCOUNT1 input)
			(conn P0RDCOUNT1 P0RDCOUNT1 <== MCB P0RDCOUNT1)
		)
		(element P0RDCOUNT2 1
			(pin P0RDCOUNT2 input)
			(conn P0RDCOUNT2 P0RDCOUNT2 <== MCB P0RDCOUNT2)
		)
		(element P0RDCOUNT3 1
			(pin P0RDCOUNT3 input)
			(conn P0RDCOUNT3 P0RDCOUNT3 <== MCB P0RDCOUNT3)
		)
		(element P0RDCOUNT4 1
			(pin P0RDCOUNT4 input)
			(conn P0RDCOUNT4 P0RDCOUNT4 <== MCB P0RDCOUNT4)
		)
		(element P0RDCOUNT5 1
			(pin P0RDCOUNT5 input)
			(conn P0RDCOUNT5 P0RDCOUNT5 <== MCB P0RDCOUNT5)
		)
		(element P0RDCOUNT6 1
			(pin P0RDCOUNT6 input)
			(conn P0RDCOUNT6 P0RDCOUNT6 <== MCB P0RDCOUNT6)
		)
		(element P0RDDATA0 1
			(pin P0RDDATA0 input)
			(conn P0RDDATA0 P0RDDATA0 <== MCB P0RDDATA0)
		)
		(element P0RDDATA1 1
			(pin P0RDDATA1 input)
			(conn P0RDDATA1 P0RDDATA1 <== MCB P0RDDATA1)
		)
		(element P0RDDATA2 1
			(pin P0RDDATA2 input)
			(conn P0RDDATA2 P0RDDATA2 <== MCB P0RDDATA2)
		)
		(element P0RDDATA3 1
			(pin P0RDDATA3 input)
			(conn P0RDDATA3 P0RDDATA3 <== MCB P0RDDATA3)
		)
		(element P0RDDATA4 1
			(pin P0RDDATA4 input)
			(conn P0RDDATA4 P0RDDATA4 <== MCB P0RDDATA4)
		)
		(element P0RDDATA5 1
			(pin P0RDDATA5 input)
			(conn P0RDDATA5 P0RDDATA5 <== MCB P0RDDATA5)
		)
		(element P0RDDATA6 1
			(pin P0RDDATA6 input)
			(conn P0RDDATA6 P0RDDATA6 <== MCB P0RDDATA6)
		)
		(element P0RDDATA7 1
			(pin P0RDDATA7 input)
			(conn P0RDDATA7 P0RDDATA7 <== MCB P0RDDATA7)
		)
		(element P0RDDATA8 1
			(pin P0RDDATA8 input)
			(conn P0RDDATA8 P0RDDATA8 <== MCB P0RDDATA8)
		)
		(element P0RDDATA9 1
			(pin P0RDDATA9 input)
			(conn P0RDDATA9 P0RDDATA9 <== MCB P0RDDATA9)
		)
		(element P0RDDATA10 1
			(pin P0RDDATA10 input)
			(conn P0RDDATA10 P0RDDATA10 <== MCB P0RDDATA10)
		)
		(element P0RDDATA11 1
			(pin P0RDDATA11 input)
			(conn P0RDDATA11 P0RDDATA11 <== MCB P0RDDATA11)
		)
		(element P0RDDATA12 1
			(pin P0RDDATA12 input)
			(conn P0RDDATA12 P0RDDATA12 <== MCB P0RDDATA12)
		)
		(element P0RDDATA13 1
			(pin P0RDDATA13 input)
			(conn P0RDDATA13 P0RDDATA13 <== MCB P0RDDATA13)
		)
		(element P0RDDATA14 1
			(pin P0RDDATA14 input)
			(conn P0RDDATA14 P0RDDATA14 <== MCB P0RDDATA14)
		)
		(element P0RDDATA15 1
			(pin P0RDDATA15 input)
			(conn P0RDDATA15 P0RDDATA15 <== MCB P0RDDATA15)
		)
		(element P0RDDATA16 1
			(pin P0RDDATA16 input)
			(conn P0RDDATA16 P0RDDATA16 <== MCB P0RDDATA16)
		)
		(element P0RDDATA17 1
			(pin P0RDDATA17 input)
			(conn P0RDDATA17 P0RDDATA17 <== MCB P0RDDATA17)
		)
		(element P0RDDATA18 1
			(pin P0RDDATA18 input)
			(conn P0RDDATA18 P0RDDATA18 <== MCB P0RDDATA18)
		)
		(element P0RDDATA19 1
			(pin P0RDDATA19 input)
			(conn P0RDDATA19 P0RDDATA19 <== MCB P0RDDATA19)
		)
		(element P0RDDATA20 1
			(pin P0RDDATA20 input)
			(conn P0RDDATA20 P0RDDATA20 <== MCB P0RDDATA20)
		)
		(element P0RDDATA21 1
			(pin P0RDDATA21 input)
			(conn P0RDDATA21 P0RDDATA21 <== MCB P0RDDATA21)
		)
		(element P0RDDATA22 1
			(pin P0RDDATA22 input)
			(conn P0RDDATA22 P0RDDATA22 <== MCB P0RDDATA22)
		)
		(element P0RDDATA23 1
			(pin P0RDDATA23 input)
			(conn P0RDDATA23 P0RDDATA23 <== MCB P0RDDATA23)
		)
		(element P0RDDATA24 1
			(pin P0RDDATA24 input)
			(conn P0RDDATA24 P0RDDATA24 <== MCB P0RDDATA24)
		)
		(element P0RDDATA25 1
			(pin P0RDDATA25 input)
			(conn P0RDDATA25 P0RDDATA25 <== MCB P0RDDATA25)
		)
		(element P0RDDATA26 1
			(pin P0RDDATA26 input)
			(conn P0RDDATA26 P0RDDATA26 <== MCB P0RDDATA26)
		)
		(element P0RDDATA27 1
			(pin P0RDDATA27 input)
			(conn P0RDDATA27 P0RDDATA27 <== MCB P0RDDATA27)
		)
		(element P0RDDATA28 1
			(pin P0RDDATA28 input)
			(conn P0RDDATA28 P0RDDATA28 <== MCB P0RDDATA28)
		)
		(element P0RDDATA29 1
			(pin P0RDDATA29 input)
			(conn P0RDDATA29 P0RDDATA29 <== MCB P0RDDATA29)
		)
		(element P0RDDATA30 1
			(pin P0RDDATA30 input)
			(conn P0RDDATA30 P0RDDATA30 <== MCB P0RDDATA30)
		)
		(element P0RDDATA31 1
			(pin P0RDDATA31 input)
			(conn P0RDDATA31 P0RDDATA31 <== MCB P0RDDATA31)
		)
		(element P0RDEMPTY 1
			(pin P0RDEMPTY input)
			(conn P0RDEMPTY P0RDEMPTY <== MCB P0RDEMPTY)
		)
		(element P0RDEN 1
			(pin P0RDEN output)
			(conn P0RDEN P0RDEN ==> P0RDENINV P0RDEN)
			(conn P0RDEN P0RDEN ==> P0RDENINV P0RDEN_B)
		)
		(element P0RDENINV 3
			(pin OUT output)
			(pin P0RDEN input)
			(pin P0RDEN_B input)
			(cfg P0RDEN P0RDEN_B)
			(conn P0RDENINV OUT ==> MCB P0RDEN)
			(conn P0RDENINV P0RDEN <== P0RDEN P0RDEN)
			(conn P0RDENINV P0RDEN_B <== P0RDEN P0RDEN)
		)
		(element P0RDERROR 1
			(pin P0RDERROR input)
			(conn P0RDERROR P0RDERROR <== MCB P0RDERROR)
		)
		(element P0RDFULL 1
			(pin P0RDFULL input)
			(conn P0RDFULL P0RDFULL <== MCB P0RDFULL)
		)
		(element P0RDOVERFLOW 1
			(pin P0RDOVERFLOW input)
			(conn P0RDOVERFLOW P0RDOVERFLOW <== MCB P0RDOVERFLOW)
		)
		(element P0RTSTENB 1
			(pin P0RTSTENB output)
			(conn P0RTSTENB P0RTSTENB ==> MCB P0RTSTENB)
		)
		(element P0RTSTMODEB0 1
			(pin P0RTSTMODEB0 output)
			(conn P0RTSTMODEB0 P0RTSTMODEB0 ==> MCB P0RTSTMODEB0)
		)
		(element P0RTSTMODEB1 1
			(pin P0RTSTMODEB1 output)
			(conn P0RTSTMODEB1 P0RTSTMODEB1 ==> MCB P0RTSTMODEB1)
		)
		(element P0RTSTMODEB2 1
			(pin P0RTSTMODEB2 output)
			(conn P0RTSTMODEB2 P0RTSTMODEB2 ==> MCB P0RTSTMODEB2)
		)
		(element P0RTSTMODEB3 1
			(pin P0RTSTMODEB3 output)
			(conn P0RTSTMODEB3 P0RTSTMODEB3 ==> MCB P0RTSTMODEB3)
		)
		(element P0RTSTPINENB 1
			(pin P0RTSTPINENB output)
			(conn P0RTSTPINENB P0RTSTPINENB ==> MCB P0RTSTPINENB)
		)
		(element P0RTSTUDMP 1
			(pin P0RTSTUDMP input)
			(conn P0RTSTUDMP P0RTSTUDMP <== MCB P0RTSTUDMP)
		)
		(element P0RTSTUNDERRUN 1
			(pin P0RTSTUNDERRUN input)
			(conn P0RTSTUNDERRUN P0RTSTUNDERRUN <== MCB P0RTSTUNDERRUN)
		)
		(element P0RTSTWRDATA0 1
			(pin P0RTSTWRDATA0 output)
			(conn P0RTSTWRDATA0 P0RTSTWRDATA0 ==> MCB P0RTSTWRDATA0)
		)
		(element P0RTSTWRDATA1 1
			(pin P0RTSTWRDATA1 output)
			(conn P0RTSTWRDATA1 P0RTSTWRDATA1 ==> MCB P0RTSTWRDATA1)
		)
		(element P0RTSTWRDATA2 1
			(pin P0RTSTWRDATA2 output)
			(conn P0RTSTWRDATA2 P0RTSTWRDATA2 ==> MCB P0RTSTWRDATA2)
		)
		(element P0RTSTWRDATA3 1
			(pin P0RTSTWRDATA3 output)
			(conn P0RTSTWRDATA3 P0RTSTWRDATA3 ==> MCB P0RTSTWRDATA3)
		)
		(element P0RTSTWRDATA4 1
			(pin P0RTSTWRDATA4 output)
			(conn P0RTSTWRDATA4 P0RTSTWRDATA4 ==> MCB P0RTSTWRDATA4)
		)
		(element P0RTSTWRDATA5 1
			(pin P0RTSTWRDATA5 output)
			(conn P0RTSTWRDATA5 P0RTSTWRDATA5 ==> MCB P0RTSTWRDATA5)
		)
		(element P0RTSTWRDATA6 1
			(pin P0RTSTWRDATA6 output)
			(conn P0RTSTWRDATA6 P0RTSTWRDATA6 ==> MCB P0RTSTWRDATA6)
		)
		(element P0RTSTWRDATA7 1
			(pin P0RTSTWRDATA7 output)
			(conn P0RTSTWRDATA7 P0RTSTWRDATA7 ==> MCB P0RTSTWRDATA7)
		)
		(element P0RTSTWRDATA8 1
			(pin P0RTSTWRDATA8 output)
			(conn P0RTSTWRDATA8 P0RTSTWRDATA8 ==> MCB P0RTSTWRDATA8)
		)
		(element P0RTSTWRDATA9 1
			(pin P0RTSTWRDATA9 output)
			(conn P0RTSTWRDATA9 P0RTSTWRDATA9 ==> MCB P0RTSTWRDATA9)
		)
		(element P0RTSTWRDATA10 1
			(pin P0RTSTWRDATA10 output)
			(conn P0RTSTWRDATA10 P0RTSTWRDATA10 ==> MCB P0RTSTWRDATA10)
		)
		(element P0RTSTWRDATA11 1
			(pin P0RTSTWRDATA11 output)
			(conn P0RTSTWRDATA11 P0RTSTWRDATA11 ==> MCB P0RTSTWRDATA11)
		)
		(element P0RTSTWRDATA12 1
			(pin P0RTSTWRDATA12 output)
			(conn P0RTSTWRDATA12 P0RTSTWRDATA12 ==> MCB P0RTSTWRDATA12)
		)
		(element P0RTSTWRDATA13 1
			(pin P0RTSTWRDATA13 output)
			(conn P0RTSTWRDATA13 P0RTSTWRDATA13 ==> MCB P0RTSTWRDATA13)
		)
		(element P0RTSTWRDATA14 1
			(pin P0RTSTWRDATA14 output)
			(conn P0RTSTWRDATA14 P0RTSTWRDATA14 ==> MCB P0RTSTWRDATA14)
		)
		(element P0RTSTWRDATA15 1
			(pin P0RTSTWRDATA15 output)
			(conn P0RTSTWRDATA15 P0RTSTWRDATA15 ==> MCB P0RTSTWRDATA15)
		)
		(element P0RTSTWRDATA16 1
			(pin P0RTSTWRDATA16 output)
			(conn P0RTSTWRDATA16 P0RTSTWRDATA16 ==> MCB P0RTSTWRDATA16)
		)
		(element P0RTSTWRDATA17 1
			(pin P0RTSTWRDATA17 output)
			(conn P0RTSTWRDATA17 P0RTSTWRDATA17 ==> MCB P0RTSTWRDATA17)
		)
		(element P0RTSTWRDATA18 1
			(pin P0RTSTWRDATA18 output)
			(conn P0RTSTWRDATA18 P0RTSTWRDATA18 ==> MCB P0RTSTWRDATA18)
		)
		(element P0RTSTWRDATA19 1
			(pin P0RTSTWRDATA19 output)
			(conn P0RTSTWRDATA19 P0RTSTWRDATA19 ==> MCB P0RTSTWRDATA19)
		)
		(element P0RTSTWRDATA20 1
			(pin P0RTSTWRDATA20 output)
			(conn P0RTSTWRDATA20 P0RTSTWRDATA20 ==> MCB P0RTSTWRDATA20)
		)
		(element P0RTSTWRDATA21 1
			(pin P0RTSTWRDATA21 output)
			(conn P0RTSTWRDATA21 P0RTSTWRDATA21 ==> MCB P0RTSTWRDATA21)
		)
		(element P0RTSTWRDATA22 1
			(pin P0RTSTWRDATA22 output)
			(conn P0RTSTWRDATA22 P0RTSTWRDATA22 ==> MCB P0RTSTWRDATA22)
		)
		(element P0RTSTWRDATA23 1
			(pin P0RTSTWRDATA23 output)
			(conn P0RTSTWRDATA23 P0RTSTWRDATA23 ==> MCB P0RTSTWRDATA23)
		)
		(element P0RTSTWRDATA24 1
			(pin P0RTSTWRDATA24 output)
			(conn P0RTSTWRDATA24 P0RTSTWRDATA24 ==> MCB P0RTSTWRDATA24)
		)
		(element P0RTSTWRDATA25 1
			(pin P0RTSTWRDATA25 output)
			(conn P0RTSTWRDATA25 P0RTSTWRDATA25 ==> MCB P0RTSTWRDATA25)
		)
		(element P0RTSTWRDATA26 1
			(pin P0RTSTWRDATA26 output)
			(conn P0RTSTWRDATA26 P0RTSTWRDATA26 ==> MCB P0RTSTWRDATA26)
		)
		(element P0RTSTWRDATA27 1
			(pin P0RTSTWRDATA27 output)
			(conn P0RTSTWRDATA27 P0RTSTWRDATA27 ==> MCB P0RTSTWRDATA27)
		)
		(element P0RTSTWRDATA28 1
			(pin P0RTSTWRDATA28 output)
			(conn P0RTSTWRDATA28 P0RTSTWRDATA28 ==> MCB P0RTSTWRDATA28)
		)
		(element P0RTSTWRDATA29 1
			(pin P0RTSTWRDATA29 output)
			(conn P0RTSTWRDATA29 P0RTSTWRDATA29 ==> MCB P0RTSTWRDATA29)
		)
		(element P0RTSTWRDATA30 1
			(pin P0RTSTWRDATA30 output)
			(conn P0RTSTWRDATA30 P0RTSTWRDATA30 ==> MCB P0RTSTWRDATA30)
		)
		(element P0RTSTWRDATA31 1
			(pin P0RTSTWRDATA31 output)
			(conn P0RTSTWRDATA31 P0RTSTWRDATA31 ==> MCB P0RTSTWRDATA31)
		)
		(element P0RTSTWRMASK0 1
			(pin P0RTSTWRMASK0 output)
			(conn P0RTSTWRMASK0 P0RTSTWRMASK0 ==> MCB P0RTSTWRMASK0)
		)
		(element P0RTSTWRMASK1 1
			(pin P0RTSTWRMASK1 output)
			(conn P0RTSTWRMASK1 P0RTSTWRMASK1 ==> MCB P0RTSTWRMASK1)
		)
		(element P0RTSTWRMASK2 1
			(pin P0RTSTWRMASK2 output)
			(conn P0RTSTWRMASK2 P0RTSTWRMASK2 ==> MCB P0RTSTWRMASK2)
		)
		(element P0RTSTWRMASK3 1
			(pin P0RTSTWRMASK3 output)
			(conn P0RTSTWRMASK3 P0RTSTWRMASK3 ==> MCB P0RTSTWRMASK3)
		)
		(element P0RWRMASK0 1
			(pin P0RWRMASK0 output)
			(conn P0RWRMASK0 P0RWRMASK0 ==> MCB P0RWRMASK0)
		)
		(element P0RWRMASK1 1
			(pin P0RWRMASK1 output)
			(conn P0RWRMASK1 P0RWRMASK1 ==> MCB P0RWRMASK1)
		)
		(element P0RWRMASK2 1
			(pin P0RWRMASK2 output)
			(conn P0RWRMASK2 P0RWRMASK2 ==> MCB P0RWRMASK2)
		)
		(element P0RWRMASK3 1
			(pin P0RWRMASK3 output)
			(conn P0RWRMASK3 P0RWRMASK3 ==> MCB P0RWRMASK3)
		)
		(element P0WRCLK 1
			(pin P0WRCLK output)
			(conn P0WRCLK P0WRCLK ==> P0WRCLKINV P0WRCLK)
			(conn P0WRCLK P0WRCLK ==> P0WRCLKINV P0WRCLK_B)
		)
		(element P0WRCLKINV 3
			(pin OUT output)
			(pin P0WRCLK input)
			(pin P0WRCLK_B input)
			(cfg P0WRCLK P0WRCLK_B)
			(conn P0WRCLKINV OUT ==> MCB P0WRCLK)
			(conn P0WRCLKINV P0WRCLK <== P0WRCLK P0WRCLK)
			(conn P0WRCLKINV P0WRCLK_B <== P0WRCLK P0WRCLK)
		)
		(element P0WRCOUNT0 1
			(pin P0WRCOUNT0 input)
			(conn P0WRCOUNT0 P0WRCOUNT0 <== MCB P0WRCOUNT0)
		)
		(element P0WRCOUNT1 1
			(pin P0WRCOUNT1 input)
			(conn P0WRCOUNT1 P0WRCOUNT1 <== MCB P0WRCOUNT1)
		)
		(element P0WRCOUNT2 1
			(pin P0WRCOUNT2 input)
			(conn P0WRCOUNT2 P0WRCOUNT2 <== MCB P0WRCOUNT2)
		)
		(element P0WRCOUNT3 1
			(pin P0WRCOUNT3 input)
			(conn P0WRCOUNT3 P0WRCOUNT3 <== MCB P0WRCOUNT3)
		)
		(element P0WRCOUNT4 1
			(pin P0WRCOUNT4 input)
			(conn P0WRCOUNT4 P0WRCOUNT4 <== MCB P0WRCOUNT4)
		)
		(element P0WRCOUNT5 1
			(pin P0WRCOUNT5 input)
			(conn P0WRCOUNT5 P0WRCOUNT5 <== MCB P0WRCOUNT5)
		)
		(element P0WRCOUNT6 1
			(pin P0WRCOUNT6 input)
			(conn P0WRCOUNT6 P0WRCOUNT6 <== MCB P0WRCOUNT6)
		)
		(element P0WRDATA0 1
			(pin P0WRDATA0 output)
			(conn P0WRDATA0 P0WRDATA0 ==> MCB P0WRDATA0)
		)
		(element P0WRDATA1 1
			(pin P0WRDATA1 output)
			(conn P0WRDATA1 P0WRDATA1 ==> MCB P0WRDATA1)
		)
		(element P0WRDATA2 1
			(pin P0WRDATA2 output)
			(conn P0WRDATA2 P0WRDATA2 ==> MCB P0WRDATA2)
		)
		(element P0WRDATA3 1
			(pin P0WRDATA3 output)
			(conn P0WRDATA3 P0WRDATA3 ==> MCB P0WRDATA3)
		)
		(element P0WRDATA4 1
			(pin P0WRDATA4 output)
			(conn P0WRDATA4 P0WRDATA4 ==> MCB P0WRDATA4)
		)
		(element P0WRDATA5 1
			(pin P0WRDATA5 output)
			(conn P0WRDATA5 P0WRDATA5 ==> MCB P0WRDATA5)
		)
		(element P0WRDATA6 1
			(pin P0WRDATA6 output)
			(conn P0WRDATA6 P0WRDATA6 ==> MCB P0WRDATA6)
		)
		(element P0WRDATA7 1
			(pin P0WRDATA7 output)
			(conn P0WRDATA7 P0WRDATA7 ==> MCB P0WRDATA7)
		)
		(element P0WRDATA8 1
			(pin P0WRDATA8 output)
			(conn P0WRDATA8 P0WRDATA8 ==> MCB P0WRDATA8)
		)
		(element P0WRDATA9 1
			(pin P0WRDATA9 output)
			(conn P0WRDATA9 P0WRDATA9 ==> MCB P0WRDATA9)
		)
		(element P0WRDATA10 1
			(pin P0WRDATA10 output)
			(conn P0WRDATA10 P0WRDATA10 ==> MCB P0WRDATA10)
		)
		(element P0WRDATA11 1
			(pin P0WRDATA11 output)
			(conn P0WRDATA11 P0WRDATA11 ==> MCB P0WRDATA11)
		)
		(element P0WRDATA12 1
			(pin P0WRDATA12 output)
			(conn P0WRDATA12 P0WRDATA12 ==> MCB P0WRDATA12)
		)
		(element P0WRDATA13 1
			(pin P0WRDATA13 output)
			(conn P0WRDATA13 P0WRDATA13 ==> MCB P0WRDATA13)
		)
		(element P0WRDATA14 1
			(pin P0WRDATA14 output)
			(conn P0WRDATA14 P0WRDATA14 ==> MCB P0WRDATA14)
		)
		(element P0WRDATA15 1
			(pin P0WRDATA15 output)
			(conn P0WRDATA15 P0WRDATA15 ==> MCB P0WRDATA15)
		)
		(element P0WRDATA16 1
			(pin P0WRDATA16 output)
			(conn P0WRDATA16 P0WRDATA16 ==> MCB P0WRDATA16)
		)
		(element P0WRDATA17 1
			(pin P0WRDATA17 output)
			(conn P0WRDATA17 P0WRDATA17 ==> MCB P0WRDATA17)
		)
		(element P0WRDATA18 1
			(pin P0WRDATA18 output)
			(conn P0WRDATA18 P0WRDATA18 ==> MCB P0WRDATA18)
		)
		(element P0WRDATA19 1
			(pin P0WRDATA19 output)
			(conn P0WRDATA19 P0WRDATA19 ==> MCB P0WRDATA19)
		)
		(element P0WRDATA20 1
			(pin P0WRDATA20 output)
			(conn P0WRDATA20 P0WRDATA20 ==> MCB P0WRDATA20)
		)
		(element P0WRDATA21 1
			(pin P0WRDATA21 output)
			(conn P0WRDATA21 P0WRDATA21 ==> MCB P0WRDATA21)
		)
		(element P0WRDATA22 1
			(pin P0WRDATA22 output)
			(conn P0WRDATA22 P0WRDATA22 ==> MCB P0WRDATA22)
		)
		(element P0WRDATA23 1
			(pin P0WRDATA23 output)
			(conn P0WRDATA23 P0WRDATA23 ==> MCB P0WRDATA23)
		)
		(element P0WRDATA24 1
			(pin P0WRDATA24 output)
			(conn P0WRDATA24 P0WRDATA24 ==> MCB P0WRDATA24)
		)
		(element P0WRDATA25 1
			(pin P0WRDATA25 output)
			(conn P0WRDATA25 P0WRDATA25 ==> MCB P0WRDATA25)
		)
		(element P0WRDATA26 1
			(pin P0WRDATA26 output)
			(conn P0WRDATA26 P0WRDATA26 ==> MCB P0WRDATA26)
		)
		(element P0WRDATA27 1
			(pin P0WRDATA27 output)
			(conn P0WRDATA27 P0WRDATA27 ==> MCB P0WRDATA27)
		)
		(element P0WRDATA28 1
			(pin P0WRDATA28 output)
			(conn P0WRDATA28 P0WRDATA28 ==> MCB P0WRDATA28)
		)
		(element P0WRDATA29 1
			(pin P0WRDATA29 output)
			(conn P0WRDATA29 P0WRDATA29 ==> MCB P0WRDATA29)
		)
		(element P0WRDATA30 1
			(pin P0WRDATA30 output)
			(conn P0WRDATA30 P0WRDATA30 ==> MCB P0WRDATA30)
		)
		(element P0WRDATA31 1
			(pin P0WRDATA31 output)
			(conn P0WRDATA31 P0WRDATA31 ==> MCB P0WRDATA31)
		)
		(element P0WREMPTY 1
			(pin P0WREMPTY input)
			(conn P0WREMPTY P0WREMPTY <== MCB P0WREMPTY)
		)
		(element P0WREN 1
			(pin P0WREN output)
			(conn P0WREN P0WREN ==> P0WRENINV P0WREN)
			(conn P0WREN P0WREN ==> P0WRENINV P0WREN_B)
		)
		(element P0WRENINV 3
			(pin OUT output)
			(pin P0WREN input)
			(pin P0WREN_B input)
			(cfg P0WREN P0WREN_B)
			(conn P0WRENINV OUT ==> MCB P0WREN)
			(conn P0WRENINV P0WREN <== P0WREN P0WREN)
			(conn P0WRENINV P0WREN_B <== P0WREN P0WREN)
		)
		(element P0WRERROR 1
			(pin P0WRERROR input)
			(conn P0WRERROR P0WRERROR <== MCB P0WRERROR)
		)
		(element P0WRFULL 1
			(pin P0WRFULL input)
			(conn P0WRFULL P0WRFULL <== MCB P0WRFULL)
		)
		(element P0WRUNDERRUN 1
			(pin P0WRUNDERRUN input)
			(conn P0WRUNDERRUN P0WRUNDERRUN <== MCB P0WRUNDERRUN)
		)
		(element P0WTSTDATA0 1
			(pin P0WTSTDATA0 input)
			(conn P0WTSTDATA0 P0WTSTDATA0 <== MCB P0WTSTDATA0)
		)
		(element P0WTSTDATA1 1
			(pin P0WTSTDATA1 input)
			(conn P0WTSTDATA1 P0WTSTDATA1 <== MCB P0WTSTDATA1)
		)
		(element P0WTSTDATA2 1
			(pin P0WTSTDATA2 input)
			(conn P0WTSTDATA2 P0WTSTDATA2 <== MCB P0WTSTDATA2)
		)
		(element P0WTSTDATA3 1
			(pin P0WTSTDATA3 input)
			(conn P0WTSTDATA3 P0WTSTDATA3 <== MCB P0WTSTDATA3)
		)
		(element P0WTSTDATA4 1
			(pin P0WTSTDATA4 input)
			(conn P0WTSTDATA4 P0WTSTDATA4 <== MCB P0WTSTDATA4)
		)
		(element P0WTSTDATA5 1
			(pin P0WTSTDATA5 input)
			(conn P0WTSTDATA5 P0WTSTDATA5 <== MCB P0WTSTDATA5)
		)
		(element P0WTSTDATA6 1
			(pin P0WTSTDATA6 input)
			(conn P0WTSTDATA6 P0WTSTDATA6 <== MCB P0WTSTDATA6)
		)
		(element P0WTSTDATA7 1
			(pin P0WTSTDATA7 input)
			(conn P0WTSTDATA7 P0WTSTDATA7 <== MCB P0WTSTDATA7)
		)
		(element P0WTSTDATA8 1
			(pin P0WTSTDATA8 input)
			(conn P0WTSTDATA8 P0WTSTDATA8 <== MCB P0WTSTDATA8)
		)
		(element P0WTSTDATA9 1
			(pin P0WTSTDATA9 input)
			(conn P0WTSTDATA9 P0WTSTDATA9 <== MCB P0WTSTDATA9)
		)
		(element P0WTSTDATA10 1
			(pin P0WTSTDATA10 input)
			(conn P0WTSTDATA10 P0WTSTDATA10 <== MCB P0WTSTDATA10)
		)
		(element P0WTSTDATA11 1
			(pin P0WTSTDATA11 input)
			(conn P0WTSTDATA11 P0WTSTDATA11 <== MCB P0WTSTDATA11)
		)
		(element P0WTSTDATA12 1
			(pin P0WTSTDATA12 input)
			(conn P0WTSTDATA12 P0WTSTDATA12 <== MCB P0WTSTDATA12)
		)
		(element P0WTSTDATA13 1
			(pin P0WTSTDATA13 input)
			(conn P0WTSTDATA13 P0WTSTDATA13 <== MCB P0WTSTDATA13)
		)
		(element P0WTSTDATA14 1
			(pin P0WTSTDATA14 input)
			(conn P0WTSTDATA14 P0WTSTDATA14 <== MCB P0WTSTDATA14)
		)
		(element P0WTSTDATA15 1
			(pin P0WTSTDATA15 input)
			(conn P0WTSTDATA15 P0WTSTDATA15 <== MCB P0WTSTDATA15)
		)
		(element P0WTSTDATA16 1
			(pin P0WTSTDATA16 input)
			(conn P0WTSTDATA16 P0WTSTDATA16 <== MCB P0WTSTDATA16)
		)
		(element P0WTSTDATA17 1
			(pin P0WTSTDATA17 input)
			(conn P0WTSTDATA17 P0WTSTDATA17 <== MCB P0WTSTDATA17)
		)
		(element P0WTSTDATA18 1
			(pin P0WTSTDATA18 input)
			(conn P0WTSTDATA18 P0WTSTDATA18 <== MCB P0WTSTDATA18)
		)
		(element P0WTSTDATA19 1
			(pin P0WTSTDATA19 input)
			(conn P0WTSTDATA19 P0WTSTDATA19 <== MCB P0WTSTDATA19)
		)
		(element P0WTSTDATA20 1
			(pin P0WTSTDATA20 input)
			(conn P0WTSTDATA20 P0WTSTDATA20 <== MCB P0WTSTDATA20)
		)
		(element P0WTSTDATA21 1
			(pin P0WTSTDATA21 input)
			(conn P0WTSTDATA21 P0WTSTDATA21 <== MCB P0WTSTDATA21)
		)
		(element P0WTSTDATA22 1
			(pin P0WTSTDATA22 input)
			(conn P0WTSTDATA22 P0WTSTDATA22 <== MCB P0WTSTDATA22)
		)
		(element P0WTSTDATA23 1
			(pin P0WTSTDATA23 input)
			(conn P0WTSTDATA23 P0WTSTDATA23 <== MCB P0WTSTDATA23)
		)
		(element P0WTSTDATA24 1
			(pin P0WTSTDATA24 input)
			(conn P0WTSTDATA24 P0WTSTDATA24 <== MCB P0WTSTDATA24)
		)
		(element P0WTSTDATA25 1
			(pin P0WTSTDATA25 input)
			(conn P0WTSTDATA25 P0WTSTDATA25 <== MCB P0WTSTDATA25)
		)
		(element P0WTSTDATA26 1
			(pin P0WTSTDATA26 input)
			(conn P0WTSTDATA26 P0WTSTDATA26 <== MCB P0WTSTDATA26)
		)
		(element P0WTSTDATA27 1
			(pin P0WTSTDATA27 input)
			(conn P0WTSTDATA27 P0WTSTDATA27 <== MCB P0WTSTDATA27)
		)
		(element P0WTSTDATA28 1
			(pin P0WTSTDATA28 input)
			(conn P0WTSTDATA28 P0WTSTDATA28 <== MCB P0WTSTDATA28)
		)
		(element P0WTSTDATA29 1
			(pin P0WTSTDATA29 input)
			(conn P0WTSTDATA29 P0WTSTDATA29 <== MCB P0WTSTDATA29)
		)
		(element P0WTSTDATA30 1
			(pin P0WTSTDATA30 input)
			(conn P0WTSTDATA30 P0WTSTDATA30 <== MCB P0WTSTDATA30)
		)
		(element P0WTSTDATA31 1
			(pin P0WTSTDATA31 input)
			(conn P0WTSTDATA31 P0WTSTDATA31 <== MCB P0WTSTDATA31)
		)
		(element P0WTSTENB 1
			(pin P0WTSTENB output)
			(conn P0WTSTENB P0WTSTENB ==> MCB P0WTSTENB)
		)
		(element P0WTSTLDMP 1
			(pin P0WTSTLDMP input)
			(conn P0WTSTLDMP P0WTSTLDMP <== MCB P0WTSTLDMP)
		)
		(element P0WTSTMODEB0 1
			(pin P0WTSTMODEB0 output)
			(conn P0WTSTMODEB0 P0WTSTMODEB0 ==> MCB P0WTSTMODEB0)
		)
		(element P0WTSTMODEB1 1
			(pin P0WTSTMODEB1 output)
			(conn P0WTSTMODEB1 P0WTSTMODEB1 ==> MCB P0WTSTMODEB1)
		)
		(element P0WTSTMODEB2 1
			(pin P0WTSTMODEB2 output)
			(conn P0WTSTMODEB2 P0WTSTMODEB2 ==> MCB P0WTSTMODEB2)
		)
		(element P0WTSTMODEB3 1
			(pin P0WTSTMODEB3 output)
			(conn P0WTSTMODEB3 P0WTSTMODEB3 ==> MCB P0WTSTMODEB3)
		)
		(element P0WTSTOVERFLOW 1
			(pin P0WTSTOVERFLOW input)
			(conn P0WTSTOVERFLOW P0WTSTOVERFLOW <== MCB P0WTSTOVERFLOW)
		)
		(element P0WTSTPINENB 1
			(pin P0WTSTPINENB output)
			(conn P0WTSTPINENB P0WTSTPINENB ==> MCB P0WTSTPINENB)
		)
		(element P1ARBEN 1
			(pin P1ARBEN output)
			(conn P1ARBEN P1ARBEN ==> MCB P1ARBEN)
		)
		(element P1CMDBA0 1
			(pin P1CMDBA0 output)
			(conn P1CMDBA0 P1CMDBA0 ==> MCB P1CMDBA0)
		)
		(element P1CMDBA1 1
			(pin P1CMDBA1 output)
			(conn P1CMDBA1 P1CMDBA1 ==> MCB P1CMDBA1)
		)
		(element P1CMDBA2 1
			(pin P1CMDBA2 output)
			(conn P1CMDBA2 P1CMDBA2 ==> MCB P1CMDBA2)
		)
		(element P1CMDBL0 1
			(pin P1CMDBL0 output)
			(conn P1CMDBL0 P1CMDBL0 ==> MCB P1CMDBL0)
		)
		(element P1CMDBL1 1
			(pin P1CMDBL1 output)
			(conn P1CMDBL1 P1CMDBL1 ==> MCB P1CMDBL1)
		)
		(element P1CMDBL2 1
			(pin P1CMDBL2 output)
			(conn P1CMDBL2 P1CMDBL2 ==> MCB P1CMDBL2)
		)
		(element P1CMDBL3 1
			(pin P1CMDBL3 output)
			(conn P1CMDBL3 P1CMDBL3 ==> MCB P1CMDBL3)
		)
		(element P1CMDBL4 1
			(pin P1CMDBL4 output)
			(conn P1CMDBL4 P1CMDBL4 ==> MCB P1CMDBL4)
		)
		(element P1CMDBL5 1
			(pin P1CMDBL5 output)
			(conn P1CMDBL5 P1CMDBL5 ==> MCB P1CMDBL5)
		)
		(element P1CMDCA0 1
			(pin P1CMDCA0 output)
			(conn P1CMDCA0 P1CMDCA0 ==> MCB P1CMDCA0)
		)
		(element P1CMDCA1 1
			(pin P1CMDCA1 output)
			(conn P1CMDCA1 P1CMDCA1 ==> MCB P1CMDCA1)
		)
		(element P1CMDCA2 1
			(pin P1CMDCA2 output)
			(conn P1CMDCA2 P1CMDCA2 ==> MCB P1CMDCA2)
		)
		(element P1CMDCA3 1
			(pin P1CMDCA3 output)
			(conn P1CMDCA3 P1CMDCA3 ==> MCB P1CMDCA3)
		)
		(element P1CMDCA4 1
			(pin P1CMDCA4 output)
			(conn P1CMDCA4 P1CMDCA4 ==> MCB P1CMDCA4)
		)
		(element P1CMDCA5 1
			(pin P1CMDCA5 output)
			(conn P1CMDCA5 P1CMDCA5 ==> MCB P1CMDCA5)
		)
		(element P1CMDCA6 1
			(pin P1CMDCA6 output)
			(conn P1CMDCA6 P1CMDCA6 ==> MCB P1CMDCA6)
		)
		(element P1CMDCA7 1
			(pin P1CMDCA7 output)
			(conn P1CMDCA7 P1CMDCA7 ==> MCB P1CMDCA7)
		)
		(element P1CMDCA8 1
			(pin P1CMDCA8 output)
			(conn P1CMDCA8 P1CMDCA8 ==> MCB P1CMDCA8)
		)
		(element P1CMDCA9 1
			(pin P1CMDCA9 output)
			(conn P1CMDCA9 P1CMDCA9 ==> MCB P1CMDCA9)
		)
		(element P1CMDCA10 1
			(pin P1CMDCA10 output)
			(conn P1CMDCA10 P1CMDCA10 ==> MCB P1CMDCA10)
		)
		(element P1CMDCA11 1
			(pin P1CMDCA11 output)
			(conn P1CMDCA11 P1CMDCA11 ==> MCB P1CMDCA11)
		)
		(element P1CMDCLK 1
			(pin P1CMDCLK output)
			(conn P1CMDCLK P1CMDCLK ==> P1CMDCLKINV P1CMDCLK)
			(conn P1CMDCLK P1CMDCLK ==> P1CMDCLKINV P1CMDCLK_B)
		)
		(element P1CMDCLKINV 3
			(pin OUT output)
			(pin P1CMDCLK input)
			(pin P1CMDCLK_B input)
			(cfg P1CMDCLK P1CMDCLK_B)
			(conn P1CMDCLKINV OUT ==> MCB P1CMDCLK)
			(conn P1CMDCLKINV P1CMDCLK <== P1CMDCLK P1CMDCLK)
			(conn P1CMDCLKINV P1CMDCLK_B <== P1CMDCLK P1CMDCLK)
		)
		(element P1CMDEMPTY 1
			(pin P1CMDEMPTY input)
			(conn P1CMDEMPTY P1CMDEMPTY <== MCB P1CMDEMPTY)
		)
		(element P1CMDEN 1
			(pin P1CMDEN output)
			(conn P1CMDEN P1CMDEN ==> P1CMDENINV P1CMDEN)
			(conn P1CMDEN P1CMDEN ==> P1CMDENINV P1CMDEN_B)
		)
		(element P1CMDENINV 3
			(pin OUT output)
			(pin P1CMDEN input)
			(pin P1CMDEN_B input)
			(cfg P1CMDEN P1CMDEN_B)
			(conn P1CMDENINV OUT ==> MCB P1CMDEN)
			(conn P1CMDENINV P1CMDEN <== P1CMDEN P1CMDEN)
			(conn P1CMDENINV P1CMDEN_B <== P1CMDEN P1CMDEN)
		)
		(element P1CMDFULL 1
			(pin P1CMDFULL input)
			(conn P1CMDFULL P1CMDFULL <== MCB P1CMDFULL)
		)
		(element P1CMDINSTR0 1
			(pin P1CMDINSTR0 output)
			(conn P1CMDINSTR0 P1CMDINSTR0 ==> MCB P1CMDINSTR0)
		)
		(element P1CMDINSTR1 1
			(pin P1CMDINSTR1 output)
			(conn P1CMDINSTR1 P1CMDINSTR1 ==> MCB P1CMDINSTR1)
		)
		(element P1CMDINSTR2 1
			(pin P1CMDINSTR2 output)
			(conn P1CMDINSTR2 P1CMDINSTR2 ==> MCB P1CMDINSTR2)
		)
		(element P1CMDRA0 1
			(pin P1CMDRA0 output)
			(conn P1CMDRA0 P1CMDRA0 ==> MCB P1CMDRA0)
		)
		(element P1CMDRA1 1
			(pin P1CMDRA1 output)
			(conn P1CMDRA1 P1CMDRA1 ==> MCB P1CMDRA1)
		)
		(element P1CMDRA2 1
			(pin P1CMDRA2 output)
			(conn P1CMDRA2 P1CMDRA2 ==> MCB P1CMDRA2)
		)
		(element P1CMDRA3 1
			(pin P1CMDRA3 output)
			(conn P1CMDRA3 P1CMDRA3 ==> MCB P1CMDRA3)
		)
		(element P1CMDRA4 1
			(pin P1CMDRA4 output)
			(conn P1CMDRA4 P1CMDRA4 ==> MCB P1CMDRA4)
		)
		(element P1CMDRA5 1
			(pin P1CMDRA5 output)
			(conn P1CMDRA5 P1CMDRA5 ==> MCB P1CMDRA5)
		)
		(element P1CMDRA6 1
			(pin P1CMDRA6 output)
			(conn P1CMDRA6 P1CMDRA6 ==> MCB P1CMDRA6)
		)
		(element P1CMDRA7 1
			(pin P1CMDRA7 output)
			(conn P1CMDRA7 P1CMDRA7 ==> MCB P1CMDRA7)
		)
		(element P1CMDRA8 1
			(pin P1CMDRA8 output)
			(conn P1CMDRA8 P1CMDRA8 ==> MCB P1CMDRA8)
		)
		(element P1CMDRA9 1
			(pin P1CMDRA9 output)
			(conn P1CMDRA9 P1CMDRA9 ==> MCB P1CMDRA9)
		)
		(element P1CMDRA10 1
			(pin P1CMDRA10 output)
			(conn P1CMDRA10 P1CMDRA10 ==> MCB P1CMDRA10)
		)
		(element P1CMDRA11 1
			(pin P1CMDRA11 output)
			(conn P1CMDRA11 P1CMDRA11 ==> MCB P1CMDRA11)
		)
		(element P1CMDRA12 1
			(pin P1CMDRA12 output)
			(conn P1CMDRA12 P1CMDRA12 ==> MCB P1CMDRA12)
		)
		(element P1CMDRA13 1
			(pin P1CMDRA13 output)
			(conn P1CMDRA13 P1CMDRA13 ==> MCB P1CMDRA13)
		)
		(element P1CMDRA14 1
			(pin P1CMDRA14 output)
			(conn P1CMDRA14 P1CMDRA14 ==> MCB P1CMDRA14)
		)
		(element P1RDCLK 1
			(pin P1RDCLK output)
			(conn P1RDCLK P1RDCLK ==> P1RDCLKINV P1RDCLK)
			(conn P1RDCLK P1RDCLK ==> P1RDCLKINV P1RDCLK_B)
		)
		(element P1RDCLKINV 3
			(pin OUT output)
			(pin P1RDCLK input)
			(pin P1RDCLK_B input)
			(cfg P1RDCLK P1RDCLK_B)
			(conn P1RDCLKINV OUT ==> MCB P1RDCLK)
			(conn P1RDCLKINV P1RDCLK <== P1RDCLK P1RDCLK)
			(conn P1RDCLKINV P1RDCLK_B <== P1RDCLK P1RDCLK)
		)
		(element P1RDCOUNT0 1
			(pin P1RDCOUNT0 input)
			(conn P1RDCOUNT0 P1RDCOUNT0 <== MCB P1RDCOUNT0)
		)
		(element P1RDCOUNT1 1
			(pin P1RDCOUNT1 input)
			(conn P1RDCOUNT1 P1RDCOUNT1 <== MCB P1RDCOUNT1)
		)
		(element P1RDCOUNT2 1
			(pin P1RDCOUNT2 input)
			(conn P1RDCOUNT2 P1RDCOUNT2 <== MCB P1RDCOUNT2)
		)
		(element P1RDCOUNT3 1
			(pin P1RDCOUNT3 input)
			(conn P1RDCOUNT3 P1RDCOUNT3 <== MCB P1RDCOUNT3)
		)
		(element P1RDCOUNT4 1
			(pin P1RDCOUNT4 input)
			(conn P1RDCOUNT4 P1RDCOUNT4 <== MCB P1RDCOUNT4)
		)
		(element P1RDCOUNT5 1
			(pin P1RDCOUNT5 input)
			(conn P1RDCOUNT5 P1RDCOUNT5 <== MCB P1RDCOUNT5)
		)
		(element P1RDCOUNT6 1
			(pin P1RDCOUNT6 input)
			(conn P1RDCOUNT6 P1RDCOUNT6 <== MCB P1RDCOUNT6)
		)
		(element P1RDDATA0 1
			(pin P1RDDATA0 input)
			(conn P1RDDATA0 P1RDDATA0 <== MCB P1RDDATA0)
		)
		(element P1RDDATA1 1
			(pin P1RDDATA1 input)
			(conn P1RDDATA1 P1RDDATA1 <== MCB P1RDDATA1)
		)
		(element P1RDDATA2 1
			(pin P1RDDATA2 input)
			(conn P1RDDATA2 P1RDDATA2 <== MCB P1RDDATA2)
		)
		(element P1RDDATA3 1
			(pin P1RDDATA3 input)
			(conn P1RDDATA3 P1RDDATA3 <== MCB P1RDDATA3)
		)
		(element P1RDDATA4 1
			(pin P1RDDATA4 input)
			(conn P1RDDATA4 P1RDDATA4 <== MCB P1RDDATA4)
		)
		(element P1RDDATA5 1
			(pin P1RDDATA5 input)
			(conn P1RDDATA5 P1RDDATA5 <== MCB P1RDDATA5)
		)
		(element P1RDDATA6 1
			(pin P1RDDATA6 input)
			(conn P1RDDATA6 P1RDDATA6 <== MCB P1RDDATA6)
		)
		(element P1RDDATA7 1
			(pin P1RDDATA7 input)
			(conn P1RDDATA7 P1RDDATA7 <== MCB P1RDDATA7)
		)
		(element P1RDDATA8 1
			(pin P1RDDATA8 input)
			(conn P1RDDATA8 P1RDDATA8 <== MCB P1RDDATA8)
		)
		(element P1RDDATA9 1
			(pin P1RDDATA9 input)
			(conn P1RDDATA9 P1RDDATA9 <== MCB P1RDDATA9)
		)
		(element P1RDDATA10 1
			(pin P1RDDATA10 input)
			(conn P1RDDATA10 P1RDDATA10 <== MCB P1RDDATA10)
		)
		(element P1RDDATA11 1
			(pin P1RDDATA11 input)
			(conn P1RDDATA11 P1RDDATA11 <== MCB P1RDDATA11)
		)
		(element P1RDDATA12 1
			(pin P1RDDATA12 input)
			(conn P1RDDATA12 P1RDDATA12 <== MCB P1RDDATA12)
		)
		(element P1RDDATA13 1
			(pin P1RDDATA13 input)
			(conn P1RDDATA13 P1RDDATA13 <== MCB P1RDDATA13)
		)
		(element P1RDDATA14 1
			(pin P1RDDATA14 input)
			(conn P1RDDATA14 P1RDDATA14 <== MCB P1RDDATA14)
		)
		(element P1RDDATA15 1
			(pin P1RDDATA15 input)
			(conn P1RDDATA15 P1RDDATA15 <== MCB P1RDDATA15)
		)
		(element P1RDDATA16 1
			(pin P1RDDATA16 input)
			(conn P1RDDATA16 P1RDDATA16 <== MCB P1RDDATA16)
		)
		(element P1RDDATA17 1
			(pin P1RDDATA17 input)
			(conn P1RDDATA17 P1RDDATA17 <== MCB P1RDDATA17)
		)
		(element P1RDDATA18 1
			(pin P1RDDATA18 input)
			(conn P1RDDATA18 P1RDDATA18 <== MCB P1RDDATA18)
		)
		(element P1RDDATA19 1
			(pin P1RDDATA19 input)
			(conn P1RDDATA19 P1RDDATA19 <== MCB P1RDDATA19)
		)
		(element P1RDDATA20 1
			(pin P1RDDATA20 input)
			(conn P1RDDATA20 P1RDDATA20 <== MCB P1RDDATA20)
		)
		(element P1RDDATA21 1
			(pin P1RDDATA21 input)
			(conn P1RDDATA21 P1RDDATA21 <== MCB P1RDDATA21)
		)
		(element P1RDDATA22 1
			(pin P1RDDATA22 input)
			(conn P1RDDATA22 P1RDDATA22 <== MCB P1RDDATA22)
		)
		(element P1RDDATA23 1
			(pin P1RDDATA23 input)
			(conn P1RDDATA23 P1RDDATA23 <== MCB P1RDDATA23)
		)
		(element P1RDDATA24 1
			(pin P1RDDATA24 input)
			(conn P1RDDATA24 P1RDDATA24 <== MCB P1RDDATA24)
		)
		(element P1RDDATA25 1
			(pin P1RDDATA25 input)
			(conn P1RDDATA25 P1RDDATA25 <== MCB P1RDDATA25)
		)
		(element P1RDDATA26 1
			(pin P1RDDATA26 input)
			(conn P1RDDATA26 P1RDDATA26 <== MCB P1RDDATA26)
		)
		(element P1RDDATA27 1
			(pin P1RDDATA27 input)
			(conn P1RDDATA27 P1RDDATA27 <== MCB P1RDDATA27)
		)
		(element P1RDDATA28 1
			(pin P1RDDATA28 input)
			(conn P1RDDATA28 P1RDDATA28 <== MCB P1RDDATA28)
		)
		(element P1RDDATA29 1
			(pin P1RDDATA29 input)
			(conn P1RDDATA29 P1RDDATA29 <== MCB P1RDDATA29)
		)
		(element P1RDDATA30 1
			(pin P1RDDATA30 input)
			(conn P1RDDATA30 P1RDDATA30 <== MCB P1RDDATA30)
		)
		(element P1RDDATA31 1
			(pin P1RDDATA31 input)
			(conn P1RDDATA31 P1RDDATA31 <== MCB P1RDDATA31)
		)
		(element P1RDEMPTY 1
			(pin P1RDEMPTY input)
			(conn P1RDEMPTY P1RDEMPTY <== MCB P1RDEMPTY)
		)
		(element P1RDEN 1
			(pin P1RDEN output)
			(conn P1RDEN P1RDEN ==> P1RDENINV P1RDEN)
			(conn P1RDEN P1RDEN ==> P1RDENINV P1RDEN_B)
		)
		(element P1RDENINV 3
			(pin OUT output)
			(pin P1RDEN input)
			(pin P1RDEN_B input)
			(cfg P1RDEN P1RDEN_B)
			(conn P1RDENINV OUT ==> MCB P1RDEN)
			(conn P1RDENINV P1RDEN <== P1RDEN P1RDEN)
			(conn P1RDENINV P1RDEN_B <== P1RDEN P1RDEN)
		)
		(element P1RDERROR 1
			(pin P1RDERROR input)
			(conn P1RDERROR P1RDERROR <== MCB P1RDERROR)
		)
		(element P1RDFULL 1
			(pin P1RDFULL input)
			(conn P1RDFULL P1RDFULL <== MCB P1RDFULL)
		)
		(element P1RDOVERFLOW 1
			(pin P1RDOVERFLOW input)
			(conn P1RDOVERFLOW P1RDOVERFLOW <== MCB P1RDOVERFLOW)
		)
		(element P1RTSTENB 1
			(pin P1RTSTENB output)
			(conn P1RTSTENB P1RTSTENB ==> MCB P1RTSTENB)
		)
		(element P1RTSTMODEB0 1
			(pin P1RTSTMODEB0 output)
			(conn P1RTSTMODEB0 P1RTSTMODEB0 ==> MCB P1RTSTMODEB0)
		)
		(element P1RTSTMODEB1 1
			(pin P1RTSTMODEB1 output)
			(conn P1RTSTMODEB1 P1RTSTMODEB1 ==> MCB P1RTSTMODEB1)
		)
		(element P1RTSTMODEB2 1
			(pin P1RTSTMODEB2 output)
			(conn P1RTSTMODEB2 P1RTSTMODEB2 ==> MCB P1RTSTMODEB2)
		)
		(element P1RTSTMODEB3 1
			(pin P1RTSTMODEB3 output)
			(conn P1RTSTMODEB3 P1RTSTMODEB3 ==> MCB P1RTSTMODEB3)
		)
		(element P1RTSTPINENB 1
			(pin P1RTSTPINENB output)
			(conn P1RTSTPINENB P1RTSTPINENB ==> MCB P1RTSTPINENB)
		)
		(element P1RTSTUDMN 1
			(pin P1RTSTUDMN input)
			(conn P1RTSTUDMN P1RTSTUDMN <== MCB P1RTSTUDMN)
		)
		(element P1RTSTUNDERRUN 1
			(pin P1RTSTUNDERRUN input)
			(conn P1RTSTUNDERRUN P1RTSTUNDERRUN <== MCB P1RTSTUNDERRUN)
		)
		(element P1RTSTWRDATA0 1
			(pin P1RTSTWRDATA0 output)
			(conn P1RTSTWRDATA0 P1RTSTWRDATA0 ==> MCB P1RTSTWRDATA0)
		)
		(element P1RTSTWRDATA1 1
			(pin P1RTSTWRDATA1 output)
			(conn P1RTSTWRDATA1 P1RTSTWRDATA1 ==> MCB P1RTSTWRDATA1)
		)
		(element P1RTSTWRDATA2 1
			(pin P1RTSTWRDATA2 output)
			(conn P1RTSTWRDATA2 P1RTSTWRDATA2 ==> MCB P1RTSTWRDATA2)
		)
		(element P1RTSTWRDATA3 1
			(pin P1RTSTWRDATA3 output)
			(conn P1RTSTWRDATA3 P1RTSTWRDATA3 ==> MCB P1RTSTWRDATA3)
		)
		(element P1RTSTWRDATA4 1
			(pin P1RTSTWRDATA4 output)
			(conn P1RTSTWRDATA4 P1RTSTWRDATA4 ==> MCB P1RTSTWRDATA4)
		)
		(element P1RTSTWRDATA5 1
			(pin P1RTSTWRDATA5 output)
			(conn P1RTSTWRDATA5 P1RTSTWRDATA5 ==> MCB P1RTSTWRDATA5)
		)
		(element P1RTSTWRDATA6 1
			(pin P1RTSTWRDATA6 output)
			(conn P1RTSTWRDATA6 P1RTSTWRDATA6 ==> MCB P1RTSTWRDATA6)
		)
		(element P1RTSTWRDATA7 1
			(pin P1RTSTWRDATA7 output)
			(conn P1RTSTWRDATA7 P1RTSTWRDATA7 ==> MCB P1RTSTWRDATA7)
		)
		(element P1RTSTWRDATA8 1
			(pin P1RTSTWRDATA8 output)
			(conn P1RTSTWRDATA8 P1RTSTWRDATA8 ==> MCB P1RTSTWRDATA8)
		)
		(element P1RTSTWRDATA9 1
			(pin P1RTSTWRDATA9 output)
			(conn P1RTSTWRDATA9 P1RTSTWRDATA9 ==> MCB P1RTSTWRDATA9)
		)
		(element P1RTSTWRDATA10 1
			(pin P1RTSTWRDATA10 output)
			(conn P1RTSTWRDATA10 P1RTSTWRDATA10 ==> MCB P1RTSTWRDATA10)
		)
		(element P1RTSTWRDATA11 1
			(pin P1RTSTWRDATA11 output)
			(conn P1RTSTWRDATA11 P1RTSTWRDATA11 ==> MCB P1RTSTWRDATA11)
		)
		(element P1RTSTWRDATA12 1
			(pin P1RTSTWRDATA12 output)
			(conn P1RTSTWRDATA12 P1RTSTWRDATA12 ==> MCB P1RTSTWRDATA12)
		)
		(element P1RTSTWRDATA13 1
			(pin P1RTSTWRDATA13 output)
			(conn P1RTSTWRDATA13 P1RTSTWRDATA13 ==> MCB P1RTSTWRDATA13)
		)
		(element P1RTSTWRDATA14 1
			(pin P1RTSTWRDATA14 output)
			(conn P1RTSTWRDATA14 P1RTSTWRDATA14 ==> MCB P1RTSTWRDATA14)
		)
		(element P1RTSTWRDATA15 1
			(pin P1RTSTWRDATA15 output)
			(conn P1RTSTWRDATA15 P1RTSTWRDATA15 ==> MCB P1RTSTWRDATA15)
		)
		(element P1RTSTWRDATA16 1
			(pin P1RTSTWRDATA16 output)
			(conn P1RTSTWRDATA16 P1RTSTWRDATA16 ==> MCB P1RTSTWRDATA16)
		)
		(element P1RTSTWRDATA17 1
			(pin P1RTSTWRDATA17 output)
			(conn P1RTSTWRDATA17 P1RTSTWRDATA17 ==> MCB P1RTSTWRDATA17)
		)
		(element P1RTSTWRDATA18 1
			(pin P1RTSTWRDATA18 output)
			(conn P1RTSTWRDATA18 P1RTSTWRDATA18 ==> MCB P1RTSTWRDATA18)
		)
		(element P1RTSTWRDATA19 1
			(pin P1RTSTWRDATA19 output)
			(conn P1RTSTWRDATA19 P1RTSTWRDATA19 ==> MCB P1RTSTWRDATA19)
		)
		(element P1RTSTWRDATA20 1
			(pin P1RTSTWRDATA20 output)
			(conn P1RTSTWRDATA20 P1RTSTWRDATA20 ==> MCB P1RTSTWRDATA20)
		)
		(element P1RTSTWRDATA21 1
			(pin P1RTSTWRDATA21 output)
			(conn P1RTSTWRDATA21 P1RTSTWRDATA21 ==> MCB P1RTSTWRDATA21)
		)
		(element P1RTSTWRDATA22 1
			(pin P1RTSTWRDATA22 output)
			(conn P1RTSTWRDATA22 P1RTSTWRDATA22 ==> MCB P1RTSTWRDATA22)
		)
		(element P1RTSTWRDATA23 1
			(pin P1RTSTWRDATA23 output)
			(conn P1RTSTWRDATA23 P1RTSTWRDATA23 ==> MCB P1RTSTWRDATA23)
		)
		(element P1RTSTWRDATA24 1
			(pin P1RTSTWRDATA24 output)
			(conn P1RTSTWRDATA24 P1RTSTWRDATA24 ==> MCB P1RTSTWRDATA24)
		)
		(element P1RTSTWRDATA25 1
			(pin P1RTSTWRDATA25 output)
			(conn P1RTSTWRDATA25 P1RTSTWRDATA25 ==> MCB P1RTSTWRDATA25)
		)
		(element P1RTSTWRDATA26 1
			(pin P1RTSTWRDATA26 output)
			(conn P1RTSTWRDATA26 P1RTSTWRDATA26 ==> MCB P1RTSTWRDATA26)
		)
		(element P1RTSTWRDATA27 1
			(pin P1RTSTWRDATA27 output)
			(conn P1RTSTWRDATA27 P1RTSTWRDATA27 ==> MCB P1RTSTWRDATA27)
		)
		(element P1RTSTWRDATA28 1
			(pin P1RTSTWRDATA28 output)
			(conn P1RTSTWRDATA28 P1RTSTWRDATA28 ==> MCB P1RTSTWRDATA28)
		)
		(element P1RTSTWRDATA29 1
			(pin P1RTSTWRDATA29 output)
			(conn P1RTSTWRDATA29 P1RTSTWRDATA29 ==> MCB P1RTSTWRDATA29)
		)
		(element P1RTSTWRDATA30 1
			(pin P1RTSTWRDATA30 output)
			(conn P1RTSTWRDATA30 P1RTSTWRDATA30 ==> MCB P1RTSTWRDATA30)
		)
		(element P1RTSTWRDATA31 1
			(pin P1RTSTWRDATA31 output)
			(conn P1RTSTWRDATA31 P1RTSTWRDATA31 ==> MCB P1RTSTWRDATA31)
		)
		(element P1RTSTWRMASK0 1
			(pin P1RTSTWRMASK0 output)
			(conn P1RTSTWRMASK0 P1RTSTWRMASK0 ==> MCB P1RTSTWRMASK0)
		)
		(element P1RTSTWRMASK1 1
			(pin P1RTSTWRMASK1 output)
			(conn P1RTSTWRMASK1 P1RTSTWRMASK1 ==> MCB P1RTSTWRMASK1)
		)
		(element P1RTSTWRMASK2 1
			(pin P1RTSTWRMASK2 output)
			(conn P1RTSTWRMASK2 P1RTSTWRMASK2 ==> MCB P1RTSTWRMASK2)
		)
		(element P1RTSTWRMASK3 1
			(pin P1RTSTWRMASK3 output)
			(conn P1RTSTWRMASK3 P1RTSTWRMASK3 ==> MCB P1RTSTWRMASK3)
		)
		(element P1RWRMASK0 1
			(pin P1RWRMASK0 output)
			(conn P1RWRMASK0 P1RWRMASK0 ==> MCB P1RWRMASK0)
		)
		(element P1RWRMASK1 1
			(pin P1RWRMASK1 output)
			(conn P1RWRMASK1 P1RWRMASK1 ==> MCB P1RWRMASK1)
		)
		(element P1RWRMASK2 1
			(pin P1RWRMASK2 output)
			(conn P1RWRMASK2 P1RWRMASK2 ==> MCB P1RWRMASK2)
		)
		(element P1RWRMASK3 1
			(pin P1RWRMASK3 output)
			(conn P1RWRMASK3 P1RWRMASK3 ==> MCB P1RWRMASK3)
		)
		(element P1WRCLK 1
			(pin P1WRCLK output)
			(conn P1WRCLK P1WRCLK ==> P1WRCLKINV P1WRCLK)
			(conn P1WRCLK P1WRCLK ==> P1WRCLKINV P1WRCLK_B)
		)
		(element P1WRCLKINV 3
			(pin OUT output)
			(pin P1WRCLK input)
			(pin P1WRCLK_B input)
			(cfg P1WRCLK P1WRCLK_B)
			(conn P1WRCLKINV OUT ==> MCB P1WRCLK)
			(conn P1WRCLKINV P1WRCLK <== P1WRCLK P1WRCLK)
			(conn P1WRCLKINV P1WRCLK_B <== P1WRCLK P1WRCLK)
		)
		(element P1WRCOUNT0 1
			(pin P1WRCOUNT0 input)
			(conn P1WRCOUNT0 P1WRCOUNT0 <== MCB P1WRCOUNT0)
		)
		(element P1WRCOUNT1 1
			(pin P1WRCOUNT1 input)
			(conn P1WRCOUNT1 P1WRCOUNT1 <== MCB P1WRCOUNT1)
		)
		(element P1WRCOUNT2 1
			(pin P1WRCOUNT2 input)
			(conn P1WRCOUNT2 P1WRCOUNT2 <== MCB P1WRCOUNT2)
		)
		(element P1WRCOUNT3 1
			(pin P1WRCOUNT3 input)
			(conn P1WRCOUNT3 P1WRCOUNT3 <== MCB P1WRCOUNT3)
		)
		(element P1WRCOUNT4 1
			(pin P1WRCOUNT4 input)
			(conn P1WRCOUNT4 P1WRCOUNT4 <== MCB P1WRCOUNT4)
		)
		(element P1WRCOUNT5 1
			(pin P1WRCOUNT5 input)
			(conn P1WRCOUNT5 P1WRCOUNT5 <== MCB P1WRCOUNT5)
		)
		(element P1WRCOUNT6 1
			(pin P1WRCOUNT6 input)
			(conn P1WRCOUNT6 P1WRCOUNT6 <== MCB P1WRCOUNT6)
		)
		(element P1WRDATA0 1
			(pin P1WRDATA0 output)
			(conn P1WRDATA0 P1WRDATA0 ==> MCB P1WRDATA0)
		)
		(element P1WRDATA1 1
			(pin P1WRDATA1 output)
			(conn P1WRDATA1 P1WRDATA1 ==> MCB P1WRDATA1)
		)
		(element P1WRDATA2 1
			(pin P1WRDATA2 output)
			(conn P1WRDATA2 P1WRDATA2 ==> MCB P1WRDATA2)
		)
		(element P1WRDATA3 1
			(pin P1WRDATA3 output)
			(conn P1WRDATA3 P1WRDATA3 ==> MCB P1WRDATA3)
		)
		(element P1WRDATA4 1
			(pin P1WRDATA4 output)
			(conn P1WRDATA4 P1WRDATA4 ==> MCB P1WRDATA4)
		)
		(element P1WRDATA5 1
			(pin P1WRDATA5 output)
			(conn P1WRDATA5 P1WRDATA5 ==> MCB P1WRDATA5)
		)
		(element P1WRDATA6 1
			(pin P1WRDATA6 output)
			(conn P1WRDATA6 P1WRDATA6 ==> MCB P1WRDATA6)
		)
		(element P1WRDATA7 1
			(pin P1WRDATA7 output)
			(conn P1WRDATA7 P1WRDATA7 ==> MCB P1WRDATA7)
		)
		(element P1WRDATA8 1
			(pin P1WRDATA8 output)
			(conn P1WRDATA8 P1WRDATA8 ==> MCB P1WRDATA8)
		)
		(element P1WRDATA9 1
			(pin P1WRDATA9 output)
			(conn P1WRDATA9 P1WRDATA9 ==> MCB P1WRDATA9)
		)
		(element P1WRDATA10 1
			(pin P1WRDATA10 output)
			(conn P1WRDATA10 P1WRDATA10 ==> MCB P1WRDATA10)
		)
		(element P1WRDATA11 1
			(pin P1WRDATA11 output)
			(conn P1WRDATA11 P1WRDATA11 ==> MCB P1WRDATA11)
		)
		(element P1WRDATA12 1
			(pin P1WRDATA12 output)
			(conn P1WRDATA12 P1WRDATA12 ==> MCB P1WRDATA12)
		)
		(element P1WRDATA13 1
			(pin P1WRDATA13 output)
			(conn P1WRDATA13 P1WRDATA13 ==> MCB P1WRDATA13)
		)
		(element P1WRDATA14 1
			(pin P1WRDATA14 output)
			(conn P1WRDATA14 P1WRDATA14 ==> MCB P1WRDATA14)
		)
		(element P1WRDATA15 1
			(pin P1WRDATA15 output)
			(conn P1WRDATA15 P1WRDATA15 ==> MCB P1WRDATA15)
		)
		(element P1WRDATA16 1
			(pin P1WRDATA16 output)
			(conn P1WRDATA16 P1WRDATA16 ==> MCB P1WRDATA16)
		)
		(element P1WRDATA17 1
			(pin P1WRDATA17 output)
			(conn P1WRDATA17 P1WRDATA17 ==> MCB P1WRDATA17)
		)
		(element P1WRDATA18 1
			(pin P1WRDATA18 output)
			(conn P1WRDATA18 P1WRDATA18 ==> MCB P1WRDATA18)
		)
		(element P1WRDATA19 1
			(pin P1WRDATA19 output)
			(conn P1WRDATA19 P1WRDATA19 ==> MCB P1WRDATA19)
		)
		(element P1WRDATA20 1
			(pin P1WRDATA20 output)
			(conn P1WRDATA20 P1WRDATA20 ==> MCB P1WRDATA20)
		)
		(element P1WRDATA21 1
			(pin P1WRDATA21 output)
			(conn P1WRDATA21 P1WRDATA21 ==> MCB P1WRDATA21)
		)
		(element P1WRDATA22 1
			(pin P1WRDATA22 output)
			(conn P1WRDATA22 P1WRDATA22 ==> MCB P1WRDATA22)
		)
		(element P1WRDATA23 1
			(pin P1WRDATA23 output)
			(conn P1WRDATA23 P1WRDATA23 ==> MCB P1WRDATA23)
		)
		(element P1WRDATA24 1
			(pin P1WRDATA24 output)
			(conn P1WRDATA24 P1WRDATA24 ==> MCB P1WRDATA24)
		)
		(element P1WRDATA25 1
			(pin P1WRDATA25 output)
			(conn P1WRDATA25 P1WRDATA25 ==> MCB P1WRDATA25)
		)
		(element P1WRDATA26 1
			(pin P1WRDATA26 output)
			(conn P1WRDATA26 P1WRDATA26 ==> MCB P1WRDATA26)
		)
		(element P1WRDATA27 1
			(pin P1WRDATA27 output)
			(conn P1WRDATA27 P1WRDATA27 ==> MCB P1WRDATA27)
		)
		(element P1WRDATA28 1
			(pin P1WRDATA28 output)
			(conn P1WRDATA28 P1WRDATA28 ==> MCB P1WRDATA28)
		)
		(element P1WRDATA29 1
			(pin P1WRDATA29 output)
			(conn P1WRDATA29 P1WRDATA29 ==> MCB P1WRDATA29)
		)
		(element P1WRDATA30 1
			(pin P1WRDATA30 output)
			(conn P1WRDATA30 P1WRDATA30 ==> MCB P1WRDATA30)
		)
		(element P1WRDATA31 1
			(pin P1WRDATA31 output)
			(conn P1WRDATA31 P1WRDATA31 ==> MCB P1WRDATA31)
		)
		(element P1WREMPTY 1
			(pin P1WREMPTY input)
			(conn P1WREMPTY P1WREMPTY <== MCB P1WREMPTY)
		)
		(element P1WREN 1
			(pin P1WREN output)
			(conn P1WREN P1WREN ==> P1WRENINV P1WREN)
			(conn P1WREN P1WREN ==> P1WRENINV P1WREN_B)
		)
		(element P1WRENINV 3
			(pin OUT output)
			(pin P1WREN input)
			(pin P1WREN_B input)
			(cfg P1WREN P1WREN_B)
			(conn P1WRENINV OUT ==> MCB P1WREN)
			(conn P1WRENINV P1WREN <== P1WREN P1WREN)
			(conn P1WRENINV P1WREN_B <== P1WREN P1WREN)
		)
		(element P1WRERROR 1
			(pin P1WRERROR input)
			(conn P1WRERROR P1WRERROR <== MCB P1WRERROR)
		)
		(element P1WRFULL 1
			(pin P1WRFULL input)
			(conn P1WRFULL P1WRFULL <== MCB P1WRFULL)
		)
		(element P1WRUNDERRUN 1
			(pin P1WRUNDERRUN input)
			(conn P1WRUNDERRUN P1WRUNDERRUN <== MCB P1WRUNDERRUN)
		)
		(element P1WTSTDATA0 1
			(pin P1WTSTDATA0 input)
			(conn P1WTSTDATA0 P1WTSTDATA0 <== MCB P1WTSTDATA0)
		)
		(element P1WTSTDATA1 1
			(pin P1WTSTDATA1 input)
			(conn P1WTSTDATA1 P1WTSTDATA1 <== MCB P1WTSTDATA1)
		)
		(element P1WTSTDATA2 1
			(pin P1WTSTDATA2 input)
			(conn P1WTSTDATA2 P1WTSTDATA2 <== MCB P1WTSTDATA2)
		)
		(element P1WTSTDATA3 1
			(pin P1WTSTDATA3 input)
			(conn P1WTSTDATA3 P1WTSTDATA3 <== MCB P1WTSTDATA3)
		)
		(element P1WTSTDATA4 1
			(pin P1WTSTDATA4 input)
			(conn P1WTSTDATA4 P1WTSTDATA4 <== MCB P1WTSTDATA4)
		)
		(element P1WTSTDATA5 1
			(pin P1WTSTDATA5 input)
			(conn P1WTSTDATA5 P1WTSTDATA5 <== MCB P1WTSTDATA5)
		)
		(element P1WTSTDATA6 1
			(pin P1WTSTDATA6 input)
			(conn P1WTSTDATA6 P1WTSTDATA6 <== MCB P1WTSTDATA6)
		)
		(element P1WTSTDATA7 1
			(pin P1WTSTDATA7 input)
			(conn P1WTSTDATA7 P1WTSTDATA7 <== MCB P1WTSTDATA7)
		)
		(element P1WTSTDATA8 1
			(pin P1WTSTDATA8 input)
			(conn P1WTSTDATA8 P1WTSTDATA8 <== MCB P1WTSTDATA8)
		)
		(element P1WTSTDATA9 1
			(pin P1WTSTDATA9 input)
			(conn P1WTSTDATA9 P1WTSTDATA9 <== MCB P1WTSTDATA9)
		)
		(element P1WTSTDATA10 1
			(pin P1WTSTDATA10 input)
			(conn P1WTSTDATA10 P1WTSTDATA10 <== MCB P1WTSTDATA10)
		)
		(element P1WTSTDATA11 1
			(pin P1WTSTDATA11 input)
			(conn P1WTSTDATA11 P1WTSTDATA11 <== MCB P1WTSTDATA11)
		)
		(element P1WTSTDATA12 1
			(pin P1WTSTDATA12 input)
			(conn P1WTSTDATA12 P1WTSTDATA12 <== MCB P1WTSTDATA12)
		)
		(element P1WTSTDATA13 1
			(pin P1WTSTDATA13 input)
			(conn P1WTSTDATA13 P1WTSTDATA13 <== MCB P1WTSTDATA13)
		)
		(element P1WTSTDATA14 1
			(pin P1WTSTDATA14 input)
			(conn P1WTSTDATA14 P1WTSTDATA14 <== MCB P1WTSTDATA14)
		)
		(element P1WTSTDATA15 1
			(pin P1WTSTDATA15 input)
			(conn P1WTSTDATA15 P1WTSTDATA15 <== MCB P1WTSTDATA15)
		)
		(element P1WTSTDATA16 1
			(pin P1WTSTDATA16 input)
			(conn P1WTSTDATA16 P1WTSTDATA16 <== MCB P1WTSTDATA16)
		)
		(element P1WTSTDATA17 1
			(pin P1WTSTDATA17 input)
			(conn P1WTSTDATA17 P1WTSTDATA17 <== MCB P1WTSTDATA17)
		)
		(element P1WTSTDATA18 1
			(pin P1WTSTDATA18 input)
			(conn P1WTSTDATA18 P1WTSTDATA18 <== MCB P1WTSTDATA18)
		)
		(element P1WTSTDATA19 1
			(pin P1WTSTDATA19 input)
			(conn P1WTSTDATA19 P1WTSTDATA19 <== MCB P1WTSTDATA19)
		)
		(element P1WTSTDATA20 1
			(pin P1WTSTDATA20 input)
			(conn P1WTSTDATA20 P1WTSTDATA20 <== MCB P1WTSTDATA20)
		)
		(element P1WTSTDATA21 1
			(pin P1WTSTDATA21 input)
			(conn P1WTSTDATA21 P1WTSTDATA21 <== MCB P1WTSTDATA21)
		)
		(element P1WTSTDATA22 1
			(pin P1WTSTDATA22 input)
			(conn P1WTSTDATA22 P1WTSTDATA22 <== MCB P1WTSTDATA22)
		)
		(element P1WTSTDATA23 1
			(pin P1WTSTDATA23 input)
			(conn P1WTSTDATA23 P1WTSTDATA23 <== MCB P1WTSTDATA23)
		)
		(element P1WTSTDATA24 1
			(pin P1WTSTDATA24 input)
			(conn P1WTSTDATA24 P1WTSTDATA24 <== MCB P1WTSTDATA24)
		)
		(element P1WTSTDATA25 1
			(pin P1WTSTDATA25 input)
			(conn P1WTSTDATA25 P1WTSTDATA25 <== MCB P1WTSTDATA25)
		)
		(element P1WTSTDATA26 1
			(pin P1WTSTDATA26 input)
			(conn P1WTSTDATA26 P1WTSTDATA26 <== MCB P1WTSTDATA26)
		)
		(element P1WTSTDATA27 1
			(pin P1WTSTDATA27 input)
			(conn P1WTSTDATA27 P1WTSTDATA27 <== MCB P1WTSTDATA27)
		)
		(element P1WTSTDATA28 1
			(pin P1WTSTDATA28 input)
			(conn P1WTSTDATA28 P1WTSTDATA28 <== MCB P1WTSTDATA28)
		)
		(element P1WTSTDATA29 1
			(pin P1WTSTDATA29 input)
			(conn P1WTSTDATA29 P1WTSTDATA29 <== MCB P1WTSTDATA29)
		)
		(element P1WTSTDATA30 1
			(pin P1WTSTDATA30 input)
			(conn P1WTSTDATA30 P1WTSTDATA30 <== MCB P1WTSTDATA30)
		)
		(element P1WTSTDATA31 1
			(pin P1WTSTDATA31 input)
			(conn P1WTSTDATA31 P1WTSTDATA31 <== MCB P1WTSTDATA31)
		)
		(element P1WTSTENB 1
			(pin P1WTSTENB output)
			(conn P1WTSTENB P1WTSTENB ==> MCB P1WTSTENB)
		)
		(element P1WTSTLDMN 1
			(pin P1WTSTLDMN input)
			(conn P1WTSTLDMN P1WTSTLDMN <== MCB P1WTSTLDMN)
		)
		(element P1WTSTMODEB0 1
			(pin P1WTSTMODEB0 output)
			(conn P1WTSTMODEB0 P1WTSTMODEB0 ==> MCB P1WTSTMODEB0)
		)
		(element P1WTSTMODEB1 1
			(pin P1WTSTMODEB1 output)
			(conn P1WTSTMODEB1 P1WTSTMODEB1 ==> MCB P1WTSTMODEB1)
		)
		(element P1WTSTMODEB2 1
			(pin P1WTSTMODEB2 output)
			(conn P1WTSTMODEB2 P1WTSTMODEB2 ==> MCB P1WTSTMODEB2)
		)
		(element P1WTSTMODEB3 1
			(pin P1WTSTMODEB3 output)
			(conn P1WTSTMODEB3 P1WTSTMODEB3 ==> MCB P1WTSTMODEB3)
		)
		(element P1WTSTOVERFLOW 1
			(pin P1WTSTOVERFLOW input)
			(conn P1WTSTOVERFLOW P1WTSTOVERFLOW <== MCB P1WTSTOVERFLOW)
		)
		(element P1WTSTPINENB 1
			(pin P1WTSTPINENB output)
			(conn P1WTSTPINENB P1WTSTPINENB ==> MCB P1WTSTPINENB)
		)
		(element P2ARBEN 1
			(pin P2ARBEN output)
			(conn P2ARBEN P2ARBEN ==> MCB P2ARBEN)
		)
		(element P2CLK 1
			(pin P2CLK output)
			(conn P2CLK P2CLK ==> P2CLKINV P2CLK)
			(conn P2CLK P2CLK ==> P2CLKINV P2CLK_B)
		)
		(element P2CLKINV 3
			(pin OUT output)
			(pin P2CLK input)
			(pin P2CLK_B input)
			(cfg P2CLK P2CLK_B)
			(conn P2CLKINV OUT ==> MCB P2CLK)
			(conn P2CLKINV P2CLK <== P2CLK P2CLK)
			(conn P2CLKINV P2CLK_B <== P2CLK P2CLK)
		)
		(element P2CMDBA0 1
			(pin P2CMDBA0 output)
			(conn P2CMDBA0 P2CMDBA0 ==> MCB P2CMDBA0)
		)
		(element P2CMDBA1 1
			(pin P2CMDBA1 output)
			(conn P2CMDBA1 P2CMDBA1 ==> MCB P2CMDBA1)
		)
		(element P2CMDBA2 1
			(pin P2CMDBA2 output)
			(conn P2CMDBA2 P2CMDBA2 ==> MCB P2CMDBA2)
		)
		(element P2CMDBL0 1
			(pin P2CMDBL0 output)
			(conn P2CMDBL0 P2CMDBL0 ==> MCB P2CMDBL0)
		)
		(element P2CMDBL1 1
			(pin P2CMDBL1 output)
			(conn P2CMDBL1 P2CMDBL1 ==> MCB P2CMDBL1)
		)
		(element P2CMDBL2 1
			(pin P2CMDBL2 output)
			(conn P2CMDBL2 P2CMDBL2 ==> MCB P2CMDBL2)
		)
		(element P2CMDBL3 1
			(pin P2CMDBL3 output)
			(conn P2CMDBL3 P2CMDBL3 ==> MCB P2CMDBL3)
		)
		(element P2CMDBL4 1
			(pin P2CMDBL4 output)
			(conn P2CMDBL4 P2CMDBL4 ==> MCB P2CMDBL4)
		)
		(element P2CMDBL5 1
			(pin P2CMDBL5 output)
			(conn P2CMDBL5 P2CMDBL5 ==> MCB P2CMDBL5)
		)
		(element P2CMDCA0 1
			(pin P2CMDCA0 output)
			(conn P2CMDCA0 P2CMDCA0 ==> MCB P2CMDCA0)
		)
		(element P2CMDCA1 1
			(pin P2CMDCA1 output)
			(conn P2CMDCA1 P2CMDCA1 ==> MCB P2CMDCA1)
		)
		(element P2CMDCA2 1
			(pin P2CMDCA2 output)
			(conn P2CMDCA2 P2CMDCA2 ==> MCB P2CMDCA2)
		)
		(element P2CMDCA3 1
			(pin P2CMDCA3 output)
			(conn P2CMDCA3 P2CMDCA3 ==> MCB P2CMDCA3)
		)
		(element P2CMDCA4 1
			(pin P2CMDCA4 output)
			(conn P2CMDCA4 P2CMDCA4 ==> MCB P2CMDCA4)
		)
		(element P2CMDCA5 1
			(pin P2CMDCA5 output)
			(conn P2CMDCA5 P2CMDCA5 ==> MCB P2CMDCA5)
		)
		(element P2CMDCA6 1
			(pin P2CMDCA6 output)
			(conn P2CMDCA6 P2CMDCA6 ==> MCB P2CMDCA6)
		)
		(element P2CMDCA7 1
			(pin P2CMDCA7 output)
			(conn P2CMDCA7 P2CMDCA7 ==> MCB P2CMDCA7)
		)
		(element P2CMDCA8 1
			(pin P2CMDCA8 output)
			(conn P2CMDCA8 P2CMDCA8 ==> MCB P2CMDCA8)
		)
		(element P2CMDCA9 1
			(pin P2CMDCA9 output)
			(conn P2CMDCA9 P2CMDCA9 ==> MCB P2CMDCA9)
		)
		(element P2CMDCA10 1
			(pin P2CMDCA10 output)
			(conn P2CMDCA10 P2CMDCA10 ==> MCB P2CMDCA10)
		)
		(element P2CMDCA11 1
			(pin P2CMDCA11 output)
			(conn P2CMDCA11 P2CMDCA11 ==> MCB P2CMDCA11)
		)
		(element P2CMDCLK 1
			(pin P2CMDCLK output)
			(conn P2CMDCLK P2CMDCLK ==> P2CMDCLKINV P2CMDCLK)
			(conn P2CMDCLK P2CMDCLK ==> P2CMDCLKINV P2CMDCLK_B)
		)
		(element P2CMDCLKINV 3
			(pin OUT output)
			(pin P2CMDCLK input)
			(pin P2CMDCLK_B input)
			(cfg P2CMDCLK P2CMDCLK_B)
			(conn P2CMDCLKINV OUT ==> MCB P2CMDCLK)
			(conn P2CMDCLKINV P2CMDCLK <== P2CMDCLK P2CMDCLK)
			(conn P2CMDCLKINV P2CMDCLK_B <== P2CMDCLK P2CMDCLK)
		)
		(element P2CMDEMPTY 1
			(pin P2CMDEMPTY input)
			(conn P2CMDEMPTY P2CMDEMPTY <== MCB P2CMDEMPTY)
		)
		(element P2CMDEN 1
			(pin P2CMDEN output)
			(conn P2CMDEN P2CMDEN ==> P2CMDENINV P2CMDEN)
			(conn P2CMDEN P2CMDEN ==> P2CMDENINV P2CMDEN_B)
		)
		(element P2CMDENINV 3
			(pin OUT output)
			(pin P2CMDEN input)
			(pin P2CMDEN_B input)
			(cfg P2CMDEN P2CMDEN_B)
			(conn P2CMDENINV OUT ==> MCB P2CMDEN)
			(conn P2CMDENINV P2CMDEN <== P2CMDEN P2CMDEN)
			(conn P2CMDENINV P2CMDEN_B <== P2CMDEN P2CMDEN)
		)
		(element P2CMDFULL 1
			(pin P2CMDFULL input)
			(conn P2CMDFULL P2CMDFULL <== MCB P2CMDFULL)
		)
		(element P2CMDINSTR0 1
			(pin P2CMDINSTR0 output)
			(conn P2CMDINSTR0 P2CMDINSTR0 ==> MCB P2CMDINSTR0)
		)
		(element P2CMDINSTR1 1
			(pin P2CMDINSTR1 output)
			(conn P2CMDINSTR1 P2CMDINSTR1 ==> MCB P2CMDINSTR1)
		)
		(element P2CMDINSTR2 1
			(pin P2CMDINSTR2 output)
			(conn P2CMDINSTR2 P2CMDINSTR2 ==> MCB P2CMDINSTR2)
		)
		(element P2CMDRA0 1
			(pin P2CMDRA0 output)
			(conn P2CMDRA0 P2CMDRA0 ==> MCB P2CMDRA0)
		)
		(element P2CMDRA1 1
			(pin P2CMDRA1 output)
			(conn P2CMDRA1 P2CMDRA1 ==> MCB P2CMDRA1)
		)
		(element P2CMDRA2 1
			(pin P2CMDRA2 output)
			(conn P2CMDRA2 P2CMDRA2 ==> MCB P2CMDRA2)
		)
		(element P2CMDRA3 1
			(pin P2CMDRA3 output)
			(conn P2CMDRA3 P2CMDRA3 ==> MCB P2CMDRA3)
		)
		(element P2CMDRA4 1
			(pin P2CMDRA4 output)
			(conn P2CMDRA4 P2CMDRA4 ==> MCB P2CMDRA4)
		)
		(element P2CMDRA5 1
			(pin P2CMDRA5 output)
			(conn P2CMDRA5 P2CMDRA5 ==> MCB P2CMDRA5)
		)
		(element P2CMDRA6 1
			(pin P2CMDRA6 output)
			(conn P2CMDRA6 P2CMDRA6 ==> MCB P2CMDRA6)
		)
		(element P2CMDRA7 1
			(pin P2CMDRA7 output)
			(conn P2CMDRA7 P2CMDRA7 ==> MCB P2CMDRA7)
		)
		(element P2CMDRA8 1
			(pin P2CMDRA8 output)
			(conn P2CMDRA8 P2CMDRA8 ==> MCB P2CMDRA8)
		)
		(element P2CMDRA9 1
			(pin P2CMDRA9 output)
			(conn P2CMDRA9 P2CMDRA9 ==> MCB P2CMDRA9)
		)
		(element P2CMDRA10 1
			(pin P2CMDRA10 output)
			(conn P2CMDRA10 P2CMDRA10 ==> MCB P2CMDRA10)
		)
		(element P2CMDRA11 1
			(pin P2CMDRA11 output)
			(conn P2CMDRA11 P2CMDRA11 ==> MCB P2CMDRA11)
		)
		(element P2CMDRA12 1
			(pin P2CMDRA12 output)
			(conn P2CMDRA12 P2CMDRA12 ==> MCB P2CMDRA12)
		)
		(element P2CMDRA13 1
			(pin P2CMDRA13 output)
			(conn P2CMDRA13 P2CMDRA13 ==> MCB P2CMDRA13)
		)
		(element P2CMDRA14 1
			(pin P2CMDRA14 output)
			(conn P2CMDRA14 P2CMDRA14 ==> MCB P2CMDRA14)
		)
		(element P2COUNT0 1
			(pin P2COUNT0 input)
			(conn P2COUNT0 P2COUNT0 <== MCB P2COUNT0)
		)
		(element P2COUNT1 1
			(pin P2COUNT1 input)
			(conn P2COUNT1 P2COUNT1 <== MCB P2COUNT1)
		)
		(element P2COUNT2 1
			(pin P2COUNT2 input)
			(conn P2COUNT2 P2COUNT2 <== MCB P2COUNT2)
		)
		(element P2COUNT3 1
			(pin P2COUNT3 input)
			(conn P2COUNT3 P2COUNT3 <== MCB P2COUNT3)
		)
		(element P2COUNT4 1
			(pin P2COUNT4 input)
			(conn P2COUNT4 P2COUNT4 <== MCB P2COUNT4)
		)
		(element P2COUNT5 1
			(pin P2COUNT5 input)
			(conn P2COUNT5 P2COUNT5 <== MCB P2COUNT5)
		)
		(element P2COUNT6 1
			(pin P2COUNT6 input)
			(conn P2COUNT6 P2COUNT6 <== MCB P2COUNT6)
		)
		(element P2EMPTY 1
			(pin P2EMPTY input)
			(conn P2EMPTY P2EMPTY <== MCB P2EMPTY)
		)
		(element P2EN 1
			(pin P2EN output)
			(conn P2EN P2EN ==> P2ENINV P2EN)
			(conn P2EN P2EN ==> P2ENINV P2EN_B)
		)
		(element P2ENINV 3
			(pin OUT output)
			(pin P2EN input)
			(pin P2EN_B input)
			(cfg P2EN P2EN_B)
			(conn P2ENINV OUT ==> MCB P2EN)
			(conn P2ENINV P2EN <== P2EN P2EN)
			(conn P2ENINV P2EN_B <== P2EN P2EN)
		)
		(element P2ERROR 1
			(pin P2ERROR input)
			(conn P2ERROR P2ERROR <== MCB P2ERROR)
		)
		(element P2FULL 1
			(pin P2FULL input)
			(conn P2FULL P2FULL <== MCB P2FULL)
		)
		(element P2RDDATA0 1
			(pin P2RDDATA0 input)
			(conn P2RDDATA0 P2RDDATA0 <== MCB P2RDDATA0)
		)
		(element P2RDDATA1 1
			(pin P2RDDATA1 input)
			(conn P2RDDATA1 P2RDDATA1 <== MCB P2RDDATA1)
		)
		(element P2RDDATA2 1
			(pin P2RDDATA2 input)
			(conn P2RDDATA2 P2RDDATA2 <== MCB P2RDDATA2)
		)
		(element P2RDDATA3 1
			(pin P2RDDATA3 input)
			(conn P2RDDATA3 P2RDDATA3 <== MCB P2RDDATA3)
		)
		(element P2RDDATA4 1
			(pin P2RDDATA4 input)
			(conn P2RDDATA4 P2RDDATA4 <== MCB P2RDDATA4)
		)
		(element P2RDDATA5 1
			(pin P2RDDATA5 input)
			(conn P2RDDATA5 P2RDDATA5 <== MCB P2RDDATA5)
		)
		(element P2RDDATA6 1
			(pin P2RDDATA6 input)
			(conn P2RDDATA6 P2RDDATA6 <== MCB P2RDDATA6)
		)
		(element P2RDDATA7 1
			(pin P2RDDATA7 input)
			(conn P2RDDATA7 P2RDDATA7 <== MCB P2RDDATA7)
		)
		(element P2RDDATA8 1
			(pin P2RDDATA8 input)
			(conn P2RDDATA8 P2RDDATA8 <== MCB P2RDDATA8)
		)
		(element P2RDDATA9 1
			(pin P2RDDATA9 input)
			(conn P2RDDATA9 P2RDDATA9 <== MCB P2RDDATA9)
		)
		(element P2RDDATA10 1
			(pin P2RDDATA10 input)
			(conn P2RDDATA10 P2RDDATA10 <== MCB P2RDDATA10)
		)
		(element P2RDDATA11 1
			(pin P2RDDATA11 input)
			(conn P2RDDATA11 P2RDDATA11 <== MCB P2RDDATA11)
		)
		(element P2RDDATA12 1
			(pin P2RDDATA12 input)
			(conn P2RDDATA12 P2RDDATA12 <== MCB P2RDDATA12)
		)
		(element P2RDDATA13 1
			(pin P2RDDATA13 input)
			(conn P2RDDATA13 P2RDDATA13 <== MCB P2RDDATA13)
		)
		(element P2RDDATA14 1
			(pin P2RDDATA14 input)
			(conn P2RDDATA14 P2RDDATA14 <== MCB P2RDDATA14)
		)
		(element P2RDDATA15 1
			(pin P2RDDATA15 input)
			(conn P2RDDATA15 P2RDDATA15 <== MCB P2RDDATA15)
		)
		(element P2RDDATA16 1
			(pin P2RDDATA16 input)
			(conn P2RDDATA16 P2RDDATA16 <== MCB P2RDDATA16)
		)
		(element P2RDDATA17 1
			(pin P2RDDATA17 input)
			(conn P2RDDATA17 P2RDDATA17 <== MCB P2RDDATA17)
		)
		(element P2RDDATA18 1
			(pin P2RDDATA18 input)
			(conn P2RDDATA18 P2RDDATA18 <== MCB P2RDDATA18)
		)
		(element P2RDDATA19 1
			(pin P2RDDATA19 input)
			(conn P2RDDATA19 P2RDDATA19 <== MCB P2RDDATA19)
		)
		(element P2RDDATA20 1
			(pin P2RDDATA20 input)
			(conn P2RDDATA20 P2RDDATA20 <== MCB P2RDDATA20)
		)
		(element P2RDDATA21 1
			(pin P2RDDATA21 input)
			(conn P2RDDATA21 P2RDDATA21 <== MCB P2RDDATA21)
		)
		(element P2RDDATA22 1
			(pin P2RDDATA22 input)
			(conn P2RDDATA22 P2RDDATA22 <== MCB P2RDDATA22)
		)
		(element P2RDDATA23 1
			(pin P2RDDATA23 input)
			(conn P2RDDATA23 P2RDDATA23 <== MCB P2RDDATA23)
		)
		(element P2RDDATA24 1
			(pin P2RDDATA24 input)
			(conn P2RDDATA24 P2RDDATA24 <== MCB P2RDDATA24)
		)
		(element P2RDDATA25 1
			(pin P2RDDATA25 input)
			(conn P2RDDATA25 P2RDDATA25 <== MCB P2RDDATA25)
		)
		(element P2RDDATA26 1
			(pin P2RDDATA26 input)
			(conn P2RDDATA26 P2RDDATA26 <== MCB P2RDDATA26)
		)
		(element P2RDDATA27 1
			(pin P2RDDATA27 input)
			(conn P2RDDATA27 P2RDDATA27 <== MCB P2RDDATA27)
		)
		(element P2RDDATA28 1
			(pin P2RDDATA28 input)
			(conn P2RDDATA28 P2RDDATA28 <== MCB P2RDDATA28)
		)
		(element P2RDDATA29 1
			(pin P2RDDATA29 input)
			(conn P2RDDATA29 P2RDDATA29 <== MCB P2RDDATA29)
		)
		(element P2RDDATA30 1
			(pin P2RDDATA30 input)
			(conn P2RDDATA30 P2RDDATA30 <== MCB P2RDDATA30)
		)
		(element P2RDDATA31 1
			(pin P2RDDATA31 input)
			(conn P2RDDATA31 P2RDDATA31 <== MCB P2RDDATA31)
		)
		(element P2RDOVERFLOW 1
			(pin P2RDOVERFLOW input)
			(conn P2RDOVERFLOW P2RDOVERFLOW <== MCB P2RDOVERFLOW)
		)
		(element P2TSTENB 1
			(pin P2TSTENB output)
			(conn P2TSTENB P2TSTENB ==> MCB P2TSTENB)
		)
		(element P2TSTMODEB0 1
			(pin P2TSTMODEB0 output)
			(conn P2TSTMODEB0 P2TSTMODEB0 ==> MCB P2TSTMODEB0)
		)
		(element P2TSTMODEB1 1
			(pin P2TSTMODEB1 output)
			(conn P2TSTMODEB1 P2TSTMODEB1 ==> MCB P2TSTMODEB1)
		)
		(element P2TSTMODEB2 1
			(pin P2TSTMODEB2 output)
			(conn P2TSTMODEB2 P2TSTMODEB2 ==> MCB P2TSTMODEB2)
		)
		(element P2TSTMODEB3 1
			(pin P2TSTMODEB3 output)
			(conn P2TSTMODEB3 P2TSTMODEB3 ==> MCB P2TSTMODEB3)
		)
		(element P2TSTPINENB 1
			(pin P2TSTPINENB output)
			(conn P2TSTPINENB P2TSTPINENB ==> MCB P2TSTPINENB)
		)
		(element P2TSTUDMP 1
			(pin P2TSTUDMP input)
			(conn P2TSTUDMP P2TSTUDMP <== MCB P2TSTUDMP)
		)
		(element P2WRDATA0 1
			(pin P2WRDATA0 output)
			(conn P2WRDATA0 P2WRDATA0 ==> MCB P2WRDATA0)
		)
		(element P2WRDATA1 1
			(pin P2WRDATA1 output)
			(conn P2WRDATA1 P2WRDATA1 ==> MCB P2WRDATA1)
		)
		(element P2WRDATA2 1
			(pin P2WRDATA2 output)
			(conn P2WRDATA2 P2WRDATA2 ==> MCB P2WRDATA2)
		)
		(element P2WRDATA3 1
			(pin P2WRDATA3 output)
			(conn P2WRDATA3 P2WRDATA3 ==> MCB P2WRDATA3)
		)
		(element P2WRDATA4 1
			(pin P2WRDATA4 output)
			(conn P2WRDATA4 P2WRDATA4 ==> MCB P2WRDATA4)
		)
		(element P2WRDATA5 1
			(pin P2WRDATA5 output)
			(conn P2WRDATA5 P2WRDATA5 ==> MCB P2WRDATA5)
		)
		(element P2WRDATA6 1
			(pin P2WRDATA6 output)
			(conn P2WRDATA6 P2WRDATA6 ==> MCB P2WRDATA6)
		)
		(element P2WRDATA7 1
			(pin P2WRDATA7 output)
			(conn P2WRDATA7 P2WRDATA7 ==> MCB P2WRDATA7)
		)
		(element P2WRDATA8 1
			(pin P2WRDATA8 output)
			(conn P2WRDATA8 P2WRDATA8 ==> MCB P2WRDATA8)
		)
		(element P2WRDATA9 1
			(pin P2WRDATA9 output)
			(conn P2WRDATA9 P2WRDATA9 ==> MCB P2WRDATA9)
		)
		(element P2WRDATA10 1
			(pin P2WRDATA10 output)
			(conn P2WRDATA10 P2WRDATA10 ==> MCB P2WRDATA10)
		)
		(element P2WRDATA11 1
			(pin P2WRDATA11 output)
			(conn P2WRDATA11 P2WRDATA11 ==> MCB P2WRDATA11)
		)
		(element P2WRDATA12 1
			(pin P2WRDATA12 output)
			(conn P2WRDATA12 P2WRDATA12 ==> MCB P2WRDATA12)
		)
		(element P2WRDATA13 1
			(pin P2WRDATA13 output)
			(conn P2WRDATA13 P2WRDATA13 ==> MCB P2WRDATA13)
		)
		(element P2WRDATA14 1
			(pin P2WRDATA14 output)
			(conn P2WRDATA14 P2WRDATA14 ==> MCB P2WRDATA14)
		)
		(element P2WRDATA15 1
			(pin P2WRDATA15 output)
			(conn P2WRDATA15 P2WRDATA15 ==> MCB P2WRDATA15)
		)
		(element P2WRDATA16 1
			(pin P2WRDATA16 output)
			(conn P2WRDATA16 P2WRDATA16 ==> MCB P2WRDATA16)
		)
		(element P2WRDATA17 1
			(pin P2WRDATA17 output)
			(conn P2WRDATA17 P2WRDATA17 ==> MCB P2WRDATA17)
		)
		(element P2WRDATA18 1
			(pin P2WRDATA18 output)
			(conn P2WRDATA18 P2WRDATA18 ==> MCB P2WRDATA18)
		)
		(element P2WRDATA19 1
			(pin P2WRDATA19 output)
			(conn P2WRDATA19 P2WRDATA19 ==> MCB P2WRDATA19)
		)
		(element P2WRDATA20 1
			(pin P2WRDATA20 output)
			(conn P2WRDATA20 P2WRDATA20 ==> MCB P2WRDATA20)
		)
		(element P2WRDATA21 1
			(pin P2WRDATA21 output)
			(conn P2WRDATA21 P2WRDATA21 ==> MCB P2WRDATA21)
		)
		(element P2WRDATA22 1
			(pin P2WRDATA22 output)
			(conn P2WRDATA22 P2WRDATA22 ==> MCB P2WRDATA22)
		)
		(element P2WRDATA23 1
			(pin P2WRDATA23 output)
			(conn P2WRDATA23 P2WRDATA23 ==> MCB P2WRDATA23)
		)
		(element P2WRDATA24 1
			(pin P2WRDATA24 output)
			(conn P2WRDATA24 P2WRDATA24 ==> MCB P2WRDATA24)
		)
		(element P2WRDATA25 1
			(pin P2WRDATA25 output)
			(conn P2WRDATA25 P2WRDATA25 ==> MCB P2WRDATA25)
		)
		(element P2WRDATA26 1
			(pin P2WRDATA26 output)
			(conn P2WRDATA26 P2WRDATA26 ==> MCB P2WRDATA26)
		)
		(element P2WRDATA27 1
			(pin P2WRDATA27 output)
			(conn P2WRDATA27 P2WRDATA27 ==> MCB P2WRDATA27)
		)
		(element P2WRDATA28 1
			(pin P2WRDATA28 output)
			(conn P2WRDATA28 P2WRDATA28 ==> MCB P2WRDATA28)
		)
		(element P2WRDATA29 1
			(pin P2WRDATA29 output)
			(conn P2WRDATA29 P2WRDATA29 ==> MCB P2WRDATA29)
		)
		(element P2WRDATA30 1
			(pin P2WRDATA30 output)
			(conn P2WRDATA30 P2WRDATA30 ==> MCB P2WRDATA30)
		)
		(element P2WRDATA31 1
			(pin P2WRDATA31 output)
			(conn P2WRDATA31 P2WRDATA31 ==> MCB P2WRDATA31)
		)
		(element P2WRMASK0 1
			(pin P2WRMASK0 output)
			(conn P2WRMASK0 P2WRMASK0 ==> MCB P2WRMASK0)
		)
		(element P2WRMASK1 1
			(pin P2WRMASK1 output)
			(conn P2WRMASK1 P2WRMASK1 ==> MCB P2WRMASK1)
		)
		(element P2WRMASK2 1
			(pin P2WRMASK2 output)
			(conn P2WRMASK2 P2WRMASK2 ==> MCB P2WRMASK2)
		)
		(element P2WRMASK3 1
			(pin P2WRMASK3 output)
			(conn P2WRMASK3 P2WRMASK3 ==> MCB P2WRMASK3)
		)
		(element P2WRUNDERRUN 1
			(pin P2WRUNDERRUN input)
			(conn P2WRUNDERRUN P2WRUNDERRUN <== MCB P2WRUNDERRUN)
		)
		(element P3ARBEN 1
			(pin P3ARBEN output)
			(conn P3ARBEN P3ARBEN ==> MCB P3ARBEN)
		)
		(element P3CLK 1
			(pin P3CLK output)
			(conn P3CLK P3CLK ==> P3CLKINV P3CLK)
			(conn P3CLK P3CLK ==> P3CLKINV P3CLK_B)
		)
		(element P3CLKINV 3
			(pin OUT output)
			(pin P3CLK input)
			(pin P3CLK_B input)
			(cfg P3CLK P3CLK_B)
			(conn P3CLKINV OUT ==> MCB P3CLK)
			(conn P3CLKINV P3CLK <== P3CLK P3CLK)
			(conn P3CLKINV P3CLK_B <== P3CLK P3CLK)
		)
		(element P3CMDBA0 1
			(pin P3CMDBA0 output)
			(conn P3CMDBA0 P3CMDBA0 ==> MCB P3CMDBA0)
		)
		(element P3CMDBA1 1
			(pin P3CMDBA1 output)
			(conn P3CMDBA1 P3CMDBA1 ==> MCB P3CMDBA1)
		)
		(element P3CMDBA2 1
			(pin P3CMDBA2 output)
			(conn P3CMDBA2 P3CMDBA2 ==> MCB P3CMDBA2)
		)
		(element P3CMDBL0 1
			(pin P3CMDBL0 output)
			(conn P3CMDBL0 P3CMDBL0 ==> MCB P3CMDBL0)
		)
		(element P3CMDBL1 1
			(pin P3CMDBL1 output)
			(conn P3CMDBL1 P3CMDBL1 ==> MCB P3CMDBL1)
		)
		(element P3CMDBL2 1
			(pin P3CMDBL2 output)
			(conn P3CMDBL2 P3CMDBL2 ==> MCB P3CMDBL2)
		)
		(element P3CMDBL3 1
			(pin P3CMDBL3 output)
			(conn P3CMDBL3 P3CMDBL3 ==> MCB P3CMDBL3)
		)
		(element P3CMDBL4 1
			(pin P3CMDBL4 output)
			(conn P3CMDBL4 P3CMDBL4 ==> MCB P3CMDBL4)
		)
		(element P3CMDBL5 1
			(pin P3CMDBL5 output)
			(conn P3CMDBL5 P3CMDBL5 ==> MCB P3CMDBL5)
		)
		(element P3CMDCA0 1
			(pin P3CMDCA0 output)
			(conn P3CMDCA0 P3CMDCA0 ==> MCB P3CMDCA0)
		)
		(element P3CMDCA1 1
			(pin P3CMDCA1 output)
			(conn P3CMDCA1 P3CMDCA1 ==> MCB P3CMDCA1)
		)
		(element P3CMDCA2 1
			(pin P3CMDCA2 output)
			(conn P3CMDCA2 P3CMDCA2 ==> MCB P3CMDCA2)
		)
		(element P3CMDCA3 1
			(pin P3CMDCA3 output)
			(conn P3CMDCA3 P3CMDCA3 ==> MCB P3CMDCA3)
		)
		(element P3CMDCA4 1
			(pin P3CMDCA4 output)
			(conn P3CMDCA4 P3CMDCA4 ==> MCB P3CMDCA4)
		)
		(element P3CMDCA5 1
			(pin P3CMDCA5 output)
			(conn P3CMDCA5 P3CMDCA5 ==> MCB P3CMDCA5)
		)
		(element P3CMDCA6 1
			(pin P3CMDCA6 output)
			(conn P3CMDCA6 P3CMDCA6 ==> MCB P3CMDCA6)
		)
		(element P3CMDCA7 1
			(pin P3CMDCA7 output)
			(conn P3CMDCA7 P3CMDCA7 ==> MCB P3CMDCA7)
		)
		(element P3CMDCA8 1
			(pin P3CMDCA8 output)
			(conn P3CMDCA8 P3CMDCA8 ==> MCB P3CMDCA8)
		)
		(element P3CMDCA9 1
			(pin P3CMDCA9 output)
			(conn P3CMDCA9 P3CMDCA9 ==> MCB P3CMDCA9)
		)
		(element P3CMDCA10 1
			(pin P3CMDCA10 output)
			(conn P3CMDCA10 P3CMDCA10 ==> MCB P3CMDCA10)
		)
		(element P3CMDCA11 1
			(pin P3CMDCA11 output)
			(conn P3CMDCA11 P3CMDCA11 ==> MCB P3CMDCA11)
		)
		(element P3CMDCLK 1
			(pin P3CMDCLK output)
			(conn P3CMDCLK P3CMDCLK ==> P3CMDCLKINV P3CMDCLK)
			(conn P3CMDCLK P3CMDCLK ==> P3CMDCLKINV P3CMDCLK_B)
		)
		(element P3CMDCLKINV 3
			(pin OUT output)
			(pin P3CMDCLK input)
			(pin P3CMDCLK_B input)
			(cfg P3CMDCLK P3CMDCLK_B)
			(conn P3CMDCLKINV OUT ==> MCB P3CMDCLK)
			(conn P3CMDCLKINV P3CMDCLK <== P3CMDCLK P3CMDCLK)
			(conn P3CMDCLKINV P3CMDCLK_B <== P3CMDCLK P3CMDCLK)
		)
		(element P3CMDEMPTY 1
			(pin P3CMDEMPTY input)
			(conn P3CMDEMPTY P3CMDEMPTY <== MCB P3CMDEMPTY)
		)
		(element P3CMDEN 1
			(pin P3CMDEN output)
			(conn P3CMDEN P3CMDEN ==> P3CMDENINV P3CMDEN)
			(conn P3CMDEN P3CMDEN ==> P3CMDENINV P3CMDEN_B)
		)
		(element P3CMDENINV 3
			(pin OUT output)
			(pin P3CMDEN input)
			(pin P3CMDEN_B input)
			(cfg P3CMDEN P3CMDEN_B)
			(conn P3CMDENINV OUT ==> MCB P3CMDEN)
			(conn P3CMDENINV P3CMDEN <== P3CMDEN P3CMDEN)
			(conn P3CMDENINV P3CMDEN_B <== P3CMDEN P3CMDEN)
		)
		(element P3CMDFULL 1
			(pin P3CMDFULL input)
			(conn P3CMDFULL P3CMDFULL <== MCB P3CMDFULL)
		)
		(element P3CMDINSTR0 1
			(pin P3CMDINSTR0 output)
			(conn P3CMDINSTR0 P3CMDINSTR0 ==> MCB P3CMDINSTR0)
		)
		(element P3CMDINSTR1 1
			(pin P3CMDINSTR1 output)
			(conn P3CMDINSTR1 P3CMDINSTR1 ==> MCB P3CMDINSTR1)
		)
		(element P3CMDINSTR2 1
			(pin P3CMDINSTR2 output)
			(conn P3CMDINSTR2 P3CMDINSTR2 ==> MCB P3CMDINSTR2)
		)
		(element P3CMDRA0 1
			(pin P3CMDRA0 output)
			(conn P3CMDRA0 P3CMDRA0 ==> MCB P3CMDRA0)
		)
		(element P3CMDRA1 1
			(pin P3CMDRA1 output)
			(conn P3CMDRA1 P3CMDRA1 ==> MCB P3CMDRA1)
		)
		(element P3CMDRA2 1
			(pin P3CMDRA2 output)
			(conn P3CMDRA2 P3CMDRA2 ==> MCB P3CMDRA2)
		)
		(element P3CMDRA3 1
			(pin P3CMDRA3 output)
			(conn P3CMDRA3 P3CMDRA3 ==> MCB P3CMDRA3)
		)
		(element P3CMDRA4 1
			(pin P3CMDRA4 output)
			(conn P3CMDRA4 P3CMDRA4 ==> MCB P3CMDRA4)
		)
		(element P3CMDRA5 1
			(pin P3CMDRA5 output)
			(conn P3CMDRA5 P3CMDRA5 ==> MCB P3CMDRA5)
		)
		(element P3CMDRA6 1
			(pin P3CMDRA6 output)
			(conn P3CMDRA6 P3CMDRA6 ==> MCB P3CMDRA6)
		)
		(element P3CMDRA7 1
			(pin P3CMDRA7 output)
			(conn P3CMDRA7 P3CMDRA7 ==> MCB P3CMDRA7)
		)
		(element P3CMDRA8 1
			(pin P3CMDRA8 output)
			(conn P3CMDRA8 P3CMDRA8 ==> MCB P3CMDRA8)
		)
		(element P3CMDRA9 1
			(pin P3CMDRA9 output)
			(conn P3CMDRA9 P3CMDRA9 ==> MCB P3CMDRA9)
		)
		(element P3CMDRA10 1
			(pin P3CMDRA10 output)
			(conn P3CMDRA10 P3CMDRA10 ==> MCB P3CMDRA10)
		)
		(element P3CMDRA11 1
			(pin P3CMDRA11 output)
			(conn P3CMDRA11 P3CMDRA11 ==> MCB P3CMDRA11)
		)
		(element P3CMDRA12 1
			(pin P3CMDRA12 output)
			(conn P3CMDRA12 P3CMDRA12 ==> MCB P3CMDRA12)
		)
		(element P3CMDRA13 1
			(pin P3CMDRA13 output)
			(conn P3CMDRA13 P3CMDRA13 ==> MCB P3CMDRA13)
		)
		(element P3CMDRA14 1
			(pin P3CMDRA14 output)
			(conn P3CMDRA14 P3CMDRA14 ==> MCB P3CMDRA14)
		)
		(element P3COUNT0 1
			(pin P3COUNT0 input)
			(conn P3COUNT0 P3COUNT0 <== MCB P3COUNT0)
		)
		(element P3COUNT1 1
			(pin P3COUNT1 input)
			(conn P3COUNT1 P3COUNT1 <== MCB P3COUNT1)
		)
		(element P3COUNT2 1
			(pin P3COUNT2 input)
			(conn P3COUNT2 P3COUNT2 <== MCB P3COUNT2)
		)
		(element P3COUNT3 1
			(pin P3COUNT3 input)
			(conn P3COUNT3 P3COUNT3 <== MCB P3COUNT3)
		)
		(element P3COUNT4 1
			(pin P3COUNT4 input)
			(conn P3COUNT4 P3COUNT4 <== MCB P3COUNT4)
		)
		(element P3COUNT5 1
			(pin P3COUNT5 input)
			(conn P3COUNT5 P3COUNT5 <== MCB P3COUNT5)
		)
		(element P3COUNT6 1
			(pin P3COUNT6 input)
			(conn P3COUNT6 P3COUNT6 <== MCB P3COUNT6)
		)
		(element P3EMPTY 1
			(pin P3EMPTY input)
			(conn P3EMPTY P3EMPTY <== MCB P3EMPTY)
		)
		(element P3EN 1
			(pin P3EN output)
			(conn P3EN P3EN ==> P3ENINV P3EN)
			(conn P3EN P3EN ==> P3ENINV P3EN_B)
		)
		(element P3ENINV 3
			(pin OUT output)
			(pin P3EN input)
			(pin P3EN_B input)
			(cfg P3EN P3EN_B)
			(conn P3ENINV OUT ==> MCB P3EN)
			(conn P3ENINV P3EN <== P3EN P3EN)
			(conn P3ENINV P3EN_B <== P3EN P3EN)
		)
		(element P3ERROR 1
			(pin P3ERROR input)
			(conn P3ERROR P3ERROR <== MCB P3ERROR)
		)
		(element P3FULL 1
			(pin P3FULL input)
			(conn P3FULL P3FULL <== MCB P3FULL)
		)
		(element P3RDDATA0 1
			(pin P3RDDATA0 input)
			(conn P3RDDATA0 P3RDDATA0 <== MCB P3RDDATA0)
		)
		(element P3RDDATA1 1
			(pin P3RDDATA1 input)
			(conn P3RDDATA1 P3RDDATA1 <== MCB P3RDDATA1)
		)
		(element P3RDDATA2 1
			(pin P3RDDATA2 input)
			(conn P3RDDATA2 P3RDDATA2 <== MCB P3RDDATA2)
		)
		(element P3RDDATA3 1
			(pin P3RDDATA3 input)
			(conn P3RDDATA3 P3RDDATA3 <== MCB P3RDDATA3)
		)
		(element P3RDDATA4 1
			(pin P3RDDATA4 input)
			(conn P3RDDATA4 P3RDDATA4 <== MCB P3RDDATA4)
		)
		(element P3RDDATA5 1
			(pin P3RDDATA5 input)
			(conn P3RDDATA5 P3RDDATA5 <== MCB P3RDDATA5)
		)
		(element P3RDDATA6 1
			(pin P3RDDATA6 input)
			(conn P3RDDATA6 P3RDDATA6 <== MCB P3RDDATA6)
		)
		(element P3RDDATA7 1
			(pin P3RDDATA7 input)
			(conn P3RDDATA7 P3RDDATA7 <== MCB P3RDDATA7)
		)
		(element P3RDDATA8 1
			(pin P3RDDATA8 input)
			(conn P3RDDATA8 P3RDDATA8 <== MCB P3RDDATA8)
		)
		(element P3RDDATA9 1
			(pin P3RDDATA9 input)
			(conn P3RDDATA9 P3RDDATA9 <== MCB P3RDDATA9)
		)
		(element P3RDDATA10 1
			(pin P3RDDATA10 input)
			(conn P3RDDATA10 P3RDDATA10 <== MCB P3RDDATA10)
		)
		(element P3RDDATA11 1
			(pin P3RDDATA11 input)
			(conn P3RDDATA11 P3RDDATA11 <== MCB P3RDDATA11)
		)
		(element P3RDDATA12 1
			(pin P3RDDATA12 input)
			(conn P3RDDATA12 P3RDDATA12 <== MCB P3RDDATA12)
		)
		(element P3RDDATA13 1
			(pin P3RDDATA13 input)
			(conn P3RDDATA13 P3RDDATA13 <== MCB P3RDDATA13)
		)
		(element P3RDDATA14 1
			(pin P3RDDATA14 input)
			(conn P3RDDATA14 P3RDDATA14 <== MCB P3RDDATA14)
		)
		(element P3RDDATA15 1
			(pin P3RDDATA15 input)
			(conn P3RDDATA15 P3RDDATA15 <== MCB P3RDDATA15)
		)
		(element P3RDDATA16 1
			(pin P3RDDATA16 input)
			(conn P3RDDATA16 P3RDDATA16 <== MCB P3RDDATA16)
		)
		(element P3RDDATA17 1
			(pin P3RDDATA17 input)
			(conn P3RDDATA17 P3RDDATA17 <== MCB P3RDDATA17)
		)
		(element P3RDDATA18 1
			(pin P3RDDATA18 input)
			(conn P3RDDATA18 P3RDDATA18 <== MCB P3RDDATA18)
		)
		(element P3RDDATA19 1
			(pin P3RDDATA19 input)
			(conn P3RDDATA19 P3RDDATA19 <== MCB P3RDDATA19)
		)
		(element P3RDDATA20 1
			(pin P3RDDATA20 input)
			(conn P3RDDATA20 P3RDDATA20 <== MCB P3RDDATA20)
		)
		(element P3RDDATA21 1
			(pin P3RDDATA21 input)
			(conn P3RDDATA21 P3RDDATA21 <== MCB P3RDDATA21)
		)
		(element P3RDDATA22 1
			(pin P3RDDATA22 input)
			(conn P3RDDATA22 P3RDDATA22 <== MCB P3RDDATA22)
		)
		(element P3RDDATA23 1
			(pin P3RDDATA23 input)
			(conn P3RDDATA23 P3RDDATA23 <== MCB P3RDDATA23)
		)
		(element P3RDDATA24 1
			(pin P3RDDATA24 input)
			(conn P3RDDATA24 P3RDDATA24 <== MCB P3RDDATA24)
		)
		(element P3RDDATA25 1
			(pin P3RDDATA25 input)
			(conn P3RDDATA25 P3RDDATA25 <== MCB P3RDDATA25)
		)
		(element P3RDDATA26 1
			(pin P3RDDATA26 input)
			(conn P3RDDATA26 P3RDDATA26 <== MCB P3RDDATA26)
		)
		(element P3RDDATA27 1
			(pin P3RDDATA27 input)
			(conn P3RDDATA27 P3RDDATA27 <== MCB P3RDDATA27)
		)
		(element P3RDDATA28 1
			(pin P3RDDATA28 input)
			(conn P3RDDATA28 P3RDDATA28 <== MCB P3RDDATA28)
		)
		(element P3RDDATA29 1
			(pin P3RDDATA29 input)
			(conn P3RDDATA29 P3RDDATA29 <== MCB P3RDDATA29)
		)
		(element P3RDDATA30 1
			(pin P3RDDATA30 input)
			(conn P3RDDATA30 P3RDDATA30 <== MCB P3RDDATA30)
		)
		(element P3RDDATA31 1
			(pin P3RDDATA31 input)
			(conn P3RDDATA31 P3RDDATA31 <== MCB P3RDDATA31)
		)
		(element P3RDOVERFLOW 1
			(pin P3RDOVERFLOW input)
			(conn P3RDOVERFLOW P3RDOVERFLOW <== MCB P3RDOVERFLOW)
		)
		(element P3TSTENB 1
			(pin P3TSTENB output)
			(conn P3TSTENB P3TSTENB ==> MCB P3TSTENB)
		)
		(element P3TSTLDMP 1
			(pin P3TSTLDMP input)
			(conn P3TSTLDMP P3TSTLDMP <== MCB P3TSTLDMP)
		)
		(element P3TSTMODEB0 1
			(pin P3TSTMODEB0 output)
			(conn P3TSTMODEB0 P3TSTMODEB0 ==> MCB P3TSTMODEB0)
		)
		(element P3TSTMODEB1 1
			(pin P3TSTMODEB1 output)
			(conn P3TSTMODEB1 P3TSTMODEB1 ==> MCB P3TSTMODEB1)
		)
		(element P3TSTMODEB2 1
			(pin P3TSTMODEB2 output)
			(conn P3TSTMODEB2 P3TSTMODEB2 ==> MCB P3TSTMODEB2)
		)
		(element P3TSTMODEB3 1
			(pin P3TSTMODEB3 output)
			(conn P3TSTMODEB3 P3TSTMODEB3 ==> MCB P3TSTMODEB3)
		)
		(element P3TSTPINENB 1
			(pin P3TSTPINENB output)
			(conn P3TSTPINENB P3TSTPINENB ==> MCB P3TSTPINENB)
		)
		(element P3WRDATA0 1
			(pin P3WRDATA0 output)
			(conn P3WRDATA0 P3WRDATA0 ==> MCB P3WRDATA0)
		)
		(element P3WRDATA1 1
			(pin P3WRDATA1 output)
			(conn P3WRDATA1 P3WRDATA1 ==> MCB P3WRDATA1)
		)
		(element P3WRDATA2 1
			(pin P3WRDATA2 output)
			(conn P3WRDATA2 P3WRDATA2 ==> MCB P3WRDATA2)
		)
		(element P3WRDATA3 1
			(pin P3WRDATA3 output)
			(conn P3WRDATA3 P3WRDATA3 ==> MCB P3WRDATA3)
		)
		(element P3WRDATA4 1
			(pin P3WRDATA4 output)
			(conn P3WRDATA4 P3WRDATA4 ==> MCB P3WRDATA4)
		)
		(element P3WRDATA5 1
			(pin P3WRDATA5 output)
			(conn P3WRDATA5 P3WRDATA5 ==> MCB P3WRDATA5)
		)
		(element P3WRDATA6 1
			(pin P3WRDATA6 output)
			(conn P3WRDATA6 P3WRDATA6 ==> MCB P3WRDATA6)
		)
		(element P3WRDATA7 1
			(pin P3WRDATA7 output)
			(conn P3WRDATA7 P3WRDATA7 ==> MCB P3WRDATA7)
		)
		(element P3WRDATA8 1
			(pin P3WRDATA8 output)
			(conn P3WRDATA8 P3WRDATA8 ==> MCB P3WRDATA8)
		)
		(element P3WRDATA9 1
			(pin P3WRDATA9 output)
			(conn P3WRDATA9 P3WRDATA9 ==> MCB P3WRDATA9)
		)
		(element P3WRDATA10 1
			(pin P3WRDATA10 output)
			(conn P3WRDATA10 P3WRDATA10 ==> MCB P3WRDATA10)
		)
		(element P3WRDATA11 1
			(pin P3WRDATA11 output)
			(conn P3WRDATA11 P3WRDATA11 ==> MCB P3WRDATA11)
		)
		(element P3WRDATA12 1
			(pin P3WRDATA12 output)
			(conn P3WRDATA12 P3WRDATA12 ==> MCB P3WRDATA12)
		)
		(element P3WRDATA13 1
			(pin P3WRDATA13 output)
			(conn P3WRDATA13 P3WRDATA13 ==> MCB P3WRDATA13)
		)
		(element P3WRDATA14 1
			(pin P3WRDATA14 output)
			(conn P3WRDATA14 P3WRDATA14 ==> MCB P3WRDATA14)
		)
		(element P3WRDATA15 1
			(pin P3WRDATA15 output)
			(conn P3WRDATA15 P3WRDATA15 ==> MCB P3WRDATA15)
		)
		(element P3WRDATA16 1
			(pin P3WRDATA16 output)
			(conn P3WRDATA16 P3WRDATA16 ==> MCB P3WRDATA16)
		)
		(element P3WRDATA17 1
			(pin P3WRDATA17 output)
			(conn P3WRDATA17 P3WRDATA17 ==> MCB P3WRDATA17)
		)
		(element P3WRDATA18 1
			(pin P3WRDATA18 output)
			(conn P3WRDATA18 P3WRDATA18 ==> MCB P3WRDATA18)
		)
		(element P3WRDATA19 1
			(pin P3WRDATA19 output)
			(conn P3WRDATA19 P3WRDATA19 ==> MCB P3WRDATA19)
		)
		(element P3WRDATA20 1
			(pin P3WRDATA20 output)
			(conn P3WRDATA20 P3WRDATA20 ==> MCB P3WRDATA20)
		)
		(element P3WRDATA21 1
			(pin P3WRDATA21 output)
			(conn P3WRDATA21 P3WRDATA21 ==> MCB P3WRDATA21)
		)
		(element P3WRDATA22 1
			(pin P3WRDATA22 output)
			(conn P3WRDATA22 P3WRDATA22 ==> MCB P3WRDATA22)
		)
		(element P3WRDATA23 1
			(pin P3WRDATA23 output)
			(conn P3WRDATA23 P3WRDATA23 ==> MCB P3WRDATA23)
		)
		(element P3WRDATA24 1
			(pin P3WRDATA24 output)
			(conn P3WRDATA24 P3WRDATA24 ==> MCB P3WRDATA24)
		)
		(element P3WRDATA25 1
			(pin P3WRDATA25 output)
			(conn P3WRDATA25 P3WRDATA25 ==> MCB P3WRDATA25)
		)
		(element P3WRDATA26 1
			(pin P3WRDATA26 output)
			(conn P3WRDATA26 P3WRDATA26 ==> MCB P3WRDATA26)
		)
		(element P3WRDATA27 1
			(pin P3WRDATA27 output)
			(conn P3WRDATA27 P3WRDATA27 ==> MCB P3WRDATA27)
		)
		(element P3WRDATA28 1
			(pin P3WRDATA28 output)
			(conn P3WRDATA28 P3WRDATA28 ==> MCB P3WRDATA28)
		)
		(element P3WRDATA29 1
			(pin P3WRDATA29 output)
			(conn P3WRDATA29 P3WRDATA29 ==> MCB P3WRDATA29)
		)
		(element P3WRDATA30 1
			(pin P3WRDATA30 output)
			(conn P3WRDATA30 P3WRDATA30 ==> MCB P3WRDATA30)
		)
		(element P3WRDATA31 1
			(pin P3WRDATA31 output)
			(conn P3WRDATA31 P3WRDATA31 ==> MCB P3WRDATA31)
		)
		(element P3WRMASK0 1
			(pin P3WRMASK0 output)
			(conn P3WRMASK0 P3WRMASK0 ==> MCB P3WRMASK0)
		)
		(element P3WRMASK1 1
			(pin P3WRMASK1 output)
			(conn P3WRMASK1 P3WRMASK1 ==> MCB P3WRMASK1)
		)
		(element P3WRMASK2 1
			(pin P3WRMASK2 output)
			(conn P3WRMASK2 P3WRMASK2 ==> MCB P3WRMASK2)
		)
		(element P3WRMASK3 1
			(pin P3WRMASK3 output)
			(conn P3WRMASK3 P3WRMASK3 ==> MCB P3WRMASK3)
		)
		(element P3WRUNDERRUN 1
			(pin P3WRUNDERRUN input)
			(conn P3WRUNDERRUN P3WRUNDERRUN <== MCB P3WRUNDERRUN)
		)
		(element P4ARBEN 1
			(pin P4ARBEN output)
			(conn P4ARBEN P4ARBEN ==> MCB P4ARBEN)
		)
		(element P4CLK 1
			(pin P4CLK output)
			(conn P4CLK P4CLK ==> P4CLKINV P4CLK)
			(conn P4CLK P4CLK ==> P4CLKINV P4CLK_B)
		)
		(element P4CLKINV 3
			(pin OUT output)
			(pin P4CLK input)
			(pin P4CLK_B input)
			(cfg P4CLK P4CLK_B)
			(conn P4CLKINV OUT ==> MCB P4CLK)
			(conn P4CLKINV P4CLK <== P4CLK P4CLK)
			(conn P4CLKINV P4CLK_B <== P4CLK P4CLK)
		)
		(element P4CMDBA0 1
			(pin P4CMDBA0 output)
			(conn P4CMDBA0 P4CMDBA0 ==> MCB P4CMDBA0)
		)
		(element P4CMDBA1 1
			(pin P4CMDBA1 output)
			(conn P4CMDBA1 P4CMDBA1 ==> MCB P4CMDBA1)
		)
		(element P4CMDBA2 1
			(pin P4CMDBA2 output)
			(conn P4CMDBA2 P4CMDBA2 ==> MCB P4CMDBA2)
		)
		(element P4CMDBL0 1
			(pin P4CMDBL0 output)
			(conn P4CMDBL0 P4CMDBL0 ==> MCB P4CMDBL0)
		)
		(element P4CMDBL1 1
			(pin P4CMDBL1 output)
			(conn P4CMDBL1 P4CMDBL1 ==> MCB P4CMDBL1)
		)
		(element P4CMDBL2 1
			(pin P4CMDBL2 output)
			(conn P4CMDBL2 P4CMDBL2 ==> MCB P4CMDBL2)
		)
		(element P4CMDBL3 1
			(pin P4CMDBL3 output)
			(conn P4CMDBL3 P4CMDBL3 ==> MCB P4CMDBL3)
		)
		(element P4CMDBL4 1
			(pin P4CMDBL4 output)
			(conn P4CMDBL4 P4CMDBL4 ==> MCB P4CMDBL4)
		)
		(element P4CMDBL5 1
			(pin P4CMDBL5 output)
			(conn P4CMDBL5 P4CMDBL5 ==> MCB P4CMDBL5)
		)
		(element P4CMDCA0 1
			(pin P4CMDCA0 output)
			(conn P4CMDCA0 P4CMDCA0 ==> MCB P4CMDCA0)
		)
		(element P4CMDCA1 1
			(pin P4CMDCA1 output)
			(conn P4CMDCA1 P4CMDCA1 ==> MCB P4CMDCA1)
		)
		(element P4CMDCA2 1
			(pin P4CMDCA2 output)
			(conn P4CMDCA2 P4CMDCA2 ==> MCB P4CMDCA2)
		)
		(element P4CMDCA3 1
			(pin P4CMDCA3 output)
			(conn P4CMDCA3 P4CMDCA3 ==> MCB P4CMDCA3)
		)
		(element P4CMDCA4 1
			(pin P4CMDCA4 output)
			(conn P4CMDCA4 P4CMDCA4 ==> MCB P4CMDCA4)
		)
		(element P4CMDCA5 1
			(pin P4CMDCA5 output)
			(conn P4CMDCA5 P4CMDCA5 ==> MCB P4CMDCA5)
		)
		(element P4CMDCA6 1
			(pin P4CMDCA6 output)
			(conn P4CMDCA6 P4CMDCA6 ==> MCB P4CMDCA6)
		)
		(element P4CMDCA7 1
			(pin P4CMDCA7 output)
			(conn P4CMDCA7 P4CMDCA7 ==> MCB P4CMDCA7)
		)
		(element P4CMDCA8 1
			(pin P4CMDCA8 output)
			(conn P4CMDCA8 P4CMDCA8 ==> MCB P4CMDCA8)
		)
		(element P4CMDCA9 1
			(pin P4CMDCA9 output)
			(conn P4CMDCA9 P4CMDCA9 ==> MCB P4CMDCA9)
		)
		(element P4CMDCA10 1
			(pin P4CMDCA10 output)
			(conn P4CMDCA10 P4CMDCA10 ==> MCB P4CMDCA10)
		)
		(element P4CMDCA11 1
			(pin P4CMDCA11 output)
			(conn P4CMDCA11 P4CMDCA11 ==> MCB P4CMDCA11)
		)
		(element P4CMDCLK 1
			(pin P4CMDCLK output)
			(conn P4CMDCLK P4CMDCLK ==> P4CMDCLKINV P4CMDCLK)
			(conn P4CMDCLK P4CMDCLK ==> P4CMDCLKINV P4CMDCLK_B)
		)
		(element P4CMDCLKINV 3
			(pin OUT output)
			(pin P4CMDCLK input)
			(pin P4CMDCLK_B input)
			(cfg P4CMDCLK P4CMDCLK_B)
			(conn P4CMDCLKINV OUT ==> MCB P4CMDCLK)
			(conn P4CMDCLKINV P4CMDCLK <== P4CMDCLK P4CMDCLK)
			(conn P4CMDCLKINV P4CMDCLK_B <== P4CMDCLK P4CMDCLK)
		)
		(element P4CMDEMPTY 1
			(pin P4CMDEMPTY input)
			(conn P4CMDEMPTY P4CMDEMPTY <== MCB P4CMDEMPTY)
		)
		(element P4CMDEN 1
			(pin P4CMDEN output)
			(conn P4CMDEN P4CMDEN ==> P4CMDENINV P4CMDEN)
			(conn P4CMDEN P4CMDEN ==> P4CMDENINV P4CMDEN_B)
		)
		(element P4CMDENINV 3
			(pin OUT output)
			(pin P4CMDEN input)
			(pin P4CMDEN_B input)
			(cfg P4CMDEN P4CMDEN_B)
			(conn P4CMDENINV OUT ==> MCB P4CMDEN)
			(conn P4CMDENINV P4CMDEN <== P4CMDEN P4CMDEN)
			(conn P4CMDENINV P4CMDEN_B <== P4CMDEN P4CMDEN)
		)
		(element P4CMDFULL 1
			(pin P4CMDFULL input)
			(conn P4CMDFULL P4CMDFULL <== MCB P4CMDFULL)
		)
		(element P4CMDINSTR0 1
			(pin P4CMDINSTR0 output)
			(conn P4CMDINSTR0 P4CMDINSTR0 ==> MCB P4CMDINSTR0)
		)
		(element P4CMDINSTR1 1
			(pin P4CMDINSTR1 output)
			(conn P4CMDINSTR1 P4CMDINSTR1 ==> MCB P4CMDINSTR1)
		)
		(element P4CMDINSTR2 1
			(pin P4CMDINSTR2 output)
			(conn P4CMDINSTR2 P4CMDINSTR2 ==> MCB P4CMDINSTR2)
		)
		(element P4CMDRA0 1
			(pin P4CMDRA0 output)
			(conn P4CMDRA0 P4CMDRA0 ==> MCB P4CMDRA0)
		)
		(element P4CMDRA1 1
			(pin P4CMDRA1 output)
			(conn P4CMDRA1 P4CMDRA1 ==> MCB P4CMDRA1)
		)
		(element P4CMDRA2 1
			(pin P4CMDRA2 output)
			(conn P4CMDRA2 P4CMDRA2 ==> MCB P4CMDRA2)
		)
		(element P4CMDRA3 1
			(pin P4CMDRA3 output)
			(conn P4CMDRA3 P4CMDRA3 ==> MCB P4CMDRA3)
		)
		(element P4CMDRA4 1
			(pin P4CMDRA4 output)
			(conn P4CMDRA4 P4CMDRA4 ==> MCB P4CMDRA4)
		)
		(element P4CMDRA5 1
			(pin P4CMDRA5 output)
			(conn P4CMDRA5 P4CMDRA5 ==> MCB P4CMDRA5)
		)
		(element P4CMDRA6 1
			(pin P4CMDRA6 output)
			(conn P4CMDRA6 P4CMDRA6 ==> MCB P4CMDRA6)
		)
		(element P4CMDRA7 1
			(pin P4CMDRA7 output)
			(conn P4CMDRA7 P4CMDRA7 ==> MCB P4CMDRA7)
		)
		(element P4CMDRA8 1
			(pin P4CMDRA8 output)
			(conn P4CMDRA8 P4CMDRA8 ==> MCB P4CMDRA8)
		)
		(element P4CMDRA9 1
			(pin P4CMDRA9 output)
			(conn P4CMDRA9 P4CMDRA9 ==> MCB P4CMDRA9)
		)
		(element P4CMDRA10 1
			(pin P4CMDRA10 output)
			(conn P4CMDRA10 P4CMDRA10 ==> MCB P4CMDRA10)
		)
		(element P4CMDRA11 1
			(pin P4CMDRA11 output)
			(conn P4CMDRA11 P4CMDRA11 ==> MCB P4CMDRA11)
		)
		(element P4CMDRA12 1
			(pin P4CMDRA12 output)
			(conn P4CMDRA12 P4CMDRA12 ==> MCB P4CMDRA12)
		)
		(element P4CMDRA13 1
			(pin P4CMDRA13 output)
			(conn P4CMDRA13 P4CMDRA13 ==> MCB P4CMDRA13)
		)
		(element P4CMDRA14 1
			(pin P4CMDRA14 output)
			(conn P4CMDRA14 P4CMDRA14 ==> MCB P4CMDRA14)
		)
		(element P4COUNT0 1
			(pin P4COUNT0 input)
			(conn P4COUNT0 P4COUNT0 <== MCB P4COUNT0)
		)
		(element P4COUNT1 1
			(pin P4COUNT1 input)
			(conn P4COUNT1 P4COUNT1 <== MCB P4COUNT1)
		)
		(element P4COUNT2 1
			(pin P4COUNT2 input)
			(conn P4COUNT2 P4COUNT2 <== MCB P4COUNT2)
		)
		(element P4COUNT3 1
			(pin P4COUNT3 input)
			(conn P4COUNT3 P4COUNT3 <== MCB P4COUNT3)
		)
		(element P4COUNT4 1
			(pin P4COUNT4 input)
			(conn P4COUNT4 P4COUNT4 <== MCB P4COUNT4)
		)
		(element P4COUNT5 1
			(pin P4COUNT5 input)
			(conn P4COUNT5 P4COUNT5 <== MCB P4COUNT5)
		)
		(element P4COUNT6 1
			(pin P4COUNT6 input)
			(conn P4COUNT6 P4COUNT6 <== MCB P4COUNT6)
		)
		(element P4EMPTY 1
			(pin P4EMPTY input)
			(conn P4EMPTY P4EMPTY <== MCB P4EMPTY)
		)
		(element P4EN 1
			(pin P4EN output)
			(conn P4EN P4EN ==> P4ENINV P4EN)
			(conn P4EN P4EN ==> P4ENINV P4EN_B)
		)
		(element P4ENINV 3
			(pin OUT output)
			(pin P4EN input)
			(pin P4EN_B input)
			(cfg P4EN P4EN_B)
			(conn P4ENINV OUT ==> MCB P4EN)
			(conn P4ENINV P4EN <== P4EN P4EN)
			(conn P4ENINV P4EN_B <== P4EN P4EN)
		)
		(element P4ERROR 1
			(pin P4ERROR input)
			(conn P4ERROR P4ERROR <== MCB P4ERROR)
		)
		(element P4FULL 1
			(pin P4FULL input)
			(conn P4FULL P4FULL <== MCB P4FULL)
		)
		(element P4RDDATA0 1
			(pin P4RDDATA0 input)
			(conn P4RDDATA0 P4RDDATA0 <== MCB P4RDDATA0)
		)
		(element P4RDDATA1 1
			(pin P4RDDATA1 input)
			(conn P4RDDATA1 P4RDDATA1 <== MCB P4RDDATA1)
		)
		(element P4RDDATA2 1
			(pin P4RDDATA2 input)
			(conn P4RDDATA2 P4RDDATA2 <== MCB P4RDDATA2)
		)
		(element P4RDDATA3 1
			(pin P4RDDATA3 input)
			(conn P4RDDATA3 P4RDDATA3 <== MCB P4RDDATA3)
		)
		(element P4RDDATA4 1
			(pin P4RDDATA4 input)
			(conn P4RDDATA4 P4RDDATA4 <== MCB P4RDDATA4)
		)
		(element P4RDDATA5 1
			(pin P4RDDATA5 input)
			(conn P4RDDATA5 P4RDDATA5 <== MCB P4RDDATA5)
		)
		(element P4RDDATA6 1
			(pin P4RDDATA6 input)
			(conn P4RDDATA6 P4RDDATA6 <== MCB P4RDDATA6)
		)
		(element P4RDDATA7 1
			(pin P4RDDATA7 input)
			(conn P4RDDATA7 P4RDDATA7 <== MCB P4RDDATA7)
		)
		(element P4RDDATA8 1
			(pin P4RDDATA8 input)
			(conn P4RDDATA8 P4RDDATA8 <== MCB P4RDDATA8)
		)
		(element P4RDDATA9 1
			(pin P4RDDATA9 input)
			(conn P4RDDATA9 P4RDDATA9 <== MCB P4RDDATA9)
		)
		(element P4RDDATA10 1
			(pin P4RDDATA10 input)
			(conn P4RDDATA10 P4RDDATA10 <== MCB P4RDDATA10)
		)
		(element P4RDDATA11 1
			(pin P4RDDATA11 input)
			(conn P4RDDATA11 P4RDDATA11 <== MCB P4RDDATA11)
		)
		(element P4RDDATA12 1
			(pin P4RDDATA12 input)
			(conn P4RDDATA12 P4RDDATA12 <== MCB P4RDDATA12)
		)
		(element P4RDDATA13 1
			(pin P4RDDATA13 input)
			(conn P4RDDATA13 P4RDDATA13 <== MCB P4RDDATA13)
		)
		(element P4RDDATA14 1
			(pin P4RDDATA14 input)
			(conn P4RDDATA14 P4RDDATA14 <== MCB P4RDDATA14)
		)
		(element P4RDDATA15 1
			(pin P4RDDATA15 input)
			(conn P4RDDATA15 P4RDDATA15 <== MCB P4RDDATA15)
		)
		(element P4RDDATA16 1
			(pin P4RDDATA16 input)
			(conn P4RDDATA16 P4RDDATA16 <== MCB P4RDDATA16)
		)
		(element P4RDDATA17 1
			(pin P4RDDATA17 input)
			(conn P4RDDATA17 P4RDDATA17 <== MCB P4RDDATA17)
		)
		(element P4RDDATA18 1
			(pin P4RDDATA18 input)
			(conn P4RDDATA18 P4RDDATA18 <== MCB P4RDDATA18)
		)
		(element P4RDDATA19 1
			(pin P4RDDATA19 input)
			(conn P4RDDATA19 P4RDDATA19 <== MCB P4RDDATA19)
		)
		(element P4RDDATA20 1
			(pin P4RDDATA20 input)
			(conn P4RDDATA20 P4RDDATA20 <== MCB P4RDDATA20)
		)
		(element P4RDDATA21 1
			(pin P4RDDATA21 input)
			(conn P4RDDATA21 P4RDDATA21 <== MCB P4RDDATA21)
		)
		(element P4RDDATA22 1
			(pin P4RDDATA22 input)
			(conn P4RDDATA22 P4RDDATA22 <== MCB P4RDDATA22)
		)
		(element P4RDDATA23 1
			(pin P4RDDATA23 input)
			(conn P4RDDATA23 P4RDDATA23 <== MCB P4RDDATA23)
		)
		(element P4RDDATA24 1
			(pin P4RDDATA24 input)
			(conn P4RDDATA24 P4RDDATA24 <== MCB P4RDDATA24)
		)
		(element P4RDDATA25 1
			(pin P4RDDATA25 input)
			(conn P4RDDATA25 P4RDDATA25 <== MCB P4RDDATA25)
		)
		(element P4RDDATA26 1
			(pin P4RDDATA26 input)
			(conn P4RDDATA26 P4RDDATA26 <== MCB P4RDDATA26)
		)
		(element P4RDDATA27 1
			(pin P4RDDATA27 input)
			(conn P4RDDATA27 P4RDDATA27 <== MCB P4RDDATA27)
		)
		(element P4RDDATA28 1
			(pin P4RDDATA28 input)
			(conn P4RDDATA28 P4RDDATA28 <== MCB P4RDDATA28)
		)
		(element P4RDDATA29 1
			(pin P4RDDATA29 input)
			(conn P4RDDATA29 P4RDDATA29 <== MCB P4RDDATA29)
		)
		(element P4RDDATA30 1
			(pin P4RDDATA30 input)
			(conn P4RDDATA30 P4RDDATA30 <== MCB P4RDDATA30)
		)
		(element P4RDDATA31 1
			(pin P4RDDATA31 input)
			(conn P4RDDATA31 P4RDDATA31 <== MCB P4RDDATA31)
		)
		(element P4RDOVERFLOW 1
			(pin P4RDOVERFLOW input)
			(conn P4RDOVERFLOW P4RDOVERFLOW <== MCB P4RDOVERFLOW)
		)
		(element P4TSTENB 1
			(pin P4TSTENB output)
			(conn P4TSTENB P4TSTENB ==> MCB P4TSTENB)
		)
		(element P4TSTMODEB0 1
			(pin P4TSTMODEB0 output)
			(conn P4TSTMODEB0 P4TSTMODEB0 ==> MCB P4TSTMODEB0)
		)
		(element P4TSTMODEB1 1
			(pin P4TSTMODEB1 output)
			(conn P4TSTMODEB1 P4TSTMODEB1 ==> MCB P4TSTMODEB1)
		)
		(element P4TSTMODEB2 1
			(pin P4TSTMODEB2 output)
			(conn P4TSTMODEB2 P4TSTMODEB2 ==> MCB P4TSTMODEB2)
		)
		(element P4TSTMODEB3 1
			(pin P4TSTMODEB3 output)
			(conn P4TSTMODEB3 P4TSTMODEB3 ==> MCB P4TSTMODEB3)
		)
		(element P4TSTPINENB 1
			(pin P4TSTPINENB output)
			(conn P4TSTPINENB P4TSTPINENB ==> MCB P4TSTPINENB)
		)
		(element P4TSTUDMN 1
			(pin P4TSTUDMN input)
			(conn P4TSTUDMN P4TSTUDMN <== MCB P4TSTUDMN)
		)
		(element P4WRDATA0 1
			(pin P4WRDATA0 output)
			(conn P4WRDATA0 P4WRDATA0 ==> MCB P4WRDATA0)
		)
		(element P4WRDATA1 1
			(pin P4WRDATA1 output)
			(conn P4WRDATA1 P4WRDATA1 ==> MCB P4WRDATA1)
		)
		(element P4WRDATA2 1
			(pin P4WRDATA2 output)
			(conn P4WRDATA2 P4WRDATA2 ==> MCB P4WRDATA2)
		)
		(element P4WRDATA3 1
			(pin P4WRDATA3 output)
			(conn P4WRDATA3 P4WRDATA3 ==> MCB P4WRDATA3)
		)
		(element P4WRDATA4 1
			(pin P4WRDATA4 output)
			(conn P4WRDATA4 P4WRDATA4 ==> MCB P4WRDATA4)
		)
		(element P4WRDATA5 1
			(pin P4WRDATA5 output)
			(conn P4WRDATA5 P4WRDATA5 ==> MCB P4WRDATA5)
		)
		(element P4WRDATA6 1
			(pin P4WRDATA6 output)
			(conn P4WRDATA6 P4WRDATA6 ==> MCB P4WRDATA6)
		)
		(element P4WRDATA7 1
			(pin P4WRDATA7 output)
			(conn P4WRDATA7 P4WRDATA7 ==> MCB P4WRDATA7)
		)
		(element P4WRDATA8 1
			(pin P4WRDATA8 output)
			(conn P4WRDATA8 P4WRDATA8 ==> MCB P4WRDATA8)
		)
		(element P4WRDATA9 1
			(pin P4WRDATA9 output)
			(conn P4WRDATA9 P4WRDATA9 ==> MCB P4WRDATA9)
		)
		(element P4WRDATA10 1
			(pin P4WRDATA10 output)
			(conn P4WRDATA10 P4WRDATA10 ==> MCB P4WRDATA10)
		)
		(element P4WRDATA11 1
			(pin P4WRDATA11 output)
			(conn P4WRDATA11 P4WRDATA11 ==> MCB P4WRDATA11)
		)
		(element P4WRDATA12 1
			(pin P4WRDATA12 output)
			(conn P4WRDATA12 P4WRDATA12 ==> MCB P4WRDATA12)
		)
		(element P4WRDATA13 1
			(pin P4WRDATA13 output)
			(conn P4WRDATA13 P4WRDATA13 ==> MCB P4WRDATA13)
		)
		(element P4WRDATA14 1
			(pin P4WRDATA14 output)
			(conn P4WRDATA14 P4WRDATA14 ==> MCB P4WRDATA14)
		)
		(element P4WRDATA15 1
			(pin P4WRDATA15 output)
			(conn P4WRDATA15 P4WRDATA15 ==> MCB P4WRDATA15)
		)
		(element P4WRDATA16 1
			(pin P4WRDATA16 output)
			(conn P4WRDATA16 P4WRDATA16 ==> MCB P4WRDATA16)
		)
		(element P4WRDATA17 1
			(pin P4WRDATA17 output)
			(conn P4WRDATA17 P4WRDATA17 ==> MCB P4WRDATA17)
		)
		(element P4WRDATA18 1
			(pin P4WRDATA18 output)
			(conn P4WRDATA18 P4WRDATA18 ==> MCB P4WRDATA18)
		)
		(element P4WRDATA19 1
			(pin P4WRDATA19 output)
			(conn P4WRDATA19 P4WRDATA19 ==> MCB P4WRDATA19)
		)
		(element P4WRDATA20 1
			(pin P4WRDATA20 output)
			(conn P4WRDATA20 P4WRDATA20 ==> MCB P4WRDATA20)
		)
		(element P4WRDATA21 1
			(pin P4WRDATA21 output)
			(conn P4WRDATA21 P4WRDATA21 ==> MCB P4WRDATA21)
		)
		(element P4WRDATA22 1
			(pin P4WRDATA22 output)
			(conn P4WRDATA22 P4WRDATA22 ==> MCB P4WRDATA22)
		)
		(element P4WRDATA23 1
			(pin P4WRDATA23 output)
			(conn P4WRDATA23 P4WRDATA23 ==> MCB P4WRDATA23)
		)
		(element P4WRDATA24 1
			(pin P4WRDATA24 output)
			(conn P4WRDATA24 P4WRDATA24 ==> MCB P4WRDATA24)
		)
		(element P4WRDATA25 1
			(pin P4WRDATA25 output)
			(conn P4WRDATA25 P4WRDATA25 ==> MCB P4WRDATA25)
		)
		(element P4WRDATA26 1
			(pin P4WRDATA26 output)
			(conn P4WRDATA26 P4WRDATA26 ==> MCB P4WRDATA26)
		)
		(element P4WRDATA27 1
			(pin P4WRDATA27 output)
			(conn P4WRDATA27 P4WRDATA27 ==> MCB P4WRDATA27)
		)
		(element P4WRDATA28 1
			(pin P4WRDATA28 output)
			(conn P4WRDATA28 P4WRDATA28 ==> MCB P4WRDATA28)
		)
		(element P4WRDATA29 1
			(pin P4WRDATA29 output)
			(conn P4WRDATA29 P4WRDATA29 ==> MCB P4WRDATA29)
		)
		(element P4WRDATA30 1
			(pin P4WRDATA30 output)
			(conn P4WRDATA30 P4WRDATA30 ==> MCB P4WRDATA30)
		)
		(element P4WRDATA31 1
			(pin P4WRDATA31 output)
			(conn P4WRDATA31 P4WRDATA31 ==> MCB P4WRDATA31)
		)
		(element P4WRMASK0 1
			(pin P4WRMASK0 output)
			(conn P4WRMASK0 P4WRMASK0 ==> MCB P4WRMASK0)
		)
		(element P4WRMASK1 1
			(pin P4WRMASK1 output)
			(conn P4WRMASK1 P4WRMASK1 ==> MCB P4WRMASK1)
		)
		(element P4WRMASK2 1
			(pin P4WRMASK2 output)
			(conn P4WRMASK2 P4WRMASK2 ==> MCB P4WRMASK2)
		)
		(element P4WRMASK3 1
			(pin P4WRMASK3 output)
			(conn P4WRMASK3 P4WRMASK3 ==> MCB P4WRMASK3)
		)
		(element P4WRUNDERRUN 1
			(pin P4WRUNDERRUN input)
			(conn P4WRUNDERRUN P4WRUNDERRUN <== MCB P4WRUNDERRUN)
		)
		(element P5ARBEN 1
			(pin P5ARBEN output)
			(conn P5ARBEN P5ARBEN ==> MCB P5ARBEN)
		)
		(element P5CLK 1
			(pin P5CLK output)
			(conn P5CLK P5CLK ==> P5CLKINV P5CLK)
			(conn P5CLK P5CLK ==> P5CLKINV P5CLK_B)
		)
		(element P5CLKINV 3
			(pin OUT output)
			(pin P5CLK input)
			(pin P5CLK_B input)
			(cfg P5CLK P5CLK_B)
			(conn P5CLKINV OUT ==> MCB P5CLK)
			(conn P5CLKINV P5CLK <== P5CLK P5CLK)
			(conn P5CLKINV P5CLK_B <== P5CLK P5CLK)
		)
		(element P5CMDBA0 1
			(pin P5CMDBA0 output)
			(conn P5CMDBA0 P5CMDBA0 ==> MCB P5CMDBA0)
		)
		(element P5CMDBA1 1
			(pin P5CMDBA1 output)
			(conn P5CMDBA1 P5CMDBA1 ==> MCB P5CMDBA1)
		)
		(element P5CMDBA2 1
			(pin P5CMDBA2 output)
			(conn P5CMDBA2 P5CMDBA2 ==> MCB P5CMDBA2)
		)
		(element P5CMDBL0 1
			(pin P5CMDBL0 output)
			(conn P5CMDBL0 P5CMDBL0 ==> MCB P5CMDBL0)
		)
		(element P5CMDBL1 1
			(pin P5CMDBL1 output)
			(conn P5CMDBL1 P5CMDBL1 ==> MCB P5CMDBL1)
		)
		(element P5CMDBL2 1
			(pin P5CMDBL2 output)
			(conn P5CMDBL2 P5CMDBL2 ==> MCB P5CMDBL2)
		)
		(element P5CMDBL3 1
			(pin P5CMDBL3 output)
			(conn P5CMDBL3 P5CMDBL3 ==> MCB P5CMDBL3)
		)
		(element P5CMDBL4 1
			(pin P5CMDBL4 output)
			(conn P5CMDBL4 P5CMDBL4 ==> MCB P5CMDBL4)
		)
		(element P5CMDBL5 1
			(pin P5CMDBL5 output)
			(conn P5CMDBL5 P5CMDBL5 ==> MCB P5CMDBL5)
		)
		(element P5CMDCA0 1
			(pin P5CMDCA0 output)
			(conn P5CMDCA0 P5CMDCA0 ==> MCB P5CMDCA0)
		)
		(element P5CMDCA1 1
			(pin P5CMDCA1 output)
			(conn P5CMDCA1 P5CMDCA1 ==> MCB P5CMDCA1)
		)
		(element P5CMDCA2 1
			(pin P5CMDCA2 output)
			(conn P5CMDCA2 P5CMDCA2 ==> MCB P5CMDCA2)
		)
		(element P5CMDCA3 1
			(pin P5CMDCA3 output)
			(conn P5CMDCA3 P5CMDCA3 ==> MCB P5CMDCA3)
		)
		(element P5CMDCA4 1
			(pin P5CMDCA4 output)
			(conn P5CMDCA4 P5CMDCA4 ==> MCB P5CMDCA4)
		)
		(element P5CMDCA5 1
			(pin P5CMDCA5 output)
			(conn P5CMDCA5 P5CMDCA5 ==> MCB P5CMDCA5)
		)
		(element P5CMDCA6 1
			(pin P5CMDCA6 output)
			(conn P5CMDCA6 P5CMDCA6 ==> MCB P5CMDCA6)
		)
		(element P5CMDCA7 1
			(pin P5CMDCA7 output)
			(conn P5CMDCA7 P5CMDCA7 ==> MCB P5CMDCA7)
		)
		(element P5CMDCA8 1
			(pin P5CMDCA8 output)
			(conn P5CMDCA8 P5CMDCA8 ==> MCB P5CMDCA8)
		)
		(element P5CMDCA9 1
			(pin P5CMDCA9 output)
			(conn P5CMDCA9 P5CMDCA9 ==> MCB P5CMDCA9)
		)
		(element P5CMDCA10 1
			(pin P5CMDCA10 output)
			(conn P5CMDCA10 P5CMDCA10 ==> MCB P5CMDCA10)
		)
		(element P5CMDCA11 1
			(pin P5CMDCA11 output)
			(conn P5CMDCA11 P5CMDCA11 ==> MCB P5CMDCA11)
		)
		(element P5CMDCLK 1
			(pin P5CMDCLK output)
			(conn P5CMDCLK P5CMDCLK ==> P5CMDCLKINV P5CMDCLK)
			(conn P5CMDCLK P5CMDCLK ==> P5CMDCLKINV P5CMDCLK_B)
		)
		(element P5CMDCLKINV 3
			(pin OUT output)
			(pin P5CMDCLK input)
			(pin P5CMDCLK_B input)
			(cfg P5CMDCLK P5CMDCLK_B)
			(conn P5CMDCLKINV OUT ==> MCB P5CMDCLK)
			(conn P5CMDCLKINV P5CMDCLK <== P5CMDCLK P5CMDCLK)
			(conn P5CMDCLKINV P5CMDCLK_B <== P5CMDCLK P5CMDCLK)
		)
		(element P5CMDEMPTY 1
			(pin P5CMDEMPTY input)
			(conn P5CMDEMPTY P5CMDEMPTY <== MCB P5CMDEMPTY)
		)
		(element P5CMDEN 1
			(pin P5CMDEN output)
			(conn P5CMDEN P5CMDEN ==> P5CMDENINV P5CMDEN)
			(conn P5CMDEN P5CMDEN ==> P5CMDENINV P5CMDEN_B)
		)
		(element P5CMDENINV 3
			(pin OUT output)
			(pin P5CMDEN input)
			(pin P5CMDEN_B input)
			(cfg P5CMDEN P5CMDEN_B)
			(conn P5CMDENINV OUT ==> MCB P5CMDEN)
			(conn P5CMDENINV P5CMDEN <== P5CMDEN P5CMDEN)
			(conn P5CMDENINV P5CMDEN_B <== P5CMDEN P5CMDEN)
		)
		(element P5CMDFULL 1
			(pin P5CMDFULL input)
			(conn P5CMDFULL P5CMDFULL <== MCB P5CMDFULL)
		)
		(element P5CMDINSTR0 1
			(pin P5CMDINSTR0 output)
			(conn P5CMDINSTR0 P5CMDINSTR0 ==> MCB P5CMDINSTR0)
		)
		(element P5CMDINSTR1 1
			(pin P5CMDINSTR1 output)
			(conn P5CMDINSTR1 P5CMDINSTR1 ==> MCB P5CMDINSTR1)
		)
		(element P5CMDINSTR2 1
			(pin P5CMDINSTR2 output)
			(conn P5CMDINSTR2 P5CMDINSTR2 ==> MCB P5CMDINSTR2)
		)
		(element P5CMDRA0 1
			(pin P5CMDRA0 output)
			(conn P5CMDRA0 P5CMDRA0 ==> MCB P5CMDRA0)
		)
		(element P5CMDRA1 1
			(pin P5CMDRA1 output)
			(conn P5CMDRA1 P5CMDRA1 ==> MCB P5CMDRA1)
		)
		(element P5CMDRA2 1
			(pin P5CMDRA2 output)
			(conn P5CMDRA2 P5CMDRA2 ==> MCB P5CMDRA2)
		)
		(element P5CMDRA3 1
			(pin P5CMDRA3 output)
			(conn P5CMDRA3 P5CMDRA3 ==> MCB P5CMDRA3)
		)
		(element P5CMDRA4 1
			(pin P5CMDRA4 output)
			(conn P5CMDRA4 P5CMDRA4 ==> MCB P5CMDRA4)
		)
		(element P5CMDRA5 1
			(pin P5CMDRA5 output)
			(conn P5CMDRA5 P5CMDRA5 ==> MCB P5CMDRA5)
		)
		(element P5CMDRA6 1
			(pin P5CMDRA6 output)
			(conn P5CMDRA6 P5CMDRA6 ==> MCB P5CMDRA6)
		)
		(element P5CMDRA7 1
			(pin P5CMDRA7 output)
			(conn P5CMDRA7 P5CMDRA7 ==> MCB P5CMDRA7)
		)
		(element P5CMDRA8 1
			(pin P5CMDRA8 output)
			(conn P5CMDRA8 P5CMDRA8 ==> MCB P5CMDRA8)
		)
		(element P5CMDRA9 1
			(pin P5CMDRA9 output)
			(conn P5CMDRA9 P5CMDRA9 ==> MCB P5CMDRA9)
		)
		(element P5CMDRA10 1
			(pin P5CMDRA10 output)
			(conn P5CMDRA10 P5CMDRA10 ==> MCB P5CMDRA10)
		)
		(element P5CMDRA11 1
			(pin P5CMDRA11 output)
			(conn P5CMDRA11 P5CMDRA11 ==> MCB P5CMDRA11)
		)
		(element P5CMDRA12 1
			(pin P5CMDRA12 output)
			(conn P5CMDRA12 P5CMDRA12 ==> MCB P5CMDRA12)
		)
		(element P5CMDRA13 1
			(pin P5CMDRA13 output)
			(conn P5CMDRA13 P5CMDRA13 ==> MCB P5CMDRA13)
		)
		(element P5CMDRA14 1
			(pin P5CMDRA14 output)
			(conn P5CMDRA14 P5CMDRA14 ==> MCB P5CMDRA14)
		)
		(element P5COUNT0 1
			(pin P5COUNT0 input)
			(conn P5COUNT0 P5COUNT0 <== MCB P5COUNT0)
		)
		(element P5COUNT1 1
			(pin P5COUNT1 input)
			(conn P5COUNT1 P5COUNT1 <== MCB P5COUNT1)
		)
		(element P5COUNT2 1
			(pin P5COUNT2 input)
			(conn P5COUNT2 P5COUNT2 <== MCB P5COUNT2)
		)
		(element P5COUNT3 1
			(pin P5COUNT3 input)
			(conn P5COUNT3 P5COUNT3 <== MCB P5COUNT3)
		)
		(element P5COUNT4 1
			(pin P5COUNT4 input)
			(conn P5COUNT4 P5COUNT4 <== MCB P5COUNT4)
		)
		(element P5COUNT5 1
			(pin P5COUNT5 input)
			(conn P5COUNT5 P5COUNT5 <== MCB P5COUNT5)
		)
		(element P5COUNT6 1
			(pin P5COUNT6 input)
			(conn P5COUNT6 P5COUNT6 <== MCB P5COUNT6)
		)
		(element P5EMPTY 1
			(pin P5EMPTY input)
			(conn P5EMPTY P5EMPTY <== MCB P5EMPTY)
		)
		(element P5EN 1
			(pin P5EN output)
			(conn P5EN P5EN ==> P5ENINV P5EN)
			(conn P5EN P5EN ==> P5ENINV P5EN_B)
		)
		(element P5ENINV 3
			(pin OUT output)
			(pin P5EN input)
			(pin P5EN_B input)
			(cfg P5EN P5EN_B)
			(conn P5ENINV OUT ==> MCB P5EN)
			(conn P5ENINV P5EN <== P5EN P5EN)
			(conn P5ENINV P5EN_B <== P5EN P5EN)
		)
		(element P5ERROR 1
			(pin P5ERROR input)
			(conn P5ERROR P5ERROR <== MCB P5ERROR)
		)
		(element P5FULL 1
			(pin P5FULL input)
			(conn P5FULL P5FULL <== MCB P5FULL)
		)
		(element P5RDDATA0 1
			(pin P5RDDATA0 input)
			(conn P5RDDATA0 P5RDDATA0 <== MCB P5RDDATA0)
		)
		(element P5RDDATA1 1
			(pin P5RDDATA1 input)
			(conn P5RDDATA1 P5RDDATA1 <== MCB P5RDDATA1)
		)
		(element P5RDDATA2 1
			(pin P5RDDATA2 input)
			(conn P5RDDATA2 P5RDDATA2 <== MCB P5RDDATA2)
		)
		(element P5RDDATA3 1
			(pin P5RDDATA3 input)
			(conn P5RDDATA3 P5RDDATA3 <== MCB P5RDDATA3)
		)
		(element P5RDDATA4 1
			(pin P5RDDATA4 input)
			(conn P5RDDATA4 P5RDDATA4 <== MCB P5RDDATA4)
		)
		(element P5RDDATA5 1
			(pin P5RDDATA5 input)
			(conn P5RDDATA5 P5RDDATA5 <== MCB P5RDDATA5)
		)
		(element P5RDDATA6 1
			(pin P5RDDATA6 input)
			(conn P5RDDATA6 P5RDDATA6 <== MCB P5RDDATA6)
		)
		(element P5RDDATA7 1
			(pin P5RDDATA7 input)
			(conn P5RDDATA7 P5RDDATA7 <== MCB P5RDDATA7)
		)
		(element P5RDDATA8 1
			(pin P5RDDATA8 input)
			(conn P5RDDATA8 P5RDDATA8 <== MCB P5RDDATA8)
		)
		(element P5RDDATA9 1
			(pin P5RDDATA9 input)
			(conn P5RDDATA9 P5RDDATA9 <== MCB P5RDDATA9)
		)
		(element P5RDDATA10 1
			(pin P5RDDATA10 input)
			(conn P5RDDATA10 P5RDDATA10 <== MCB P5RDDATA10)
		)
		(element P5RDDATA11 1
			(pin P5RDDATA11 input)
			(conn P5RDDATA11 P5RDDATA11 <== MCB P5RDDATA11)
		)
		(element P5RDDATA12 1
			(pin P5RDDATA12 input)
			(conn P5RDDATA12 P5RDDATA12 <== MCB P5RDDATA12)
		)
		(element P5RDDATA13 1
			(pin P5RDDATA13 input)
			(conn P5RDDATA13 P5RDDATA13 <== MCB P5RDDATA13)
		)
		(element P5RDDATA14 1
			(pin P5RDDATA14 input)
			(conn P5RDDATA14 P5RDDATA14 <== MCB P5RDDATA14)
		)
		(element P5RDDATA15 1
			(pin P5RDDATA15 input)
			(conn P5RDDATA15 P5RDDATA15 <== MCB P5RDDATA15)
		)
		(element P5RDDATA16 1
			(pin P5RDDATA16 input)
			(conn P5RDDATA16 P5RDDATA16 <== MCB P5RDDATA16)
		)
		(element P5RDDATA17 1
			(pin P5RDDATA17 input)
			(conn P5RDDATA17 P5RDDATA17 <== MCB P5RDDATA17)
		)
		(element P5RDDATA18 1
			(pin P5RDDATA18 input)
			(conn P5RDDATA18 P5RDDATA18 <== MCB P5RDDATA18)
		)
		(element P5RDDATA19 1
			(pin P5RDDATA19 input)
			(conn P5RDDATA19 P5RDDATA19 <== MCB P5RDDATA19)
		)
		(element P5RDDATA20 1
			(pin P5RDDATA20 input)
			(conn P5RDDATA20 P5RDDATA20 <== MCB P5RDDATA20)
		)
		(element P5RDDATA21 1
			(pin P5RDDATA21 input)
			(conn P5RDDATA21 P5RDDATA21 <== MCB P5RDDATA21)
		)
		(element P5RDDATA22 1
			(pin P5RDDATA22 input)
			(conn P5RDDATA22 P5RDDATA22 <== MCB P5RDDATA22)
		)
		(element P5RDDATA23 1
			(pin P5RDDATA23 input)
			(conn P5RDDATA23 P5RDDATA23 <== MCB P5RDDATA23)
		)
		(element P5RDDATA24 1
			(pin P5RDDATA24 input)
			(conn P5RDDATA24 P5RDDATA24 <== MCB P5RDDATA24)
		)
		(element P5RDDATA25 1
			(pin P5RDDATA25 input)
			(conn P5RDDATA25 P5RDDATA25 <== MCB P5RDDATA25)
		)
		(element P5RDDATA26 1
			(pin P5RDDATA26 input)
			(conn P5RDDATA26 P5RDDATA26 <== MCB P5RDDATA26)
		)
		(element P5RDDATA27 1
			(pin P5RDDATA27 input)
			(conn P5RDDATA27 P5RDDATA27 <== MCB P5RDDATA27)
		)
		(element P5RDDATA28 1
			(pin P5RDDATA28 input)
			(conn P5RDDATA28 P5RDDATA28 <== MCB P5RDDATA28)
		)
		(element P5RDDATA29 1
			(pin P5RDDATA29 input)
			(conn P5RDDATA29 P5RDDATA29 <== MCB P5RDDATA29)
		)
		(element P5RDDATA30 1
			(pin P5RDDATA30 input)
			(conn P5RDDATA30 P5RDDATA30 <== MCB P5RDDATA30)
		)
		(element P5RDDATA31 1
			(pin P5RDDATA31 input)
			(conn P5RDDATA31 P5RDDATA31 <== MCB P5RDDATA31)
		)
		(element P5RDOVERFLOW 1
			(pin P5RDOVERFLOW input)
			(conn P5RDOVERFLOW P5RDOVERFLOW <== MCB P5RDOVERFLOW)
		)
		(element P5TSTENB 1
			(pin P5TSTENB output)
			(conn P5TSTENB P5TSTENB ==> MCB P5TSTENB)
		)
		(element P5TSTLDMN 1
			(pin P5TSTLDMN input)
			(conn P5TSTLDMN P5TSTLDMN <== MCB P5TSTLDMN)
		)
		(element P5TSTMODEB0 1
			(pin P5TSTMODEB0 output)
			(conn P5TSTMODEB0 P5TSTMODEB0 ==> MCB P5TSTMODEB0)
		)
		(element P5TSTMODEB1 1
			(pin P5TSTMODEB1 output)
			(conn P5TSTMODEB1 P5TSTMODEB1 ==> MCB P5TSTMODEB1)
		)
		(element P5TSTMODEB2 1
			(pin P5TSTMODEB2 output)
			(conn P5TSTMODEB2 P5TSTMODEB2 ==> MCB P5TSTMODEB2)
		)
		(element P5TSTMODEB3 1
			(pin P5TSTMODEB3 output)
			(conn P5TSTMODEB3 P5TSTMODEB3 ==> MCB P5TSTMODEB3)
		)
		(element P5TSTPINENB 1
			(pin P5TSTPINENB output)
			(conn P5TSTPINENB P5TSTPINENB ==> MCB P5TSTPINENB)
		)
		(element P5WRDATA0 1
			(pin P5WRDATA0 output)
			(conn P5WRDATA0 P5WRDATA0 ==> MCB P5WRDATA0)
		)
		(element P5WRDATA1 1
			(pin P5WRDATA1 output)
			(conn P5WRDATA1 P5WRDATA1 ==> MCB P5WRDATA1)
		)
		(element P5WRDATA2 1
			(pin P5WRDATA2 output)
			(conn P5WRDATA2 P5WRDATA2 ==> MCB P5WRDATA2)
		)
		(element P5WRDATA3 1
			(pin P5WRDATA3 output)
			(conn P5WRDATA3 P5WRDATA3 ==> MCB P5WRDATA3)
		)
		(element P5WRDATA4 1
			(pin P5WRDATA4 output)
			(conn P5WRDATA4 P5WRDATA4 ==> MCB P5WRDATA4)
		)
		(element P5WRDATA5 1
			(pin P5WRDATA5 output)
			(conn P5WRDATA5 P5WRDATA5 ==> MCB P5WRDATA5)
		)
		(element P5WRDATA6 1
			(pin P5WRDATA6 output)
			(conn P5WRDATA6 P5WRDATA6 ==> MCB P5WRDATA6)
		)
		(element P5WRDATA7 1
			(pin P5WRDATA7 output)
			(conn P5WRDATA7 P5WRDATA7 ==> MCB P5WRDATA7)
		)
		(element P5WRDATA8 1
			(pin P5WRDATA8 output)
			(conn P5WRDATA8 P5WRDATA8 ==> MCB P5WRDATA8)
		)
		(element P5WRDATA9 1
			(pin P5WRDATA9 output)
			(conn P5WRDATA9 P5WRDATA9 ==> MCB P5WRDATA9)
		)
		(element P5WRDATA10 1
			(pin P5WRDATA10 output)
			(conn P5WRDATA10 P5WRDATA10 ==> MCB P5WRDATA10)
		)
		(element P5WRDATA11 1
			(pin P5WRDATA11 output)
			(conn P5WRDATA11 P5WRDATA11 ==> MCB P5WRDATA11)
		)
		(element P5WRDATA12 1
			(pin P5WRDATA12 output)
			(conn P5WRDATA12 P5WRDATA12 ==> MCB P5WRDATA12)
		)
		(element P5WRDATA13 1
			(pin P5WRDATA13 output)
			(conn P5WRDATA13 P5WRDATA13 ==> MCB P5WRDATA13)
		)
		(element P5WRDATA14 1
			(pin P5WRDATA14 output)
			(conn P5WRDATA14 P5WRDATA14 ==> MCB P5WRDATA14)
		)
		(element P5WRDATA15 1
			(pin P5WRDATA15 output)
			(conn P5WRDATA15 P5WRDATA15 ==> MCB P5WRDATA15)
		)
		(element P5WRDATA16 1
			(pin P5WRDATA16 output)
			(conn P5WRDATA16 P5WRDATA16 ==> MCB P5WRDATA16)
		)
		(element P5WRDATA17 1
			(pin P5WRDATA17 output)
			(conn P5WRDATA17 P5WRDATA17 ==> MCB P5WRDATA17)
		)
		(element P5WRDATA18 1
			(pin P5WRDATA18 output)
			(conn P5WRDATA18 P5WRDATA18 ==> MCB P5WRDATA18)
		)
		(element P5WRDATA19 1
			(pin P5WRDATA19 output)
			(conn P5WRDATA19 P5WRDATA19 ==> MCB P5WRDATA19)
		)
		(element P5WRDATA20 1
			(pin P5WRDATA20 output)
			(conn P5WRDATA20 P5WRDATA20 ==> MCB P5WRDATA20)
		)
		(element P5WRDATA21 1
			(pin P5WRDATA21 output)
			(conn P5WRDATA21 P5WRDATA21 ==> MCB P5WRDATA21)
		)
		(element P5WRDATA22 1
			(pin P5WRDATA22 output)
			(conn P5WRDATA22 P5WRDATA22 ==> MCB P5WRDATA22)
		)
		(element P5WRDATA23 1
			(pin P5WRDATA23 output)
			(conn P5WRDATA23 P5WRDATA23 ==> MCB P5WRDATA23)
		)
		(element P5WRDATA24 1
			(pin P5WRDATA24 output)
			(conn P5WRDATA24 P5WRDATA24 ==> MCB P5WRDATA24)
		)
		(element P5WRDATA25 1
			(pin P5WRDATA25 output)
			(conn P5WRDATA25 P5WRDATA25 ==> MCB P5WRDATA25)
		)
		(element P5WRDATA26 1
			(pin P5WRDATA26 output)
			(conn P5WRDATA26 P5WRDATA26 ==> MCB P5WRDATA26)
		)
		(element P5WRDATA27 1
			(pin P5WRDATA27 output)
			(conn P5WRDATA27 P5WRDATA27 ==> MCB P5WRDATA27)
		)
		(element P5WRDATA28 1
			(pin P5WRDATA28 output)
			(conn P5WRDATA28 P5WRDATA28 ==> MCB P5WRDATA28)
		)
		(element P5WRDATA29 1
			(pin P5WRDATA29 output)
			(conn P5WRDATA29 P5WRDATA29 ==> MCB P5WRDATA29)
		)
		(element P5WRDATA30 1
			(pin P5WRDATA30 output)
			(conn P5WRDATA30 P5WRDATA30 ==> MCB P5WRDATA30)
		)
		(element P5WRDATA31 1
			(pin P5WRDATA31 output)
			(conn P5WRDATA31 P5WRDATA31 ==> MCB P5WRDATA31)
		)
		(element P5WRMASK0 1
			(pin P5WRMASK0 output)
			(conn P5WRMASK0 P5WRMASK0 ==> MCB P5WRMASK0)
		)
		(element P5WRMASK1 1
			(pin P5WRMASK1 output)
			(conn P5WRMASK1 P5WRMASK1 ==> MCB P5WRMASK1)
		)
		(element P5WRMASK2 1
			(pin P5WRMASK2 output)
			(conn P5WRMASK2 P5WRMASK2 ==> MCB P5WRMASK2)
		)
		(element P5WRMASK3 1
			(pin P5WRMASK3 output)
			(conn P5WRMASK3 P5WRMASK3 ==> MCB P5WRMASK3)
		)
		(element P5WRUNDERRUN 1
			(pin P5WRUNDERRUN input)
			(conn P5WRUNDERRUN P5WRUNDERRUN <== MCB P5WRUNDERRUN)
		)
		(element RAS 1
			(pin RAS input)
			(conn RAS RAS <== MCB RAS)
		)
		(element RECAL 1
			(pin RECAL output)
			(conn RECAL RECAL ==> MCB RECAL)
		)
		(element RST 1
			(pin RST input)
			(conn RST RST <== MCB RST)
		)
		(element SELFREFRESHENTER 1
			(pin SELFREFRESHENTER output)
			(conn SELFREFRESHENTER SELFREFRESHENTER ==> MCB SELFREFRESHENTER)
		)
		(element SELFREFRESHMODE 1
			(pin SELFREFRESHMODE input)
			(conn SELFREFRESHMODE SELFREFRESHMODE <== MCB SELFREFRESHMODE)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== MCB STATUS0)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== MCB STATUS1)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== MCB STATUS2)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== MCB STATUS3)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== MCB STATUS4)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== MCB STATUS5)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== MCB STATUS6)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== MCB STATUS7)
		)
		(element STATUS8 1
			(pin STATUS8 input)
			(conn STATUS8 STATUS8 <== MCB STATUS8)
		)
		(element STATUS9 1
			(pin STATUS9 input)
			(conn STATUS9 STATUS9 <== MCB STATUS9)
		)
		(element STATUS10 1
			(pin STATUS10 input)
			(conn STATUS10 STATUS10 <== MCB STATUS10)
		)
		(element STATUS11 1
			(pin STATUS11 input)
			(conn STATUS11 STATUS11 <== MCB STATUS11)
		)
		(element STATUS12 1
			(pin STATUS12 input)
			(conn STATUS12 STATUS12 <== MCB STATUS12)
		)
		(element STATUS13 1
			(pin STATUS13 input)
			(conn STATUS13 STATUS13 <== MCB STATUS13)
		)
		(element STATUS14 1
			(pin STATUS14 input)
			(conn STATUS14 STATUS14 <== MCB STATUS14)
		)
		(element STATUS15 1
			(pin STATUS15 input)
			(conn STATUS15 STATUS15 <== MCB STATUS15)
		)
		(element STATUS16 1
			(pin STATUS16 input)
			(conn STATUS16 STATUS16 <== MCB STATUS16)
		)
		(element STATUS17 1
			(pin STATUS17 input)
			(conn STATUS17 STATUS17 <== MCB STATUS17)
		)
		(element STATUS18 1
			(pin STATUS18 input)
			(conn STATUS18 STATUS18 <== MCB STATUS18)
		)
		(element STATUS19 1
			(pin STATUS19 input)
			(conn STATUS19 STATUS19 <== MCB STATUS19)
		)
		(element STATUS20 1
			(pin STATUS20 input)
			(conn STATUS20 STATUS20 <== MCB STATUS20)
		)
		(element STATUS21 1
			(pin STATUS21 input)
			(conn STATUS21 STATUS21 <== MCB STATUS21)
		)
		(element STATUS22 1
			(pin STATUS22 input)
			(conn STATUS22 STATUS22 <== MCB STATUS22)
		)
		(element STATUS23 1
			(pin STATUS23 input)
			(conn STATUS23 STATUS23 <== MCB STATUS23)
		)
		(element STATUS24 1
			(pin STATUS24 input)
			(conn STATUS24 STATUS24 <== MCB STATUS24)
		)
		(element STATUS25 1
			(pin STATUS25 input)
			(conn STATUS25 STATUS25 <== MCB STATUS25)
		)
		(element STATUS26 1
			(pin STATUS26 input)
			(conn STATUS26 STATUS26 <== MCB STATUS26)
		)
		(element STATUS27 1
			(pin STATUS27 input)
			(conn STATUS27 STATUS27 <== MCB STATUS27)
		)
		(element STATUS28 1
			(pin STATUS28 input)
			(conn STATUS28 STATUS28 <== MCB STATUS28)
		)
		(element STATUS29 1
			(pin STATUS29 input)
			(conn STATUS29 STATUS29 <== MCB STATUS29)
		)
		(element STATUS30 1
			(pin STATUS30 input)
			(conn STATUS30 STATUS30 <== MCB STATUS30)
		)
		(element STATUS31 1
			(pin STATUS31 input)
			(conn STATUS31 STATUS31 <== MCB STATUS31)
		)
		(element SYSRST 1
			(pin SYSRST output)
			(conn SYSRST SYSRST ==> MCB SYSRST)
		)
		(element TSTCMDOUT0 1
			(pin TSTCMDOUT0 input)
			(conn TSTCMDOUT0 TSTCMDOUT0 <== MCB TSTCMDOUT0)
		)
		(element TSTCMDOUT1 1
			(pin TSTCMDOUT1 input)
			(conn TSTCMDOUT1 TSTCMDOUT1 <== MCB TSTCMDOUT1)
		)
		(element TSTCMDOUT2 1
			(pin TSTCMDOUT2 input)
			(conn TSTCMDOUT2 TSTCMDOUT2 <== MCB TSTCMDOUT2)
		)
		(element TSTCMDOUT3 1
			(pin TSTCMDOUT3 input)
			(conn TSTCMDOUT3 TSTCMDOUT3 <== MCB TSTCMDOUT3)
		)
		(element TSTCMDOUT4 1
			(pin TSTCMDOUT4 input)
			(conn TSTCMDOUT4 TSTCMDOUT4 <== MCB TSTCMDOUT4)
		)
		(element TSTCMDOUT5 1
			(pin TSTCMDOUT5 input)
			(conn TSTCMDOUT5 TSTCMDOUT5 <== MCB TSTCMDOUT5)
		)
		(element TSTCMDOUT6 1
			(pin TSTCMDOUT6 input)
			(conn TSTCMDOUT6 TSTCMDOUT6 <== MCB TSTCMDOUT6)
		)
		(element TSTCMDOUT7 1
			(pin TSTCMDOUT7 input)
			(conn TSTCMDOUT7 TSTCMDOUT7 <== MCB TSTCMDOUT7)
		)
		(element TSTCMDOUT8 1
			(pin TSTCMDOUT8 input)
			(conn TSTCMDOUT8 TSTCMDOUT8 <== MCB TSTCMDOUT8)
		)
		(element TSTCMDOUT9 1
			(pin TSTCMDOUT9 input)
			(conn TSTCMDOUT9 TSTCMDOUT9 <== MCB TSTCMDOUT9)
		)
		(element TSTCMDOUT10 1
			(pin TSTCMDOUT10 input)
			(conn TSTCMDOUT10 TSTCMDOUT10 <== MCB TSTCMDOUT10)
		)
		(element TSTCMDOUT11 1
			(pin TSTCMDOUT11 input)
			(conn TSTCMDOUT11 TSTCMDOUT11 <== MCB TSTCMDOUT11)
		)
		(element TSTCMDOUT12 1
			(pin TSTCMDOUT12 input)
			(conn TSTCMDOUT12 TSTCMDOUT12 <== MCB TSTCMDOUT12)
		)
		(element TSTCMDOUT13 1
			(pin TSTCMDOUT13 input)
			(conn TSTCMDOUT13 TSTCMDOUT13 <== MCB TSTCMDOUT13)
		)
		(element TSTCMDOUT14 1
			(pin TSTCMDOUT14 input)
			(conn TSTCMDOUT14 TSTCMDOUT14 <== MCB TSTCMDOUT14)
		)
		(element TSTCMDOUT15 1
			(pin TSTCMDOUT15 input)
			(conn TSTCMDOUT15 TSTCMDOUT15 <== MCB TSTCMDOUT15)
		)
		(element TSTCMDOUT16 1
			(pin TSTCMDOUT16 input)
			(conn TSTCMDOUT16 TSTCMDOUT16 <== MCB TSTCMDOUT16)
		)
		(element TSTCMDOUT17 1
			(pin TSTCMDOUT17 input)
			(conn TSTCMDOUT17 TSTCMDOUT17 <== MCB TSTCMDOUT17)
		)
		(element TSTCMDOUT18 1
			(pin TSTCMDOUT18 input)
			(conn TSTCMDOUT18 TSTCMDOUT18 <== MCB TSTCMDOUT18)
		)
		(element TSTCMDOUT19 1
			(pin TSTCMDOUT19 input)
			(conn TSTCMDOUT19 TSTCMDOUT19 <== MCB TSTCMDOUT19)
		)
		(element TSTCMDOUT20 1
			(pin TSTCMDOUT20 input)
			(conn TSTCMDOUT20 TSTCMDOUT20 <== MCB TSTCMDOUT20)
		)
		(element TSTCMDOUT21 1
			(pin TSTCMDOUT21 input)
			(conn TSTCMDOUT21 TSTCMDOUT21 <== MCB TSTCMDOUT21)
		)
		(element TSTCMDOUT22 1
			(pin TSTCMDOUT22 input)
			(conn TSTCMDOUT22 TSTCMDOUT22 <== MCB TSTCMDOUT22)
		)
		(element TSTCMDOUT23 1
			(pin TSTCMDOUT23 input)
			(conn TSTCMDOUT23 TSTCMDOUT23 <== MCB TSTCMDOUT23)
		)
		(element TSTCMDOUT24 1
			(pin TSTCMDOUT24 input)
			(conn TSTCMDOUT24 TSTCMDOUT24 <== MCB TSTCMDOUT24)
		)
		(element TSTCMDOUT25 1
			(pin TSTCMDOUT25 input)
			(conn TSTCMDOUT25 TSTCMDOUT25 <== MCB TSTCMDOUT25)
		)
		(element TSTCMDOUT26 1
			(pin TSTCMDOUT26 input)
			(conn TSTCMDOUT26 TSTCMDOUT26 <== MCB TSTCMDOUT26)
		)
		(element TSTCMDOUT27 1
			(pin TSTCMDOUT27 input)
			(conn TSTCMDOUT27 TSTCMDOUT27 <== MCB TSTCMDOUT27)
		)
		(element TSTCMDOUT28 1
			(pin TSTCMDOUT28 input)
			(conn TSTCMDOUT28 TSTCMDOUT28 <== MCB TSTCMDOUT28)
		)
		(element TSTCMDOUT29 1
			(pin TSTCMDOUT29 input)
			(conn TSTCMDOUT29 TSTCMDOUT29 <== MCB TSTCMDOUT29)
		)
		(element TSTCMDOUT30 1
			(pin TSTCMDOUT30 input)
			(conn TSTCMDOUT30 TSTCMDOUT30 <== MCB TSTCMDOUT30)
		)
		(element TSTCMDOUT31 1
			(pin TSTCMDOUT31 input)
			(conn TSTCMDOUT31 TSTCMDOUT31 <== MCB TSTCMDOUT31)
		)
		(element TSTCMDOUT32 1
			(pin TSTCMDOUT32 input)
			(conn TSTCMDOUT32 TSTCMDOUT32 <== MCB TSTCMDOUT32)
		)
		(element TSTCMDOUT33 1
			(pin TSTCMDOUT33 input)
			(conn TSTCMDOUT33 TSTCMDOUT33 <== MCB TSTCMDOUT33)
		)
		(element TSTCMDOUT34 1
			(pin TSTCMDOUT34 input)
			(conn TSTCMDOUT34 TSTCMDOUT34 <== MCB TSTCMDOUT34)
		)
		(element TSTCMDOUT35 1
			(pin TSTCMDOUT35 input)
			(conn TSTCMDOUT35 TSTCMDOUT35 <== MCB TSTCMDOUT35)
		)
		(element TSTCMDOUT36 1
			(pin TSTCMDOUT36 input)
			(conn TSTCMDOUT36 TSTCMDOUT36 <== MCB TSTCMDOUT36)
		)
		(element TSTCMDOUT37 1
			(pin TSTCMDOUT37 input)
			(conn TSTCMDOUT37 TSTCMDOUT37 <== MCB TSTCMDOUT37)
		)
		(element TSTCMDOUT38 1
			(pin TSTCMDOUT38 input)
			(conn TSTCMDOUT38 TSTCMDOUT38 <== MCB TSTCMDOUT38)
		)
		(element TSTCMDTESTENB 1
			(pin TSTCMDTESTENB output)
			(conn TSTCMDTESTENB TSTCMDTESTENB ==> MCB TSTCMDTESTENB)
		)
		(element TSTINB0 1
			(pin TSTINB0 output)
			(conn TSTINB0 TSTINB0 ==> MCB TSTINB0)
		)
		(element TSTINB1 1
			(pin TSTINB1 output)
			(conn TSTINB1 TSTINB1 ==> MCB TSTINB1)
		)
		(element TSTINB2 1
			(pin TSTINB2 output)
			(conn TSTINB2 TSTINB2 ==> MCB TSTINB2)
		)
		(element TSTINB3 1
			(pin TSTINB3 output)
			(conn TSTINB3 TSTINB3 ==> MCB TSTINB3)
		)
		(element TSTINB4 1
			(pin TSTINB4 output)
			(conn TSTINB4 TSTINB4 ==> MCB TSTINB4)
		)
		(element TSTINB5 1
			(pin TSTINB5 output)
			(conn TSTINB5 TSTINB5 ==> MCB TSTINB5)
		)
		(element TSTINB6 1
			(pin TSTINB6 output)
			(conn TSTINB6 TSTINB6 ==> MCB TSTINB6)
		)
		(element TSTINB7 1
			(pin TSTINB7 output)
			(conn TSTINB7 TSTINB7 ==> MCB TSTINB7)
		)
		(element TSTINB8 1
			(pin TSTINB8 output)
			(conn TSTINB8 TSTINB8 ==> MCB TSTINB8)
		)
		(element TSTINB9 1
			(pin TSTINB9 output)
			(conn TSTINB9 TSTINB9 ==> MCB TSTINB9)
		)
		(element TSTINB10 1
			(pin TSTINB10 output)
			(conn TSTINB10 TSTINB10 ==> MCB TSTINB10)
		)
		(element TSTINB11 1
			(pin TSTINB11 output)
			(conn TSTINB11 TSTINB11 ==> MCB TSTINB11)
		)
		(element TSTINB12 1
			(pin TSTINB12 output)
			(conn TSTINB12 TSTINB12 ==> MCB TSTINB12)
		)
		(element TSTINB13 1
			(pin TSTINB13 output)
			(conn TSTINB13 TSTINB13 ==> MCB TSTINB13)
		)
		(element TSTINB14 1
			(pin TSTINB14 output)
			(conn TSTINB14 TSTINB14 ==> MCB TSTINB14)
		)
		(element TSTINB15 1
			(pin TSTINB15 output)
			(conn TSTINB15 TSTINB15 ==> MCB TSTINB15)
		)
		(element TSTSCANCLK 1
			(pin TSTSCANCLK output)
			(conn TSTSCANCLK TSTSCANCLK ==> MCB TSTSCANCLK)
		)
		(element TSTSCANENB 1
			(pin TSTSCANENB output)
			(conn TSTSCANENB TSTSCANENB ==> MCB TSTSCANENB)
		)
		(element TSTSCANIN 1
			(pin TSTSCANIN output)
			(conn TSTSCANIN TSTSCANIN ==> MCB TSTSCANIN)
		)
		(element TSTSCANMODE 1
			(pin TSTSCANMODE output)
			(conn TSTSCANMODE TSTSCANMODE ==> MCB TSTSCANMODE)
		)
		(element TSTSCANOUT 1
			(pin TSTSCANOUT input)
			(conn TSTSCANOUT TSTSCANOUT <== MCB TSTSCANOUT)
		)
		(element TSTSCANRST 1
			(pin TSTSCANRST output)
			(conn TSTSCANRST TSTSCANRST ==> MCB TSTSCANRST)
		)
		(element TSTSCANSET 1
			(pin TSTSCANSET output)
			(conn TSTSCANSET TSTSCANSET ==> MCB TSTSCANSET)
		)
		(element TSTSEL0 1
			(pin TSTSEL0 output)
			(conn TSTSEL0 TSTSEL0 ==> MCB TSTSEL0)
		)
		(element TSTSEL1 1
			(pin TSTSEL1 output)
			(conn TSTSEL1 TSTSEL1 ==> MCB TSTSEL1)
		)
		(element TSTSEL2 1
			(pin TSTSEL2 output)
			(conn TSTSEL2 TSTSEL2 ==> MCB TSTSEL2)
		)
		(element TSTSEL3 1
			(pin TSTSEL3 output)
			(conn TSTSEL3 TSTSEL3 ==> MCB TSTSEL3)
		)
		(element TSTSEL4 1
			(pin TSTSEL4 output)
			(conn TSTSEL4 TSTSEL4 ==> MCB TSTSEL4)
		)
		(element TSTSEL5 1
			(pin TSTSEL5 output)
			(conn TSTSEL5 TSTSEL5 ==> MCB TSTSEL5)
		)
		(element TSTSEL6 1
			(pin TSTSEL6 output)
			(conn TSTSEL6 TSTSEL6 ==> MCB TSTSEL6)
		)
		(element TSTSEL7 1
			(pin TSTSEL7 output)
			(conn TSTSEL7 TSTSEL7 ==> MCB TSTSEL7)
		)
		(element UDMN 1
			(pin UDMN input)
			(conn UDMN UDMN <== MCB UDMN)
		)
		(element UDMP 1
			(pin UDMP input)
			(conn UDMP UDMP <== MCB UDMP)
		)
		(element UDQSIOIN 1
			(pin UDQSIOIN output)
			(conn UDQSIOIN UDQSIOIN ==> MCB UDQSIOIN)
		)
		(element UDQSIOIP 1
			(pin UDQSIOIP output)
			(conn UDQSIOIP UDQSIOIP ==> MCB UDQSIOIP)
		)
		(element UIADD 1
			(pin UIADD output)
			(conn UIADD UIADD ==> MCB UIADD)
		)
		(element UIADDR0 1
			(pin UIADDR0 output)
			(conn UIADDR0 UIADDR0 ==> MCB UIADDR0)
		)
		(element UIADDR1 1
			(pin UIADDR1 output)
			(conn UIADDR1 UIADDR1 ==> MCB UIADDR1)
		)
		(element UIADDR2 1
			(pin UIADDR2 output)
			(conn UIADDR2 UIADDR2 ==> MCB UIADDR2)
		)
		(element UIADDR3 1
			(pin UIADDR3 output)
			(conn UIADDR3 UIADDR3 ==> MCB UIADDR3)
		)
		(element UIADDR4 1
			(pin UIADDR4 output)
			(conn UIADDR4 UIADDR4 ==> MCB UIADDR4)
		)
		(element UIBROADCAST 1
			(pin UIBROADCAST output)
			(conn UIBROADCAST UIBROADCAST ==> MCB UIBROADCAST)
		)
		(element UICLK 1
			(pin UICLK output)
			(conn UICLK UICLK ==> MCB UICLK)
		)
		(element UICMD 1
			(pin UICMD output)
			(conn UICMD UICMD ==> MCB UICMD)
		)
		(element UICMDEN 1
			(pin UICMDEN output)
			(conn UICMDEN UICMDEN ==> MCB UICMDEN)
		)
		(element UICMDIN 1
			(pin UICMDIN output)
			(conn UICMDIN UICMDIN ==> MCB UICMDIN)
		)
		(element UICS 1
			(pin UICS output)
			(conn UICS UICS ==> MCB UICS)
		)
		(element UIDONECAL 1
			(pin UIDONECAL output)
			(conn UIDONECAL UIDONECAL ==> MCB UIDONECAL)
		)
		(element UIDQCOUNT0 1
			(pin UIDQCOUNT0 output)
			(conn UIDQCOUNT0 UIDQCOUNT0 ==> MCB UIDQCOUNT0)
		)
		(element UIDQCOUNT1 1
			(pin UIDQCOUNT1 output)
			(conn UIDQCOUNT1 UIDQCOUNT1 ==> MCB UIDQCOUNT1)
		)
		(element UIDQCOUNT2 1
			(pin UIDQCOUNT2 output)
			(conn UIDQCOUNT2 UIDQCOUNT2 ==> MCB UIDQCOUNT2)
		)
		(element UIDQCOUNT3 1
			(pin UIDQCOUNT3 output)
			(conn UIDQCOUNT3 UIDQCOUNT3 ==> MCB UIDQCOUNT3)
		)
		(element UIDQLOWERDEC 1
			(pin UIDQLOWERDEC output)
			(conn UIDQLOWERDEC UIDQLOWERDEC ==> MCB UIDQLOWERDEC)
		)
		(element UIDQLOWERINC 1
			(pin UIDQLOWERINC output)
			(conn UIDQLOWERINC UIDQLOWERINC ==> MCB UIDQLOWERINC)
		)
		(element UIDQUPPERDEC 1
			(pin UIDQUPPERDEC output)
			(conn UIDQUPPERDEC UIDQUPPERDEC ==> MCB UIDQUPPERDEC)
		)
		(element UIDQUPPERINC 1
			(pin UIDQUPPERINC output)
			(conn UIDQUPPERINC UIDQUPPERINC ==> MCB UIDQUPPERINC)
		)
		(element UIDRPUPDATE 1
			(pin UIDRPUPDATE output)
			(conn UIDRPUPDATE UIDRPUPDATE ==> MCB UIDRPUPDATE)
		)
		(element UILDQSDEC 1
			(pin UILDQSDEC output)
			(conn UILDQSDEC UILDQSDEC ==> MCB UILDQSDEC)
		)
		(element UILDQSINC 1
			(pin UILDQSINC output)
			(conn UILDQSINC UILDQSINC ==> MCB UILDQSINC)
		)
		(element UIREAD 1
			(pin UIREAD output)
			(conn UIREAD UIREAD ==> MCB UIREAD)
		)
		(element UISDI 1
			(pin UISDI output)
			(conn UISDI UISDI ==> MCB UISDI)
		)
		(element UIUDQSDEC 1
			(pin UIUDQSDEC output)
			(conn UIUDQSDEC UIUDQSDEC ==> MCB UIUDQSDEC)
		)
		(element UIUDQSINC 1
			(pin UIUDQSINC output)
			(conn UIUDQSINC UIUDQSINC ==> MCB UIUDQSINC)
		)
		(element UOCALSTART 1
			(pin UOCALSTART input)
			(conn UOCALSTART UOCALSTART <== MCB UOCALSTART)
		)
		(element UOCMDREADYIN 1
			(pin UOCMDREADYIN input)
			(conn UOCMDREADYIN UOCMDREADYIN <== MCB UOCMDREADYIN)
		)
		(element UODATAVALID 1
			(pin UODATAVALID input)
			(conn UODATAVALID UODATAVALID <== MCB UODATAVALID)
		)
		(element UODATA0 1
			(pin UODATA0 input)
			(conn UODATA0 UODATA0 <== MCB UODATA0)
		)
		(element UODATA1 1
			(pin UODATA1 input)
			(conn UODATA1 UODATA1 <== MCB UODATA1)
		)
		(element UODATA2 1
			(pin UODATA2 input)
			(conn UODATA2 UODATA2 <== MCB UODATA2)
		)
		(element UODATA3 1
			(pin UODATA3 input)
			(conn UODATA3 UODATA3 <== MCB UODATA3)
		)
		(element UODATA4 1
			(pin UODATA4 input)
			(conn UODATA4 UODATA4 <== MCB UODATA4)
		)
		(element UODATA5 1
			(pin UODATA5 input)
			(conn UODATA5 UODATA5 <== MCB UODATA5)
		)
		(element UODATA6 1
			(pin UODATA6 input)
			(conn UODATA6 UODATA6 <== MCB UODATA6)
		)
		(element UODATA7 1
			(pin UODATA7 input)
			(conn UODATA7 UODATA7 <== MCB UODATA7)
		)
		(element UODONECAL 1
			(pin UODONECAL input)
			(conn UODONECAL UODONECAL <== MCB UODONECAL)
		)
		(element UOREFRSHFLAG 1
			(pin UOREFRSHFLAG input)
			(conn UOREFRSHFLAG UOREFRSHFLAG <== MCB UOREFRSHFLAG)
		)
		(element UOSDO 1
			(pin UOSDO input)
			(conn UOSDO UOSDO <== MCB UOSDO)
		)
		(element WE 1
			(pin WE input)
			(conn WE WE <== MCB WE)
		)
		(element MCB 1226 # BEL
			(pin ADDR0 output)
			(pin ADDR1 output)
			(pin ADDR2 output)
			(pin ADDR3 output)
			(pin ADDR4 output)
			(pin ADDR5 output)
			(pin ADDR6 output)
			(pin ADDR7 output)
			(pin ADDR8 output)
			(pin ADDR9 output)
			(pin ADDR10 output)
			(pin ADDR11 output)
			(pin ADDR12 output)
			(pin ADDR13 output)
			(pin ADDR14 output)
			(pin BA0 output)
			(pin BA1 output)
			(pin BA2 output)
			(pin CAS output)
			(pin CKE output)
			(pin DQIOWEN0 output)
			(pin DQI0 input)
			(pin DQI1 input)
			(pin DQI2 input)
			(pin DQI3 input)
			(pin DQI4 input)
			(pin DQI5 input)
			(pin DQI6 input)
			(pin DQI7 input)
			(pin DQI8 input)
			(pin DQI9 input)
			(pin DQI10 input)
			(pin DQI11 input)
			(pin DQI12 input)
			(pin DQI13 input)
			(pin DQI14 input)
			(pin DQI15 input)
			(pin DQON0 output)
			(pin DQON1 output)
			(pin DQON2 output)
			(pin DQON3 output)
			(pin DQON4 output)
			(pin DQON5 output)
			(pin DQON6 output)
			(pin DQON7 output)
			(pin DQON8 output)
			(pin DQON9 output)
			(pin DQON10 output)
			(pin DQON11 output)
			(pin DQON12 output)
			(pin DQON13 output)
			(pin DQON14 output)
			(pin DQON15 output)
			(pin DQOP0 output)
			(pin DQOP1 output)
			(pin DQOP2 output)
			(pin DQOP3 output)
			(pin DQOP4 output)
			(pin DQOP5 output)
			(pin DQOP6 output)
			(pin DQOP7 output)
			(pin DQOP8 output)
			(pin DQOP9 output)
			(pin DQOP10 output)
			(pin DQOP11 output)
			(pin DQOP12 output)
			(pin DQOP13 output)
			(pin DQOP14 output)
			(pin DQOP15 output)
			(pin DQSIOIN input)
			(pin DQSIOIP input)
			(pin DQSIOWEN90N output)
			(pin DQSIOWEN90P output)
			(pin IOIDRPADD output)
			(pin IOIDRPADDR0 output)
			(pin IOIDRPADDR1 output)
			(pin IOIDRPADDR2 output)
			(pin IOIDRPADDR3 output)
			(pin IOIDRPADDR4 output)
			(pin IOIDRPBROADCAST output)
			(pin IOIDRPCLK output)
			(pin IOIDRPCS output)
			(pin IOIDRPSDI input)
			(pin IOIDRPSDO output)
			(pin IOIDRPTRAIN output)
			(pin IOIDRPUPDATE output)
			(pin LDMN output)
			(pin LDMP output)
			(pin ODT output)
			(pin PLLCE0 input)
			(pin PLLCE1 input)
			(pin PLLCLK0 input)
			(pin PLLCLK1 input)
			(pin PLLLOCK input)
			(pin P0ARBEN input)
			(pin P0CMDBA0 input)
			(pin P0CMDBA1 input)
			(pin P0CMDBA2 input)
			(pin P0CMDBL0 input)
			(pin P0CMDBL1 input)
			(pin P0CMDBL2 input)
			(pin P0CMDBL3 input)
			(pin P0CMDBL4 input)
			(pin P0CMDBL5 input)
			(pin P0CMDCA0 input)
			(pin P0CMDCA1 input)
			(pin P0CMDCA2 input)
			(pin P0CMDCA3 input)
			(pin P0CMDCA4 input)
			(pin P0CMDCA5 input)
			(pin P0CMDCA6 input)
			(pin P0CMDCA7 input)
			(pin P0CMDCA8 input)
			(pin P0CMDCA9 input)
			(pin P0CMDCA10 input)
			(pin P0CMDCA11 input)
			(pin P0CMDCLK input)
			(pin P0CMDEMPTY output)
			(pin P0CMDEN input)
			(pin P0CMDFULL output)
			(pin P0CMDINSTR0 input)
			(pin P0CMDINSTR1 input)
			(pin P0CMDINSTR2 input)
			(pin P0CMDRA0 input)
			(pin P0CMDRA1 input)
			(pin P0CMDRA2 input)
			(pin P0CMDRA3 input)
			(pin P0CMDRA4 input)
			(pin P0CMDRA5 input)
			(pin P0CMDRA6 input)
			(pin P0CMDRA7 input)
			(pin P0CMDRA8 input)
			(pin P0CMDRA9 input)
			(pin P0CMDRA10 input)
			(pin P0CMDRA11 input)
			(pin P0CMDRA12 input)
			(pin P0CMDRA13 input)
			(pin P0CMDRA14 input)
			(pin P0RDCLK input)
			(pin P0RDCOUNT0 output)
			(pin P0RDCOUNT1 output)
			(pin P0RDCOUNT2 output)
			(pin P0RDCOUNT3 output)
			(pin P0RDCOUNT4 output)
			(pin P0RDCOUNT5 output)
			(pin P0RDCOUNT6 output)
			(pin P0RDDATA0 output)
			(pin P0RDDATA1 output)
			(pin P0RDDATA2 output)
			(pin P0RDDATA3 output)
			(pin P0RDDATA4 output)
			(pin P0RDDATA5 output)
			(pin P0RDDATA6 output)
			(pin P0RDDATA7 output)
			(pin P0RDDATA8 output)
			(pin P0RDDATA9 output)
			(pin P0RDDATA10 output)
			(pin P0RDDATA11 output)
			(pin P0RDDATA12 output)
			(pin P0RDDATA13 output)
			(pin P0RDDATA14 output)
			(pin P0RDDATA15 output)
			(pin P0RDDATA16 output)
			(pin P0RDDATA17 output)
			(pin P0RDDATA18 output)
			(pin P0RDDATA19 output)
			(pin P0RDDATA20 output)
			(pin P0RDDATA21 output)
			(pin P0RDDATA22 output)
			(pin P0RDDATA23 output)
			(pin P0RDDATA24 output)
			(pin P0RDDATA25 output)
			(pin P0RDDATA26 output)
			(pin P0RDDATA27 output)
			(pin P0RDDATA28 output)
			(pin P0RDDATA29 output)
			(pin P0RDDATA30 output)
			(pin P0RDDATA31 output)
			(pin P0RDEMPTY output)
			(pin P0RDEN input)
			(pin P0RDERROR output)
			(pin P0RDFULL output)
			(pin P0RDOVERFLOW output)
			(pin P0RTSTENB input)
			(pin P0RTSTMODEB0 input)
			(pin P0RTSTMODEB1 input)
			(pin P0RTSTMODEB2 input)
			(pin P0RTSTMODEB3 input)
			(pin P0RTSTPINENB input)
			(pin P0RTSTUDMP output)
			(pin P0RTSTUNDERRUN output)
			(pin P0RTSTWRDATA0 input)
			(pin P0RTSTWRDATA1 input)
			(pin P0RTSTWRDATA2 input)
			(pin P0RTSTWRDATA3 input)
			(pin P0RTSTWRDATA4 input)
			(pin P0RTSTWRDATA5 input)
			(pin P0RTSTWRDATA6 input)
			(pin P0RTSTWRDATA7 input)
			(pin P0RTSTWRDATA8 input)
			(pin P0RTSTWRDATA9 input)
			(pin P0RTSTWRDATA10 input)
			(pin P0RTSTWRDATA11 input)
			(pin P0RTSTWRDATA12 input)
			(pin P0RTSTWRDATA13 input)
			(pin P0RTSTWRDATA14 input)
			(pin P0RTSTWRDATA15 input)
			(pin P0RTSTWRDATA16 input)
			(pin P0RTSTWRDATA17 input)
			(pin P0RTSTWRDATA18 input)
			(pin P0RTSTWRDATA19 input)
			(pin P0RTSTWRDATA20 input)
			(pin P0RTSTWRDATA21 input)
			(pin P0RTSTWRDATA22 input)
			(pin P0RTSTWRDATA23 input)
			(pin P0RTSTWRDATA24 input)
			(pin P0RTSTWRDATA25 input)
			(pin P0RTSTWRDATA26 input)
			(pin P0RTSTWRDATA27 input)
			(pin P0RTSTWRDATA28 input)
			(pin P0RTSTWRDATA29 input)
			(pin P0RTSTWRDATA30 input)
			(pin P0RTSTWRDATA31 input)
			(pin P0RTSTWRMASK0 input)
			(pin P0RTSTWRMASK1 input)
			(pin P0RTSTWRMASK2 input)
			(pin P0RTSTWRMASK3 input)
			(pin P0RWRMASK0 input)
			(pin P0RWRMASK1 input)
			(pin P0RWRMASK2 input)
			(pin P0RWRMASK3 input)
			(pin P0WRCLK input)
			(pin P0WRCOUNT0 output)
			(pin P0WRCOUNT1 output)
			(pin P0WRCOUNT2 output)
			(pin P0WRCOUNT3 output)
			(pin P0WRCOUNT4 output)
			(pin P0WRCOUNT5 output)
			(pin P0WRCOUNT6 output)
			(pin P0WRDATA0 input)
			(pin P0WRDATA1 input)
			(pin P0WRDATA2 input)
			(pin P0WRDATA3 input)
			(pin P0WRDATA4 input)
			(pin P0WRDATA5 input)
			(pin P0WRDATA6 input)
			(pin P0WRDATA7 input)
			(pin P0WRDATA8 input)
			(pin P0WRDATA9 input)
			(pin P0WRDATA10 input)
			(pin P0WRDATA11 input)
			(pin P0WRDATA12 input)
			(pin P0WRDATA13 input)
			(pin P0WRDATA14 input)
			(pin P0WRDATA15 input)
			(pin P0WRDATA16 input)
			(pin P0WRDATA17 input)
			(pin P0WRDATA18 input)
			(pin P0WRDATA19 input)
			(pin P0WRDATA20 input)
			(pin P0WRDATA21 input)
			(pin P0WRDATA22 input)
			(pin P0WRDATA23 input)
			(pin P0WRDATA24 input)
			(pin P0WRDATA25 input)
			(pin P0WRDATA26 input)
			(pin P0WRDATA27 input)
			(pin P0WRDATA28 input)
			(pin P0WRDATA29 input)
			(pin P0WRDATA30 input)
			(pin P0WRDATA31 input)
			(pin P0WREMPTY output)
			(pin P0WREN input)
			(pin P0WRERROR output)
			(pin P0WRFULL output)
			(pin P0WRUNDERRUN output)
			(pin P0WTSTDATA0 output)
			(pin P0WTSTDATA1 output)
			(pin P0WTSTDATA2 output)
			(pin P0WTSTDATA3 output)
			(pin P0WTSTDATA4 output)
			(pin P0WTSTDATA5 output)
			(pin P0WTSTDATA6 output)
			(pin P0WTSTDATA7 output)
			(pin P0WTSTDATA8 output)
			(pin P0WTSTDATA9 output)
			(pin P0WTSTDATA10 output)
			(pin P0WTSTDATA11 output)
			(pin P0WTSTDATA12 output)
			(pin P0WTSTDATA13 output)
			(pin P0WTSTDATA14 output)
			(pin P0WTSTDATA15 output)
			(pin P0WTSTDATA16 output)
			(pin P0WTSTDATA17 output)
			(pin P0WTSTDATA18 output)
			(pin P0WTSTDATA19 output)
			(pin P0WTSTDATA20 output)
			(pin P0WTSTDATA21 output)
			(pin P0WTSTDATA22 output)
			(pin P0WTSTDATA23 output)
			(pin P0WTSTDATA24 output)
			(pin P0WTSTDATA25 output)
			(pin P0WTSTDATA26 output)
			(pin P0WTSTDATA27 output)
			(pin P0WTSTDATA28 output)
			(pin P0WTSTDATA29 output)
			(pin P0WTSTDATA30 output)
			(pin P0WTSTDATA31 output)
			(pin P0WTSTENB input)
			(pin P0WTSTLDMP output)
			(pin P0WTSTMODEB0 input)
			(pin P0WTSTMODEB1 input)
			(pin P0WTSTMODEB2 input)
			(pin P0WTSTMODEB3 input)
			(pin P0WTSTOVERFLOW output)
			(pin P0WTSTPINENB input)
			(pin P1ARBEN input)
			(pin P1CMDBA0 input)
			(pin P1CMDBA1 input)
			(pin P1CMDBA2 input)
			(pin P1CMDBL0 input)
			(pin P1CMDBL1 input)
			(pin P1CMDBL2 input)
			(pin P1CMDBL3 input)
			(pin P1CMDBL4 input)
			(pin P1CMDBL5 input)
			(pin P1CMDCA0 input)
			(pin P1CMDCA1 input)
			(pin P1CMDCA2 input)
			(pin P1CMDCA3 input)
			(pin P1CMDCA4 input)
			(pin P1CMDCA5 input)
			(pin P1CMDCA6 input)
			(pin P1CMDCA7 input)
			(pin P1CMDCA8 input)
			(pin P1CMDCA9 input)
			(pin P1CMDCA10 input)
			(pin P1CMDCA11 input)
			(pin P1CMDCLK input)
			(pin P1CMDEMPTY output)
			(pin P1CMDEN input)
			(pin P1CMDFULL output)
			(pin P1CMDINSTR0 input)
			(pin P1CMDINSTR1 input)
			(pin P1CMDINSTR2 input)
			(pin P1CMDRA0 input)
			(pin P1CMDRA1 input)
			(pin P1CMDRA2 input)
			(pin P1CMDRA3 input)
			(pin P1CMDRA4 input)
			(pin P1CMDRA5 input)
			(pin P1CMDRA6 input)
			(pin P1CMDRA7 input)
			(pin P1CMDRA8 input)
			(pin P1CMDRA9 input)
			(pin P1CMDRA10 input)
			(pin P1CMDRA11 input)
			(pin P1CMDRA12 input)
			(pin P1CMDRA13 input)
			(pin P1CMDRA14 input)
			(pin P1RDCLK input)
			(pin P1RDCOUNT0 output)
			(pin P1RDCOUNT1 output)
			(pin P1RDCOUNT2 output)
			(pin P1RDCOUNT3 output)
			(pin P1RDCOUNT4 output)
			(pin P1RDCOUNT5 output)
			(pin P1RDCOUNT6 output)
			(pin P1RDDATA0 output)
			(pin P1RDDATA1 output)
			(pin P1RDDATA2 output)
			(pin P1RDDATA3 output)
			(pin P1RDDATA4 output)
			(pin P1RDDATA5 output)
			(pin P1RDDATA6 output)
			(pin P1RDDATA7 output)
			(pin P1RDDATA8 output)
			(pin P1RDDATA9 output)
			(pin P1RDDATA10 output)
			(pin P1RDDATA11 output)
			(pin P1RDDATA12 output)
			(pin P1RDDATA13 output)
			(pin P1RDDATA14 output)
			(pin P1RDDATA15 output)
			(pin P1RDDATA16 output)
			(pin P1RDDATA17 output)
			(pin P1RDDATA18 output)
			(pin P1RDDATA19 output)
			(pin P1RDDATA20 output)
			(pin P1RDDATA21 output)
			(pin P1RDDATA22 output)
			(pin P1RDDATA23 output)
			(pin P1RDDATA24 output)
			(pin P1RDDATA25 output)
			(pin P1RDDATA26 output)
			(pin P1RDDATA27 output)
			(pin P1RDDATA28 output)
			(pin P1RDDATA29 output)
			(pin P1RDDATA30 output)
			(pin P1RDDATA31 output)
			(pin P1RDEMPTY output)
			(pin P1RDEN input)
			(pin P1RDERROR output)
			(pin P1RDFULL output)
			(pin P1RDOVERFLOW output)
			(pin P1RTSTENB input)
			(pin P1RTSTMODEB0 input)
			(pin P1RTSTMODEB1 input)
			(pin P1RTSTMODEB2 input)
			(pin P1RTSTMODEB3 input)
			(pin P1RTSTPINENB input)
			(pin P1RTSTUDMN output)
			(pin P1RTSTUNDERRUN output)
			(pin P1RTSTWRDATA0 input)
			(pin P1RTSTWRDATA1 input)
			(pin P1RTSTWRDATA2 input)
			(pin P1RTSTWRDATA3 input)
			(pin P1RTSTWRDATA4 input)
			(pin P1RTSTWRDATA5 input)
			(pin P1RTSTWRDATA6 input)
			(pin P1RTSTWRDATA7 input)
			(pin P1RTSTWRDATA8 input)
			(pin P1RTSTWRDATA9 input)
			(pin P1RTSTWRDATA10 input)
			(pin P1RTSTWRDATA11 input)
			(pin P1RTSTWRDATA12 input)
			(pin P1RTSTWRDATA13 input)
			(pin P1RTSTWRDATA14 input)
			(pin P1RTSTWRDATA15 input)
			(pin P1RTSTWRDATA16 input)
			(pin P1RTSTWRDATA17 input)
			(pin P1RTSTWRDATA18 input)
			(pin P1RTSTWRDATA19 input)
			(pin P1RTSTWRDATA20 input)
			(pin P1RTSTWRDATA21 input)
			(pin P1RTSTWRDATA22 input)
			(pin P1RTSTWRDATA23 input)
			(pin P1RTSTWRDATA24 input)
			(pin P1RTSTWRDATA25 input)
			(pin P1RTSTWRDATA26 input)
			(pin P1RTSTWRDATA27 input)
			(pin P1RTSTWRDATA28 input)
			(pin P1RTSTWRDATA29 input)
			(pin P1RTSTWRDATA30 input)
			(pin P1RTSTWRDATA31 input)
			(pin P1RTSTWRMASK0 input)
			(pin P1RTSTWRMASK1 input)
			(pin P1RTSTWRMASK2 input)
			(pin P1RTSTWRMASK3 input)
			(pin P1RWRMASK0 input)
			(pin P1RWRMASK1 input)
			(pin P1RWRMASK2 input)
			(pin P1RWRMASK3 input)
			(pin P1WRCLK input)
			(pin P1WRCOUNT0 output)
			(pin P1WRCOUNT1 output)
			(pin P1WRCOUNT2 output)
			(pin P1WRCOUNT3 output)
			(pin P1WRCOUNT4 output)
			(pin P1WRCOUNT5 output)
			(pin P1WRCOUNT6 output)
			(pin P1WRDATA0 input)
			(pin P1WRDATA1 input)
			(pin P1WRDATA2 input)
			(pin P1WRDATA3 input)
			(pin P1WRDATA4 input)
			(pin P1WRDATA5 input)
			(pin P1WRDATA6 input)
			(pin P1WRDATA7 input)
			(pin P1WRDATA8 input)
			(pin P1WRDATA9 input)
			(pin P1WRDATA10 input)
			(pin P1WRDATA11 input)
			(pin P1WRDATA12 input)
			(pin P1WRDATA13 input)
			(pin P1WRDATA14 input)
			(pin P1WRDATA15 input)
			(pin P1WRDATA16 input)
			(pin P1WRDATA17 input)
			(pin P1WRDATA18 input)
			(pin P1WRDATA19 input)
			(pin P1WRDATA20 input)
			(pin P1WRDATA21 input)
			(pin P1WRDATA22 input)
			(pin P1WRDATA23 input)
			(pin P1WRDATA24 input)
			(pin P1WRDATA25 input)
			(pin P1WRDATA26 input)
			(pin P1WRDATA27 input)
			(pin P1WRDATA28 input)
			(pin P1WRDATA29 input)
			(pin P1WRDATA30 input)
			(pin P1WRDATA31 input)
			(pin P1WREMPTY output)
			(pin P1WREN input)
			(pin P1WRERROR output)
			(pin P1WRFULL output)
			(pin P1WRUNDERRUN output)
			(pin P1WTSTDATA0 output)
			(pin P1WTSTDATA1 output)
			(pin P1WTSTDATA2 output)
			(pin P1WTSTDATA3 output)
			(pin P1WTSTDATA4 output)
			(pin P1WTSTDATA5 output)
			(pin P1WTSTDATA6 output)
			(pin P1WTSTDATA7 output)
			(pin P1WTSTDATA8 output)
			(pin P1WTSTDATA9 output)
			(pin P1WTSTDATA10 output)
			(pin P1WTSTDATA11 output)
			(pin P1WTSTDATA12 output)
			(pin P1WTSTDATA13 output)
			(pin P1WTSTDATA14 output)
			(pin P1WTSTDATA15 output)
			(pin P1WTSTDATA16 output)
			(pin P1WTSTDATA17 output)
			(pin P1WTSTDATA18 output)
			(pin P1WTSTDATA19 output)
			(pin P1WTSTDATA20 output)
			(pin P1WTSTDATA21 output)
			(pin P1WTSTDATA22 output)
			(pin P1WTSTDATA23 output)
			(pin P1WTSTDATA24 output)
			(pin P1WTSTDATA25 output)
			(pin P1WTSTDATA26 output)
			(pin P1WTSTDATA27 output)
			(pin P1WTSTDATA28 output)
			(pin P1WTSTDATA29 output)
			(pin P1WTSTDATA30 output)
			(pin P1WTSTDATA31 output)
			(pin P1WTSTENB input)
			(pin P1WTSTLDMN output)
			(pin P1WTSTMODEB0 input)
			(pin P1WTSTMODEB1 input)
			(pin P1WTSTMODEB2 input)
			(pin P1WTSTMODEB3 input)
			(pin P1WTSTOVERFLOW output)
			(pin P1WTSTPINENB input)
			(pin P2ARBEN input)
			(pin P2CLK input)
			(pin P2CMDBA0 input)
			(pin P2CMDBA1 input)
			(pin P2CMDBA2 input)
			(pin P2CMDBL0 input)
			(pin P2CMDBL1 input)
			(pin P2CMDBL2 input)
			(pin P2CMDBL3 input)
			(pin P2CMDBL4 input)
			(pin P2CMDBL5 input)
			(pin P2CMDCA0 input)
			(pin P2CMDCA1 input)
			(pin P2CMDCA2 input)
			(pin P2CMDCA3 input)
			(pin P2CMDCA4 input)
			(pin P2CMDCA5 input)
			(pin P2CMDCA6 input)
			(pin P2CMDCA7 input)
			(pin P2CMDCA8 input)
			(pin P2CMDCA9 input)
			(pin P2CMDCA10 input)
			(pin P2CMDCA11 input)
			(pin P2CMDCLK input)
			(pin P2CMDEMPTY output)
			(pin P2CMDEN input)
			(pin P2CMDFULL output)
			(pin P2CMDINSTR0 input)
			(pin P2CMDINSTR1 input)
			(pin P2CMDINSTR2 input)
			(pin P2CMDRA0 input)
			(pin P2CMDRA1 input)
			(pin P2CMDRA2 input)
			(pin P2CMDRA3 input)
			(pin P2CMDRA4 input)
			(pin P2CMDRA5 input)
			(pin P2CMDRA6 input)
			(pin P2CMDRA7 input)
			(pin P2CMDRA8 input)
			(pin P2CMDRA9 input)
			(pin P2CMDRA10 input)
			(pin P2CMDRA11 input)
			(pin P2CMDRA12 input)
			(pin P2CMDRA13 input)
			(pin P2CMDRA14 input)
			(pin P2COUNT0 output)
			(pin P2COUNT1 output)
			(pin P2COUNT2 output)
			(pin P2COUNT3 output)
			(pin P2COUNT4 output)
			(pin P2COUNT5 output)
			(pin P2COUNT6 output)
			(pin P2EMPTY output)
			(pin P2EN input)
			(pin P2ERROR output)
			(pin P2FULL output)
			(pin P2RDDATA0 output)
			(pin P2RDDATA1 output)
			(pin P2RDDATA2 output)
			(pin P2RDDATA3 output)
			(pin P2RDDATA4 output)
			(pin P2RDDATA5 output)
			(pin P2RDDATA6 output)
			(pin P2RDDATA7 output)
			(pin P2RDDATA8 output)
			(pin P2RDDATA9 output)
			(pin P2RDDATA10 output)
			(pin P2RDDATA11 output)
			(pin P2RDDATA12 output)
			(pin P2RDDATA13 output)
			(pin P2RDDATA14 output)
			(pin P2RDDATA15 output)
			(pin P2RDDATA16 output)
			(pin P2RDDATA17 output)
			(pin P2RDDATA18 output)
			(pin P2RDDATA19 output)
			(pin P2RDDATA20 output)
			(pin P2RDDATA21 output)
			(pin P2RDDATA22 output)
			(pin P2RDDATA23 output)
			(pin P2RDDATA24 output)
			(pin P2RDDATA25 output)
			(pin P2RDDATA26 output)
			(pin P2RDDATA27 output)
			(pin P2RDDATA28 output)
			(pin P2RDDATA29 output)
			(pin P2RDDATA30 output)
			(pin P2RDDATA31 output)
			(pin P2RDOVERFLOW output)
			(pin P2TSTENB input)
			(pin P2TSTMODEB0 input)
			(pin P2TSTMODEB1 input)
			(pin P2TSTMODEB2 input)
			(pin P2TSTMODEB3 input)
			(pin P2TSTPINENB input)
			(pin P2TSTUDMP output)
			(pin P2WRDATA0 input)
			(pin P2WRDATA1 input)
			(pin P2WRDATA2 input)
			(pin P2WRDATA3 input)
			(pin P2WRDATA4 input)
			(pin P2WRDATA5 input)
			(pin P2WRDATA6 input)
			(pin P2WRDATA7 input)
			(pin P2WRDATA8 input)
			(pin P2WRDATA9 input)
			(pin P2WRDATA10 input)
			(pin P2WRDATA11 input)
			(pin P2WRDATA12 input)
			(pin P2WRDATA13 input)
			(pin P2WRDATA14 input)
			(pin P2WRDATA15 input)
			(pin P2WRDATA16 input)
			(pin P2WRDATA17 input)
			(pin P2WRDATA18 input)
			(pin P2WRDATA19 input)
			(pin P2WRDATA20 input)
			(pin P2WRDATA21 input)
			(pin P2WRDATA22 input)
			(pin P2WRDATA23 input)
			(pin P2WRDATA24 input)
			(pin P2WRDATA25 input)
			(pin P2WRDATA26 input)
			(pin P2WRDATA27 input)
			(pin P2WRDATA28 input)
			(pin P2WRDATA29 input)
			(pin P2WRDATA30 input)
			(pin P2WRDATA31 input)
			(pin P2WRMASK0 input)
			(pin P2WRMASK1 input)
			(pin P2WRMASK2 input)
			(pin P2WRMASK3 input)
			(pin P2WRUNDERRUN output)
			(pin P3ARBEN input)
			(pin P3CLK input)
			(pin P3CMDBA0 input)
			(pin P3CMDBA1 input)
			(pin P3CMDBA2 input)
			(pin P3CMDBL0 input)
			(pin P3CMDBL1 input)
			(pin P3CMDBL2 input)
			(pin P3CMDBL3 input)
			(pin P3CMDBL4 input)
			(pin P3CMDBL5 input)
			(pin P3CMDCA0 input)
			(pin P3CMDCA1 input)
			(pin P3CMDCA2 input)
			(pin P3CMDCA3 input)
			(pin P3CMDCA4 input)
			(pin P3CMDCA5 input)
			(pin P3CMDCA6 input)
			(pin P3CMDCA7 input)
			(pin P3CMDCA8 input)
			(pin P3CMDCA9 input)
			(pin P3CMDCA10 input)
			(pin P3CMDCA11 input)
			(pin P3CMDCLK input)
			(pin P3CMDEMPTY output)
			(pin P3CMDEN input)
			(pin P3CMDFULL output)
			(pin P3CMDINSTR0 input)
			(pin P3CMDINSTR1 input)
			(pin P3CMDINSTR2 input)
			(pin P3CMDRA0 input)
			(pin P3CMDRA1 input)
			(pin P3CMDRA2 input)
			(pin P3CMDRA3 input)
			(pin P3CMDRA4 input)
			(pin P3CMDRA5 input)
			(pin P3CMDRA6 input)
			(pin P3CMDRA7 input)
			(pin P3CMDRA8 input)
			(pin P3CMDRA9 input)
			(pin P3CMDRA10 input)
			(pin P3CMDRA11 input)
			(pin P3CMDRA12 input)
			(pin P3CMDRA13 input)
			(pin P3CMDRA14 input)
			(pin P3COUNT0 output)
			(pin P3COUNT1 output)
			(pin P3COUNT2 output)
			(pin P3COUNT3 output)
			(pin P3COUNT4 output)
			(pin P3COUNT5 output)
			(pin P3COUNT6 output)
			(pin P3EMPTY output)
			(pin P3EN input)
			(pin P3ERROR output)
			(pin P3FULL output)
			(pin P3RDDATA0 output)
			(pin P3RDDATA1 output)
			(pin P3RDDATA2 output)
			(pin P3RDDATA3 output)
			(pin P3RDDATA4 output)
			(pin P3RDDATA5 output)
			(pin P3RDDATA6 output)
			(pin P3RDDATA7 output)
			(pin P3RDDATA8 output)
			(pin P3RDDATA9 output)
			(pin P3RDDATA10 output)
			(pin P3RDDATA11 output)
			(pin P3RDDATA12 output)
			(pin P3RDDATA13 output)
			(pin P3RDDATA14 output)
			(pin P3RDDATA15 output)
			(pin P3RDDATA16 output)
			(pin P3RDDATA17 output)
			(pin P3RDDATA18 output)
			(pin P3RDDATA19 output)
			(pin P3RDDATA20 output)
			(pin P3RDDATA21 output)
			(pin P3RDDATA22 output)
			(pin P3RDDATA23 output)
			(pin P3RDDATA24 output)
			(pin P3RDDATA25 output)
			(pin P3RDDATA26 output)
			(pin P3RDDATA27 output)
			(pin P3RDDATA28 output)
			(pin P3RDDATA29 output)
			(pin P3RDDATA30 output)
			(pin P3RDDATA31 output)
			(pin P3RDOVERFLOW output)
			(pin P3TSTENB input)
			(pin P3TSTLDMP output)
			(pin P3TSTMODEB0 input)
			(pin P3TSTMODEB1 input)
			(pin P3TSTMODEB2 input)
			(pin P3TSTMODEB3 input)
			(pin P3TSTPINENB input)
			(pin P3WRDATA0 input)
			(pin P3WRDATA1 input)
			(pin P3WRDATA2 input)
			(pin P3WRDATA3 input)
			(pin P3WRDATA4 input)
			(pin P3WRDATA5 input)
			(pin P3WRDATA6 input)
			(pin P3WRDATA7 input)
			(pin P3WRDATA8 input)
			(pin P3WRDATA9 input)
			(pin P3WRDATA10 input)
			(pin P3WRDATA11 input)
			(pin P3WRDATA12 input)
			(pin P3WRDATA13 input)
			(pin P3WRDATA14 input)
			(pin P3WRDATA15 input)
			(pin P3WRDATA16 input)
			(pin P3WRDATA17 input)
			(pin P3WRDATA18 input)
			(pin P3WRDATA19 input)
			(pin P3WRDATA20 input)
			(pin P3WRDATA21 input)
			(pin P3WRDATA22 input)
			(pin P3WRDATA23 input)
			(pin P3WRDATA24 input)
			(pin P3WRDATA25 input)
			(pin P3WRDATA26 input)
			(pin P3WRDATA27 input)
			(pin P3WRDATA28 input)
			(pin P3WRDATA29 input)
			(pin P3WRDATA30 input)
			(pin P3WRDATA31 input)
			(pin P3WRMASK0 input)
			(pin P3WRMASK1 input)
			(pin P3WRMASK2 input)
			(pin P3WRMASK3 input)
			(pin P3WRUNDERRUN output)
			(pin P4ARBEN input)
			(pin P4CLK input)
			(pin P4CMDBA0 input)
			(pin P4CMDBA1 input)
			(pin P4CMDBA2 input)
			(pin P4CMDBL0 input)
			(pin P4CMDBL1 input)
			(pin P4CMDBL2 input)
			(pin P4CMDBL3 input)
			(pin P4CMDBL4 input)
			(pin P4CMDBL5 input)
			(pin P4CMDCA0 input)
			(pin P4CMDCA1 input)
			(pin P4CMDCA2 input)
			(pin P4CMDCA3 input)
			(pin P4CMDCA4 input)
			(pin P4CMDCA5 input)
			(pin P4CMDCA6 input)
			(pin P4CMDCA7 input)
			(pin P4CMDCA8 input)
			(pin P4CMDCA9 input)
			(pin P4CMDCA10 input)
			(pin P4CMDCA11 input)
			(pin P4CMDCLK input)
			(pin P4CMDEMPTY output)
			(pin P4CMDEN input)
			(pin P4CMDFULL output)
			(pin P4CMDINSTR0 input)
			(pin P4CMDINSTR1 input)
			(pin P4CMDINSTR2 input)
			(pin P4CMDRA0 input)
			(pin P4CMDRA1 input)
			(pin P4CMDRA2 input)
			(pin P4CMDRA3 input)
			(pin P4CMDRA4 input)
			(pin P4CMDRA5 input)
			(pin P4CMDRA6 input)
			(pin P4CMDRA7 input)
			(pin P4CMDRA8 input)
			(pin P4CMDRA9 input)
			(pin P4CMDRA10 input)
			(pin P4CMDRA11 input)
			(pin P4CMDRA12 input)
			(pin P4CMDRA13 input)
			(pin P4CMDRA14 input)
			(pin P4COUNT0 output)
			(pin P4COUNT1 output)
			(pin P4COUNT2 output)
			(pin P4COUNT3 output)
			(pin P4COUNT4 output)
			(pin P4COUNT5 output)
			(pin P4COUNT6 output)
			(pin P4EMPTY output)
			(pin P4EN input)
			(pin P4ERROR output)
			(pin P4FULL output)
			(pin P4RDDATA0 output)
			(pin P4RDDATA1 output)
			(pin P4RDDATA2 output)
			(pin P4RDDATA3 output)
			(pin P4RDDATA4 output)
			(pin P4RDDATA5 output)
			(pin P4RDDATA6 output)
			(pin P4RDDATA7 output)
			(pin P4RDDATA8 output)
			(pin P4RDDATA9 output)
			(pin P4RDDATA10 output)
			(pin P4RDDATA11 output)
			(pin P4RDDATA12 output)
			(pin P4RDDATA13 output)
			(pin P4RDDATA14 output)
			(pin P4RDDATA15 output)
			(pin P4RDDATA16 output)
			(pin P4RDDATA17 output)
			(pin P4RDDATA18 output)
			(pin P4RDDATA19 output)
			(pin P4RDDATA20 output)
			(pin P4RDDATA21 output)
			(pin P4RDDATA22 output)
			(pin P4RDDATA23 output)
			(pin P4RDDATA24 output)
			(pin P4RDDATA25 output)
			(pin P4RDDATA26 output)
			(pin P4RDDATA27 output)
			(pin P4RDDATA28 output)
			(pin P4RDDATA29 output)
			(pin P4RDDATA30 output)
			(pin P4RDDATA31 output)
			(pin P4RDOVERFLOW output)
			(pin P4TSTENB input)
			(pin P4TSTMODEB0 input)
			(pin P4TSTMODEB1 input)
			(pin P4TSTMODEB2 input)
			(pin P4TSTMODEB3 input)
			(pin P4TSTPINENB input)
			(pin P4TSTUDMN output)
			(pin P4WRDATA0 input)
			(pin P4WRDATA1 input)
			(pin P4WRDATA2 input)
			(pin P4WRDATA3 input)
			(pin P4WRDATA4 input)
			(pin P4WRDATA5 input)
			(pin P4WRDATA6 input)
			(pin P4WRDATA7 input)
			(pin P4WRDATA8 input)
			(pin P4WRDATA9 input)
			(pin P4WRDATA10 input)
			(pin P4WRDATA11 input)
			(pin P4WRDATA12 input)
			(pin P4WRDATA13 input)
			(pin P4WRDATA14 input)
			(pin P4WRDATA15 input)
			(pin P4WRDATA16 input)
			(pin P4WRDATA17 input)
			(pin P4WRDATA18 input)
			(pin P4WRDATA19 input)
			(pin P4WRDATA20 input)
			(pin P4WRDATA21 input)
			(pin P4WRDATA22 input)
			(pin P4WRDATA23 input)
			(pin P4WRDATA24 input)
			(pin P4WRDATA25 input)
			(pin P4WRDATA26 input)
			(pin P4WRDATA27 input)
			(pin P4WRDATA28 input)
			(pin P4WRDATA29 input)
			(pin P4WRDATA30 input)
			(pin P4WRDATA31 input)
			(pin P4WRMASK0 input)
			(pin P4WRMASK1 input)
			(pin P4WRMASK2 input)
			(pin P4WRMASK3 input)
			(pin P4WRUNDERRUN output)
			(pin P5ARBEN input)
			(pin P5CLK input)
			(pin P5CMDBA0 input)
			(pin P5CMDBA1 input)
			(pin P5CMDBA2 input)
			(pin P5CMDBL0 input)
			(pin P5CMDBL1 input)
			(pin P5CMDBL2 input)
			(pin P5CMDBL3 input)
			(pin P5CMDBL4 input)
			(pin P5CMDBL5 input)
			(pin P5CMDCA0 input)
			(pin P5CMDCA1 input)
			(pin P5CMDCA2 input)
			(pin P5CMDCA3 input)
			(pin P5CMDCA4 input)
			(pin P5CMDCA5 input)
			(pin P5CMDCA6 input)
			(pin P5CMDCA7 input)
			(pin P5CMDCA8 input)
			(pin P5CMDCA9 input)
			(pin P5CMDCA10 input)
			(pin P5CMDCA11 input)
			(pin P5CMDCLK input)
			(pin P5CMDEMPTY output)
			(pin P5CMDEN input)
			(pin P5CMDFULL output)
			(pin P5CMDINSTR0 input)
			(pin P5CMDINSTR1 input)
			(pin P5CMDINSTR2 input)
			(pin P5CMDRA0 input)
			(pin P5CMDRA1 input)
			(pin P5CMDRA2 input)
			(pin P5CMDRA3 input)
			(pin P5CMDRA4 input)
			(pin P5CMDRA5 input)
			(pin P5CMDRA6 input)
			(pin P5CMDRA7 input)
			(pin P5CMDRA8 input)
			(pin P5CMDRA9 input)
			(pin P5CMDRA10 input)
			(pin P5CMDRA11 input)
			(pin P5CMDRA12 input)
			(pin P5CMDRA13 input)
			(pin P5CMDRA14 input)
			(pin P5COUNT0 output)
			(pin P5COUNT1 output)
			(pin P5COUNT2 output)
			(pin P5COUNT3 output)
			(pin P5COUNT4 output)
			(pin P5COUNT5 output)
			(pin P5COUNT6 output)
			(pin P5EMPTY output)
			(pin P5EN input)
			(pin P5ERROR output)
			(pin P5FULL output)
			(pin P5RDDATA0 output)
			(pin P5RDDATA1 output)
			(pin P5RDDATA2 output)
			(pin P5RDDATA3 output)
			(pin P5RDDATA4 output)
			(pin P5RDDATA5 output)
			(pin P5RDDATA6 output)
			(pin P5RDDATA7 output)
			(pin P5RDDATA8 output)
			(pin P5RDDATA9 output)
			(pin P5RDDATA10 output)
			(pin P5RDDATA11 output)
			(pin P5RDDATA12 output)
			(pin P5RDDATA13 output)
			(pin P5RDDATA14 output)
			(pin P5RDDATA15 output)
			(pin P5RDDATA16 output)
			(pin P5RDDATA17 output)
			(pin P5RDDATA18 output)
			(pin P5RDDATA19 output)
			(pin P5RDDATA20 output)
			(pin P5RDDATA21 output)
			(pin P5RDDATA22 output)
			(pin P5RDDATA23 output)
			(pin P5RDDATA24 output)
			(pin P5RDDATA25 output)
			(pin P5RDDATA26 output)
			(pin P5RDDATA27 output)
			(pin P5RDDATA28 output)
			(pin P5RDDATA29 output)
			(pin P5RDDATA30 output)
			(pin P5RDDATA31 output)
			(pin P5RDOVERFLOW output)
			(pin P5TSTENB input)
			(pin P5TSTLDMN output)
			(pin P5TSTMODEB0 input)
			(pin P5TSTMODEB1 input)
			(pin P5TSTMODEB2 input)
			(pin P5TSTMODEB3 input)
			(pin P5TSTPINENB input)
			(pin P5WRDATA0 input)
			(pin P5WRDATA1 input)
			(pin P5WRDATA2 input)
			(pin P5WRDATA3 input)
			(pin P5WRDATA4 input)
			(pin P5WRDATA5 input)
			(pin P5WRDATA6 input)
			(pin P5WRDATA7 input)
			(pin P5WRDATA8 input)
			(pin P5WRDATA9 input)
			(pin P5WRDATA10 input)
			(pin P5WRDATA11 input)
			(pin P5WRDATA12 input)
			(pin P5WRDATA13 input)
			(pin P5WRDATA14 input)
			(pin P5WRDATA15 input)
			(pin P5WRDATA16 input)
			(pin P5WRDATA17 input)
			(pin P5WRDATA18 input)
			(pin P5WRDATA19 input)
			(pin P5WRDATA20 input)
			(pin P5WRDATA21 input)
			(pin P5WRDATA22 input)
			(pin P5WRDATA23 input)
			(pin P5WRDATA24 input)
			(pin P5WRDATA25 input)
			(pin P5WRDATA26 input)
			(pin P5WRDATA27 input)
			(pin P5WRDATA28 input)
			(pin P5WRDATA29 input)
			(pin P5WRDATA30 input)
			(pin P5WRDATA31 input)
			(pin P5WRMASK0 input)
			(pin P5WRMASK1 input)
			(pin P5WRMASK2 input)
			(pin P5WRMASK3 input)
			(pin P5WRUNDERRUN output)
			(pin RAS output)
			(pin RECAL input)
			(pin RST output)
			(pin SELFREFRESHENTER input)
			(pin SELFREFRESHMODE output)
			(pin STATUS0 output)
			(pin STATUS1 output)
			(pin STATUS2 output)
			(pin STATUS3 output)
			(pin STATUS4 output)
			(pin STATUS5 output)
			(pin STATUS6 output)
			(pin STATUS7 output)
			(pin STATUS8 output)
			(pin STATUS9 output)
			(pin STATUS10 output)
			(pin STATUS11 output)
			(pin STATUS12 output)
			(pin STATUS13 output)
			(pin STATUS14 output)
			(pin STATUS15 output)
			(pin STATUS16 output)
			(pin STATUS17 output)
			(pin STATUS18 output)
			(pin STATUS19 output)
			(pin STATUS20 output)
			(pin STATUS21 output)
			(pin STATUS22 output)
			(pin STATUS23 output)
			(pin STATUS24 output)
			(pin STATUS25 output)
			(pin STATUS26 output)
			(pin STATUS27 output)
			(pin STATUS28 output)
			(pin STATUS29 output)
			(pin STATUS30 output)
			(pin STATUS31 output)
			(pin SYSRST input)
			(pin TSTCMDOUT0 output)
			(pin TSTCMDOUT1 output)
			(pin TSTCMDOUT2 output)
			(pin TSTCMDOUT3 output)
			(pin TSTCMDOUT4 output)
			(pin TSTCMDOUT5 output)
			(pin TSTCMDOUT6 output)
			(pin TSTCMDOUT7 output)
			(pin TSTCMDOUT8 output)
			(pin TSTCMDOUT9 output)
			(pin TSTCMDOUT10 output)
			(pin TSTCMDOUT11 output)
			(pin TSTCMDOUT12 output)
			(pin TSTCMDOUT13 output)
			(pin TSTCMDOUT14 output)
			(pin TSTCMDOUT15 output)
			(pin TSTCMDOUT16 output)
			(pin TSTCMDOUT17 output)
			(pin TSTCMDOUT18 output)
			(pin TSTCMDOUT19 output)
			(pin TSTCMDOUT20 output)
			(pin TSTCMDOUT21 output)
			(pin TSTCMDOUT22 output)
			(pin TSTCMDOUT23 output)
			(pin TSTCMDOUT24 output)
			(pin TSTCMDOUT25 output)
			(pin TSTCMDOUT26 output)
			(pin TSTCMDOUT27 output)
			(pin TSTCMDOUT28 output)
			(pin TSTCMDOUT29 output)
			(pin TSTCMDOUT30 output)
			(pin TSTCMDOUT31 output)
			(pin TSTCMDOUT32 output)
			(pin TSTCMDOUT33 output)
			(pin TSTCMDOUT34 output)
			(pin TSTCMDOUT35 output)
			(pin TSTCMDOUT36 output)
			(pin TSTCMDOUT37 output)
			(pin TSTCMDOUT38 output)
			(pin TSTCMDTESTENB input)
			(pin TSTINB0 input)
			(pin TSTINB1 input)
			(pin TSTINB2 input)
			(pin TSTINB3 input)
			(pin TSTINB4 input)
			(pin TSTINB5 input)
			(pin TSTINB6 input)
			(pin TSTINB7 input)
			(pin TSTINB8 input)
			(pin TSTINB9 input)
			(pin TSTINB10 input)
			(pin TSTINB11 input)
			(pin TSTINB12 input)
			(pin TSTINB13 input)
			(pin TSTINB14 input)
			(pin TSTINB15 input)
			(pin TSTSCANCLK input)
			(pin TSTSCANENB input)
			(pin TSTSCANIN input)
			(pin TSTSCANMODE input)
			(pin TSTSCANOUT output)
			(pin TSTSCANRST input)
			(pin TSTSCANSET input)
			(pin TSTSEL0 input)
			(pin TSTSEL1 input)
			(pin TSTSEL2 input)
			(pin TSTSEL3 input)
			(pin TSTSEL4 input)
			(pin TSTSEL5 input)
			(pin TSTSEL6 input)
			(pin TSTSEL7 input)
			(pin UDMN output)
			(pin UDMP output)
			(pin UDQSIOIN input)
			(pin UDQSIOIP input)
			(pin UIADD input)
			(pin UIADDR0 input)
			(pin UIADDR1 input)
			(pin UIADDR2 input)
			(pin UIADDR3 input)
			(pin UIADDR4 input)
			(pin UIBROADCAST input)
			(pin UICLK input)
			(pin UICMD input)
			(pin UICMDEN input)
			(pin UICMDIN input)
			(pin UICS input)
			(pin UIDONECAL input)
			(pin UIDQCOUNT0 input)
			(pin UIDQCOUNT1 input)
			(pin UIDQCOUNT2 input)
			(pin UIDQCOUNT3 input)
			(pin UIDQLOWERDEC input)
			(pin UIDQLOWERINC input)
			(pin UIDQUPPERDEC input)
			(pin UIDQUPPERINC input)
			(pin UIDRPUPDATE input)
			(pin UILDQSDEC input)
			(pin UILDQSINC input)
			(pin UIREAD input)
			(pin UISDI input)
			(pin UIUDQSDEC input)
			(pin UIUDQSINC input)
			(pin UOCALSTART output)
			(pin UOCMDREADYIN output)
			(pin UODATAVALID output)
			(pin UODATA0 output)
			(pin UODATA1 output)
			(pin UODATA2 output)
			(pin UODATA3 output)
			(pin UODATA4 output)
			(pin UODATA5 output)
			(pin UODATA6 output)
			(pin UODATA7 output)
			(pin UODONECAL output)
			(pin UOREFRSHFLAG output)
			(pin UOSDO output)
			(pin WE output)
			(conn MCB ADDR0 ==> ADDR0 ADDR0)
			(conn MCB ADDR1 ==> ADDR1 ADDR1)
			(conn MCB ADDR2 ==> ADDR2 ADDR2)
			(conn MCB ADDR3 ==> ADDR3 ADDR3)
			(conn MCB ADDR4 ==> ADDR4 ADDR4)
			(conn MCB ADDR5 ==> ADDR5 ADDR5)
			(conn MCB ADDR6 ==> ADDR6 ADDR6)
			(conn MCB ADDR7 ==> ADDR7 ADDR7)
			(conn MCB ADDR8 ==> ADDR8 ADDR8)
			(conn MCB ADDR9 ==> ADDR9 ADDR9)
			(conn MCB ADDR10 ==> ADDR10 ADDR10)
			(conn MCB ADDR11 ==> ADDR11 ADDR11)
			(conn MCB ADDR12 ==> ADDR12 ADDR12)
			(conn MCB ADDR13 ==> ADDR13 ADDR13)
			(conn MCB ADDR14 ==> ADDR14 ADDR14)
			(conn MCB BA0 ==> BA0 BA0)
			(conn MCB BA1 ==> BA1 BA1)
			(conn MCB BA2 ==> BA2 BA2)
			(conn MCB CAS ==> CAS CAS)
			(conn MCB CKE ==> CKE CKE)
			(conn MCB DQIOWEN0 ==> DQIOWEN0 DQIOWEN0)
			(conn MCB DQON0 ==> DQON0 DQON0)
			(conn MCB DQON1 ==> DQON1 DQON1)
			(conn MCB DQON2 ==> DQON2 DQON2)
			(conn MCB DQON3 ==> DQON3 DQON3)
			(conn MCB DQON4 ==> DQON4 DQON4)
			(conn MCB DQON5 ==> DQON5 DQON5)
			(conn MCB DQON6 ==> DQON6 DQON6)
			(conn MCB DQON7 ==> DQON7 DQON7)
			(conn MCB DQON8 ==> DQON8 DQON8)
			(conn MCB DQON9 ==> DQON9 DQON9)
			(conn MCB DQON10 ==> DQON10 DQON10)
			(conn MCB DQON11 ==> DQON11 DQON11)
			(conn MCB DQON12 ==> DQON12 DQON12)
			(conn MCB DQON13 ==> DQON13 DQON13)
			(conn MCB DQON14 ==> DQON14 DQON14)
			(conn MCB DQON15 ==> DQON15 DQON15)
			(conn MCB DQOP0 ==> DQOP0 DQOP0)
			(conn MCB DQOP1 ==> DQOP1 DQOP1)
			(conn MCB DQOP2 ==> DQOP2 DQOP2)
			(conn MCB DQOP3 ==> DQOP3 DQOP3)
			(conn MCB DQOP4 ==> DQOP4 DQOP4)
			(conn MCB DQOP5 ==> DQOP5 DQOP5)
			(conn MCB DQOP6 ==> DQOP6 DQOP6)
			(conn MCB DQOP7 ==> DQOP7 DQOP7)
			(conn MCB DQOP8 ==> DQOP8 DQOP8)
			(conn MCB DQOP9 ==> DQOP9 DQOP9)
			(conn MCB DQOP10 ==> DQOP10 DQOP10)
			(conn MCB DQOP11 ==> DQOP11 DQOP11)
			(conn MCB DQOP12 ==> DQOP12 DQOP12)
			(conn MCB DQOP13 ==> DQOP13 DQOP13)
			(conn MCB DQOP14 ==> DQOP14 DQOP14)
			(conn MCB DQOP15 ==> DQOP15 DQOP15)
			(conn MCB DQSIOWEN90N ==> DQSIOWEN90N DQSIOWEN90N)
			(conn MCB DQSIOWEN90P ==> DQSIOWEN90P DQSIOWEN90P)
			(conn MCB IOIDRPADD ==> IOIDRPADD IOIDRPADD)
			(conn MCB IOIDRPADDR0 ==> IOIDRPADDR0 IOIDRPADDR0)
			(conn MCB IOIDRPADDR1 ==> IOIDRPADDR1 IOIDRPADDR1)
			(conn MCB IOIDRPADDR2 ==> IOIDRPADDR2 IOIDRPADDR2)
			(conn MCB IOIDRPADDR3 ==> IOIDRPADDR3 IOIDRPADDR3)
			(conn MCB IOIDRPADDR4 ==> IOIDRPADDR4 IOIDRPADDR4)
			(conn MCB IOIDRPBROADCAST ==> IOIDRPBROADCAST IOIDRPBROADCAST)
			(conn MCB IOIDRPCLK ==> IOIDRPCLK IOIDRPCLK)
			(conn MCB IOIDRPCS ==> IOIDRPCS IOIDRPCS)
			(conn MCB IOIDRPSDO ==> IOIDRPSDO IOIDRPSDO)
			(conn MCB IOIDRPTRAIN ==> IOIDRPTRAIN IOIDRPTRAIN)
			(conn MCB IOIDRPUPDATE ==> IOIDRPUPDATE IOIDRPUPDATE)
			(conn MCB LDMN ==> LDMN LDMN)
			(conn MCB LDMP ==> LDMP LDMP)
			(conn MCB ODT ==> ODT ODT)
			(conn MCB P0CMDEMPTY ==> P0CMDEMPTY P0CMDEMPTY)
			(conn MCB P0CMDFULL ==> P0CMDFULL P0CMDFULL)
			(conn MCB P0RDCOUNT0 ==> P0RDCOUNT0 P0RDCOUNT0)
			(conn MCB P0RDCOUNT1 ==> P0RDCOUNT1 P0RDCOUNT1)
			(conn MCB P0RDCOUNT2 ==> P0RDCOUNT2 P0RDCOUNT2)
			(conn MCB P0RDCOUNT3 ==> P0RDCOUNT3 P0RDCOUNT3)
			(conn MCB P0RDCOUNT4 ==> P0RDCOUNT4 P0RDCOUNT4)
			(conn MCB P0RDCOUNT5 ==> P0RDCOUNT5 P0RDCOUNT5)
			(conn MCB P0RDCOUNT6 ==> P0RDCOUNT6 P0RDCOUNT6)
			(conn MCB P0RDDATA0 ==> P0RDDATA0 P0RDDATA0)
			(conn MCB P0RDDATA1 ==> P0RDDATA1 P0RDDATA1)
			(conn MCB P0RDDATA2 ==> P0RDDATA2 P0RDDATA2)
			(conn MCB P0RDDATA3 ==> P0RDDATA3 P0RDDATA3)
			(conn MCB P0RDDATA4 ==> P0RDDATA4 P0RDDATA4)
			(conn MCB P0RDDATA5 ==> P0RDDATA5 P0RDDATA5)
			(conn MCB P0RDDATA6 ==> P0RDDATA6 P0RDDATA6)
			(conn MCB P0RDDATA7 ==> P0RDDATA7 P0RDDATA7)
			(conn MCB P0RDDATA8 ==> P0RDDATA8 P0RDDATA8)
			(conn MCB P0RDDATA9 ==> P0RDDATA9 P0RDDATA9)
			(conn MCB P0RDDATA10 ==> P0RDDATA10 P0RDDATA10)
			(conn MCB P0RDDATA11 ==> P0RDDATA11 P0RDDATA11)
			(conn MCB P0RDDATA12 ==> P0RDDATA12 P0RDDATA12)
			(conn MCB P0RDDATA13 ==> P0RDDATA13 P0RDDATA13)
			(conn MCB P0RDDATA14 ==> P0RDDATA14 P0RDDATA14)
			(conn MCB P0RDDATA15 ==> P0RDDATA15 P0RDDATA15)
			(conn MCB P0RDDATA16 ==> P0RDDATA16 P0RDDATA16)
			(conn MCB P0RDDATA17 ==> P0RDDATA17 P0RDDATA17)
			(conn MCB P0RDDATA18 ==> P0RDDATA18 P0RDDATA18)
			(conn MCB P0RDDATA19 ==> P0RDDATA19 P0RDDATA19)
			(conn MCB P0RDDATA20 ==> P0RDDATA20 P0RDDATA20)
			(conn MCB P0RDDATA21 ==> P0RDDATA21 P0RDDATA21)
			(conn MCB P0RDDATA22 ==> P0RDDATA22 P0RDDATA22)
			(conn MCB P0RDDATA23 ==> P0RDDATA23 P0RDDATA23)
			(conn MCB P0RDDATA24 ==> P0RDDATA24 P0RDDATA24)
			(conn MCB P0RDDATA25 ==> P0RDDATA25 P0RDDATA25)
			(conn MCB P0RDDATA26 ==> P0RDDATA26 P0RDDATA26)
			(conn MCB P0RDDATA27 ==> P0RDDATA27 P0RDDATA27)
			(conn MCB P0RDDATA28 ==> P0RDDATA28 P0RDDATA28)
			(conn MCB P0RDDATA29 ==> P0RDDATA29 P0RDDATA29)
			(conn MCB P0RDDATA30 ==> P0RDDATA30 P0RDDATA30)
			(conn MCB P0RDDATA31 ==> P0RDDATA31 P0RDDATA31)
			(conn MCB P0RDEMPTY ==> P0RDEMPTY P0RDEMPTY)
			(conn MCB P0RDERROR ==> P0RDERROR P0RDERROR)
			(conn MCB P0RDFULL ==> P0RDFULL P0RDFULL)
			(conn MCB P0RDOVERFLOW ==> P0RDOVERFLOW P0RDOVERFLOW)
			(conn MCB P0RTSTUDMP ==> P0RTSTUDMP P0RTSTUDMP)
			(conn MCB P0RTSTUNDERRUN ==> P0RTSTUNDERRUN P0RTSTUNDERRUN)
			(conn MCB P0WRCOUNT0 ==> P0WRCOUNT0 P0WRCOUNT0)
			(conn MCB P0WRCOUNT1 ==> P0WRCOUNT1 P0WRCOUNT1)
			(conn MCB P0WRCOUNT2 ==> P0WRCOUNT2 P0WRCOUNT2)
			(conn MCB P0WRCOUNT3 ==> P0WRCOUNT3 P0WRCOUNT3)
			(conn MCB P0WRCOUNT4 ==> P0WRCOUNT4 P0WRCOUNT4)
			(conn MCB P0WRCOUNT5 ==> P0WRCOUNT5 P0WRCOUNT5)
			(conn MCB P0WRCOUNT6 ==> P0WRCOUNT6 P0WRCOUNT6)
			(conn MCB P0WREMPTY ==> P0WREMPTY P0WREMPTY)
			(conn MCB P0WRERROR ==> P0WRERROR P0WRERROR)
			(conn MCB P0WRFULL ==> P0WRFULL P0WRFULL)
			(conn MCB P0WRUNDERRUN ==> P0WRUNDERRUN P0WRUNDERRUN)
			(conn MCB P0WTSTDATA0 ==> P0WTSTDATA0 P0WTSTDATA0)
			(conn MCB P0WTSTDATA1 ==> P0WTSTDATA1 P0WTSTDATA1)
			(conn MCB P0WTSTDATA2 ==> P0WTSTDATA2 P0WTSTDATA2)
			(conn MCB P0WTSTDATA3 ==> P0WTSTDATA3 P0WTSTDATA3)
			(conn MCB P0WTSTDATA4 ==> P0WTSTDATA4 P0WTSTDATA4)
			(conn MCB P0WTSTDATA5 ==> P0WTSTDATA5 P0WTSTDATA5)
			(conn MCB P0WTSTDATA6 ==> P0WTSTDATA6 P0WTSTDATA6)
			(conn MCB P0WTSTDATA7 ==> P0WTSTDATA7 P0WTSTDATA7)
			(conn MCB P0WTSTDATA8 ==> P0WTSTDATA8 P0WTSTDATA8)
			(conn MCB P0WTSTDATA9 ==> P0WTSTDATA9 P0WTSTDATA9)
			(conn MCB P0WTSTDATA10 ==> P0WTSTDATA10 P0WTSTDATA10)
			(conn MCB P0WTSTDATA11 ==> P0WTSTDATA11 P0WTSTDATA11)
			(conn MCB P0WTSTDATA12 ==> P0WTSTDATA12 P0WTSTDATA12)
			(conn MCB P0WTSTDATA13 ==> P0WTSTDATA13 P0WTSTDATA13)
			(conn MCB P0WTSTDATA14 ==> P0WTSTDATA14 P0WTSTDATA14)
			(conn MCB P0WTSTDATA15 ==> P0WTSTDATA15 P0WTSTDATA15)
			(conn MCB P0WTSTDATA16 ==> P0WTSTDATA16 P0WTSTDATA16)
			(conn MCB P0WTSTDATA17 ==> P0WTSTDATA17 P0WTSTDATA17)
			(conn MCB P0WTSTDATA18 ==> P0WTSTDATA18 P0WTSTDATA18)
			(conn MCB P0WTSTDATA19 ==> P0WTSTDATA19 P0WTSTDATA19)
			(conn MCB P0WTSTDATA20 ==> P0WTSTDATA20 P0WTSTDATA20)
			(conn MCB P0WTSTDATA21 ==> P0WTSTDATA21 P0WTSTDATA21)
			(conn MCB P0WTSTDATA22 ==> P0WTSTDATA22 P0WTSTDATA22)
			(conn MCB P0WTSTDATA23 ==> P0WTSTDATA23 P0WTSTDATA23)
			(conn MCB P0WTSTDATA24 ==> P0WTSTDATA24 P0WTSTDATA24)
			(conn MCB P0WTSTDATA25 ==> P0WTSTDATA25 P0WTSTDATA25)
			(conn MCB P0WTSTDATA26 ==> P0WTSTDATA26 P0WTSTDATA26)
			(conn MCB P0WTSTDATA27 ==> P0WTSTDATA27 P0WTSTDATA27)
			(conn MCB P0WTSTDATA28 ==> P0WTSTDATA28 P0WTSTDATA28)
			(conn MCB P0WTSTDATA29 ==> P0WTSTDATA29 P0WTSTDATA29)
			(conn MCB P0WTSTDATA30 ==> P0WTSTDATA30 P0WTSTDATA30)
			(conn MCB P0WTSTDATA31 ==> P0WTSTDATA31 P0WTSTDATA31)
			(conn MCB P0WTSTLDMP ==> P0WTSTLDMP P0WTSTLDMP)
			(conn MCB P0WTSTOVERFLOW ==> P0WTSTOVERFLOW P0WTSTOVERFLOW)
			(conn MCB P1CMDEMPTY ==> P1CMDEMPTY P1CMDEMPTY)
			(conn MCB P1CMDFULL ==> P1CMDFULL P1CMDFULL)
			(conn MCB P1RDCOUNT0 ==> P1RDCOUNT0 P1RDCOUNT0)
			(conn MCB P1RDCOUNT1 ==> P1RDCOUNT1 P1RDCOUNT1)
			(conn MCB P1RDCOUNT2 ==> P1RDCOUNT2 P1RDCOUNT2)
			(conn MCB P1RDCOUNT3 ==> P1RDCOUNT3 P1RDCOUNT3)
			(conn MCB P1RDCOUNT4 ==> P1RDCOUNT4 P1RDCOUNT4)
			(conn MCB P1RDCOUNT5 ==> P1RDCOUNT5 P1RDCOUNT5)
			(conn MCB P1RDCOUNT6 ==> P1RDCOUNT6 P1RDCOUNT6)
			(conn MCB P1RDDATA0 ==> P1RDDATA0 P1RDDATA0)
			(conn MCB P1RDDATA1 ==> P1RDDATA1 P1RDDATA1)
			(conn MCB P1RDDATA2 ==> P1RDDATA2 P1RDDATA2)
			(conn MCB P1RDDATA3 ==> P1RDDATA3 P1RDDATA3)
			(conn MCB P1RDDATA4 ==> P1RDDATA4 P1RDDATA4)
			(conn MCB P1RDDATA5 ==> P1RDDATA5 P1RDDATA5)
			(conn MCB P1RDDATA6 ==> P1RDDATA6 P1RDDATA6)
			(conn MCB P1RDDATA7 ==> P1RDDATA7 P1RDDATA7)
			(conn MCB P1RDDATA8 ==> P1RDDATA8 P1RDDATA8)
			(conn MCB P1RDDATA9 ==> P1RDDATA9 P1RDDATA9)
			(conn MCB P1RDDATA10 ==> P1RDDATA10 P1RDDATA10)
			(conn MCB P1RDDATA11 ==> P1RDDATA11 P1RDDATA11)
			(conn MCB P1RDDATA12 ==> P1RDDATA12 P1RDDATA12)
			(conn MCB P1RDDATA13 ==> P1RDDATA13 P1RDDATA13)
			(conn MCB P1RDDATA14 ==> P1RDDATA14 P1RDDATA14)
			(conn MCB P1RDDATA15 ==> P1RDDATA15 P1RDDATA15)
			(conn MCB P1RDDATA16 ==> P1RDDATA16 P1RDDATA16)
			(conn MCB P1RDDATA17 ==> P1RDDATA17 P1RDDATA17)
			(conn MCB P1RDDATA18 ==> P1RDDATA18 P1RDDATA18)
			(conn MCB P1RDDATA19 ==> P1RDDATA19 P1RDDATA19)
			(conn MCB P1RDDATA20 ==> P1RDDATA20 P1RDDATA20)
			(conn MCB P1RDDATA21 ==> P1RDDATA21 P1RDDATA21)
			(conn MCB P1RDDATA22 ==> P1RDDATA22 P1RDDATA22)
			(conn MCB P1RDDATA23 ==> P1RDDATA23 P1RDDATA23)
			(conn MCB P1RDDATA24 ==> P1RDDATA24 P1RDDATA24)
			(conn MCB P1RDDATA25 ==> P1RDDATA25 P1RDDATA25)
			(conn MCB P1RDDATA26 ==> P1RDDATA26 P1RDDATA26)
			(conn MCB P1RDDATA27 ==> P1RDDATA27 P1RDDATA27)
			(conn MCB P1RDDATA28 ==> P1RDDATA28 P1RDDATA28)
			(conn MCB P1RDDATA29 ==> P1RDDATA29 P1RDDATA29)
			(conn MCB P1RDDATA30 ==> P1RDDATA30 P1RDDATA30)
			(conn MCB P1RDDATA31 ==> P1RDDATA31 P1RDDATA31)
			(conn MCB P1RDEMPTY ==> P1RDEMPTY P1RDEMPTY)
			(conn MCB P1RDERROR ==> P1RDERROR P1RDERROR)
			(conn MCB P1RDFULL ==> P1RDFULL P1RDFULL)
			(conn MCB P1RDOVERFLOW ==> P1RDOVERFLOW P1RDOVERFLOW)
			(conn MCB P1RTSTUDMN ==> P1RTSTUDMN P1RTSTUDMN)
			(conn MCB P1RTSTUNDERRUN ==> P1RTSTUNDERRUN P1RTSTUNDERRUN)
			(conn MCB P1WRCOUNT0 ==> P1WRCOUNT0 P1WRCOUNT0)
			(conn MCB P1WRCOUNT1 ==> P1WRCOUNT1 P1WRCOUNT1)
			(conn MCB P1WRCOUNT2 ==> P1WRCOUNT2 P1WRCOUNT2)
			(conn MCB P1WRCOUNT3 ==> P1WRCOUNT3 P1WRCOUNT3)
			(conn MCB P1WRCOUNT4 ==> P1WRCOUNT4 P1WRCOUNT4)
			(conn MCB P1WRCOUNT5 ==> P1WRCOUNT5 P1WRCOUNT5)
			(conn MCB P1WRCOUNT6 ==> P1WRCOUNT6 P1WRCOUNT6)
			(conn MCB P1WREMPTY ==> P1WREMPTY P1WREMPTY)
			(conn MCB P1WRERROR ==> P1WRERROR P1WRERROR)
			(conn MCB P1WRFULL ==> P1WRFULL P1WRFULL)
			(conn MCB P1WRUNDERRUN ==> P1WRUNDERRUN P1WRUNDERRUN)
			(conn MCB P1WTSTDATA0 ==> P1WTSTDATA0 P1WTSTDATA0)
			(conn MCB P1WTSTDATA1 ==> P1WTSTDATA1 P1WTSTDATA1)
			(conn MCB P1WTSTDATA2 ==> P1WTSTDATA2 P1WTSTDATA2)
			(conn MCB P1WTSTDATA3 ==> P1WTSTDATA3 P1WTSTDATA3)
			(conn MCB P1WTSTDATA4 ==> P1WTSTDATA4 P1WTSTDATA4)
			(conn MCB P1WTSTDATA5 ==> P1WTSTDATA5 P1WTSTDATA5)
			(conn MCB P1WTSTDATA6 ==> P1WTSTDATA6 P1WTSTDATA6)
			(conn MCB P1WTSTDATA7 ==> P1WTSTDATA7 P1WTSTDATA7)
			(conn MCB P1WTSTDATA8 ==> P1WTSTDATA8 P1WTSTDATA8)
			(conn MCB P1WTSTDATA9 ==> P1WTSTDATA9 P1WTSTDATA9)
			(conn MCB P1WTSTDATA10 ==> P1WTSTDATA10 P1WTSTDATA10)
			(conn MCB P1WTSTDATA11 ==> P1WTSTDATA11 P1WTSTDATA11)
			(conn MCB P1WTSTDATA12 ==> P1WTSTDATA12 P1WTSTDATA12)
			(conn MCB P1WTSTDATA13 ==> P1WTSTDATA13 P1WTSTDATA13)
			(conn MCB P1WTSTDATA14 ==> P1WTSTDATA14 P1WTSTDATA14)
			(conn MCB P1WTSTDATA15 ==> P1WTSTDATA15 P1WTSTDATA15)
			(conn MCB P1WTSTDATA16 ==> P1WTSTDATA16 P1WTSTDATA16)
			(conn MCB P1WTSTDATA17 ==> P1WTSTDATA17 P1WTSTDATA17)
			(conn MCB P1WTSTDATA18 ==> P1WTSTDATA18 P1WTSTDATA18)
			(conn MCB P1WTSTDATA19 ==> P1WTSTDATA19 P1WTSTDATA19)
			(conn MCB P1WTSTDATA20 ==> P1WTSTDATA20 P1WTSTDATA20)
			(conn MCB P1WTSTDATA21 ==> P1WTSTDATA21 P1WTSTDATA21)
			(conn MCB P1WTSTDATA22 ==> P1WTSTDATA22 P1WTSTDATA22)
			(conn MCB P1WTSTDATA23 ==> P1WTSTDATA23 P1WTSTDATA23)
			(conn MCB P1WTSTDATA24 ==> P1WTSTDATA24 P1WTSTDATA24)
			(conn MCB P1WTSTDATA25 ==> P1WTSTDATA25 P1WTSTDATA25)
			(conn MCB P1WTSTDATA26 ==> P1WTSTDATA26 P1WTSTDATA26)
			(conn MCB P1WTSTDATA27 ==> P1WTSTDATA27 P1WTSTDATA27)
			(conn MCB P1WTSTDATA28 ==> P1WTSTDATA28 P1WTSTDATA28)
			(conn MCB P1WTSTDATA29 ==> P1WTSTDATA29 P1WTSTDATA29)
			(conn MCB P1WTSTDATA30 ==> P1WTSTDATA30 P1WTSTDATA30)
			(conn MCB P1WTSTDATA31 ==> P1WTSTDATA31 P1WTSTDATA31)
			(conn MCB P1WTSTLDMN ==> P1WTSTLDMN P1WTSTLDMN)
			(conn MCB P1WTSTOVERFLOW ==> P1WTSTOVERFLOW P1WTSTOVERFLOW)
			(conn MCB P2CMDEMPTY ==> P2CMDEMPTY P2CMDEMPTY)
			(conn MCB P2CMDFULL ==> P2CMDFULL P2CMDFULL)
			(conn MCB P2COUNT0 ==> P2COUNT0 P2COUNT0)
			(conn MCB P2COUNT1 ==> P2COUNT1 P2COUNT1)
			(conn MCB P2COUNT2 ==> P2COUNT2 P2COUNT2)
			(conn MCB P2COUNT3 ==> P2COUNT3 P2COUNT3)
			(conn MCB P2COUNT4 ==> P2COUNT4 P2COUNT4)
			(conn MCB P2COUNT5 ==> P2COUNT5 P2COUNT5)
			(conn MCB P2COUNT6 ==> P2COUNT6 P2COUNT6)
			(conn MCB P2EMPTY ==> P2EMPTY P2EMPTY)
			(conn MCB P2ERROR ==> P2ERROR P2ERROR)
			(conn MCB P2FULL ==> P2FULL P2FULL)
			(conn MCB P2RDDATA0 ==> P2RDDATA0 P2RDDATA0)
			(conn MCB P2RDDATA1 ==> P2RDDATA1 P2RDDATA1)
			(conn MCB P2RDDATA2 ==> P2RDDATA2 P2RDDATA2)
			(conn MCB P2RDDATA3 ==> P2RDDATA3 P2RDDATA3)
			(conn MCB P2RDDATA4 ==> P2RDDATA4 P2RDDATA4)
			(conn MCB P2RDDATA5 ==> P2RDDATA5 P2RDDATA5)
			(conn MCB P2RDDATA6 ==> P2RDDATA6 P2RDDATA6)
			(conn MCB P2RDDATA7 ==> P2RDDATA7 P2RDDATA7)
			(conn MCB P2RDDATA8 ==> P2RDDATA8 P2RDDATA8)
			(conn MCB P2RDDATA9 ==> P2RDDATA9 P2RDDATA9)
			(conn MCB P2RDDATA10 ==> P2RDDATA10 P2RDDATA10)
			(conn MCB P2RDDATA11 ==> P2RDDATA11 P2RDDATA11)
			(conn MCB P2RDDATA12 ==> P2RDDATA12 P2RDDATA12)
			(conn MCB P2RDDATA13 ==> P2RDDATA13 P2RDDATA13)
			(conn MCB P2RDDATA14 ==> P2RDDATA14 P2RDDATA14)
			(conn MCB P2RDDATA15 ==> P2RDDATA15 P2RDDATA15)
			(conn MCB P2RDDATA16 ==> P2RDDATA16 P2RDDATA16)
			(conn MCB P2RDDATA17 ==> P2RDDATA17 P2RDDATA17)
			(conn MCB P2RDDATA18 ==> P2RDDATA18 P2RDDATA18)
			(conn MCB P2RDDATA19 ==> P2RDDATA19 P2RDDATA19)
			(conn MCB P2RDDATA20 ==> P2RDDATA20 P2RDDATA20)
			(conn MCB P2RDDATA21 ==> P2RDDATA21 P2RDDATA21)
			(conn MCB P2RDDATA22 ==> P2RDDATA22 P2RDDATA22)
			(conn MCB P2RDDATA23 ==> P2RDDATA23 P2RDDATA23)
			(conn MCB P2RDDATA24 ==> P2RDDATA24 P2RDDATA24)
			(conn MCB P2RDDATA25 ==> P2RDDATA25 P2RDDATA25)
			(conn MCB P2RDDATA26 ==> P2RDDATA26 P2RDDATA26)
			(conn MCB P2RDDATA27 ==> P2RDDATA27 P2RDDATA27)
			(conn MCB P2RDDATA28 ==> P2RDDATA28 P2RDDATA28)
			(conn MCB P2RDDATA29 ==> P2RDDATA29 P2RDDATA29)
			(conn MCB P2RDDATA30 ==> P2RDDATA30 P2RDDATA30)
			(conn MCB P2RDDATA31 ==> P2RDDATA31 P2RDDATA31)
			(conn MCB P2RDOVERFLOW ==> P2RDOVERFLOW P2RDOVERFLOW)
			(conn MCB P2TSTUDMP ==> P2TSTUDMP P2TSTUDMP)
			(conn MCB P2WRUNDERRUN ==> P2WRUNDERRUN P2WRUNDERRUN)
			(conn MCB P3CMDEMPTY ==> P3CMDEMPTY P3CMDEMPTY)
			(conn MCB P3CMDFULL ==> P3CMDFULL P3CMDFULL)
			(conn MCB P3COUNT0 ==> P3COUNT0 P3COUNT0)
			(conn MCB P3COUNT1 ==> P3COUNT1 P3COUNT1)
			(conn MCB P3COUNT2 ==> P3COUNT2 P3COUNT2)
			(conn MCB P3COUNT3 ==> P3COUNT3 P3COUNT3)
			(conn MCB P3COUNT4 ==> P3COUNT4 P3COUNT4)
			(conn MCB P3COUNT5 ==> P3COUNT5 P3COUNT5)
			(conn MCB P3COUNT6 ==> P3COUNT6 P3COUNT6)
			(conn MCB P3EMPTY ==> P3EMPTY P3EMPTY)
			(conn MCB P3ERROR ==> P3ERROR P3ERROR)
			(conn MCB P3FULL ==> P3FULL P3FULL)
			(conn MCB P3RDDATA0 ==> P3RDDATA0 P3RDDATA0)
			(conn MCB P3RDDATA1 ==> P3RDDATA1 P3RDDATA1)
			(conn MCB P3RDDATA2 ==> P3RDDATA2 P3RDDATA2)
			(conn MCB P3RDDATA3 ==> P3RDDATA3 P3RDDATA3)
			(conn MCB P3RDDATA4 ==> P3RDDATA4 P3RDDATA4)
			(conn MCB P3RDDATA5 ==> P3RDDATA5 P3RDDATA5)
			(conn MCB P3RDDATA6 ==> P3RDDATA6 P3RDDATA6)
			(conn MCB P3RDDATA7 ==> P3RDDATA7 P3RDDATA7)
			(conn MCB P3RDDATA8 ==> P3RDDATA8 P3RDDATA8)
			(conn MCB P3RDDATA9 ==> P3RDDATA9 P3RDDATA9)
			(conn MCB P3RDDATA10 ==> P3RDDATA10 P3RDDATA10)
			(conn MCB P3RDDATA11 ==> P3RDDATA11 P3RDDATA11)
			(conn MCB P3RDDATA12 ==> P3RDDATA12 P3RDDATA12)
			(conn MCB P3RDDATA13 ==> P3RDDATA13 P3RDDATA13)
			(conn MCB P3RDDATA14 ==> P3RDDATA14 P3RDDATA14)
			(conn MCB P3RDDATA15 ==> P3RDDATA15 P3RDDATA15)
			(conn MCB P3RDDATA16 ==> P3RDDATA16 P3RDDATA16)
			(conn MCB P3RDDATA17 ==> P3RDDATA17 P3RDDATA17)
			(conn MCB P3RDDATA18 ==> P3RDDATA18 P3RDDATA18)
			(conn MCB P3RDDATA19 ==> P3RDDATA19 P3RDDATA19)
			(conn MCB P3RDDATA20 ==> P3RDDATA20 P3RDDATA20)
			(conn MCB P3RDDATA21 ==> P3RDDATA21 P3RDDATA21)
			(conn MCB P3RDDATA22 ==> P3RDDATA22 P3RDDATA22)
			(conn MCB P3RDDATA23 ==> P3RDDATA23 P3RDDATA23)
			(conn MCB P3RDDATA24 ==> P3RDDATA24 P3RDDATA24)
			(conn MCB P3RDDATA25 ==> P3RDDATA25 P3RDDATA25)
			(conn MCB P3RDDATA26 ==> P3RDDATA26 P3RDDATA26)
			(conn MCB P3RDDATA27 ==> P3RDDATA27 P3RDDATA27)
			(conn MCB P3RDDATA28 ==> P3RDDATA28 P3RDDATA28)
			(conn MCB P3RDDATA29 ==> P3RDDATA29 P3RDDATA29)
			(conn MCB P3RDDATA30 ==> P3RDDATA30 P3RDDATA30)
			(conn MCB P3RDDATA31 ==> P3RDDATA31 P3RDDATA31)
			(conn MCB P3RDOVERFLOW ==> P3RDOVERFLOW P3RDOVERFLOW)
			(conn MCB P3TSTLDMP ==> P3TSTLDMP P3TSTLDMP)
			(conn MCB P3WRUNDERRUN ==> P3WRUNDERRUN P3WRUNDERRUN)
			(conn MCB P4CMDEMPTY ==> P4CMDEMPTY P4CMDEMPTY)
			(conn MCB P4CMDFULL ==> P4CMDFULL P4CMDFULL)
			(conn MCB P4COUNT0 ==> P4COUNT0 P4COUNT0)
			(conn MCB P4COUNT1 ==> P4COUNT1 P4COUNT1)
			(conn MCB P4COUNT2 ==> P4COUNT2 P4COUNT2)
			(conn MCB P4COUNT3 ==> P4COUNT3 P4COUNT3)
			(conn MCB P4COUNT4 ==> P4COUNT4 P4COUNT4)
			(conn MCB P4COUNT5 ==> P4COUNT5 P4COUNT5)
			(conn MCB P4COUNT6 ==> P4COUNT6 P4COUNT6)
			(conn MCB P4EMPTY ==> P4EMPTY P4EMPTY)
			(conn MCB P4ERROR ==> P4ERROR P4ERROR)
			(conn MCB P4FULL ==> P4FULL P4FULL)
			(conn MCB P4RDDATA0 ==> P4RDDATA0 P4RDDATA0)
			(conn MCB P4RDDATA1 ==> P4RDDATA1 P4RDDATA1)
			(conn MCB P4RDDATA2 ==> P4RDDATA2 P4RDDATA2)
			(conn MCB P4RDDATA3 ==> P4RDDATA3 P4RDDATA3)
			(conn MCB P4RDDATA4 ==> P4RDDATA4 P4RDDATA4)
			(conn MCB P4RDDATA5 ==> P4RDDATA5 P4RDDATA5)
			(conn MCB P4RDDATA6 ==> P4RDDATA6 P4RDDATA6)
			(conn MCB P4RDDATA7 ==> P4RDDATA7 P4RDDATA7)
			(conn MCB P4RDDATA8 ==> P4RDDATA8 P4RDDATA8)
			(conn MCB P4RDDATA9 ==> P4RDDATA9 P4RDDATA9)
			(conn MCB P4RDDATA10 ==> P4RDDATA10 P4RDDATA10)
			(conn MCB P4RDDATA11 ==> P4RDDATA11 P4RDDATA11)
			(conn MCB P4RDDATA12 ==> P4RDDATA12 P4RDDATA12)
			(conn MCB P4RDDATA13 ==> P4RDDATA13 P4RDDATA13)
			(conn MCB P4RDDATA14 ==> P4RDDATA14 P4RDDATA14)
			(conn MCB P4RDDATA15 ==> P4RDDATA15 P4RDDATA15)
			(conn MCB P4RDDATA16 ==> P4RDDATA16 P4RDDATA16)
			(conn MCB P4RDDATA17 ==> P4RDDATA17 P4RDDATA17)
			(conn MCB P4RDDATA18 ==> P4RDDATA18 P4RDDATA18)
			(conn MCB P4RDDATA19 ==> P4RDDATA19 P4RDDATA19)
			(conn MCB P4RDDATA20 ==> P4RDDATA20 P4RDDATA20)
			(conn MCB P4RDDATA21 ==> P4RDDATA21 P4RDDATA21)
			(conn MCB P4RDDATA22 ==> P4RDDATA22 P4RDDATA22)
			(conn MCB P4RDDATA23 ==> P4RDDATA23 P4RDDATA23)
			(conn MCB P4RDDATA24 ==> P4RDDATA24 P4RDDATA24)
			(conn MCB P4RDDATA25 ==> P4RDDATA25 P4RDDATA25)
			(conn MCB P4RDDATA26 ==> P4RDDATA26 P4RDDATA26)
			(conn MCB P4RDDATA27 ==> P4RDDATA27 P4RDDATA27)
			(conn MCB P4RDDATA28 ==> P4RDDATA28 P4RDDATA28)
			(conn MCB P4RDDATA29 ==> P4RDDATA29 P4RDDATA29)
			(conn MCB P4RDDATA30 ==> P4RDDATA30 P4RDDATA30)
			(conn MCB P4RDDATA31 ==> P4RDDATA31 P4RDDATA31)
			(conn MCB P4RDOVERFLOW ==> P4RDOVERFLOW P4RDOVERFLOW)
			(conn MCB P4TSTUDMN ==> P4TSTUDMN P4TSTUDMN)
			(conn MCB P4WRUNDERRUN ==> P4WRUNDERRUN P4WRUNDERRUN)
			(conn MCB P5CMDEMPTY ==> P5CMDEMPTY P5CMDEMPTY)
			(conn MCB P5CMDFULL ==> P5CMDFULL P5CMDFULL)
			(conn MCB P5COUNT0 ==> P5COUNT0 P5COUNT0)
			(conn MCB P5COUNT1 ==> P5COUNT1 P5COUNT1)
			(conn MCB P5COUNT2 ==> P5COUNT2 P5COUNT2)
			(conn MCB P5COUNT3 ==> P5COUNT3 P5COUNT3)
			(conn MCB P5COUNT4 ==> P5COUNT4 P5COUNT4)
			(conn MCB P5COUNT5 ==> P5COUNT5 P5COUNT5)
			(conn MCB P5COUNT6 ==> P5COUNT6 P5COUNT6)
			(conn MCB P5EMPTY ==> P5EMPTY P5EMPTY)
			(conn MCB P5ERROR ==> P5ERROR P5ERROR)
			(conn MCB P5FULL ==> P5FULL P5FULL)
			(conn MCB P5RDDATA0 ==> P5RDDATA0 P5RDDATA0)
			(conn MCB P5RDDATA1 ==> P5RDDATA1 P5RDDATA1)
			(conn MCB P5RDDATA2 ==> P5RDDATA2 P5RDDATA2)
			(conn MCB P5RDDATA3 ==> P5RDDATA3 P5RDDATA3)
			(conn MCB P5RDDATA4 ==> P5RDDATA4 P5RDDATA4)
			(conn MCB P5RDDATA5 ==> P5RDDATA5 P5RDDATA5)
			(conn MCB P5RDDATA6 ==> P5RDDATA6 P5RDDATA6)
			(conn MCB P5RDDATA7 ==> P5RDDATA7 P5RDDATA7)
			(conn MCB P5RDDATA8 ==> P5RDDATA8 P5RDDATA8)
			(conn MCB P5RDDATA9 ==> P5RDDATA9 P5RDDATA9)
			(conn MCB P5RDDATA10 ==> P5RDDATA10 P5RDDATA10)
			(conn MCB P5RDDATA11 ==> P5RDDATA11 P5RDDATA11)
			(conn MCB P5RDDATA12 ==> P5RDDATA12 P5RDDATA12)
			(conn MCB P5RDDATA13 ==> P5RDDATA13 P5RDDATA13)
			(conn MCB P5RDDATA14 ==> P5RDDATA14 P5RDDATA14)
			(conn MCB P5RDDATA15 ==> P5RDDATA15 P5RDDATA15)
			(conn MCB P5RDDATA16 ==> P5RDDATA16 P5RDDATA16)
			(conn MCB P5RDDATA17 ==> P5RDDATA17 P5RDDATA17)
			(conn MCB P5RDDATA18 ==> P5RDDATA18 P5RDDATA18)
			(conn MCB P5RDDATA19 ==> P5RDDATA19 P5RDDATA19)
			(conn MCB P5RDDATA20 ==> P5RDDATA20 P5RDDATA20)
			(conn MCB P5RDDATA21 ==> P5RDDATA21 P5RDDATA21)
			(conn MCB P5RDDATA22 ==> P5RDDATA22 P5RDDATA22)
			(conn MCB P5RDDATA23 ==> P5RDDATA23 P5RDDATA23)
			(conn MCB P5RDDATA24 ==> P5RDDATA24 P5RDDATA24)
			(conn MCB P5RDDATA25 ==> P5RDDATA25 P5RDDATA25)
			(conn MCB P5RDDATA26 ==> P5RDDATA26 P5RDDATA26)
			(conn MCB P5RDDATA27 ==> P5RDDATA27 P5RDDATA27)
			(conn MCB P5RDDATA28 ==> P5RDDATA28 P5RDDATA28)
			(conn MCB P5RDDATA29 ==> P5RDDATA29 P5RDDATA29)
			(conn MCB P5RDDATA30 ==> P5RDDATA30 P5RDDATA30)
			(conn MCB P5RDDATA31 ==> P5RDDATA31 P5RDDATA31)
			(conn MCB P5RDOVERFLOW ==> P5RDOVERFLOW P5RDOVERFLOW)
			(conn MCB P5TSTLDMN ==> P5TSTLDMN P5TSTLDMN)
			(conn MCB P5WRUNDERRUN ==> P5WRUNDERRUN P5WRUNDERRUN)
			(conn MCB RAS ==> RAS RAS)
			(conn MCB RST ==> RST RST)
			(conn MCB SELFREFRESHMODE ==> SELFREFRESHMODE SELFREFRESHMODE)
			(conn MCB STATUS0 ==> STATUS0 STATUS0)
			(conn MCB STATUS1 ==> STATUS1 STATUS1)
			(conn MCB STATUS2 ==> STATUS2 STATUS2)
			(conn MCB STATUS3 ==> STATUS3 STATUS3)
			(conn MCB STATUS4 ==> STATUS4 STATUS4)
			(conn MCB STATUS5 ==> STATUS5 STATUS5)
			(conn MCB STATUS6 ==> STATUS6 STATUS6)
			(conn MCB STATUS7 ==> STATUS7 STATUS7)
			(conn MCB STATUS8 ==> STATUS8 STATUS8)
			(conn MCB STATUS9 ==> STATUS9 STATUS9)
			(conn MCB STATUS10 ==> STATUS10 STATUS10)
			(conn MCB STATUS11 ==> STATUS11 STATUS11)
			(conn MCB STATUS12 ==> STATUS12 STATUS12)
			(conn MCB STATUS13 ==> STATUS13 STATUS13)
			(conn MCB STATUS14 ==> STATUS14 STATUS14)
			(conn MCB STATUS15 ==> STATUS15 STATUS15)
			(conn MCB STATUS16 ==> STATUS16 STATUS16)
			(conn MCB STATUS17 ==> STATUS17 STATUS17)
			(conn MCB STATUS18 ==> STATUS18 STATUS18)
			(conn MCB STATUS19 ==> STATUS19 STATUS19)
			(conn MCB STATUS20 ==> STATUS20 STATUS20)
			(conn MCB STATUS21 ==> STATUS21 STATUS21)
			(conn MCB STATUS22 ==> STATUS22 STATUS22)
			(conn MCB STATUS23 ==> STATUS23 STATUS23)
			(conn MCB STATUS24 ==> STATUS24 STATUS24)
			(conn MCB STATUS25 ==> STATUS25 STATUS25)
			(conn MCB STATUS26 ==> STATUS26 STATUS26)
			(conn MCB STATUS27 ==> STATUS27 STATUS27)
			(conn MCB STATUS28 ==> STATUS28 STATUS28)
			(conn MCB STATUS29 ==> STATUS29 STATUS29)
			(conn MCB STATUS30 ==> STATUS30 STATUS30)
			(conn MCB STATUS31 ==> STATUS31 STATUS31)
			(conn MCB TSTCMDOUT0 ==> TSTCMDOUT0 TSTCMDOUT0)
			(conn MCB TSTCMDOUT1 ==> TSTCMDOUT1 TSTCMDOUT1)
			(conn MCB TSTCMDOUT2 ==> TSTCMDOUT2 TSTCMDOUT2)
			(conn MCB TSTCMDOUT3 ==> TSTCMDOUT3 TSTCMDOUT3)
			(conn MCB TSTCMDOUT4 ==> TSTCMDOUT4 TSTCMDOUT4)
			(conn MCB TSTCMDOUT5 ==> TSTCMDOUT5 TSTCMDOUT5)
			(conn MCB TSTCMDOUT6 ==> TSTCMDOUT6 TSTCMDOUT6)
			(conn MCB TSTCMDOUT7 ==> TSTCMDOUT7 TSTCMDOUT7)
			(conn MCB TSTCMDOUT8 ==> TSTCMDOUT8 TSTCMDOUT8)
			(conn MCB TSTCMDOUT9 ==> TSTCMDOUT9 TSTCMDOUT9)
			(conn MCB TSTCMDOUT10 ==> TSTCMDOUT10 TSTCMDOUT10)
			(conn MCB TSTCMDOUT11 ==> TSTCMDOUT11 TSTCMDOUT11)
			(conn MCB TSTCMDOUT12 ==> TSTCMDOUT12 TSTCMDOUT12)
			(conn MCB TSTCMDOUT13 ==> TSTCMDOUT13 TSTCMDOUT13)
			(conn MCB TSTCMDOUT14 ==> TSTCMDOUT14 TSTCMDOUT14)
			(conn MCB TSTCMDOUT15 ==> TSTCMDOUT15 TSTCMDOUT15)
			(conn MCB TSTCMDOUT16 ==> TSTCMDOUT16 TSTCMDOUT16)
			(conn MCB TSTCMDOUT17 ==> TSTCMDOUT17 TSTCMDOUT17)
			(conn MCB TSTCMDOUT18 ==> TSTCMDOUT18 TSTCMDOUT18)
			(conn MCB TSTCMDOUT19 ==> TSTCMDOUT19 TSTCMDOUT19)
			(conn MCB TSTCMDOUT20 ==> TSTCMDOUT20 TSTCMDOUT20)
			(conn MCB TSTCMDOUT21 ==> TSTCMDOUT21 TSTCMDOUT21)
			(conn MCB TSTCMDOUT22 ==> TSTCMDOUT22 TSTCMDOUT22)
			(conn MCB TSTCMDOUT23 ==> TSTCMDOUT23 TSTCMDOUT23)
			(conn MCB TSTCMDOUT24 ==> TSTCMDOUT24 TSTCMDOUT24)
			(conn MCB TSTCMDOUT25 ==> TSTCMDOUT25 TSTCMDOUT25)
			(conn MCB TSTCMDOUT26 ==> TSTCMDOUT26 TSTCMDOUT26)
			(conn MCB TSTCMDOUT27 ==> TSTCMDOUT27 TSTCMDOUT27)
			(conn MCB TSTCMDOUT28 ==> TSTCMDOUT28 TSTCMDOUT28)
			(conn MCB TSTCMDOUT29 ==> TSTCMDOUT29 TSTCMDOUT29)
			(conn MCB TSTCMDOUT30 ==> TSTCMDOUT30 TSTCMDOUT30)
			(conn MCB TSTCMDOUT31 ==> TSTCMDOUT31 TSTCMDOUT31)
			(conn MCB TSTCMDOUT32 ==> TSTCMDOUT32 TSTCMDOUT32)
			(conn MCB TSTCMDOUT33 ==> TSTCMDOUT33 TSTCMDOUT33)
			(conn MCB TSTCMDOUT34 ==> TSTCMDOUT34 TSTCMDOUT34)
			(conn MCB TSTCMDOUT35 ==> TSTCMDOUT35 TSTCMDOUT35)
			(conn MCB TSTCMDOUT36 ==> TSTCMDOUT36 TSTCMDOUT36)
			(conn MCB TSTCMDOUT37 ==> TSTCMDOUT37 TSTCMDOUT37)
			(conn MCB TSTCMDOUT38 ==> TSTCMDOUT38 TSTCMDOUT38)
			(conn MCB TSTSCANOUT ==> TSTSCANOUT TSTSCANOUT)
			(conn MCB UDMN ==> UDMN UDMN)
			(conn MCB UDMP ==> UDMP UDMP)
			(conn MCB UOCALSTART ==> UOCALSTART UOCALSTART)
			(conn MCB UOCMDREADYIN ==> UOCMDREADYIN UOCMDREADYIN)
			(conn MCB UODATAVALID ==> UODATAVALID UODATAVALID)
			(conn MCB UODATA0 ==> UODATA0 UODATA0)
			(conn MCB UODATA1 ==> UODATA1 UODATA1)
			(conn MCB UODATA2 ==> UODATA2 UODATA2)
			(conn MCB UODATA3 ==> UODATA3 UODATA3)
			(conn MCB UODATA4 ==> UODATA4 UODATA4)
			(conn MCB UODATA5 ==> UODATA5 UODATA5)
			(conn MCB UODATA6 ==> UODATA6 UODATA6)
			(conn MCB UODATA7 ==> UODATA7 UODATA7)
			(conn MCB UODONECAL ==> UODONECAL UODONECAL)
			(conn MCB UOREFRSHFLAG ==> UOREFRSHFLAG UOREFRSHFLAG)
			(conn MCB UOSDO ==> UOSDO UOSDO)
			(conn MCB WE ==> WE WE)
			(conn MCB DQI0 <== DQI0 DQI0)
			(conn MCB DQI1 <== DQI1 DQI1)
			(conn MCB DQI2 <== DQI2 DQI2)
			(conn MCB DQI3 <== DQI3 DQI3)
			(conn MCB DQI4 <== DQI4 DQI4)
			(conn MCB DQI5 <== DQI5 DQI5)
			(conn MCB DQI6 <== DQI6 DQI6)
			(conn MCB DQI7 <== DQI7 DQI7)
			(conn MCB DQI8 <== DQI8 DQI8)
			(conn MCB DQI9 <== DQI9 DQI9)
			(conn MCB DQI10 <== DQI10 DQI10)
			(conn MCB DQI11 <== DQI11 DQI11)
			(conn MCB DQI12 <== DQI12 DQI12)
			(conn MCB DQI13 <== DQI13 DQI13)
			(conn MCB DQI14 <== DQI14 DQI14)
			(conn MCB DQI15 <== DQI15 DQI15)
			(conn MCB DQSIOIN <== DQSIOIN DQSIOIN)
			(conn MCB DQSIOIP <== DQSIOIP DQSIOIP)
			(conn MCB IOIDRPSDI <== IOIDRPSDI IOIDRPSDI)
			(conn MCB PLLCE0 <== PLLCE0 PLLCE0)
			(conn MCB PLLCE1 <== PLLCE1 PLLCE1)
			(conn MCB PLLCLK0 <== PLLCLK0 PLLCLK0)
			(conn MCB PLLCLK1 <== PLLCLK1 PLLCLK1)
			(conn MCB PLLLOCK <== PLLLOCK PLLLOCK)
			(conn MCB P0ARBEN <== P0ARBEN P0ARBEN)
			(conn MCB P0CMDBA0 <== P0CMDBA0 P0CMDBA0)
			(conn MCB P0CMDBA1 <== P0CMDBA1 P0CMDBA1)
			(conn MCB P0CMDBA2 <== P0CMDBA2 P0CMDBA2)
			(conn MCB P0CMDBL0 <== P0CMDBL0 P0CMDBL0)
			(conn MCB P0CMDBL1 <== P0CMDBL1 P0CMDBL1)
			(conn MCB P0CMDBL2 <== P0CMDBL2 P0CMDBL2)
			(conn MCB P0CMDBL3 <== P0CMDBL3 P0CMDBL3)
			(conn MCB P0CMDBL4 <== P0CMDBL4 P0CMDBL4)
			(conn MCB P0CMDBL5 <== P0CMDBL5 P0CMDBL5)
			(conn MCB P0CMDCA0 <== P0CMDCA0 P0CMDCA0)
			(conn MCB P0CMDCA1 <== P0CMDCA1 P0CMDCA1)
			(conn MCB P0CMDCA2 <== P0CMDCA2 P0CMDCA2)
			(conn MCB P0CMDCA3 <== P0CMDCA3 P0CMDCA3)
			(conn MCB P0CMDCA4 <== P0CMDCA4 P0CMDCA4)
			(conn MCB P0CMDCA5 <== P0CMDCA5 P0CMDCA5)
			(conn MCB P0CMDCA6 <== P0CMDCA6 P0CMDCA6)
			(conn MCB P0CMDCA7 <== P0CMDCA7 P0CMDCA7)
			(conn MCB P0CMDCA8 <== P0CMDCA8 P0CMDCA8)
			(conn MCB P0CMDCA9 <== P0CMDCA9 P0CMDCA9)
			(conn MCB P0CMDCA10 <== P0CMDCA10 P0CMDCA10)
			(conn MCB P0CMDCA11 <== P0CMDCA11 P0CMDCA11)
			(conn MCB P0CMDCLK <== P0CMDCLKINV OUT)
			(conn MCB P0CMDEN <== P0CMDENINV OUT)
			(conn MCB P0CMDINSTR0 <== P0CMDINSTR0 P0CMDINSTR0)
			(conn MCB P0CMDINSTR1 <== P0CMDINSTR1 P0CMDINSTR1)
			(conn MCB P0CMDINSTR2 <== P0CMDINSTR2 P0CMDINSTR2)
			(conn MCB P0CMDRA0 <== P0CMDRA0 P0CMDRA0)
			(conn MCB P0CMDRA1 <== P0CMDRA1 P0CMDRA1)
			(conn MCB P0CMDRA2 <== P0CMDRA2 P0CMDRA2)
			(conn MCB P0CMDRA3 <== P0CMDRA3 P0CMDRA3)
			(conn MCB P0CMDRA4 <== P0CMDRA4 P0CMDRA4)
			(conn MCB P0CMDRA5 <== P0CMDRA5 P0CMDRA5)
			(conn MCB P0CMDRA6 <== P0CMDRA6 P0CMDRA6)
			(conn MCB P0CMDRA7 <== P0CMDRA7 P0CMDRA7)
			(conn MCB P0CMDRA8 <== P0CMDRA8 P0CMDRA8)
			(conn MCB P0CMDRA9 <== P0CMDRA9 P0CMDRA9)
			(conn MCB P0CMDRA10 <== P0CMDRA10 P0CMDRA10)
			(conn MCB P0CMDRA11 <== P0CMDRA11 P0CMDRA11)
			(conn MCB P0CMDRA12 <== P0CMDRA12 P0CMDRA12)
			(conn MCB P0CMDRA13 <== P0CMDRA13 P0CMDRA13)
			(conn MCB P0CMDRA14 <== P0CMDRA14 P0CMDRA14)
			(conn MCB P0RDCLK <== P0RDCLKINV OUT)
			(conn MCB P0RDEN <== P0RDENINV OUT)
			(conn MCB P0RTSTENB <== P0RTSTENB P0RTSTENB)
			(conn MCB P0RTSTMODEB0 <== P0RTSTMODEB0 P0RTSTMODEB0)
			(conn MCB P0RTSTMODEB1 <== P0RTSTMODEB1 P0RTSTMODEB1)
			(conn MCB P0RTSTMODEB2 <== P0RTSTMODEB2 P0RTSTMODEB2)
			(conn MCB P0RTSTMODEB3 <== P0RTSTMODEB3 P0RTSTMODEB3)
			(conn MCB P0RTSTPINENB <== P0RTSTPINENB P0RTSTPINENB)
			(conn MCB P0RTSTWRDATA0 <== P0RTSTWRDATA0 P0RTSTWRDATA0)
			(conn MCB P0RTSTWRDATA1 <== P0RTSTWRDATA1 P0RTSTWRDATA1)
			(conn MCB P0RTSTWRDATA2 <== P0RTSTWRDATA2 P0RTSTWRDATA2)
			(conn MCB P0RTSTWRDATA3 <== P0RTSTWRDATA3 P0RTSTWRDATA3)
			(conn MCB P0RTSTWRDATA4 <== P0RTSTWRDATA4 P0RTSTWRDATA4)
			(conn MCB P0RTSTWRDATA5 <== P0RTSTWRDATA5 P0RTSTWRDATA5)
			(conn MCB P0RTSTWRDATA6 <== P0RTSTWRDATA6 P0RTSTWRDATA6)
			(conn MCB P0RTSTWRDATA7 <== P0RTSTWRDATA7 P0RTSTWRDATA7)
			(conn MCB P0RTSTWRDATA8 <== P0RTSTWRDATA8 P0RTSTWRDATA8)
			(conn MCB P0RTSTWRDATA9 <== P0RTSTWRDATA9 P0RTSTWRDATA9)
			(conn MCB P0RTSTWRDATA10 <== P0RTSTWRDATA10 P0RTSTWRDATA10)
			(conn MCB P0RTSTWRDATA11 <== P0RTSTWRDATA11 P0RTSTWRDATA11)
			(conn MCB P0RTSTWRDATA12 <== P0RTSTWRDATA12 P0RTSTWRDATA12)
			(conn MCB P0RTSTWRDATA13 <== P0RTSTWRDATA13 P0RTSTWRDATA13)
			(conn MCB P0RTSTWRDATA14 <== P0RTSTWRDATA14 P0RTSTWRDATA14)
			(conn MCB P0RTSTWRDATA15 <== P0RTSTWRDATA15 P0RTSTWRDATA15)
			(conn MCB P0RTSTWRDATA16 <== P0RTSTWRDATA16 P0RTSTWRDATA16)
			(conn MCB P0RTSTWRDATA17 <== P0RTSTWRDATA17 P0RTSTWRDATA17)
			(conn MCB P0RTSTWRDATA18 <== P0RTSTWRDATA18 P0RTSTWRDATA18)
			(conn MCB P0RTSTWRDATA19 <== P0RTSTWRDATA19 P0RTSTWRDATA19)
			(conn MCB P0RTSTWRDATA20 <== P0RTSTWRDATA20 P0RTSTWRDATA20)
			(conn MCB P0RTSTWRDATA21 <== P0RTSTWRDATA21 P0RTSTWRDATA21)
			(conn MCB P0RTSTWRDATA22 <== P0RTSTWRDATA22 P0RTSTWRDATA22)
			(conn MCB P0RTSTWRDATA23 <== P0RTSTWRDATA23 P0RTSTWRDATA23)
			(conn MCB P0RTSTWRDATA24 <== P0RTSTWRDATA24 P0RTSTWRDATA24)
			(conn MCB P0RTSTWRDATA25 <== P0RTSTWRDATA25 P0RTSTWRDATA25)
			(conn MCB P0RTSTWRDATA26 <== P0RTSTWRDATA26 P0RTSTWRDATA26)
			(conn MCB P0RTSTWRDATA27 <== P0RTSTWRDATA27 P0RTSTWRDATA27)
			(conn MCB P0RTSTWRDATA28 <== P0RTSTWRDATA28 P0RTSTWRDATA28)
			(conn MCB P0RTSTWRDATA29 <== P0RTSTWRDATA29 P0RTSTWRDATA29)
			(conn MCB P0RTSTWRDATA30 <== P0RTSTWRDATA30 P0RTSTWRDATA30)
			(conn MCB P0RTSTWRDATA31 <== P0RTSTWRDATA31 P0RTSTWRDATA31)
			(conn MCB P0RTSTWRMASK0 <== P0RTSTWRMASK0 P0RTSTWRMASK0)
			(conn MCB P0RTSTWRMASK1 <== P0RTSTWRMASK1 P0RTSTWRMASK1)
			(conn MCB P0RTSTWRMASK2 <== P0RTSTWRMASK2 P0RTSTWRMASK2)
			(conn MCB P0RTSTWRMASK3 <== P0RTSTWRMASK3 P0RTSTWRMASK3)
			(conn MCB P0RWRMASK0 <== P0RWRMASK0 P0RWRMASK0)
			(conn MCB P0RWRMASK1 <== P0RWRMASK1 P0RWRMASK1)
			(conn MCB P0RWRMASK2 <== P0RWRMASK2 P0RWRMASK2)
			(conn MCB P0RWRMASK3 <== P0RWRMASK3 P0RWRMASK3)
			(conn MCB P0WRCLK <== P0WRCLKINV OUT)
			(conn MCB P0WRDATA0 <== P0WRDATA0 P0WRDATA0)
			(conn MCB P0WRDATA1 <== P0WRDATA1 P0WRDATA1)
			(conn MCB P0WRDATA2 <== P0WRDATA2 P0WRDATA2)
			(conn MCB P0WRDATA3 <== P0WRDATA3 P0WRDATA3)
			(conn MCB P0WRDATA4 <== P0WRDATA4 P0WRDATA4)
			(conn MCB P0WRDATA5 <== P0WRDATA5 P0WRDATA5)
			(conn MCB P0WRDATA6 <== P0WRDATA6 P0WRDATA6)
			(conn MCB P0WRDATA7 <== P0WRDATA7 P0WRDATA7)
			(conn MCB P0WRDATA8 <== P0WRDATA8 P0WRDATA8)
			(conn MCB P0WRDATA9 <== P0WRDATA9 P0WRDATA9)
			(conn MCB P0WRDATA10 <== P0WRDATA10 P0WRDATA10)
			(conn MCB P0WRDATA11 <== P0WRDATA11 P0WRDATA11)
			(conn MCB P0WRDATA12 <== P0WRDATA12 P0WRDATA12)
			(conn MCB P0WRDATA13 <== P0WRDATA13 P0WRDATA13)
			(conn MCB P0WRDATA14 <== P0WRDATA14 P0WRDATA14)
			(conn MCB P0WRDATA15 <== P0WRDATA15 P0WRDATA15)
			(conn MCB P0WRDATA16 <== P0WRDATA16 P0WRDATA16)
			(conn MCB P0WRDATA17 <== P0WRDATA17 P0WRDATA17)
			(conn MCB P0WRDATA18 <== P0WRDATA18 P0WRDATA18)
			(conn MCB P0WRDATA19 <== P0WRDATA19 P0WRDATA19)
			(conn MCB P0WRDATA20 <== P0WRDATA20 P0WRDATA20)
			(conn MCB P0WRDATA21 <== P0WRDATA21 P0WRDATA21)
			(conn MCB P0WRDATA22 <== P0WRDATA22 P0WRDATA22)
			(conn MCB P0WRDATA23 <== P0WRDATA23 P0WRDATA23)
			(conn MCB P0WRDATA24 <== P0WRDATA24 P0WRDATA24)
			(conn MCB P0WRDATA25 <== P0WRDATA25 P0WRDATA25)
			(conn MCB P0WRDATA26 <== P0WRDATA26 P0WRDATA26)
			(conn MCB P0WRDATA27 <== P0WRDATA27 P0WRDATA27)
			(conn MCB P0WRDATA28 <== P0WRDATA28 P0WRDATA28)
			(conn MCB P0WRDATA29 <== P0WRDATA29 P0WRDATA29)
			(conn MCB P0WRDATA30 <== P0WRDATA30 P0WRDATA30)
			(conn MCB P0WRDATA31 <== P0WRDATA31 P0WRDATA31)
			(conn MCB P0WREN <== P0WRENINV OUT)
			(conn MCB P0WTSTENB <== P0WTSTENB P0WTSTENB)
			(conn MCB P0WTSTMODEB0 <== P0WTSTMODEB0 P0WTSTMODEB0)
			(conn MCB P0WTSTMODEB1 <== P0WTSTMODEB1 P0WTSTMODEB1)
			(conn MCB P0WTSTMODEB2 <== P0WTSTMODEB2 P0WTSTMODEB2)
			(conn MCB P0WTSTMODEB3 <== P0WTSTMODEB3 P0WTSTMODEB3)
			(conn MCB P0WTSTPINENB <== P0WTSTPINENB P0WTSTPINENB)
			(conn MCB P1ARBEN <== P1ARBEN P1ARBEN)
			(conn MCB P1CMDBA0 <== P1CMDBA0 P1CMDBA0)
			(conn MCB P1CMDBA1 <== P1CMDBA1 P1CMDBA1)
			(conn MCB P1CMDBA2 <== P1CMDBA2 P1CMDBA2)
			(conn MCB P1CMDBL0 <== P1CMDBL0 P1CMDBL0)
			(conn MCB P1CMDBL1 <== P1CMDBL1 P1CMDBL1)
			(conn MCB P1CMDBL2 <== P1CMDBL2 P1CMDBL2)
			(conn MCB P1CMDBL3 <== P1CMDBL3 P1CMDBL3)
			(conn MCB P1CMDBL4 <== P1CMDBL4 P1CMDBL4)
			(conn MCB P1CMDBL5 <== P1CMDBL5 P1CMDBL5)
			(conn MCB P1CMDCA0 <== P1CMDCA0 P1CMDCA0)
			(conn MCB P1CMDCA1 <== P1CMDCA1 P1CMDCA1)
			(conn MCB P1CMDCA2 <== P1CMDCA2 P1CMDCA2)
			(conn MCB P1CMDCA3 <== P1CMDCA3 P1CMDCA3)
			(conn MCB P1CMDCA4 <== P1CMDCA4 P1CMDCA4)
			(conn MCB P1CMDCA5 <== P1CMDCA5 P1CMDCA5)
			(conn MCB P1CMDCA6 <== P1CMDCA6 P1CMDCA6)
			(conn MCB P1CMDCA7 <== P1CMDCA7 P1CMDCA7)
			(conn MCB P1CMDCA8 <== P1CMDCA8 P1CMDCA8)
			(conn MCB P1CMDCA9 <== P1CMDCA9 P1CMDCA9)
			(conn MCB P1CMDCA10 <== P1CMDCA10 P1CMDCA10)
			(conn MCB P1CMDCA11 <== P1CMDCA11 P1CMDCA11)
			(conn MCB P1CMDCLK <== P1CMDCLKINV OUT)
			(conn MCB P1CMDEN <== P1CMDENINV OUT)
			(conn MCB P1CMDINSTR0 <== P1CMDINSTR0 P1CMDINSTR0)
			(conn MCB P1CMDINSTR1 <== P1CMDINSTR1 P1CMDINSTR1)
			(conn MCB P1CMDINSTR2 <== P1CMDINSTR2 P1CMDINSTR2)
			(conn MCB P1CMDRA0 <== P1CMDRA0 P1CMDRA0)
			(conn MCB P1CMDRA1 <== P1CMDRA1 P1CMDRA1)
			(conn MCB P1CMDRA2 <== P1CMDRA2 P1CMDRA2)
			(conn MCB P1CMDRA3 <== P1CMDRA3 P1CMDRA3)
			(conn MCB P1CMDRA4 <== P1CMDRA4 P1CMDRA4)
			(conn MCB P1CMDRA5 <== P1CMDRA5 P1CMDRA5)
			(conn MCB P1CMDRA6 <== P1CMDRA6 P1CMDRA6)
			(conn MCB P1CMDRA7 <== P1CMDRA7 P1CMDRA7)
			(conn MCB P1CMDRA8 <== P1CMDRA8 P1CMDRA8)
			(conn MCB P1CMDRA9 <== P1CMDRA9 P1CMDRA9)
			(conn MCB P1CMDRA10 <== P1CMDRA10 P1CMDRA10)
			(conn MCB P1CMDRA11 <== P1CMDRA11 P1CMDRA11)
			(conn MCB P1CMDRA12 <== P1CMDRA12 P1CMDRA12)
			(conn MCB P1CMDRA13 <== P1CMDRA13 P1CMDRA13)
			(conn MCB P1CMDRA14 <== P1CMDRA14 P1CMDRA14)
			(conn MCB P1RDCLK <== P1RDCLKINV OUT)
			(conn MCB P1RDEN <== P1RDENINV OUT)
			(conn MCB P1RTSTENB <== P1RTSTENB P1RTSTENB)
			(conn MCB P1RTSTMODEB0 <== P1RTSTMODEB0 P1RTSTMODEB0)
			(conn MCB P1RTSTMODEB1 <== P1RTSTMODEB1 P1RTSTMODEB1)
			(conn MCB P1RTSTMODEB2 <== P1RTSTMODEB2 P1RTSTMODEB2)
			(conn MCB P1RTSTMODEB3 <== P1RTSTMODEB3 P1RTSTMODEB3)
			(conn MCB P1RTSTPINENB <== P1RTSTPINENB P1RTSTPINENB)
			(conn MCB P1RTSTWRDATA0 <== P1RTSTWRDATA0 P1RTSTWRDATA0)
			(conn MCB P1RTSTWRDATA1 <== P1RTSTWRDATA1 P1RTSTWRDATA1)
			(conn MCB P1RTSTWRDATA2 <== P1RTSTWRDATA2 P1RTSTWRDATA2)
			(conn MCB P1RTSTWRDATA3 <== P1RTSTWRDATA3 P1RTSTWRDATA3)
			(conn MCB P1RTSTWRDATA4 <== P1RTSTWRDATA4 P1RTSTWRDATA4)
			(conn MCB P1RTSTWRDATA5 <== P1RTSTWRDATA5 P1RTSTWRDATA5)
			(conn MCB P1RTSTWRDATA6 <== P1RTSTWRDATA6 P1RTSTWRDATA6)
			(conn MCB P1RTSTWRDATA7 <== P1RTSTWRDATA7 P1RTSTWRDATA7)
			(conn MCB P1RTSTWRDATA8 <== P1RTSTWRDATA8 P1RTSTWRDATA8)
			(conn MCB P1RTSTWRDATA9 <== P1RTSTWRDATA9 P1RTSTWRDATA9)
			(conn MCB P1RTSTWRDATA10 <== P1RTSTWRDATA10 P1RTSTWRDATA10)
			(conn MCB P1RTSTWRDATA11 <== P1RTSTWRDATA11 P1RTSTWRDATA11)
			(conn MCB P1RTSTWRDATA12 <== P1RTSTWRDATA12 P1RTSTWRDATA12)
			(conn MCB P1RTSTWRDATA13 <== P1RTSTWRDATA13 P1RTSTWRDATA13)
			(conn MCB P1RTSTWRDATA14 <== P1RTSTWRDATA14 P1RTSTWRDATA14)
			(conn MCB P1RTSTWRDATA15 <== P1RTSTWRDATA15 P1RTSTWRDATA15)
			(conn MCB P1RTSTWRDATA16 <== P1RTSTWRDATA16 P1RTSTWRDATA16)
			(conn MCB P1RTSTWRDATA17 <== P1RTSTWRDATA17 P1RTSTWRDATA17)
			(conn MCB P1RTSTWRDATA18 <== P1RTSTWRDATA18 P1RTSTWRDATA18)
			(conn MCB P1RTSTWRDATA19 <== P1RTSTWRDATA19 P1RTSTWRDATA19)
			(conn MCB P1RTSTWRDATA20 <== P1RTSTWRDATA20 P1RTSTWRDATA20)
			(conn MCB P1RTSTWRDATA21 <== P1RTSTWRDATA21 P1RTSTWRDATA21)
			(conn MCB P1RTSTWRDATA22 <== P1RTSTWRDATA22 P1RTSTWRDATA22)
			(conn MCB P1RTSTWRDATA23 <== P1RTSTWRDATA23 P1RTSTWRDATA23)
			(conn MCB P1RTSTWRDATA24 <== P1RTSTWRDATA24 P1RTSTWRDATA24)
			(conn MCB P1RTSTWRDATA25 <== P1RTSTWRDATA25 P1RTSTWRDATA25)
			(conn MCB P1RTSTWRDATA26 <== P1RTSTWRDATA26 P1RTSTWRDATA26)
			(conn MCB P1RTSTWRDATA27 <== P1RTSTWRDATA27 P1RTSTWRDATA27)
			(conn MCB P1RTSTWRDATA28 <== P1RTSTWRDATA28 P1RTSTWRDATA28)
			(conn MCB P1RTSTWRDATA29 <== P1RTSTWRDATA29 P1RTSTWRDATA29)
			(conn MCB P1RTSTWRDATA30 <== P1RTSTWRDATA30 P1RTSTWRDATA30)
			(conn MCB P1RTSTWRDATA31 <== P1RTSTWRDATA31 P1RTSTWRDATA31)
			(conn MCB P1RTSTWRMASK0 <== P1RTSTWRMASK0 P1RTSTWRMASK0)
			(conn MCB P1RTSTWRMASK1 <== P1RTSTWRMASK1 P1RTSTWRMASK1)
			(conn MCB P1RTSTWRMASK2 <== P1RTSTWRMASK2 P1RTSTWRMASK2)
			(conn MCB P1RTSTWRMASK3 <== P1RTSTWRMASK3 P1RTSTWRMASK3)
			(conn MCB P1RWRMASK0 <== P1RWRMASK0 P1RWRMASK0)
			(conn MCB P1RWRMASK1 <== P1RWRMASK1 P1RWRMASK1)
			(conn MCB P1RWRMASK2 <== P1RWRMASK2 P1RWRMASK2)
			(conn MCB P1RWRMASK3 <== P1RWRMASK3 P1RWRMASK3)
			(conn MCB P1WRCLK <== P1WRCLKINV OUT)
			(conn MCB P1WRDATA0 <== P1WRDATA0 P1WRDATA0)
			(conn MCB P1WRDATA1 <== P1WRDATA1 P1WRDATA1)
			(conn MCB P1WRDATA2 <== P1WRDATA2 P1WRDATA2)
			(conn MCB P1WRDATA3 <== P1WRDATA3 P1WRDATA3)
			(conn MCB P1WRDATA4 <== P1WRDATA4 P1WRDATA4)
			(conn MCB P1WRDATA5 <== P1WRDATA5 P1WRDATA5)
			(conn MCB P1WRDATA6 <== P1WRDATA6 P1WRDATA6)
			(conn MCB P1WRDATA7 <== P1WRDATA7 P1WRDATA7)
			(conn MCB P1WRDATA8 <== P1WRDATA8 P1WRDATA8)
			(conn MCB P1WRDATA9 <== P1WRDATA9 P1WRDATA9)
			(conn MCB P1WRDATA10 <== P1WRDATA10 P1WRDATA10)
			(conn MCB P1WRDATA11 <== P1WRDATA11 P1WRDATA11)
			(conn MCB P1WRDATA12 <== P1WRDATA12 P1WRDATA12)
			(conn MCB P1WRDATA13 <== P1WRDATA13 P1WRDATA13)
			(conn MCB P1WRDATA14 <== P1WRDATA14 P1WRDATA14)
			(conn MCB P1WRDATA15 <== P1WRDATA15 P1WRDATA15)
			(conn MCB P1WRDATA16 <== P1WRDATA16 P1WRDATA16)
			(conn MCB P1WRDATA17 <== P1WRDATA17 P1WRDATA17)
			(conn MCB P1WRDATA18 <== P1WRDATA18 P1WRDATA18)
			(conn MCB P1WRDATA19 <== P1WRDATA19 P1WRDATA19)
			(conn MCB P1WRDATA20 <== P1WRDATA20 P1WRDATA20)
			(conn MCB P1WRDATA21 <== P1WRDATA21 P1WRDATA21)
			(conn MCB P1WRDATA22 <== P1WRDATA22 P1WRDATA22)
			(conn MCB P1WRDATA23 <== P1WRDATA23 P1WRDATA23)
			(conn MCB P1WRDATA24 <== P1WRDATA24 P1WRDATA24)
			(conn MCB P1WRDATA25 <== P1WRDATA25 P1WRDATA25)
			(conn MCB P1WRDATA26 <== P1WRDATA26 P1WRDATA26)
			(conn MCB P1WRDATA27 <== P1WRDATA27 P1WRDATA27)
			(conn MCB P1WRDATA28 <== P1WRDATA28 P1WRDATA28)
			(conn MCB P1WRDATA29 <== P1WRDATA29 P1WRDATA29)
			(conn MCB P1WRDATA30 <== P1WRDATA30 P1WRDATA30)
			(conn MCB P1WRDATA31 <== P1WRDATA31 P1WRDATA31)
			(conn MCB P1WREN <== P1WRENINV OUT)
			(conn MCB P1WTSTENB <== P1WTSTENB P1WTSTENB)
			(conn MCB P1WTSTMODEB0 <== P1WTSTMODEB0 P1WTSTMODEB0)
			(conn MCB P1WTSTMODEB1 <== P1WTSTMODEB1 P1WTSTMODEB1)
			(conn MCB P1WTSTMODEB2 <== P1WTSTMODEB2 P1WTSTMODEB2)
			(conn MCB P1WTSTMODEB3 <== P1WTSTMODEB3 P1WTSTMODEB3)
			(conn MCB P1WTSTPINENB <== P1WTSTPINENB P1WTSTPINENB)
			(conn MCB P2ARBEN <== P2ARBEN P2ARBEN)
			(conn MCB P2CLK <== P2CLKINV OUT)
			(conn MCB P2CMDBA0 <== P2CMDBA0 P2CMDBA0)
			(conn MCB P2CMDBA1 <== P2CMDBA1 P2CMDBA1)
			(conn MCB P2CMDBA2 <== P2CMDBA2 P2CMDBA2)
			(conn MCB P2CMDBL0 <== P2CMDBL0 P2CMDBL0)
			(conn MCB P2CMDBL1 <== P2CMDBL1 P2CMDBL1)
			(conn MCB P2CMDBL2 <== P2CMDBL2 P2CMDBL2)
			(conn MCB P2CMDBL3 <== P2CMDBL3 P2CMDBL3)
			(conn MCB P2CMDBL4 <== P2CMDBL4 P2CMDBL4)
			(conn MCB P2CMDBL5 <== P2CMDBL5 P2CMDBL5)
			(conn MCB P2CMDCA0 <== P2CMDCA0 P2CMDCA0)
			(conn MCB P2CMDCA1 <== P2CMDCA1 P2CMDCA1)
			(conn MCB P2CMDCA2 <== P2CMDCA2 P2CMDCA2)
			(conn MCB P2CMDCA3 <== P2CMDCA3 P2CMDCA3)
			(conn MCB P2CMDCA4 <== P2CMDCA4 P2CMDCA4)
			(conn MCB P2CMDCA5 <== P2CMDCA5 P2CMDCA5)
			(conn MCB P2CMDCA6 <== P2CMDCA6 P2CMDCA6)
			(conn MCB P2CMDCA7 <== P2CMDCA7 P2CMDCA7)
			(conn MCB P2CMDCA8 <== P2CMDCA8 P2CMDCA8)
			(conn MCB P2CMDCA9 <== P2CMDCA9 P2CMDCA9)
			(conn MCB P2CMDCA10 <== P2CMDCA10 P2CMDCA10)
			(conn MCB P2CMDCA11 <== P2CMDCA11 P2CMDCA11)
			(conn MCB P2CMDCLK <== P2CMDCLKINV OUT)
			(conn MCB P2CMDEN <== P2CMDENINV OUT)
			(conn MCB P2CMDINSTR0 <== P2CMDINSTR0 P2CMDINSTR0)
			(conn MCB P2CMDINSTR1 <== P2CMDINSTR1 P2CMDINSTR1)
			(conn MCB P2CMDINSTR2 <== P2CMDINSTR2 P2CMDINSTR2)
			(conn MCB P2CMDRA0 <== P2CMDRA0 P2CMDRA0)
			(conn MCB P2CMDRA1 <== P2CMDRA1 P2CMDRA1)
			(conn MCB P2CMDRA2 <== P2CMDRA2 P2CMDRA2)
			(conn MCB P2CMDRA3 <== P2CMDRA3 P2CMDRA3)
			(conn MCB P2CMDRA4 <== P2CMDRA4 P2CMDRA4)
			(conn MCB P2CMDRA5 <== P2CMDRA5 P2CMDRA5)
			(conn MCB P2CMDRA6 <== P2CMDRA6 P2CMDRA6)
			(conn MCB P2CMDRA7 <== P2CMDRA7 P2CMDRA7)
			(conn MCB P2CMDRA8 <== P2CMDRA8 P2CMDRA8)
			(conn MCB P2CMDRA9 <== P2CMDRA9 P2CMDRA9)
			(conn MCB P2CMDRA10 <== P2CMDRA10 P2CMDRA10)
			(conn MCB P2CMDRA11 <== P2CMDRA11 P2CMDRA11)
			(conn MCB P2CMDRA12 <== P2CMDRA12 P2CMDRA12)
			(conn MCB P2CMDRA13 <== P2CMDRA13 P2CMDRA13)
			(conn MCB P2CMDRA14 <== P2CMDRA14 P2CMDRA14)
			(conn MCB P2EN <== P2ENINV OUT)
			(conn MCB P2TSTENB <== P2TSTENB P2TSTENB)
			(conn MCB P2TSTMODEB0 <== P2TSTMODEB0 P2TSTMODEB0)
			(conn MCB P2TSTMODEB1 <== P2TSTMODEB1 P2TSTMODEB1)
			(conn MCB P2TSTMODEB2 <== P2TSTMODEB2 P2TSTMODEB2)
			(conn MCB P2TSTMODEB3 <== P2TSTMODEB3 P2TSTMODEB3)
			(conn MCB P2TSTPINENB <== P2TSTPINENB P2TSTPINENB)
			(conn MCB P2WRDATA0 <== P2WRDATA0 P2WRDATA0)
			(conn MCB P2WRDATA1 <== P2WRDATA1 P2WRDATA1)
			(conn MCB P2WRDATA2 <== P2WRDATA2 P2WRDATA2)
			(conn MCB P2WRDATA3 <== P2WRDATA3 P2WRDATA3)
			(conn MCB P2WRDATA4 <== P2WRDATA4 P2WRDATA4)
			(conn MCB P2WRDATA5 <== P2WRDATA5 P2WRDATA5)
			(conn MCB P2WRDATA6 <== P2WRDATA6 P2WRDATA6)
			(conn MCB P2WRDATA7 <== P2WRDATA7 P2WRDATA7)
			(conn MCB P2WRDATA8 <== P2WRDATA8 P2WRDATA8)
			(conn MCB P2WRDATA9 <== P2WRDATA9 P2WRDATA9)
			(conn MCB P2WRDATA10 <== P2WRDATA10 P2WRDATA10)
			(conn MCB P2WRDATA11 <== P2WRDATA11 P2WRDATA11)
			(conn MCB P2WRDATA12 <== P2WRDATA12 P2WRDATA12)
			(conn MCB P2WRDATA13 <== P2WRDATA13 P2WRDATA13)
			(conn MCB P2WRDATA14 <== P2WRDATA14 P2WRDATA14)
			(conn MCB P2WRDATA15 <== P2WRDATA15 P2WRDATA15)
			(conn MCB P2WRDATA16 <== P2WRDATA16 P2WRDATA16)
			(conn MCB P2WRDATA17 <== P2WRDATA17 P2WRDATA17)
			(conn MCB P2WRDATA18 <== P2WRDATA18 P2WRDATA18)
			(conn MCB P2WRDATA19 <== P2WRDATA19 P2WRDATA19)
			(conn MCB P2WRDATA20 <== P2WRDATA20 P2WRDATA20)
			(conn MCB P2WRDATA21 <== P2WRDATA21 P2WRDATA21)
			(conn MCB P2WRDATA22 <== P2WRDATA22 P2WRDATA22)
			(conn MCB P2WRDATA23 <== P2WRDATA23 P2WRDATA23)
			(conn MCB P2WRDATA24 <== P2WRDATA24 P2WRDATA24)
			(conn MCB P2WRDATA25 <== P2WRDATA25 P2WRDATA25)
			(conn MCB P2WRDATA26 <== P2WRDATA26 P2WRDATA26)
			(conn MCB P2WRDATA27 <== P2WRDATA27 P2WRDATA27)
			(conn MCB P2WRDATA28 <== P2WRDATA28 P2WRDATA28)
			(conn MCB P2WRDATA29 <== P2WRDATA29 P2WRDATA29)
			(conn MCB P2WRDATA30 <== P2WRDATA30 P2WRDATA30)
			(conn MCB P2WRDATA31 <== P2WRDATA31 P2WRDATA31)
			(conn MCB P2WRMASK0 <== P2WRMASK0 P2WRMASK0)
			(conn MCB P2WRMASK1 <== P2WRMASK1 P2WRMASK1)
			(conn MCB P2WRMASK2 <== P2WRMASK2 P2WRMASK2)
			(conn MCB P2WRMASK3 <== P2WRMASK3 P2WRMASK3)
			(conn MCB P3ARBEN <== P3ARBEN P3ARBEN)
			(conn MCB P3CLK <== P3CLKINV OUT)
			(conn MCB P3CMDBA0 <== P3CMDBA0 P3CMDBA0)
			(conn MCB P3CMDBA1 <== P3CMDBA1 P3CMDBA1)
			(conn MCB P3CMDBA2 <== P3CMDBA2 P3CMDBA2)
			(conn MCB P3CMDBL0 <== P3CMDBL0 P3CMDBL0)
			(conn MCB P3CMDBL1 <== P3CMDBL1 P3CMDBL1)
			(conn MCB P3CMDBL2 <== P3CMDBL2 P3CMDBL2)
			(conn MCB P3CMDBL3 <== P3CMDBL3 P3CMDBL3)
			(conn MCB P3CMDBL4 <== P3CMDBL4 P3CMDBL4)
			(conn MCB P3CMDBL5 <== P3CMDBL5 P3CMDBL5)
			(conn MCB P3CMDCA0 <== P3CMDCA0 P3CMDCA0)
			(conn MCB P3CMDCA1 <== P3CMDCA1 P3CMDCA1)
			(conn MCB P3CMDCA2 <== P3CMDCA2 P3CMDCA2)
			(conn MCB P3CMDCA3 <== P3CMDCA3 P3CMDCA3)
			(conn MCB P3CMDCA4 <== P3CMDCA4 P3CMDCA4)
			(conn MCB P3CMDCA5 <== P3CMDCA5 P3CMDCA5)
			(conn MCB P3CMDCA6 <== P3CMDCA6 P3CMDCA6)
			(conn MCB P3CMDCA7 <== P3CMDCA7 P3CMDCA7)
			(conn MCB P3CMDCA8 <== P3CMDCA8 P3CMDCA8)
			(conn MCB P3CMDCA9 <== P3CMDCA9 P3CMDCA9)
			(conn MCB P3CMDCA10 <== P3CMDCA10 P3CMDCA10)
			(conn MCB P3CMDCA11 <== P3CMDCA11 P3CMDCA11)
			(conn MCB P3CMDCLK <== P3CMDCLKINV OUT)
			(conn MCB P3CMDEN <== P3CMDENINV OUT)
			(conn MCB P3CMDINSTR0 <== P3CMDINSTR0 P3CMDINSTR0)
			(conn MCB P3CMDINSTR1 <== P3CMDINSTR1 P3CMDINSTR1)
			(conn MCB P3CMDINSTR2 <== P3CMDINSTR2 P3CMDINSTR2)
			(conn MCB P3CMDRA0 <== P3CMDRA0 P3CMDRA0)
			(conn MCB P3CMDRA1 <== P3CMDRA1 P3CMDRA1)
			(conn MCB P3CMDRA2 <== P3CMDRA2 P3CMDRA2)
			(conn MCB P3CMDRA3 <== P3CMDRA3 P3CMDRA3)
			(conn MCB P3CMDRA4 <== P3CMDRA4 P3CMDRA4)
			(conn MCB P3CMDRA5 <== P3CMDRA5 P3CMDRA5)
			(conn MCB P3CMDRA6 <== P3CMDRA6 P3CMDRA6)
			(conn MCB P3CMDRA7 <== P3CMDRA7 P3CMDRA7)
			(conn MCB P3CMDRA8 <== P3CMDRA8 P3CMDRA8)
			(conn MCB P3CMDRA9 <== P3CMDRA9 P3CMDRA9)
			(conn MCB P3CMDRA10 <== P3CMDRA10 P3CMDRA10)
			(conn MCB P3CMDRA11 <== P3CMDRA11 P3CMDRA11)
			(conn MCB P3CMDRA12 <== P3CMDRA12 P3CMDRA12)
			(conn MCB P3CMDRA13 <== P3CMDRA13 P3CMDRA13)
			(conn MCB P3CMDRA14 <== P3CMDRA14 P3CMDRA14)
			(conn MCB P3EN <== P3ENINV OUT)
			(conn MCB P3TSTENB <== P3TSTENB P3TSTENB)
			(conn MCB P3TSTMODEB0 <== P3TSTMODEB0 P3TSTMODEB0)
			(conn MCB P3TSTMODEB1 <== P3TSTMODEB1 P3TSTMODEB1)
			(conn MCB P3TSTMODEB2 <== P3TSTMODEB2 P3TSTMODEB2)
			(conn MCB P3TSTMODEB3 <== P3TSTMODEB3 P3TSTMODEB3)
			(conn MCB P3TSTPINENB <== P3TSTPINENB P3TSTPINENB)
			(conn MCB P3WRDATA0 <== P3WRDATA0 P3WRDATA0)
			(conn MCB P3WRDATA1 <== P3WRDATA1 P3WRDATA1)
			(conn MCB P3WRDATA2 <== P3WRDATA2 P3WRDATA2)
			(conn MCB P3WRDATA3 <== P3WRDATA3 P3WRDATA3)
			(conn MCB P3WRDATA4 <== P3WRDATA4 P3WRDATA4)
			(conn MCB P3WRDATA5 <== P3WRDATA5 P3WRDATA5)
			(conn MCB P3WRDATA6 <== P3WRDATA6 P3WRDATA6)
			(conn MCB P3WRDATA7 <== P3WRDATA7 P3WRDATA7)
			(conn MCB P3WRDATA8 <== P3WRDATA8 P3WRDATA8)
			(conn MCB P3WRDATA9 <== P3WRDATA9 P3WRDATA9)
			(conn MCB P3WRDATA10 <== P3WRDATA10 P3WRDATA10)
			(conn MCB P3WRDATA11 <== P3WRDATA11 P3WRDATA11)
			(conn MCB P3WRDATA12 <== P3WRDATA12 P3WRDATA12)
			(conn MCB P3WRDATA13 <== P3WRDATA13 P3WRDATA13)
			(conn MCB P3WRDATA14 <== P3WRDATA14 P3WRDATA14)
			(conn MCB P3WRDATA15 <== P3WRDATA15 P3WRDATA15)
			(conn MCB P3WRDATA16 <== P3WRDATA16 P3WRDATA16)
			(conn MCB P3WRDATA17 <== P3WRDATA17 P3WRDATA17)
			(conn MCB P3WRDATA18 <== P3WRDATA18 P3WRDATA18)
			(conn MCB P3WRDATA19 <== P3WRDATA19 P3WRDATA19)
			(conn MCB P3WRDATA20 <== P3WRDATA20 P3WRDATA20)
			(conn MCB P3WRDATA21 <== P3WRDATA21 P3WRDATA21)
			(conn MCB P3WRDATA22 <== P3WRDATA22 P3WRDATA22)
			(conn MCB P3WRDATA23 <== P3WRDATA23 P3WRDATA23)
			(conn MCB P3WRDATA24 <== P3WRDATA24 P3WRDATA24)
			(conn MCB P3WRDATA25 <== P3WRDATA25 P3WRDATA25)
			(conn MCB P3WRDATA26 <== P3WRDATA26 P3WRDATA26)
			(conn MCB P3WRDATA27 <== P3WRDATA27 P3WRDATA27)
			(conn MCB P3WRDATA28 <== P3WRDATA28 P3WRDATA28)
			(conn MCB P3WRDATA29 <== P3WRDATA29 P3WRDATA29)
			(conn MCB P3WRDATA30 <== P3WRDATA30 P3WRDATA30)
			(conn MCB P3WRDATA31 <== P3WRDATA31 P3WRDATA31)
			(conn MCB P3WRMASK0 <== P3WRMASK0 P3WRMASK0)
			(conn MCB P3WRMASK1 <== P3WRMASK1 P3WRMASK1)
			(conn MCB P3WRMASK2 <== P3WRMASK2 P3WRMASK2)
			(conn MCB P3WRMASK3 <== P3WRMASK3 P3WRMASK3)
			(conn MCB P4ARBEN <== P4ARBEN P4ARBEN)
			(conn MCB P4CLK <== P4CLKINV OUT)
			(conn MCB P4CMDBA0 <== P4CMDBA0 P4CMDBA0)
			(conn MCB P4CMDBA1 <== P4CMDBA1 P4CMDBA1)
			(conn MCB P4CMDBA2 <== P4CMDBA2 P4CMDBA2)
			(conn MCB P4CMDBL0 <== P4CMDBL0 P4CMDBL0)
			(conn MCB P4CMDBL1 <== P4CMDBL1 P4CMDBL1)
			(conn MCB P4CMDBL2 <== P4CMDBL2 P4CMDBL2)
			(conn MCB P4CMDBL3 <== P4CMDBL3 P4CMDBL3)
			(conn MCB P4CMDBL4 <== P4CMDBL4 P4CMDBL4)
			(conn MCB P4CMDBL5 <== P4CMDBL5 P4CMDBL5)
			(conn MCB P4CMDCA0 <== P4CMDCA0 P4CMDCA0)
			(conn MCB P4CMDCA1 <== P4CMDCA1 P4CMDCA1)
			(conn MCB P4CMDCA2 <== P4CMDCA2 P4CMDCA2)
			(conn MCB P4CMDCA3 <== P4CMDCA3 P4CMDCA3)
			(conn MCB P4CMDCA4 <== P4CMDCA4 P4CMDCA4)
			(conn MCB P4CMDCA5 <== P4CMDCA5 P4CMDCA5)
			(conn MCB P4CMDCA6 <== P4CMDCA6 P4CMDCA6)
			(conn MCB P4CMDCA7 <== P4CMDCA7 P4CMDCA7)
			(conn MCB P4CMDCA8 <== P4CMDCA8 P4CMDCA8)
			(conn MCB P4CMDCA9 <== P4CMDCA9 P4CMDCA9)
			(conn MCB P4CMDCA10 <== P4CMDCA10 P4CMDCA10)
			(conn MCB P4CMDCA11 <== P4CMDCA11 P4CMDCA11)
			(conn MCB P4CMDCLK <== P4CMDCLKINV OUT)
			(conn MCB P4CMDEN <== P4CMDENINV OUT)
			(conn MCB P4CMDINSTR0 <== P4CMDINSTR0 P4CMDINSTR0)
			(conn MCB P4CMDINSTR1 <== P4CMDINSTR1 P4CMDINSTR1)
			(conn MCB P4CMDINSTR2 <== P4CMDINSTR2 P4CMDINSTR2)
			(conn MCB P4CMDRA0 <== P4CMDRA0 P4CMDRA0)
			(conn MCB P4CMDRA1 <== P4CMDRA1 P4CMDRA1)
			(conn MCB P4CMDRA2 <== P4CMDRA2 P4CMDRA2)
			(conn MCB P4CMDRA3 <== P4CMDRA3 P4CMDRA3)
			(conn MCB P4CMDRA4 <== P4CMDRA4 P4CMDRA4)
			(conn MCB P4CMDRA5 <== P4CMDRA5 P4CMDRA5)
			(conn MCB P4CMDRA6 <== P4CMDRA6 P4CMDRA6)
			(conn MCB P4CMDRA7 <== P4CMDRA7 P4CMDRA7)
			(conn MCB P4CMDRA8 <== P4CMDRA8 P4CMDRA8)
			(conn MCB P4CMDRA9 <== P4CMDRA9 P4CMDRA9)
			(conn MCB P4CMDRA10 <== P4CMDRA10 P4CMDRA10)
			(conn MCB P4CMDRA11 <== P4CMDRA11 P4CMDRA11)
			(conn MCB P4CMDRA12 <== P4CMDRA12 P4CMDRA12)
			(conn MCB P4CMDRA13 <== P4CMDRA13 P4CMDRA13)
			(conn MCB P4CMDRA14 <== P4CMDRA14 P4CMDRA14)
			(conn MCB P4EN <== P4ENINV OUT)
			(conn MCB P4TSTENB <== P4TSTENB P4TSTENB)
			(conn MCB P4TSTMODEB0 <== P4TSTMODEB0 P4TSTMODEB0)
			(conn MCB P4TSTMODEB1 <== P4TSTMODEB1 P4TSTMODEB1)
			(conn MCB P4TSTMODEB2 <== P4TSTMODEB2 P4TSTMODEB2)
			(conn MCB P4TSTMODEB3 <== P4TSTMODEB3 P4TSTMODEB3)
			(conn MCB P4TSTPINENB <== P4TSTPINENB P4TSTPINENB)
			(conn MCB P4WRDATA0 <== P4WRDATA0 P4WRDATA0)
			(conn MCB P4WRDATA1 <== P4WRDATA1 P4WRDATA1)
			(conn MCB P4WRDATA2 <== P4WRDATA2 P4WRDATA2)
			(conn MCB P4WRDATA3 <== P4WRDATA3 P4WRDATA3)
			(conn MCB P4WRDATA4 <== P4WRDATA4 P4WRDATA4)
			(conn MCB P4WRDATA5 <== P4WRDATA5 P4WRDATA5)
			(conn MCB P4WRDATA6 <== P4WRDATA6 P4WRDATA6)
			(conn MCB P4WRDATA7 <== P4WRDATA7 P4WRDATA7)
			(conn MCB P4WRDATA8 <== P4WRDATA8 P4WRDATA8)
			(conn MCB P4WRDATA9 <== P4WRDATA9 P4WRDATA9)
			(conn MCB P4WRDATA10 <== P4WRDATA10 P4WRDATA10)
			(conn MCB P4WRDATA11 <== P4WRDATA11 P4WRDATA11)
			(conn MCB P4WRDATA12 <== P4WRDATA12 P4WRDATA12)
			(conn MCB P4WRDATA13 <== P4WRDATA13 P4WRDATA13)
			(conn MCB P4WRDATA14 <== P4WRDATA14 P4WRDATA14)
			(conn MCB P4WRDATA15 <== P4WRDATA15 P4WRDATA15)
			(conn MCB P4WRDATA16 <== P4WRDATA16 P4WRDATA16)
			(conn MCB P4WRDATA17 <== P4WRDATA17 P4WRDATA17)
			(conn MCB P4WRDATA18 <== P4WRDATA18 P4WRDATA18)
			(conn MCB P4WRDATA19 <== P4WRDATA19 P4WRDATA19)
			(conn MCB P4WRDATA20 <== P4WRDATA20 P4WRDATA20)
			(conn MCB P4WRDATA21 <== P4WRDATA21 P4WRDATA21)
			(conn MCB P4WRDATA22 <== P4WRDATA22 P4WRDATA22)
			(conn MCB P4WRDATA23 <== P4WRDATA23 P4WRDATA23)
			(conn MCB P4WRDATA24 <== P4WRDATA24 P4WRDATA24)
			(conn MCB P4WRDATA25 <== P4WRDATA25 P4WRDATA25)
			(conn MCB P4WRDATA26 <== P4WRDATA26 P4WRDATA26)
			(conn MCB P4WRDATA27 <== P4WRDATA27 P4WRDATA27)
			(conn MCB P4WRDATA28 <== P4WRDATA28 P4WRDATA28)
			(conn MCB P4WRDATA29 <== P4WRDATA29 P4WRDATA29)
			(conn MCB P4WRDATA30 <== P4WRDATA30 P4WRDATA30)
			(conn MCB P4WRDATA31 <== P4WRDATA31 P4WRDATA31)
			(conn MCB P4WRMASK0 <== P4WRMASK0 P4WRMASK0)
			(conn MCB P4WRMASK1 <== P4WRMASK1 P4WRMASK1)
			(conn MCB P4WRMASK2 <== P4WRMASK2 P4WRMASK2)
			(conn MCB P4WRMASK3 <== P4WRMASK3 P4WRMASK3)
			(conn MCB P5ARBEN <== P5ARBEN P5ARBEN)
			(conn MCB P5CLK <== P5CLKINV OUT)
			(conn MCB P5CMDBA0 <== P5CMDBA0 P5CMDBA0)
			(conn MCB P5CMDBA1 <== P5CMDBA1 P5CMDBA1)
			(conn MCB P5CMDBA2 <== P5CMDBA2 P5CMDBA2)
			(conn MCB P5CMDBL0 <== P5CMDBL0 P5CMDBL0)
			(conn MCB P5CMDBL1 <== P5CMDBL1 P5CMDBL1)
			(conn MCB P5CMDBL2 <== P5CMDBL2 P5CMDBL2)
			(conn MCB P5CMDBL3 <== P5CMDBL3 P5CMDBL3)
			(conn MCB P5CMDBL4 <== P5CMDBL4 P5CMDBL4)
			(conn MCB P5CMDBL5 <== P5CMDBL5 P5CMDBL5)
			(conn MCB P5CMDCA0 <== P5CMDCA0 P5CMDCA0)
			(conn MCB P5CMDCA1 <== P5CMDCA1 P5CMDCA1)
			(conn MCB P5CMDCA2 <== P5CMDCA2 P5CMDCA2)
			(conn MCB P5CMDCA3 <== P5CMDCA3 P5CMDCA3)
			(conn MCB P5CMDCA4 <== P5CMDCA4 P5CMDCA4)
			(conn MCB P5CMDCA5 <== P5CMDCA5 P5CMDCA5)
			(conn MCB P5CMDCA6 <== P5CMDCA6 P5CMDCA6)
			(conn MCB P5CMDCA7 <== P5CMDCA7 P5CMDCA7)
			(conn MCB P5CMDCA8 <== P5CMDCA8 P5CMDCA8)
			(conn MCB P5CMDCA9 <== P5CMDCA9 P5CMDCA9)
			(conn MCB P5CMDCA10 <== P5CMDCA10 P5CMDCA10)
			(conn MCB P5CMDCA11 <== P5CMDCA11 P5CMDCA11)
			(conn MCB P5CMDCLK <== P5CMDCLKINV OUT)
			(conn MCB P5CMDEN <== P5CMDENINV OUT)
			(conn MCB P5CMDINSTR0 <== P5CMDINSTR0 P5CMDINSTR0)
			(conn MCB P5CMDINSTR1 <== P5CMDINSTR1 P5CMDINSTR1)
			(conn MCB P5CMDINSTR2 <== P5CMDINSTR2 P5CMDINSTR2)
			(conn MCB P5CMDRA0 <== P5CMDRA0 P5CMDRA0)
			(conn MCB P5CMDRA1 <== P5CMDRA1 P5CMDRA1)
			(conn MCB P5CMDRA2 <== P5CMDRA2 P5CMDRA2)
			(conn MCB P5CMDRA3 <== P5CMDRA3 P5CMDRA3)
			(conn MCB P5CMDRA4 <== P5CMDRA4 P5CMDRA4)
			(conn MCB P5CMDRA5 <== P5CMDRA5 P5CMDRA5)
			(conn MCB P5CMDRA6 <== P5CMDRA6 P5CMDRA6)
			(conn MCB P5CMDRA7 <== P5CMDRA7 P5CMDRA7)
			(conn MCB P5CMDRA8 <== P5CMDRA8 P5CMDRA8)
			(conn MCB P5CMDRA9 <== P5CMDRA9 P5CMDRA9)
			(conn MCB P5CMDRA10 <== P5CMDRA10 P5CMDRA10)
			(conn MCB P5CMDRA11 <== P5CMDRA11 P5CMDRA11)
			(conn MCB P5CMDRA12 <== P5CMDRA12 P5CMDRA12)
			(conn MCB P5CMDRA13 <== P5CMDRA13 P5CMDRA13)
			(conn MCB P5CMDRA14 <== P5CMDRA14 P5CMDRA14)
			(conn MCB P5EN <== P5ENINV OUT)
			(conn MCB P5TSTENB <== P5TSTENB P5TSTENB)
			(conn MCB P5TSTMODEB0 <== P5TSTMODEB0 P5TSTMODEB0)
			(conn MCB P5TSTMODEB1 <== P5TSTMODEB1 P5TSTMODEB1)
			(conn MCB P5TSTMODEB2 <== P5TSTMODEB2 P5TSTMODEB2)
			(conn MCB P5TSTMODEB3 <== P5TSTMODEB3 P5TSTMODEB3)
			(conn MCB P5TSTPINENB <== P5TSTPINENB P5TSTPINENB)
			(conn MCB P5WRDATA0 <== P5WRDATA0 P5WRDATA0)
			(conn MCB P5WRDATA1 <== P5WRDATA1 P5WRDATA1)
			(conn MCB P5WRDATA2 <== P5WRDATA2 P5WRDATA2)
			(conn MCB P5WRDATA3 <== P5WRDATA3 P5WRDATA3)
			(conn MCB P5WRDATA4 <== P5WRDATA4 P5WRDATA4)
			(conn MCB P5WRDATA5 <== P5WRDATA5 P5WRDATA5)
			(conn MCB P5WRDATA6 <== P5WRDATA6 P5WRDATA6)
			(conn MCB P5WRDATA7 <== P5WRDATA7 P5WRDATA7)
			(conn MCB P5WRDATA8 <== P5WRDATA8 P5WRDATA8)
			(conn MCB P5WRDATA9 <== P5WRDATA9 P5WRDATA9)
			(conn MCB P5WRDATA10 <== P5WRDATA10 P5WRDATA10)
			(conn MCB P5WRDATA11 <== P5WRDATA11 P5WRDATA11)
			(conn MCB P5WRDATA12 <== P5WRDATA12 P5WRDATA12)
			(conn MCB P5WRDATA13 <== P5WRDATA13 P5WRDATA13)
			(conn MCB P5WRDATA14 <== P5WRDATA14 P5WRDATA14)
			(conn MCB P5WRDATA15 <== P5WRDATA15 P5WRDATA15)
			(conn MCB P5WRDATA16 <== P5WRDATA16 P5WRDATA16)
			(conn MCB P5WRDATA17 <== P5WRDATA17 P5WRDATA17)
			(conn MCB P5WRDATA18 <== P5WRDATA18 P5WRDATA18)
			(conn MCB P5WRDATA19 <== P5WRDATA19 P5WRDATA19)
			(conn MCB P5WRDATA20 <== P5WRDATA20 P5WRDATA20)
			(conn MCB P5WRDATA21 <== P5WRDATA21 P5WRDATA21)
			(conn MCB P5WRDATA22 <== P5WRDATA22 P5WRDATA22)
			(conn MCB P5WRDATA23 <== P5WRDATA23 P5WRDATA23)
			(conn MCB P5WRDATA24 <== P5WRDATA24 P5WRDATA24)
			(conn MCB P5WRDATA25 <== P5WRDATA25 P5WRDATA25)
			(conn MCB P5WRDATA26 <== P5WRDATA26 P5WRDATA26)
			(conn MCB P5WRDATA27 <== P5WRDATA27 P5WRDATA27)
			(conn MCB P5WRDATA28 <== P5WRDATA28 P5WRDATA28)
			(conn MCB P5WRDATA29 <== P5WRDATA29 P5WRDATA29)
			(conn MCB P5WRDATA30 <== P5WRDATA30 P5WRDATA30)
			(conn MCB P5WRDATA31 <== P5WRDATA31 P5WRDATA31)
			(conn MCB P5WRMASK0 <== P5WRMASK0 P5WRMASK0)
			(conn MCB P5WRMASK1 <== P5WRMASK1 P5WRMASK1)
			(conn MCB P5WRMASK2 <== P5WRMASK2 P5WRMASK2)
			(conn MCB P5WRMASK3 <== P5WRMASK3 P5WRMASK3)
			(conn MCB RECAL <== RECAL RECAL)
			(conn MCB SELFREFRESHENTER <== SELFREFRESHENTER SELFREFRESHENTER)
			(conn MCB SYSRST <== SYSRST SYSRST)
			(conn MCB TSTCMDTESTENB <== TSTCMDTESTENB TSTCMDTESTENB)
			(conn MCB TSTINB0 <== TSTINB0 TSTINB0)
			(conn MCB TSTINB1 <== TSTINB1 TSTINB1)
			(conn MCB TSTINB2 <== TSTINB2 TSTINB2)
			(conn MCB TSTINB3 <== TSTINB3 TSTINB3)
			(conn MCB TSTINB4 <== TSTINB4 TSTINB4)
			(conn MCB TSTINB5 <== TSTINB5 TSTINB5)
			(conn MCB TSTINB6 <== TSTINB6 TSTINB6)
			(conn MCB TSTINB7 <== TSTINB7 TSTINB7)
			(conn MCB TSTINB8 <== TSTINB8 TSTINB8)
			(conn MCB TSTINB9 <== TSTINB9 TSTINB9)
			(conn MCB TSTINB10 <== TSTINB10 TSTINB10)
			(conn MCB TSTINB11 <== TSTINB11 TSTINB11)
			(conn MCB TSTINB12 <== TSTINB12 TSTINB12)
			(conn MCB TSTINB13 <== TSTINB13 TSTINB13)
			(conn MCB TSTINB14 <== TSTINB14 TSTINB14)
			(conn MCB TSTINB15 <== TSTINB15 TSTINB15)
			(conn MCB TSTSCANCLK <== TSTSCANCLK TSTSCANCLK)
			(conn MCB TSTSCANENB <== TSTSCANENB TSTSCANENB)
			(conn MCB TSTSCANIN <== TSTSCANIN TSTSCANIN)
			(conn MCB TSTSCANMODE <== TSTSCANMODE TSTSCANMODE)
			(conn MCB TSTSCANRST <== TSTSCANRST TSTSCANRST)
			(conn MCB TSTSCANSET <== TSTSCANSET TSTSCANSET)
			(conn MCB TSTSEL0 <== TSTSEL0 TSTSEL0)
			(conn MCB TSTSEL1 <== TSTSEL1 TSTSEL1)
			(conn MCB TSTSEL2 <== TSTSEL2 TSTSEL2)
			(conn MCB TSTSEL3 <== TSTSEL3 TSTSEL3)
			(conn MCB TSTSEL4 <== TSTSEL4 TSTSEL4)
			(conn MCB TSTSEL5 <== TSTSEL5 TSTSEL5)
			(conn MCB TSTSEL6 <== TSTSEL6 TSTSEL6)
			(conn MCB TSTSEL7 <== TSTSEL7 TSTSEL7)
			(conn MCB UDQSIOIN <== UDQSIOIN UDQSIOIN)
			(conn MCB UDQSIOIP <== UDQSIOIP UDQSIOIP)
			(conn MCB UIADD <== UIADD UIADD)
			(conn MCB UIADDR0 <== UIADDR0 UIADDR0)
			(conn MCB UIADDR1 <== UIADDR1 UIADDR1)
			(conn MCB UIADDR2 <== UIADDR2 UIADDR2)
			(conn MCB UIADDR3 <== UIADDR3 UIADDR3)
			(conn MCB UIADDR4 <== UIADDR4 UIADDR4)
			(conn MCB UIBROADCAST <== UIBROADCAST UIBROADCAST)
			(conn MCB UICLK <== UICLK UICLK)
			(conn MCB UICMD <== UICMD UICMD)
			(conn MCB UICMDEN <== UICMDEN UICMDEN)
			(conn MCB UICMDIN <== UICMDIN UICMDIN)
			(conn MCB UICS <== UICS UICS)
			(conn MCB UIDONECAL <== UIDONECAL UIDONECAL)
			(conn MCB UIDQCOUNT0 <== UIDQCOUNT0 UIDQCOUNT0)
			(conn MCB UIDQCOUNT1 <== UIDQCOUNT1 UIDQCOUNT1)
			(conn MCB UIDQCOUNT2 <== UIDQCOUNT2 UIDQCOUNT2)
			(conn MCB UIDQCOUNT3 <== UIDQCOUNT3 UIDQCOUNT3)
			(conn MCB UIDQLOWERDEC <== UIDQLOWERDEC UIDQLOWERDEC)
			(conn MCB UIDQLOWERINC <== UIDQLOWERINC UIDQLOWERINC)
			(conn MCB UIDQUPPERDEC <== UIDQUPPERDEC UIDQUPPERDEC)
			(conn MCB UIDQUPPERINC <== UIDQUPPERINC UIDQUPPERINC)
			(conn MCB UIDRPUPDATE <== UIDRPUPDATE UIDRPUPDATE)
			(conn MCB UILDQSDEC <== UILDQSDEC UILDQSDEC)
			(conn MCB UILDQSINC <== UILDQSINC UILDQSINC)
			(conn MCB UIREAD <== UIREAD UIREAD)
			(conn MCB UISDI <== UISDI UISDI)
			(conn MCB UIUDQSDEC <== UIUDQSDEC UIUDQSDEC)
			(conn MCB UIUDQSINC <== UIUDQSINC UIUDQSINC)
		)
	)
	(primitive_def OCT_CALIBRATE 2 5
		(pin S0 S0 input)
		(pin S1 S1 input)
		(element ACCESS_MODE 0
			(cfg STATIC USER)
		)
		(element VREF_VALUE 0
			(cfg #OFF 0.5 0.25 0.75)
		)
		(element S0 1
			(pin S0 output)
			(conn S0 S0 ==> OCT_CALIBRATE S0)
		)
		(element S1 1
			(pin S1 output)
			(conn S1 S1 ==> OCT_CALIBRATE S1)
		)
		(element OCT_CALIBRATE 2 # BEL
			(pin S0 input)
			(pin S1 input)
			(conn OCT_CALIBRATE S0 <== S0 S0)
			(conn OCT_CALIBRATE S1 <== S1 S1)
		)
	)
	(primitive_def OLOGIC2 27 56
		(pin CLK0 CLK0 input)
		(pin REV REV input)
		(pin SR SR input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin SHIFTIN3 SHIFTIN3 input)
		(pin SHIFTIN4 SHIFTIN4 input)
		(pin SHIFTOUT3 SHIFTOUT3 output)
		(pin SHIFTOUT4 SHIFTOUT4 output)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin CLK1 CLK1 input)
		(pin IOCE IOCE input)
		(pin TRAIN TRAIN input)
		(element OUTFF 8 # BEL
			(pin CK0 input)
			(pin CK1 input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn OUTFF Q ==> OMUX OUTFF)
			(conn OUTFF CK0 <== CLK0INV OUT)
			(conn OUTFF CK1 <== CLK1INV OUT)
			(conn OUTFF CE <== OCEUSED OUT)
			(conn OUTFF D1 <== D1USED OUT)
			(conn OUTFF D2 <== D2USED OUT)
			(conn OUTFF SR <== OSRUSED OUT)
			(conn OUTFF REV <== OREVUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1USED 0)
		)
		(element D1USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn D1USED OUT ==> OUTFF D1)
			(conn D1USED OUT ==> O1USED 0)
			(conn D1USED 0 <== D1 D1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2USED 0)
		)
		(element D2USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn D2USED OUT ==> OUTFF D2)
			(conn D2USED 0 <== D2 D2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEUSED 0)
		)
		(element OCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OCEUSED OUT ==> OUTFF CE)
			(conn OCEUSED 0 <== OCE OCE)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
		)
		(element CLK0INV 3
			(pin OUT output)
			(pin CLK0 input)
			(pin CLK0_B input)
			(cfg CLK0 CLK0_B)
			(conn CLK0INV OUT ==> OUTFF CK0)
			(conn CLK0INV OUT ==> TFF CK0)
			(conn CLK0INV OUT ==> MISR CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OMUX OUT)
		)
		(element OMUX 3
			(pin OUT output)
			(pin D1 input)
			(pin OUTFF input)
			(cfg D1 OUTFF)
			(conn OMUX OUT ==> OQ OQ)
			(conn OMUX OUT ==> MISR MISR_PIN)
			(conn OMUX D1 <== O1USED OUT)
			(conn OMUX OUTFF <== OUTFF Q)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> OSRUSED 0)
			(conn SR SR ==> TSRUSED 0)
		)
		(element OSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OSRUSED OUT ==> OUTFF SR)
			(conn OSRUSED 0 <== SR SR)
		)
		(element TSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TSRUSED OUT ==> TFF SR)
			(conn TSRUSED 0 <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> OREVUSED 0)
			(conn REV REV ==> TREVUSED 0)
		)
		(element OREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OREVUSED OUT ==> OUTFF REV)
			(conn OREVUSED 0 <== REV REV)
		)
		(element TREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TREVUSED OUT ==> TFF REV)
			(conn TREVUSED 0 <== REV REV)
		)
		(element TFF 8 # BEL
			(pin CK0 input)
			(pin CK1 input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn TFF Q ==> TMUX TFF)
			(conn TFF CK0 <== CLK0INV OUT)
			(conn TFF CK1 <== CLK1INV OUT)
			(conn TFF CE <== TCEUSED OUT)
			(conn TFF D1 <== T1USED OUT)
			(conn TFF D2 <== T2USED OUT)
			(conn TFF SR <== TSRUSED OUT)
			(conn TFF REV <== TREVUSED OUT)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1USED 0)
		)
		(element T1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T1USED OUT ==> TFF D1)
			(conn T1USED OUT ==> OT1USED 0)
			(conn T1USED 0 <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2USED 0)
		)
		(element T2USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T2USED OUT ==> TFF D2)
			(conn T2USED 0 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEUSED 0)
		)
		(element TCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TCEUSED OUT ==> TFF CE)
			(conn TCEUSED 0 <== TCE TCE)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
		)
		(element CLK1INV 3
			(pin OUT output)
			(pin CLK1 input)
			(pin CLK1_B input)
			(cfg CLK1 CLK1_B)
			(conn CLK1INV OUT ==> OUTFF CK1)
			(conn CLK1INV OUT ==> TFF CK1)
			(conn CLK1INV OUT ==> MISR CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== TMUX OUT)
		)
		(element TMUX 3
			(pin OUT output)
			(pin T1 input)
			(pin TFF input)
			(cfg T1 TFF)
			(conn TMUX OUT ==> TQ TQ)
			(conn TMUX T1 <== OT1USED OUT)
			(conn TMUX TFF <== TFF Q)
		)
		(element TFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element OUTFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element TDDR_ALIGNMENT 0
			(cfg NONE C0 C1)
		)
		(element DDR_ALIGNMENT 0
			(cfg NONE C0 C1)
		)
		(element SRTYPE_OQ 0
			(cfg ASYNC SYNC)
		)
		(element SRINIT_OQ 0
			(cfg 0 1)
		)
		(element SRTYPE_TQ 0
			(cfg ASYNC SYNC)
		)
		(element SRINIT_TQ 0
			(cfg 0 1)
		)
		(element MISRATTRBOX 0
			(cfg MISR_ENABLE_DATA)
		)
		(element MISR_ENABLE_CLK 0
			(cfg CLK1 CLK0)
		)
		(element MISR 3 # BEL
			(pin MISR_PIN input)
			(pin CLK0 input)
			(pin CLK1 input)
			(conn MISR MISR_PIN <== OMUX OUT)
			(conn MISR CLK0 <== CLK0INV OUT)
			(conn MISR CLK1 <== CLK1INV OUT)
		)
		(element IOCE 1
			(pin IOCE output)
		)
		(element TRAIN 1
			(pin TRAIN output)
		)
		(element SHIFTIN4 1
			(pin SHIFTIN4 output)
		)
		(element SHIFTIN3 1
			(pin SHIFTIN3 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element D3 1
			(pin D3 output)
		)
		(element D4 1
			(pin D4 output)
		)
		(element T3 1
			(pin T3 output)
		)
		(element T4 1
			(pin T4 output)
		)
		(element SHIFTOUT4 1
			(pin SHIFTOUT4 input)
		)
		(element SHIFTOUT3 1
			(pin SHIFTOUT3 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element O1USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn O1USED OUT ==> OMUX D1)
			(conn O1USED 0 <== D1USED OUT)
		)
		(element OT1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OT1USED OUT ==> TMUX T1)
			(conn OT1USED 0 <== T1USED OUT)
		)
	)
	(primitive_def OPAD 1 3
		(pin I I input)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD <== OPAD O)
		)
		(element OPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn OPAD O ==> PAD PAD)
			(conn OPAD I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> OPAD I)
		)
	)
	(primitive_def OSERDES2 26 36
		(pin CLK0 CLK0 input)
		(pin RST RST input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin SHIFTIN3 SHIFTIN3 input)
		(pin SHIFTIN4 SHIFTIN4 input)
		(pin SHIFTOUT3 SHIFTOUT3 output)
		(pin SHIFTOUT4 SHIFTOUT4 output)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin CLK1 CLK1 input)
		(pin IOCE IOCE input)
		(pin TRAIN TRAIN input)
		(element DATA_RATE_OQ 0
			(cfg SDR DDR)
		)
		(element DATA_RATE_OT 0
			(cfg SDR DDR BUF)
		)
		(element DATA_WIDTH 0
			(cfg 8 7 6 5 4 3 2 1)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element BYPASS_GCLK_FF 0
			(cfg TRUE FALSE)
		)
		(element OUTPUT_MODE 0
			(cfg DIFFERENTIAL SINGLE_ENDED)
		)
		(element TRAIN_PATTERN 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element OSERDES2 26 # BEL
			(pin TRAIN input)
			(pin CLK0 input)
			(pin CLK1 input)
			(pin CLKDIV input)
			(pin IOCE input)
			(pin D1 input)
			(pin D2 input)
			(pin D3 input)
			(pin D4 input)
			(pin OCE input)
			(pin T1 input)
			(pin T2 input)
			(pin T3 input)
			(pin T4 input)
			(pin TCE input)
			(pin RST input)
			(pin SHIFTIN1 input)
			(pin SHIFTIN2 input)
			(pin SHIFTIN3 input)
			(pin SHIFTIN4 input)
			(pin OQ output)
			(pin TQ output)
			(pin SHIFTOUT1 output)
			(pin SHIFTOUT2 output)
			(pin SHIFTOUT3 output)
			(pin SHIFTOUT4 output)
			(conn OSERDES2 OQ ==> OQ OQ)
			(conn OSERDES2 TQ ==> TQ TQ)
			(conn OSERDES2 SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn OSERDES2 SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn OSERDES2 SHIFTOUT3 ==> SHIFTOUT3 SHIFTOUT3)
			(conn OSERDES2 SHIFTOUT4 ==> SHIFTOUT4 SHIFTOUT4)
			(conn OSERDES2 TRAIN <== TRAIN TRAIN)
			(conn OSERDES2 CLK0 <== CLK0INV OUT)
			(conn OSERDES2 CLK1 <== CLK1INV OUT)
			(conn OSERDES2 CLKDIV <== CLKDIV CLKDIV)
			(conn OSERDES2 IOCE <== IOCE IOCE)
			(conn OSERDES2 D1 <== D1 D1)
			(conn OSERDES2 D2 <== D2 D2)
			(conn OSERDES2 D3 <== D3 D3)
			(conn OSERDES2 D4 <== D4 D4)
			(conn OSERDES2 OCE <== OCE OCE)
			(conn OSERDES2 T1 <== T1 T1)
			(conn OSERDES2 T2 <== T2 T2)
			(conn OSERDES2 T3 <== T3 T3)
			(conn OSERDES2 T4 <== T4 T4)
			(conn OSERDES2 TCE <== TCE TCE)
			(conn OSERDES2 RST <== RST RST)
			(conn OSERDES2 SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn OSERDES2 SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn OSERDES2 SHIFTIN3 <== SHIFTIN3 SHIFTIN3)
			(conn OSERDES2 SHIFTIN4 <== SHIFTIN4 SHIFTIN4)
		)
		(element TRAIN 1
			(pin TRAIN output)
			(conn TRAIN TRAIN ==> OSERDES2 TRAIN)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> OSERDES2 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
		)
		(element CLK1INV 3
			(pin CLK1_B input)
			(pin CLK1 input)
			(pin OUT output)
			(cfg CLK1_B CLK1)
			(conn CLK1INV OUT ==> OSERDES2 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> OSERDES2 CLKDIV)
		)
		(element IOCE 1
			(pin IOCE output)
			(conn IOCE IOCE ==> OSERDES2 IOCE)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> OSERDES2 D1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> OSERDES2 D2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> OSERDES2 D3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> OSERDES2 D4)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OSERDES2 OCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> OSERDES2 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> OSERDES2 T2)
		)
		(element T3 1
			(pin T3 output)
			(conn T3 T3 ==> OSERDES2 T3)
		)
		(element T4 1
			(pin T4 output)
			(conn T4 T4 ==> OSERDES2 T4)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> OSERDES2 TCE)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> OSERDES2 RST)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> OSERDES2 SHIFTIN1)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> OSERDES2 SHIFTIN2)
		)
		(element SHIFTIN3 1
			(pin SHIFTIN3 output)
			(conn SHIFTIN3 SHIFTIN3 ==> OSERDES2 SHIFTIN3)
		)
		(element SHIFTIN4 1
			(pin SHIFTIN4 output)
			(conn SHIFTIN4 SHIFTIN4 ==> OSERDES2 SHIFTIN4)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OSERDES2 OQ)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== OSERDES2 TQ)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== OSERDES2 SHIFTOUT1)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== OSERDES2 SHIFTOUT2)
		)
		(element SHIFTOUT3 1
			(pin SHIFTOUT3 input)
			(conn SHIFTOUT3 SHIFTOUT3 <== OSERDES2 SHIFTOUT3)
		)
		(element SHIFTOUT4 1
			(pin SHIFTOUT4 input)
			(conn SHIFTOUT4 SHIFTOUT4 <== OSERDES2 SHIFTOUT4)
		)
	)
	(primitive_def PCIE_A1 813 838
		(pin CFGBUSNUMBER7 CFGBUSNUMBER7 output)
		(pin CFGBUSNUMBER6 CFGBUSNUMBER6 output)
		(pin CFGBUSNUMBER5 CFGBUSNUMBER5 output)
		(pin CFGBUSNUMBER4 CFGBUSNUMBER4 output)
		(pin CFGBUSNUMBER3 CFGBUSNUMBER3 output)
		(pin CFGBUSNUMBER2 CFGBUSNUMBER2 output)
		(pin CFGBUSNUMBER1 CFGBUSNUMBER1 output)
		(pin CFGBUSNUMBER0 CFGBUSNUMBER0 output)
		(pin CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE output)
		(pin CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE output)
		(pin CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE output)
		(pin CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE output)
		(pin CFGCOMMANDSERREN CFGCOMMANDSERREN output)
		(pin CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN output)
		(pin CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN output)
		(pin CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO output)
		(pin CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN output)
		(pin CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN output)
		(pin CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 output)
		(pin CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 output)
		(pin CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 output)
		(pin CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 output)
		(pin CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 output)
		(pin CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 output)
		(pin CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN output)
		(pin CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN output)
		(pin CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN output)
		(pin CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN output)
		(pin CFGDEVICENUMBER4 CFGDEVICENUMBER4 output)
		(pin CFGDEVICENUMBER3 CFGDEVICENUMBER3 output)
		(pin CFGDEVICENUMBER2 CFGDEVICENUMBER2 output)
		(pin CFGDEVICENUMBER1 CFGDEVICENUMBER1 output)
		(pin CFGDEVICENUMBER0 CFGDEVICENUMBER0 output)
		(pin CFGDEVID15 CFGDEVID15 input)
		(pin CFGDEVID14 CFGDEVID14 input)
		(pin CFGDEVID13 CFGDEVID13 input)
		(pin CFGDEVID12 CFGDEVID12 input)
		(pin CFGDEVID11 CFGDEVID11 input)
		(pin CFGDEVID10 CFGDEVID10 input)
		(pin CFGDEVID9 CFGDEVID9 input)
		(pin CFGDEVID8 CFGDEVID8 input)
		(pin CFGDEVID7 CFGDEVID7 input)
		(pin CFGDEVID6 CFGDEVID6 input)
		(pin CFGDEVID5 CFGDEVID5 input)
		(pin CFGDEVID4 CFGDEVID4 input)
		(pin CFGDEVID3 CFGDEVID3 input)
		(pin CFGDEVID2 CFGDEVID2 input)
		(pin CFGDEVID1 CFGDEVID1 input)
		(pin CFGDEVID0 CFGDEVID0 input)
		(pin CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED output)
		(pin CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED output)
		(pin CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED output)
		(pin CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED output)
		(pin CFGDO31 CFGDO31 output)
		(pin CFGDO30 CFGDO30 output)
		(pin CFGDO29 CFGDO29 output)
		(pin CFGDO28 CFGDO28 output)
		(pin CFGDO27 CFGDO27 output)
		(pin CFGDO26 CFGDO26 output)
		(pin CFGDO25 CFGDO25 output)
		(pin CFGDO24 CFGDO24 output)
		(pin CFGDO23 CFGDO23 output)
		(pin CFGDO22 CFGDO22 output)
		(pin CFGDO21 CFGDO21 output)
		(pin CFGDO20 CFGDO20 output)
		(pin CFGDO19 CFGDO19 output)
		(pin CFGDO18 CFGDO18 output)
		(pin CFGDO17 CFGDO17 output)
		(pin CFGDO16 CFGDO16 output)
		(pin CFGDO15 CFGDO15 output)
		(pin CFGDO14 CFGDO14 output)
		(pin CFGDO13 CFGDO13 output)
		(pin CFGDO12 CFGDO12 output)
		(pin CFGDO11 CFGDO11 output)
		(pin CFGDO10 CFGDO10 output)
		(pin CFGDO9 CFGDO9 output)
		(pin CFGDO8 CFGDO8 output)
		(pin CFGDO7 CFGDO7 output)
		(pin CFGDO6 CFGDO6 output)
		(pin CFGDO5 CFGDO5 output)
		(pin CFGDO4 CFGDO4 output)
		(pin CFGDO3 CFGDO3 output)
		(pin CFGDO2 CFGDO2 output)
		(pin CFGDO1 CFGDO1 output)
		(pin CFGDO0 CFGDO0 output)
		(pin CFGDSN63 CFGDSN63 input)
		(pin CFGDSN62 CFGDSN62 input)
		(pin CFGDSN61 CFGDSN61 input)
		(pin CFGDSN60 CFGDSN60 input)
		(pin CFGDSN59 CFGDSN59 input)
		(pin CFGDSN58 CFGDSN58 input)
		(pin CFGDSN57 CFGDSN57 input)
		(pin CFGDSN56 CFGDSN56 input)
		(pin CFGDSN55 CFGDSN55 input)
		(pin CFGDSN54 CFGDSN54 input)
		(pin CFGDSN53 CFGDSN53 input)
		(pin CFGDSN52 CFGDSN52 input)
		(pin CFGDSN51 CFGDSN51 input)
		(pin CFGDSN50 CFGDSN50 input)
		(pin CFGDSN49 CFGDSN49 input)
		(pin CFGDSN48 CFGDSN48 input)
		(pin CFGDSN47 CFGDSN47 input)
		(pin CFGDSN46 CFGDSN46 input)
		(pin CFGDSN45 CFGDSN45 input)
		(pin CFGDSN44 CFGDSN44 input)
		(pin CFGDSN43 CFGDSN43 input)
		(pin CFGDSN42 CFGDSN42 input)
		(pin CFGDSN41 CFGDSN41 input)
		(pin CFGDSN40 CFGDSN40 input)
		(pin CFGDSN39 CFGDSN39 input)
		(pin CFGDSN38 CFGDSN38 input)
		(pin CFGDSN37 CFGDSN37 input)
		(pin CFGDSN36 CFGDSN36 input)
		(pin CFGDSN35 CFGDSN35 input)
		(pin CFGDSN34 CFGDSN34 input)
		(pin CFGDSN33 CFGDSN33 input)
		(pin CFGDSN32 CFGDSN32 input)
		(pin CFGDSN31 CFGDSN31 input)
		(pin CFGDSN30 CFGDSN30 input)
		(pin CFGDSN29 CFGDSN29 input)
		(pin CFGDSN28 CFGDSN28 input)
		(pin CFGDSN27 CFGDSN27 input)
		(pin CFGDSN26 CFGDSN26 input)
		(pin CFGDSN25 CFGDSN25 input)
		(pin CFGDSN24 CFGDSN24 input)
		(pin CFGDSN23 CFGDSN23 input)
		(pin CFGDSN22 CFGDSN22 input)
		(pin CFGDSN21 CFGDSN21 input)
		(pin CFGDSN20 CFGDSN20 input)
		(pin CFGDSN19 CFGDSN19 input)
		(pin CFGDSN18 CFGDSN18 input)
		(pin CFGDSN17 CFGDSN17 input)
		(pin CFGDSN16 CFGDSN16 input)
		(pin CFGDSN15 CFGDSN15 input)
		(pin CFGDSN14 CFGDSN14 input)
		(pin CFGDSN13 CFGDSN13 input)
		(pin CFGDSN12 CFGDSN12 input)
		(pin CFGDSN11 CFGDSN11 input)
		(pin CFGDSN10 CFGDSN10 input)
		(pin CFGDSN9 CFGDSN9 input)
		(pin CFGDSN8 CFGDSN8 input)
		(pin CFGDSN7 CFGDSN7 input)
		(pin CFGDSN6 CFGDSN6 input)
		(pin CFGDSN5 CFGDSN5 input)
		(pin CFGDSN4 CFGDSN4 input)
		(pin CFGDSN3 CFGDSN3 input)
		(pin CFGDSN2 CFGDSN2 input)
		(pin CFGDSN1 CFGDSN1 input)
		(pin CFGDSN0 CFGDSN0 input)
		(pin CFGDWADDR9 CFGDWADDR9 input)
		(pin CFGDWADDR8 CFGDWADDR8 input)
		(pin CFGDWADDR7 CFGDWADDR7 input)
		(pin CFGDWADDR6 CFGDWADDR6 input)
		(pin CFGDWADDR5 CFGDWADDR5 input)
		(pin CFGDWADDR4 CFGDWADDR4 input)
		(pin CFGDWADDR3 CFGDWADDR3 input)
		(pin CFGDWADDR2 CFGDWADDR2 input)
		(pin CFGDWADDR1 CFGDWADDR1 input)
		(pin CFGDWADDR0 CFGDWADDR0 input)
		(pin CFGERRCORN CFGERRCORN input)
		(pin CFGERRCPLABORTN CFGERRCPLABORTN input)
		(pin CFGERRCPLRDYN CFGERRCPLRDYN output)
		(pin CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN input)
		(pin CFGERRECRCN CFGERRECRCN input)
		(pin CFGERRLOCKEDN CFGERRLOCKEDN input)
		(pin CFGERRPOSTEDN CFGERRPOSTEDN input)
		(pin CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 input)
		(pin CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 input)
		(pin CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 input)
		(pin CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 input)
		(pin CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 input)
		(pin CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 input)
		(pin CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 input)
		(pin CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 input)
		(pin CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 input)
		(pin CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 input)
		(pin CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 input)
		(pin CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 input)
		(pin CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 input)
		(pin CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 input)
		(pin CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 input)
		(pin CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 input)
		(pin CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 input)
		(pin CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 input)
		(pin CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 input)
		(pin CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 input)
		(pin CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 input)
		(pin CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 input)
		(pin CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 input)
		(pin CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 input)
		(pin CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 input)
		(pin CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 input)
		(pin CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 input)
		(pin CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 input)
		(pin CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 input)
		(pin CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 input)
		(pin CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 input)
		(pin CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 input)
		(pin CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 input)
		(pin CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 input)
		(pin CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 input)
		(pin CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 input)
		(pin CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 input)
		(pin CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 input)
		(pin CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 input)
		(pin CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 input)
		(pin CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 input)
		(pin CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 input)
		(pin CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 input)
		(pin CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 input)
		(pin CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 input)
		(pin CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 input)
		(pin CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 input)
		(pin CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 input)
		(pin CFGERRURN CFGERRURN input)
		(pin CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2 output)
		(pin CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1 output)
		(pin CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0 output)
		(pin CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN input)
		(pin CFGINTERRUPTDI7 CFGINTERRUPTDI7 input)
		(pin CFGINTERRUPTDI6 CFGINTERRUPTDI6 input)
		(pin CFGINTERRUPTDI5 CFGINTERRUPTDI5 input)
		(pin CFGINTERRUPTDI4 CFGINTERRUPTDI4 input)
		(pin CFGINTERRUPTDI3 CFGINTERRUPTDI3 input)
		(pin CFGINTERRUPTDI2 CFGINTERRUPTDI2 input)
		(pin CFGINTERRUPTDI1 CFGINTERRUPTDI1 input)
		(pin CFGINTERRUPTDI0 CFGINTERRUPTDI0 input)
		(pin CFGINTERRUPTDO7 CFGINTERRUPTDO7 output)
		(pin CFGINTERRUPTDO6 CFGINTERRUPTDO6 output)
		(pin CFGINTERRUPTDO5 CFGINTERRUPTDO5 output)
		(pin CFGINTERRUPTDO4 CFGINTERRUPTDO4 output)
		(pin CFGINTERRUPTDO3 CFGINTERRUPTDO3 output)
		(pin CFGINTERRUPTDO2 CFGINTERRUPTDO2 output)
		(pin CFGINTERRUPTDO1 CFGINTERRUPTDO1 output)
		(pin CFGINTERRUPTDO0 CFGINTERRUPTDO0 output)
		(pin CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 output)
		(pin CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 output)
		(pin CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 output)
		(pin CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE output)
		(pin CFGINTERRUPTN CFGINTERRUPTN input)
		(pin CFGINTERRUPTRDYN CFGINTERRUPTRDYN output)
		(pin CFGLINKCONTOLRCB CFGLINKCONTOLRCB output)
		(pin CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 output)
		(pin CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 output)
		(pin CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK output)
		(pin CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC output)
		(pin CFGLTSSMSTATE4 CFGLTSSMSTATE4 output)
		(pin CFGLTSSMSTATE3 CFGLTSSMSTATE3 output)
		(pin CFGLTSSMSTATE2 CFGLTSSMSTATE2 output)
		(pin CFGLTSSMSTATE1 CFGLTSSMSTATE1 output)
		(pin CFGLTSSMSTATE0 CFGLTSSMSTATE0 output)
		(pin CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2 output)
		(pin CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1 output)
		(pin CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0 output)
		(pin CFGPMWAKEN CFGPMWAKEN input)
		(pin CFGRDENN CFGRDENN input)
		(pin CFGRDWRDONEN CFGRDWRDONEN output)
		(pin CFGREVID7 CFGREVID7 input)
		(pin CFGREVID6 CFGREVID6 input)
		(pin CFGREVID5 CFGREVID5 input)
		(pin CFGREVID4 CFGREVID4 input)
		(pin CFGREVID3 CFGREVID3 input)
		(pin CFGREVID2 CFGREVID2 input)
		(pin CFGREVID1 CFGREVID1 input)
		(pin CFGREVID0 CFGREVID0 input)
		(pin CFGSUBSYSID15 CFGSUBSYSID15 input)
		(pin CFGSUBSYSID14 CFGSUBSYSID14 input)
		(pin CFGSUBSYSID13 CFGSUBSYSID13 input)
		(pin CFGSUBSYSID12 CFGSUBSYSID12 input)
		(pin CFGSUBSYSID11 CFGSUBSYSID11 input)
		(pin CFGSUBSYSID10 CFGSUBSYSID10 input)
		(pin CFGSUBSYSID9 CFGSUBSYSID9 input)
		(pin CFGSUBSYSID8 CFGSUBSYSID8 input)
		(pin CFGSUBSYSID7 CFGSUBSYSID7 input)
		(pin CFGSUBSYSID6 CFGSUBSYSID6 input)
		(pin CFGSUBSYSID5 CFGSUBSYSID5 input)
		(pin CFGSUBSYSID4 CFGSUBSYSID4 input)
		(pin CFGSUBSYSID3 CFGSUBSYSID3 input)
		(pin CFGSUBSYSID2 CFGSUBSYSID2 input)
		(pin CFGSUBSYSID1 CFGSUBSYSID1 input)
		(pin CFGSUBSYSID0 CFGSUBSYSID0 input)
		(pin CFGSUBSYSVENID15 CFGSUBSYSVENID15 input)
		(pin CFGSUBSYSVENID14 CFGSUBSYSVENID14 input)
		(pin CFGSUBSYSVENID13 CFGSUBSYSVENID13 input)
		(pin CFGSUBSYSVENID12 CFGSUBSYSVENID12 input)
		(pin CFGSUBSYSVENID11 CFGSUBSYSVENID11 input)
		(pin CFGSUBSYSVENID10 CFGSUBSYSVENID10 input)
		(pin CFGSUBSYSVENID9 CFGSUBSYSVENID9 input)
		(pin CFGSUBSYSVENID8 CFGSUBSYSVENID8 input)
		(pin CFGSUBSYSVENID7 CFGSUBSYSVENID7 input)
		(pin CFGSUBSYSVENID6 CFGSUBSYSVENID6 input)
		(pin CFGSUBSYSVENID5 CFGSUBSYSVENID5 input)
		(pin CFGSUBSYSVENID4 CFGSUBSYSVENID4 input)
		(pin CFGSUBSYSVENID3 CFGSUBSYSVENID3 input)
		(pin CFGSUBSYSVENID2 CFGSUBSYSVENID2 input)
		(pin CFGSUBSYSVENID1 CFGSUBSYSVENID1 input)
		(pin CFGSUBSYSVENID0 CFGSUBSYSVENID0 input)
		(pin CFGTOTURNOFFN CFGTOTURNOFFN output)
		(pin CFGTRNPENDINGN CFGTRNPENDINGN input)
		(pin CFGTURNOFFOKN CFGTURNOFFOKN input)
		(pin CFGVENID15 CFGVENID15 input)
		(pin CFGVENID14 CFGVENID14 input)
		(pin CFGVENID13 CFGVENID13 input)
		(pin CFGVENID12 CFGVENID12 input)
		(pin CFGVENID11 CFGVENID11 input)
		(pin CFGVENID10 CFGVENID10 input)
		(pin CFGVENID9 CFGVENID9 input)
		(pin CFGVENID8 CFGVENID8 input)
		(pin CFGVENID7 CFGVENID7 input)
		(pin CFGVENID6 CFGVENID6 input)
		(pin CFGVENID5 CFGVENID5 input)
		(pin CFGVENID4 CFGVENID4 input)
		(pin CFGVENID3 CFGVENID3 input)
		(pin CFGVENID2 CFGVENID2 input)
		(pin CFGVENID1 CFGVENID1 input)
		(pin CFGVENID0 CFGVENID0 input)
		(pin CLOCKLOCKED CLOCKLOCKED input)
		(pin DBGBADDLLPSTATUS DBGBADDLLPSTATUS output)
		(pin DBGBADTLPLCRC DBGBADTLPLCRC output)
		(pin DBGBADTLPSEQNUM DBGBADTLPSEQNUM output)
		(pin DBGBADTLPSTATUS DBGBADTLPSTATUS output)
		(pin DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS output)
		(pin DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS output)
		(pin DBGMLFRMDLENGTH DBGMLFRMDLENGTH output)
		(pin DBGMLFRMDMPS DBGMLFRMDMPS output)
		(pin DBGMLFRMDTCVC DBGMLFRMDTCVC output)
		(pin DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS output)
		(pin DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE output)
		(pin DBGPOISTLPSTATUS DBGPOISTLPSTATUS output)
		(pin DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS output)
		(pin DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE output)
		(pin DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL output)
		(pin DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL output)
		(pin DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED output)
		(pin DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS output)
		(pin DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS output)
		(pin DBGURNOBARHIT DBGURNOBARHIT output)
		(pin DBGURPOISCFGWR DBGURPOISCFGWR output)
		(pin DBGURSTATUS DBGURSTATUS output)
		(pin DBGURUNSUPMSG DBGURUNSUPMSG output)
		(pin MGTCLK MGTCLK input)
		(pin MIMRXRADDR11 MIMRXRADDR11 output)
		(pin MIMRXRADDR10 MIMRXRADDR10 output)
		(pin MIMRXRADDR9 MIMRXRADDR9 output)
		(pin MIMRXRADDR8 MIMRXRADDR8 output)
		(pin MIMRXRADDR7 MIMRXRADDR7 output)
		(pin MIMRXRADDR6 MIMRXRADDR6 output)
		(pin MIMRXRADDR5 MIMRXRADDR5 output)
		(pin MIMRXRADDR4 MIMRXRADDR4 output)
		(pin MIMRXRADDR3 MIMRXRADDR3 output)
		(pin MIMRXRADDR2 MIMRXRADDR2 output)
		(pin MIMRXRADDR1 MIMRXRADDR1 output)
		(pin MIMRXRADDR0 MIMRXRADDR0 output)
		(pin MIMRXRDATA34 MIMRXRDATA34 input)
		(pin MIMRXRDATA33 MIMRXRDATA33 input)
		(pin MIMRXRDATA32 MIMRXRDATA32 input)
		(pin MIMRXRDATA31 MIMRXRDATA31 input)
		(pin MIMRXRDATA30 MIMRXRDATA30 input)
		(pin MIMRXRDATA29 MIMRXRDATA29 input)
		(pin MIMRXRDATA28 MIMRXRDATA28 input)
		(pin MIMRXRDATA27 MIMRXRDATA27 input)
		(pin MIMRXRDATA26 MIMRXRDATA26 input)
		(pin MIMRXRDATA25 MIMRXRDATA25 input)
		(pin MIMRXRDATA24 MIMRXRDATA24 input)
		(pin MIMRXRDATA23 MIMRXRDATA23 input)
		(pin MIMRXRDATA22 MIMRXRDATA22 input)
		(pin MIMRXRDATA21 MIMRXRDATA21 input)
		(pin MIMRXRDATA20 MIMRXRDATA20 input)
		(pin MIMRXRDATA19 MIMRXRDATA19 input)
		(pin MIMRXRDATA18 MIMRXRDATA18 input)
		(pin MIMRXRDATA17 MIMRXRDATA17 input)
		(pin MIMRXRDATA16 MIMRXRDATA16 input)
		(pin MIMRXRDATA15 MIMRXRDATA15 input)
		(pin MIMRXRDATA14 MIMRXRDATA14 input)
		(pin MIMRXRDATA13 MIMRXRDATA13 input)
		(pin MIMRXRDATA12 MIMRXRDATA12 input)
		(pin MIMRXRDATA11 MIMRXRDATA11 input)
		(pin MIMRXRDATA10 MIMRXRDATA10 input)
		(pin MIMRXRDATA9 MIMRXRDATA9 input)
		(pin MIMRXRDATA8 MIMRXRDATA8 input)
		(pin MIMRXRDATA7 MIMRXRDATA7 input)
		(pin MIMRXRDATA6 MIMRXRDATA6 input)
		(pin MIMRXRDATA5 MIMRXRDATA5 input)
		(pin MIMRXRDATA4 MIMRXRDATA4 input)
		(pin MIMRXRDATA3 MIMRXRDATA3 input)
		(pin MIMRXRDATA2 MIMRXRDATA2 input)
		(pin MIMRXRDATA1 MIMRXRDATA1 input)
		(pin MIMRXRDATA0 MIMRXRDATA0 input)
		(pin MIMRXREN MIMRXREN output)
		(pin MIMRXWADDR11 MIMRXWADDR11 output)
		(pin MIMRXWADDR10 MIMRXWADDR10 output)
		(pin MIMRXWADDR9 MIMRXWADDR9 output)
		(pin MIMRXWADDR8 MIMRXWADDR8 output)
		(pin MIMRXWADDR7 MIMRXWADDR7 output)
		(pin MIMRXWADDR6 MIMRXWADDR6 output)
		(pin MIMRXWADDR5 MIMRXWADDR5 output)
		(pin MIMRXWADDR4 MIMRXWADDR4 output)
		(pin MIMRXWADDR3 MIMRXWADDR3 output)
		(pin MIMRXWADDR2 MIMRXWADDR2 output)
		(pin MIMRXWADDR1 MIMRXWADDR1 output)
		(pin MIMRXWADDR0 MIMRXWADDR0 output)
		(pin MIMRXWDATA34 MIMRXWDATA34 output)
		(pin MIMRXWDATA33 MIMRXWDATA33 output)
		(pin MIMRXWDATA32 MIMRXWDATA32 output)
		(pin MIMRXWDATA31 MIMRXWDATA31 output)
		(pin MIMRXWDATA30 MIMRXWDATA30 output)
		(pin MIMRXWDATA29 MIMRXWDATA29 output)
		(pin MIMRXWDATA28 MIMRXWDATA28 output)
		(pin MIMRXWDATA27 MIMRXWDATA27 output)
		(pin MIMRXWDATA26 MIMRXWDATA26 output)
		(pin MIMRXWDATA25 MIMRXWDATA25 output)
		(pin MIMRXWDATA24 MIMRXWDATA24 output)
		(pin MIMRXWDATA23 MIMRXWDATA23 output)
		(pin MIMRXWDATA22 MIMRXWDATA22 output)
		(pin MIMRXWDATA21 MIMRXWDATA21 output)
		(pin MIMRXWDATA20 MIMRXWDATA20 output)
		(pin MIMRXWDATA19 MIMRXWDATA19 output)
		(pin MIMRXWDATA18 MIMRXWDATA18 output)
		(pin MIMRXWDATA17 MIMRXWDATA17 output)
		(pin MIMRXWDATA16 MIMRXWDATA16 output)
		(pin MIMRXWDATA15 MIMRXWDATA15 output)
		(pin MIMRXWDATA14 MIMRXWDATA14 output)
		(pin MIMRXWDATA13 MIMRXWDATA13 output)
		(pin MIMRXWDATA12 MIMRXWDATA12 output)
		(pin MIMRXWDATA11 MIMRXWDATA11 output)
		(pin MIMRXWDATA10 MIMRXWDATA10 output)
		(pin MIMRXWDATA9 MIMRXWDATA9 output)
		(pin MIMRXWDATA8 MIMRXWDATA8 output)
		(pin MIMRXWDATA7 MIMRXWDATA7 output)
		(pin MIMRXWDATA6 MIMRXWDATA6 output)
		(pin MIMRXWDATA5 MIMRXWDATA5 output)
		(pin MIMRXWDATA4 MIMRXWDATA4 output)
		(pin MIMRXWDATA3 MIMRXWDATA3 output)
		(pin MIMRXWDATA2 MIMRXWDATA2 output)
		(pin MIMRXWDATA1 MIMRXWDATA1 output)
		(pin MIMRXWDATA0 MIMRXWDATA0 output)
		(pin MIMRXWEN MIMRXWEN output)
		(pin MIMTXRADDR11 MIMTXRADDR11 output)
		(pin MIMTXRADDR10 MIMTXRADDR10 output)
		(pin MIMTXRADDR9 MIMTXRADDR9 output)
		(pin MIMTXRADDR8 MIMTXRADDR8 output)
		(pin MIMTXRADDR7 MIMTXRADDR7 output)
		(pin MIMTXRADDR6 MIMTXRADDR6 output)
		(pin MIMTXRADDR5 MIMTXRADDR5 output)
		(pin MIMTXRADDR4 MIMTXRADDR4 output)
		(pin MIMTXRADDR3 MIMTXRADDR3 output)
		(pin MIMTXRADDR2 MIMTXRADDR2 output)
		(pin MIMTXRADDR1 MIMTXRADDR1 output)
		(pin MIMTXRADDR0 MIMTXRADDR0 output)
		(pin MIMTXRDATA35 MIMTXRDATA35 input)
		(pin MIMTXRDATA34 MIMTXRDATA34 input)
		(pin MIMTXRDATA33 MIMTXRDATA33 input)
		(pin MIMTXRDATA32 MIMTXRDATA32 input)
		(pin MIMTXRDATA31 MIMTXRDATA31 input)
		(pin MIMTXRDATA30 MIMTXRDATA30 input)
		(pin MIMTXRDATA29 MIMTXRDATA29 input)
		(pin MIMTXRDATA28 MIMTXRDATA28 input)
		(pin MIMTXRDATA27 MIMTXRDATA27 input)
		(pin MIMTXRDATA26 MIMTXRDATA26 input)
		(pin MIMTXRDATA25 MIMTXRDATA25 input)
		(pin MIMTXRDATA24 MIMTXRDATA24 input)
		(pin MIMTXRDATA23 MIMTXRDATA23 input)
		(pin MIMTXRDATA22 MIMTXRDATA22 input)
		(pin MIMTXRDATA21 MIMTXRDATA21 input)
		(pin MIMTXRDATA20 MIMTXRDATA20 input)
		(pin MIMTXRDATA19 MIMTXRDATA19 input)
		(pin MIMTXRDATA18 MIMTXRDATA18 input)
		(pin MIMTXRDATA17 MIMTXRDATA17 input)
		(pin MIMTXRDATA16 MIMTXRDATA16 input)
		(pin MIMTXRDATA15 MIMTXRDATA15 input)
		(pin MIMTXRDATA14 MIMTXRDATA14 input)
		(pin MIMTXRDATA13 MIMTXRDATA13 input)
		(pin MIMTXRDATA12 MIMTXRDATA12 input)
		(pin MIMTXRDATA11 MIMTXRDATA11 input)
		(pin MIMTXRDATA10 MIMTXRDATA10 input)
		(pin MIMTXRDATA9 MIMTXRDATA9 input)
		(pin MIMTXRDATA8 MIMTXRDATA8 input)
		(pin MIMTXRDATA7 MIMTXRDATA7 input)
		(pin MIMTXRDATA6 MIMTXRDATA6 input)
		(pin MIMTXRDATA5 MIMTXRDATA5 input)
		(pin MIMTXRDATA4 MIMTXRDATA4 input)
		(pin MIMTXRDATA3 MIMTXRDATA3 input)
		(pin MIMTXRDATA2 MIMTXRDATA2 input)
		(pin MIMTXRDATA1 MIMTXRDATA1 input)
		(pin MIMTXRDATA0 MIMTXRDATA0 input)
		(pin MIMTXREN MIMTXREN output)
		(pin MIMTXWADDR11 MIMTXWADDR11 output)
		(pin MIMTXWADDR10 MIMTXWADDR10 output)
		(pin MIMTXWADDR9 MIMTXWADDR9 output)
		(pin MIMTXWADDR8 MIMTXWADDR8 output)
		(pin MIMTXWADDR7 MIMTXWADDR7 output)
		(pin MIMTXWADDR6 MIMTXWADDR6 output)
		(pin MIMTXWADDR5 MIMTXWADDR5 output)
		(pin MIMTXWADDR4 MIMTXWADDR4 output)
		(pin MIMTXWADDR3 MIMTXWADDR3 output)
		(pin MIMTXWADDR2 MIMTXWADDR2 output)
		(pin MIMTXWADDR1 MIMTXWADDR1 output)
		(pin MIMTXWADDR0 MIMTXWADDR0 output)
		(pin MIMTXWDATA35 MIMTXWDATA35 output)
		(pin MIMTXWDATA34 MIMTXWDATA34 output)
		(pin MIMTXWDATA33 MIMTXWDATA33 output)
		(pin MIMTXWDATA32 MIMTXWDATA32 output)
		(pin MIMTXWDATA31 MIMTXWDATA31 output)
		(pin MIMTXWDATA30 MIMTXWDATA30 output)
		(pin MIMTXWDATA29 MIMTXWDATA29 output)
		(pin MIMTXWDATA28 MIMTXWDATA28 output)
		(pin MIMTXWDATA27 MIMTXWDATA27 output)
		(pin MIMTXWDATA26 MIMTXWDATA26 output)
		(pin MIMTXWDATA25 MIMTXWDATA25 output)
		(pin MIMTXWDATA24 MIMTXWDATA24 output)
		(pin MIMTXWDATA23 MIMTXWDATA23 output)
		(pin MIMTXWDATA22 MIMTXWDATA22 output)
		(pin MIMTXWDATA21 MIMTXWDATA21 output)
		(pin MIMTXWDATA20 MIMTXWDATA20 output)
		(pin MIMTXWDATA19 MIMTXWDATA19 output)
		(pin MIMTXWDATA18 MIMTXWDATA18 output)
		(pin MIMTXWDATA17 MIMTXWDATA17 output)
		(pin MIMTXWDATA16 MIMTXWDATA16 output)
		(pin MIMTXWDATA15 MIMTXWDATA15 output)
		(pin MIMTXWDATA14 MIMTXWDATA14 output)
		(pin MIMTXWDATA13 MIMTXWDATA13 output)
		(pin MIMTXWDATA12 MIMTXWDATA12 output)
		(pin MIMTXWDATA11 MIMTXWDATA11 output)
		(pin MIMTXWDATA10 MIMTXWDATA10 output)
		(pin MIMTXWDATA9 MIMTXWDATA9 output)
		(pin MIMTXWDATA8 MIMTXWDATA8 output)
		(pin MIMTXWDATA7 MIMTXWDATA7 output)
		(pin MIMTXWDATA6 MIMTXWDATA6 output)
		(pin MIMTXWDATA5 MIMTXWDATA5 output)
		(pin MIMTXWDATA4 MIMTXWDATA4 output)
		(pin MIMTXWDATA3 MIMTXWDATA3 output)
		(pin MIMTXWDATA2 MIMTXWDATA2 output)
		(pin MIMTXWDATA1 MIMTXWDATA1 output)
		(pin MIMTXWDATA0 MIMTXWDATA0 output)
		(pin MIMTXWEN MIMTXWEN output)
		(pin PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1 output)
		(pin PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0 output)
		(pin PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1 output)
		(pin PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0 output)
		(pin PIPEGTRESETDONEA PIPEGTRESETDONEA input)
		(pin PIPEGTRESETDONEB PIPEGTRESETDONEB input)
		(pin PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA output)
		(pin PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB output)
		(pin PIPEPHYSTATUSA PIPEPHYSTATUSA input)
		(pin PIPEPHYSTATUSB PIPEPHYSTATUSB input)
		(pin PIPERXCHARISKA1 PIPERXCHARISKA1 input)
		(pin PIPERXCHARISKA0 PIPERXCHARISKA0 input)
		(pin PIPERXCHARISKB1 PIPERXCHARISKB1 input)
		(pin PIPERXCHARISKB0 PIPERXCHARISKB0 input)
		(pin PIPERXDATAA15 PIPERXDATAA15 input)
		(pin PIPERXDATAA14 PIPERXDATAA14 input)
		(pin PIPERXDATAA13 PIPERXDATAA13 input)
		(pin PIPERXDATAA12 PIPERXDATAA12 input)
		(pin PIPERXDATAA11 PIPERXDATAA11 input)
		(pin PIPERXDATAA10 PIPERXDATAA10 input)
		(pin PIPERXDATAA9 PIPERXDATAA9 input)
		(pin PIPERXDATAA8 PIPERXDATAA8 input)
		(pin PIPERXDATAA7 PIPERXDATAA7 input)
		(pin PIPERXDATAA6 PIPERXDATAA6 input)
		(pin PIPERXDATAA5 PIPERXDATAA5 input)
		(pin PIPERXDATAA4 PIPERXDATAA4 input)
		(pin PIPERXDATAA3 PIPERXDATAA3 input)
		(pin PIPERXDATAA2 PIPERXDATAA2 input)
		(pin PIPERXDATAA1 PIPERXDATAA1 input)
		(pin PIPERXDATAA0 PIPERXDATAA0 input)
		(pin PIPERXDATAB15 PIPERXDATAB15 input)
		(pin PIPERXDATAB14 PIPERXDATAB14 input)
		(pin PIPERXDATAB13 PIPERXDATAB13 input)
		(pin PIPERXDATAB12 PIPERXDATAB12 input)
		(pin PIPERXDATAB11 PIPERXDATAB11 input)
		(pin PIPERXDATAB10 PIPERXDATAB10 input)
		(pin PIPERXDATAB9 PIPERXDATAB9 input)
		(pin PIPERXDATAB8 PIPERXDATAB8 input)
		(pin PIPERXDATAB7 PIPERXDATAB7 input)
		(pin PIPERXDATAB6 PIPERXDATAB6 input)
		(pin PIPERXDATAB5 PIPERXDATAB5 input)
		(pin PIPERXDATAB4 PIPERXDATAB4 input)
		(pin PIPERXDATAB3 PIPERXDATAB3 input)
		(pin PIPERXDATAB2 PIPERXDATAB2 input)
		(pin PIPERXDATAB1 PIPERXDATAB1 input)
		(pin PIPERXDATAB0 PIPERXDATAB0 input)
		(pin PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA input)
		(pin PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB input)
		(pin PIPERXPOLARITYA PIPERXPOLARITYA output)
		(pin PIPERXPOLARITYB PIPERXPOLARITYB output)
		(pin PIPERXRESETA PIPERXRESETA output)
		(pin PIPERXRESETB PIPERXRESETB output)
		(pin PIPERXSTATUSA2 PIPERXSTATUSA2 input)
		(pin PIPERXSTATUSA1 PIPERXSTATUSA1 input)
		(pin PIPERXSTATUSA0 PIPERXSTATUSA0 input)
		(pin PIPERXSTATUSB2 PIPERXSTATUSB2 input)
		(pin PIPERXSTATUSB1 PIPERXSTATUSB1 input)
		(pin PIPERXSTATUSB0 PIPERXSTATUSB0 input)
		(pin PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1 output)
		(pin PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0 output)
		(pin PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1 output)
		(pin PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0 output)
		(pin PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1 output)
		(pin PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0 output)
		(pin PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1 output)
		(pin PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0 output)
		(pin PIPETXCHARISKA1 PIPETXCHARISKA1 output)
		(pin PIPETXCHARISKA0 PIPETXCHARISKA0 output)
		(pin PIPETXCHARISKB1 PIPETXCHARISKB1 output)
		(pin PIPETXCHARISKB0 PIPETXCHARISKB0 output)
		(pin PIPETXDATAA15 PIPETXDATAA15 output)
		(pin PIPETXDATAA14 PIPETXDATAA14 output)
		(pin PIPETXDATAA13 PIPETXDATAA13 output)
		(pin PIPETXDATAA12 PIPETXDATAA12 output)
		(pin PIPETXDATAA11 PIPETXDATAA11 output)
		(pin PIPETXDATAA10 PIPETXDATAA10 output)
		(pin PIPETXDATAA9 PIPETXDATAA9 output)
		(pin PIPETXDATAA8 PIPETXDATAA8 output)
		(pin PIPETXDATAA7 PIPETXDATAA7 output)
		(pin PIPETXDATAA6 PIPETXDATAA6 output)
		(pin PIPETXDATAA5 PIPETXDATAA5 output)
		(pin PIPETXDATAA4 PIPETXDATAA4 output)
		(pin PIPETXDATAA3 PIPETXDATAA3 output)
		(pin PIPETXDATAA2 PIPETXDATAA2 output)
		(pin PIPETXDATAA1 PIPETXDATAA1 output)
		(pin PIPETXDATAA0 PIPETXDATAA0 output)
		(pin PIPETXDATAB15 PIPETXDATAB15 output)
		(pin PIPETXDATAB14 PIPETXDATAB14 output)
		(pin PIPETXDATAB13 PIPETXDATAB13 output)
		(pin PIPETXDATAB12 PIPETXDATAB12 output)
		(pin PIPETXDATAB11 PIPETXDATAB11 output)
		(pin PIPETXDATAB10 PIPETXDATAB10 output)
		(pin PIPETXDATAB9 PIPETXDATAB9 output)
		(pin PIPETXDATAB8 PIPETXDATAB8 output)
		(pin PIPETXDATAB7 PIPETXDATAB7 output)
		(pin PIPETXDATAB6 PIPETXDATAB6 output)
		(pin PIPETXDATAB5 PIPETXDATAB5 output)
		(pin PIPETXDATAB4 PIPETXDATAB4 output)
		(pin PIPETXDATAB3 PIPETXDATAB3 output)
		(pin PIPETXDATAB2 PIPETXDATAB2 output)
		(pin PIPETXDATAB1 PIPETXDATAB1 output)
		(pin PIPETXDATAB0 PIPETXDATAB0 output)
		(pin PIPETXRCVRDETA PIPETXRCVRDETA output)
		(pin PIPETXRCVRDETB PIPETXRCVRDETB output)
		(pin RECEIVEDHOTRESET RECEIVEDHOTRESET output)
		(pin SCANEN SCANEN input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANRESETMASK SCANRESETMASK input)
		(pin TRNFCCPLD11 TRNFCCPLD11 output)
		(pin TRNFCCPLD10 TRNFCCPLD10 output)
		(pin TRNFCCPLD9 TRNFCCPLD9 output)
		(pin TRNFCCPLD8 TRNFCCPLD8 output)
		(pin TRNFCCPLD7 TRNFCCPLD7 output)
		(pin TRNFCCPLD6 TRNFCCPLD6 output)
		(pin TRNFCCPLD5 TRNFCCPLD5 output)
		(pin TRNFCCPLD4 TRNFCCPLD4 output)
		(pin TRNFCCPLD3 TRNFCCPLD3 output)
		(pin TRNFCCPLD2 TRNFCCPLD2 output)
		(pin TRNFCCPLD1 TRNFCCPLD1 output)
		(pin TRNFCCPLD0 TRNFCCPLD0 output)
		(pin TRNFCCPLH7 TRNFCCPLH7 output)
		(pin TRNFCCPLH6 TRNFCCPLH6 output)
		(pin TRNFCCPLH5 TRNFCCPLH5 output)
		(pin TRNFCCPLH4 TRNFCCPLH4 output)
		(pin TRNFCCPLH3 TRNFCCPLH3 output)
		(pin TRNFCCPLH2 TRNFCCPLH2 output)
		(pin TRNFCCPLH1 TRNFCCPLH1 output)
		(pin TRNFCCPLH0 TRNFCCPLH0 output)
		(pin TRNFCNPD11 TRNFCNPD11 output)
		(pin TRNFCNPD10 TRNFCNPD10 output)
		(pin TRNFCNPD9 TRNFCNPD9 output)
		(pin TRNFCNPD8 TRNFCNPD8 output)
		(pin TRNFCNPD7 TRNFCNPD7 output)
		(pin TRNFCNPD6 TRNFCNPD6 output)
		(pin TRNFCNPD5 TRNFCNPD5 output)
		(pin TRNFCNPD4 TRNFCNPD4 output)
		(pin TRNFCNPD3 TRNFCNPD3 output)
		(pin TRNFCNPD2 TRNFCNPD2 output)
		(pin TRNFCNPD1 TRNFCNPD1 output)
		(pin TRNFCNPD0 TRNFCNPD0 output)
		(pin TRNFCNPH7 TRNFCNPH7 output)
		(pin TRNFCNPH6 TRNFCNPH6 output)
		(pin TRNFCNPH5 TRNFCNPH5 output)
		(pin TRNFCNPH4 TRNFCNPH4 output)
		(pin TRNFCNPH3 TRNFCNPH3 output)
		(pin TRNFCNPH2 TRNFCNPH2 output)
		(pin TRNFCNPH1 TRNFCNPH1 output)
		(pin TRNFCNPH0 TRNFCNPH0 output)
		(pin TRNFCPD11 TRNFCPD11 output)
		(pin TRNFCPD10 TRNFCPD10 output)
		(pin TRNFCPD9 TRNFCPD9 output)
		(pin TRNFCPD8 TRNFCPD8 output)
		(pin TRNFCPD7 TRNFCPD7 output)
		(pin TRNFCPD6 TRNFCPD6 output)
		(pin TRNFCPD5 TRNFCPD5 output)
		(pin TRNFCPD4 TRNFCPD4 output)
		(pin TRNFCPD3 TRNFCPD3 output)
		(pin TRNFCPD2 TRNFCPD2 output)
		(pin TRNFCPD1 TRNFCPD1 output)
		(pin TRNFCPD0 TRNFCPD0 output)
		(pin TRNFCPH7 TRNFCPH7 output)
		(pin TRNFCPH6 TRNFCPH6 output)
		(pin TRNFCPH5 TRNFCPH5 output)
		(pin TRNFCPH4 TRNFCPH4 output)
		(pin TRNFCPH3 TRNFCPH3 output)
		(pin TRNFCPH2 TRNFCPH2 output)
		(pin TRNFCPH1 TRNFCPH1 output)
		(pin TRNFCPH0 TRNFCPH0 output)
		(pin TRNFCSEL2 TRNFCSEL2 input)
		(pin TRNFCSEL1 TRNFCSEL1 input)
		(pin TRNFCSEL0 TRNFCSEL0 input)
		(pin TRNLNKUPN TRNLNKUPN output)
		(pin TRNRBARHITN6 TRNRBARHITN6 output)
		(pin TRNRBARHITN5 TRNRBARHITN5 output)
		(pin TRNRBARHITN4 TRNRBARHITN4 output)
		(pin TRNRBARHITN3 TRNRBARHITN3 output)
		(pin TRNRBARHITN2 TRNRBARHITN2 output)
		(pin TRNRBARHITN1 TRNRBARHITN1 output)
		(pin TRNRBARHITN0 TRNRBARHITN0 output)
		(pin TRNRD31 TRNRD31 output)
		(pin TRNRD30 TRNRD30 output)
		(pin TRNRD29 TRNRD29 output)
		(pin TRNRD28 TRNRD28 output)
		(pin TRNRD27 TRNRD27 output)
		(pin TRNRD26 TRNRD26 output)
		(pin TRNRD25 TRNRD25 output)
		(pin TRNRD24 TRNRD24 output)
		(pin TRNRD23 TRNRD23 output)
		(pin TRNRD22 TRNRD22 output)
		(pin TRNRD21 TRNRD21 output)
		(pin TRNRD20 TRNRD20 output)
		(pin TRNRD19 TRNRD19 output)
		(pin TRNRD18 TRNRD18 output)
		(pin TRNRD17 TRNRD17 output)
		(pin TRNRD16 TRNRD16 output)
		(pin TRNRD15 TRNRD15 output)
		(pin TRNRD14 TRNRD14 output)
		(pin TRNRD13 TRNRD13 output)
		(pin TRNRD12 TRNRD12 output)
		(pin TRNRD11 TRNRD11 output)
		(pin TRNRD10 TRNRD10 output)
		(pin TRNRD9 TRNRD9 output)
		(pin TRNRD8 TRNRD8 output)
		(pin TRNRD7 TRNRD7 output)
		(pin TRNRD6 TRNRD6 output)
		(pin TRNRD5 TRNRD5 output)
		(pin TRNRD4 TRNRD4 output)
		(pin TRNRD3 TRNRD3 output)
		(pin TRNRD2 TRNRD2 output)
		(pin TRNRD1 TRNRD1 output)
		(pin TRNRD0 TRNRD0 output)
		(pin TRNRDSTRDYN TRNRDSTRDYN input)
		(pin TRNREOFN TRNREOFN output)
		(pin TRNRERRFWDN TRNRERRFWDN output)
		(pin TRNRNPOKN TRNRNPOKN input)
		(pin TRNRSOFN TRNRSOFN output)
		(pin TRNRSRCDSCN TRNRSRCDSCN output)
		(pin TRNRSRCRDYN TRNRSRCRDYN output)
		(pin TRNTBUFAV5 TRNTBUFAV5 output)
		(pin TRNTBUFAV4 TRNTBUFAV4 output)
		(pin TRNTBUFAV3 TRNTBUFAV3 output)
		(pin TRNTBUFAV2 TRNTBUFAV2 output)
		(pin TRNTBUFAV1 TRNTBUFAV1 output)
		(pin TRNTBUFAV0 TRNTBUFAV0 output)
		(pin TRNTCFGGNTN TRNTCFGGNTN input)
		(pin TRNTCFGREQN TRNTCFGREQN output)
		(pin TRNTD31 TRNTD31 input)
		(pin TRNTD30 TRNTD30 input)
		(pin TRNTD29 TRNTD29 input)
		(pin TRNTD28 TRNTD28 input)
		(pin TRNTD27 TRNTD27 input)
		(pin TRNTD26 TRNTD26 input)
		(pin TRNTD25 TRNTD25 input)
		(pin TRNTD24 TRNTD24 input)
		(pin TRNTD23 TRNTD23 input)
		(pin TRNTD22 TRNTD22 input)
		(pin TRNTD21 TRNTD21 input)
		(pin TRNTD20 TRNTD20 input)
		(pin TRNTD19 TRNTD19 input)
		(pin TRNTD18 TRNTD18 input)
		(pin TRNTD17 TRNTD17 input)
		(pin TRNTD16 TRNTD16 input)
		(pin TRNTD15 TRNTD15 input)
		(pin TRNTD14 TRNTD14 input)
		(pin TRNTD13 TRNTD13 input)
		(pin TRNTD12 TRNTD12 input)
		(pin TRNTD11 TRNTD11 input)
		(pin TRNTD10 TRNTD10 input)
		(pin TRNTD9 TRNTD9 input)
		(pin TRNTD8 TRNTD8 input)
		(pin TRNTD7 TRNTD7 input)
		(pin TRNTD6 TRNTD6 input)
		(pin TRNTD5 TRNTD5 input)
		(pin TRNTD4 TRNTD4 input)
		(pin TRNTD3 TRNTD3 input)
		(pin TRNTD2 TRNTD2 input)
		(pin TRNTD1 TRNTD1 input)
		(pin TRNTD0 TRNTD0 input)
		(pin TRNTDSTRDYN TRNTDSTRDYN output)
		(pin TRNTEOFN TRNTEOFN input)
		(pin TRNTERRDROPN TRNTERRDROPN output)
		(pin TRNTERRFWDN TRNTERRFWDN input)
		(pin TRNTSOFN TRNTSOFN input)
		(pin TRNTSRCDSCN TRNTSRCDSCN input)
		(pin TRNTSRCRDYN TRNTSRCRDYN input)
		(pin TRNTSTRN TRNTSTRN input)
		(pin USERCLK USERCLK input)
		(pin USERRSTN USERRSTN output)
		(pin SYSRESETN SYSRESETN input)
		(element DEV_CAP_EXT_TAG_SUPPORTED 0
			(cfg FALSE TRUE)
		)
		(element DEV_CAP_ROLE_BASED_ERROR 0
			(cfg TRUE FALSE)
		)
		(element DISABLE_BAR_FILTERING 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_ID_CHECK 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_SCRAMBLING 0
			(cfg FALSE TRUE)
		)
		(element ENABLE_RX_TD_ECRC_TRIM 0
			(cfg FALSE TRUE)
		)
		(element FAST_TRAIN 0
			(cfg FALSE TRUE)
		)
		(element LINK_STATUS_SLOT_CLOCK_CONFIG 0
			(cfg FALSE TRUE)
		)
		(element LL_ACK_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LL_REPLAY_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element PCIE_CAP_SLOT_IMPLEMENTED 0
			(cfg FALSE TRUE)
		)
		(element PLM_AUTO_CONFIG 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_DSI 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_D1SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_D2SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_PME_CLOCK 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_BUTTON_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_POWER_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element TL_TFC_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_TX_CHECKS_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element USR_CFG 0
			(cfg FALSE TRUE)
		)
		(element USR_EXT_CFG 0
			(cfg FALSE TRUE)
		)
		(element VC0_CPL_INFINITE 0
			(cfg TRUE FALSE)
		)
		(element CFGBUSNUMBER0 1
			(pin CFGBUSNUMBER0 input)
			(conn CFGBUSNUMBER0 CFGBUSNUMBER0 <== PCIE_A1 CFGBUSNUMBER0)
		)
		(element CFGBUSNUMBER1 1
			(pin CFGBUSNUMBER1 input)
			(conn CFGBUSNUMBER1 CFGBUSNUMBER1 <== PCIE_A1 CFGBUSNUMBER1)
		)
		(element CFGBUSNUMBER2 1
			(pin CFGBUSNUMBER2 input)
			(conn CFGBUSNUMBER2 CFGBUSNUMBER2 <== PCIE_A1 CFGBUSNUMBER2)
		)
		(element CFGBUSNUMBER3 1
			(pin CFGBUSNUMBER3 input)
			(conn CFGBUSNUMBER3 CFGBUSNUMBER3 <== PCIE_A1 CFGBUSNUMBER3)
		)
		(element CFGBUSNUMBER4 1
			(pin CFGBUSNUMBER4 input)
			(conn CFGBUSNUMBER4 CFGBUSNUMBER4 <== PCIE_A1 CFGBUSNUMBER4)
		)
		(element CFGBUSNUMBER5 1
			(pin CFGBUSNUMBER5 input)
			(conn CFGBUSNUMBER5 CFGBUSNUMBER5 <== PCIE_A1 CFGBUSNUMBER5)
		)
		(element CFGBUSNUMBER6 1
			(pin CFGBUSNUMBER6 input)
			(conn CFGBUSNUMBER6 CFGBUSNUMBER6 <== PCIE_A1 CFGBUSNUMBER6)
		)
		(element CFGBUSNUMBER7 1
			(pin CFGBUSNUMBER7 input)
			(conn CFGBUSNUMBER7 CFGBUSNUMBER7 <== PCIE_A1 CFGBUSNUMBER7)
		)
		(element CFGCOMMANDBUSMASTERENABLE 1
			(pin CFGCOMMANDBUSMASTERENABLE input)
			(conn CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE <== PCIE_A1 CFGCOMMANDBUSMASTERENABLE)
		)
		(element CFGCOMMANDINTERRUPTDISABLE 1
			(pin CFGCOMMANDINTERRUPTDISABLE input)
			(conn CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE <== PCIE_A1 CFGCOMMANDINTERRUPTDISABLE)
		)
		(element CFGCOMMANDIOENABLE 1
			(pin CFGCOMMANDIOENABLE input)
			(conn CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE <== PCIE_A1 CFGCOMMANDIOENABLE)
		)
		(element CFGCOMMANDMEMENABLE 1
			(pin CFGCOMMANDMEMENABLE input)
			(conn CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE <== PCIE_A1 CFGCOMMANDMEMENABLE)
		)
		(element CFGCOMMANDSERREN 1
			(pin CFGCOMMANDSERREN input)
			(conn CFGCOMMANDSERREN CFGCOMMANDSERREN <== PCIE_A1 CFGCOMMANDSERREN)
		)
		(element CFGDEVCONTROLAUXPOWEREN 1
			(pin CFGDEVCONTROLAUXPOWEREN input)
			(conn CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN <== PCIE_A1 CFGDEVCONTROLAUXPOWEREN)
		)
		(element CFGDEVCONTROLCORRERRREPORTINGEN 1
			(pin CFGDEVCONTROLCORRERRREPORTINGEN input)
			(conn CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLCORRERRREPORTINGEN)
		)
		(element CFGDEVCONTROLENABLERO 1
			(pin CFGDEVCONTROLENABLERO input)
			(conn CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO <== PCIE_A1 CFGDEVCONTROLENABLERO)
		)
		(element CFGDEVCONTROLEXTTAGEN 1
			(pin CFGDEVCONTROLEXTTAGEN input)
			(conn CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN <== PCIE_A1 CFGDEVCONTROLEXTTAGEN)
		)
		(element CFGDEVCONTROLFATALERRREPORTINGEN 1
			(pin CFGDEVCONTROLFATALERRREPORTINGEN input)
			(conn CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLFATALERRREPORTINGEN)
		)
		(element CFGDEVCONTROLMAXPAYLOAD0 1
			(pin CFGDEVCONTROLMAXPAYLOAD0 input)
			(conn CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD0)
		)
		(element CFGDEVCONTROLMAXPAYLOAD1 1
			(pin CFGDEVCONTROLMAXPAYLOAD1 input)
			(conn CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD1)
		)
		(element CFGDEVCONTROLMAXPAYLOAD2 1
			(pin CFGDEVCONTROLMAXPAYLOAD2 input)
			(conn CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD2)
		)
		(element CFGDEVCONTROLMAXREADREQ0 1
			(pin CFGDEVCONTROLMAXREADREQ0 input)
			(conn CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ0)
		)
		(element CFGDEVCONTROLMAXREADREQ1 1
			(pin CFGDEVCONTROLMAXREADREQ1 input)
			(conn CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ1)
		)
		(element CFGDEVCONTROLMAXREADREQ2 1
			(pin CFGDEVCONTROLMAXREADREQ2 input)
			(conn CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ2)
		)
		(element CFGDEVCONTROLNONFATALREPORTINGEN 1
			(pin CFGDEVCONTROLNONFATALREPORTINGEN input)
			(conn CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN <== PCIE_A1 CFGDEVCONTROLNONFATALREPORTINGEN)
		)
		(element CFGDEVCONTROLNOSNOOPEN 1
			(pin CFGDEVCONTROLNOSNOOPEN input)
			(conn CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN <== PCIE_A1 CFGDEVCONTROLNOSNOOPEN)
		)
		(element CFGDEVCONTROLPHANTOMEN 1
			(pin CFGDEVCONTROLPHANTOMEN input)
			(conn CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN <== PCIE_A1 CFGDEVCONTROLPHANTOMEN)
		)
		(element CFGDEVCONTROLURERRREPORTINGEN 1
			(pin CFGDEVCONTROLURERRREPORTINGEN input)
			(conn CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLURERRREPORTINGEN)
		)
		(element CFGDEVICENUMBER0 1
			(pin CFGDEVICENUMBER0 input)
			(conn CFGDEVICENUMBER0 CFGDEVICENUMBER0 <== PCIE_A1 CFGDEVICENUMBER0)
		)
		(element CFGDEVICENUMBER1 1
			(pin CFGDEVICENUMBER1 input)
			(conn CFGDEVICENUMBER1 CFGDEVICENUMBER1 <== PCIE_A1 CFGDEVICENUMBER1)
		)
		(element CFGDEVICENUMBER2 1
			(pin CFGDEVICENUMBER2 input)
			(conn CFGDEVICENUMBER2 CFGDEVICENUMBER2 <== PCIE_A1 CFGDEVICENUMBER2)
		)
		(element CFGDEVICENUMBER3 1
			(pin CFGDEVICENUMBER3 input)
			(conn CFGDEVICENUMBER3 CFGDEVICENUMBER3 <== PCIE_A1 CFGDEVICENUMBER3)
		)
		(element CFGDEVICENUMBER4 1
			(pin CFGDEVICENUMBER4 input)
			(conn CFGDEVICENUMBER4 CFGDEVICENUMBER4 <== PCIE_A1 CFGDEVICENUMBER4)
		)
		(element CFGDEVID0 1
			(pin CFGDEVID0 output)
			(conn CFGDEVID0 CFGDEVID0 ==> PCIE_A1 CFGDEVID0)
		)
		(element CFGDEVID1 1
			(pin CFGDEVID1 output)
			(conn CFGDEVID1 CFGDEVID1 ==> PCIE_A1 CFGDEVID1)
		)
		(element CFGDEVID2 1
			(pin CFGDEVID2 output)
			(conn CFGDEVID2 CFGDEVID2 ==> PCIE_A1 CFGDEVID2)
		)
		(element CFGDEVID3 1
			(pin CFGDEVID3 output)
			(conn CFGDEVID3 CFGDEVID3 ==> PCIE_A1 CFGDEVID3)
		)
		(element CFGDEVID4 1
			(pin CFGDEVID4 output)
			(conn CFGDEVID4 CFGDEVID4 ==> PCIE_A1 CFGDEVID4)
		)
		(element CFGDEVID5 1
			(pin CFGDEVID5 output)
			(conn CFGDEVID5 CFGDEVID5 ==> PCIE_A1 CFGDEVID5)
		)
		(element CFGDEVID6 1
			(pin CFGDEVID6 output)
			(conn CFGDEVID6 CFGDEVID6 ==> PCIE_A1 CFGDEVID6)
		)
		(element CFGDEVID7 1
			(pin CFGDEVID7 output)
			(conn CFGDEVID7 CFGDEVID7 ==> PCIE_A1 CFGDEVID7)
		)
		(element CFGDEVID8 1
			(pin CFGDEVID8 output)
			(conn CFGDEVID8 CFGDEVID8 ==> PCIE_A1 CFGDEVID8)
		)
		(element CFGDEVID9 1
			(pin CFGDEVID9 output)
			(conn CFGDEVID9 CFGDEVID9 ==> PCIE_A1 CFGDEVID9)
		)
		(element CFGDEVID10 1
			(pin CFGDEVID10 output)
			(conn CFGDEVID10 CFGDEVID10 ==> PCIE_A1 CFGDEVID10)
		)
		(element CFGDEVID11 1
			(pin CFGDEVID11 output)
			(conn CFGDEVID11 CFGDEVID11 ==> PCIE_A1 CFGDEVID11)
		)
		(element CFGDEVID12 1
			(pin CFGDEVID12 output)
			(conn CFGDEVID12 CFGDEVID12 ==> PCIE_A1 CFGDEVID12)
		)
		(element CFGDEVID13 1
			(pin CFGDEVID13 output)
			(conn CFGDEVID13 CFGDEVID13 ==> PCIE_A1 CFGDEVID13)
		)
		(element CFGDEVID14 1
			(pin CFGDEVID14 output)
			(conn CFGDEVID14 CFGDEVID14 ==> PCIE_A1 CFGDEVID14)
		)
		(element CFGDEVID15 1
			(pin CFGDEVID15 output)
			(conn CFGDEVID15 CFGDEVID15 ==> PCIE_A1 CFGDEVID15)
		)
		(element CFGDEVSTATUSCORRERRDETECTED 1
			(pin CFGDEVSTATUSCORRERRDETECTED input)
			(conn CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED <== PCIE_A1 CFGDEVSTATUSCORRERRDETECTED)
		)
		(element CFGDEVSTATUSFATALERRDETECTED 1
			(pin CFGDEVSTATUSFATALERRDETECTED input)
			(conn CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED <== PCIE_A1 CFGDEVSTATUSFATALERRDETECTED)
		)
		(element CFGDEVSTATUSNONFATALERRDETECTED 1
			(pin CFGDEVSTATUSNONFATALERRDETECTED input)
			(conn CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED <== PCIE_A1 CFGDEVSTATUSNONFATALERRDETECTED)
		)
		(element CFGDEVSTATUSURDETECTED 1
			(pin CFGDEVSTATUSURDETECTED input)
			(conn CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED <== PCIE_A1 CFGDEVSTATUSURDETECTED)
		)
		(element CFGDO0 1
			(pin CFGDO0 input)
			(conn CFGDO0 CFGDO0 <== PCIE_A1 CFGDO0)
		)
		(element CFGDO1 1
			(pin CFGDO1 input)
			(conn CFGDO1 CFGDO1 <== PCIE_A1 CFGDO1)
		)
		(element CFGDO2 1
			(pin CFGDO2 input)
			(conn CFGDO2 CFGDO2 <== PCIE_A1 CFGDO2)
		)
		(element CFGDO3 1
			(pin CFGDO3 input)
			(conn CFGDO3 CFGDO3 <== PCIE_A1 CFGDO3)
		)
		(element CFGDO4 1
			(pin CFGDO4 input)
			(conn CFGDO4 CFGDO4 <== PCIE_A1 CFGDO4)
		)
		(element CFGDO5 1
			(pin CFGDO5 input)
			(conn CFGDO5 CFGDO5 <== PCIE_A1 CFGDO5)
		)
		(element CFGDO6 1
			(pin CFGDO6 input)
			(conn CFGDO6 CFGDO6 <== PCIE_A1 CFGDO6)
		)
		(element CFGDO7 1
			(pin CFGDO7 input)
			(conn CFGDO7 CFGDO7 <== PCIE_A1 CFGDO7)
		)
		(element CFGDO8 1
			(pin CFGDO8 input)
			(conn CFGDO8 CFGDO8 <== PCIE_A1 CFGDO8)
		)
		(element CFGDO9 1
			(pin CFGDO9 input)
			(conn CFGDO9 CFGDO9 <== PCIE_A1 CFGDO9)
		)
		(element CFGDO10 1
			(pin CFGDO10 input)
			(conn CFGDO10 CFGDO10 <== PCIE_A1 CFGDO10)
		)
		(element CFGDO11 1
			(pin CFGDO11 input)
			(conn CFGDO11 CFGDO11 <== PCIE_A1 CFGDO11)
		)
		(element CFGDO12 1
			(pin CFGDO12 input)
			(conn CFGDO12 CFGDO12 <== PCIE_A1 CFGDO12)
		)
		(element CFGDO13 1
			(pin CFGDO13 input)
			(conn CFGDO13 CFGDO13 <== PCIE_A1 CFGDO13)
		)
		(element CFGDO14 1
			(pin CFGDO14 input)
			(conn CFGDO14 CFGDO14 <== PCIE_A1 CFGDO14)
		)
		(element CFGDO15 1
			(pin CFGDO15 input)
			(conn CFGDO15 CFGDO15 <== PCIE_A1 CFGDO15)
		)
		(element CFGDO16 1
			(pin CFGDO16 input)
			(conn CFGDO16 CFGDO16 <== PCIE_A1 CFGDO16)
		)
		(element CFGDO17 1
			(pin CFGDO17 input)
			(conn CFGDO17 CFGDO17 <== PCIE_A1 CFGDO17)
		)
		(element CFGDO18 1
			(pin CFGDO18 input)
			(conn CFGDO18 CFGDO18 <== PCIE_A1 CFGDO18)
		)
		(element CFGDO19 1
			(pin CFGDO19 input)
			(conn CFGDO19 CFGDO19 <== PCIE_A1 CFGDO19)
		)
		(element CFGDO20 1
			(pin CFGDO20 input)
			(conn CFGDO20 CFGDO20 <== PCIE_A1 CFGDO20)
		)
		(element CFGDO21 1
			(pin CFGDO21 input)
			(conn CFGDO21 CFGDO21 <== PCIE_A1 CFGDO21)
		)
		(element CFGDO22 1
			(pin CFGDO22 input)
			(conn CFGDO22 CFGDO22 <== PCIE_A1 CFGDO22)
		)
		(element CFGDO23 1
			(pin CFGDO23 input)
			(conn CFGDO23 CFGDO23 <== PCIE_A1 CFGDO23)
		)
		(element CFGDO24 1
			(pin CFGDO24 input)
			(conn CFGDO24 CFGDO24 <== PCIE_A1 CFGDO24)
		)
		(element CFGDO25 1
			(pin CFGDO25 input)
			(conn CFGDO25 CFGDO25 <== PCIE_A1 CFGDO25)
		)
		(element CFGDO26 1
			(pin CFGDO26 input)
			(conn CFGDO26 CFGDO26 <== PCIE_A1 CFGDO26)
		)
		(element CFGDO27 1
			(pin CFGDO27 input)
			(conn CFGDO27 CFGDO27 <== PCIE_A1 CFGDO27)
		)
		(element CFGDO28 1
			(pin CFGDO28 input)
			(conn CFGDO28 CFGDO28 <== PCIE_A1 CFGDO28)
		)
		(element CFGDO29 1
			(pin CFGDO29 input)
			(conn CFGDO29 CFGDO29 <== PCIE_A1 CFGDO29)
		)
		(element CFGDO30 1
			(pin CFGDO30 input)
			(conn CFGDO30 CFGDO30 <== PCIE_A1 CFGDO30)
		)
		(element CFGDO31 1
			(pin CFGDO31 input)
			(conn CFGDO31 CFGDO31 <== PCIE_A1 CFGDO31)
		)
		(element CFGDSN0 1
			(pin CFGDSN0 output)
			(conn CFGDSN0 CFGDSN0 ==> PCIE_A1 CFGDSN0)
		)
		(element CFGDSN1 1
			(pin CFGDSN1 output)
			(conn CFGDSN1 CFGDSN1 ==> PCIE_A1 CFGDSN1)
		)
		(element CFGDSN2 1
			(pin CFGDSN2 output)
			(conn CFGDSN2 CFGDSN2 ==> PCIE_A1 CFGDSN2)
		)
		(element CFGDSN3 1
			(pin CFGDSN3 output)
			(conn CFGDSN3 CFGDSN3 ==> PCIE_A1 CFGDSN3)
		)
		(element CFGDSN4 1
			(pin CFGDSN4 output)
			(conn CFGDSN4 CFGDSN4 ==> PCIE_A1 CFGDSN4)
		)
		(element CFGDSN5 1
			(pin CFGDSN5 output)
			(conn CFGDSN5 CFGDSN5 ==> PCIE_A1 CFGDSN5)
		)
		(element CFGDSN6 1
			(pin CFGDSN6 output)
			(conn CFGDSN6 CFGDSN6 ==> PCIE_A1 CFGDSN6)
		)
		(element CFGDSN7 1
			(pin CFGDSN7 output)
			(conn CFGDSN7 CFGDSN7 ==> PCIE_A1 CFGDSN7)
		)
		(element CFGDSN8 1
			(pin CFGDSN8 output)
			(conn CFGDSN8 CFGDSN8 ==> PCIE_A1 CFGDSN8)
		)
		(element CFGDSN9 1
			(pin CFGDSN9 output)
			(conn CFGDSN9 CFGDSN9 ==> PCIE_A1 CFGDSN9)
		)
		(element CFGDSN10 1
			(pin CFGDSN10 output)
			(conn CFGDSN10 CFGDSN10 ==> PCIE_A1 CFGDSN10)
		)
		(element CFGDSN11 1
			(pin CFGDSN11 output)
			(conn CFGDSN11 CFGDSN11 ==> PCIE_A1 CFGDSN11)
		)
		(element CFGDSN12 1
			(pin CFGDSN12 output)
			(conn CFGDSN12 CFGDSN12 ==> PCIE_A1 CFGDSN12)
		)
		(element CFGDSN13 1
			(pin CFGDSN13 output)
			(conn CFGDSN13 CFGDSN13 ==> PCIE_A1 CFGDSN13)
		)
		(element CFGDSN14 1
			(pin CFGDSN14 output)
			(conn CFGDSN14 CFGDSN14 ==> PCIE_A1 CFGDSN14)
		)
		(element CFGDSN15 1
			(pin CFGDSN15 output)
			(conn CFGDSN15 CFGDSN15 ==> PCIE_A1 CFGDSN15)
		)
		(element CFGDSN16 1
			(pin CFGDSN16 output)
			(conn CFGDSN16 CFGDSN16 ==> PCIE_A1 CFGDSN16)
		)
		(element CFGDSN17 1
			(pin CFGDSN17 output)
			(conn CFGDSN17 CFGDSN17 ==> PCIE_A1 CFGDSN17)
		)
		(element CFGDSN18 1
			(pin CFGDSN18 output)
			(conn CFGDSN18 CFGDSN18 ==> PCIE_A1 CFGDSN18)
		)
		(element CFGDSN19 1
			(pin CFGDSN19 output)
			(conn CFGDSN19 CFGDSN19 ==> PCIE_A1 CFGDSN19)
		)
		(element CFGDSN20 1
			(pin CFGDSN20 output)
			(conn CFGDSN20 CFGDSN20 ==> PCIE_A1 CFGDSN20)
		)
		(element CFGDSN21 1
			(pin CFGDSN21 output)
			(conn CFGDSN21 CFGDSN21 ==> PCIE_A1 CFGDSN21)
		)
		(element CFGDSN22 1
			(pin CFGDSN22 output)
			(conn CFGDSN22 CFGDSN22 ==> PCIE_A1 CFGDSN22)
		)
		(element CFGDSN23 1
			(pin CFGDSN23 output)
			(conn CFGDSN23 CFGDSN23 ==> PCIE_A1 CFGDSN23)
		)
		(element CFGDSN24 1
			(pin CFGDSN24 output)
			(conn CFGDSN24 CFGDSN24 ==> PCIE_A1 CFGDSN24)
		)
		(element CFGDSN25 1
			(pin CFGDSN25 output)
			(conn CFGDSN25 CFGDSN25 ==> PCIE_A1 CFGDSN25)
		)
		(element CFGDSN26 1
			(pin CFGDSN26 output)
			(conn CFGDSN26 CFGDSN26 ==> PCIE_A1 CFGDSN26)
		)
		(element CFGDSN27 1
			(pin CFGDSN27 output)
			(conn CFGDSN27 CFGDSN27 ==> PCIE_A1 CFGDSN27)
		)
		(element CFGDSN28 1
			(pin CFGDSN28 output)
			(conn CFGDSN28 CFGDSN28 ==> PCIE_A1 CFGDSN28)
		)
		(element CFGDSN29 1
			(pin CFGDSN29 output)
			(conn CFGDSN29 CFGDSN29 ==> PCIE_A1 CFGDSN29)
		)
		(element CFGDSN30 1
			(pin CFGDSN30 output)
			(conn CFGDSN30 CFGDSN30 ==> PCIE_A1 CFGDSN30)
		)
		(element CFGDSN31 1
			(pin CFGDSN31 output)
			(conn CFGDSN31 CFGDSN31 ==> PCIE_A1 CFGDSN31)
		)
		(element CFGDSN32 1
			(pin CFGDSN32 output)
			(conn CFGDSN32 CFGDSN32 ==> PCIE_A1 CFGDSN32)
		)
		(element CFGDSN33 1
			(pin CFGDSN33 output)
			(conn CFGDSN33 CFGDSN33 ==> PCIE_A1 CFGDSN33)
		)
		(element CFGDSN34 1
			(pin CFGDSN34 output)
			(conn CFGDSN34 CFGDSN34 ==> PCIE_A1 CFGDSN34)
		)
		(element CFGDSN35 1
			(pin CFGDSN35 output)
			(conn CFGDSN35 CFGDSN35 ==> PCIE_A1 CFGDSN35)
		)
		(element CFGDSN36 1
			(pin CFGDSN36 output)
			(conn CFGDSN36 CFGDSN36 ==> PCIE_A1 CFGDSN36)
		)
		(element CFGDSN37 1
			(pin CFGDSN37 output)
			(conn CFGDSN37 CFGDSN37 ==> PCIE_A1 CFGDSN37)
		)
		(element CFGDSN38 1
			(pin CFGDSN38 output)
			(conn CFGDSN38 CFGDSN38 ==> PCIE_A1 CFGDSN38)
		)
		(element CFGDSN39 1
			(pin CFGDSN39 output)
			(conn CFGDSN39 CFGDSN39 ==> PCIE_A1 CFGDSN39)
		)
		(element CFGDSN40 1
			(pin CFGDSN40 output)
			(conn CFGDSN40 CFGDSN40 ==> PCIE_A1 CFGDSN40)
		)
		(element CFGDSN41 1
			(pin CFGDSN41 output)
			(conn CFGDSN41 CFGDSN41 ==> PCIE_A1 CFGDSN41)
		)
		(element CFGDSN42 1
			(pin CFGDSN42 output)
			(conn CFGDSN42 CFGDSN42 ==> PCIE_A1 CFGDSN42)
		)
		(element CFGDSN43 1
			(pin CFGDSN43 output)
			(conn CFGDSN43 CFGDSN43 ==> PCIE_A1 CFGDSN43)
		)
		(element CFGDSN44 1
			(pin CFGDSN44 output)
			(conn CFGDSN44 CFGDSN44 ==> PCIE_A1 CFGDSN44)
		)
		(element CFGDSN45 1
			(pin CFGDSN45 output)
			(conn CFGDSN45 CFGDSN45 ==> PCIE_A1 CFGDSN45)
		)
		(element CFGDSN46 1
			(pin CFGDSN46 output)
			(conn CFGDSN46 CFGDSN46 ==> PCIE_A1 CFGDSN46)
		)
		(element CFGDSN47 1
			(pin CFGDSN47 output)
			(conn CFGDSN47 CFGDSN47 ==> PCIE_A1 CFGDSN47)
		)
		(element CFGDSN48 1
			(pin CFGDSN48 output)
			(conn CFGDSN48 CFGDSN48 ==> PCIE_A1 CFGDSN48)
		)
		(element CFGDSN49 1
			(pin CFGDSN49 output)
			(conn CFGDSN49 CFGDSN49 ==> PCIE_A1 CFGDSN49)
		)
		(element CFGDSN50 1
			(pin CFGDSN50 output)
			(conn CFGDSN50 CFGDSN50 ==> PCIE_A1 CFGDSN50)
		)
		(element CFGDSN51 1
			(pin CFGDSN51 output)
			(conn CFGDSN51 CFGDSN51 ==> PCIE_A1 CFGDSN51)
		)
		(element CFGDSN52 1
			(pin CFGDSN52 output)
			(conn CFGDSN52 CFGDSN52 ==> PCIE_A1 CFGDSN52)
		)
		(element CFGDSN53 1
			(pin CFGDSN53 output)
			(conn CFGDSN53 CFGDSN53 ==> PCIE_A1 CFGDSN53)
		)
		(element CFGDSN54 1
			(pin CFGDSN54 output)
			(conn CFGDSN54 CFGDSN54 ==> PCIE_A1 CFGDSN54)
		)
		(element CFGDSN55 1
			(pin CFGDSN55 output)
			(conn CFGDSN55 CFGDSN55 ==> PCIE_A1 CFGDSN55)
		)
		(element CFGDSN56 1
			(pin CFGDSN56 output)
			(conn CFGDSN56 CFGDSN56 ==> PCIE_A1 CFGDSN56)
		)
		(element CFGDSN57 1
			(pin CFGDSN57 output)
			(conn CFGDSN57 CFGDSN57 ==> PCIE_A1 CFGDSN57)
		)
		(element CFGDSN58 1
			(pin CFGDSN58 output)
			(conn CFGDSN58 CFGDSN58 ==> PCIE_A1 CFGDSN58)
		)
		(element CFGDSN59 1
			(pin CFGDSN59 output)
			(conn CFGDSN59 CFGDSN59 ==> PCIE_A1 CFGDSN59)
		)
		(element CFGDSN60 1
			(pin CFGDSN60 output)
			(conn CFGDSN60 CFGDSN60 ==> PCIE_A1 CFGDSN60)
		)
		(element CFGDSN61 1
			(pin CFGDSN61 output)
			(conn CFGDSN61 CFGDSN61 ==> PCIE_A1 CFGDSN61)
		)
		(element CFGDSN62 1
			(pin CFGDSN62 output)
			(conn CFGDSN62 CFGDSN62 ==> PCIE_A1 CFGDSN62)
		)
		(element CFGDSN63 1
			(pin CFGDSN63 output)
			(conn CFGDSN63 CFGDSN63 ==> PCIE_A1 CFGDSN63)
		)
		(element CFGDWADDR0 1
			(pin CFGDWADDR0 output)
			(conn CFGDWADDR0 CFGDWADDR0 ==> PCIE_A1 CFGDWADDR0)
		)
		(element CFGDWADDR1 1
			(pin CFGDWADDR1 output)
			(conn CFGDWADDR1 CFGDWADDR1 ==> PCIE_A1 CFGDWADDR1)
		)
		(element CFGDWADDR2 1
			(pin CFGDWADDR2 output)
			(conn CFGDWADDR2 CFGDWADDR2 ==> PCIE_A1 CFGDWADDR2)
		)
		(element CFGDWADDR3 1
			(pin CFGDWADDR3 output)
			(conn CFGDWADDR3 CFGDWADDR3 ==> PCIE_A1 CFGDWADDR3)
		)
		(element CFGDWADDR4 1
			(pin CFGDWADDR4 output)
			(conn CFGDWADDR4 CFGDWADDR4 ==> PCIE_A1 CFGDWADDR4)
		)
		(element CFGDWADDR5 1
			(pin CFGDWADDR5 output)
			(conn CFGDWADDR5 CFGDWADDR5 ==> PCIE_A1 CFGDWADDR5)
		)
		(element CFGDWADDR6 1
			(pin CFGDWADDR6 output)
			(conn CFGDWADDR6 CFGDWADDR6 ==> PCIE_A1 CFGDWADDR6)
		)
		(element CFGDWADDR7 1
			(pin CFGDWADDR7 output)
			(conn CFGDWADDR7 CFGDWADDR7 ==> PCIE_A1 CFGDWADDR7)
		)
		(element CFGDWADDR8 1
			(pin CFGDWADDR8 output)
			(conn CFGDWADDR8 CFGDWADDR8 ==> PCIE_A1 CFGDWADDR8)
		)
		(element CFGDWADDR9 1
			(pin CFGDWADDR9 output)
			(conn CFGDWADDR9 CFGDWADDR9 ==> PCIE_A1 CFGDWADDR9)
		)
		(element CFGERRCORN 1
			(pin CFGERRCORN output)
			(conn CFGERRCORN CFGERRCORN ==> PCIE_A1 CFGERRCORN)
		)
		(element CFGERRCPLABORTN 1
			(pin CFGERRCPLABORTN output)
			(conn CFGERRCPLABORTN CFGERRCPLABORTN ==> PCIE_A1 CFGERRCPLABORTN)
		)
		(element CFGERRCPLRDYN 1
			(pin CFGERRCPLRDYN input)
			(conn CFGERRCPLRDYN CFGERRCPLRDYN <== PCIE_A1 CFGERRCPLRDYN)
		)
		(element CFGERRCPLTIMEOUTN 1
			(pin CFGERRCPLTIMEOUTN output)
			(conn CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN ==> PCIE_A1 CFGERRCPLTIMEOUTN)
		)
		(element CFGERRECRCN 1
			(pin CFGERRECRCN output)
			(conn CFGERRECRCN CFGERRECRCN ==> PCIE_A1 CFGERRECRCN)
		)
		(element CFGERRLOCKEDN 1
			(pin CFGERRLOCKEDN output)
			(conn CFGERRLOCKEDN CFGERRLOCKEDN ==> PCIE_A1 CFGERRLOCKEDN)
		)
		(element CFGERRPOSTEDN 1
			(pin CFGERRPOSTEDN output)
			(conn CFGERRPOSTEDN CFGERRPOSTEDN ==> PCIE_A1 CFGERRPOSTEDN)
		)
		(element CFGERRTLPCPLHEADER0 1
			(pin CFGERRTLPCPLHEADER0 output)
			(conn CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 ==> PCIE_A1 CFGERRTLPCPLHEADER0)
		)
		(element CFGERRTLPCPLHEADER1 1
			(pin CFGERRTLPCPLHEADER1 output)
			(conn CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 ==> PCIE_A1 CFGERRTLPCPLHEADER1)
		)
		(element CFGERRTLPCPLHEADER2 1
			(pin CFGERRTLPCPLHEADER2 output)
			(conn CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 ==> PCIE_A1 CFGERRTLPCPLHEADER2)
		)
		(element CFGERRTLPCPLHEADER3 1
			(pin CFGERRTLPCPLHEADER3 output)
			(conn CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 ==> PCIE_A1 CFGERRTLPCPLHEADER3)
		)
		(element CFGERRTLPCPLHEADER4 1
			(pin CFGERRTLPCPLHEADER4 output)
			(conn CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 ==> PCIE_A1 CFGERRTLPCPLHEADER4)
		)
		(element CFGERRTLPCPLHEADER5 1
			(pin CFGERRTLPCPLHEADER5 output)
			(conn CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 ==> PCIE_A1 CFGERRTLPCPLHEADER5)
		)
		(element CFGERRTLPCPLHEADER6 1
			(pin CFGERRTLPCPLHEADER6 output)
			(conn CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 ==> PCIE_A1 CFGERRTLPCPLHEADER6)
		)
		(element CFGERRTLPCPLHEADER7 1
			(pin CFGERRTLPCPLHEADER7 output)
			(conn CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 ==> PCIE_A1 CFGERRTLPCPLHEADER7)
		)
		(element CFGERRTLPCPLHEADER8 1
			(pin CFGERRTLPCPLHEADER8 output)
			(conn CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 ==> PCIE_A1 CFGERRTLPCPLHEADER8)
		)
		(element CFGERRTLPCPLHEADER9 1
			(pin CFGERRTLPCPLHEADER9 output)
			(conn CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 ==> PCIE_A1 CFGERRTLPCPLHEADER9)
		)
		(element CFGERRTLPCPLHEADER10 1
			(pin CFGERRTLPCPLHEADER10 output)
			(conn CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 ==> PCIE_A1 CFGERRTLPCPLHEADER10)
		)
		(element CFGERRTLPCPLHEADER11 1
			(pin CFGERRTLPCPLHEADER11 output)
			(conn CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 ==> PCIE_A1 CFGERRTLPCPLHEADER11)
		)
		(element CFGERRTLPCPLHEADER12 1
			(pin CFGERRTLPCPLHEADER12 output)
			(conn CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 ==> PCIE_A1 CFGERRTLPCPLHEADER12)
		)
		(element CFGERRTLPCPLHEADER13 1
			(pin CFGERRTLPCPLHEADER13 output)
			(conn CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 ==> PCIE_A1 CFGERRTLPCPLHEADER13)
		)
		(element CFGERRTLPCPLHEADER14 1
			(pin CFGERRTLPCPLHEADER14 output)
			(conn CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 ==> PCIE_A1 CFGERRTLPCPLHEADER14)
		)
		(element CFGERRTLPCPLHEADER15 1
			(pin CFGERRTLPCPLHEADER15 output)
			(conn CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 ==> PCIE_A1 CFGERRTLPCPLHEADER15)
		)
		(element CFGERRTLPCPLHEADER16 1
			(pin CFGERRTLPCPLHEADER16 output)
			(conn CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 ==> PCIE_A1 CFGERRTLPCPLHEADER16)
		)
		(element CFGERRTLPCPLHEADER17 1
			(pin CFGERRTLPCPLHEADER17 output)
			(conn CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 ==> PCIE_A1 CFGERRTLPCPLHEADER17)
		)
		(element CFGERRTLPCPLHEADER18 1
			(pin CFGERRTLPCPLHEADER18 output)
			(conn CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 ==> PCIE_A1 CFGERRTLPCPLHEADER18)
		)
		(element CFGERRTLPCPLHEADER19 1
			(pin CFGERRTLPCPLHEADER19 output)
			(conn CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 ==> PCIE_A1 CFGERRTLPCPLHEADER19)
		)
		(element CFGERRTLPCPLHEADER20 1
			(pin CFGERRTLPCPLHEADER20 output)
			(conn CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 ==> PCIE_A1 CFGERRTLPCPLHEADER20)
		)
		(element CFGERRTLPCPLHEADER21 1
			(pin CFGERRTLPCPLHEADER21 output)
			(conn CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 ==> PCIE_A1 CFGERRTLPCPLHEADER21)
		)
		(element CFGERRTLPCPLHEADER22 1
			(pin CFGERRTLPCPLHEADER22 output)
			(conn CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 ==> PCIE_A1 CFGERRTLPCPLHEADER22)
		)
		(element CFGERRTLPCPLHEADER23 1
			(pin CFGERRTLPCPLHEADER23 output)
			(conn CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 ==> PCIE_A1 CFGERRTLPCPLHEADER23)
		)
		(element CFGERRTLPCPLHEADER24 1
			(pin CFGERRTLPCPLHEADER24 output)
			(conn CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 ==> PCIE_A1 CFGERRTLPCPLHEADER24)
		)
		(element CFGERRTLPCPLHEADER25 1
			(pin CFGERRTLPCPLHEADER25 output)
			(conn CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 ==> PCIE_A1 CFGERRTLPCPLHEADER25)
		)
		(element CFGERRTLPCPLHEADER26 1
			(pin CFGERRTLPCPLHEADER26 output)
			(conn CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 ==> PCIE_A1 CFGERRTLPCPLHEADER26)
		)
		(element CFGERRTLPCPLHEADER27 1
			(pin CFGERRTLPCPLHEADER27 output)
			(conn CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 ==> PCIE_A1 CFGERRTLPCPLHEADER27)
		)
		(element CFGERRTLPCPLHEADER28 1
			(pin CFGERRTLPCPLHEADER28 output)
			(conn CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 ==> PCIE_A1 CFGERRTLPCPLHEADER28)
		)
		(element CFGERRTLPCPLHEADER29 1
			(pin CFGERRTLPCPLHEADER29 output)
			(conn CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 ==> PCIE_A1 CFGERRTLPCPLHEADER29)
		)
		(element CFGERRTLPCPLHEADER30 1
			(pin CFGERRTLPCPLHEADER30 output)
			(conn CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 ==> PCIE_A1 CFGERRTLPCPLHEADER30)
		)
		(element CFGERRTLPCPLHEADER31 1
			(pin CFGERRTLPCPLHEADER31 output)
			(conn CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 ==> PCIE_A1 CFGERRTLPCPLHEADER31)
		)
		(element CFGERRTLPCPLHEADER32 1
			(pin CFGERRTLPCPLHEADER32 output)
			(conn CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 ==> PCIE_A1 CFGERRTLPCPLHEADER32)
		)
		(element CFGERRTLPCPLHEADER33 1
			(pin CFGERRTLPCPLHEADER33 output)
			(conn CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 ==> PCIE_A1 CFGERRTLPCPLHEADER33)
		)
		(element CFGERRTLPCPLHEADER34 1
			(pin CFGERRTLPCPLHEADER34 output)
			(conn CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 ==> PCIE_A1 CFGERRTLPCPLHEADER34)
		)
		(element CFGERRTLPCPLHEADER35 1
			(pin CFGERRTLPCPLHEADER35 output)
			(conn CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 ==> PCIE_A1 CFGERRTLPCPLHEADER35)
		)
		(element CFGERRTLPCPLHEADER36 1
			(pin CFGERRTLPCPLHEADER36 output)
			(conn CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 ==> PCIE_A1 CFGERRTLPCPLHEADER36)
		)
		(element CFGERRTLPCPLHEADER37 1
			(pin CFGERRTLPCPLHEADER37 output)
			(conn CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 ==> PCIE_A1 CFGERRTLPCPLHEADER37)
		)
		(element CFGERRTLPCPLHEADER38 1
			(pin CFGERRTLPCPLHEADER38 output)
			(conn CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 ==> PCIE_A1 CFGERRTLPCPLHEADER38)
		)
		(element CFGERRTLPCPLHEADER39 1
			(pin CFGERRTLPCPLHEADER39 output)
			(conn CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 ==> PCIE_A1 CFGERRTLPCPLHEADER39)
		)
		(element CFGERRTLPCPLHEADER40 1
			(pin CFGERRTLPCPLHEADER40 output)
			(conn CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 ==> PCIE_A1 CFGERRTLPCPLHEADER40)
		)
		(element CFGERRTLPCPLHEADER41 1
			(pin CFGERRTLPCPLHEADER41 output)
			(conn CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 ==> PCIE_A1 CFGERRTLPCPLHEADER41)
		)
		(element CFGERRTLPCPLHEADER42 1
			(pin CFGERRTLPCPLHEADER42 output)
			(conn CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 ==> PCIE_A1 CFGERRTLPCPLHEADER42)
		)
		(element CFGERRTLPCPLHEADER43 1
			(pin CFGERRTLPCPLHEADER43 output)
			(conn CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 ==> PCIE_A1 CFGERRTLPCPLHEADER43)
		)
		(element CFGERRTLPCPLHEADER44 1
			(pin CFGERRTLPCPLHEADER44 output)
			(conn CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 ==> PCIE_A1 CFGERRTLPCPLHEADER44)
		)
		(element CFGERRTLPCPLHEADER45 1
			(pin CFGERRTLPCPLHEADER45 output)
			(conn CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 ==> PCIE_A1 CFGERRTLPCPLHEADER45)
		)
		(element CFGERRTLPCPLHEADER46 1
			(pin CFGERRTLPCPLHEADER46 output)
			(conn CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 ==> PCIE_A1 CFGERRTLPCPLHEADER46)
		)
		(element CFGERRTLPCPLHEADER47 1
			(pin CFGERRTLPCPLHEADER47 output)
			(conn CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 ==> PCIE_A1 CFGERRTLPCPLHEADER47)
		)
		(element CFGERRURN 1
			(pin CFGERRURN output)
			(conn CFGERRURN CFGERRURN ==> PCIE_A1 CFGERRURN)
		)
		(element CFGFUNCTIONNUMBER0 1
			(pin CFGFUNCTIONNUMBER0 input)
			(conn CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0 <== PCIE_A1 CFGFUNCTIONNUMBER0)
		)
		(element CFGFUNCTIONNUMBER1 1
			(pin CFGFUNCTIONNUMBER1 input)
			(conn CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1 <== PCIE_A1 CFGFUNCTIONNUMBER1)
		)
		(element CFGFUNCTIONNUMBER2 1
			(pin CFGFUNCTIONNUMBER2 input)
			(conn CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2 <== PCIE_A1 CFGFUNCTIONNUMBER2)
		)
		(element CFGINTERRUPTASSERTN 1
			(pin CFGINTERRUPTASSERTN output)
			(conn CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN ==> PCIE_A1 CFGINTERRUPTASSERTN)
		)
		(element CFGINTERRUPTDI0 1
			(pin CFGINTERRUPTDI0 output)
			(conn CFGINTERRUPTDI0 CFGINTERRUPTDI0 ==> PCIE_A1 CFGINTERRUPTDI0)
		)
		(element CFGINTERRUPTDI1 1
			(pin CFGINTERRUPTDI1 output)
			(conn CFGINTERRUPTDI1 CFGINTERRUPTDI1 ==> PCIE_A1 CFGINTERRUPTDI1)
		)
		(element CFGINTERRUPTDI2 1
			(pin CFGINTERRUPTDI2 output)
			(conn CFGINTERRUPTDI2 CFGINTERRUPTDI2 ==> PCIE_A1 CFGINTERRUPTDI2)
		)
		(element CFGINTERRUPTDI3 1
			(pin CFGINTERRUPTDI3 output)
			(conn CFGINTERRUPTDI3 CFGINTERRUPTDI3 ==> PCIE_A1 CFGINTERRUPTDI3)
		)
		(element CFGINTERRUPTDI4 1
			(pin CFGINTERRUPTDI4 output)
			(conn CFGINTERRUPTDI4 CFGINTERRUPTDI4 ==> PCIE_A1 CFGINTERRUPTDI4)
		)
		(element CFGINTERRUPTDI5 1
			(pin CFGINTERRUPTDI5 output)
			(conn CFGINTERRUPTDI5 CFGINTERRUPTDI5 ==> PCIE_A1 CFGINTERRUPTDI5)
		)
		(element CFGINTERRUPTDI6 1
			(pin CFGINTERRUPTDI6 output)
			(conn CFGINTERRUPTDI6 CFGINTERRUPTDI6 ==> PCIE_A1 CFGINTERRUPTDI6)
		)
		(element CFGINTERRUPTDI7 1
			(pin CFGINTERRUPTDI7 output)
			(conn CFGINTERRUPTDI7 CFGINTERRUPTDI7 ==> PCIE_A1 CFGINTERRUPTDI7)
		)
		(element CFGINTERRUPTDO0 1
			(pin CFGINTERRUPTDO0 input)
			(conn CFGINTERRUPTDO0 CFGINTERRUPTDO0 <== PCIE_A1 CFGINTERRUPTDO0)
		)
		(element CFGINTERRUPTDO1 1
			(pin CFGINTERRUPTDO1 input)
			(conn CFGINTERRUPTDO1 CFGINTERRUPTDO1 <== PCIE_A1 CFGINTERRUPTDO1)
		)
		(element CFGINTERRUPTDO2 1
			(pin CFGINTERRUPTDO2 input)
			(conn CFGINTERRUPTDO2 CFGINTERRUPTDO2 <== PCIE_A1 CFGINTERRUPTDO2)
		)
		(element CFGINTERRUPTDO3 1
			(pin CFGINTERRUPTDO3 input)
			(conn CFGINTERRUPTDO3 CFGINTERRUPTDO3 <== PCIE_A1 CFGINTERRUPTDO3)
		)
		(element CFGINTERRUPTDO4 1
			(pin CFGINTERRUPTDO4 input)
			(conn CFGINTERRUPTDO4 CFGINTERRUPTDO4 <== PCIE_A1 CFGINTERRUPTDO4)
		)
		(element CFGINTERRUPTDO5 1
			(pin CFGINTERRUPTDO5 input)
			(conn CFGINTERRUPTDO5 CFGINTERRUPTDO5 <== PCIE_A1 CFGINTERRUPTDO5)
		)
		(element CFGINTERRUPTDO6 1
			(pin CFGINTERRUPTDO6 input)
			(conn CFGINTERRUPTDO6 CFGINTERRUPTDO6 <== PCIE_A1 CFGINTERRUPTDO6)
		)
		(element CFGINTERRUPTDO7 1
			(pin CFGINTERRUPTDO7 input)
			(conn CFGINTERRUPTDO7 CFGINTERRUPTDO7 <== PCIE_A1 CFGINTERRUPTDO7)
		)
		(element CFGINTERRUPTMMENABLE0 1
			(pin CFGINTERRUPTMMENABLE0 input)
			(conn CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 <== PCIE_A1 CFGINTERRUPTMMENABLE0)
		)
		(element CFGINTERRUPTMMENABLE1 1
			(pin CFGINTERRUPTMMENABLE1 input)
			(conn CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 <== PCIE_A1 CFGINTERRUPTMMENABLE1)
		)
		(element CFGINTERRUPTMMENABLE2 1
			(pin CFGINTERRUPTMMENABLE2 input)
			(conn CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 <== PCIE_A1 CFGINTERRUPTMMENABLE2)
		)
		(element CFGINTERRUPTMSIENABLE 1
			(pin CFGINTERRUPTMSIENABLE input)
			(conn CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE <== PCIE_A1 CFGINTERRUPTMSIENABLE)
		)
		(element CFGINTERRUPTN 1
			(pin CFGINTERRUPTN output)
			(conn CFGINTERRUPTN CFGINTERRUPTN ==> PCIE_A1 CFGINTERRUPTN)
		)
		(element CFGINTERRUPTRDYN 1
			(pin CFGINTERRUPTRDYN input)
			(conn CFGINTERRUPTRDYN CFGINTERRUPTRDYN <== PCIE_A1 CFGINTERRUPTRDYN)
		)
		(element CFGLINKCONTOLRCB 1
			(pin CFGLINKCONTOLRCB input)
			(conn CFGLINKCONTOLRCB CFGLINKCONTOLRCB <== PCIE_A1 CFGLINKCONTOLRCB)
		)
		(element CFGLINKCONTROLASPMCONTROL0 1
			(pin CFGLINKCONTROLASPMCONTROL0 input)
			(conn CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 <== PCIE_A1 CFGLINKCONTROLASPMCONTROL0)
		)
		(element CFGLINKCONTROLASPMCONTROL1 1
			(pin CFGLINKCONTROLASPMCONTROL1 input)
			(conn CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 <== PCIE_A1 CFGLINKCONTROLASPMCONTROL1)
		)
		(element CFGLINKCONTROLCOMMONCLOCK 1
			(pin CFGLINKCONTROLCOMMONCLOCK input)
			(conn CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK <== PCIE_A1 CFGLINKCONTROLCOMMONCLOCK)
		)
		(element CFGLINKCONTROLEXTENDEDSYNC 1
			(pin CFGLINKCONTROLEXTENDEDSYNC input)
			(conn CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC <== PCIE_A1 CFGLINKCONTROLEXTENDEDSYNC)
		)
		(element CFGLTSSMSTATE0 1
			(pin CFGLTSSMSTATE0 input)
			(conn CFGLTSSMSTATE0 CFGLTSSMSTATE0 <== PCIE_A1 CFGLTSSMSTATE0)
		)
		(element CFGLTSSMSTATE1 1
			(pin CFGLTSSMSTATE1 input)
			(conn CFGLTSSMSTATE1 CFGLTSSMSTATE1 <== PCIE_A1 CFGLTSSMSTATE1)
		)
		(element CFGLTSSMSTATE2 1
			(pin CFGLTSSMSTATE2 input)
			(conn CFGLTSSMSTATE2 CFGLTSSMSTATE2 <== PCIE_A1 CFGLTSSMSTATE2)
		)
		(element CFGLTSSMSTATE3 1
			(pin CFGLTSSMSTATE3 input)
			(conn CFGLTSSMSTATE3 CFGLTSSMSTATE3 <== PCIE_A1 CFGLTSSMSTATE3)
		)
		(element CFGLTSSMSTATE4 1
			(pin CFGLTSSMSTATE4 input)
			(conn CFGLTSSMSTATE4 CFGLTSSMSTATE4 <== PCIE_A1 CFGLTSSMSTATE4)
		)
		(element CFGPCIELINKSTATEN0 1
			(pin CFGPCIELINKSTATEN0 input)
			(conn CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0 <== PCIE_A1 CFGPCIELINKSTATEN0)
		)
		(element CFGPCIELINKSTATEN1 1
			(pin CFGPCIELINKSTATEN1 input)
			(conn CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1 <== PCIE_A1 CFGPCIELINKSTATEN1)
		)
		(element CFGPCIELINKSTATEN2 1
			(pin CFGPCIELINKSTATEN2 input)
			(conn CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2 <== PCIE_A1 CFGPCIELINKSTATEN2)
		)
		(element CFGPMWAKEN 1
			(pin CFGPMWAKEN output)
			(conn CFGPMWAKEN CFGPMWAKEN ==> PCIE_A1 CFGPMWAKEN)
		)
		(element CFGRDENN 1
			(pin CFGRDENN output)
			(conn CFGRDENN CFGRDENN ==> PCIE_A1 CFGRDENN)
		)
		(element CFGRDWRDONEN 1
			(pin CFGRDWRDONEN input)
			(conn CFGRDWRDONEN CFGRDWRDONEN <== PCIE_A1 CFGRDWRDONEN)
		)
		(element CFGREVID0 1
			(pin CFGREVID0 output)
			(conn CFGREVID0 CFGREVID0 ==> PCIE_A1 CFGREVID0)
		)
		(element CFGREVID1 1
			(pin CFGREVID1 output)
			(conn CFGREVID1 CFGREVID1 ==> PCIE_A1 CFGREVID1)
		)
		(element CFGREVID2 1
			(pin CFGREVID2 output)
			(conn CFGREVID2 CFGREVID2 ==> PCIE_A1 CFGREVID2)
		)
		(element CFGREVID3 1
			(pin CFGREVID3 output)
			(conn CFGREVID3 CFGREVID3 ==> PCIE_A1 CFGREVID3)
		)
		(element CFGREVID4 1
			(pin CFGREVID4 output)
			(conn CFGREVID4 CFGREVID4 ==> PCIE_A1 CFGREVID4)
		)
		(element CFGREVID5 1
			(pin CFGREVID5 output)
			(conn CFGREVID5 CFGREVID5 ==> PCIE_A1 CFGREVID5)
		)
		(element CFGREVID6 1
			(pin CFGREVID6 output)
			(conn CFGREVID6 CFGREVID6 ==> PCIE_A1 CFGREVID6)
		)
		(element CFGREVID7 1
			(pin CFGREVID7 output)
			(conn CFGREVID7 CFGREVID7 ==> PCIE_A1 CFGREVID7)
		)
		(element CFGSUBSYSID0 1
			(pin CFGSUBSYSID0 output)
			(conn CFGSUBSYSID0 CFGSUBSYSID0 ==> PCIE_A1 CFGSUBSYSID0)
		)
		(element CFGSUBSYSID1 1
			(pin CFGSUBSYSID1 output)
			(conn CFGSUBSYSID1 CFGSUBSYSID1 ==> PCIE_A1 CFGSUBSYSID1)
		)
		(element CFGSUBSYSID2 1
			(pin CFGSUBSYSID2 output)
			(conn CFGSUBSYSID2 CFGSUBSYSID2 ==> PCIE_A1 CFGSUBSYSID2)
		)
		(element CFGSUBSYSID3 1
			(pin CFGSUBSYSID3 output)
			(conn CFGSUBSYSID3 CFGSUBSYSID3 ==> PCIE_A1 CFGSUBSYSID3)
		)
		(element CFGSUBSYSID4 1
			(pin CFGSUBSYSID4 output)
			(conn CFGSUBSYSID4 CFGSUBSYSID4 ==> PCIE_A1 CFGSUBSYSID4)
		)
		(element CFGSUBSYSID5 1
			(pin CFGSUBSYSID5 output)
			(conn CFGSUBSYSID5 CFGSUBSYSID5 ==> PCIE_A1 CFGSUBSYSID5)
		)
		(element CFGSUBSYSID6 1
			(pin CFGSUBSYSID6 output)
			(conn CFGSUBSYSID6 CFGSUBSYSID6 ==> PCIE_A1 CFGSUBSYSID6)
		)
		(element CFGSUBSYSID7 1
			(pin CFGSUBSYSID7 output)
			(conn CFGSUBSYSID7 CFGSUBSYSID7 ==> PCIE_A1 CFGSUBSYSID7)
		)
		(element CFGSUBSYSID8 1
			(pin CFGSUBSYSID8 output)
			(conn CFGSUBSYSID8 CFGSUBSYSID8 ==> PCIE_A1 CFGSUBSYSID8)
		)
		(element CFGSUBSYSID9 1
			(pin CFGSUBSYSID9 output)
			(conn CFGSUBSYSID9 CFGSUBSYSID9 ==> PCIE_A1 CFGSUBSYSID9)
		)
		(element CFGSUBSYSID10 1
			(pin CFGSUBSYSID10 output)
			(conn CFGSUBSYSID10 CFGSUBSYSID10 ==> PCIE_A1 CFGSUBSYSID10)
		)
		(element CFGSUBSYSID11 1
			(pin CFGSUBSYSID11 output)
			(conn CFGSUBSYSID11 CFGSUBSYSID11 ==> PCIE_A1 CFGSUBSYSID11)
		)
		(element CFGSUBSYSID12 1
			(pin CFGSUBSYSID12 output)
			(conn CFGSUBSYSID12 CFGSUBSYSID12 ==> PCIE_A1 CFGSUBSYSID12)
		)
		(element CFGSUBSYSID13 1
			(pin CFGSUBSYSID13 output)
			(conn CFGSUBSYSID13 CFGSUBSYSID13 ==> PCIE_A1 CFGSUBSYSID13)
		)
		(element CFGSUBSYSID14 1
			(pin CFGSUBSYSID14 output)
			(conn CFGSUBSYSID14 CFGSUBSYSID14 ==> PCIE_A1 CFGSUBSYSID14)
		)
		(element CFGSUBSYSID15 1
			(pin CFGSUBSYSID15 output)
			(conn CFGSUBSYSID15 CFGSUBSYSID15 ==> PCIE_A1 CFGSUBSYSID15)
		)
		(element CFGSUBSYSVENID0 1
			(pin CFGSUBSYSVENID0 output)
			(conn CFGSUBSYSVENID0 CFGSUBSYSVENID0 ==> PCIE_A1 CFGSUBSYSVENID0)
		)
		(element CFGSUBSYSVENID1 1
			(pin CFGSUBSYSVENID1 output)
			(conn CFGSUBSYSVENID1 CFGSUBSYSVENID1 ==> PCIE_A1 CFGSUBSYSVENID1)
		)
		(element CFGSUBSYSVENID2 1
			(pin CFGSUBSYSVENID2 output)
			(conn CFGSUBSYSVENID2 CFGSUBSYSVENID2 ==> PCIE_A1 CFGSUBSYSVENID2)
		)
		(element CFGSUBSYSVENID3 1
			(pin CFGSUBSYSVENID3 output)
			(conn CFGSUBSYSVENID3 CFGSUBSYSVENID3 ==> PCIE_A1 CFGSUBSYSVENID3)
		)
		(element CFGSUBSYSVENID4 1
			(pin CFGSUBSYSVENID4 output)
			(conn CFGSUBSYSVENID4 CFGSUBSYSVENID4 ==> PCIE_A1 CFGSUBSYSVENID4)
		)
		(element CFGSUBSYSVENID5 1
			(pin CFGSUBSYSVENID5 output)
			(conn CFGSUBSYSVENID5 CFGSUBSYSVENID5 ==> PCIE_A1 CFGSUBSYSVENID5)
		)
		(element CFGSUBSYSVENID6 1
			(pin CFGSUBSYSVENID6 output)
			(conn CFGSUBSYSVENID6 CFGSUBSYSVENID6 ==> PCIE_A1 CFGSUBSYSVENID6)
		)
		(element CFGSUBSYSVENID7 1
			(pin CFGSUBSYSVENID7 output)
			(conn CFGSUBSYSVENID7 CFGSUBSYSVENID7 ==> PCIE_A1 CFGSUBSYSVENID7)
		)
		(element CFGSUBSYSVENID8 1
			(pin CFGSUBSYSVENID8 output)
			(conn CFGSUBSYSVENID8 CFGSUBSYSVENID8 ==> PCIE_A1 CFGSUBSYSVENID8)
		)
		(element CFGSUBSYSVENID9 1
			(pin CFGSUBSYSVENID9 output)
			(conn CFGSUBSYSVENID9 CFGSUBSYSVENID9 ==> PCIE_A1 CFGSUBSYSVENID9)
		)
		(element CFGSUBSYSVENID10 1
			(pin CFGSUBSYSVENID10 output)
			(conn CFGSUBSYSVENID10 CFGSUBSYSVENID10 ==> PCIE_A1 CFGSUBSYSVENID10)
		)
		(element CFGSUBSYSVENID11 1
			(pin CFGSUBSYSVENID11 output)
			(conn CFGSUBSYSVENID11 CFGSUBSYSVENID11 ==> PCIE_A1 CFGSUBSYSVENID11)
		)
		(element CFGSUBSYSVENID12 1
			(pin CFGSUBSYSVENID12 output)
			(conn CFGSUBSYSVENID12 CFGSUBSYSVENID12 ==> PCIE_A1 CFGSUBSYSVENID12)
		)
		(element CFGSUBSYSVENID13 1
			(pin CFGSUBSYSVENID13 output)
			(conn CFGSUBSYSVENID13 CFGSUBSYSVENID13 ==> PCIE_A1 CFGSUBSYSVENID13)
		)
		(element CFGSUBSYSVENID14 1
			(pin CFGSUBSYSVENID14 output)
			(conn CFGSUBSYSVENID14 CFGSUBSYSVENID14 ==> PCIE_A1 CFGSUBSYSVENID14)
		)
		(element CFGSUBSYSVENID15 1
			(pin CFGSUBSYSVENID15 output)
			(conn CFGSUBSYSVENID15 CFGSUBSYSVENID15 ==> PCIE_A1 CFGSUBSYSVENID15)
		)
		(element CFGTOTURNOFFN 1
			(pin CFGTOTURNOFFN input)
			(conn CFGTOTURNOFFN CFGTOTURNOFFN <== PCIE_A1 CFGTOTURNOFFN)
		)
		(element CFGTRNPENDINGN 1
			(pin CFGTRNPENDINGN output)
			(conn CFGTRNPENDINGN CFGTRNPENDINGN ==> PCIE_A1 CFGTRNPENDINGN)
		)
		(element CFGTURNOFFOKN 1
			(pin CFGTURNOFFOKN output)
			(conn CFGTURNOFFOKN CFGTURNOFFOKN ==> PCIE_A1 CFGTURNOFFOKN)
		)
		(element CFGVENID0 1
			(pin CFGVENID0 output)
			(conn CFGVENID0 CFGVENID0 ==> PCIE_A1 CFGVENID0)
		)
		(element CFGVENID1 1
			(pin CFGVENID1 output)
			(conn CFGVENID1 CFGVENID1 ==> PCIE_A1 CFGVENID1)
		)
		(element CFGVENID2 1
			(pin CFGVENID2 output)
			(conn CFGVENID2 CFGVENID2 ==> PCIE_A1 CFGVENID2)
		)
		(element CFGVENID3 1
			(pin CFGVENID3 output)
			(conn CFGVENID3 CFGVENID3 ==> PCIE_A1 CFGVENID3)
		)
		(element CFGVENID4 1
			(pin CFGVENID4 output)
			(conn CFGVENID4 CFGVENID4 ==> PCIE_A1 CFGVENID4)
		)
		(element CFGVENID5 1
			(pin CFGVENID5 output)
			(conn CFGVENID5 CFGVENID5 ==> PCIE_A1 CFGVENID5)
		)
		(element CFGVENID6 1
			(pin CFGVENID6 output)
			(conn CFGVENID6 CFGVENID6 ==> PCIE_A1 CFGVENID6)
		)
		(element CFGVENID7 1
			(pin CFGVENID7 output)
			(conn CFGVENID7 CFGVENID7 ==> PCIE_A1 CFGVENID7)
		)
		(element CFGVENID8 1
			(pin CFGVENID8 output)
			(conn CFGVENID8 CFGVENID8 ==> PCIE_A1 CFGVENID8)
		)
		(element CFGVENID9 1
			(pin CFGVENID9 output)
			(conn CFGVENID9 CFGVENID9 ==> PCIE_A1 CFGVENID9)
		)
		(element CFGVENID10 1
			(pin CFGVENID10 output)
			(conn CFGVENID10 CFGVENID10 ==> PCIE_A1 CFGVENID10)
		)
		(element CFGVENID11 1
			(pin CFGVENID11 output)
			(conn CFGVENID11 CFGVENID11 ==> PCIE_A1 CFGVENID11)
		)
		(element CFGVENID12 1
			(pin CFGVENID12 output)
			(conn CFGVENID12 CFGVENID12 ==> PCIE_A1 CFGVENID12)
		)
		(element CFGVENID13 1
			(pin CFGVENID13 output)
			(conn CFGVENID13 CFGVENID13 ==> PCIE_A1 CFGVENID13)
		)
		(element CFGVENID14 1
			(pin CFGVENID14 output)
			(conn CFGVENID14 CFGVENID14 ==> PCIE_A1 CFGVENID14)
		)
		(element CFGVENID15 1
			(pin CFGVENID15 output)
			(conn CFGVENID15 CFGVENID15 ==> PCIE_A1 CFGVENID15)
		)
		(element CLOCKLOCKED 1
			(pin CLOCKLOCKED output)
			(conn CLOCKLOCKED CLOCKLOCKED ==> PCIE_A1 CLOCKLOCKED)
		)
		(element DBGBADDLLPSTATUS 1
			(pin DBGBADDLLPSTATUS input)
			(conn DBGBADDLLPSTATUS DBGBADDLLPSTATUS <== PCIE_A1 DBGBADDLLPSTATUS)
		)
		(element DBGBADTLPLCRC 1
			(pin DBGBADTLPLCRC input)
			(conn DBGBADTLPLCRC DBGBADTLPLCRC <== PCIE_A1 DBGBADTLPLCRC)
		)
		(element DBGBADTLPSEQNUM 1
			(pin DBGBADTLPSEQNUM input)
			(conn DBGBADTLPSEQNUM DBGBADTLPSEQNUM <== PCIE_A1 DBGBADTLPSEQNUM)
		)
		(element DBGBADTLPSTATUS 1
			(pin DBGBADTLPSTATUS input)
			(conn DBGBADTLPSTATUS DBGBADTLPSTATUS <== PCIE_A1 DBGBADTLPSTATUS)
		)
		(element DBGDLPROTOCOLSTATUS 1
			(pin DBGDLPROTOCOLSTATUS input)
			(conn DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS <== PCIE_A1 DBGDLPROTOCOLSTATUS)
		)
		(element DBGFCPROTOCOLERRSTATUS 1
			(pin DBGFCPROTOCOLERRSTATUS input)
			(conn DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS <== PCIE_A1 DBGFCPROTOCOLERRSTATUS)
		)
		(element DBGMLFRMDLENGTH 1
			(pin DBGMLFRMDLENGTH input)
			(conn DBGMLFRMDLENGTH DBGMLFRMDLENGTH <== PCIE_A1 DBGMLFRMDLENGTH)
		)
		(element DBGMLFRMDMPS 1
			(pin DBGMLFRMDMPS input)
			(conn DBGMLFRMDMPS DBGMLFRMDMPS <== PCIE_A1 DBGMLFRMDMPS)
		)
		(element DBGMLFRMDTCVC 1
			(pin DBGMLFRMDTCVC input)
			(conn DBGMLFRMDTCVC DBGMLFRMDTCVC <== PCIE_A1 DBGMLFRMDTCVC)
		)
		(element DBGMLFRMDTLPSTATUS 1
			(pin DBGMLFRMDTLPSTATUS input)
			(conn DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS <== PCIE_A1 DBGMLFRMDTLPSTATUS)
		)
		(element DBGMLFRMDUNRECTYPE 1
			(pin DBGMLFRMDUNRECTYPE input)
			(conn DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE <== PCIE_A1 DBGMLFRMDUNRECTYPE)
		)
		(element DBGPOISTLPSTATUS 1
			(pin DBGPOISTLPSTATUS input)
			(conn DBGPOISTLPSTATUS DBGPOISTLPSTATUS <== PCIE_A1 DBGPOISTLPSTATUS)
		)
		(element DBGRCVROVERFLOWSTATUS 1
			(pin DBGRCVROVERFLOWSTATUS input)
			(conn DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS <== PCIE_A1 DBGRCVROVERFLOWSTATUS)
		)
		(element DBGREGDETECTEDCORRECTABLE 1
			(pin DBGREGDETECTEDCORRECTABLE input)
			(conn DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE <== PCIE_A1 DBGREGDETECTEDCORRECTABLE)
		)
		(element DBGREGDETECTEDFATAL 1
			(pin DBGREGDETECTEDFATAL input)
			(conn DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL <== PCIE_A1 DBGREGDETECTEDFATAL)
		)
		(element DBGREGDETECTEDNONFATAL 1
			(pin DBGREGDETECTEDNONFATAL input)
			(conn DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL <== PCIE_A1 DBGREGDETECTEDNONFATAL)
		)
		(element DBGREGDETECTEDUNSUPPORTED 1
			(pin DBGREGDETECTEDUNSUPPORTED input)
			(conn DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED <== PCIE_A1 DBGREGDETECTEDUNSUPPORTED)
		)
		(element DBGRPLYROLLOVERSTATUS 1
			(pin DBGRPLYROLLOVERSTATUS input)
			(conn DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS <== PCIE_A1 DBGRPLYROLLOVERSTATUS)
		)
		(element DBGRPLYTIMEOUTSTATUS 1
			(pin DBGRPLYTIMEOUTSTATUS input)
			(conn DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS <== PCIE_A1 DBGRPLYTIMEOUTSTATUS)
		)
		(element DBGURNOBARHIT 1
			(pin DBGURNOBARHIT input)
			(conn DBGURNOBARHIT DBGURNOBARHIT <== PCIE_A1 DBGURNOBARHIT)
		)
		(element DBGURPOISCFGWR 1
			(pin DBGURPOISCFGWR input)
			(conn DBGURPOISCFGWR DBGURPOISCFGWR <== PCIE_A1 DBGURPOISCFGWR)
		)
		(element DBGURSTATUS 1
			(pin DBGURSTATUS input)
			(conn DBGURSTATUS DBGURSTATUS <== PCIE_A1 DBGURSTATUS)
		)
		(element DBGURUNSUPMSG 1
			(pin DBGURUNSUPMSG input)
			(conn DBGURUNSUPMSG DBGURUNSUPMSG <== PCIE_A1 DBGURUNSUPMSG)
		)
		(element MGTCLK 1
			(pin MGTCLK output)
			(conn MGTCLK MGTCLK ==> PCIE_A1 MGTCLK)
		)
		(element MIMRXRADDR0 1
			(pin MIMRXRADDR0 input)
			(conn MIMRXRADDR0 MIMRXRADDR0 <== PCIE_A1 MIMRXRADDR0)
		)
		(element MIMRXRADDR1 1
			(pin MIMRXRADDR1 input)
			(conn MIMRXRADDR1 MIMRXRADDR1 <== PCIE_A1 MIMRXRADDR1)
		)
		(element MIMRXRADDR2 1
			(pin MIMRXRADDR2 input)
			(conn MIMRXRADDR2 MIMRXRADDR2 <== PCIE_A1 MIMRXRADDR2)
		)
		(element MIMRXRADDR3 1
			(pin MIMRXRADDR3 input)
			(conn MIMRXRADDR3 MIMRXRADDR3 <== PCIE_A1 MIMRXRADDR3)
		)
		(element MIMRXRADDR4 1
			(pin MIMRXRADDR4 input)
			(conn MIMRXRADDR4 MIMRXRADDR4 <== PCIE_A1 MIMRXRADDR4)
		)
		(element MIMRXRADDR5 1
			(pin MIMRXRADDR5 input)
			(conn MIMRXRADDR5 MIMRXRADDR5 <== PCIE_A1 MIMRXRADDR5)
		)
		(element MIMRXRADDR6 1
			(pin MIMRXRADDR6 input)
			(conn MIMRXRADDR6 MIMRXRADDR6 <== PCIE_A1 MIMRXRADDR6)
		)
		(element MIMRXRADDR7 1
			(pin MIMRXRADDR7 input)
			(conn MIMRXRADDR7 MIMRXRADDR7 <== PCIE_A1 MIMRXRADDR7)
		)
		(element MIMRXRADDR8 1
			(pin MIMRXRADDR8 input)
			(conn MIMRXRADDR8 MIMRXRADDR8 <== PCIE_A1 MIMRXRADDR8)
		)
		(element MIMRXRADDR9 1
			(pin MIMRXRADDR9 input)
			(conn MIMRXRADDR9 MIMRXRADDR9 <== PCIE_A1 MIMRXRADDR9)
		)
		(element MIMRXRADDR10 1
			(pin MIMRXRADDR10 input)
			(conn MIMRXRADDR10 MIMRXRADDR10 <== PCIE_A1 MIMRXRADDR10)
		)
		(element MIMRXRADDR11 1
			(pin MIMRXRADDR11 input)
			(conn MIMRXRADDR11 MIMRXRADDR11 <== PCIE_A1 MIMRXRADDR11)
		)
		(element MIMRXRDATA0 1
			(pin MIMRXRDATA0 output)
			(conn MIMRXRDATA0 MIMRXRDATA0 ==> PCIE_A1 MIMRXRDATA0)
		)
		(element MIMRXRDATA1 1
			(pin MIMRXRDATA1 output)
			(conn MIMRXRDATA1 MIMRXRDATA1 ==> PCIE_A1 MIMRXRDATA1)
		)
		(element MIMRXRDATA2 1
			(pin MIMRXRDATA2 output)
			(conn MIMRXRDATA2 MIMRXRDATA2 ==> PCIE_A1 MIMRXRDATA2)
		)
		(element MIMRXRDATA3 1
			(pin MIMRXRDATA3 output)
			(conn MIMRXRDATA3 MIMRXRDATA3 ==> PCIE_A1 MIMRXRDATA3)
		)
		(element MIMRXRDATA4 1
			(pin MIMRXRDATA4 output)
			(conn MIMRXRDATA4 MIMRXRDATA4 ==> PCIE_A1 MIMRXRDATA4)
		)
		(element MIMRXRDATA5 1
			(pin MIMRXRDATA5 output)
			(conn MIMRXRDATA5 MIMRXRDATA5 ==> PCIE_A1 MIMRXRDATA5)
		)
		(element MIMRXRDATA6 1
			(pin MIMRXRDATA6 output)
			(conn MIMRXRDATA6 MIMRXRDATA6 ==> PCIE_A1 MIMRXRDATA6)
		)
		(element MIMRXRDATA7 1
			(pin MIMRXRDATA7 output)
			(conn MIMRXRDATA7 MIMRXRDATA7 ==> PCIE_A1 MIMRXRDATA7)
		)
		(element MIMRXRDATA8 1
			(pin MIMRXRDATA8 output)
			(conn MIMRXRDATA8 MIMRXRDATA8 ==> PCIE_A1 MIMRXRDATA8)
		)
		(element MIMRXRDATA9 1
			(pin MIMRXRDATA9 output)
			(conn MIMRXRDATA9 MIMRXRDATA9 ==> PCIE_A1 MIMRXRDATA9)
		)
		(element MIMRXRDATA10 1
			(pin MIMRXRDATA10 output)
			(conn MIMRXRDATA10 MIMRXRDATA10 ==> PCIE_A1 MIMRXRDATA10)
		)
		(element MIMRXRDATA11 1
			(pin MIMRXRDATA11 output)
			(conn MIMRXRDATA11 MIMRXRDATA11 ==> PCIE_A1 MIMRXRDATA11)
		)
		(element MIMRXRDATA12 1
			(pin MIMRXRDATA12 output)
			(conn MIMRXRDATA12 MIMRXRDATA12 ==> PCIE_A1 MIMRXRDATA12)
		)
		(element MIMRXRDATA13 1
			(pin MIMRXRDATA13 output)
			(conn MIMRXRDATA13 MIMRXRDATA13 ==> PCIE_A1 MIMRXRDATA13)
		)
		(element MIMRXRDATA14 1
			(pin MIMRXRDATA14 output)
			(conn MIMRXRDATA14 MIMRXRDATA14 ==> PCIE_A1 MIMRXRDATA14)
		)
		(element MIMRXRDATA15 1
			(pin MIMRXRDATA15 output)
			(conn MIMRXRDATA15 MIMRXRDATA15 ==> PCIE_A1 MIMRXRDATA15)
		)
		(element MIMRXRDATA16 1
			(pin MIMRXRDATA16 output)
			(conn MIMRXRDATA16 MIMRXRDATA16 ==> PCIE_A1 MIMRXRDATA16)
		)
		(element MIMRXRDATA17 1
			(pin MIMRXRDATA17 output)
			(conn MIMRXRDATA17 MIMRXRDATA17 ==> PCIE_A1 MIMRXRDATA17)
		)
		(element MIMRXRDATA18 1
			(pin MIMRXRDATA18 output)
			(conn MIMRXRDATA18 MIMRXRDATA18 ==> PCIE_A1 MIMRXRDATA18)
		)
		(element MIMRXRDATA19 1
			(pin MIMRXRDATA19 output)
			(conn MIMRXRDATA19 MIMRXRDATA19 ==> PCIE_A1 MIMRXRDATA19)
		)
		(element MIMRXRDATA20 1
			(pin MIMRXRDATA20 output)
			(conn MIMRXRDATA20 MIMRXRDATA20 ==> PCIE_A1 MIMRXRDATA20)
		)
		(element MIMRXRDATA21 1
			(pin MIMRXRDATA21 output)
			(conn MIMRXRDATA21 MIMRXRDATA21 ==> PCIE_A1 MIMRXRDATA21)
		)
		(element MIMRXRDATA22 1
			(pin MIMRXRDATA22 output)
			(conn MIMRXRDATA22 MIMRXRDATA22 ==> PCIE_A1 MIMRXRDATA22)
		)
		(element MIMRXRDATA23 1
			(pin MIMRXRDATA23 output)
			(conn MIMRXRDATA23 MIMRXRDATA23 ==> PCIE_A1 MIMRXRDATA23)
		)
		(element MIMRXRDATA24 1
			(pin MIMRXRDATA24 output)
			(conn MIMRXRDATA24 MIMRXRDATA24 ==> PCIE_A1 MIMRXRDATA24)
		)
		(element MIMRXRDATA25 1
			(pin MIMRXRDATA25 output)
			(conn MIMRXRDATA25 MIMRXRDATA25 ==> PCIE_A1 MIMRXRDATA25)
		)
		(element MIMRXRDATA26 1
			(pin MIMRXRDATA26 output)
			(conn MIMRXRDATA26 MIMRXRDATA26 ==> PCIE_A1 MIMRXRDATA26)
		)
		(element MIMRXRDATA27 1
			(pin MIMRXRDATA27 output)
			(conn MIMRXRDATA27 MIMRXRDATA27 ==> PCIE_A1 MIMRXRDATA27)
		)
		(element MIMRXRDATA28 1
			(pin MIMRXRDATA28 output)
			(conn MIMRXRDATA28 MIMRXRDATA28 ==> PCIE_A1 MIMRXRDATA28)
		)
		(element MIMRXRDATA29 1
			(pin MIMRXRDATA29 output)
			(conn MIMRXRDATA29 MIMRXRDATA29 ==> PCIE_A1 MIMRXRDATA29)
		)
		(element MIMRXRDATA30 1
			(pin MIMRXRDATA30 output)
			(conn MIMRXRDATA30 MIMRXRDATA30 ==> PCIE_A1 MIMRXRDATA30)
		)
		(element MIMRXRDATA31 1
			(pin MIMRXRDATA31 output)
			(conn MIMRXRDATA31 MIMRXRDATA31 ==> PCIE_A1 MIMRXRDATA31)
		)
		(element MIMRXRDATA32 1
			(pin MIMRXRDATA32 output)
			(conn MIMRXRDATA32 MIMRXRDATA32 ==> PCIE_A1 MIMRXRDATA32)
		)
		(element MIMRXRDATA33 1
			(pin MIMRXRDATA33 output)
			(conn MIMRXRDATA33 MIMRXRDATA33 ==> PCIE_A1 MIMRXRDATA33)
		)
		(element MIMRXRDATA34 1
			(pin MIMRXRDATA34 output)
			(conn MIMRXRDATA34 MIMRXRDATA34 ==> PCIE_A1 MIMRXRDATA34)
		)
		(element MIMRXREN 1
			(pin MIMRXREN input)
			(conn MIMRXREN MIMRXREN <== PCIE_A1 MIMRXREN)
		)
		(element MIMRXWADDR0 1
			(pin MIMRXWADDR0 input)
			(conn MIMRXWADDR0 MIMRXWADDR0 <== PCIE_A1 MIMRXWADDR0)
		)
		(element MIMRXWADDR1 1
			(pin MIMRXWADDR1 input)
			(conn MIMRXWADDR1 MIMRXWADDR1 <== PCIE_A1 MIMRXWADDR1)
		)
		(element MIMRXWADDR2 1
			(pin MIMRXWADDR2 input)
			(conn MIMRXWADDR2 MIMRXWADDR2 <== PCIE_A1 MIMRXWADDR2)
		)
		(element MIMRXWADDR3 1
			(pin MIMRXWADDR3 input)
			(conn MIMRXWADDR3 MIMRXWADDR3 <== PCIE_A1 MIMRXWADDR3)
		)
		(element MIMRXWADDR4 1
			(pin MIMRXWADDR4 input)
			(conn MIMRXWADDR4 MIMRXWADDR4 <== PCIE_A1 MIMRXWADDR4)
		)
		(element MIMRXWADDR5 1
			(pin MIMRXWADDR5 input)
			(conn MIMRXWADDR5 MIMRXWADDR5 <== PCIE_A1 MIMRXWADDR5)
		)
		(element MIMRXWADDR6 1
			(pin MIMRXWADDR6 input)
			(conn MIMRXWADDR6 MIMRXWADDR6 <== PCIE_A1 MIMRXWADDR6)
		)
		(element MIMRXWADDR7 1
			(pin MIMRXWADDR7 input)
			(conn MIMRXWADDR7 MIMRXWADDR7 <== PCIE_A1 MIMRXWADDR7)
		)
		(element MIMRXWADDR8 1
			(pin MIMRXWADDR8 input)
			(conn MIMRXWADDR8 MIMRXWADDR8 <== PCIE_A1 MIMRXWADDR8)
		)
		(element MIMRXWADDR9 1
			(pin MIMRXWADDR9 input)
			(conn MIMRXWADDR9 MIMRXWADDR9 <== PCIE_A1 MIMRXWADDR9)
		)
		(element MIMRXWADDR10 1
			(pin MIMRXWADDR10 input)
			(conn MIMRXWADDR10 MIMRXWADDR10 <== PCIE_A1 MIMRXWADDR10)
		)
		(element MIMRXWADDR11 1
			(pin MIMRXWADDR11 input)
			(conn MIMRXWADDR11 MIMRXWADDR11 <== PCIE_A1 MIMRXWADDR11)
		)
		(element MIMRXWDATA0 1
			(pin MIMRXWDATA0 input)
			(conn MIMRXWDATA0 MIMRXWDATA0 <== PCIE_A1 MIMRXWDATA0)
		)
		(element MIMRXWDATA1 1
			(pin MIMRXWDATA1 input)
			(conn MIMRXWDATA1 MIMRXWDATA1 <== PCIE_A1 MIMRXWDATA1)
		)
		(element MIMRXWDATA2 1
			(pin MIMRXWDATA2 input)
			(conn MIMRXWDATA2 MIMRXWDATA2 <== PCIE_A1 MIMRXWDATA2)
		)
		(element MIMRXWDATA3 1
			(pin MIMRXWDATA3 input)
			(conn MIMRXWDATA3 MIMRXWDATA3 <== PCIE_A1 MIMRXWDATA3)
		)
		(element MIMRXWDATA4 1
			(pin MIMRXWDATA4 input)
			(conn MIMRXWDATA4 MIMRXWDATA4 <== PCIE_A1 MIMRXWDATA4)
		)
		(element MIMRXWDATA5 1
			(pin MIMRXWDATA5 input)
			(conn MIMRXWDATA5 MIMRXWDATA5 <== PCIE_A1 MIMRXWDATA5)
		)
		(element MIMRXWDATA6 1
			(pin MIMRXWDATA6 input)
			(conn MIMRXWDATA6 MIMRXWDATA6 <== PCIE_A1 MIMRXWDATA6)
		)
		(element MIMRXWDATA7 1
			(pin MIMRXWDATA7 input)
			(conn MIMRXWDATA7 MIMRXWDATA7 <== PCIE_A1 MIMRXWDATA7)
		)
		(element MIMRXWDATA8 1
			(pin MIMRXWDATA8 input)
			(conn MIMRXWDATA8 MIMRXWDATA8 <== PCIE_A1 MIMRXWDATA8)
		)
		(element MIMRXWDATA9 1
			(pin MIMRXWDATA9 input)
			(conn MIMRXWDATA9 MIMRXWDATA9 <== PCIE_A1 MIMRXWDATA9)
		)
		(element MIMRXWDATA10 1
			(pin MIMRXWDATA10 input)
			(conn MIMRXWDATA10 MIMRXWDATA10 <== PCIE_A1 MIMRXWDATA10)
		)
		(element MIMRXWDATA11 1
			(pin MIMRXWDATA11 input)
			(conn MIMRXWDATA11 MIMRXWDATA11 <== PCIE_A1 MIMRXWDATA11)
		)
		(element MIMRXWDATA12 1
			(pin MIMRXWDATA12 input)
			(conn MIMRXWDATA12 MIMRXWDATA12 <== PCIE_A1 MIMRXWDATA12)
		)
		(element MIMRXWDATA13 1
			(pin MIMRXWDATA13 input)
			(conn MIMRXWDATA13 MIMRXWDATA13 <== PCIE_A1 MIMRXWDATA13)
		)
		(element MIMRXWDATA14 1
			(pin MIMRXWDATA14 input)
			(conn MIMRXWDATA14 MIMRXWDATA14 <== PCIE_A1 MIMRXWDATA14)
		)
		(element MIMRXWDATA15 1
			(pin MIMRXWDATA15 input)
			(conn MIMRXWDATA15 MIMRXWDATA15 <== PCIE_A1 MIMRXWDATA15)
		)
		(element MIMRXWDATA16 1
			(pin MIMRXWDATA16 input)
			(conn MIMRXWDATA16 MIMRXWDATA16 <== PCIE_A1 MIMRXWDATA16)
		)
		(element MIMRXWDATA17 1
			(pin MIMRXWDATA17 input)
			(conn MIMRXWDATA17 MIMRXWDATA17 <== PCIE_A1 MIMRXWDATA17)
		)
		(element MIMRXWDATA18 1
			(pin MIMRXWDATA18 input)
			(conn MIMRXWDATA18 MIMRXWDATA18 <== PCIE_A1 MIMRXWDATA18)
		)
		(element MIMRXWDATA19 1
			(pin MIMRXWDATA19 input)
			(conn MIMRXWDATA19 MIMRXWDATA19 <== PCIE_A1 MIMRXWDATA19)
		)
		(element MIMRXWDATA20 1
			(pin MIMRXWDATA20 input)
			(conn MIMRXWDATA20 MIMRXWDATA20 <== PCIE_A1 MIMRXWDATA20)
		)
		(element MIMRXWDATA21 1
			(pin MIMRXWDATA21 input)
			(conn MIMRXWDATA21 MIMRXWDATA21 <== PCIE_A1 MIMRXWDATA21)
		)
		(element MIMRXWDATA22 1
			(pin MIMRXWDATA22 input)
			(conn MIMRXWDATA22 MIMRXWDATA22 <== PCIE_A1 MIMRXWDATA22)
		)
		(element MIMRXWDATA23 1
			(pin MIMRXWDATA23 input)
			(conn MIMRXWDATA23 MIMRXWDATA23 <== PCIE_A1 MIMRXWDATA23)
		)
		(element MIMRXWDATA24 1
			(pin MIMRXWDATA24 input)
			(conn MIMRXWDATA24 MIMRXWDATA24 <== PCIE_A1 MIMRXWDATA24)
		)
		(element MIMRXWDATA25 1
			(pin MIMRXWDATA25 input)
			(conn MIMRXWDATA25 MIMRXWDATA25 <== PCIE_A1 MIMRXWDATA25)
		)
		(element MIMRXWDATA26 1
			(pin MIMRXWDATA26 input)
			(conn MIMRXWDATA26 MIMRXWDATA26 <== PCIE_A1 MIMRXWDATA26)
		)
		(element MIMRXWDATA27 1
			(pin MIMRXWDATA27 input)
			(conn MIMRXWDATA27 MIMRXWDATA27 <== PCIE_A1 MIMRXWDATA27)
		)
		(element MIMRXWDATA28 1
			(pin MIMRXWDATA28 input)
			(conn MIMRXWDATA28 MIMRXWDATA28 <== PCIE_A1 MIMRXWDATA28)
		)
		(element MIMRXWDATA29 1
			(pin MIMRXWDATA29 input)
			(conn MIMRXWDATA29 MIMRXWDATA29 <== PCIE_A1 MIMRXWDATA29)
		)
		(element MIMRXWDATA30 1
			(pin MIMRXWDATA30 input)
			(conn MIMRXWDATA30 MIMRXWDATA30 <== PCIE_A1 MIMRXWDATA30)
		)
		(element MIMRXWDATA31 1
			(pin MIMRXWDATA31 input)
			(conn MIMRXWDATA31 MIMRXWDATA31 <== PCIE_A1 MIMRXWDATA31)
		)
		(element MIMRXWDATA32 1
			(pin MIMRXWDATA32 input)
			(conn MIMRXWDATA32 MIMRXWDATA32 <== PCIE_A1 MIMRXWDATA32)
		)
		(element MIMRXWDATA33 1
			(pin MIMRXWDATA33 input)
			(conn MIMRXWDATA33 MIMRXWDATA33 <== PCIE_A1 MIMRXWDATA33)
		)
		(element MIMRXWDATA34 1
			(pin MIMRXWDATA34 input)
			(conn MIMRXWDATA34 MIMRXWDATA34 <== PCIE_A1 MIMRXWDATA34)
		)
		(element MIMRXWEN 1
			(pin MIMRXWEN input)
			(conn MIMRXWEN MIMRXWEN <== PCIE_A1 MIMRXWEN)
		)
		(element MIMTXRADDR0 1
			(pin MIMTXRADDR0 input)
			(conn MIMTXRADDR0 MIMTXRADDR0 <== PCIE_A1 MIMTXRADDR0)
		)
		(element MIMTXRADDR1 1
			(pin MIMTXRADDR1 input)
			(conn MIMTXRADDR1 MIMTXRADDR1 <== PCIE_A1 MIMTXRADDR1)
		)
		(element MIMTXRADDR2 1
			(pin MIMTXRADDR2 input)
			(conn MIMTXRADDR2 MIMTXRADDR2 <== PCIE_A1 MIMTXRADDR2)
		)
		(element MIMTXRADDR3 1
			(pin MIMTXRADDR3 input)
			(conn MIMTXRADDR3 MIMTXRADDR3 <== PCIE_A1 MIMTXRADDR3)
		)
		(element MIMTXRADDR4 1
			(pin MIMTXRADDR4 input)
			(conn MIMTXRADDR4 MIMTXRADDR4 <== PCIE_A1 MIMTXRADDR4)
		)
		(element MIMTXRADDR5 1
			(pin MIMTXRADDR5 input)
			(conn MIMTXRADDR5 MIMTXRADDR5 <== PCIE_A1 MIMTXRADDR5)
		)
		(element MIMTXRADDR6 1
			(pin MIMTXRADDR6 input)
			(conn MIMTXRADDR6 MIMTXRADDR6 <== PCIE_A1 MIMTXRADDR6)
		)
		(element MIMTXRADDR7 1
			(pin MIMTXRADDR7 input)
			(conn MIMTXRADDR7 MIMTXRADDR7 <== PCIE_A1 MIMTXRADDR7)
		)
		(element MIMTXRADDR8 1
			(pin MIMTXRADDR8 input)
			(conn MIMTXRADDR8 MIMTXRADDR8 <== PCIE_A1 MIMTXRADDR8)
		)
		(element MIMTXRADDR9 1
			(pin MIMTXRADDR9 input)
			(conn MIMTXRADDR9 MIMTXRADDR9 <== PCIE_A1 MIMTXRADDR9)
		)
		(element MIMTXRADDR10 1
			(pin MIMTXRADDR10 input)
			(conn MIMTXRADDR10 MIMTXRADDR10 <== PCIE_A1 MIMTXRADDR10)
		)
		(element MIMTXRADDR11 1
			(pin MIMTXRADDR11 input)
			(conn MIMTXRADDR11 MIMTXRADDR11 <== PCIE_A1 MIMTXRADDR11)
		)
		(element MIMTXRDATA0 1
			(pin MIMTXRDATA0 output)
			(conn MIMTXRDATA0 MIMTXRDATA0 ==> PCIE_A1 MIMTXRDATA0)
		)
		(element MIMTXRDATA1 1
			(pin MIMTXRDATA1 output)
			(conn MIMTXRDATA1 MIMTXRDATA1 ==> PCIE_A1 MIMTXRDATA1)
		)
		(element MIMTXRDATA2 1
			(pin MIMTXRDATA2 output)
			(conn MIMTXRDATA2 MIMTXRDATA2 ==> PCIE_A1 MIMTXRDATA2)
		)
		(element MIMTXRDATA3 1
			(pin MIMTXRDATA3 output)
			(conn MIMTXRDATA3 MIMTXRDATA3 ==> PCIE_A1 MIMTXRDATA3)
		)
		(element MIMTXRDATA4 1
			(pin MIMTXRDATA4 output)
			(conn MIMTXRDATA4 MIMTXRDATA4 ==> PCIE_A1 MIMTXRDATA4)
		)
		(element MIMTXRDATA5 1
			(pin MIMTXRDATA5 output)
			(conn MIMTXRDATA5 MIMTXRDATA5 ==> PCIE_A1 MIMTXRDATA5)
		)
		(element MIMTXRDATA6 1
			(pin MIMTXRDATA6 output)
			(conn MIMTXRDATA6 MIMTXRDATA6 ==> PCIE_A1 MIMTXRDATA6)
		)
		(element MIMTXRDATA7 1
			(pin MIMTXRDATA7 output)
			(conn MIMTXRDATA7 MIMTXRDATA7 ==> PCIE_A1 MIMTXRDATA7)
		)
		(element MIMTXRDATA8 1
			(pin MIMTXRDATA8 output)
			(conn MIMTXRDATA8 MIMTXRDATA8 ==> PCIE_A1 MIMTXRDATA8)
		)
		(element MIMTXRDATA9 1
			(pin MIMTXRDATA9 output)
			(conn MIMTXRDATA9 MIMTXRDATA9 ==> PCIE_A1 MIMTXRDATA9)
		)
		(element MIMTXRDATA10 1
			(pin MIMTXRDATA10 output)
			(conn MIMTXRDATA10 MIMTXRDATA10 ==> PCIE_A1 MIMTXRDATA10)
		)
		(element MIMTXRDATA11 1
			(pin MIMTXRDATA11 output)
			(conn MIMTXRDATA11 MIMTXRDATA11 ==> PCIE_A1 MIMTXRDATA11)
		)
		(element MIMTXRDATA12 1
			(pin MIMTXRDATA12 output)
			(conn MIMTXRDATA12 MIMTXRDATA12 ==> PCIE_A1 MIMTXRDATA12)
		)
		(element MIMTXRDATA13 1
			(pin MIMTXRDATA13 output)
			(conn MIMTXRDATA13 MIMTXRDATA13 ==> PCIE_A1 MIMTXRDATA13)
		)
		(element MIMTXRDATA14 1
			(pin MIMTXRDATA14 output)
			(conn MIMTXRDATA14 MIMTXRDATA14 ==> PCIE_A1 MIMTXRDATA14)
		)
		(element MIMTXRDATA15 1
			(pin MIMTXRDATA15 output)
			(conn MIMTXRDATA15 MIMTXRDATA15 ==> PCIE_A1 MIMTXRDATA15)
		)
		(element MIMTXRDATA16 1
			(pin MIMTXRDATA16 output)
			(conn MIMTXRDATA16 MIMTXRDATA16 ==> PCIE_A1 MIMTXRDATA16)
		)
		(element MIMTXRDATA17 1
			(pin MIMTXRDATA17 output)
			(conn MIMTXRDATA17 MIMTXRDATA17 ==> PCIE_A1 MIMTXRDATA17)
		)
		(element MIMTXRDATA18 1
			(pin MIMTXRDATA18 output)
			(conn MIMTXRDATA18 MIMTXRDATA18 ==> PCIE_A1 MIMTXRDATA18)
		)
		(element MIMTXRDATA19 1
			(pin MIMTXRDATA19 output)
			(conn MIMTXRDATA19 MIMTXRDATA19 ==> PCIE_A1 MIMTXRDATA19)
		)
		(element MIMTXRDATA20 1
			(pin MIMTXRDATA20 output)
			(conn MIMTXRDATA20 MIMTXRDATA20 ==> PCIE_A1 MIMTXRDATA20)
		)
		(element MIMTXRDATA21 1
			(pin MIMTXRDATA21 output)
			(conn MIMTXRDATA21 MIMTXRDATA21 ==> PCIE_A1 MIMTXRDATA21)
		)
		(element MIMTXRDATA22 1
			(pin MIMTXRDATA22 output)
			(conn MIMTXRDATA22 MIMTXRDATA22 ==> PCIE_A1 MIMTXRDATA22)
		)
		(element MIMTXRDATA23 1
			(pin MIMTXRDATA23 output)
			(conn MIMTXRDATA23 MIMTXRDATA23 ==> PCIE_A1 MIMTXRDATA23)
		)
		(element MIMTXRDATA24 1
			(pin MIMTXRDATA24 output)
			(conn MIMTXRDATA24 MIMTXRDATA24 ==> PCIE_A1 MIMTXRDATA24)
		)
		(element MIMTXRDATA25 1
			(pin MIMTXRDATA25 output)
			(conn MIMTXRDATA25 MIMTXRDATA25 ==> PCIE_A1 MIMTXRDATA25)
		)
		(element MIMTXRDATA26 1
			(pin MIMTXRDATA26 output)
			(conn MIMTXRDATA26 MIMTXRDATA26 ==> PCIE_A1 MIMTXRDATA26)
		)
		(element MIMTXRDATA27 1
			(pin MIMTXRDATA27 output)
			(conn MIMTXRDATA27 MIMTXRDATA27 ==> PCIE_A1 MIMTXRDATA27)
		)
		(element MIMTXRDATA28 1
			(pin MIMTXRDATA28 output)
			(conn MIMTXRDATA28 MIMTXRDATA28 ==> PCIE_A1 MIMTXRDATA28)
		)
		(element MIMTXRDATA29 1
			(pin MIMTXRDATA29 output)
			(conn MIMTXRDATA29 MIMTXRDATA29 ==> PCIE_A1 MIMTXRDATA29)
		)
		(element MIMTXRDATA30 1
			(pin MIMTXRDATA30 output)
			(conn MIMTXRDATA30 MIMTXRDATA30 ==> PCIE_A1 MIMTXRDATA30)
		)
		(element MIMTXRDATA31 1
			(pin MIMTXRDATA31 output)
			(conn MIMTXRDATA31 MIMTXRDATA31 ==> PCIE_A1 MIMTXRDATA31)
		)
		(element MIMTXRDATA32 1
			(pin MIMTXRDATA32 output)
			(conn MIMTXRDATA32 MIMTXRDATA32 ==> PCIE_A1 MIMTXRDATA32)
		)
		(element MIMTXRDATA33 1
			(pin MIMTXRDATA33 output)
			(conn MIMTXRDATA33 MIMTXRDATA33 ==> PCIE_A1 MIMTXRDATA33)
		)
		(element MIMTXRDATA34 1
			(pin MIMTXRDATA34 output)
			(conn MIMTXRDATA34 MIMTXRDATA34 ==> PCIE_A1 MIMTXRDATA34)
		)
		(element MIMTXRDATA35 1
			(pin MIMTXRDATA35 output)
			(conn MIMTXRDATA35 MIMTXRDATA35 ==> PCIE_A1 MIMTXRDATA35)
		)
		(element MIMTXREN 1
			(pin MIMTXREN input)
			(conn MIMTXREN MIMTXREN <== PCIE_A1 MIMTXREN)
		)
		(element MIMTXWADDR0 1
			(pin MIMTXWADDR0 input)
			(conn MIMTXWADDR0 MIMTXWADDR0 <== PCIE_A1 MIMTXWADDR0)
		)
		(element MIMTXWADDR1 1
			(pin MIMTXWADDR1 input)
			(conn MIMTXWADDR1 MIMTXWADDR1 <== PCIE_A1 MIMTXWADDR1)
		)
		(element MIMTXWADDR2 1
			(pin MIMTXWADDR2 input)
			(conn MIMTXWADDR2 MIMTXWADDR2 <== PCIE_A1 MIMTXWADDR2)
		)
		(element MIMTXWADDR3 1
			(pin MIMTXWADDR3 input)
			(conn MIMTXWADDR3 MIMTXWADDR3 <== PCIE_A1 MIMTXWADDR3)
		)
		(element MIMTXWADDR4 1
			(pin MIMTXWADDR4 input)
			(conn MIMTXWADDR4 MIMTXWADDR4 <== PCIE_A1 MIMTXWADDR4)
		)
		(element MIMTXWADDR5 1
			(pin MIMTXWADDR5 input)
			(conn MIMTXWADDR5 MIMTXWADDR5 <== PCIE_A1 MIMTXWADDR5)
		)
		(element MIMTXWADDR6 1
			(pin MIMTXWADDR6 input)
			(conn MIMTXWADDR6 MIMTXWADDR6 <== PCIE_A1 MIMTXWADDR6)
		)
		(element MIMTXWADDR7 1
			(pin MIMTXWADDR7 input)
			(conn MIMTXWADDR7 MIMTXWADDR7 <== PCIE_A1 MIMTXWADDR7)
		)
		(element MIMTXWADDR8 1
			(pin MIMTXWADDR8 input)
			(conn MIMTXWADDR8 MIMTXWADDR8 <== PCIE_A1 MIMTXWADDR8)
		)
		(element MIMTXWADDR9 1
			(pin MIMTXWADDR9 input)
			(conn MIMTXWADDR9 MIMTXWADDR9 <== PCIE_A1 MIMTXWADDR9)
		)
		(element MIMTXWADDR10 1
			(pin MIMTXWADDR10 input)
			(conn MIMTXWADDR10 MIMTXWADDR10 <== PCIE_A1 MIMTXWADDR10)
		)
		(element MIMTXWADDR11 1
			(pin MIMTXWADDR11 input)
			(conn MIMTXWADDR11 MIMTXWADDR11 <== PCIE_A1 MIMTXWADDR11)
		)
		(element MIMTXWDATA0 1
			(pin MIMTXWDATA0 input)
			(conn MIMTXWDATA0 MIMTXWDATA0 <== PCIE_A1 MIMTXWDATA0)
		)
		(element MIMTXWDATA1 1
			(pin MIMTXWDATA1 input)
			(conn MIMTXWDATA1 MIMTXWDATA1 <== PCIE_A1 MIMTXWDATA1)
		)
		(element MIMTXWDATA2 1
			(pin MIMTXWDATA2 input)
			(conn MIMTXWDATA2 MIMTXWDATA2 <== PCIE_A1 MIMTXWDATA2)
		)
		(element MIMTXWDATA3 1
			(pin MIMTXWDATA3 input)
			(conn MIMTXWDATA3 MIMTXWDATA3 <== PCIE_A1 MIMTXWDATA3)
		)
		(element MIMTXWDATA4 1
			(pin MIMTXWDATA4 input)
			(conn MIMTXWDATA4 MIMTXWDATA4 <== PCIE_A1 MIMTXWDATA4)
		)
		(element MIMTXWDATA5 1
			(pin MIMTXWDATA5 input)
			(conn MIMTXWDATA5 MIMTXWDATA5 <== PCIE_A1 MIMTXWDATA5)
		)
		(element MIMTXWDATA6 1
			(pin MIMTXWDATA6 input)
			(conn MIMTXWDATA6 MIMTXWDATA6 <== PCIE_A1 MIMTXWDATA6)
		)
		(element MIMTXWDATA7 1
			(pin MIMTXWDATA7 input)
			(conn MIMTXWDATA7 MIMTXWDATA7 <== PCIE_A1 MIMTXWDATA7)
		)
		(element MIMTXWDATA8 1
			(pin MIMTXWDATA8 input)
			(conn MIMTXWDATA8 MIMTXWDATA8 <== PCIE_A1 MIMTXWDATA8)
		)
		(element MIMTXWDATA9 1
			(pin MIMTXWDATA9 input)
			(conn MIMTXWDATA9 MIMTXWDATA9 <== PCIE_A1 MIMTXWDATA9)
		)
		(element MIMTXWDATA10 1
			(pin MIMTXWDATA10 input)
			(conn MIMTXWDATA10 MIMTXWDATA10 <== PCIE_A1 MIMTXWDATA10)
		)
		(element MIMTXWDATA11 1
			(pin MIMTXWDATA11 input)
			(conn MIMTXWDATA11 MIMTXWDATA11 <== PCIE_A1 MIMTXWDATA11)
		)
		(element MIMTXWDATA12 1
			(pin MIMTXWDATA12 input)
			(conn MIMTXWDATA12 MIMTXWDATA12 <== PCIE_A1 MIMTXWDATA12)
		)
		(element MIMTXWDATA13 1
			(pin MIMTXWDATA13 input)
			(conn MIMTXWDATA13 MIMTXWDATA13 <== PCIE_A1 MIMTXWDATA13)
		)
		(element MIMTXWDATA14 1
			(pin MIMTXWDATA14 input)
			(conn MIMTXWDATA14 MIMTXWDATA14 <== PCIE_A1 MIMTXWDATA14)
		)
		(element MIMTXWDATA15 1
			(pin MIMTXWDATA15 input)
			(conn MIMTXWDATA15 MIMTXWDATA15 <== PCIE_A1 MIMTXWDATA15)
		)
		(element MIMTXWDATA16 1
			(pin MIMTXWDATA16 input)
			(conn MIMTXWDATA16 MIMTXWDATA16 <== PCIE_A1 MIMTXWDATA16)
		)
		(element MIMTXWDATA17 1
			(pin MIMTXWDATA17 input)
			(conn MIMTXWDATA17 MIMTXWDATA17 <== PCIE_A1 MIMTXWDATA17)
		)
		(element MIMTXWDATA18 1
			(pin MIMTXWDATA18 input)
			(conn MIMTXWDATA18 MIMTXWDATA18 <== PCIE_A1 MIMTXWDATA18)
		)
		(element MIMTXWDATA19 1
			(pin MIMTXWDATA19 input)
			(conn MIMTXWDATA19 MIMTXWDATA19 <== PCIE_A1 MIMTXWDATA19)
		)
		(element MIMTXWDATA20 1
			(pin MIMTXWDATA20 input)
			(conn MIMTXWDATA20 MIMTXWDATA20 <== PCIE_A1 MIMTXWDATA20)
		)
		(element MIMTXWDATA21 1
			(pin MIMTXWDATA21 input)
			(conn MIMTXWDATA21 MIMTXWDATA21 <== PCIE_A1 MIMTXWDATA21)
		)
		(element MIMTXWDATA22 1
			(pin MIMTXWDATA22 input)
			(conn MIMTXWDATA22 MIMTXWDATA22 <== PCIE_A1 MIMTXWDATA22)
		)
		(element MIMTXWDATA23 1
			(pin MIMTXWDATA23 input)
			(conn MIMTXWDATA23 MIMTXWDATA23 <== PCIE_A1 MIMTXWDATA23)
		)
		(element MIMTXWDATA24 1
			(pin MIMTXWDATA24 input)
			(conn MIMTXWDATA24 MIMTXWDATA24 <== PCIE_A1 MIMTXWDATA24)
		)
		(element MIMTXWDATA25 1
			(pin MIMTXWDATA25 input)
			(conn MIMTXWDATA25 MIMTXWDATA25 <== PCIE_A1 MIMTXWDATA25)
		)
		(element MIMTXWDATA26 1
			(pin MIMTXWDATA26 input)
			(conn MIMTXWDATA26 MIMTXWDATA26 <== PCIE_A1 MIMTXWDATA26)
		)
		(element MIMTXWDATA27 1
			(pin MIMTXWDATA27 input)
			(conn MIMTXWDATA27 MIMTXWDATA27 <== PCIE_A1 MIMTXWDATA27)
		)
		(element MIMTXWDATA28 1
			(pin MIMTXWDATA28 input)
			(conn MIMTXWDATA28 MIMTXWDATA28 <== PCIE_A1 MIMTXWDATA28)
		)
		(element MIMTXWDATA29 1
			(pin MIMTXWDATA29 input)
			(conn MIMTXWDATA29 MIMTXWDATA29 <== PCIE_A1 MIMTXWDATA29)
		)
		(element MIMTXWDATA30 1
			(pin MIMTXWDATA30 input)
			(conn MIMTXWDATA30 MIMTXWDATA30 <== PCIE_A1 MIMTXWDATA30)
		)
		(element MIMTXWDATA31 1
			(pin MIMTXWDATA31 input)
			(conn MIMTXWDATA31 MIMTXWDATA31 <== PCIE_A1 MIMTXWDATA31)
		)
		(element MIMTXWDATA32 1
			(pin MIMTXWDATA32 input)
			(conn MIMTXWDATA32 MIMTXWDATA32 <== PCIE_A1 MIMTXWDATA32)
		)
		(element MIMTXWDATA33 1
			(pin MIMTXWDATA33 input)
			(conn MIMTXWDATA33 MIMTXWDATA33 <== PCIE_A1 MIMTXWDATA33)
		)
		(element MIMTXWDATA34 1
			(pin MIMTXWDATA34 input)
			(conn MIMTXWDATA34 MIMTXWDATA34 <== PCIE_A1 MIMTXWDATA34)
		)
		(element MIMTXWDATA35 1
			(pin MIMTXWDATA35 input)
			(conn MIMTXWDATA35 MIMTXWDATA35 <== PCIE_A1 MIMTXWDATA35)
		)
		(element MIMTXWEN 1
			(pin MIMTXWEN input)
			(conn MIMTXWEN MIMTXWEN <== PCIE_A1 MIMTXWEN)
		)
		(element PIPEGTPOWERDOWNA0 1
			(pin PIPEGTPOWERDOWNA0 input)
			(conn PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0 <== PCIE_A1 PIPEGTPOWERDOWNA0)
		)
		(element PIPEGTPOWERDOWNA1 1
			(pin PIPEGTPOWERDOWNA1 input)
			(conn PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1 <== PCIE_A1 PIPEGTPOWERDOWNA1)
		)
		(element PIPEGTPOWERDOWNB0 1
			(pin PIPEGTPOWERDOWNB0 input)
			(conn PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0 <== PCIE_A1 PIPEGTPOWERDOWNB0)
		)
		(element PIPEGTPOWERDOWNB1 1
			(pin PIPEGTPOWERDOWNB1 input)
			(conn PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1 <== PCIE_A1 PIPEGTPOWERDOWNB1)
		)
		(element PIPEGTRESETDONEA 1
			(pin PIPEGTRESETDONEA output)
			(conn PIPEGTRESETDONEA PIPEGTRESETDONEA ==> PCIE_A1 PIPEGTRESETDONEA)
		)
		(element PIPEGTRESETDONEB 1
			(pin PIPEGTRESETDONEB output)
			(conn PIPEGTRESETDONEB PIPEGTRESETDONEB ==> PCIE_A1 PIPEGTRESETDONEB)
		)
		(element PIPEGTTXELECIDLEA 1
			(pin PIPEGTTXELECIDLEA input)
			(conn PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA <== PCIE_A1 PIPEGTTXELECIDLEA)
		)
		(element PIPEGTTXELECIDLEB 1
			(pin PIPEGTTXELECIDLEB input)
			(conn PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB <== PCIE_A1 PIPEGTTXELECIDLEB)
		)
		(element PIPEPHYSTATUSA 1
			(pin PIPEPHYSTATUSA output)
			(conn PIPEPHYSTATUSA PIPEPHYSTATUSA ==> PCIE_A1 PIPEPHYSTATUSA)
		)
		(element PIPEPHYSTATUSB 1
			(pin PIPEPHYSTATUSB output)
			(conn PIPEPHYSTATUSB PIPEPHYSTATUSB ==> PCIE_A1 PIPEPHYSTATUSB)
		)
		(element PIPERXCHARISKA0 1
			(pin PIPERXCHARISKA0 output)
			(conn PIPERXCHARISKA0 PIPERXCHARISKA0 ==> PCIE_A1 PIPERXCHARISKA0)
		)
		(element PIPERXCHARISKA1 1
			(pin PIPERXCHARISKA1 output)
			(conn PIPERXCHARISKA1 PIPERXCHARISKA1 ==> PCIE_A1 PIPERXCHARISKA1)
		)
		(element PIPERXCHARISKB0 1
			(pin PIPERXCHARISKB0 output)
			(conn PIPERXCHARISKB0 PIPERXCHARISKB0 ==> PCIE_A1 PIPERXCHARISKB0)
		)
		(element PIPERXCHARISKB1 1
			(pin PIPERXCHARISKB1 output)
			(conn PIPERXCHARISKB1 PIPERXCHARISKB1 ==> PCIE_A1 PIPERXCHARISKB1)
		)
		(element PIPERXDATAA0 1
			(pin PIPERXDATAA0 output)
			(conn PIPERXDATAA0 PIPERXDATAA0 ==> PCIE_A1 PIPERXDATAA0)
		)
		(element PIPERXDATAA1 1
			(pin PIPERXDATAA1 output)
			(conn PIPERXDATAA1 PIPERXDATAA1 ==> PCIE_A1 PIPERXDATAA1)
		)
		(element PIPERXDATAA2 1
			(pin PIPERXDATAA2 output)
			(conn PIPERXDATAA2 PIPERXDATAA2 ==> PCIE_A1 PIPERXDATAA2)
		)
		(element PIPERXDATAA3 1
			(pin PIPERXDATAA3 output)
			(conn PIPERXDATAA3 PIPERXDATAA3 ==> PCIE_A1 PIPERXDATAA3)
		)
		(element PIPERXDATAA4 1
			(pin PIPERXDATAA4 output)
			(conn PIPERXDATAA4 PIPERXDATAA4 ==> PCIE_A1 PIPERXDATAA4)
		)
		(element PIPERXDATAA5 1
			(pin PIPERXDATAA5 output)
			(conn PIPERXDATAA5 PIPERXDATAA5 ==> PCIE_A1 PIPERXDATAA5)
		)
		(element PIPERXDATAA6 1
			(pin PIPERXDATAA6 output)
			(conn PIPERXDATAA6 PIPERXDATAA6 ==> PCIE_A1 PIPERXDATAA6)
		)
		(element PIPERXDATAA7 1
			(pin PIPERXDATAA7 output)
			(conn PIPERXDATAA7 PIPERXDATAA7 ==> PCIE_A1 PIPERXDATAA7)
		)
		(element PIPERXDATAA8 1
			(pin PIPERXDATAA8 output)
			(conn PIPERXDATAA8 PIPERXDATAA8 ==> PCIE_A1 PIPERXDATAA8)
		)
		(element PIPERXDATAA9 1
			(pin PIPERXDATAA9 output)
			(conn PIPERXDATAA9 PIPERXDATAA9 ==> PCIE_A1 PIPERXDATAA9)
		)
		(element PIPERXDATAA10 1
			(pin PIPERXDATAA10 output)
			(conn PIPERXDATAA10 PIPERXDATAA10 ==> PCIE_A1 PIPERXDATAA10)
		)
		(element PIPERXDATAA11 1
			(pin PIPERXDATAA11 output)
			(conn PIPERXDATAA11 PIPERXDATAA11 ==> PCIE_A1 PIPERXDATAA11)
		)
		(element PIPERXDATAA12 1
			(pin PIPERXDATAA12 output)
			(conn PIPERXDATAA12 PIPERXDATAA12 ==> PCIE_A1 PIPERXDATAA12)
		)
		(element PIPERXDATAA13 1
			(pin PIPERXDATAA13 output)
			(conn PIPERXDATAA13 PIPERXDATAA13 ==> PCIE_A1 PIPERXDATAA13)
		)
		(element PIPERXDATAA14 1
			(pin PIPERXDATAA14 output)
			(conn PIPERXDATAA14 PIPERXDATAA14 ==> PCIE_A1 PIPERXDATAA14)
		)
		(element PIPERXDATAA15 1
			(pin PIPERXDATAA15 output)
			(conn PIPERXDATAA15 PIPERXDATAA15 ==> PCIE_A1 PIPERXDATAA15)
		)
		(element PIPERXDATAB0 1
			(pin PIPERXDATAB0 output)
			(conn PIPERXDATAB0 PIPERXDATAB0 ==> PCIE_A1 PIPERXDATAB0)
		)
		(element PIPERXDATAB1 1
			(pin PIPERXDATAB1 output)
			(conn PIPERXDATAB1 PIPERXDATAB1 ==> PCIE_A1 PIPERXDATAB1)
		)
		(element PIPERXDATAB2 1
			(pin PIPERXDATAB2 output)
			(conn PIPERXDATAB2 PIPERXDATAB2 ==> PCIE_A1 PIPERXDATAB2)
		)
		(element PIPERXDATAB3 1
			(pin PIPERXDATAB3 output)
			(conn PIPERXDATAB3 PIPERXDATAB3 ==> PCIE_A1 PIPERXDATAB3)
		)
		(element PIPERXDATAB4 1
			(pin PIPERXDATAB4 output)
			(conn PIPERXDATAB4 PIPERXDATAB4 ==> PCIE_A1 PIPERXDATAB4)
		)
		(element PIPERXDATAB5 1
			(pin PIPERXDATAB5 output)
			(conn PIPERXDATAB5 PIPERXDATAB5 ==> PCIE_A1 PIPERXDATAB5)
		)
		(element PIPERXDATAB6 1
			(pin PIPERXDATAB6 output)
			(conn PIPERXDATAB6 PIPERXDATAB6 ==> PCIE_A1 PIPERXDATAB6)
		)
		(element PIPERXDATAB7 1
			(pin PIPERXDATAB7 output)
			(conn PIPERXDATAB7 PIPERXDATAB7 ==> PCIE_A1 PIPERXDATAB7)
		)
		(element PIPERXDATAB8 1
			(pin PIPERXDATAB8 output)
			(conn PIPERXDATAB8 PIPERXDATAB8 ==> PCIE_A1 PIPERXDATAB8)
		)
		(element PIPERXDATAB9 1
			(pin PIPERXDATAB9 output)
			(conn PIPERXDATAB9 PIPERXDATAB9 ==> PCIE_A1 PIPERXDATAB9)
		)
		(element PIPERXDATAB10 1
			(pin PIPERXDATAB10 output)
			(conn PIPERXDATAB10 PIPERXDATAB10 ==> PCIE_A1 PIPERXDATAB10)
		)
		(element PIPERXDATAB11 1
			(pin PIPERXDATAB11 output)
			(conn PIPERXDATAB11 PIPERXDATAB11 ==> PCIE_A1 PIPERXDATAB11)
		)
		(element PIPERXDATAB12 1
			(pin PIPERXDATAB12 output)
			(conn PIPERXDATAB12 PIPERXDATAB12 ==> PCIE_A1 PIPERXDATAB12)
		)
		(element PIPERXDATAB13 1
			(pin PIPERXDATAB13 output)
			(conn PIPERXDATAB13 PIPERXDATAB13 ==> PCIE_A1 PIPERXDATAB13)
		)
		(element PIPERXDATAB14 1
			(pin PIPERXDATAB14 output)
			(conn PIPERXDATAB14 PIPERXDATAB14 ==> PCIE_A1 PIPERXDATAB14)
		)
		(element PIPERXDATAB15 1
			(pin PIPERXDATAB15 output)
			(conn PIPERXDATAB15 PIPERXDATAB15 ==> PCIE_A1 PIPERXDATAB15)
		)
		(element PIPERXENTERELECIDLEA 1
			(pin PIPERXENTERELECIDLEA output)
			(conn PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA ==> PCIE_A1 PIPERXENTERELECIDLEA)
		)
		(element PIPERXENTERELECIDLEB 1
			(pin PIPERXENTERELECIDLEB output)
			(conn PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB ==> PCIE_A1 PIPERXENTERELECIDLEB)
		)
		(element PIPERXPOLARITYA 1
			(pin PIPERXPOLARITYA input)
			(conn PIPERXPOLARITYA PIPERXPOLARITYA <== PCIE_A1 PIPERXPOLARITYA)
		)
		(element PIPERXPOLARITYB 1
			(pin PIPERXPOLARITYB input)
			(conn PIPERXPOLARITYB PIPERXPOLARITYB <== PCIE_A1 PIPERXPOLARITYB)
		)
		(element PIPERXRESETA 1
			(pin PIPERXRESETA input)
			(conn PIPERXRESETA PIPERXRESETA <== PCIE_A1 PIPERXRESETA)
		)
		(element PIPERXRESETB 1
			(pin PIPERXRESETB input)
			(conn PIPERXRESETB PIPERXRESETB <== PCIE_A1 PIPERXRESETB)
		)
		(element PIPERXSTATUSA0 1
			(pin PIPERXSTATUSA0 output)
			(conn PIPERXSTATUSA0 PIPERXSTATUSA0 ==> PCIE_A1 PIPERXSTATUSA0)
		)
		(element PIPERXSTATUSA1 1
			(pin PIPERXSTATUSA1 output)
			(conn PIPERXSTATUSA1 PIPERXSTATUSA1 ==> PCIE_A1 PIPERXSTATUSA1)
		)
		(element PIPERXSTATUSA2 1
			(pin PIPERXSTATUSA2 output)
			(conn PIPERXSTATUSA2 PIPERXSTATUSA2 ==> PCIE_A1 PIPERXSTATUSA2)
		)
		(element PIPERXSTATUSB0 1
			(pin PIPERXSTATUSB0 output)
			(conn PIPERXSTATUSB0 PIPERXSTATUSB0 ==> PCIE_A1 PIPERXSTATUSB0)
		)
		(element PIPERXSTATUSB1 1
			(pin PIPERXSTATUSB1 output)
			(conn PIPERXSTATUSB1 PIPERXSTATUSB1 ==> PCIE_A1 PIPERXSTATUSB1)
		)
		(element PIPERXSTATUSB2 1
			(pin PIPERXSTATUSB2 output)
			(conn PIPERXSTATUSB2 PIPERXSTATUSB2 ==> PCIE_A1 PIPERXSTATUSB2)
		)
		(element PIPETXCHARDISPMODEA0 1
			(pin PIPETXCHARDISPMODEA0 input)
			(conn PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0 <== PCIE_A1 PIPETXCHARDISPMODEA0)
		)
		(element PIPETXCHARDISPMODEA1 1
			(pin PIPETXCHARDISPMODEA1 input)
			(conn PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1 <== PCIE_A1 PIPETXCHARDISPMODEA1)
		)
		(element PIPETXCHARDISPMODEB0 1
			(pin PIPETXCHARDISPMODEB0 input)
			(conn PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0 <== PCIE_A1 PIPETXCHARDISPMODEB0)
		)
		(element PIPETXCHARDISPMODEB1 1
			(pin PIPETXCHARDISPMODEB1 input)
			(conn PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1 <== PCIE_A1 PIPETXCHARDISPMODEB1)
		)
		(element PIPETXCHARDISPVALA0 1
			(pin PIPETXCHARDISPVALA0 input)
			(conn PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0 <== PCIE_A1 PIPETXCHARDISPVALA0)
		)
		(element PIPETXCHARDISPVALA1 1
			(pin PIPETXCHARDISPVALA1 input)
			(conn PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1 <== PCIE_A1 PIPETXCHARDISPVALA1)
		)
		(element PIPETXCHARDISPVALB0 1
			(pin PIPETXCHARDISPVALB0 input)
			(conn PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0 <== PCIE_A1 PIPETXCHARDISPVALB0)
		)
		(element PIPETXCHARDISPVALB1 1
			(pin PIPETXCHARDISPVALB1 input)
			(conn PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1 <== PCIE_A1 PIPETXCHARDISPVALB1)
		)
		(element PIPETXCHARISKA0 1
			(pin PIPETXCHARISKA0 input)
			(conn PIPETXCHARISKA0 PIPETXCHARISKA0 <== PCIE_A1 PIPETXCHARISKA0)
		)
		(element PIPETXCHARISKA1 1
			(pin PIPETXCHARISKA1 input)
			(conn PIPETXCHARISKA1 PIPETXCHARISKA1 <== PCIE_A1 PIPETXCHARISKA1)
		)
		(element PIPETXCHARISKB0 1
			(pin PIPETXCHARISKB0 input)
			(conn PIPETXCHARISKB0 PIPETXCHARISKB0 <== PCIE_A1 PIPETXCHARISKB0)
		)
		(element PIPETXCHARISKB1 1
			(pin PIPETXCHARISKB1 input)
			(conn PIPETXCHARISKB1 PIPETXCHARISKB1 <== PCIE_A1 PIPETXCHARISKB1)
		)
		(element PIPETXDATAA0 1
			(pin PIPETXDATAA0 input)
			(conn PIPETXDATAA0 PIPETXDATAA0 <== PCIE_A1 PIPETXDATAA0)
		)
		(element PIPETXDATAA1 1
			(pin PIPETXDATAA1 input)
			(conn PIPETXDATAA1 PIPETXDATAA1 <== PCIE_A1 PIPETXDATAA1)
		)
		(element PIPETXDATAA2 1
			(pin PIPETXDATAA2 input)
			(conn PIPETXDATAA2 PIPETXDATAA2 <== PCIE_A1 PIPETXDATAA2)
		)
		(element PIPETXDATAA3 1
			(pin PIPETXDATAA3 input)
			(conn PIPETXDATAA3 PIPETXDATAA3 <== PCIE_A1 PIPETXDATAA3)
		)
		(element PIPETXDATAA4 1
			(pin PIPETXDATAA4 input)
			(conn PIPETXDATAA4 PIPETXDATAA4 <== PCIE_A1 PIPETXDATAA4)
		)
		(element PIPETXDATAA5 1
			(pin PIPETXDATAA5 input)
			(conn PIPETXDATAA5 PIPETXDATAA5 <== PCIE_A1 PIPETXDATAA5)
		)
		(element PIPETXDATAA6 1
			(pin PIPETXDATAA6 input)
			(conn PIPETXDATAA6 PIPETXDATAA6 <== PCIE_A1 PIPETXDATAA6)
		)
		(element PIPETXDATAA7 1
			(pin PIPETXDATAA7 input)
			(conn PIPETXDATAA7 PIPETXDATAA7 <== PCIE_A1 PIPETXDATAA7)
		)
		(element PIPETXDATAA8 1
			(pin PIPETXDATAA8 input)
			(conn PIPETXDATAA8 PIPETXDATAA8 <== PCIE_A1 PIPETXDATAA8)
		)
		(element PIPETXDATAA9 1
			(pin PIPETXDATAA9 input)
			(conn PIPETXDATAA9 PIPETXDATAA9 <== PCIE_A1 PIPETXDATAA9)
		)
		(element PIPETXDATAA10 1
			(pin PIPETXDATAA10 input)
			(conn PIPETXDATAA10 PIPETXDATAA10 <== PCIE_A1 PIPETXDATAA10)
		)
		(element PIPETXDATAA11 1
			(pin PIPETXDATAA11 input)
			(conn PIPETXDATAA11 PIPETXDATAA11 <== PCIE_A1 PIPETXDATAA11)
		)
		(element PIPETXDATAA12 1
			(pin PIPETXDATAA12 input)
			(conn PIPETXDATAA12 PIPETXDATAA12 <== PCIE_A1 PIPETXDATAA12)
		)
		(element PIPETXDATAA13 1
			(pin PIPETXDATAA13 input)
			(conn PIPETXDATAA13 PIPETXDATAA13 <== PCIE_A1 PIPETXDATAA13)
		)
		(element PIPETXDATAA14 1
			(pin PIPETXDATAA14 input)
			(conn PIPETXDATAA14 PIPETXDATAA14 <== PCIE_A1 PIPETXDATAA14)
		)
		(element PIPETXDATAA15 1
			(pin PIPETXDATAA15 input)
			(conn PIPETXDATAA15 PIPETXDATAA15 <== PCIE_A1 PIPETXDATAA15)
		)
		(element PIPETXDATAB0 1
			(pin PIPETXDATAB0 input)
			(conn PIPETXDATAB0 PIPETXDATAB0 <== PCIE_A1 PIPETXDATAB0)
		)
		(element PIPETXDATAB1 1
			(pin PIPETXDATAB1 input)
			(conn PIPETXDATAB1 PIPETXDATAB1 <== PCIE_A1 PIPETXDATAB1)
		)
		(element PIPETXDATAB2 1
			(pin PIPETXDATAB2 input)
			(conn PIPETXDATAB2 PIPETXDATAB2 <== PCIE_A1 PIPETXDATAB2)
		)
		(element PIPETXDATAB3 1
			(pin PIPETXDATAB3 input)
			(conn PIPETXDATAB3 PIPETXDATAB3 <== PCIE_A1 PIPETXDATAB3)
		)
		(element PIPETXDATAB4 1
			(pin PIPETXDATAB4 input)
			(conn PIPETXDATAB4 PIPETXDATAB4 <== PCIE_A1 PIPETXDATAB4)
		)
		(element PIPETXDATAB5 1
			(pin PIPETXDATAB5 input)
			(conn PIPETXDATAB5 PIPETXDATAB5 <== PCIE_A1 PIPETXDATAB5)
		)
		(element PIPETXDATAB6 1
			(pin PIPETXDATAB6 input)
			(conn PIPETXDATAB6 PIPETXDATAB6 <== PCIE_A1 PIPETXDATAB6)
		)
		(element PIPETXDATAB7 1
			(pin PIPETXDATAB7 input)
			(conn PIPETXDATAB7 PIPETXDATAB7 <== PCIE_A1 PIPETXDATAB7)
		)
		(element PIPETXDATAB8 1
			(pin PIPETXDATAB8 input)
			(conn PIPETXDATAB8 PIPETXDATAB8 <== PCIE_A1 PIPETXDATAB8)
		)
		(element PIPETXDATAB9 1
			(pin PIPETXDATAB9 input)
			(conn PIPETXDATAB9 PIPETXDATAB9 <== PCIE_A1 PIPETXDATAB9)
		)
		(element PIPETXDATAB10 1
			(pin PIPETXDATAB10 input)
			(conn PIPETXDATAB10 PIPETXDATAB10 <== PCIE_A1 PIPETXDATAB10)
		)
		(element PIPETXDATAB11 1
			(pin PIPETXDATAB11 input)
			(conn PIPETXDATAB11 PIPETXDATAB11 <== PCIE_A1 PIPETXDATAB11)
		)
		(element PIPETXDATAB12 1
			(pin PIPETXDATAB12 input)
			(conn PIPETXDATAB12 PIPETXDATAB12 <== PCIE_A1 PIPETXDATAB12)
		)
		(element PIPETXDATAB13 1
			(pin PIPETXDATAB13 input)
			(conn PIPETXDATAB13 PIPETXDATAB13 <== PCIE_A1 PIPETXDATAB13)
		)
		(element PIPETXDATAB14 1
			(pin PIPETXDATAB14 input)
			(conn PIPETXDATAB14 PIPETXDATAB14 <== PCIE_A1 PIPETXDATAB14)
		)
		(element PIPETXDATAB15 1
			(pin PIPETXDATAB15 input)
			(conn PIPETXDATAB15 PIPETXDATAB15 <== PCIE_A1 PIPETXDATAB15)
		)
		(element PIPETXRCVRDETA 1
			(pin PIPETXRCVRDETA input)
			(conn PIPETXRCVRDETA PIPETXRCVRDETA <== PCIE_A1 PIPETXRCVRDETA)
		)
		(element PIPETXRCVRDETB 1
			(pin PIPETXRCVRDETB input)
			(conn PIPETXRCVRDETB PIPETXRCVRDETB <== PCIE_A1 PIPETXRCVRDETB)
		)
		(element RECEIVEDHOTRESET 1
			(pin RECEIVEDHOTRESET input)
			(conn RECEIVEDHOTRESET RECEIVEDHOTRESET <== PCIE_A1 RECEIVEDHOTRESET)
		)
		(element SCANEN 1
			(pin SCANEN output)
			(conn SCANEN SCANEN ==> PCIE_A1 SCANEN)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> PCIE_A1 SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> PCIE_A1 SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> PCIE_A1 SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> PCIE_A1 SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> PCIE_A1 SCANIN4)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== PCIE_A1 SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== PCIE_A1 SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== PCIE_A1 SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== PCIE_A1 SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== PCIE_A1 SCANOUT4)
		)
		(element SCANRESETMASK 1
			(pin SCANRESETMASK output)
			(conn SCANRESETMASK SCANRESETMASK ==> PCIE_A1 SCANRESETMASK)
		)
		(element SYSRESETN 1
			(pin SYSRESETN output)
			(conn SYSRESETN SYSRESETN ==> PCIE_A1 SYSRESETN)
		)
		(element TRNFCCPLD0 1
			(pin TRNFCCPLD0 input)
			(conn TRNFCCPLD0 TRNFCCPLD0 <== PCIE_A1 TRNFCCPLD0)
		)
		(element TRNFCCPLD1 1
			(pin TRNFCCPLD1 input)
			(conn TRNFCCPLD1 TRNFCCPLD1 <== PCIE_A1 TRNFCCPLD1)
		)
		(element TRNFCCPLD2 1
			(pin TRNFCCPLD2 input)
			(conn TRNFCCPLD2 TRNFCCPLD2 <== PCIE_A1 TRNFCCPLD2)
		)
		(element TRNFCCPLD3 1
			(pin TRNFCCPLD3 input)
			(conn TRNFCCPLD3 TRNFCCPLD3 <== PCIE_A1 TRNFCCPLD3)
		)
		(element TRNFCCPLD4 1
			(pin TRNFCCPLD4 input)
			(conn TRNFCCPLD4 TRNFCCPLD4 <== PCIE_A1 TRNFCCPLD4)
		)
		(element TRNFCCPLD5 1
			(pin TRNFCCPLD5 input)
			(conn TRNFCCPLD5 TRNFCCPLD5 <== PCIE_A1 TRNFCCPLD5)
		)
		(element TRNFCCPLD6 1
			(pin TRNFCCPLD6 input)
			(conn TRNFCCPLD6 TRNFCCPLD6 <== PCIE_A1 TRNFCCPLD6)
		)
		(element TRNFCCPLD7 1
			(pin TRNFCCPLD7 input)
			(conn TRNFCCPLD7 TRNFCCPLD7 <== PCIE_A1 TRNFCCPLD7)
		)
		(element TRNFCCPLD8 1
			(pin TRNFCCPLD8 input)
			(conn TRNFCCPLD8 TRNFCCPLD8 <== PCIE_A1 TRNFCCPLD8)
		)
		(element TRNFCCPLD9 1
			(pin TRNFCCPLD9 input)
			(conn TRNFCCPLD9 TRNFCCPLD9 <== PCIE_A1 TRNFCCPLD9)
		)
		(element TRNFCCPLD10 1
			(pin TRNFCCPLD10 input)
			(conn TRNFCCPLD10 TRNFCCPLD10 <== PCIE_A1 TRNFCCPLD10)
		)
		(element TRNFCCPLD11 1
			(pin TRNFCCPLD11 input)
			(conn TRNFCCPLD11 TRNFCCPLD11 <== PCIE_A1 TRNFCCPLD11)
		)
		(element TRNFCCPLH0 1
			(pin TRNFCCPLH0 input)
			(conn TRNFCCPLH0 TRNFCCPLH0 <== PCIE_A1 TRNFCCPLH0)
		)
		(element TRNFCCPLH1 1
			(pin TRNFCCPLH1 input)
			(conn TRNFCCPLH1 TRNFCCPLH1 <== PCIE_A1 TRNFCCPLH1)
		)
		(element TRNFCCPLH2 1
			(pin TRNFCCPLH2 input)
			(conn TRNFCCPLH2 TRNFCCPLH2 <== PCIE_A1 TRNFCCPLH2)
		)
		(element TRNFCCPLH3 1
			(pin TRNFCCPLH3 input)
			(conn TRNFCCPLH3 TRNFCCPLH3 <== PCIE_A1 TRNFCCPLH3)
		)
		(element TRNFCCPLH4 1
			(pin TRNFCCPLH4 input)
			(conn TRNFCCPLH4 TRNFCCPLH4 <== PCIE_A1 TRNFCCPLH4)
		)
		(element TRNFCCPLH5 1
			(pin TRNFCCPLH5 input)
			(conn TRNFCCPLH5 TRNFCCPLH5 <== PCIE_A1 TRNFCCPLH5)
		)
		(element TRNFCCPLH6 1
			(pin TRNFCCPLH6 input)
			(conn TRNFCCPLH6 TRNFCCPLH6 <== PCIE_A1 TRNFCCPLH6)
		)
		(element TRNFCCPLH7 1
			(pin TRNFCCPLH7 input)
			(conn TRNFCCPLH7 TRNFCCPLH7 <== PCIE_A1 TRNFCCPLH7)
		)
		(element TRNFCNPD0 1
			(pin TRNFCNPD0 input)
			(conn TRNFCNPD0 TRNFCNPD0 <== PCIE_A1 TRNFCNPD0)
		)
		(element TRNFCNPD1 1
			(pin TRNFCNPD1 input)
			(conn TRNFCNPD1 TRNFCNPD1 <== PCIE_A1 TRNFCNPD1)
		)
		(element TRNFCNPD2 1
			(pin TRNFCNPD2 input)
			(conn TRNFCNPD2 TRNFCNPD2 <== PCIE_A1 TRNFCNPD2)
		)
		(element TRNFCNPD3 1
			(pin TRNFCNPD3 input)
			(conn TRNFCNPD3 TRNFCNPD3 <== PCIE_A1 TRNFCNPD3)
		)
		(element TRNFCNPD4 1
			(pin TRNFCNPD4 input)
			(conn TRNFCNPD4 TRNFCNPD4 <== PCIE_A1 TRNFCNPD4)
		)
		(element TRNFCNPD5 1
			(pin TRNFCNPD5 input)
			(conn TRNFCNPD5 TRNFCNPD5 <== PCIE_A1 TRNFCNPD5)
		)
		(element TRNFCNPD6 1
			(pin TRNFCNPD6 input)
			(conn TRNFCNPD6 TRNFCNPD6 <== PCIE_A1 TRNFCNPD6)
		)
		(element TRNFCNPD7 1
			(pin TRNFCNPD7 input)
			(conn TRNFCNPD7 TRNFCNPD7 <== PCIE_A1 TRNFCNPD7)
		)
		(element TRNFCNPD8 1
			(pin TRNFCNPD8 input)
			(conn TRNFCNPD8 TRNFCNPD8 <== PCIE_A1 TRNFCNPD8)
		)
		(element TRNFCNPD9 1
			(pin TRNFCNPD9 input)
			(conn TRNFCNPD9 TRNFCNPD9 <== PCIE_A1 TRNFCNPD9)
		)
		(element TRNFCNPD10 1
			(pin TRNFCNPD10 input)
			(conn TRNFCNPD10 TRNFCNPD10 <== PCIE_A1 TRNFCNPD10)
		)
		(element TRNFCNPD11 1
			(pin TRNFCNPD11 input)
			(conn TRNFCNPD11 TRNFCNPD11 <== PCIE_A1 TRNFCNPD11)
		)
		(element TRNFCNPH0 1
			(pin TRNFCNPH0 input)
			(conn TRNFCNPH0 TRNFCNPH0 <== PCIE_A1 TRNFCNPH0)
		)
		(element TRNFCNPH1 1
			(pin TRNFCNPH1 input)
			(conn TRNFCNPH1 TRNFCNPH1 <== PCIE_A1 TRNFCNPH1)
		)
		(element TRNFCNPH2 1
			(pin TRNFCNPH2 input)
			(conn TRNFCNPH2 TRNFCNPH2 <== PCIE_A1 TRNFCNPH2)
		)
		(element TRNFCNPH3 1
			(pin TRNFCNPH3 input)
			(conn TRNFCNPH3 TRNFCNPH3 <== PCIE_A1 TRNFCNPH3)
		)
		(element TRNFCNPH4 1
			(pin TRNFCNPH4 input)
			(conn TRNFCNPH4 TRNFCNPH4 <== PCIE_A1 TRNFCNPH4)
		)
		(element TRNFCNPH5 1
			(pin TRNFCNPH5 input)
			(conn TRNFCNPH5 TRNFCNPH5 <== PCIE_A1 TRNFCNPH5)
		)
		(element TRNFCNPH6 1
			(pin TRNFCNPH6 input)
			(conn TRNFCNPH6 TRNFCNPH6 <== PCIE_A1 TRNFCNPH6)
		)
		(element TRNFCNPH7 1
			(pin TRNFCNPH7 input)
			(conn TRNFCNPH7 TRNFCNPH7 <== PCIE_A1 TRNFCNPH7)
		)
		(element TRNFCPD0 1
			(pin TRNFCPD0 input)
			(conn TRNFCPD0 TRNFCPD0 <== PCIE_A1 TRNFCPD0)
		)
		(element TRNFCPD1 1
			(pin TRNFCPD1 input)
			(conn TRNFCPD1 TRNFCPD1 <== PCIE_A1 TRNFCPD1)
		)
		(element TRNFCPD2 1
			(pin TRNFCPD2 input)
			(conn TRNFCPD2 TRNFCPD2 <== PCIE_A1 TRNFCPD2)
		)
		(element TRNFCPD3 1
			(pin TRNFCPD3 input)
			(conn TRNFCPD3 TRNFCPD3 <== PCIE_A1 TRNFCPD3)
		)
		(element TRNFCPD4 1
			(pin TRNFCPD4 input)
			(conn TRNFCPD4 TRNFCPD4 <== PCIE_A1 TRNFCPD4)
		)
		(element TRNFCPD5 1
			(pin TRNFCPD5 input)
			(conn TRNFCPD5 TRNFCPD5 <== PCIE_A1 TRNFCPD5)
		)
		(element TRNFCPD6 1
			(pin TRNFCPD6 input)
			(conn TRNFCPD6 TRNFCPD6 <== PCIE_A1 TRNFCPD6)
		)
		(element TRNFCPD7 1
			(pin TRNFCPD7 input)
			(conn TRNFCPD7 TRNFCPD7 <== PCIE_A1 TRNFCPD7)
		)
		(element TRNFCPD8 1
			(pin TRNFCPD8 input)
			(conn TRNFCPD8 TRNFCPD8 <== PCIE_A1 TRNFCPD8)
		)
		(element TRNFCPD9 1
			(pin TRNFCPD9 input)
			(conn TRNFCPD9 TRNFCPD9 <== PCIE_A1 TRNFCPD9)
		)
		(element TRNFCPD10 1
			(pin TRNFCPD10 input)
			(conn TRNFCPD10 TRNFCPD10 <== PCIE_A1 TRNFCPD10)
		)
		(element TRNFCPD11 1
			(pin TRNFCPD11 input)
			(conn TRNFCPD11 TRNFCPD11 <== PCIE_A1 TRNFCPD11)
		)
		(element TRNFCPH0 1
			(pin TRNFCPH0 input)
			(conn TRNFCPH0 TRNFCPH0 <== PCIE_A1 TRNFCPH0)
		)
		(element TRNFCPH1 1
			(pin TRNFCPH1 input)
			(conn TRNFCPH1 TRNFCPH1 <== PCIE_A1 TRNFCPH1)
		)
		(element TRNFCPH2 1
			(pin TRNFCPH2 input)
			(conn TRNFCPH2 TRNFCPH2 <== PCIE_A1 TRNFCPH2)
		)
		(element TRNFCPH3 1
			(pin TRNFCPH3 input)
			(conn TRNFCPH3 TRNFCPH3 <== PCIE_A1 TRNFCPH3)
		)
		(element TRNFCPH4 1
			(pin TRNFCPH4 input)
			(conn TRNFCPH4 TRNFCPH4 <== PCIE_A1 TRNFCPH4)
		)
		(element TRNFCPH5 1
			(pin TRNFCPH5 input)
			(conn TRNFCPH5 TRNFCPH5 <== PCIE_A1 TRNFCPH5)
		)
		(element TRNFCPH6 1
			(pin TRNFCPH6 input)
			(conn TRNFCPH6 TRNFCPH6 <== PCIE_A1 TRNFCPH6)
		)
		(element TRNFCPH7 1
			(pin TRNFCPH7 input)
			(conn TRNFCPH7 TRNFCPH7 <== PCIE_A1 TRNFCPH7)
		)
		(element TRNFCSEL0 1
			(pin TRNFCSEL0 output)
			(conn TRNFCSEL0 TRNFCSEL0 ==> PCIE_A1 TRNFCSEL0)
		)
		(element TRNFCSEL1 1
			(pin TRNFCSEL1 output)
			(conn TRNFCSEL1 TRNFCSEL1 ==> PCIE_A1 TRNFCSEL1)
		)
		(element TRNFCSEL2 1
			(pin TRNFCSEL2 output)
			(conn TRNFCSEL2 TRNFCSEL2 ==> PCIE_A1 TRNFCSEL2)
		)
		(element TRNLNKUPN 1
			(pin TRNLNKUPN input)
			(conn TRNLNKUPN TRNLNKUPN <== PCIE_A1 TRNLNKUPN)
		)
		(element TRNRBARHITN0 1
			(pin TRNRBARHITN0 input)
			(conn TRNRBARHITN0 TRNRBARHITN0 <== PCIE_A1 TRNRBARHITN0)
		)
		(element TRNRBARHITN1 1
			(pin TRNRBARHITN1 input)
			(conn TRNRBARHITN1 TRNRBARHITN1 <== PCIE_A1 TRNRBARHITN1)
		)
		(element TRNRBARHITN2 1
			(pin TRNRBARHITN2 input)
			(conn TRNRBARHITN2 TRNRBARHITN2 <== PCIE_A1 TRNRBARHITN2)
		)
		(element TRNRBARHITN3 1
			(pin TRNRBARHITN3 input)
			(conn TRNRBARHITN3 TRNRBARHITN3 <== PCIE_A1 TRNRBARHITN3)
		)
		(element TRNRBARHITN4 1
			(pin TRNRBARHITN4 input)
			(conn TRNRBARHITN4 TRNRBARHITN4 <== PCIE_A1 TRNRBARHITN4)
		)
		(element TRNRBARHITN5 1
			(pin TRNRBARHITN5 input)
			(conn TRNRBARHITN5 TRNRBARHITN5 <== PCIE_A1 TRNRBARHITN5)
		)
		(element TRNRBARHITN6 1
			(pin TRNRBARHITN6 input)
			(conn TRNRBARHITN6 TRNRBARHITN6 <== PCIE_A1 TRNRBARHITN6)
		)
		(element TRNRDSTRDYN 1
			(pin TRNRDSTRDYN output)
			(conn TRNRDSTRDYN TRNRDSTRDYN ==> PCIE_A1 TRNRDSTRDYN)
		)
		(element TRNRD0 1
			(pin TRNRD0 input)
			(conn TRNRD0 TRNRD0 <== PCIE_A1 TRNRD0)
		)
		(element TRNRD1 1
			(pin TRNRD1 input)
			(conn TRNRD1 TRNRD1 <== PCIE_A1 TRNRD1)
		)
		(element TRNRD2 1
			(pin TRNRD2 input)
			(conn TRNRD2 TRNRD2 <== PCIE_A1 TRNRD2)
		)
		(element TRNRD3 1
			(pin TRNRD3 input)
			(conn TRNRD3 TRNRD3 <== PCIE_A1 TRNRD3)
		)
		(element TRNRD4 1
			(pin TRNRD4 input)
			(conn TRNRD4 TRNRD4 <== PCIE_A1 TRNRD4)
		)
		(element TRNRD5 1
			(pin TRNRD5 input)
			(conn TRNRD5 TRNRD5 <== PCIE_A1 TRNRD5)
		)
		(element TRNRD6 1
			(pin TRNRD6 input)
			(conn TRNRD6 TRNRD6 <== PCIE_A1 TRNRD6)
		)
		(element TRNRD7 1
			(pin TRNRD7 input)
			(conn TRNRD7 TRNRD7 <== PCIE_A1 TRNRD7)
		)
		(element TRNRD8 1
			(pin TRNRD8 input)
			(conn TRNRD8 TRNRD8 <== PCIE_A1 TRNRD8)
		)
		(element TRNRD9 1
			(pin TRNRD9 input)
			(conn TRNRD9 TRNRD9 <== PCIE_A1 TRNRD9)
		)
		(element TRNRD10 1
			(pin TRNRD10 input)
			(conn TRNRD10 TRNRD10 <== PCIE_A1 TRNRD10)
		)
		(element TRNRD11 1
			(pin TRNRD11 input)
			(conn TRNRD11 TRNRD11 <== PCIE_A1 TRNRD11)
		)
		(element TRNRD12 1
			(pin TRNRD12 input)
			(conn TRNRD12 TRNRD12 <== PCIE_A1 TRNRD12)
		)
		(element TRNRD13 1
			(pin TRNRD13 input)
			(conn TRNRD13 TRNRD13 <== PCIE_A1 TRNRD13)
		)
		(element TRNRD14 1
			(pin TRNRD14 input)
			(conn TRNRD14 TRNRD14 <== PCIE_A1 TRNRD14)
		)
		(element TRNRD15 1
			(pin TRNRD15 input)
			(conn TRNRD15 TRNRD15 <== PCIE_A1 TRNRD15)
		)
		(element TRNRD16 1
			(pin TRNRD16 input)
			(conn TRNRD16 TRNRD16 <== PCIE_A1 TRNRD16)
		)
		(element TRNRD17 1
			(pin TRNRD17 input)
			(conn TRNRD17 TRNRD17 <== PCIE_A1 TRNRD17)
		)
		(element TRNRD18 1
			(pin TRNRD18 input)
			(conn TRNRD18 TRNRD18 <== PCIE_A1 TRNRD18)
		)
		(element TRNRD19 1
			(pin TRNRD19 input)
			(conn TRNRD19 TRNRD19 <== PCIE_A1 TRNRD19)
		)
		(element TRNRD20 1
			(pin TRNRD20 input)
			(conn TRNRD20 TRNRD20 <== PCIE_A1 TRNRD20)
		)
		(element TRNRD21 1
			(pin TRNRD21 input)
			(conn TRNRD21 TRNRD21 <== PCIE_A1 TRNRD21)
		)
		(element TRNRD22 1
			(pin TRNRD22 input)
			(conn TRNRD22 TRNRD22 <== PCIE_A1 TRNRD22)
		)
		(element TRNRD23 1
			(pin TRNRD23 input)
			(conn TRNRD23 TRNRD23 <== PCIE_A1 TRNRD23)
		)
		(element TRNRD24 1
			(pin TRNRD24 input)
			(conn TRNRD24 TRNRD24 <== PCIE_A1 TRNRD24)
		)
		(element TRNRD25 1
			(pin TRNRD25 input)
			(conn TRNRD25 TRNRD25 <== PCIE_A1 TRNRD25)
		)
		(element TRNRD26 1
			(pin TRNRD26 input)
			(conn TRNRD26 TRNRD26 <== PCIE_A1 TRNRD26)
		)
		(element TRNRD27 1
			(pin TRNRD27 input)
			(conn TRNRD27 TRNRD27 <== PCIE_A1 TRNRD27)
		)
		(element TRNRD28 1
			(pin TRNRD28 input)
			(conn TRNRD28 TRNRD28 <== PCIE_A1 TRNRD28)
		)
		(element TRNRD29 1
			(pin TRNRD29 input)
			(conn TRNRD29 TRNRD29 <== PCIE_A1 TRNRD29)
		)
		(element TRNRD30 1
			(pin TRNRD30 input)
			(conn TRNRD30 TRNRD30 <== PCIE_A1 TRNRD30)
		)
		(element TRNRD31 1
			(pin TRNRD31 input)
			(conn TRNRD31 TRNRD31 <== PCIE_A1 TRNRD31)
		)
		(element TRNREOFN 1
			(pin TRNREOFN input)
			(conn TRNREOFN TRNREOFN <== PCIE_A1 TRNREOFN)
		)
		(element TRNRERRFWDN 1
			(pin TRNRERRFWDN input)
			(conn TRNRERRFWDN TRNRERRFWDN <== PCIE_A1 TRNRERRFWDN)
		)
		(element TRNRNPOKN 1
			(pin TRNRNPOKN output)
			(conn TRNRNPOKN TRNRNPOKN ==> PCIE_A1 TRNRNPOKN)
		)
		(element TRNRSOFN 1
			(pin TRNRSOFN input)
			(conn TRNRSOFN TRNRSOFN <== PCIE_A1 TRNRSOFN)
		)
		(element TRNRSRCDSCN 1
			(pin TRNRSRCDSCN input)
			(conn TRNRSRCDSCN TRNRSRCDSCN <== PCIE_A1 TRNRSRCDSCN)
		)
		(element TRNRSRCRDYN 1
			(pin TRNRSRCRDYN input)
			(conn TRNRSRCRDYN TRNRSRCRDYN <== PCIE_A1 TRNRSRCRDYN)
		)
		(element TRNTBUFAV0 1
			(pin TRNTBUFAV0 input)
			(conn TRNTBUFAV0 TRNTBUFAV0 <== PCIE_A1 TRNTBUFAV0)
		)
		(element TRNTBUFAV1 1
			(pin TRNTBUFAV1 input)
			(conn TRNTBUFAV1 TRNTBUFAV1 <== PCIE_A1 TRNTBUFAV1)
		)
		(element TRNTBUFAV2 1
			(pin TRNTBUFAV2 input)
			(conn TRNTBUFAV2 TRNTBUFAV2 <== PCIE_A1 TRNTBUFAV2)
		)
		(element TRNTBUFAV3 1
			(pin TRNTBUFAV3 input)
			(conn TRNTBUFAV3 TRNTBUFAV3 <== PCIE_A1 TRNTBUFAV3)
		)
		(element TRNTBUFAV4 1
			(pin TRNTBUFAV4 input)
			(conn TRNTBUFAV4 TRNTBUFAV4 <== PCIE_A1 TRNTBUFAV4)
		)
		(element TRNTBUFAV5 1
			(pin TRNTBUFAV5 input)
			(conn TRNTBUFAV5 TRNTBUFAV5 <== PCIE_A1 TRNTBUFAV5)
		)
		(element TRNTCFGGNTN 1
			(pin TRNTCFGGNTN output)
			(conn TRNTCFGGNTN TRNTCFGGNTN ==> PCIE_A1 TRNTCFGGNTN)
		)
		(element TRNTCFGREQN 1
			(pin TRNTCFGREQN input)
			(conn TRNTCFGREQN TRNTCFGREQN <== PCIE_A1 TRNTCFGREQN)
		)
		(element TRNTDSTRDYN 1
			(pin TRNTDSTRDYN input)
			(conn TRNTDSTRDYN TRNTDSTRDYN <== PCIE_A1 TRNTDSTRDYN)
		)
		(element TRNTD0 1
			(pin TRNTD0 output)
			(conn TRNTD0 TRNTD0 ==> PCIE_A1 TRNTD0)
		)
		(element TRNTD1 1
			(pin TRNTD1 output)
			(conn TRNTD1 TRNTD1 ==> PCIE_A1 TRNTD1)
		)
		(element TRNTD2 1
			(pin TRNTD2 output)
			(conn TRNTD2 TRNTD2 ==> PCIE_A1 TRNTD2)
		)
		(element TRNTD3 1
			(pin TRNTD3 output)
			(conn TRNTD3 TRNTD3 ==> PCIE_A1 TRNTD3)
		)
		(element TRNTD4 1
			(pin TRNTD4 output)
			(conn TRNTD4 TRNTD4 ==> PCIE_A1 TRNTD4)
		)
		(element TRNTD5 1
			(pin TRNTD5 output)
			(conn TRNTD5 TRNTD5 ==> PCIE_A1 TRNTD5)
		)
		(element TRNTD6 1
			(pin TRNTD6 output)
			(conn TRNTD6 TRNTD6 ==> PCIE_A1 TRNTD6)
		)
		(element TRNTD7 1
			(pin TRNTD7 output)
			(conn TRNTD7 TRNTD7 ==> PCIE_A1 TRNTD7)
		)
		(element TRNTD8 1
			(pin TRNTD8 output)
			(conn TRNTD8 TRNTD8 ==> PCIE_A1 TRNTD8)
		)
		(element TRNTD9 1
			(pin TRNTD9 output)
			(conn TRNTD9 TRNTD9 ==> PCIE_A1 TRNTD9)
		)
		(element TRNTD10 1
			(pin TRNTD10 output)
			(conn TRNTD10 TRNTD10 ==> PCIE_A1 TRNTD10)
		)
		(element TRNTD11 1
			(pin TRNTD11 output)
			(conn TRNTD11 TRNTD11 ==> PCIE_A1 TRNTD11)
		)
		(element TRNTD12 1
			(pin TRNTD12 output)
			(conn TRNTD12 TRNTD12 ==> PCIE_A1 TRNTD12)
		)
		(element TRNTD13 1
			(pin TRNTD13 output)
			(conn TRNTD13 TRNTD13 ==> PCIE_A1 TRNTD13)
		)
		(element TRNTD14 1
			(pin TRNTD14 output)
			(conn TRNTD14 TRNTD14 ==> PCIE_A1 TRNTD14)
		)
		(element TRNTD15 1
			(pin TRNTD15 output)
			(conn TRNTD15 TRNTD15 ==> PCIE_A1 TRNTD15)
		)
		(element TRNTD16 1
			(pin TRNTD16 output)
			(conn TRNTD16 TRNTD16 ==> PCIE_A1 TRNTD16)
		)
		(element TRNTD17 1
			(pin TRNTD17 output)
			(conn TRNTD17 TRNTD17 ==> PCIE_A1 TRNTD17)
		)
		(element TRNTD18 1
			(pin TRNTD18 output)
			(conn TRNTD18 TRNTD18 ==> PCIE_A1 TRNTD18)
		)
		(element TRNTD19 1
			(pin TRNTD19 output)
			(conn TRNTD19 TRNTD19 ==> PCIE_A1 TRNTD19)
		)
		(element TRNTD20 1
			(pin TRNTD20 output)
			(conn TRNTD20 TRNTD20 ==> PCIE_A1 TRNTD20)
		)
		(element TRNTD21 1
			(pin TRNTD21 output)
			(conn TRNTD21 TRNTD21 ==> PCIE_A1 TRNTD21)
		)
		(element TRNTD22 1
			(pin TRNTD22 output)
			(conn TRNTD22 TRNTD22 ==> PCIE_A1 TRNTD22)
		)
		(element TRNTD23 1
			(pin TRNTD23 output)
			(conn TRNTD23 TRNTD23 ==> PCIE_A1 TRNTD23)
		)
		(element TRNTD24 1
			(pin TRNTD24 output)
			(conn TRNTD24 TRNTD24 ==> PCIE_A1 TRNTD24)
		)
		(element TRNTD25 1
			(pin TRNTD25 output)
			(conn TRNTD25 TRNTD25 ==> PCIE_A1 TRNTD25)
		)
		(element TRNTD26 1
			(pin TRNTD26 output)
			(conn TRNTD26 TRNTD26 ==> PCIE_A1 TRNTD26)
		)
		(element TRNTD27 1
			(pin TRNTD27 output)
			(conn TRNTD27 TRNTD27 ==> PCIE_A1 TRNTD27)
		)
		(element TRNTD28 1
			(pin TRNTD28 output)
			(conn TRNTD28 TRNTD28 ==> PCIE_A1 TRNTD28)
		)
		(element TRNTD29 1
			(pin TRNTD29 output)
			(conn TRNTD29 TRNTD29 ==> PCIE_A1 TRNTD29)
		)
		(element TRNTD30 1
			(pin TRNTD30 output)
			(conn TRNTD30 TRNTD30 ==> PCIE_A1 TRNTD30)
		)
		(element TRNTD31 1
			(pin TRNTD31 output)
			(conn TRNTD31 TRNTD31 ==> PCIE_A1 TRNTD31)
		)
		(element TRNTEOFN 1
			(pin TRNTEOFN output)
			(conn TRNTEOFN TRNTEOFN ==> PCIE_A1 TRNTEOFN)
		)
		(element TRNTERRDROPN 1
			(pin TRNTERRDROPN input)
			(conn TRNTERRDROPN TRNTERRDROPN <== PCIE_A1 TRNTERRDROPN)
		)
		(element TRNTERRFWDN 1
			(pin TRNTERRFWDN output)
			(conn TRNTERRFWDN TRNTERRFWDN ==> PCIE_A1 TRNTERRFWDN)
		)
		(element TRNTSOFN 1
			(pin TRNTSOFN output)
			(conn TRNTSOFN TRNTSOFN ==> PCIE_A1 TRNTSOFN)
		)
		(element TRNTSRCDSCN 1
			(pin TRNTSRCDSCN output)
			(conn TRNTSRCDSCN TRNTSRCDSCN ==> PCIE_A1 TRNTSRCDSCN)
		)
		(element TRNTSRCRDYN 1
			(pin TRNTSRCRDYN output)
			(conn TRNTSRCRDYN TRNTSRCRDYN ==> PCIE_A1 TRNTSRCRDYN)
		)
		(element TRNTSTRN 1
			(pin TRNTSTRN output)
			(conn TRNTSTRN TRNTSTRN ==> PCIE_A1 TRNTSTRN)
		)
		(element USERCLK 1
			(pin USERCLK output)
			(conn USERCLK USERCLK ==> PCIE_A1 USERCLK)
		)
		(element USERRSTN 1
			(pin USERRSTN input)
			(conn USERRSTN USERRSTN <== PCIE_A1 USERRSTN)
		)
		(element PCIE_A1 813 # BEL
			(pin CFGBUSNUMBER0 output)
			(pin CFGBUSNUMBER1 output)
			(pin CFGBUSNUMBER2 output)
			(pin CFGBUSNUMBER3 output)
			(pin CFGBUSNUMBER4 output)
			(pin CFGBUSNUMBER5 output)
			(pin CFGBUSNUMBER6 output)
			(pin CFGBUSNUMBER7 output)
			(pin CFGCOMMANDBUSMASTERENABLE output)
			(pin CFGCOMMANDINTERRUPTDISABLE output)
			(pin CFGCOMMANDIOENABLE output)
			(pin CFGCOMMANDMEMENABLE output)
			(pin CFGCOMMANDSERREN output)
			(pin CFGDEVCONTROLAUXPOWEREN output)
			(pin CFGDEVCONTROLCORRERRREPORTINGEN output)
			(pin CFGDEVCONTROLENABLERO output)
			(pin CFGDEVCONTROLEXTTAGEN output)
			(pin CFGDEVCONTROLFATALERRREPORTINGEN output)
			(pin CFGDEVCONTROLMAXPAYLOAD0 output)
			(pin CFGDEVCONTROLMAXPAYLOAD1 output)
			(pin CFGDEVCONTROLMAXPAYLOAD2 output)
			(pin CFGDEVCONTROLMAXREADREQ0 output)
			(pin CFGDEVCONTROLMAXREADREQ1 output)
			(pin CFGDEVCONTROLMAXREADREQ2 output)
			(pin CFGDEVCONTROLNONFATALREPORTINGEN output)
			(pin CFGDEVCONTROLNOSNOOPEN output)
			(pin CFGDEVCONTROLPHANTOMEN output)
			(pin CFGDEVCONTROLURERRREPORTINGEN output)
			(pin CFGDEVICENUMBER0 output)
			(pin CFGDEVICENUMBER1 output)
			(pin CFGDEVICENUMBER2 output)
			(pin CFGDEVICENUMBER3 output)
			(pin CFGDEVICENUMBER4 output)
			(pin CFGDEVID0 input)
			(pin CFGDEVID1 input)
			(pin CFGDEVID2 input)
			(pin CFGDEVID3 input)
			(pin CFGDEVID4 input)
			(pin CFGDEVID5 input)
			(pin CFGDEVID6 input)
			(pin CFGDEVID7 input)
			(pin CFGDEVID8 input)
			(pin CFGDEVID9 input)
			(pin CFGDEVID10 input)
			(pin CFGDEVID11 input)
			(pin CFGDEVID12 input)
			(pin CFGDEVID13 input)
			(pin CFGDEVID14 input)
			(pin CFGDEVID15 input)
			(pin CFGDEVSTATUSCORRERRDETECTED output)
			(pin CFGDEVSTATUSFATALERRDETECTED output)
			(pin CFGDEVSTATUSNONFATALERRDETECTED output)
			(pin CFGDEVSTATUSURDETECTED output)
			(pin CFGDO0 output)
			(pin CFGDO1 output)
			(pin CFGDO2 output)
			(pin CFGDO3 output)
			(pin CFGDO4 output)
			(pin CFGDO5 output)
			(pin CFGDO6 output)
			(pin CFGDO7 output)
			(pin CFGDO8 output)
			(pin CFGDO9 output)
			(pin CFGDO10 output)
			(pin CFGDO11 output)
			(pin CFGDO12 output)
			(pin CFGDO13 output)
			(pin CFGDO14 output)
			(pin CFGDO15 output)
			(pin CFGDO16 output)
			(pin CFGDO17 output)
			(pin CFGDO18 output)
			(pin CFGDO19 output)
			(pin CFGDO20 output)
			(pin CFGDO21 output)
			(pin CFGDO22 output)
			(pin CFGDO23 output)
			(pin CFGDO24 output)
			(pin CFGDO25 output)
			(pin CFGDO26 output)
			(pin CFGDO27 output)
			(pin CFGDO28 output)
			(pin CFGDO29 output)
			(pin CFGDO30 output)
			(pin CFGDO31 output)
			(pin CFGDSN0 input)
			(pin CFGDSN1 input)
			(pin CFGDSN2 input)
			(pin CFGDSN3 input)
			(pin CFGDSN4 input)
			(pin CFGDSN5 input)
			(pin CFGDSN6 input)
			(pin CFGDSN7 input)
			(pin CFGDSN8 input)
			(pin CFGDSN9 input)
			(pin CFGDSN10 input)
			(pin CFGDSN11 input)
			(pin CFGDSN12 input)
			(pin CFGDSN13 input)
			(pin CFGDSN14 input)
			(pin CFGDSN15 input)
			(pin CFGDSN16 input)
			(pin CFGDSN17 input)
			(pin CFGDSN18 input)
			(pin CFGDSN19 input)
			(pin CFGDSN20 input)
			(pin CFGDSN21 input)
			(pin CFGDSN22 input)
			(pin CFGDSN23 input)
			(pin CFGDSN24 input)
			(pin CFGDSN25 input)
			(pin CFGDSN26 input)
			(pin CFGDSN27 input)
			(pin CFGDSN28 input)
			(pin CFGDSN29 input)
			(pin CFGDSN30 input)
			(pin CFGDSN31 input)
			(pin CFGDSN32 input)
			(pin CFGDSN33 input)
			(pin CFGDSN34 input)
			(pin CFGDSN35 input)
			(pin CFGDSN36 input)
			(pin CFGDSN37 input)
			(pin CFGDSN38 input)
			(pin CFGDSN39 input)
			(pin CFGDSN40 input)
			(pin CFGDSN41 input)
			(pin CFGDSN42 input)
			(pin CFGDSN43 input)
			(pin CFGDSN44 input)
			(pin CFGDSN45 input)
			(pin CFGDSN46 input)
			(pin CFGDSN47 input)
			(pin CFGDSN48 input)
			(pin CFGDSN49 input)
			(pin CFGDSN50 input)
			(pin CFGDSN51 input)
			(pin CFGDSN52 input)
			(pin CFGDSN53 input)
			(pin CFGDSN54 input)
			(pin CFGDSN55 input)
			(pin CFGDSN56 input)
			(pin CFGDSN57 input)
			(pin CFGDSN58 input)
			(pin CFGDSN59 input)
			(pin CFGDSN60 input)
			(pin CFGDSN61 input)
			(pin CFGDSN62 input)
			(pin CFGDSN63 input)
			(pin CFGDWADDR0 input)
			(pin CFGDWADDR1 input)
			(pin CFGDWADDR2 input)
			(pin CFGDWADDR3 input)
			(pin CFGDWADDR4 input)
			(pin CFGDWADDR5 input)
			(pin CFGDWADDR6 input)
			(pin CFGDWADDR7 input)
			(pin CFGDWADDR8 input)
			(pin CFGDWADDR9 input)
			(pin CFGERRCORN input)
			(pin CFGERRCPLABORTN input)
			(pin CFGERRCPLRDYN output)
			(pin CFGERRCPLTIMEOUTN input)
			(pin CFGERRECRCN input)
			(pin CFGERRLOCKEDN input)
			(pin CFGERRPOSTEDN input)
			(pin CFGERRTLPCPLHEADER0 input)
			(pin CFGERRTLPCPLHEADER1 input)
			(pin CFGERRTLPCPLHEADER2 input)
			(pin CFGERRTLPCPLHEADER3 input)
			(pin CFGERRTLPCPLHEADER4 input)
			(pin CFGERRTLPCPLHEADER5 input)
			(pin CFGERRTLPCPLHEADER6 input)
			(pin CFGERRTLPCPLHEADER7 input)
			(pin CFGERRTLPCPLHEADER8 input)
			(pin CFGERRTLPCPLHEADER9 input)
			(pin CFGERRTLPCPLHEADER10 input)
			(pin CFGERRTLPCPLHEADER11 input)
			(pin CFGERRTLPCPLHEADER12 input)
			(pin CFGERRTLPCPLHEADER13 input)
			(pin CFGERRTLPCPLHEADER14 input)
			(pin CFGERRTLPCPLHEADER15 input)
			(pin CFGERRTLPCPLHEADER16 input)
			(pin CFGERRTLPCPLHEADER17 input)
			(pin CFGERRTLPCPLHEADER18 input)
			(pin CFGERRTLPCPLHEADER19 input)
			(pin CFGERRTLPCPLHEADER20 input)
			(pin CFGERRTLPCPLHEADER21 input)
			(pin CFGERRTLPCPLHEADER22 input)
			(pin CFGERRTLPCPLHEADER23 input)
			(pin CFGERRTLPCPLHEADER24 input)
			(pin CFGERRTLPCPLHEADER25 input)
			(pin CFGERRTLPCPLHEADER26 input)
			(pin CFGERRTLPCPLHEADER27 input)
			(pin CFGERRTLPCPLHEADER28 input)
			(pin CFGERRTLPCPLHEADER29 input)
			(pin CFGERRTLPCPLHEADER30 input)
			(pin CFGERRTLPCPLHEADER31 input)
			(pin CFGERRTLPCPLHEADER32 input)
			(pin CFGERRTLPCPLHEADER33 input)
			(pin CFGERRTLPCPLHEADER34 input)
			(pin CFGERRTLPCPLHEADER35 input)
			(pin CFGERRTLPCPLHEADER36 input)
			(pin CFGERRTLPCPLHEADER37 input)
			(pin CFGERRTLPCPLHEADER38 input)
			(pin CFGERRTLPCPLHEADER39 input)
			(pin CFGERRTLPCPLHEADER40 input)
			(pin CFGERRTLPCPLHEADER41 input)
			(pin CFGERRTLPCPLHEADER42 input)
			(pin CFGERRTLPCPLHEADER43 input)
			(pin CFGERRTLPCPLHEADER44 input)
			(pin CFGERRTLPCPLHEADER45 input)
			(pin CFGERRTLPCPLHEADER46 input)
			(pin CFGERRTLPCPLHEADER47 input)
			(pin CFGERRURN input)
			(pin CFGFUNCTIONNUMBER0 output)
			(pin CFGFUNCTIONNUMBER1 output)
			(pin CFGFUNCTIONNUMBER2 output)
			(pin CFGINTERRUPTASSERTN input)
			(pin CFGINTERRUPTDI0 input)
			(pin CFGINTERRUPTDI1 input)
			(pin CFGINTERRUPTDI2 input)
			(pin CFGINTERRUPTDI3 input)
			(pin CFGINTERRUPTDI4 input)
			(pin CFGINTERRUPTDI5 input)
			(pin CFGINTERRUPTDI6 input)
			(pin CFGINTERRUPTDI7 input)
			(pin CFGINTERRUPTDO0 output)
			(pin CFGINTERRUPTDO1 output)
			(pin CFGINTERRUPTDO2 output)
			(pin CFGINTERRUPTDO3 output)
			(pin CFGINTERRUPTDO4 output)
			(pin CFGINTERRUPTDO5 output)
			(pin CFGINTERRUPTDO6 output)
			(pin CFGINTERRUPTDO7 output)
			(pin CFGINTERRUPTMMENABLE0 output)
			(pin CFGINTERRUPTMMENABLE1 output)
			(pin CFGINTERRUPTMMENABLE2 output)
			(pin CFGINTERRUPTMSIENABLE output)
			(pin CFGINTERRUPTN input)
			(pin CFGINTERRUPTRDYN output)
			(pin CFGLINKCONTOLRCB output)
			(pin CFGLINKCONTROLASPMCONTROL0 output)
			(pin CFGLINKCONTROLASPMCONTROL1 output)
			(pin CFGLINKCONTROLCOMMONCLOCK output)
			(pin CFGLINKCONTROLEXTENDEDSYNC output)
			(pin CFGLTSSMSTATE0 output)
			(pin CFGLTSSMSTATE1 output)
			(pin CFGLTSSMSTATE2 output)
			(pin CFGLTSSMSTATE3 output)
			(pin CFGLTSSMSTATE4 output)
			(pin CFGPCIELINKSTATEN0 output)
			(pin CFGPCIELINKSTATEN1 output)
			(pin CFGPCIELINKSTATEN2 output)
			(pin CFGPMWAKEN input)
			(pin CFGRDENN input)
			(pin CFGRDWRDONEN output)
			(pin CFGREVID0 input)
			(pin CFGREVID1 input)
			(pin CFGREVID2 input)
			(pin CFGREVID3 input)
			(pin CFGREVID4 input)
			(pin CFGREVID5 input)
			(pin CFGREVID6 input)
			(pin CFGREVID7 input)
			(pin CFGSUBSYSID0 input)
			(pin CFGSUBSYSID1 input)
			(pin CFGSUBSYSID2 input)
			(pin CFGSUBSYSID3 input)
			(pin CFGSUBSYSID4 input)
			(pin CFGSUBSYSID5 input)
			(pin CFGSUBSYSID6 input)
			(pin CFGSUBSYSID7 input)
			(pin CFGSUBSYSID8 input)
			(pin CFGSUBSYSID9 input)
			(pin CFGSUBSYSID10 input)
			(pin CFGSUBSYSID11 input)
			(pin CFGSUBSYSID12 input)
			(pin CFGSUBSYSID13 input)
			(pin CFGSUBSYSID14 input)
			(pin CFGSUBSYSID15 input)
			(pin CFGSUBSYSVENID0 input)
			(pin CFGSUBSYSVENID1 input)
			(pin CFGSUBSYSVENID2 input)
			(pin CFGSUBSYSVENID3 input)
			(pin CFGSUBSYSVENID4 input)
			(pin CFGSUBSYSVENID5 input)
			(pin CFGSUBSYSVENID6 input)
			(pin CFGSUBSYSVENID7 input)
			(pin CFGSUBSYSVENID8 input)
			(pin CFGSUBSYSVENID9 input)
			(pin CFGSUBSYSVENID10 input)
			(pin CFGSUBSYSVENID11 input)
			(pin CFGSUBSYSVENID12 input)
			(pin CFGSUBSYSVENID13 input)
			(pin CFGSUBSYSVENID14 input)
			(pin CFGSUBSYSVENID15 input)
			(pin CFGTOTURNOFFN output)
			(pin CFGTRNPENDINGN input)
			(pin CFGTURNOFFOKN input)
			(pin CFGVENID0 input)
			(pin CFGVENID1 input)
			(pin CFGVENID2 input)
			(pin CFGVENID3 input)
			(pin CFGVENID4 input)
			(pin CFGVENID5 input)
			(pin CFGVENID6 input)
			(pin CFGVENID7 input)
			(pin CFGVENID8 input)
			(pin CFGVENID9 input)
			(pin CFGVENID10 input)
			(pin CFGVENID11 input)
			(pin CFGVENID12 input)
			(pin CFGVENID13 input)
			(pin CFGVENID14 input)
			(pin CFGVENID15 input)
			(pin CLOCKLOCKED input)
			(pin DBGBADDLLPSTATUS output)
			(pin DBGBADTLPLCRC output)
			(pin DBGBADTLPSEQNUM output)
			(pin DBGBADTLPSTATUS output)
			(pin DBGDLPROTOCOLSTATUS output)
			(pin DBGFCPROTOCOLERRSTATUS output)
			(pin DBGMLFRMDLENGTH output)
			(pin DBGMLFRMDMPS output)
			(pin DBGMLFRMDTCVC output)
			(pin DBGMLFRMDTLPSTATUS output)
			(pin DBGMLFRMDUNRECTYPE output)
			(pin DBGPOISTLPSTATUS output)
			(pin DBGRCVROVERFLOWSTATUS output)
			(pin DBGREGDETECTEDCORRECTABLE output)
			(pin DBGREGDETECTEDFATAL output)
			(pin DBGREGDETECTEDNONFATAL output)
			(pin DBGREGDETECTEDUNSUPPORTED output)
			(pin DBGRPLYROLLOVERSTATUS output)
			(pin DBGRPLYTIMEOUTSTATUS output)
			(pin DBGURNOBARHIT output)
			(pin DBGURPOISCFGWR output)
			(pin DBGURSTATUS output)
			(pin DBGURUNSUPMSG output)
			(pin MGTCLK input)
			(pin MIMRXRADDR0 output)
			(pin MIMRXRADDR1 output)
			(pin MIMRXRADDR2 output)
			(pin MIMRXRADDR3 output)
			(pin MIMRXRADDR4 output)
			(pin MIMRXRADDR5 output)
			(pin MIMRXRADDR6 output)
			(pin MIMRXRADDR7 output)
			(pin MIMRXRADDR8 output)
			(pin MIMRXRADDR9 output)
			(pin MIMRXRADDR10 output)
			(pin MIMRXRADDR11 output)
			(pin MIMRXRDATA0 input)
			(pin MIMRXRDATA1 input)
			(pin MIMRXRDATA2 input)
			(pin MIMRXRDATA3 input)
			(pin MIMRXRDATA4 input)
			(pin MIMRXRDATA5 input)
			(pin MIMRXRDATA6 input)
			(pin MIMRXRDATA7 input)
			(pin MIMRXRDATA8 input)
			(pin MIMRXRDATA9 input)
			(pin MIMRXRDATA10 input)
			(pin MIMRXRDATA11 input)
			(pin MIMRXRDATA12 input)
			(pin MIMRXRDATA13 input)
			(pin MIMRXRDATA14 input)
			(pin MIMRXRDATA15 input)
			(pin MIMRXRDATA16 input)
			(pin MIMRXRDATA17 input)
			(pin MIMRXRDATA18 input)
			(pin MIMRXRDATA19 input)
			(pin MIMRXRDATA20 input)
			(pin MIMRXRDATA21 input)
			(pin MIMRXRDATA22 input)
			(pin MIMRXRDATA23 input)
			(pin MIMRXRDATA24 input)
			(pin MIMRXRDATA25 input)
			(pin MIMRXRDATA26 input)
			(pin MIMRXRDATA27 input)
			(pin MIMRXRDATA28 input)
			(pin MIMRXRDATA29 input)
			(pin MIMRXRDATA30 input)
			(pin MIMRXRDATA31 input)
			(pin MIMRXRDATA32 input)
			(pin MIMRXRDATA33 input)
			(pin MIMRXRDATA34 input)
			(pin MIMRXREN output)
			(pin MIMRXWADDR0 output)
			(pin MIMRXWADDR1 output)
			(pin MIMRXWADDR2 output)
			(pin MIMRXWADDR3 output)
			(pin MIMRXWADDR4 output)
			(pin MIMRXWADDR5 output)
			(pin MIMRXWADDR6 output)
			(pin MIMRXWADDR7 output)
			(pin MIMRXWADDR8 output)
			(pin MIMRXWADDR9 output)
			(pin MIMRXWADDR10 output)
			(pin MIMRXWADDR11 output)
			(pin MIMRXWDATA0 output)
			(pin MIMRXWDATA1 output)
			(pin MIMRXWDATA2 output)
			(pin MIMRXWDATA3 output)
			(pin MIMRXWDATA4 output)
			(pin MIMRXWDATA5 output)
			(pin MIMRXWDATA6 output)
			(pin MIMRXWDATA7 output)
			(pin MIMRXWDATA8 output)
			(pin MIMRXWDATA9 output)
			(pin MIMRXWDATA10 output)
			(pin MIMRXWDATA11 output)
			(pin MIMRXWDATA12 output)
			(pin MIMRXWDATA13 output)
			(pin MIMRXWDATA14 output)
			(pin MIMRXWDATA15 output)
			(pin MIMRXWDATA16 output)
			(pin MIMRXWDATA17 output)
			(pin MIMRXWDATA18 output)
			(pin MIMRXWDATA19 output)
			(pin MIMRXWDATA20 output)
			(pin MIMRXWDATA21 output)
			(pin MIMRXWDATA22 output)
			(pin MIMRXWDATA23 output)
			(pin MIMRXWDATA24 output)
			(pin MIMRXWDATA25 output)
			(pin MIMRXWDATA26 output)
			(pin MIMRXWDATA27 output)
			(pin MIMRXWDATA28 output)
			(pin MIMRXWDATA29 output)
			(pin MIMRXWDATA30 output)
			(pin MIMRXWDATA31 output)
			(pin MIMRXWDATA32 output)
			(pin MIMRXWDATA33 output)
			(pin MIMRXWDATA34 output)
			(pin MIMRXWEN output)
			(pin MIMTXRADDR0 output)
			(pin MIMTXRADDR1 output)
			(pin MIMTXRADDR2 output)
			(pin MIMTXRADDR3 output)
			(pin MIMTXRADDR4 output)
			(pin MIMTXRADDR5 output)
			(pin MIMTXRADDR6 output)
			(pin MIMTXRADDR7 output)
			(pin MIMTXRADDR8 output)
			(pin MIMTXRADDR9 output)
			(pin MIMTXRADDR10 output)
			(pin MIMTXRADDR11 output)
			(pin MIMTXRDATA0 input)
			(pin MIMTXRDATA1 input)
			(pin MIMTXRDATA2 input)
			(pin MIMTXRDATA3 input)
			(pin MIMTXRDATA4 input)
			(pin MIMTXRDATA5 input)
			(pin MIMTXRDATA6 input)
			(pin MIMTXRDATA7 input)
			(pin MIMTXRDATA8 input)
			(pin MIMTXRDATA9 input)
			(pin MIMTXRDATA10 input)
			(pin MIMTXRDATA11 input)
			(pin MIMTXRDATA12 input)
			(pin MIMTXRDATA13 input)
			(pin MIMTXRDATA14 input)
			(pin MIMTXRDATA15 input)
			(pin MIMTXRDATA16 input)
			(pin MIMTXRDATA17 input)
			(pin MIMTXRDATA18 input)
			(pin MIMTXRDATA19 input)
			(pin MIMTXRDATA20 input)
			(pin MIMTXRDATA21 input)
			(pin MIMTXRDATA22 input)
			(pin MIMTXRDATA23 input)
			(pin MIMTXRDATA24 input)
			(pin MIMTXRDATA25 input)
			(pin MIMTXRDATA26 input)
			(pin MIMTXRDATA27 input)
			(pin MIMTXRDATA28 input)
			(pin MIMTXRDATA29 input)
			(pin MIMTXRDATA30 input)
			(pin MIMTXRDATA31 input)
			(pin MIMTXRDATA32 input)
			(pin MIMTXRDATA33 input)
			(pin MIMTXRDATA34 input)
			(pin MIMTXRDATA35 input)
			(pin MIMTXREN output)
			(pin MIMTXWADDR0 output)
			(pin MIMTXWADDR1 output)
			(pin MIMTXWADDR2 output)
			(pin MIMTXWADDR3 output)
			(pin MIMTXWADDR4 output)
			(pin MIMTXWADDR5 output)
			(pin MIMTXWADDR6 output)
			(pin MIMTXWADDR7 output)
			(pin MIMTXWADDR8 output)
			(pin MIMTXWADDR9 output)
			(pin MIMTXWADDR10 output)
			(pin MIMTXWADDR11 output)
			(pin MIMTXWDATA0 output)
			(pin MIMTXWDATA1 output)
			(pin MIMTXWDATA2 output)
			(pin MIMTXWDATA3 output)
			(pin MIMTXWDATA4 output)
			(pin MIMTXWDATA5 output)
			(pin MIMTXWDATA6 output)
			(pin MIMTXWDATA7 output)
			(pin MIMTXWDATA8 output)
			(pin MIMTXWDATA9 output)
			(pin MIMTXWDATA10 output)
			(pin MIMTXWDATA11 output)
			(pin MIMTXWDATA12 output)
			(pin MIMTXWDATA13 output)
			(pin MIMTXWDATA14 output)
			(pin MIMTXWDATA15 output)
			(pin MIMTXWDATA16 output)
			(pin MIMTXWDATA17 output)
			(pin MIMTXWDATA18 output)
			(pin MIMTXWDATA19 output)
			(pin MIMTXWDATA20 output)
			(pin MIMTXWDATA21 output)
			(pin MIMTXWDATA22 output)
			(pin MIMTXWDATA23 output)
			(pin MIMTXWDATA24 output)
			(pin MIMTXWDATA25 output)
			(pin MIMTXWDATA26 output)
			(pin MIMTXWDATA27 output)
			(pin MIMTXWDATA28 output)
			(pin MIMTXWDATA29 output)
			(pin MIMTXWDATA30 output)
			(pin MIMTXWDATA31 output)
			(pin MIMTXWDATA32 output)
			(pin MIMTXWDATA33 output)
			(pin MIMTXWDATA34 output)
			(pin MIMTXWDATA35 output)
			(pin MIMTXWEN output)
			(pin PIPEGTPOWERDOWNA0 output)
			(pin PIPEGTPOWERDOWNA1 output)
			(pin PIPEGTPOWERDOWNB0 output)
			(pin PIPEGTPOWERDOWNB1 output)
			(pin PIPEGTRESETDONEA input)
			(pin PIPEGTRESETDONEB input)
			(pin PIPEGTTXELECIDLEA output)
			(pin PIPEGTTXELECIDLEB output)
			(pin PIPEPHYSTATUSA input)
			(pin PIPEPHYSTATUSB input)
			(pin PIPERXCHARISKA0 input)
			(pin PIPERXCHARISKA1 input)
			(pin PIPERXCHARISKB0 input)
			(pin PIPERXCHARISKB1 input)
			(pin PIPERXDATAA0 input)
			(pin PIPERXDATAA1 input)
			(pin PIPERXDATAA2 input)
			(pin PIPERXDATAA3 input)
			(pin PIPERXDATAA4 input)
			(pin PIPERXDATAA5 input)
			(pin PIPERXDATAA6 input)
			(pin PIPERXDATAA7 input)
			(pin PIPERXDATAA8 input)
			(pin PIPERXDATAA9 input)
			(pin PIPERXDATAA10 input)
			(pin PIPERXDATAA11 input)
			(pin PIPERXDATAA12 input)
			(pin PIPERXDATAA13 input)
			(pin PIPERXDATAA14 input)
			(pin PIPERXDATAA15 input)
			(pin PIPERXDATAB0 input)
			(pin PIPERXDATAB1 input)
			(pin PIPERXDATAB2 input)
			(pin PIPERXDATAB3 input)
			(pin PIPERXDATAB4 input)
			(pin PIPERXDATAB5 input)
			(pin PIPERXDATAB6 input)
			(pin PIPERXDATAB7 input)
			(pin PIPERXDATAB8 input)
			(pin PIPERXDATAB9 input)
			(pin PIPERXDATAB10 input)
			(pin PIPERXDATAB11 input)
			(pin PIPERXDATAB12 input)
			(pin PIPERXDATAB13 input)
			(pin PIPERXDATAB14 input)
			(pin PIPERXDATAB15 input)
			(pin PIPERXENTERELECIDLEA input)
			(pin PIPERXENTERELECIDLEB input)
			(pin PIPERXPOLARITYA output)
			(pin PIPERXPOLARITYB output)
			(pin PIPERXRESETA output)
			(pin PIPERXRESETB output)
			(pin PIPERXSTATUSA0 input)
			(pin PIPERXSTATUSA1 input)
			(pin PIPERXSTATUSA2 input)
			(pin PIPERXSTATUSB0 input)
			(pin PIPERXSTATUSB1 input)
			(pin PIPERXSTATUSB2 input)
			(pin PIPETXCHARDISPMODEA0 output)
			(pin PIPETXCHARDISPMODEA1 output)
			(pin PIPETXCHARDISPMODEB0 output)
			(pin PIPETXCHARDISPMODEB1 output)
			(pin PIPETXCHARDISPVALA0 output)
			(pin PIPETXCHARDISPVALA1 output)
			(pin PIPETXCHARDISPVALB0 output)
			(pin PIPETXCHARDISPVALB1 output)
			(pin PIPETXCHARISKA0 output)
			(pin PIPETXCHARISKA1 output)
			(pin PIPETXCHARISKB0 output)
			(pin PIPETXCHARISKB1 output)
			(pin PIPETXDATAA0 output)
			(pin PIPETXDATAA1 output)
			(pin PIPETXDATAA2 output)
			(pin PIPETXDATAA3 output)
			(pin PIPETXDATAA4 output)
			(pin PIPETXDATAA5 output)
			(pin PIPETXDATAA6 output)
			(pin PIPETXDATAA7 output)
			(pin PIPETXDATAA8 output)
			(pin PIPETXDATAA9 output)
			(pin PIPETXDATAA10 output)
			(pin PIPETXDATAA11 output)
			(pin PIPETXDATAA12 output)
			(pin PIPETXDATAA13 output)
			(pin PIPETXDATAA14 output)
			(pin PIPETXDATAA15 output)
			(pin PIPETXDATAB0 output)
			(pin PIPETXDATAB1 output)
			(pin PIPETXDATAB2 output)
			(pin PIPETXDATAB3 output)
			(pin PIPETXDATAB4 output)
			(pin PIPETXDATAB5 output)
			(pin PIPETXDATAB6 output)
			(pin PIPETXDATAB7 output)
			(pin PIPETXDATAB8 output)
			(pin PIPETXDATAB9 output)
			(pin PIPETXDATAB10 output)
			(pin PIPETXDATAB11 output)
			(pin PIPETXDATAB12 output)
			(pin PIPETXDATAB13 output)
			(pin PIPETXDATAB14 output)
			(pin PIPETXDATAB15 output)
			(pin PIPETXRCVRDETA output)
			(pin PIPETXRCVRDETB output)
			(pin RECEIVEDHOTRESET output)
			(pin SCANEN input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin SCANRESETMASK input)
			(pin SYSRESETN input)
			(pin TRNFCCPLD0 output)
			(pin TRNFCCPLD1 output)
			(pin TRNFCCPLD2 output)
			(pin TRNFCCPLD3 output)
			(pin TRNFCCPLD4 output)
			(pin TRNFCCPLD5 output)
			(pin TRNFCCPLD6 output)
			(pin TRNFCCPLD7 output)
			(pin TRNFCCPLD8 output)
			(pin TRNFCCPLD9 output)
			(pin TRNFCCPLD10 output)
			(pin TRNFCCPLD11 output)
			(pin TRNFCCPLH0 output)
			(pin TRNFCCPLH1 output)
			(pin TRNFCCPLH2 output)
			(pin TRNFCCPLH3 output)
			(pin TRNFCCPLH4 output)
			(pin TRNFCCPLH5 output)
			(pin TRNFCCPLH6 output)
			(pin TRNFCCPLH7 output)
			(pin TRNFCNPD0 output)
			(pin TRNFCNPD1 output)
			(pin TRNFCNPD2 output)
			(pin TRNFCNPD3 output)
			(pin TRNFCNPD4 output)
			(pin TRNFCNPD5 output)
			(pin TRNFCNPD6 output)
			(pin TRNFCNPD7 output)
			(pin TRNFCNPD8 output)
			(pin TRNFCNPD9 output)
			(pin TRNFCNPD10 output)
			(pin TRNFCNPD11 output)
			(pin TRNFCNPH0 output)
			(pin TRNFCNPH1 output)
			(pin TRNFCNPH2 output)
			(pin TRNFCNPH3 output)
			(pin TRNFCNPH4 output)
			(pin TRNFCNPH5 output)
			(pin TRNFCNPH6 output)
			(pin TRNFCNPH7 output)
			(pin TRNFCPD0 output)
			(pin TRNFCPD1 output)
			(pin TRNFCPD2 output)
			(pin TRNFCPD3 output)
			(pin TRNFCPD4 output)
			(pin TRNFCPD5 output)
			(pin TRNFCPD6 output)
			(pin TRNFCPD7 output)
			(pin TRNFCPD8 output)
			(pin TRNFCPD9 output)
			(pin TRNFCPD10 output)
			(pin TRNFCPD11 output)
			(pin TRNFCPH0 output)
			(pin TRNFCPH1 output)
			(pin TRNFCPH2 output)
			(pin TRNFCPH3 output)
			(pin TRNFCPH4 output)
			(pin TRNFCPH5 output)
			(pin TRNFCPH6 output)
			(pin TRNFCPH7 output)
			(pin TRNFCSEL0 input)
			(pin TRNFCSEL1 input)
			(pin TRNFCSEL2 input)
			(pin TRNLNKUPN output)
			(pin TRNRBARHITN0 output)
			(pin TRNRBARHITN1 output)
			(pin TRNRBARHITN2 output)
			(pin TRNRBARHITN3 output)
			(pin TRNRBARHITN4 output)
			(pin TRNRBARHITN5 output)
			(pin TRNRBARHITN6 output)
			(pin TRNRDSTRDYN input)
			(pin TRNRD0 output)
			(pin TRNRD1 output)
			(pin TRNRD2 output)
			(pin TRNRD3 output)
			(pin TRNRD4 output)
			(pin TRNRD5 output)
			(pin TRNRD6 output)
			(pin TRNRD7 output)
			(pin TRNRD8 output)
			(pin TRNRD9 output)
			(pin TRNRD10 output)
			(pin TRNRD11 output)
			(pin TRNRD12 output)
			(pin TRNRD13 output)
			(pin TRNRD14 output)
			(pin TRNRD15 output)
			(pin TRNRD16 output)
			(pin TRNRD17 output)
			(pin TRNRD18 output)
			(pin TRNRD19 output)
			(pin TRNRD20 output)
			(pin TRNRD21 output)
			(pin TRNRD22 output)
			(pin TRNRD23 output)
			(pin TRNRD24 output)
			(pin TRNRD25 output)
			(pin TRNRD26 output)
			(pin TRNRD27 output)
			(pin TRNRD28 output)
			(pin TRNRD29 output)
			(pin TRNRD30 output)
			(pin TRNRD31 output)
			(pin TRNREOFN output)
			(pin TRNRERRFWDN output)
			(pin TRNRNPOKN input)
			(pin TRNRSOFN output)
			(pin TRNRSRCDSCN output)
			(pin TRNRSRCRDYN output)
			(pin TRNTBUFAV0 output)
			(pin TRNTBUFAV1 output)
			(pin TRNTBUFAV2 output)
			(pin TRNTBUFAV3 output)
			(pin TRNTBUFAV4 output)
			(pin TRNTBUFAV5 output)
			(pin TRNTCFGGNTN input)
			(pin TRNTCFGREQN output)
			(pin TRNTDSTRDYN output)
			(pin TRNTD0 input)
			(pin TRNTD1 input)
			(pin TRNTD2 input)
			(pin TRNTD3 input)
			(pin TRNTD4 input)
			(pin TRNTD5 input)
			(pin TRNTD6 input)
			(pin TRNTD7 input)
			(pin TRNTD8 input)
			(pin TRNTD9 input)
			(pin TRNTD10 input)
			(pin TRNTD11 input)
			(pin TRNTD12 input)
			(pin TRNTD13 input)
			(pin TRNTD14 input)
			(pin TRNTD15 input)
			(pin TRNTD16 input)
			(pin TRNTD17 input)
			(pin TRNTD18 input)
			(pin TRNTD19 input)
			(pin TRNTD20 input)
			(pin TRNTD21 input)
			(pin TRNTD22 input)
			(pin TRNTD23 input)
			(pin TRNTD24 input)
			(pin TRNTD25 input)
			(pin TRNTD26 input)
			(pin TRNTD27 input)
			(pin TRNTD28 input)
			(pin TRNTD29 input)
			(pin TRNTD30 input)
			(pin TRNTD31 input)
			(pin TRNTEOFN input)
			(pin TRNTERRDROPN output)
			(pin TRNTERRFWDN input)
			(pin TRNTSOFN input)
			(pin TRNTSRCDSCN input)
			(pin TRNTSRCRDYN input)
			(pin TRNTSTRN input)
			(pin USERCLK input)
			(pin USERRSTN output)
			(conn PCIE_A1 CFGBUSNUMBER0 ==> CFGBUSNUMBER0 CFGBUSNUMBER0)
			(conn PCIE_A1 CFGBUSNUMBER1 ==> CFGBUSNUMBER1 CFGBUSNUMBER1)
			(conn PCIE_A1 CFGBUSNUMBER2 ==> CFGBUSNUMBER2 CFGBUSNUMBER2)
			(conn PCIE_A1 CFGBUSNUMBER3 ==> CFGBUSNUMBER3 CFGBUSNUMBER3)
			(conn PCIE_A1 CFGBUSNUMBER4 ==> CFGBUSNUMBER4 CFGBUSNUMBER4)
			(conn PCIE_A1 CFGBUSNUMBER5 ==> CFGBUSNUMBER5 CFGBUSNUMBER5)
			(conn PCIE_A1 CFGBUSNUMBER6 ==> CFGBUSNUMBER6 CFGBUSNUMBER6)
			(conn PCIE_A1 CFGBUSNUMBER7 ==> CFGBUSNUMBER7 CFGBUSNUMBER7)
			(conn PCIE_A1 CFGCOMMANDBUSMASTERENABLE ==> CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE)
			(conn PCIE_A1 CFGCOMMANDINTERRUPTDISABLE ==> CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE)
			(conn PCIE_A1 CFGCOMMANDIOENABLE ==> CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE)
			(conn PCIE_A1 CFGCOMMANDMEMENABLE ==> CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE)
			(conn PCIE_A1 CFGCOMMANDSERREN ==> CFGCOMMANDSERREN CFGCOMMANDSERREN)
			(conn PCIE_A1 CFGDEVCONTROLAUXPOWEREN ==> CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN)
			(conn PCIE_A1 CFGDEVCONTROLCORRERRREPORTINGEN ==> CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLENABLERO ==> CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO)
			(conn PCIE_A1 CFGDEVCONTROLEXTTAGEN ==> CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN)
			(conn PCIE_A1 CFGDEVCONTROLFATALERRREPORTINGEN ==> CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD0 ==> CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD1 ==> CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD2 ==> CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ0 ==> CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ1 ==> CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ2 ==> CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2)
			(conn PCIE_A1 CFGDEVCONTROLNONFATALREPORTINGEN ==> CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLNOSNOOPEN ==> CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN)
			(conn PCIE_A1 CFGDEVCONTROLPHANTOMEN ==> CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN)
			(conn PCIE_A1 CFGDEVCONTROLURERRREPORTINGEN ==> CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVICENUMBER0 ==> CFGDEVICENUMBER0 CFGDEVICENUMBER0)
			(conn PCIE_A1 CFGDEVICENUMBER1 ==> CFGDEVICENUMBER1 CFGDEVICENUMBER1)
			(conn PCIE_A1 CFGDEVICENUMBER2 ==> CFGDEVICENUMBER2 CFGDEVICENUMBER2)
			(conn PCIE_A1 CFGDEVICENUMBER3 ==> CFGDEVICENUMBER3 CFGDEVICENUMBER3)
			(conn PCIE_A1 CFGDEVICENUMBER4 ==> CFGDEVICENUMBER4 CFGDEVICENUMBER4)
			(conn PCIE_A1 CFGDEVSTATUSCORRERRDETECTED ==> CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSFATALERRDETECTED ==> CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSNONFATALERRDETECTED ==> CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSURDETECTED ==> CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED)
			(conn PCIE_A1 CFGDO0 ==> CFGDO0 CFGDO0)
			(conn PCIE_A1 CFGDO1 ==> CFGDO1 CFGDO1)
			(conn PCIE_A1 CFGDO2 ==> CFGDO2 CFGDO2)
			(conn PCIE_A1 CFGDO3 ==> CFGDO3 CFGDO3)
			(conn PCIE_A1 CFGDO4 ==> CFGDO4 CFGDO4)
			(conn PCIE_A1 CFGDO5 ==> CFGDO5 CFGDO5)
			(conn PCIE_A1 CFGDO6 ==> CFGDO6 CFGDO6)
			(conn PCIE_A1 CFGDO7 ==> CFGDO7 CFGDO7)
			(conn PCIE_A1 CFGDO8 ==> CFGDO8 CFGDO8)
			(conn PCIE_A1 CFGDO9 ==> CFGDO9 CFGDO9)
			(conn PCIE_A1 CFGDO10 ==> CFGDO10 CFGDO10)
			(conn PCIE_A1 CFGDO11 ==> CFGDO11 CFGDO11)
			(conn PCIE_A1 CFGDO12 ==> CFGDO12 CFGDO12)
			(conn PCIE_A1 CFGDO13 ==> CFGDO13 CFGDO13)
			(conn PCIE_A1 CFGDO14 ==> CFGDO14 CFGDO14)
			(conn PCIE_A1 CFGDO15 ==> CFGDO15 CFGDO15)
			(conn PCIE_A1 CFGDO16 ==> CFGDO16 CFGDO16)
			(conn PCIE_A1 CFGDO17 ==> CFGDO17 CFGDO17)
			(conn PCIE_A1 CFGDO18 ==> CFGDO18 CFGDO18)
			(conn PCIE_A1 CFGDO19 ==> CFGDO19 CFGDO19)
			(conn PCIE_A1 CFGDO20 ==> CFGDO20 CFGDO20)
			(conn PCIE_A1 CFGDO21 ==> CFGDO21 CFGDO21)
			(conn PCIE_A1 CFGDO22 ==> CFGDO22 CFGDO22)
			(conn PCIE_A1 CFGDO23 ==> CFGDO23 CFGDO23)
			(conn PCIE_A1 CFGDO24 ==> CFGDO24 CFGDO24)
			(conn PCIE_A1 CFGDO25 ==> CFGDO25 CFGDO25)
			(conn PCIE_A1 CFGDO26 ==> CFGDO26 CFGDO26)
			(conn PCIE_A1 CFGDO27 ==> CFGDO27 CFGDO27)
			(conn PCIE_A1 CFGDO28 ==> CFGDO28 CFGDO28)
			(conn PCIE_A1 CFGDO29 ==> CFGDO29 CFGDO29)
			(conn PCIE_A1 CFGDO30 ==> CFGDO30 CFGDO30)
			(conn PCIE_A1 CFGDO31 ==> CFGDO31 CFGDO31)
			(conn PCIE_A1 CFGERRCPLRDYN ==> CFGERRCPLRDYN CFGERRCPLRDYN)
			(conn PCIE_A1 CFGFUNCTIONNUMBER0 ==> CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0)
			(conn PCIE_A1 CFGFUNCTIONNUMBER1 ==> CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1)
			(conn PCIE_A1 CFGFUNCTIONNUMBER2 ==> CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2)
			(conn PCIE_A1 CFGINTERRUPTDO0 ==> CFGINTERRUPTDO0 CFGINTERRUPTDO0)
			(conn PCIE_A1 CFGINTERRUPTDO1 ==> CFGINTERRUPTDO1 CFGINTERRUPTDO1)
			(conn PCIE_A1 CFGINTERRUPTDO2 ==> CFGINTERRUPTDO2 CFGINTERRUPTDO2)
			(conn PCIE_A1 CFGINTERRUPTDO3 ==> CFGINTERRUPTDO3 CFGINTERRUPTDO3)
			(conn PCIE_A1 CFGINTERRUPTDO4 ==> CFGINTERRUPTDO4 CFGINTERRUPTDO4)
			(conn PCIE_A1 CFGINTERRUPTDO5 ==> CFGINTERRUPTDO5 CFGINTERRUPTDO5)
			(conn PCIE_A1 CFGINTERRUPTDO6 ==> CFGINTERRUPTDO6 CFGINTERRUPTDO6)
			(conn PCIE_A1 CFGINTERRUPTDO7 ==> CFGINTERRUPTDO7 CFGINTERRUPTDO7)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE0 ==> CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE1 ==> CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE2 ==> CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2)
			(conn PCIE_A1 CFGINTERRUPTMSIENABLE ==> CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE)
			(conn PCIE_A1 CFGINTERRUPTRDYN ==> CFGINTERRUPTRDYN CFGINTERRUPTRDYN)
			(conn PCIE_A1 CFGLINKCONTOLRCB ==> CFGLINKCONTOLRCB CFGLINKCONTOLRCB)
			(conn PCIE_A1 CFGLINKCONTROLASPMCONTROL0 ==> CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0)
			(conn PCIE_A1 CFGLINKCONTROLASPMCONTROL1 ==> CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1)
			(conn PCIE_A1 CFGLINKCONTROLCOMMONCLOCK ==> CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK)
			(conn PCIE_A1 CFGLINKCONTROLEXTENDEDSYNC ==> CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC)
			(conn PCIE_A1 CFGLTSSMSTATE0 ==> CFGLTSSMSTATE0 CFGLTSSMSTATE0)
			(conn PCIE_A1 CFGLTSSMSTATE1 ==> CFGLTSSMSTATE1 CFGLTSSMSTATE1)
			(conn PCIE_A1 CFGLTSSMSTATE2 ==> CFGLTSSMSTATE2 CFGLTSSMSTATE2)
			(conn PCIE_A1 CFGLTSSMSTATE3 ==> CFGLTSSMSTATE3 CFGLTSSMSTATE3)
			(conn PCIE_A1 CFGLTSSMSTATE4 ==> CFGLTSSMSTATE4 CFGLTSSMSTATE4)
			(conn PCIE_A1 CFGPCIELINKSTATEN0 ==> CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0)
			(conn PCIE_A1 CFGPCIELINKSTATEN1 ==> CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1)
			(conn PCIE_A1 CFGPCIELINKSTATEN2 ==> CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2)
			(conn PCIE_A1 CFGRDWRDONEN ==> CFGRDWRDONEN CFGRDWRDONEN)
			(conn PCIE_A1 CFGTOTURNOFFN ==> CFGTOTURNOFFN CFGTOTURNOFFN)
			(conn PCIE_A1 DBGBADDLLPSTATUS ==> DBGBADDLLPSTATUS DBGBADDLLPSTATUS)
			(conn PCIE_A1 DBGBADTLPLCRC ==> DBGBADTLPLCRC DBGBADTLPLCRC)
			(conn PCIE_A1 DBGBADTLPSEQNUM ==> DBGBADTLPSEQNUM DBGBADTLPSEQNUM)
			(conn PCIE_A1 DBGBADTLPSTATUS ==> DBGBADTLPSTATUS DBGBADTLPSTATUS)
			(conn PCIE_A1 DBGDLPROTOCOLSTATUS ==> DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS)
			(conn PCIE_A1 DBGFCPROTOCOLERRSTATUS ==> DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS)
			(conn PCIE_A1 DBGMLFRMDLENGTH ==> DBGMLFRMDLENGTH DBGMLFRMDLENGTH)
			(conn PCIE_A1 DBGMLFRMDMPS ==> DBGMLFRMDMPS DBGMLFRMDMPS)
			(conn PCIE_A1 DBGMLFRMDTCVC ==> DBGMLFRMDTCVC DBGMLFRMDTCVC)
			(conn PCIE_A1 DBGMLFRMDTLPSTATUS ==> DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS)
			(conn PCIE_A1 DBGMLFRMDUNRECTYPE ==> DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE)
			(conn PCIE_A1 DBGPOISTLPSTATUS ==> DBGPOISTLPSTATUS DBGPOISTLPSTATUS)
			(conn PCIE_A1 DBGRCVROVERFLOWSTATUS ==> DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS)
			(conn PCIE_A1 DBGREGDETECTEDCORRECTABLE ==> DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE)
			(conn PCIE_A1 DBGREGDETECTEDFATAL ==> DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL)
			(conn PCIE_A1 DBGREGDETECTEDNONFATAL ==> DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL)
			(conn PCIE_A1 DBGREGDETECTEDUNSUPPORTED ==> DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED)
			(conn PCIE_A1 DBGRPLYROLLOVERSTATUS ==> DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS)
			(conn PCIE_A1 DBGRPLYTIMEOUTSTATUS ==> DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS)
			(conn PCIE_A1 DBGURNOBARHIT ==> DBGURNOBARHIT DBGURNOBARHIT)
			(conn PCIE_A1 DBGURPOISCFGWR ==> DBGURPOISCFGWR DBGURPOISCFGWR)
			(conn PCIE_A1 DBGURSTATUS ==> DBGURSTATUS DBGURSTATUS)
			(conn PCIE_A1 DBGURUNSUPMSG ==> DBGURUNSUPMSG DBGURUNSUPMSG)
			(conn PCIE_A1 MIMRXRADDR0 ==> MIMRXRADDR0 MIMRXRADDR0)
			(conn PCIE_A1 MIMRXRADDR1 ==> MIMRXRADDR1 MIMRXRADDR1)
			(conn PCIE_A1 MIMRXRADDR2 ==> MIMRXRADDR2 MIMRXRADDR2)
			(conn PCIE_A1 MIMRXRADDR3 ==> MIMRXRADDR3 MIMRXRADDR3)
			(conn PCIE_A1 MIMRXRADDR4 ==> MIMRXRADDR4 MIMRXRADDR4)
			(conn PCIE_A1 MIMRXRADDR5 ==> MIMRXRADDR5 MIMRXRADDR5)
			(conn PCIE_A1 MIMRXRADDR6 ==> MIMRXRADDR6 MIMRXRADDR6)
			(conn PCIE_A1 MIMRXRADDR7 ==> MIMRXRADDR7 MIMRXRADDR7)
			(conn PCIE_A1 MIMRXRADDR8 ==> MIMRXRADDR8 MIMRXRADDR8)
			(conn PCIE_A1 MIMRXRADDR9 ==> MIMRXRADDR9 MIMRXRADDR9)
			(conn PCIE_A1 MIMRXRADDR10 ==> MIMRXRADDR10 MIMRXRADDR10)
			(conn PCIE_A1 MIMRXRADDR11 ==> MIMRXRADDR11 MIMRXRADDR11)
			(conn PCIE_A1 MIMRXREN ==> MIMRXREN MIMRXREN)
			(conn PCIE_A1 MIMRXWADDR0 ==> MIMRXWADDR0 MIMRXWADDR0)
			(conn PCIE_A1 MIMRXWADDR1 ==> MIMRXWADDR1 MIMRXWADDR1)
			(conn PCIE_A1 MIMRXWADDR2 ==> MIMRXWADDR2 MIMRXWADDR2)
			(conn PCIE_A1 MIMRXWADDR3 ==> MIMRXWADDR3 MIMRXWADDR3)
			(conn PCIE_A1 MIMRXWADDR4 ==> MIMRXWADDR4 MIMRXWADDR4)
			(conn PCIE_A1 MIMRXWADDR5 ==> MIMRXWADDR5 MIMRXWADDR5)
			(conn PCIE_A1 MIMRXWADDR6 ==> MIMRXWADDR6 MIMRXWADDR6)
			(conn PCIE_A1 MIMRXWADDR7 ==> MIMRXWADDR7 MIMRXWADDR7)
			(conn PCIE_A1 MIMRXWADDR8 ==> MIMRXWADDR8 MIMRXWADDR8)
			(conn PCIE_A1 MIMRXWADDR9 ==> MIMRXWADDR9 MIMRXWADDR9)
			(conn PCIE_A1 MIMRXWADDR10 ==> MIMRXWADDR10 MIMRXWADDR10)
			(conn PCIE_A1 MIMRXWADDR11 ==> MIMRXWADDR11 MIMRXWADDR11)
			(conn PCIE_A1 MIMRXWDATA0 ==> MIMRXWDATA0 MIMRXWDATA0)
			(conn PCIE_A1 MIMRXWDATA1 ==> MIMRXWDATA1 MIMRXWDATA1)
			(conn PCIE_A1 MIMRXWDATA2 ==> MIMRXWDATA2 MIMRXWDATA2)
			(conn PCIE_A1 MIMRXWDATA3 ==> MIMRXWDATA3 MIMRXWDATA3)
			(conn PCIE_A1 MIMRXWDATA4 ==> MIMRXWDATA4 MIMRXWDATA4)
			(conn PCIE_A1 MIMRXWDATA5 ==> MIMRXWDATA5 MIMRXWDATA5)
			(conn PCIE_A1 MIMRXWDATA6 ==> MIMRXWDATA6 MIMRXWDATA6)
			(conn PCIE_A1 MIMRXWDATA7 ==> MIMRXWDATA7 MIMRXWDATA7)
			(conn PCIE_A1 MIMRXWDATA8 ==> MIMRXWDATA8 MIMRXWDATA8)
			(conn PCIE_A1 MIMRXWDATA9 ==> MIMRXWDATA9 MIMRXWDATA9)
			(conn PCIE_A1 MIMRXWDATA10 ==> MIMRXWDATA10 MIMRXWDATA10)
			(conn PCIE_A1 MIMRXWDATA11 ==> MIMRXWDATA11 MIMRXWDATA11)
			(conn PCIE_A1 MIMRXWDATA12 ==> MIMRXWDATA12 MIMRXWDATA12)
			(conn PCIE_A1 MIMRXWDATA13 ==> MIMRXWDATA13 MIMRXWDATA13)
			(conn PCIE_A1 MIMRXWDATA14 ==> MIMRXWDATA14 MIMRXWDATA14)
			(conn PCIE_A1 MIMRXWDATA15 ==> MIMRXWDATA15 MIMRXWDATA15)
			(conn PCIE_A1 MIMRXWDATA16 ==> MIMRXWDATA16 MIMRXWDATA16)
			(conn PCIE_A1 MIMRXWDATA17 ==> MIMRXWDATA17 MIMRXWDATA17)
			(conn PCIE_A1 MIMRXWDATA18 ==> MIMRXWDATA18 MIMRXWDATA18)
			(conn PCIE_A1 MIMRXWDATA19 ==> MIMRXWDATA19 MIMRXWDATA19)
			(conn PCIE_A1 MIMRXWDATA20 ==> MIMRXWDATA20 MIMRXWDATA20)
			(conn PCIE_A1 MIMRXWDATA21 ==> MIMRXWDATA21 MIMRXWDATA21)
			(conn PCIE_A1 MIMRXWDATA22 ==> MIMRXWDATA22 MIMRXWDATA22)
			(conn PCIE_A1 MIMRXWDATA23 ==> MIMRXWDATA23 MIMRXWDATA23)
			(conn PCIE_A1 MIMRXWDATA24 ==> MIMRXWDATA24 MIMRXWDATA24)
			(conn PCIE_A1 MIMRXWDATA25 ==> MIMRXWDATA25 MIMRXWDATA25)
			(conn PCIE_A1 MIMRXWDATA26 ==> MIMRXWDATA26 MIMRXWDATA26)
			(conn PCIE_A1 MIMRXWDATA27 ==> MIMRXWDATA27 MIMRXWDATA27)
			(conn PCIE_A1 MIMRXWDATA28 ==> MIMRXWDATA28 MIMRXWDATA28)
			(conn PCIE_A1 MIMRXWDATA29 ==> MIMRXWDATA29 MIMRXWDATA29)
			(conn PCIE_A1 MIMRXWDATA30 ==> MIMRXWDATA30 MIMRXWDATA30)
			(conn PCIE_A1 MIMRXWDATA31 ==> MIMRXWDATA31 MIMRXWDATA31)
			(conn PCIE_A1 MIMRXWDATA32 ==> MIMRXWDATA32 MIMRXWDATA32)
			(conn PCIE_A1 MIMRXWDATA33 ==> MIMRXWDATA33 MIMRXWDATA33)
			(conn PCIE_A1 MIMRXWDATA34 ==> MIMRXWDATA34 MIMRXWDATA34)
			(conn PCIE_A1 MIMRXWEN ==> MIMRXWEN MIMRXWEN)
			(conn PCIE_A1 MIMTXRADDR0 ==> MIMTXRADDR0 MIMTXRADDR0)
			(conn PCIE_A1 MIMTXRADDR1 ==> MIMTXRADDR1 MIMTXRADDR1)
			(conn PCIE_A1 MIMTXRADDR2 ==> MIMTXRADDR2 MIMTXRADDR2)
			(conn PCIE_A1 MIMTXRADDR3 ==> MIMTXRADDR3 MIMTXRADDR3)
			(conn PCIE_A1 MIMTXRADDR4 ==> MIMTXRADDR4 MIMTXRADDR4)
			(conn PCIE_A1 MIMTXRADDR5 ==> MIMTXRADDR5 MIMTXRADDR5)
			(conn PCIE_A1 MIMTXRADDR6 ==> MIMTXRADDR6 MIMTXRADDR6)
			(conn PCIE_A1 MIMTXRADDR7 ==> MIMTXRADDR7 MIMTXRADDR7)
			(conn PCIE_A1 MIMTXRADDR8 ==> MIMTXRADDR8 MIMTXRADDR8)
			(conn PCIE_A1 MIMTXRADDR9 ==> MIMTXRADDR9 MIMTXRADDR9)
			(conn PCIE_A1 MIMTXRADDR10 ==> MIMTXRADDR10 MIMTXRADDR10)
			(conn PCIE_A1 MIMTXRADDR11 ==> MIMTXRADDR11 MIMTXRADDR11)
			(conn PCIE_A1 MIMTXREN ==> MIMTXREN MIMTXREN)
			(conn PCIE_A1 MIMTXWADDR0 ==> MIMTXWADDR0 MIMTXWADDR0)
			(conn PCIE_A1 MIMTXWADDR1 ==> MIMTXWADDR1 MIMTXWADDR1)
			(conn PCIE_A1 MIMTXWADDR2 ==> MIMTXWADDR2 MIMTXWADDR2)
			(conn PCIE_A1 MIMTXWADDR3 ==> MIMTXWADDR3 MIMTXWADDR3)
			(conn PCIE_A1 MIMTXWADDR4 ==> MIMTXWADDR4 MIMTXWADDR4)
			(conn PCIE_A1 MIMTXWADDR5 ==> MIMTXWADDR5 MIMTXWADDR5)
			(conn PCIE_A1 MIMTXWADDR6 ==> MIMTXWADDR6 MIMTXWADDR6)
			(conn PCIE_A1 MIMTXWADDR7 ==> MIMTXWADDR7 MIMTXWADDR7)
			(conn PCIE_A1 MIMTXWADDR8 ==> MIMTXWADDR8 MIMTXWADDR8)
			(conn PCIE_A1 MIMTXWADDR9 ==> MIMTXWADDR9 MIMTXWADDR9)
			(conn PCIE_A1 MIMTXWADDR10 ==> MIMTXWADDR10 MIMTXWADDR10)
			(conn PCIE_A1 MIMTXWADDR11 ==> MIMTXWADDR11 MIMTXWADDR11)
			(conn PCIE_A1 MIMTXWDATA0 ==> MIMTXWDATA0 MIMTXWDATA0)
			(conn PCIE_A1 MIMTXWDATA1 ==> MIMTXWDATA1 MIMTXWDATA1)
			(conn PCIE_A1 MIMTXWDATA2 ==> MIMTXWDATA2 MIMTXWDATA2)
			(conn PCIE_A1 MIMTXWDATA3 ==> MIMTXWDATA3 MIMTXWDATA3)
			(conn PCIE_A1 MIMTXWDATA4 ==> MIMTXWDATA4 MIMTXWDATA4)
			(conn PCIE_A1 MIMTXWDATA5 ==> MIMTXWDATA5 MIMTXWDATA5)
			(conn PCIE_A1 MIMTXWDATA6 ==> MIMTXWDATA6 MIMTXWDATA6)
			(conn PCIE_A1 MIMTXWDATA7 ==> MIMTXWDATA7 MIMTXWDATA7)
			(conn PCIE_A1 MIMTXWDATA8 ==> MIMTXWDATA8 MIMTXWDATA8)
			(conn PCIE_A1 MIMTXWDATA9 ==> MIMTXWDATA9 MIMTXWDATA9)
			(conn PCIE_A1 MIMTXWDATA10 ==> MIMTXWDATA10 MIMTXWDATA10)
			(conn PCIE_A1 MIMTXWDATA11 ==> MIMTXWDATA11 MIMTXWDATA11)
			(conn PCIE_A1 MIMTXWDATA12 ==> MIMTXWDATA12 MIMTXWDATA12)
			(conn PCIE_A1 MIMTXWDATA13 ==> MIMTXWDATA13 MIMTXWDATA13)
			(conn PCIE_A1 MIMTXWDATA14 ==> MIMTXWDATA14 MIMTXWDATA14)
			(conn PCIE_A1 MIMTXWDATA15 ==> MIMTXWDATA15 MIMTXWDATA15)
			(conn PCIE_A1 MIMTXWDATA16 ==> MIMTXWDATA16 MIMTXWDATA16)
			(conn PCIE_A1 MIMTXWDATA17 ==> MIMTXWDATA17 MIMTXWDATA17)
			(conn PCIE_A1 MIMTXWDATA18 ==> MIMTXWDATA18 MIMTXWDATA18)
			(conn PCIE_A1 MIMTXWDATA19 ==> MIMTXWDATA19 MIMTXWDATA19)
			(conn PCIE_A1 MIMTXWDATA20 ==> MIMTXWDATA20 MIMTXWDATA20)
			(conn PCIE_A1 MIMTXWDATA21 ==> MIMTXWDATA21 MIMTXWDATA21)
			(conn PCIE_A1 MIMTXWDATA22 ==> MIMTXWDATA22 MIMTXWDATA22)
			(conn PCIE_A1 MIMTXWDATA23 ==> MIMTXWDATA23 MIMTXWDATA23)
			(conn PCIE_A1 MIMTXWDATA24 ==> MIMTXWDATA24 MIMTXWDATA24)
			(conn PCIE_A1 MIMTXWDATA25 ==> MIMTXWDATA25 MIMTXWDATA25)
			(conn PCIE_A1 MIMTXWDATA26 ==> MIMTXWDATA26 MIMTXWDATA26)
			(conn PCIE_A1 MIMTXWDATA27 ==> MIMTXWDATA27 MIMTXWDATA27)
			(conn PCIE_A1 MIMTXWDATA28 ==> MIMTXWDATA28 MIMTXWDATA28)
			(conn PCIE_A1 MIMTXWDATA29 ==> MIMTXWDATA29 MIMTXWDATA29)
			(conn PCIE_A1 MIMTXWDATA30 ==> MIMTXWDATA30 MIMTXWDATA30)
			(conn PCIE_A1 MIMTXWDATA31 ==> MIMTXWDATA31 MIMTXWDATA31)
			(conn PCIE_A1 MIMTXWDATA32 ==> MIMTXWDATA32 MIMTXWDATA32)
			(conn PCIE_A1 MIMTXWDATA33 ==> MIMTXWDATA33 MIMTXWDATA33)
			(conn PCIE_A1 MIMTXWDATA34 ==> MIMTXWDATA34 MIMTXWDATA34)
			(conn PCIE_A1 MIMTXWDATA35 ==> MIMTXWDATA35 MIMTXWDATA35)
			(conn PCIE_A1 MIMTXWEN ==> MIMTXWEN MIMTXWEN)
			(conn PCIE_A1 PIPEGTPOWERDOWNA0 ==> PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0)
			(conn PCIE_A1 PIPEGTPOWERDOWNA1 ==> PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1)
			(conn PCIE_A1 PIPEGTPOWERDOWNB0 ==> PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0)
			(conn PCIE_A1 PIPEGTPOWERDOWNB1 ==> PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1)
			(conn PCIE_A1 PIPEGTTXELECIDLEA ==> PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA)
			(conn PCIE_A1 PIPEGTTXELECIDLEB ==> PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB)
			(conn PCIE_A1 PIPERXPOLARITYA ==> PIPERXPOLARITYA PIPERXPOLARITYA)
			(conn PCIE_A1 PIPERXPOLARITYB ==> PIPERXPOLARITYB PIPERXPOLARITYB)
			(conn PCIE_A1 PIPERXRESETA ==> PIPERXRESETA PIPERXRESETA)
			(conn PCIE_A1 PIPERXRESETB ==> PIPERXRESETB PIPERXRESETB)
			(conn PCIE_A1 PIPETXCHARDISPMODEA0 ==> PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0)
			(conn PCIE_A1 PIPETXCHARDISPMODEA1 ==> PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1)
			(conn PCIE_A1 PIPETXCHARDISPMODEB0 ==> PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0)
			(conn PCIE_A1 PIPETXCHARDISPMODEB1 ==> PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1)
			(conn PCIE_A1 PIPETXCHARDISPVALA0 ==> PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0)
			(conn PCIE_A1 PIPETXCHARDISPVALA1 ==> PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1)
			(conn PCIE_A1 PIPETXCHARDISPVALB0 ==> PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0)
			(conn PCIE_A1 PIPETXCHARDISPVALB1 ==> PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1)
			(conn PCIE_A1 PIPETXCHARISKA0 ==> PIPETXCHARISKA0 PIPETXCHARISKA0)
			(conn PCIE_A1 PIPETXCHARISKA1 ==> PIPETXCHARISKA1 PIPETXCHARISKA1)
			(conn PCIE_A1 PIPETXCHARISKB0 ==> PIPETXCHARISKB0 PIPETXCHARISKB0)
			(conn PCIE_A1 PIPETXCHARISKB1 ==> PIPETXCHARISKB1 PIPETXCHARISKB1)
			(conn PCIE_A1 PIPETXDATAA0 ==> PIPETXDATAA0 PIPETXDATAA0)
			(conn PCIE_A1 PIPETXDATAA1 ==> PIPETXDATAA1 PIPETXDATAA1)
			(conn PCIE_A1 PIPETXDATAA2 ==> PIPETXDATAA2 PIPETXDATAA2)
			(conn PCIE_A1 PIPETXDATAA3 ==> PIPETXDATAA3 PIPETXDATAA3)
			(conn PCIE_A1 PIPETXDATAA4 ==> PIPETXDATAA4 PIPETXDATAA4)
			(conn PCIE_A1 PIPETXDATAA5 ==> PIPETXDATAA5 PIPETXDATAA5)
			(conn PCIE_A1 PIPETXDATAA6 ==> PIPETXDATAA6 PIPETXDATAA6)
			(conn PCIE_A1 PIPETXDATAA7 ==> PIPETXDATAA7 PIPETXDATAA7)
			(conn PCIE_A1 PIPETXDATAA8 ==> PIPETXDATAA8 PIPETXDATAA8)
			(conn PCIE_A1 PIPETXDATAA9 ==> PIPETXDATAA9 PIPETXDATAA9)
			(conn PCIE_A1 PIPETXDATAA10 ==> PIPETXDATAA10 PIPETXDATAA10)
			(conn PCIE_A1 PIPETXDATAA11 ==> PIPETXDATAA11 PIPETXDATAA11)
			(conn PCIE_A1 PIPETXDATAA12 ==> PIPETXDATAA12 PIPETXDATAA12)
			(conn PCIE_A1 PIPETXDATAA13 ==> PIPETXDATAA13 PIPETXDATAA13)
			(conn PCIE_A1 PIPETXDATAA14 ==> PIPETXDATAA14 PIPETXDATAA14)
			(conn PCIE_A1 PIPETXDATAA15 ==> PIPETXDATAA15 PIPETXDATAA15)
			(conn PCIE_A1 PIPETXDATAB0 ==> PIPETXDATAB0 PIPETXDATAB0)
			(conn PCIE_A1 PIPETXDATAB1 ==> PIPETXDATAB1 PIPETXDATAB1)
			(conn PCIE_A1 PIPETXDATAB2 ==> PIPETXDATAB2 PIPETXDATAB2)
			(conn PCIE_A1 PIPETXDATAB3 ==> PIPETXDATAB3 PIPETXDATAB3)
			(conn PCIE_A1 PIPETXDATAB4 ==> PIPETXDATAB4 PIPETXDATAB4)
			(conn PCIE_A1 PIPETXDATAB5 ==> PIPETXDATAB5 PIPETXDATAB5)
			(conn PCIE_A1 PIPETXDATAB6 ==> PIPETXDATAB6 PIPETXDATAB6)
			(conn PCIE_A1 PIPETXDATAB7 ==> PIPETXDATAB7 PIPETXDATAB7)
			(conn PCIE_A1 PIPETXDATAB8 ==> PIPETXDATAB8 PIPETXDATAB8)
			(conn PCIE_A1 PIPETXDATAB9 ==> PIPETXDATAB9 PIPETXDATAB9)
			(conn PCIE_A1 PIPETXDATAB10 ==> PIPETXDATAB10 PIPETXDATAB10)
			(conn PCIE_A1 PIPETXDATAB11 ==> PIPETXDATAB11 PIPETXDATAB11)
			(conn PCIE_A1 PIPETXDATAB12 ==> PIPETXDATAB12 PIPETXDATAB12)
			(conn PCIE_A1 PIPETXDATAB13 ==> PIPETXDATAB13 PIPETXDATAB13)
			(conn PCIE_A1 PIPETXDATAB14 ==> PIPETXDATAB14 PIPETXDATAB14)
			(conn PCIE_A1 PIPETXDATAB15 ==> PIPETXDATAB15 PIPETXDATAB15)
			(conn PCIE_A1 PIPETXRCVRDETA ==> PIPETXRCVRDETA PIPETXRCVRDETA)
			(conn PCIE_A1 PIPETXRCVRDETB ==> PIPETXRCVRDETB PIPETXRCVRDETB)
			(conn PCIE_A1 RECEIVEDHOTRESET ==> RECEIVEDHOTRESET RECEIVEDHOTRESET)
			(conn PCIE_A1 SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn PCIE_A1 SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn PCIE_A1 SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn PCIE_A1 SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn PCIE_A1 SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn PCIE_A1 TRNFCCPLD0 ==> TRNFCCPLD0 TRNFCCPLD0)
			(conn PCIE_A1 TRNFCCPLD1 ==> TRNFCCPLD1 TRNFCCPLD1)
			(conn PCIE_A1 TRNFCCPLD2 ==> TRNFCCPLD2 TRNFCCPLD2)
			(conn PCIE_A1 TRNFCCPLD3 ==> TRNFCCPLD3 TRNFCCPLD3)
			(conn PCIE_A1 TRNFCCPLD4 ==> TRNFCCPLD4 TRNFCCPLD4)
			(conn PCIE_A1 TRNFCCPLD5 ==> TRNFCCPLD5 TRNFCCPLD5)
			(conn PCIE_A1 TRNFCCPLD6 ==> TRNFCCPLD6 TRNFCCPLD6)
			(conn PCIE_A1 TRNFCCPLD7 ==> TRNFCCPLD7 TRNFCCPLD7)
			(conn PCIE_A1 TRNFCCPLD8 ==> TRNFCCPLD8 TRNFCCPLD8)
			(conn PCIE_A1 TRNFCCPLD9 ==> TRNFCCPLD9 TRNFCCPLD9)
			(conn PCIE_A1 TRNFCCPLD10 ==> TRNFCCPLD10 TRNFCCPLD10)
			(conn PCIE_A1 TRNFCCPLD11 ==> TRNFCCPLD11 TRNFCCPLD11)
			(conn PCIE_A1 TRNFCCPLH0 ==> TRNFCCPLH0 TRNFCCPLH0)
			(conn PCIE_A1 TRNFCCPLH1 ==> TRNFCCPLH1 TRNFCCPLH1)
			(conn PCIE_A1 TRNFCCPLH2 ==> TRNFCCPLH2 TRNFCCPLH2)
			(conn PCIE_A1 TRNFCCPLH3 ==> TRNFCCPLH3 TRNFCCPLH3)
			(conn PCIE_A1 TRNFCCPLH4 ==> TRNFCCPLH4 TRNFCCPLH4)
			(conn PCIE_A1 TRNFCCPLH5 ==> TRNFCCPLH5 TRNFCCPLH5)
			(conn PCIE_A1 TRNFCCPLH6 ==> TRNFCCPLH6 TRNFCCPLH6)
			(conn PCIE_A1 TRNFCCPLH7 ==> TRNFCCPLH7 TRNFCCPLH7)
			(conn PCIE_A1 TRNFCNPD0 ==> TRNFCNPD0 TRNFCNPD0)
			(conn PCIE_A1 TRNFCNPD1 ==> TRNFCNPD1 TRNFCNPD1)
			(conn PCIE_A1 TRNFCNPD2 ==> TRNFCNPD2 TRNFCNPD2)
			(conn PCIE_A1 TRNFCNPD3 ==> TRNFCNPD3 TRNFCNPD3)
			(conn PCIE_A1 TRNFCNPD4 ==> TRNFCNPD4 TRNFCNPD4)
			(conn PCIE_A1 TRNFCNPD5 ==> TRNFCNPD5 TRNFCNPD5)
			(conn PCIE_A1 TRNFCNPD6 ==> TRNFCNPD6 TRNFCNPD6)
			(conn PCIE_A1 TRNFCNPD7 ==> TRNFCNPD7 TRNFCNPD7)
			(conn PCIE_A1 TRNFCNPD8 ==> TRNFCNPD8 TRNFCNPD8)
			(conn PCIE_A1 TRNFCNPD9 ==> TRNFCNPD9 TRNFCNPD9)
			(conn PCIE_A1 TRNFCNPD10 ==> TRNFCNPD10 TRNFCNPD10)
			(conn PCIE_A1 TRNFCNPD11 ==> TRNFCNPD11 TRNFCNPD11)
			(conn PCIE_A1 TRNFCNPH0 ==> TRNFCNPH0 TRNFCNPH0)
			(conn PCIE_A1 TRNFCNPH1 ==> TRNFCNPH1 TRNFCNPH1)
			(conn PCIE_A1 TRNFCNPH2 ==> TRNFCNPH2 TRNFCNPH2)
			(conn PCIE_A1 TRNFCNPH3 ==> TRNFCNPH3 TRNFCNPH3)
			(conn PCIE_A1 TRNFCNPH4 ==> TRNFCNPH4 TRNFCNPH4)
			(conn PCIE_A1 TRNFCNPH5 ==> TRNFCNPH5 TRNFCNPH5)
			(conn PCIE_A1 TRNFCNPH6 ==> TRNFCNPH6 TRNFCNPH6)
			(conn PCIE_A1 TRNFCNPH7 ==> TRNFCNPH7 TRNFCNPH7)
			(conn PCIE_A1 TRNFCPD0 ==> TRNFCPD0 TRNFCPD0)
			(conn PCIE_A1 TRNFCPD1 ==> TRNFCPD1 TRNFCPD1)
			(conn PCIE_A1 TRNFCPD2 ==> TRNFCPD2 TRNFCPD2)
			(conn PCIE_A1 TRNFCPD3 ==> TRNFCPD3 TRNFCPD3)
			(conn PCIE_A1 TRNFCPD4 ==> TRNFCPD4 TRNFCPD4)
			(conn PCIE_A1 TRNFCPD5 ==> TRNFCPD5 TRNFCPD5)
			(conn PCIE_A1 TRNFCPD6 ==> TRNFCPD6 TRNFCPD6)
			(conn PCIE_A1 TRNFCPD7 ==> TRNFCPD7 TRNFCPD7)
			(conn PCIE_A1 TRNFCPD8 ==> TRNFCPD8 TRNFCPD8)
			(conn PCIE_A1 TRNFCPD9 ==> TRNFCPD9 TRNFCPD9)
			(conn PCIE_A1 TRNFCPD10 ==> TRNFCPD10 TRNFCPD10)
			(conn PCIE_A1 TRNFCPD11 ==> TRNFCPD11 TRNFCPD11)
			(conn PCIE_A1 TRNFCPH0 ==> TRNFCPH0 TRNFCPH0)
			(conn PCIE_A1 TRNFCPH1 ==> TRNFCPH1 TRNFCPH1)
			(conn PCIE_A1 TRNFCPH2 ==> TRNFCPH2 TRNFCPH2)
			(conn PCIE_A1 TRNFCPH3 ==> TRNFCPH3 TRNFCPH3)
			(conn PCIE_A1 TRNFCPH4 ==> TRNFCPH4 TRNFCPH4)
			(conn PCIE_A1 TRNFCPH5 ==> TRNFCPH5 TRNFCPH5)
			(conn PCIE_A1 TRNFCPH6 ==> TRNFCPH6 TRNFCPH6)
			(conn PCIE_A1 TRNFCPH7 ==> TRNFCPH7 TRNFCPH7)
			(conn PCIE_A1 TRNLNKUPN ==> TRNLNKUPN TRNLNKUPN)
			(conn PCIE_A1 TRNRBARHITN0 ==> TRNRBARHITN0 TRNRBARHITN0)
			(conn PCIE_A1 TRNRBARHITN1 ==> TRNRBARHITN1 TRNRBARHITN1)
			(conn PCIE_A1 TRNRBARHITN2 ==> TRNRBARHITN2 TRNRBARHITN2)
			(conn PCIE_A1 TRNRBARHITN3 ==> TRNRBARHITN3 TRNRBARHITN3)
			(conn PCIE_A1 TRNRBARHITN4 ==> TRNRBARHITN4 TRNRBARHITN4)
			(conn PCIE_A1 TRNRBARHITN5 ==> TRNRBARHITN5 TRNRBARHITN5)
			(conn PCIE_A1 TRNRBARHITN6 ==> TRNRBARHITN6 TRNRBARHITN6)
			(conn PCIE_A1 TRNRD0 ==> TRNRD0 TRNRD0)
			(conn PCIE_A1 TRNRD1 ==> TRNRD1 TRNRD1)
			(conn PCIE_A1 TRNRD2 ==> TRNRD2 TRNRD2)
			(conn PCIE_A1 TRNRD3 ==> TRNRD3 TRNRD3)
			(conn PCIE_A1 TRNRD4 ==> TRNRD4 TRNRD4)
			(conn PCIE_A1 TRNRD5 ==> TRNRD5 TRNRD5)
			(conn PCIE_A1 TRNRD6 ==> TRNRD6 TRNRD6)
			(conn PCIE_A1 TRNRD7 ==> TRNRD7 TRNRD7)
			(conn PCIE_A1 TRNRD8 ==> TRNRD8 TRNRD8)
			(conn PCIE_A1 TRNRD9 ==> TRNRD9 TRNRD9)
			(conn PCIE_A1 TRNRD10 ==> TRNRD10 TRNRD10)
			(conn PCIE_A1 TRNRD11 ==> TRNRD11 TRNRD11)
			(conn PCIE_A1 TRNRD12 ==> TRNRD12 TRNRD12)
			(conn PCIE_A1 TRNRD13 ==> TRNRD13 TRNRD13)
			(conn PCIE_A1 TRNRD14 ==> TRNRD14 TRNRD14)
			(conn PCIE_A1 TRNRD15 ==> TRNRD15 TRNRD15)
			(conn PCIE_A1 TRNRD16 ==> TRNRD16 TRNRD16)
			(conn PCIE_A1 TRNRD17 ==> TRNRD17 TRNRD17)
			(conn PCIE_A1 TRNRD18 ==> TRNRD18 TRNRD18)
			(conn PCIE_A1 TRNRD19 ==> TRNRD19 TRNRD19)
			(conn PCIE_A1 TRNRD20 ==> TRNRD20 TRNRD20)
			(conn PCIE_A1 TRNRD21 ==> TRNRD21 TRNRD21)
			(conn PCIE_A1 TRNRD22 ==> TRNRD22 TRNRD22)
			(conn PCIE_A1 TRNRD23 ==> TRNRD23 TRNRD23)
			(conn PCIE_A1 TRNRD24 ==> TRNRD24 TRNRD24)
			(conn PCIE_A1 TRNRD25 ==> TRNRD25 TRNRD25)
			(conn PCIE_A1 TRNRD26 ==> TRNRD26 TRNRD26)
			(conn PCIE_A1 TRNRD27 ==> TRNRD27 TRNRD27)
			(conn PCIE_A1 TRNRD28 ==> TRNRD28 TRNRD28)
			(conn PCIE_A1 TRNRD29 ==> TRNRD29 TRNRD29)
			(conn PCIE_A1 TRNRD30 ==> TRNRD30 TRNRD30)
			(conn PCIE_A1 TRNRD31 ==> TRNRD31 TRNRD31)
			(conn PCIE_A1 TRNREOFN ==> TRNREOFN TRNREOFN)
			(conn PCIE_A1 TRNRERRFWDN ==> TRNRERRFWDN TRNRERRFWDN)
			(conn PCIE_A1 TRNRSOFN ==> TRNRSOFN TRNRSOFN)
			(conn PCIE_A1 TRNRSRCDSCN ==> TRNRSRCDSCN TRNRSRCDSCN)
			(conn PCIE_A1 TRNRSRCRDYN ==> TRNRSRCRDYN TRNRSRCRDYN)
			(conn PCIE_A1 TRNTBUFAV0 ==> TRNTBUFAV0 TRNTBUFAV0)
			(conn PCIE_A1 TRNTBUFAV1 ==> TRNTBUFAV1 TRNTBUFAV1)
			(conn PCIE_A1 TRNTBUFAV2 ==> TRNTBUFAV2 TRNTBUFAV2)
			(conn PCIE_A1 TRNTBUFAV3 ==> TRNTBUFAV3 TRNTBUFAV3)
			(conn PCIE_A1 TRNTBUFAV4 ==> TRNTBUFAV4 TRNTBUFAV4)
			(conn PCIE_A1 TRNTBUFAV5 ==> TRNTBUFAV5 TRNTBUFAV5)
			(conn PCIE_A1 TRNTCFGREQN ==> TRNTCFGREQN TRNTCFGREQN)
			(conn PCIE_A1 TRNTDSTRDYN ==> TRNTDSTRDYN TRNTDSTRDYN)
			(conn PCIE_A1 TRNTERRDROPN ==> TRNTERRDROPN TRNTERRDROPN)
			(conn PCIE_A1 USERRSTN ==> USERRSTN USERRSTN)
			(conn PCIE_A1 CFGDEVID0 <== CFGDEVID0 CFGDEVID0)
			(conn PCIE_A1 CFGDEVID1 <== CFGDEVID1 CFGDEVID1)
			(conn PCIE_A1 CFGDEVID2 <== CFGDEVID2 CFGDEVID2)
			(conn PCIE_A1 CFGDEVID3 <== CFGDEVID3 CFGDEVID3)
			(conn PCIE_A1 CFGDEVID4 <== CFGDEVID4 CFGDEVID4)
			(conn PCIE_A1 CFGDEVID5 <== CFGDEVID5 CFGDEVID5)
			(conn PCIE_A1 CFGDEVID6 <== CFGDEVID6 CFGDEVID6)
			(conn PCIE_A1 CFGDEVID7 <== CFGDEVID7 CFGDEVID7)
			(conn PCIE_A1 CFGDEVID8 <== CFGDEVID8 CFGDEVID8)
			(conn PCIE_A1 CFGDEVID9 <== CFGDEVID9 CFGDEVID9)
			(conn PCIE_A1 CFGDEVID10 <== CFGDEVID10 CFGDEVID10)
			(conn PCIE_A1 CFGDEVID11 <== CFGDEVID11 CFGDEVID11)
			(conn PCIE_A1 CFGDEVID12 <== CFGDEVID12 CFGDEVID12)
			(conn PCIE_A1 CFGDEVID13 <== CFGDEVID13 CFGDEVID13)
			(conn PCIE_A1 CFGDEVID14 <== CFGDEVID14 CFGDEVID14)
			(conn PCIE_A1 CFGDEVID15 <== CFGDEVID15 CFGDEVID15)
			(conn PCIE_A1 CFGDSN0 <== CFGDSN0 CFGDSN0)
			(conn PCIE_A1 CFGDSN1 <== CFGDSN1 CFGDSN1)
			(conn PCIE_A1 CFGDSN2 <== CFGDSN2 CFGDSN2)
			(conn PCIE_A1 CFGDSN3 <== CFGDSN3 CFGDSN3)
			(conn PCIE_A1 CFGDSN4 <== CFGDSN4 CFGDSN4)
			(conn PCIE_A1 CFGDSN5 <== CFGDSN5 CFGDSN5)
			(conn PCIE_A1 CFGDSN6 <== CFGDSN6 CFGDSN6)
			(conn PCIE_A1 CFGDSN7 <== CFGDSN7 CFGDSN7)
			(conn PCIE_A1 CFGDSN8 <== CFGDSN8 CFGDSN8)
			(conn PCIE_A1 CFGDSN9 <== CFGDSN9 CFGDSN9)
			(conn PCIE_A1 CFGDSN10 <== CFGDSN10 CFGDSN10)
			(conn PCIE_A1 CFGDSN11 <== CFGDSN11 CFGDSN11)
			(conn PCIE_A1 CFGDSN12 <== CFGDSN12 CFGDSN12)
			(conn PCIE_A1 CFGDSN13 <== CFGDSN13 CFGDSN13)
			(conn PCIE_A1 CFGDSN14 <== CFGDSN14 CFGDSN14)
			(conn PCIE_A1 CFGDSN15 <== CFGDSN15 CFGDSN15)
			(conn PCIE_A1 CFGDSN16 <== CFGDSN16 CFGDSN16)
			(conn PCIE_A1 CFGDSN17 <== CFGDSN17 CFGDSN17)
			(conn PCIE_A1 CFGDSN18 <== CFGDSN18 CFGDSN18)
			(conn PCIE_A1 CFGDSN19 <== CFGDSN19 CFGDSN19)
			(conn PCIE_A1 CFGDSN20 <== CFGDSN20 CFGDSN20)
			(conn PCIE_A1 CFGDSN21 <== CFGDSN21 CFGDSN21)
			(conn PCIE_A1 CFGDSN22 <== CFGDSN22 CFGDSN22)
			(conn PCIE_A1 CFGDSN23 <== CFGDSN23 CFGDSN23)
			(conn PCIE_A1 CFGDSN24 <== CFGDSN24 CFGDSN24)
			(conn PCIE_A1 CFGDSN25 <== CFGDSN25 CFGDSN25)
			(conn PCIE_A1 CFGDSN26 <== CFGDSN26 CFGDSN26)
			(conn PCIE_A1 CFGDSN27 <== CFGDSN27 CFGDSN27)
			(conn PCIE_A1 CFGDSN28 <== CFGDSN28 CFGDSN28)
			(conn PCIE_A1 CFGDSN29 <== CFGDSN29 CFGDSN29)
			(conn PCIE_A1 CFGDSN30 <== CFGDSN30 CFGDSN30)
			(conn PCIE_A1 CFGDSN31 <== CFGDSN31 CFGDSN31)
			(conn PCIE_A1 CFGDSN32 <== CFGDSN32 CFGDSN32)
			(conn PCIE_A1 CFGDSN33 <== CFGDSN33 CFGDSN33)
			(conn PCIE_A1 CFGDSN34 <== CFGDSN34 CFGDSN34)
			(conn PCIE_A1 CFGDSN35 <== CFGDSN35 CFGDSN35)
			(conn PCIE_A1 CFGDSN36 <== CFGDSN36 CFGDSN36)
			(conn PCIE_A1 CFGDSN37 <== CFGDSN37 CFGDSN37)
			(conn PCIE_A1 CFGDSN38 <== CFGDSN38 CFGDSN38)
			(conn PCIE_A1 CFGDSN39 <== CFGDSN39 CFGDSN39)
			(conn PCIE_A1 CFGDSN40 <== CFGDSN40 CFGDSN40)
			(conn PCIE_A1 CFGDSN41 <== CFGDSN41 CFGDSN41)
			(conn PCIE_A1 CFGDSN42 <== CFGDSN42 CFGDSN42)
			(conn PCIE_A1 CFGDSN43 <== CFGDSN43 CFGDSN43)
			(conn PCIE_A1 CFGDSN44 <== CFGDSN44 CFGDSN44)
			(conn PCIE_A1 CFGDSN45 <== CFGDSN45 CFGDSN45)
			(conn PCIE_A1 CFGDSN46 <== CFGDSN46 CFGDSN46)
			(conn PCIE_A1 CFGDSN47 <== CFGDSN47 CFGDSN47)
			(conn PCIE_A1 CFGDSN48 <== CFGDSN48 CFGDSN48)
			(conn PCIE_A1 CFGDSN49 <== CFGDSN49 CFGDSN49)
			(conn PCIE_A1 CFGDSN50 <== CFGDSN50 CFGDSN50)
			(conn PCIE_A1 CFGDSN51 <== CFGDSN51 CFGDSN51)
			(conn PCIE_A1 CFGDSN52 <== CFGDSN52 CFGDSN52)
			(conn PCIE_A1 CFGDSN53 <== CFGDSN53 CFGDSN53)
			(conn PCIE_A1 CFGDSN54 <== CFGDSN54 CFGDSN54)
			(conn PCIE_A1 CFGDSN55 <== CFGDSN55 CFGDSN55)
			(conn PCIE_A1 CFGDSN56 <== CFGDSN56 CFGDSN56)
			(conn PCIE_A1 CFGDSN57 <== CFGDSN57 CFGDSN57)
			(conn PCIE_A1 CFGDSN58 <== CFGDSN58 CFGDSN58)
			(conn PCIE_A1 CFGDSN59 <== CFGDSN59 CFGDSN59)
			(conn PCIE_A1 CFGDSN60 <== CFGDSN60 CFGDSN60)
			(conn PCIE_A1 CFGDSN61 <== CFGDSN61 CFGDSN61)
			(conn PCIE_A1 CFGDSN62 <== CFGDSN62 CFGDSN62)
			(conn PCIE_A1 CFGDSN63 <== CFGDSN63 CFGDSN63)
			(conn PCIE_A1 CFGDWADDR0 <== CFGDWADDR0 CFGDWADDR0)
			(conn PCIE_A1 CFGDWADDR1 <== CFGDWADDR1 CFGDWADDR1)
			(conn PCIE_A1 CFGDWADDR2 <== CFGDWADDR2 CFGDWADDR2)
			(conn PCIE_A1 CFGDWADDR3 <== CFGDWADDR3 CFGDWADDR3)
			(conn PCIE_A1 CFGDWADDR4 <== CFGDWADDR4 CFGDWADDR4)
			(conn PCIE_A1 CFGDWADDR5 <== CFGDWADDR5 CFGDWADDR5)
			(conn PCIE_A1 CFGDWADDR6 <== CFGDWADDR6 CFGDWADDR6)
			(conn PCIE_A1 CFGDWADDR7 <== CFGDWADDR7 CFGDWADDR7)
			(conn PCIE_A1 CFGDWADDR8 <== CFGDWADDR8 CFGDWADDR8)
			(conn PCIE_A1 CFGDWADDR9 <== CFGDWADDR9 CFGDWADDR9)
			(conn PCIE_A1 CFGERRCORN <== CFGERRCORN CFGERRCORN)
			(conn PCIE_A1 CFGERRCPLABORTN <== CFGERRCPLABORTN CFGERRCPLABORTN)
			(conn PCIE_A1 CFGERRCPLTIMEOUTN <== CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN)
			(conn PCIE_A1 CFGERRECRCN <== CFGERRECRCN CFGERRECRCN)
			(conn PCIE_A1 CFGERRLOCKEDN <== CFGERRLOCKEDN CFGERRLOCKEDN)
			(conn PCIE_A1 CFGERRPOSTEDN <== CFGERRPOSTEDN CFGERRPOSTEDN)
			(conn PCIE_A1 CFGERRTLPCPLHEADER0 <== CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0)
			(conn PCIE_A1 CFGERRTLPCPLHEADER1 <== CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1)
			(conn PCIE_A1 CFGERRTLPCPLHEADER2 <== CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2)
			(conn PCIE_A1 CFGERRTLPCPLHEADER3 <== CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3)
			(conn PCIE_A1 CFGERRTLPCPLHEADER4 <== CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4)
			(conn PCIE_A1 CFGERRTLPCPLHEADER5 <== CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5)
			(conn PCIE_A1 CFGERRTLPCPLHEADER6 <== CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6)
			(conn PCIE_A1 CFGERRTLPCPLHEADER7 <== CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7)
			(conn PCIE_A1 CFGERRTLPCPLHEADER8 <== CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8)
			(conn PCIE_A1 CFGERRTLPCPLHEADER9 <== CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9)
			(conn PCIE_A1 CFGERRTLPCPLHEADER10 <== CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10)
			(conn PCIE_A1 CFGERRTLPCPLHEADER11 <== CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11)
			(conn PCIE_A1 CFGERRTLPCPLHEADER12 <== CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12)
			(conn PCIE_A1 CFGERRTLPCPLHEADER13 <== CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13)
			(conn PCIE_A1 CFGERRTLPCPLHEADER14 <== CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14)
			(conn PCIE_A1 CFGERRTLPCPLHEADER15 <== CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15)
			(conn PCIE_A1 CFGERRTLPCPLHEADER16 <== CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16)
			(conn PCIE_A1 CFGERRTLPCPLHEADER17 <== CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17)
			(conn PCIE_A1 CFGERRTLPCPLHEADER18 <== CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18)
			(conn PCIE_A1 CFGERRTLPCPLHEADER19 <== CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19)
			(conn PCIE_A1 CFGERRTLPCPLHEADER20 <== CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20)
			(conn PCIE_A1 CFGERRTLPCPLHEADER21 <== CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21)
			(conn PCIE_A1 CFGERRTLPCPLHEADER22 <== CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22)
			(conn PCIE_A1 CFGERRTLPCPLHEADER23 <== CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23)
			(conn PCIE_A1 CFGERRTLPCPLHEADER24 <== CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24)
			(conn PCIE_A1 CFGERRTLPCPLHEADER25 <== CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25)
			(conn PCIE_A1 CFGERRTLPCPLHEADER26 <== CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26)
			(conn PCIE_A1 CFGERRTLPCPLHEADER27 <== CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27)
			(conn PCIE_A1 CFGERRTLPCPLHEADER28 <== CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28)
			(conn PCIE_A1 CFGERRTLPCPLHEADER29 <== CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29)
			(conn PCIE_A1 CFGERRTLPCPLHEADER30 <== CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30)
			(conn PCIE_A1 CFGERRTLPCPLHEADER31 <== CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31)
			(conn PCIE_A1 CFGERRTLPCPLHEADER32 <== CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32)
			(conn PCIE_A1 CFGERRTLPCPLHEADER33 <== CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33)
			(conn PCIE_A1 CFGERRTLPCPLHEADER34 <== CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34)
			(conn PCIE_A1 CFGERRTLPCPLHEADER35 <== CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35)
			(conn PCIE_A1 CFGERRTLPCPLHEADER36 <== CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36)
			(conn PCIE_A1 CFGERRTLPCPLHEADER37 <== CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37)
			(conn PCIE_A1 CFGERRTLPCPLHEADER38 <== CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38)
			(conn PCIE_A1 CFGERRTLPCPLHEADER39 <== CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39)
			(conn PCIE_A1 CFGERRTLPCPLHEADER40 <== CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40)
			(conn PCIE_A1 CFGERRTLPCPLHEADER41 <== CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41)
			(conn PCIE_A1 CFGERRTLPCPLHEADER42 <== CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42)
			(conn PCIE_A1 CFGERRTLPCPLHEADER43 <== CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43)
			(conn PCIE_A1 CFGERRTLPCPLHEADER44 <== CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44)
			(conn PCIE_A1 CFGERRTLPCPLHEADER45 <== CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45)
			(conn PCIE_A1 CFGERRTLPCPLHEADER46 <== CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46)
			(conn PCIE_A1 CFGERRTLPCPLHEADER47 <== CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47)
			(conn PCIE_A1 CFGERRURN <== CFGERRURN CFGERRURN)
			(conn PCIE_A1 CFGINTERRUPTASSERTN <== CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN)
			(conn PCIE_A1 CFGINTERRUPTDI0 <== CFGINTERRUPTDI0 CFGINTERRUPTDI0)
			(conn PCIE_A1 CFGINTERRUPTDI1 <== CFGINTERRUPTDI1 CFGINTERRUPTDI1)
			(conn PCIE_A1 CFGINTERRUPTDI2 <== CFGINTERRUPTDI2 CFGINTERRUPTDI2)
			(conn PCIE_A1 CFGINTERRUPTDI3 <== CFGINTERRUPTDI3 CFGINTERRUPTDI3)
			(conn PCIE_A1 CFGINTERRUPTDI4 <== CFGINTERRUPTDI4 CFGINTERRUPTDI4)
			(conn PCIE_A1 CFGINTERRUPTDI5 <== CFGINTERRUPTDI5 CFGINTERRUPTDI5)
			(conn PCIE_A1 CFGINTERRUPTDI6 <== CFGINTERRUPTDI6 CFGINTERRUPTDI6)
			(conn PCIE_A1 CFGINTERRUPTDI7 <== CFGINTERRUPTDI7 CFGINTERRUPTDI7)
			(conn PCIE_A1 CFGINTERRUPTN <== CFGINTERRUPTN CFGINTERRUPTN)
			(conn PCIE_A1 CFGPMWAKEN <== CFGPMWAKEN CFGPMWAKEN)
			(conn PCIE_A1 CFGRDENN <== CFGRDENN CFGRDENN)
			(conn PCIE_A1 CFGREVID0 <== CFGREVID0 CFGREVID0)
			(conn PCIE_A1 CFGREVID1 <== CFGREVID1 CFGREVID1)
			(conn PCIE_A1 CFGREVID2 <== CFGREVID2 CFGREVID2)
			(conn PCIE_A1 CFGREVID3 <== CFGREVID3 CFGREVID3)
			(conn PCIE_A1 CFGREVID4 <== CFGREVID4 CFGREVID4)
			(conn PCIE_A1 CFGREVID5 <== CFGREVID5 CFGREVID5)
			(conn PCIE_A1 CFGREVID6 <== CFGREVID6 CFGREVID6)
			(conn PCIE_A1 CFGREVID7 <== CFGREVID7 CFGREVID7)
			(conn PCIE_A1 CFGSUBSYSID0 <== CFGSUBSYSID0 CFGSUBSYSID0)
			(conn PCIE_A1 CFGSUBSYSID1 <== CFGSUBSYSID1 CFGSUBSYSID1)
			(conn PCIE_A1 CFGSUBSYSID2 <== CFGSUBSYSID2 CFGSUBSYSID2)
			(conn PCIE_A1 CFGSUBSYSID3 <== CFGSUBSYSID3 CFGSUBSYSID3)
			(conn PCIE_A1 CFGSUBSYSID4 <== CFGSUBSYSID4 CFGSUBSYSID4)
			(conn PCIE_A1 CFGSUBSYSID5 <== CFGSUBSYSID5 CFGSUBSYSID5)
			(conn PCIE_A1 CFGSUBSYSID6 <== CFGSUBSYSID6 CFGSUBSYSID6)
			(conn PCIE_A1 CFGSUBSYSID7 <== CFGSUBSYSID7 CFGSUBSYSID7)
			(conn PCIE_A1 CFGSUBSYSID8 <== CFGSUBSYSID8 CFGSUBSYSID8)
			(conn PCIE_A1 CFGSUBSYSID9 <== CFGSUBSYSID9 CFGSUBSYSID9)
			(conn PCIE_A1 CFGSUBSYSID10 <== CFGSUBSYSID10 CFGSUBSYSID10)
			(conn PCIE_A1 CFGSUBSYSID11 <== CFGSUBSYSID11 CFGSUBSYSID11)
			(conn PCIE_A1 CFGSUBSYSID12 <== CFGSUBSYSID12 CFGSUBSYSID12)
			(conn PCIE_A1 CFGSUBSYSID13 <== CFGSUBSYSID13 CFGSUBSYSID13)
			(conn PCIE_A1 CFGSUBSYSID14 <== CFGSUBSYSID14 CFGSUBSYSID14)
			(conn PCIE_A1 CFGSUBSYSID15 <== CFGSUBSYSID15 CFGSUBSYSID15)
			(conn PCIE_A1 CFGSUBSYSVENID0 <== CFGSUBSYSVENID0 CFGSUBSYSVENID0)
			(conn PCIE_A1 CFGSUBSYSVENID1 <== CFGSUBSYSVENID1 CFGSUBSYSVENID1)
			(conn PCIE_A1 CFGSUBSYSVENID2 <== CFGSUBSYSVENID2 CFGSUBSYSVENID2)
			(conn PCIE_A1 CFGSUBSYSVENID3 <== CFGSUBSYSVENID3 CFGSUBSYSVENID3)
			(conn PCIE_A1 CFGSUBSYSVENID4 <== CFGSUBSYSVENID4 CFGSUBSYSVENID4)
			(conn PCIE_A1 CFGSUBSYSVENID5 <== CFGSUBSYSVENID5 CFGSUBSYSVENID5)
			(conn PCIE_A1 CFGSUBSYSVENID6 <== CFGSUBSYSVENID6 CFGSUBSYSVENID6)
			(conn PCIE_A1 CFGSUBSYSVENID7 <== CFGSUBSYSVENID7 CFGSUBSYSVENID7)
			(conn PCIE_A1 CFGSUBSYSVENID8 <== CFGSUBSYSVENID8 CFGSUBSYSVENID8)
			(conn PCIE_A1 CFGSUBSYSVENID9 <== CFGSUBSYSVENID9 CFGSUBSYSVENID9)
			(conn PCIE_A1 CFGSUBSYSVENID10 <== CFGSUBSYSVENID10 CFGSUBSYSVENID10)
			(conn PCIE_A1 CFGSUBSYSVENID11 <== CFGSUBSYSVENID11 CFGSUBSYSVENID11)
			(conn PCIE_A1 CFGSUBSYSVENID12 <== CFGSUBSYSVENID12 CFGSUBSYSVENID12)
			(conn PCIE_A1 CFGSUBSYSVENID13 <== CFGSUBSYSVENID13 CFGSUBSYSVENID13)
			(conn PCIE_A1 CFGSUBSYSVENID14 <== CFGSUBSYSVENID14 CFGSUBSYSVENID14)
			(conn PCIE_A1 CFGSUBSYSVENID15 <== CFGSUBSYSVENID15 CFGSUBSYSVENID15)
			(conn PCIE_A1 CFGTRNPENDINGN <== CFGTRNPENDINGN CFGTRNPENDINGN)
			(conn PCIE_A1 CFGTURNOFFOKN <== CFGTURNOFFOKN CFGTURNOFFOKN)
			(conn PCIE_A1 CFGVENID0 <== CFGVENID0 CFGVENID0)
			(conn PCIE_A1 CFGVENID1 <== CFGVENID1 CFGVENID1)
			(conn PCIE_A1 CFGVENID2 <== CFGVENID2 CFGVENID2)
			(conn PCIE_A1 CFGVENID3 <== CFGVENID3 CFGVENID3)
			(conn PCIE_A1 CFGVENID4 <== CFGVENID4 CFGVENID4)
			(conn PCIE_A1 CFGVENID5 <== CFGVENID5 CFGVENID5)
			(conn PCIE_A1 CFGVENID6 <== CFGVENID6 CFGVENID6)
			(conn PCIE_A1 CFGVENID7 <== CFGVENID7 CFGVENID7)
			(conn PCIE_A1 CFGVENID8 <== CFGVENID8 CFGVENID8)
			(conn PCIE_A1 CFGVENID9 <== CFGVENID9 CFGVENID9)
			(conn PCIE_A1 CFGVENID10 <== CFGVENID10 CFGVENID10)
			(conn PCIE_A1 CFGVENID11 <== CFGVENID11 CFGVENID11)
			(conn PCIE_A1 CFGVENID12 <== CFGVENID12 CFGVENID12)
			(conn PCIE_A1 CFGVENID13 <== CFGVENID13 CFGVENID13)
			(conn PCIE_A1 CFGVENID14 <== CFGVENID14 CFGVENID14)
			(conn PCIE_A1 CFGVENID15 <== CFGVENID15 CFGVENID15)
			(conn PCIE_A1 CLOCKLOCKED <== CLOCKLOCKED CLOCKLOCKED)
			(conn PCIE_A1 MGTCLK <== MGTCLK MGTCLK)
			(conn PCIE_A1 MIMRXRDATA0 <== MIMRXRDATA0 MIMRXRDATA0)
			(conn PCIE_A1 MIMRXRDATA1 <== MIMRXRDATA1 MIMRXRDATA1)
			(conn PCIE_A1 MIMRXRDATA2 <== MIMRXRDATA2 MIMRXRDATA2)
			(conn PCIE_A1 MIMRXRDATA3 <== MIMRXRDATA3 MIMRXRDATA3)
			(conn PCIE_A1 MIMRXRDATA4 <== MIMRXRDATA4 MIMRXRDATA4)
			(conn PCIE_A1 MIMRXRDATA5 <== MIMRXRDATA5 MIMRXRDATA5)
			(conn PCIE_A1 MIMRXRDATA6 <== MIMRXRDATA6 MIMRXRDATA6)
			(conn PCIE_A1 MIMRXRDATA7 <== MIMRXRDATA7 MIMRXRDATA7)
			(conn PCIE_A1 MIMRXRDATA8 <== MIMRXRDATA8 MIMRXRDATA8)
			(conn PCIE_A1 MIMRXRDATA9 <== MIMRXRDATA9 MIMRXRDATA9)
			(conn PCIE_A1 MIMRXRDATA10 <== MIMRXRDATA10 MIMRXRDATA10)
			(conn PCIE_A1 MIMRXRDATA11 <== MIMRXRDATA11 MIMRXRDATA11)
			(conn PCIE_A1 MIMRXRDATA12 <== MIMRXRDATA12 MIMRXRDATA12)
			(conn PCIE_A1 MIMRXRDATA13 <== MIMRXRDATA13 MIMRXRDATA13)
			(conn PCIE_A1 MIMRXRDATA14 <== MIMRXRDATA14 MIMRXRDATA14)
			(conn PCIE_A1 MIMRXRDATA15 <== MIMRXRDATA15 MIMRXRDATA15)
			(conn PCIE_A1 MIMRXRDATA16 <== MIMRXRDATA16 MIMRXRDATA16)
			(conn PCIE_A1 MIMRXRDATA17 <== MIMRXRDATA17 MIMRXRDATA17)
			(conn PCIE_A1 MIMRXRDATA18 <== MIMRXRDATA18 MIMRXRDATA18)
			(conn PCIE_A1 MIMRXRDATA19 <== MIMRXRDATA19 MIMRXRDATA19)
			(conn PCIE_A1 MIMRXRDATA20 <== MIMRXRDATA20 MIMRXRDATA20)
			(conn PCIE_A1 MIMRXRDATA21 <== MIMRXRDATA21 MIMRXRDATA21)
			(conn PCIE_A1 MIMRXRDATA22 <== MIMRXRDATA22 MIMRXRDATA22)
			(conn PCIE_A1 MIMRXRDATA23 <== MIMRXRDATA23 MIMRXRDATA23)
			(conn PCIE_A1 MIMRXRDATA24 <== MIMRXRDATA24 MIMRXRDATA24)
			(conn PCIE_A1 MIMRXRDATA25 <== MIMRXRDATA25 MIMRXRDATA25)
			(conn PCIE_A1 MIMRXRDATA26 <== MIMRXRDATA26 MIMRXRDATA26)
			(conn PCIE_A1 MIMRXRDATA27 <== MIMRXRDATA27 MIMRXRDATA27)
			(conn PCIE_A1 MIMRXRDATA28 <== MIMRXRDATA28 MIMRXRDATA28)
			(conn PCIE_A1 MIMRXRDATA29 <== MIMRXRDATA29 MIMRXRDATA29)
			(conn PCIE_A1 MIMRXRDATA30 <== MIMRXRDATA30 MIMRXRDATA30)
			(conn PCIE_A1 MIMRXRDATA31 <== MIMRXRDATA31 MIMRXRDATA31)
			(conn PCIE_A1 MIMRXRDATA32 <== MIMRXRDATA32 MIMRXRDATA32)
			(conn PCIE_A1 MIMRXRDATA33 <== MIMRXRDATA33 MIMRXRDATA33)
			(conn PCIE_A1 MIMRXRDATA34 <== MIMRXRDATA34 MIMRXRDATA34)
			(conn PCIE_A1 MIMTXRDATA0 <== MIMTXRDATA0 MIMTXRDATA0)
			(conn PCIE_A1 MIMTXRDATA1 <== MIMTXRDATA1 MIMTXRDATA1)
			(conn PCIE_A1 MIMTXRDATA2 <== MIMTXRDATA2 MIMTXRDATA2)
			(conn PCIE_A1 MIMTXRDATA3 <== MIMTXRDATA3 MIMTXRDATA3)
			(conn PCIE_A1 MIMTXRDATA4 <== MIMTXRDATA4 MIMTXRDATA4)
			(conn PCIE_A1 MIMTXRDATA5 <== MIMTXRDATA5 MIMTXRDATA5)
			(conn PCIE_A1 MIMTXRDATA6 <== MIMTXRDATA6 MIMTXRDATA6)
			(conn PCIE_A1 MIMTXRDATA7 <== MIMTXRDATA7 MIMTXRDATA7)
			(conn PCIE_A1 MIMTXRDATA8 <== MIMTXRDATA8 MIMTXRDATA8)
			(conn PCIE_A1 MIMTXRDATA9 <== MIMTXRDATA9 MIMTXRDATA9)
			(conn PCIE_A1 MIMTXRDATA10 <== MIMTXRDATA10 MIMTXRDATA10)
			(conn PCIE_A1 MIMTXRDATA11 <== MIMTXRDATA11 MIMTXRDATA11)
			(conn PCIE_A1 MIMTXRDATA12 <== MIMTXRDATA12 MIMTXRDATA12)
			(conn PCIE_A1 MIMTXRDATA13 <== MIMTXRDATA13 MIMTXRDATA13)
			(conn PCIE_A1 MIMTXRDATA14 <== MIMTXRDATA14 MIMTXRDATA14)
			(conn PCIE_A1 MIMTXRDATA15 <== MIMTXRDATA15 MIMTXRDATA15)
			(conn PCIE_A1 MIMTXRDATA16 <== MIMTXRDATA16 MIMTXRDATA16)
			(conn PCIE_A1 MIMTXRDATA17 <== MIMTXRDATA17 MIMTXRDATA17)
			(conn PCIE_A1 MIMTXRDATA18 <== MIMTXRDATA18 MIMTXRDATA18)
			(conn PCIE_A1 MIMTXRDATA19 <== MIMTXRDATA19 MIMTXRDATA19)
			(conn PCIE_A1 MIMTXRDATA20 <== MIMTXRDATA20 MIMTXRDATA20)
			(conn PCIE_A1 MIMTXRDATA21 <== MIMTXRDATA21 MIMTXRDATA21)
			(conn PCIE_A1 MIMTXRDATA22 <== MIMTXRDATA22 MIMTXRDATA22)
			(conn PCIE_A1 MIMTXRDATA23 <== MIMTXRDATA23 MIMTXRDATA23)
			(conn PCIE_A1 MIMTXRDATA24 <== MIMTXRDATA24 MIMTXRDATA24)
			(conn PCIE_A1 MIMTXRDATA25 <== MIMTXRDATA25 MIMTXRDATA25)
			(conn PCIE_A1 MIMTXRDATA26 <== MIMTXRDATA26 MIMTXRDATA26)
			(conn PCIE_A1 MIMTXRDATA27 <== MIMTXRDATA27 MIMTXRDATA27)
			(conn PCIE_A1 MIMTXRDATA28 <== MIMTXRDATA28 MIMTXRDATA28)
			(conn PCIE_A1 MIMTXRDATA29 <== MIMTXRDATA29 MIMTXRDATA29)
			(conn PCIE_A1 MIMTXRDATA30 <== MIMTXRDATA30 MIMTXRDATA30)
			(conn PCIE_A1 MIMTXRDATA31 <== MIMTXRDATA31 MIMTXRDATA31)
			(conn PCIE_A1 MIMTXRDATA32 <== MIMTXRDATA32 MIMTXRDATA32)
			(conn PCIE_A1 MIMTXRDATA33 <== MIMTXRDATA33 MIMTXRDATA33)
			(conn PCIE_A1 MIMTXRDATA34 <== MIMTXRDATA34 MIMTXRDATA34)
			(conn PCIE_A1 MIMTXRDATA35 <== MIMTXRDATA35 MIMTXRDATA35)
			(conn PCIE_A1 PIPEGTRESETDONEA <== PIPEGTRESETDONEA PIPEGTRESETDONEA)
			(conn PCIE_A1 PIPEGTRESETDONEB <== PIPEGTRESETDONEB PIPEGTRESETDONEB)
			(conn PCIE_A1 PIPEPHYSTATUSA <== PIPEPHYSTATUSA PIPEPHYSTATUSA)
			(conn PCIE_A1 PIPEPHYSTATUSB <== PIPEPHYSTATUSB PIPEPHYSTATUSB)
			(conn PCIE_A1 PIPERXCHARISKA0 <== PIPERXCHARISKA0 PIPERXCHARISKA0)
			(conn PCIE_A1 PIPERXCHARISKA1 <== PIPERXCHARISKA1 PIPERXCHARISKA1)
			(conn PCIE_A1 PIPERXCHARISKB0 <== PIPERXCHARISKB0 PIPERXCHARISKB0)
			(conn PCIE_A1 PIPERXCHARISKB1 <== PIPERXCHARISKB1 PIPERXCHARISKB1)
			(conn PCIE_A1 PIPERXDATAA0 <== PIPERXDATAA0 PIPERXDATAA0)
			(conn PCIE_A1 PIPERXDATAA1 <== PIPERXDATAA1 PIPERXDATAA1)
			(conn PCIE_A1 PIPERXDATAA2 <== PIPERXDATAA2 PIPERXDATAA2)
			(conn PCIE_A1 PIPERXDATAA3 <== PIPERXDATAA3 PIPERXDATAA3)
			(conn PCIE_A1 PIPERXDATAA4 <== PIPERXDATAA4 PIPERXDATAA4)
			(conn PCIE_A1 PIPERXDATAA5 <== PIPERXDATAA5 PIPERXDATAA5)
			(conn PCIE_A1 PIPERXDATAA6 <== PIPERXDATAA6 PIPERXDATAA6)
			(conn PCIE_A1 PIPERXDATAA7 <== PIPERXDATAA7 PIPERXDATAA7)
			(conn PCIE_A1 PIPERXDATAA8 <== PIPERXDATAA8 PIPERXDATAA8)
			(conn PCIE_A1 PIPERXDATAA9 <== PIPERXDATAA9 PIPERXDATAA9)
			(conn PCIE_A1 PIPERXDATAA10 <== PIPERXDATAA10 PIPERXDATAA10)
			(conn PCIE_A1 PIPERXDATAA11 <== PIPERXDATAA11 PIPERXDATAA11)
			(conn PCIE_A1 PIPERXDATAA12 <== PIPERXDATAA12 PIPERXDATAA12)
			(conn PCIE_A1 PIPERXDATAA13 <== PIPERXDATAA13 PIPERXDATAA13)
			(conn PCIE_A1 PIPERXDATAA14 <== PIPERXDATAA14 PIPERXDATAA14)
			(conn PCIE_A1 PIPERXDATAA15 <== PIPERXDATAA15 PIPERXDATAA15)
			(conn PCIE_A1 PIPERXDATAB0 <== PIPERXDATAB0 PIPERXDATAB0)
			(conn PCIE_A1 PIPERXDATAB1 <== PIPERXDATAB1 PIPERXDATAB1)
			(conn PCIE_A1 PIPERXDATAB2 <== PIPERXDATAB2 PIPERXDATAB2)
			(conn PCIE_A1 PIPERXDATAB3 <== PIPERXDATAB3 PIPERXDATAB3)
			(conn PCIE_A1 PIPERXDATAB4 <== PIPERXDATAB4 PIPERXDATAB4)
			(conn PCIE_A1 PIPERXDATAB5 <== PIPERXDATAB5 PIPERXDATAB5)
			(conn PCIE_A1 PIPERXDATAB6 <== PIPERXDATAB6 PIPERXDATAB6)
			(conn PCIE_A1 PIPERXDATAB7 <== PIPERXDATAB7 PIPERXDATAB7)
			(conn PCIE_A1 PIPERXDATAB8 <== PIPERXDATAB8 PIPERXDATAB8)
			(conn PCIE_A1 PIPERXDATAB9 <== PIPERXDATAB9 PIPERXDATAB9)
			(conn PCIE_A1 PIPERXDATAB10 <== PIPERXDATAB10 PIPERXDATAB10)
			(conn PCIE_A1 PIPERXDATAB11 <== PIPERXDATAB11 PIPERXDATAB11)
			(conn PCIE_A1 PIPERXDATAB12 <== PIPERXDATAB12 PIPERXDATAB12)
			(conn PCIE_A1 PIPERXDATAB13 <== PIPERXDATAB13 PIPERXDATAB13)
			(conn PCIE_A1 PIPERXDATAB14 <== PIPERXDATAB14 PIPERXDATAB14)
			(conn PCIE_A1 PIPERXDATAB15 <== PIPERXDATAB15 PIPERXDATAB15)
			(conn PCIE_A1 PIPERXENTERELECIDLEA <== PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA)
			(conn PCIE_A1 PIPERXENTERELECIDLEB <== PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB)
			(conn PCIE_A1 PIPERXSTATUSA0 <== PIPERXSTATUSA0 PIPERXSTATUSA0)
			(conn PCIE_A1 PIPERXSTATUSA1 <== PIPERXSTATUSA1 PIPERXSTATUSA1)
			(conn PCIE_A1 PIPERXSTATUSA2 <== PIPERXSTATUSA2 PIPERXSTATUSA2)
			(conn PCIE_A1 PIPERXSTATUSB0 <== PIPERXSTATUSB0 PIPERXSTATUSB0)
			(conn PCIE_A1 PIPERXSTATUSB1 <== PIPERXSTATUSB1 PIPERXSTATUSB1)
			(conn PCIE_A1 PIPERXSTATUSB2 <== PIPERXSTATUSB2 PIPERXSTATUSB2)
			(conn PCIE_A1 SCANEN <== SCANEN SCANEN)
			(conn PCIE_A1 SCANIN0 <== SCANIN0 SCANIN0)
			(conn PCIE_A1 SCANIN1 <== SCANIN1 SCANIN1)
			(conn PCIE_A1 SCANIN2 <== SCANIN2 SCANIN2)
			(conn PCIE_A1 SCANIN3 <== SCANIN3 SCANIN3)
			(conn PCIE_A1 SCANIN4 <== SCANIN4 SCANIN4)
			(conn PCIE_A1 SCANRESETMASK <== SCANRESETMASK SCANRESETMASK)
			(conn PCIE_A1 SYSRESETN <== SYSRESETN SYSRESETN)
			(conn PCIE_A1 TRNFCSEL0 <== TRNFCSEL0 TRNFCSEL0)
			(conn PCIE_A1 TRNFCSEL1 <== TRNFCSEL1 TRNFCSEL1)
			(conn PCIE_A1 TRNFCSEL2 <== TRNFCSEL2 TRNFCSEL2)
			(conn PCIE_A1 TRNRDSTRDYN <== TRNRDSTRDYN TRNRDSTRDYN)
			(conn PCIE_A1 TRNRNPOKN <== TRNRNPOKN TRNRNPOKN)
			(conn PCIE_A1 TRNTCFGGNTN <== TRNTCFGGNTN TRNTCFGGNTN)
			(conn PCIE_A1 TRNTD0 <== TRNTD0 TRNTD0)
			(conn PCIE_A1 TRNTD1 <== TRNTD1 TRNTD1)
			(conn PCIE_A1 TRNTD2 <== TRNTD2 TRNTD2)
			(conn PCIE_A1 TRNTD3 <== TRNTD3 TRNTD3)
			(conn PCIE_A1 TRNTD4 <== TRNTD4 TRNTD4)
			(conn PCIE_A1 TRNTD5 <== TRNTD5 TRNTD5)
			(conn PCIE_A1 TRNTD6 <== TRNTD6 TRNTD6)
			(conn PCIE_A1 TRNTD7 <== TRNTD7 TRNTD7)
			(conn PCIE_A1 TRNTD8 <== TRNTD8 TRNTD8)
			(conn PCIE_A1 TRNTD9 <== TRNTD9 TRNTD9)
			(conn PCIE_A1 TRNTD10 <== TRNTD10 TRNTD10)
			(conn PCIE_A1 TRNTD11 <== TRNTD11 TRNTD11)
			(conn PCIE_A1 TRNTD12 <== TRNTD12 TRNTD12)
			(conn PCIE_A1 TRNTD13 <== TRNTD13 TRNTD13)
			(conn PCIE_A1 TRNTD14 <== TRNTD14 TRNTD14)
			(conn PCIE_A1 TRNTD15 <== TRNTD15 TRNTD15)
			(conn PCIE_A1 TRNTD16 <== TRNTD16 TRNTD16)
			(conn PCIE_A1 TRNTD17 <== TRNTD17 TRNTD17)
			(conn PCIE_A1 TRNTD18 <== TRNTD18 TRNTD18)
			(conn PCIE_A1 TRNTD19 <== TRNTD19 TRNTD19)
			(conn PCIE_A1 TRNTD20 <== TRNTD20 TRNTD20)
			(conn PCIE_A1 TRNTD21 <== TRNTD21 TRNTD21)
			(conn PCIE_A1 TRNTD22 <== TRNTD22 TRNTD22)
			(conn PCIE_A1 TRNTD23 <== TRNTD23 TRNTD23)
			(conn PCIE_A1 TRNTD24 <== TRNTD24 TRNTD24)
			(conn PCIE_A1 TRNTD25 <== TRNTD25 TRNTD25)
			(conn PCIE_A1 TRNTD26 <== TRNTD26 TRNTD26)
			(conn PCIE_A1 TRNTD27 <== TRNTD27 TRNTD27)
			(conn PCIE_A1 TRNTD28 <== TRNTD28 TRNTD28)
			(conn PCIE_A1 TRNTD29 <== TRNTD29 TRNTD29)
			(conn PCIE_A1 TRNTD30 <== TRNTD30 TRNTD30)
			(conn PCIE_A1 TRNTD31 <== TRNTD31 TRNTD31)
			(conn PCIE_A1 TRNTEOFN <== TRNTEOFN TRNTEOFN)
			(conn PCIE_A1 TRNTERRFWDN <== TRNTERRFWDN TRNTERRFWDN)
			(conn PCIE_A1 TRNTSOFN <== TRNTSOFN TRNTSOFN)
			(conn PCIE_A1 TRNTSRCDSCN <== TRNTSRCDSCN TRNTSRCDSCN)
			(conn PCIE_A1 TRNTSRCRDYN <== TRNTSRCRDYN TRNTSRCRDYN)
			(conn PCIE_A1 TRNTSTRN <== TRNTSTRN TRNTSTRN)
			(conn PCIE_A1 USERCLK <== USERCLK USERCLK)
		)
	)
	(primitive_def PCILOGICSE 6 7
		(pin PCI_CE PCI_CE output)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin TRDY TRDY input)
		(pin IRDY IRDY input)
		(pin I3 I3 input)
		(element PCILOGICSE 6 # BEL
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin TRDY input)
			(pin IRDY input)
			(pin PCI_CE output)
			(conn PCILOGICSE PCI_CE ==> PCI_CE PCI_CE)
			(conn PCILOGICSE I3 <== I3 I3)
			(conn PCILOGICSE I2 <== I2 I2)
			(conn PCILOGICSE I1 <== I1 I1)
			(conn PCILOGICSE TRDY <== TRDY TRDY)
			(conn PCILOGICSE IRDY <== IRDY IRDY)
		)
		(element PCI_CE 1
			(pin PCI_CE input)
			(conn PCI_CE PCI_CE <== PCILOGICSE PCI_CE)
		)
		(element IRDY 1
			(pin IRDY output)
			(conn IRDY IRDY ==> PCILOGICSE IRDY)
		)
		(element TRDY 1
			(pin TRDY output)
			(conn TRDY TRDY ==> PCILOGICSE TRDY)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> PCILOGICSE I1)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> PCILOGICSE I2)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> PCILOGICSE I3)
		)
	)
	(primitive_def PLL_ADV 99 194
		(pin SKEWSTB SKEWSTB input)
		(pin SKEWRST SKEWRST input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin RST RST input)
		(pin REL REL input)
		(pin MANPULF MANPULF input)
		(pin MANPDLF MANPDLF input)
		(pin ENOUTSYNC ENOUTSYNC input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CLKINSEL CLKINSEL input)
		(pin CLKIN2 CLKIN2 input)
		(pin CLKIN1 CLKIN1 input)
		(pin CLKFBIN CLKFBIN input)
		(pin CLKBRST CLKBRST input)
		(pin TEST28 TEST28 output)
		(pin TEST27 TEST27 output)
		(pin TEST26 TEST26 output)
		(pin TEST25 TEST25 output)
		(pin TEST24 TEST24 output)
		(pin TEST23 TEST23 output)
		(pin TEST22 TEST22 output)
		(pin TEST21 TEST21 output)
		(pin TEST20 TEST20 output)
		(pin TEST19 TEST19 output)
		(pin TEST18 TEST18 output)
		(pin TEST17 TEST17 output)
		(pin TEST16 TEST16 output)
		(pin TEST15 TEST15 output)
		(pin TEST14 TEST14 output)
		(pin TEST13 TEST13 output)
		(pin TEST12 TEST12 output)
		(pin TEST11 TEST11 output)
		(pin TEST10 TEST10 output)
		(pin TEST9 TEST9 output)
		(pin TEST8 TEST8 output)
		(pin TEST7 TEST7 output)
		(pin TEST6 TEST6 output)
		(pin TEST5 TEST5 output)
		(pin TEST4 TEST4 output)
		(pin TEST3 TEST3 output)
		(pin TEST2 TEST2 output)
		(pin TEST1 TEST1 output)
		(pin TEST0 TEST0 output)
		(pin LOCKED LOCKED output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CLKOUTDCM5 CLKOUTDCM5 output)
		(pin CLKOUTDCM4 CLKOUTDCM4 output)
		(pin CLKOUTDCM3 CLKOUTDCM3 output)
		(pin CLKOUTDCM2 CLKOUTDCM2 output)
		(pin CLKOUTDCM1 CLKOUTDCM1 output)
		(pin CLKOUTDCM0 CLKOUTDCM0 output)
		(pin CLKOUT5 CLKOUT5 output)
		(pin CLKOUT4 CLKOUT4 output)
		(pin CLKOUT3 CLKOUT3 output)
		(pin CLKOUT2 CLKOUT2 output)
		(pin CLKOUT1 CLKOUT1 output)
		(pin CLKOUT0 CLKOUT0 output)
		(pin CLKFBOUT CLKFBOUT output)
		(pin CLKFBDCM CLKFBDCM output)
		(element PLL_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIVCLK_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_PFD_DLY 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLK4MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKFBOUT_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKBURST_CNT 0
			(cfg 5 2 7 0 3 1 4 6)
		)
		(element PLL_CLKCNTRL 0
			(cfg 0 1)
		)
		(element PLL_PFD_CNTRL 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CLKOUT3_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_LFHF 0
			(cfg 2 3 0 1)
		)
		(element PLL_CP_RES 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKFBOUT_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLAMP_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element PLL_CP 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CP_REPL 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_EN_LEAKAGE 0
			(cfg 3 2 1 0)
		)
		(element PLL_IO_CLKSRC 0
			(cfg 3 2 1 0)
		)
		(element PLL_ADD_LEAKAGE 0
			(cfg 3 2 1 0)
		)
		(element PLL_VDD_SEL 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKOUT2_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO0 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT1_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK0MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_VCO5 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_EN 0
			(cfg FALSE TRUE)
		)
		(element BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element PLL_DIVCLK_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_LOCK_REF_DLY 0
			(cfg 5 31 19 10 24 4 8 15 14 20 12 9 3 28 6 27 25 29 23 13 16 30 0 18 1 22 2 17 26 7 21 11)
		)
		(element PLL_CLKOUT5_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT3_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT5_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIRECT_PATH_CNTRL 0
			(cfg FALSE TRUE)
		)
		(element PLL_VLFHIGH_DIS 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO3 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO_DIV1 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO6 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK3 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK3MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_SKEW_CNTRL 0
			(cfg 2 3 0 1)
		)
		(element PLL_DVDD_COMP_SET 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK2MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_DLY 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLAMP_REF_SEL 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element PLL_LOCK_FB_DLY 0
			(cfg 5 31 19 10 24 4 8 15 14 20 12 9 3 28 6 27 25 29 23 13 16 30 0 18 1 22 2 17 26 7 21 11)
		)
		(element PLL_CLKOUT1_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_PWRD_CFG 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLK_FEEDBACK 0
			(cfg CLKOUT0 CLKFBOUT)
		)
		(element PLL_NBTI_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO7 0
			(cfg FALSE TRUE)
		)
		(element PLL_MAN_LF_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO2 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK2 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT3_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK1MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_TCLK0 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT5_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO_DIV6 0
			(cfg FALSE TRUE)
		)
		(element PLL_INTFB 0
			(cfg 2 3 0 1)
		)
		(element PLL_TEST_IN_WINDOW 0
			(cfg FALSE TRUE)
		)
		(element PLL_REG_INPUT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK_LOST_DETECT 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO1 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBMX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_VCO4 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_RES 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CLKOUT1_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_SEL_SLIPD 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK5MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_TCLK1 0
			(cfg FALSE TRUE)
		)
		(element PLL_AVDD_COMP_SET 0
			(cfg 2 3 0 1)
		)
		(element PLL_CP_BIAS_TRIP_SHIFT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKBURST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element COMPENSATION 0
			(cfg SOURCE_SYNCHRONOUS PLL2DCM SYSTEM_SYNCHRONOUS INTERNAL DCM2PLL EXTERNAL)
		)
		(element PLL_CLKFBOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> PLL_ADV DADDR4)
		)
		(element TEST8 1
			(pin TEST8 input)
			(conn TEST8 TEST8 <== PLL_ADV TEST8)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== PLL_ADV DO13)
		)
		(element TEST19 1
			(pin TEST19 input)
			(conn TEST19 TEST19 <== PLL_ADV TEST19)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> PLL_ADV DI9)
		)
		(element MANPULF 1
			(pin MANPULF output)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF_B)
		)
		(element TEST4 1
			(pin TEST4 input)
			(conn TEST4 TEST4 <== PLL_ADV TEST4)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> PLL_ADV DI11)
		)
		(element TEST3 1
			(pin TEST3 input)
			(conn TEST3 TEST3 <== PLL_ADV TEST3)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> PLL_ADV DI14)
		)
		(element CLKINSEL 1
			(pin CLKINSEL output)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL_B)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== PLL_ADV DRDY)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> PLL_ADV DI8)
		)
		(element CLKOUT2 1
			(pin CLKOUT2 input)
			(conn CLKOUT2 CLKOUT2 <== PLL_ADV CLKOUT2)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> PLL_ADV DI5)
		)
		(element TEST14 1
			(pin TEST14 input)
			(conn TEST14 TEST14 <== PLL_ADV TEST14)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> PLL_ADV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> PLL_ADV DI0)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== PLL_ADV DO2)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> PLL_ADV DADDR1)
		)
		(element TEST13 1
			(pin TEST13 input)
			(conn TEST13 TEST13 <== PLL_ADV TEST13)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> PLL_ADV DI1)
		)
		(element CLKOUTDCM5 1
			(pin CLKOUTDCM5 input)
			(conn CLKOUTDCM5 CLKOUTDCM5 <== PLL_ADV CLKOUTDCM5)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== PLL_ADV DO6)
		)
		(element TEST20 1
			(pin TEST20 input)
			(conn TEST20 TEST20 <== PLL_ADV TEST20)
		)
		(element TEST26 1
			(pin TEST26 input)
			(conn TEST26 TEST26 <== PLL_ADV TEST26)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== PLL_ADV DO14)
		)
		(element CLKFBOUT 1
			(pin CLKFBOUT input)
			(conn CLKFBOUT CLKFBOUT <== PLL_ADV CLKFBOUT)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> PLL_ADV DI2)
		)
		(element TEST25 1
			(pin TEST25 input)
			(conn TEST25 TEST25 <== PLL_ADV TEST25)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element TEST0 1
			(pin TEST0 input)
			(conn TEST0 TEST0 <== PLL_ADV TEST0)
		)
		(element CLKFBDCM 1
			(pin CLKFBDCM input)
			(conn CLKFBDCM CLKFBDCM <== PLL_ADV CLKFBDCM)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== PLL_ADV DO8)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> PLL_ADV DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> PLL_ADV DI6)
		)
		(element TEST12 1
			(pin TEST12 input)
			(conn TEST12 TEST12 <== PLL_ADV TEST12)
		)
		(element TEST7 1
			(pin TEST7 input)
			(conn TEST7 TEST7 <== PLL_ADV TEST7)
		)
		(element TEST10 1
			(pin TEST10 input)
			(conn TEST10 TEST10 <== PLL_ADV TEST10)
		)
		(element TEST16 1
			(pin TEST16 input)
			(conn TEST16 TEST16 <== PLL_ADV TEST16)
		)
		(element CLKOUTDCM2 1
			(pin CLKOUTDCM2 input)
			(conn CLKOUTDCM2 CLKOUTDCM2 <== PLL_ADV CLKOUTDCM2)
		)
		(element MANPDLF 1
			(pin MANPDLF output)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF_B)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== PLL_ADV DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== PLL_ADV DO15)
		)
		(element TEST17 1
			(pin TEST17 input)
			(conn TEST17 TEST17 <== PLL_ADV TEST17)
		)
		(element TEST23 1
			(pin TEST23 input)
			(conn TEST23 TEST23 <== PLL_ADV TEST23)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== PLL_ADV DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> PLL_ADV DI12)
		)
		(element CLKOUTDCM4 1
			(pin CLKOUTDCM4 input)
			(conn CLKOUTDCM4 CLKOUTDCM4 <== PLL_ADV CLKOUTDCM4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> PLL_ADV DI7)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> PLL_ADV DEN)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> PLL_ADV DI3)
		)
		(element CLKOUT0 1
			(pin CLKOUT0 input)
			(conn CLKOUT0 CLKOUT0 <== PLL_ADV CLKOUT0)
		)
		(element TEST24 1
			(pin TEST24 input)
			(conn TEST24 TEST24 <== PLL_ADV TEST24)
		)
		(element TEST11 1
			(pin TEST11 input)
			(conn TEST11 TEST11 <== PLL_ADV TEST11)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2_B)
		)
		(element CLKOUTDCM0 1
			(pin CLKOUTDCM0 input)
			(conn CLKOUTDCM0 CLKOUTDCM0 <== PLL_ADV CLKOUTDCM0)
		)
		(element CLKOUT3 1
			(pin CLKOUT3 input)
			(conn CLKOUT3 CLKOUT3 <== PLL_ADV CLKOUT3)
		)
		(element CLKOUTDCM3 1
			(pin CLKOUTDCM3 input)
			(conn CLKOUTDCM3 CLKOUTDCM3 <== PLL_ADV CLKOUTDCM3)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== PLL_ADV DO10)
		)
		(element TEST6 1
			(pin TEST6 input)
			(conn TEST6 TEST6 <== PLL_ADV TEST6)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> PLL_ADV DI4)
		)
		(element TEST1 1
			(pin TEST1 input)
			(conn TEST1 TEST1 <== PLL_ADV TEST1)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== PLL_ADV DO9)
		)
		(element CLKOUT1 1
			(pin CLKOUT1 input)
			(conn CLKOUT1 CLKOUT1 <== PLL_ADV CLKOUT1)
		)
		(element CLKIN2 1
			(pin CLKIN2 output)
			(conn CLKIN2 CLKIN2 ==> PLL_ADV CLKIN2)
		)
		(element TEST28 1
			(pin TEST28 input)
			(conn TEST28 TEST28 <== PLL_ADV TEST28)
		)
		(element SKEWSTB 1
			(pin SKEWSTB output)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB_B)
		)
		(element TEST2 1
			(pin TEST2 input)
			(conn TEST2 TEST2 <== PLL_ADV TEST2)
		)
		(element TEST18 1
			(pin TEST18 input)
			(conn TEST18 TEST18 <== PLL_ADV TEST18)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> PLL_ADV DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== PLL_ADV DO11)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> PLL_ADV DADDR2)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== PLL_ADV LOCKED)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> PLL_ADV DADDR3)
		)
		(element TEST5 1
			(pin TEST5 input)
			(conn TEST5 TEST5 <== PLL_ADV TEST5)
		)
		(element TEST15 1
			(pin TEST15 input)
			(conn TEST15 TEST15 <== PLL_ADV TEST15)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> PLL_ADV DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== PLL_ADV DO0)
		)
		(element TEST9 1
			(pin TEST9 input)
			(conn TEST9 TEST9 <== PLL_ADV TEST9)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> PLL_ADV DI15)
		)
		(element TEST21 1
			(pin TEST21 input)
			(conn TEST21 TEST21 <== PLL_ADV TEST21)
		)
		(element TEST22 1
			(pin TEST22 input)
			(conn TEST22 TEST22 <== PLL_ADV TEST22)
		)
		(element CLKOUTDCM1 1
			(pin CLKOUTDCM1 input)
			(conn CLKOUTDCM1 CLKOUTDCM1 <== PLL_ADV CLKOUTDCM1)
		)
		(element CLKBRST 1
			(pin CLKBRST output)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST_B)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1_B)
		)
		(element ENOUTSYNC 1
			(pin ENOUTSYNC output)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC_B)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== PLL_ADV DO4)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== PLL_ADV DO3)
		)
		(element CLKFBIN 1
			(pin CLKFBIN output)
			(conn CLKFBIN CLKFBIN ==> PLL_ADV CLKFBIN)
		)
		(element TEST27 1
			(pin TEST27 input)
			(conn TEST27 TEST27 <== PLL_ADV TEST27)
		)
		(element CLKOUT5 1
			(pin CLKOUT5 input)
			(conn CLKOUT5 CLKOUT5 <== PLL_ADV CLKOUT5)
		)
		(element CLKOUT4 1
			(pin CLKOUT4 input)
			(conn CLKOUT4 CLKOUT4 <== PLL_ADV CLKOUT4)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== PLL_ADV DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== PLL_ADV DO7)
		)
		(element CLKIN1 1
			(pin CLKIN1 output)
			(conn CLKIN1 CLKIN1 ==> PLL_ADV CLKIN1)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> PLL_ADV DADDR0)
		)
		(element PLL_ADV 99 # BEL
			(pin CLKBRST input)
			(pin CLKFBDCM output)
			(pin CLKFBIN input)
			(pin CLKFBOUT output)
			(pin CLKIN1 input)
			(pin CLKIN2 input)
			(pin CLKINSEL input)
			(pin CLKOUT0 output)
			(pin CLKOUT1 output)
			(pin CLKOUT2 output)
			(pin CLKOUT3 output)
			(pin CLKOUT4 output)
			(pin CLKOUT5 output)
			(pin CLKOUTDCM0 output)
			(pin CLKOUTDCM1 output)
			(pin CLKOUTDCM2 output)
			(pin CLKOUTDCM3 output)
			(pin CLKOUTDCM4 output)
			(pin CLKOUTDCM5 output)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO9 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DRDY output)
			(pin DWE input)
			(pin ENOUTSYNC input)
			(pin LOCKED output)
			(pin MANPDLF input)
			(pin MANPULF input)
			(pin REL input)
			(pin RST input)
			(pin SKEWCLKIN1 input)
			(pin SKEWCLKIN2 input)
			(pin SKEWRST input)
			(pin SKEWSTB input)
			(pin TEST0 output)
			(pin TEST1 output)
			(pin TEST2 output)
			(pin TEST3 output)
			(pin TEST4 output)
			(pin TEST5 output)
			(pin TEST6 output)
			(pin TEST7 output)
			(pin TEST8 output)
			(pin TEST9 output)
			(pin TEST10 output)
			(pin TEST11 output)
			(pin TEST12 output)
			(pin DO8 output)
			(pin TEST13 output)
			(pin TEST14 output)
			(pin TEST15 output)
			(pin TEST16 output)
			(pin TEST17 output)
			(pin TEST18 output)
			(pin TEST19 output)
			(pin TEST20 output)
			(pin TEST21 output)
			(pin TEST22 output)
			(pin TEST23 output)
			(pin TEST24 output)
			(pin TEST25 output)
			(pin TEST26 output)
			(pin TEST27 output)
			(pin TEST28 output)
			(conn PLL_ADV CLKFBDCM ==> CLKFBDCM CLKFBDCM)
			(conn PLL_ADV CLKFBOUT ==> CLKFBOUT CLKFBOUT)
			(conn PLL_ADV CLKOUT0 ==> CLKOUT0 CLKOUT0)
			(conn PLL_ADV CLKOUT1 ==> CLKOUT1 CLKOUT1)
			(conn PLL_ADV CLKOUT2 ==> CLKOUT2 CLKOUT2)
			(conn PLL_ADV CLKOUT3 ==> CLKOUT3 CLKOUT3)
			(conn PLL_ADV CLKOUT4 ==> CLKOUT4 CLKOUT4)
			(conn PLL_ADV CLKOUT5 ==> CLKOUT5 CLKOUT5)
			(conn PLL_ADV CLKOUTDCM0 ==> CLKOUTDCM0 CLKOUTDCM0)
			(conn PLL_ADV CLKOUTDCM1 ==> CLKOUTDCM1 CLKOUTDCM1)
			(conn PLL_ADV CLKOUTDCM2 ==> CLKOUTDCM2 CLKOUTDCM2)
			(conn PLL_ADV CLKOUTDCM3 ==> CLKOUTDCM3 CLKOUTDCM3)
			(conn PLL_ADV CLKOUTDCM4 ==> CLKOUTDCM4 CLKOUTDCM4)
			(conn PLL_ADV CLKOUTDCM5 ==> CLKOUTDCM5 CLKOUTDCM5)
			(conn PLL_ADV DO0 ==> DO0 DO0)
			(conn PLL_ADV DO1 ==> DO1 DO1)
			(conn PLL_ADV DO2 ==> DO2 DO2)
			(conn PLL_ADV DO3 ==> DO3 DO3)
			(conn PLL_ADV DO4 ==> DO4 DO4)
			(conn PLL_ADV DO5 ==> DO5 DO5)
			(conn PLL_ADV DO6 ==> DO6 DO6)
			(conn PLL_ADV DO7 ==> DO7 DO7)
			(conn PLL_ADV DO9 ==> DO9 DO9)
			(conn PLL_ADV DO10 ==> DO10 DO10)
			(conn PLL_ADV DO11 ==> DO11 DO11)
			(conn PLL_ADV DO12 ==> DO12 DO12)
			(conn PLL_ADV DO13 ==> DO13 DO13)
			(conn PLL_ADV DO14 ==> DO14 DO14)
			(conn PLL_ADV DO15 ==> DO15 DO15)
			(conn PLL_ADV DRDY ==> DRDY DRDY)
			(conn PLL_ADV LOCKED ==> LOCKED LOCKED)
			(conn PLL_ADV TEST0 ==> TEST0 TEST0)
			(conn PLL_ADV TEST1 ==> TEST1 TEST1)
			(conn PLL_ADV TEST2 ==> TEST2 TEST2)
			(conn PLL_ADV TEST3 ==> TEST3 TEST3)
			(conn PLL_ADV TEST4 ==> TEST4 TEST4)
			(conn PLL_ADV TEST5 ==> TEST5 TEST5)
			(conn PLL_ADV TEST6 ==> TEST6 TEST6)
			(conn PLL_ADV TEST7 ==> TEST7 TEST7)
			(conn PLL_ADV TEST8 ==> TEST8 TEST8)
			(conn PLL_ADV TEST9 ==> TEST9 TEST9)
			(conn PLL_ADV TEST10 ==> TEST10 TEST10)
			(conn PLL_ADV TEST11 ==> TEST11 TEST11)
			(conn PLL_ADV TEST12 ==> TEST12 TEST12)
			(conn PLL_ADV DO8 ==> DO8 DO8)
			(conn PLL_ADV TEST13 ==> TEST13 TEST13)
			(conn PLL_ADV TEST14 ==> TEST14 TEST14)
			(conn PLL_ADV TEST15 ==> TEST15 TEST15)
			(conn PLL_ADV TEST16 ==> TEST16 TEST16)
			(conn PLL_ADV TEST17 ==> TEST17 TEST17)
			(conn PLL_ADV TEST18 ==> TEST18 TEST18)
			(conn PLL_ADV TEST19 ==> TEST19 TEST19)
			(conn PLL_ADV TEST20 ==> TEST20 TEST20)
			(conn PLL_ADV TEST21 ==> TEST21 TEST21)
			(conn PLL_ADV TEST22 ==> TEST22 TEST22)
			(conn PLL_ADV TEST23 ==> TEST23 TEST23)
			(conn PLL_ADV TEST24 ==> TEST24 TEST24)
			(conn PLL_ADV TEST25 ==> TEST25 TEST25)
			(conn PLL_ADV TEST26 ==> TEST26 TEST26)
			(conn PLL_ADV TEST27 ==> TEST27 TEST27)
			(conn PLL_ADV TEST28 ==> TEST28 TEST28)
			(conn PLL_ADV CLKBRST <== CLKBRSTINV OUT)
			(conn PLL_ADV CLKFBIN <== CLKFBIN CLKFBIN)
			(conn PLL_ADV CLKIN1 <== CLKIN1 CLKIN1)
			(conn PLL_ADV CLKIN2 <== CLKIN2 CLKIN2)
			(conn PLL_ADV CLKINSEL <== CLKINSELINV OUT)
			(conn PLL_ADV DADDR0 <== DADDR0 DADDR0)
			(conn PLL_ADV DADDR1 <== DADDR1 DADDR1)
			(conn PLL_ADV DADDR2 <== DADDR2 DADDR2)
			(conn PLL_ADV DADDR3 <== DADDR3 DADDR3)
			(conn PLL_ADV DADDR4 <== DADDR4 DADDR4)
			(conn PLL_ADV DCLK <== DCLK DCLK)
			(conn PLL_ADV DEN <== DEN DEN)
			(conn PLL_ADV DI0 <== DI0 DI0)
			(conn PLL_ADV DI1 <== DI1 DI1)
			(conn PLL_ADV DI2 <== DI2 DI2)
			(conn PLL_ADV DI3 <== DI3 DI3)
			(conn PLL_ADV DI4 <== DI4 DI4)
			(conn PLL_ADV DI5 <== DI5 DI5)
			(conn PLL_ADV DI6 <== DI6 DI6)
			(conn PLL_ADV DI7 <== DI7 DI7)
			(conn PLL_ADV DI8 <== DI8 DI8)
			(conn PLL_ADV DI9 <== DI9 DI9)
			(conn PLL_ADV DI10 <== DI10 DI10)
			(conn PLL_ADV DI11 <== DI11 DI11)
			(conn PLL_ADV DI12 <== DI12 DI12)
			(conn PLL_ADV DI13 <== DI13 DI13)
			(conn PLL_ADV DI14 <== DI14 DI14)
			(conn PLL_ADV DI15 <== DI15 DI15)
			(conn PLL_ADV DWE <== DWE DWE)
			(conn PLL_ADV ENOUTSYNC <== ENOUTSYNCINV OUT)
			(conn PLL_ADV MANPDLF <== MANPDLFINV OUT)
			(conn PLL_ADV MANPULF <== MANPULFINV OUT)
			(conn PLL_ADV REL <== RELINV OUT)
			(conn PLL_ADV RST <== RSTINV OUT)
			(conn PLL_ADV SKEWCLKIN1 <== SKEWCLKIN1INV OUT)
			(conn PLL_ADV SKEWCLKIN2 <== SKEWCLKIN2INV OUT)
			(conn PLL_ADV SKEWRST <== SKEWRSTINV OUT)
			(conn PLL_ADV SKEWSTB <== SKEWSTBINV OUT)
		)
		(element CLKBRSTINV 3
			(pin OUT output)
			(pin CLKBRST input)
			(pin CLKBRST_B input)
			(cfg CLKBRST CLKBRST_B)
			(conn CLKBRSTINV OUT ==> PLL_ADV CLKBRST)
			(conn CLKBRSTINV CLKBRST <== CLKBRST CLKBRST)
			(conn CLKBRSTINV CLKBRST_B <== CLKBRST CLKBRST)
		)
		(element CLKINSELINV 3
			(pin OUT output)
			(pin CLKINSEL input)
			(pin CLKINSEL_B input)
			(cfg CLKINSEL CLKINSEL_B)
			(conn CLKINSELINV OUT ==> PLL_ADV CLKINSEL)
			(conn CLKINSELINV CLKINSEL <== CLKINSEL CLKINSEL)
			(conn CLKINSELINV CLKINSEL_B <== CLKINSEL CLKINSEL)
		)
		(element ENOUTSYNCINV 3
			(pin OUT output)
			(pin ENOUTSYNC input)
			(pin ENOUTSYNC_B input)
			(cfg ENOUTSYNC ENOUTSYNC_B)
			(conn ENOUTSYNCINV OUT ==> PLL_ADV ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC <== ENOUTSYNC ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC_B <== ENOUTSYNC ENOUTSYNC)
		)
		(element MANPDLFINV 3
			(pin OUT output)
			(pin MANPDLF input)
			(pin MANPDLF_B input)
			(cfg MANPDLF MANPDLF_B)
			(conn MANPDLFINV OUT ==> PLL_ADV MANPDLF)
			(conn MANPDLFINV MANPDLF <== MANPDLF MANPDLF)
			(conn MANPDLFINV MANPDLF_B <== MANPDLF MANPDLF)
		)
		(element MANPULFINV 3
			(pin OUT output)
			(pin MANPULF input)
			(pin MANPULF_B input)
			(cfg MANPULF MANPULF_B)
			(conn MANPULFINV OUT ==> PLL_ADV MANPULF)
			(conn MANPULFINV MANPULF <== MANPULF MANPULF)
			(conn MANPULFINV MANPULF_B <== MANPULF MANPULF)
		)
		(element RELINV 3
			(pin REL_B input)
			(pin REL input)
			(pin OUT output)
			(cfg REL_B REL)
			(conn RELINV OUT ==> PLL_ADV REL)
			(conn RELINV REL_B <== REL REL)
			(conn RELINV REL <== REL REL)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PLL_ADV RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element SKEWCLKIN1INV 3
			(pin OUT output)
			(pin SKEWCLKIN1 input)
			(pin SKEWCLKIN1_B input)
			(cfg SKEWCLKIN1 SKEWCLKIN1_B)
			(conn SKEWCLKIN1INV OUT ==> PLL_ADV SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1_B <== SKEWCLKIN1 SKEWCLKIN1)
		)
		(element SKEWCLKIN2INV 3
			(pin OUT output)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN2_B input)
			(cfg SKEWCLKIN2 SKEWCLKIN2_B)
			(conn SKEWCLKIN2INV OUT ==> PLL_ADV SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2_B <== SKEWCLKIN2 SKEWCLKIN2)
		)
		(element SKEWRSTINV 3
			(pin OUT output)
			(pin SKEWRST input)
			(pin SKEWRST_B input)
			(cfg SKEWRST SKEWRST_B)
			(conn SKEWRSTINV OUT ==> PLL_ADV SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
		)
		(element SKEWSTBINV 3
			(pin OUT output)
			(pin SKEWSTB input)
			(pin SKEWSTB_B input)
			(cfg SKEWSTB SKEWSTB_B)
			(conn SKEWSTBINV OUT ==> PLL_ADV SKEWSTB)
			(conn SKEWSTBINV SKEWSTB <== SKEWSTB SKEWSTB)
			(conn SKEWSTBINV SKEWSTB_B <== SKEWSTB SKEWSTB)
		)
		(element REL 1
			(pin REL output)
			(conn REL REL ==> RELINV REL_B)
			(conn REL REL ==> RELINV REL)
		)
	)
	(primitive_def PMV 10 11
		(pin ENABLEB ENABLEB input)
		(pin OUT OUT output)
		(pin OUT_DIV2 OUT_DIV2 output)
		(pin OUT_DIV4 OUT_DIV4 output)
		(pin SELECTB0 SELECTB0 input)
		(pin SELECTB1 SELECTB1 input)
		(pin SELECTB2 SELECTB2 input)
		(pin SELECTB3 SELECTB3 input)
		(pin SELECTB4 SELECTB4 input)
		(pin SELECTB5 SELECTB5 input)
		(element ENABLEB 1
			(pin ENABLEB output)
			(conn ENABLEB ENABLEB ==> PMV ENABLEB)
		)
		(element OUT 1
			(pin OUT input)
			(conn OUT OUT <== PMV OUT)
		)
		(element OUT_DIV2 1
			(pin OUT_DIV2 input)
			(conn OUT_DIV2 OUT_DIV2 <== PMV OUT_DIV2)
		)
		(element OUT_DIV4 1
			(pin OUT_DIV4 input)
			(conn OUT_DIV4 OUT_DIV4 <== PMV OUT_DIV4)
		)
		(element SELECTB0 1
			(pin SELECTB0 output)
			(conn SELECTB0 SELECTB0 ==> PMV SELECTB0)
		)
		(element SELECTB1 1
			(pin SELECTB1 output)
			(conn SELECTB1 SELECTB1 ==> PMV SELECTB1)
		)
		(element SELECTB2 1
			(pin SELECTB2 output)
			(conn SELECTB2 SELECTB2 ==> PMV SELECTB2)
		)
		(element SELECTB3 1
			(pin SELECTB3 output)
			(conn SELECTB3 SELECTB3 ==> PMV SELECTB3)
		)
		(element SELECTB4 1
			(pin SELECTB4 output)
			(conn SELECTB4 SELECTB4 ==> PMV SELECTB4)
		)
		(element SELECTB5 1
			(pin SELECTB5 output)
			(conn SELECTB5 SELECTB5 ==> PMV SELECTB5)
		)
		(element PMV 10 # BEL
			(pin ENABLEB input)
			(pin OUT output)
			(pin OUT_DIV2 output)
			(pin OUT_DIV4 output)
			(pin SELECTB0 input)
			(pin SELECTB1 input)
			(pin SELECTB2 input)
			(pin SELECTB3 input)
			(pin SELECTB4 input)
			(pin SELECTB5 input)
			(conn PMV OUT ==> OUT OUT)
			(conn PMV OUT_DIV2 ==> OUT_DIV2 OUT_DIV2)
			(conn PMV OUT_DIV4 ==> OUT_DIV4 OUT_DIV4)
			(conn PMV ENABLEB <== ENABLEB ENABLEB)
			(conn PMV SELECTB0 <== SELECTB0 SELECTB0)
			(conn PMV SELECTB1 <== SELECTB1 SELECTB1)
			(conn PMV SELECTB2 <== SELECTB2 SELECTB2)
			(conn PMV SELECTB3 <== SELECTB3 SELECTB3)
			(conn PMV SELECTB4 <== SELECTB4 SELECTB4)
			(conn PMV SELECTB5 <== SELECTB5 SELECTB5)
		)
	)
	(primitive_def POST_CRC_INTERNAL 1 2
		(pin CRCERROR CRCERROR output)
		(element POST_CRC_INTERNAL 1 # BEL
			(pin CRCERROR output)
			(conn POST_CRC_INTERNAL CRCERROR ==> CRCERROR CRCERROR)
		)
		(element CRCERROR 1
			(pin CRCERROR input)
			(conn CRCERROR CRCERROR <== POST_CRC_INTERNAL CRCERROR)
		)
	)
	(primitive_def RAMB16BWER 188 217
		(pin CLKB CLKB input)
		(pin CLKA CLKA input)
		(pin ENB ENB input)
		(pin ENA ENA input)
		(pin REGCEB REGCEB input)
		(pin REGCEA REGCEA input)
		(pin RSTB RSTB input)
		(pin RSTA RSTA input)
		(pin WEB0 WEB0 input)
		(pin WEB1 WEB1 input)
		(pin WEB2 WEB2 input)
		(pin WEB3 WEB3 input)
		(pin WEA0 WEA0 input)
		(pin WEA1 WEA1 input)
		(pin WEA2 WEA2 input)
		(pin WEA3 WEA3 input)
		(pin ADDRB0 ADDRB0 input)
		(pin ADDRB1 ADDRB1 input)
		(pin ADDRB2 ADDRB2 input)
		(pin ADDRB3 ADDRB3 input)
		(pin ADDRB4 ADDRB4 input)
		(pin ADDRB5 ADDRB5 input)
		(pin ADDRB6 ADDRB6 input)
		(pin ADDRB7 ADDRB7 input)
		(pin ADDRB8 ADDRB8 input)
		(pin ADDRB9 ADDRB9 input)
		(pin ADDRB10 ADDRB10 input)
		(pin ADDRB11 ADDRB11 input)
		(pin ADDRB12 ADDRB12 input)
		(pin ADDRB13 ADDRB13 input)
		(pin ADDRA0 ADDRA0 input)
		(pin ADDRA1 ADDRA1 input)
		(pin ADDRA2 ADDRA2 input)
		(pin ADDRA3 ADDRA3 input)
		(pin ADDRA4 ADDRA4 input)
		(pin ADDRA5 ADDRA5 input)
		(pin ADDRA6 ADDRA6 input)
		(pin ADDRA7 ADDRA7 input)
		(pin ADDRA8 ADDRA8 input)
		(pin ADDRA9 ADDRA9 input)
		(pin ADDRA10 ADDRA10 input)
		(pin ADDRA11 ADDRA11 input)
		(pin ADDRA12 ADDRA12 input)
		(pin ADDRA13 ADDRA13 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB2 DIPB2 input)
		(pin DIPB3 DIPB3 input)
		(pin DIPA0 DIPA0 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA2 DIPA2 input)
		(pin DIPA3 DIPA3 input)
		(pin DIB0 DIB0 input)
		(pin DIB1 DIB1 input)
		(pin DIB2 DIB2 input)
		(pin DIB3 DIB3 input)
		(pin DIB4 DIB4 input)
		(pin DIB5 DIB5 input)
		(pin DIB6 DIB6 input)
		(pin DIB7 DIB7 input)
		(pin DIB8 DIB8 input)
		(pin DIB9 DIB9 input)
		(pin DIB10 DIB10 input)
		(pin DIB11 DIB11 input)
		(pin DIB12 DIB12 input)
		(pin DIB13 DIB13 input)
		(pin DIB14 DIB14 input)
		(pin DIB15 DIB15 input)
		(pin DIB16 DIB16 input)
		(pin DIB17 DIB17 input)
		(pin DIB18 DIB18 input)
		(pin DIB19 DIB19 input)
		(pin DIB20 DIB20 input)
		(pin DIB21 DIB21 input)
		(pin DIB22 DIB22 input)
		(pin DIB23 DIB23 input)
		(pin DIB24 DIB24 input)
		(pin DIB25 DIB25 input)
		(pin DIB26 DIB26 input)
		(pin DIB27 DIB27 input)
		(pin DIB28 DIB28 input)
		(pin DIB29 DIB29 input)
		(pin DIB30 DIB30 input)
		(pin DIB31 DIB31 input)
		(pin DIA0 DIA0 input)
		(pin DIA1 DIA1 input)
		(pin DIA2 DIA2 input)
		(pin DIA3 DIA3 input)
		(pin DIA4 DIA4 input)
		(pin DIA5 DIA5 input)
		(pin DIA6 DIA6 input)
		(pin DIA7 DIA7 input)
		(pin DIA8 DIA8 input)
		(pin DIA9 DIA9 input)
		(pin DIA10 DIA10 input)
		(pin DIA11 DIA11 input)
		(pin DIA12 DIA12 input)
		(pin DIA13 DIA13 input)
		(pin DIA14 DIA14 input)
		(pin DIA15 DIA15 input)
		(pin DIA16 DIA16 input)
		(pin DIA17 DIA17 input)
		(pin DIA18 DIA18 input)
		(pin DIA19 DIA19 input)
		(pin DIA20 DIA20 input)
		(pin DIA21 DIA21 input)
		(pin DIA22 DIA22 input)
		(pin DIA23 DIA23 input)
		(pin DIA24 DIA24 input)
		(pin DIA25 DIA25 input)
		(pin DIA26 DIA26 input)
		(pin DIA27 DIA27 input)
		(pin DIA28 DIA28 input)
		(pin DIA29 DIA29 input)
		(pin DIA30 DIA30 input)
		(pin DIA31 DIA31 input)
		(pin DOPB0 DOPB0 output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB2 DOPB2 output)
		(pin DOPB3 DOPB3 output)
		(pin DOPA0 DOPA0 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA2 DOPA2 output)
		(pin DOPA3 DOPA3 output)
		(pin DOB0 DOB0 output)
		(pin DOB1 DOB1 output)
		(pin DOB2 DOB2 output)
		(pin DOB3 DOB3 output)
		(pin DOB4 DOB4 output)
		(pin DOB5 DOB5 output)
		(pin DOB6 DOB6 output)
		(pin DOB7 DOB7 output)
		(pin DOB8 DOB8 output)
		(pin DOB9 DOB9 output)
		(pin DOB10 DOB10 output)
		(pin DOB11 DOB11 output)
		(pin DOB12 DOB12 output)
		(pin DOB13 DOB13 output)
		(pin DOB14 DOB14 output)
		(pin DOB15 DOB15 output)
		(pin DOB16 DOB16 output)
		(pin DOB17 DOB17 output)
		(pin DOB18 DOB18 output)
		(pin DOB19 DOB19 output)
		(pin DOB20 DOB20 output)
		(pin DOB21 DOB21 output)
		(pin DOB22 DOB22 output)
		(pin DOB23 DOB23 output)
		(pin DOB24 DOB24 output)
		(pin DOB25 DOB25 output)
		(pin DOB26 DOB26 output)
		(pin DOB27 DOB27 output)
		(pin DOB28 DOB28 output)
		(pin DOB29 DOB29 output)
		(pin DOB30 DOB30 output)
		(pin DOB31 DOB31 output)
		(pin DOA0 DOA0 output)
		(pin DOA1 DOA1 output)
		(pin DOA2 DOA2 output)
		(pin DOA3 DOA3 output)
		(pin DOA4 DOA4 output)
		(pin DOA5 DOA5 output)
		(pin DOA6 DOA6 output)
		(pin DOA7 DOA7 output)
		(pin DOA8 DOA8 output)
		(pin DOA9 DOA9 output)
		(pin DOA10 DOA10 output)
		(pin DOA11 DOA11 output)
		(pin DOA12 DOA12 output)
		(pin DOA13 DOA13 output)
		(pin DOA14 DOA14 output)
		(pin DOA15 DOA15 output)
		(pin DOA16 DOA16 output)
		(pin DOA17 DOA17 output)
		(pin DOA18 DOA18 output)
		(pin DOA19 DOA19 output)
		(pin DOA20 DOA20 output)
		(pin DOA21 DOA21 output)
		(pin DOA22 DOA22 output)
		(pin DOA23 DOA23 output)
		(pin DOA24 DOA24 output)
		(pin DOA25 DOA25 output)
		(pin DOA26 DOA26 output)
		(pin DOA27 DOA27 output)
		(pin DOA28 DOA28 output)
		(pin DOA29 DOA29 output)
		(pin DOA30 DOA30 output)
		(pin DOA31 DOA31 output)
		(element ADDRA0 1
			(pin ADDRA0 output)
			(conn ADDRA0 ADDRA0 ==> RAMB16BWER ADDRA0)
		)
		(element ADDRA10 1
			(pin ADDRA10 output)
			(conn ADDRA10 ADDRA10 ==> RAMB16BWER ADDRA10)
		)
		(element ADDRA11 1
			(pin ADDRA11 output)
			(conn ADDRA11 ADDRA11 ==> RAMB16BWER ADDRA11)
		)
		(element ADDRA12 1
			(pin ADDRA12 output)
			(conn ADDRA12 ADDRA12 ==> RAMB16BWER ADDRA12)
		)
		(element ADDRA13 1
			(pin ADDRA13 output)
			(conn ADDRA13 ADDRA13 ==> RAMB16BWER ADDRA13)
		)
		(element ADDRA1 1
			(pin ADDRA1 output)
			(conn ADDRA1 ADDRA1 ==> RAMB16BWER ADDRA1)
		)
		(element ADDRA2 1
			(pin ADDRA2 output)
			(conn ADDRA2 ADDRA2 ==> RAMB16BWER ADDRA2)
		)
		(element ADDRA3 1
			(pin ADDRA3 output)
			(conn ADDRA3 ADDRA3 ==> RAMB16BWER ADDRA3)
		)
		(element ADDRA4 1
			(pin ADDRA4 output)
			(conn ADDRA4 ADDRA4 ==> RAMB16BWER ADDRA4)
		)
		(element ADDRA5 1
			(pin ADDRA5 output)
			(conn ADDRA5 ADDRA5 ==> RAMB16BWER ADDRA5)
		)
		(element ADDRA6 1
			(pin ADDRA6 output)
			(conn ADDRA6 ADDRA6 ==> RAMB16BWER ADDRA6)
		)
		(element ADDRA7 1
			(pin ADDRA7 output)
			(conn ADDRA7 ADDRA7 ==> RAMB16BWER ADDRA7)
		)
		(element ADDRA8 1
			(pin ADDRA8 output)
			(conn ADDRA8 ADDRA8 ==> RAMB16BWER ADDRA8)
		)
		(element ADDRA9 1
			(pin ADDRA9 output)
			(conn ADDRA9 ADDRA9 ==> RAMB16BWER ADDRA9)
		)
		(element ADDRB0 1
			(pin ADDRB0 output)
			(conn ADDRB0 ADDRB0 ==> RAMB16BWER ADDRB0)
		)
		(element ADDRB10 1
			(pin ADDRB10 output)
			(conn ADDRB10 ADDRB10 ==> RAMB16BWER ADDRB10)
		)
		(element ADDRB11 1
			(pin ADDRB11 output)
			(conn ADDRB11 ADDRB11 ==> RAMB16BWER ADDRB11)
		)
		(element ADDRB12 1
			(pin ADDRB12 output)
			(conn ADDRB12 ADDRB12 ==> RAMB16BWER ADDRB12)
		)
		(element ADDRB13 1
			(pin ADDRB13 output)
			(conn ADDRB13 ADDRB13 ==> RAMB16BWER ADDRB13)
		)
		(element ADDRB1 1
			(pin ADDRB1 output)
			(conn ADDRB1 ADDRB1 ==> RAMB16BWER ADDRB1)
		)
		(element ADDRB2 1
			(pin ADDRB2 output)
			(conn ADDRB2 ADDRB2 ==> RAMB16BWER ADDRB2)
		)
		(element ADDRB3 1
			(pin ADDRB3 output)
			(conn ADDRB3 ADDRB3 ==> RAMB16BWER ADDRB3)
		)
		(element ADDRB4 1
			(pin ADDRB4 output)
			(conn ADDRB4 ADDRB4 ==> RAMB16BWER ADDRB4)
		)
		(element ADDRB5 1
			(pin ADDRB5 output)
			(conn ADDRB5 ADDRB5 ==> RAMB16BWER ADDRB5)
		)
		(element ADDRB6 1
			(pin ADDRB6 output)
			(conn ADDRB6 ADDRB6 ==> RAMB16BWER ADDRB6)
		)
		(element ADDRB7 1
			(pin ADDRB7 output)
			(conn ADDRB7 ADDRB7 ==> RAMB16BWER ADDRB7)
		)
		(element ADDRB8 1
			(pin ADDRB8 output)
			(conn ADDRB8 ADDRB8 ==> RAMB16BWER ADDRB8)
		)
		(element ADDRB9 1
			(pin ADDRB9 output)
			(conn ADDRB9 ADDRB9 ==> RAMB16BWER ADDRB9)
		)
		(element RAMB16BWER 188 # BEL
			(pin WEB3 input)
			(pin WEB2 input)
			(pin WEB1 input)
			(pin WEB0 input)
			(pin WEA3 input)
			(pin WEA2 input)
			(pin WEA1 input)
			(pin WEA0 input)
			(pin RSTB input)
			(pin RSTA input)
			(pin REGCEB input)
			(pin REGCEA input)
			(pin ENB input)
			(pin ENA input)
			(pin DOPB3 output)
			(pin DOPB2 output)
			(pin DOPB1 output)
			(pin DOPB0 output)
			(pin DOPA3 output)
			(pin DOPA2 output)
			(pin DOPA1 output)
			(pin DOPA0 output)
			(pin DOB31 output)
			(pin DOB30 output)
			(pin DOB29 output)
			(pin DOB28 output)
			(pin DOB27 output)
			(pin DOB26 output)
			(pin DOB25 output)
			(pin DOB24 output)
			(pin DOB23 output)
			(pin DOB22 output)
			(pin DOB21 output)
			(pin DOB20 output)
			(pin DOB19 output)
			(pin DOB18 output)
			(pin DOB17 output)
			(pin DOB16 output)
			(pin DOB15 output)
			(pin DOB14 output)
			(pin DOB13 output)
			(pin DOB12 output)
			(pin DOB11 output)
			(pin DOB10 output)
			(pin DOB9 output)
			(pin DOB8 output)
			(pin DOB7 output)
			(pin DOB6 output)
			(pin DOB5 output)
			(pin DOB4 output)
			(pin DOB3 output)
			(pin DOB2 output)
			(pin DOB1 output)
			(pin DOB0 output)
			(pin DOA31 output)
			(pin DOA30 output)
			(pin DOA29 output)
			(pin DOA28 output)
			(pin DOA27 output)
			(pin DOA26 output)
			(pin DOA25 output)
			(pin DOA24 output)
			(pin DOA23 output)
			(pin DOA22 output)
			(pin DOA21 output)
			(pin DOA20 output)
			(pin DOA19 output)
			(pin DOA18 output)
			(pin DOA17 output)
			(pin DOA16 output)
			(pin DOA15 output)
			(pin DOA14 output)
			(pin DOA13 output)
			(pin DOA12 output)
			(pin DOA11 output)
			(pin DOA10 output)
			(pin DOA9 output)
			(pin DOA8 output)
			(pin DOA7 output)
			(pin DOA6 output)
			(pin DOA5 output)
			(pin DOA4 output)
			(pin DOA3 output)
			(pin DOA2 output)
			(pin DOA1 output)
			(pin DOA0 output)
			(pin DIPB3 input)
			(pin DIPB2 input)
			(pin DIPB1 input)
			(pin DIPB0 input)
			(pin DIPA3 input)
			(pin DIPA2 input)
			(pin DIPA1 input)
			(pin DIPA0 input)
			(pin DIB31 input)
			(pin DIB30 input)
			(pin DIB29 input)
			(pin DIB28 input)
			(pin DIB27 input)
			(pin DIB26 input)
			(pin DIB25 input)
			(pin DIB24 input)
			(pin DIB23 input)
			(pin DIB22 input)
			(pin DIB21 input)
			(pin DIB20 input)
			(pin DIB19 input)
			(pin DIB18 input)
			(pin DIB17 input)
			(pin DIB16 input)
			(pin DIB15 input)
			(pin DIB14 input)
			(pin DIB13 input)
			(pin DIB12 input)
			(pin DIB11 input)
			(pin DIB10 input)
			(pin DIB9 input)
			(pin DIB8 input)
			(pin DIB7 input)
			(pin DIB6 input)
			(pin DIB5 input)
			(pin DIB4 input)
			(pin DIB3 input)
			(pin DIB2 input)
			(pin DIB1 input)
			(pin DIB0 input)
			(pin DIA31 input)
			(pin DIA30 input)
			(pin DIA29 input)
			(pin DIA28 input)
			(pin DIA27 input)
			(pin DIA26 input)
			(pin DIA25 input)
			(pin DIA24 input)
			(pin DIA23 input)
			(pin DIA22 input)
			(pin DIA21 input)
			(pin DIA20 input)
			(pin DIA19 input)
			(pin DIA18 input)
			(pin DIA17 input)
			(pin DIA16 input)
			(pin DIA15 input)
			(pin DIA14 input)
			(pin DIA13 input)
			(pin DIA12 input)
			(pin DIA11 input)
			(pin DIA10 input)
			(pin DIA9 input)
			(pin DIA8 input)
			(pin DIA7 input)
			(pin DIA6 input)
			(pin DIA5 input)
			(pin DIA4 input)
			(pin DIA3 input)
			(pin DIA2 input)
			(pin DIA1 input)
			(pin DIA0 input)
			(pin CLKB input)
			(pin CLKA input)
			(pin ADDRB13 input)
			(pin ADDRB12 input)
			(pin ADDRB11 input)
			(pin ADDRB10 input)
			(pin ADDRB9 input)
			(pin ADDRB8 input)
			(pin ADDRB7 input)
			(pin ADDRB6 input)
			(pin ADDRB5 input)
			(pin ADDRB4 input)
			(pin ADDRB3 input)
			(pin ADDRB2 input)
			(pin ADDRB1 input)
			(pin ADDRB0 input)
			(pin ADDRA13 input)
			(pin ADDRA12 input)
			(pin ADDRA11 input)
			(pin ADDRA10 input)
			(pin ADDRA9 input)
			(pin ADDRA8 input)
			(pin ADDRA7 input)
			(pin ADDRA6 input)
			(pin ADDRA5 input)
			(pin ADDRA4 input)
			(pin ADDRA3 input)
			(pin ADDRA2 input)
			(pin ADDRA1 input)
			(pin ADDRA0 input)
			(conn RAMB16BWER DOPB3 ==> DOPB3 DOPB3)
			(conn RAMB16BWER DOPB2 ==> DOPB2 DOPB2)
			(conn RAMB16BWER DOPB1 ==> DOPB1 DOPB1)
			(conn RAMB16BWER DOPB0 ==> DOPB0 DOPB0)
			(conn RAMB16BWER DOPA3 ==> DOPA3 DOPA3)
			(conn RAMB16BWER DOPA2 ==> DOPA2 DOPA2)
			(conn RAMB16BWER DOPA1 ==> DOPA1 DOPA1)
			(conn RAMB16BWER DOPA0 ==> DOPA0 DOPA0)
			(conn RAMB16BWER DOB31 ==> DOB31 DOB31)
			(conn RAMB16BWER DOB30 ==> DOB30 DOB30)
			(conn RAMB16BWER DOB29 ==> DOB29 DOB29)
			(conn RAMB16BWER DOB28 ==> DOB28 DOB28)
			(conn RAMB16BWER DOB27 ==> DOB27 DOB27)
			(conn RAMB16BWER DOB26 ==> DOB26 DOB26)
			(conn RAMB16BWER DOB25 ==> DOB25 DOB25)
			(conn RAMB16BWER DOB24 ==> DOB24 DOB24)
			(conn RAMB16BWER DOB23 ==> DOB23 DOB23)
			(conn RAMB16BWER DOB22 ==> DOB22 DOB22)
			(conn RAMB16BWER DOB21 ==> DOB21 DOB21)
			(conn RAMB16BWER DOB20 ==> DOB20 DOB20)
			(conn RAMB16BWER DOB19 ==> DOB19 DOB19)
			(conn RAMB16BWER DOB18 ==> DOB18 DOB18)
			(conn RAMB16BWER DOB17 ==> DOB17 DOB17)
			(conn RAMB16BWER DOB16 ==> DOB16 DOB16)
			(conn RAMB16BWER DOB15 ==> DOB15 DOB15)
			(conn RAMB16BWER DOB14 ==> DOB14 DOB14)
			(conn RAMB16BWER DOB13 ==> DOB13 DOB13)
			(conn RAMB16BWER DOB12 ==> DOB12 DOB12)
			(conn RAMB16BWER DOB11 ==> DOB11 DOB11)
			(conn RAMB16BWER DOB10 ==> DOB10 DOB10)
			(conn RAMB16BWER DOB9 ==> DOB9 DOB9)
			(conn RAMB16BWER DOB8 ==> DOB8 DOB8)
			(conn RAMB16BWER DOB7 ==> DOB7 DOB7)
			(conn RAMB16BWER DOB6 ==> DOB6 DOB6)
			(conn RAMB16BWER DOB5 ==> DOB5 DOB5)
			(conn RAMB16BWER DOB4 ==> DOB4 DOB4)
			(conn RAMB16BWER DOB3 ==> DOB3 DOB3)
			(conn RAMB16BWER DOB2 ==> DOB2 DOB2)
			(conn RAMB16BWER DOB1 ==> DOB1 DOB1)
			(conn RAMB16BWER DOB0 ==> DOB0 DOB0)
			(conn RAMB16BWER DOA31 ==> DOA31 DOA31)
			(conn RAMB16BWER DOA30 ==> DOA30 DOA30)
			(conn RAMB16BWER DOA29 ==> DOA29 DOA29)
			(conn RAMB16BWER DOA28 ==> DOA28 DOA28)
			(conn RAMB16BWER DOA27 ==> DOA27 DOA27)
			(conn RAMB16BWER DOA26 ==> DOA26 DOA26)
			(conn RAMB16BWER DOA25 ==> DOA25 DOA25)
			(conn RAMB16BWER DOA24 ==> DOA24 DOA24)
			(conn RAMB16BWER DOA23 ==> DOA23 DOA23)
			(conn RAMB16BWER DOA22 ==> DOA22 DOA22)
			(conn RAMB16BWER DOA21 ==> DOA21 DOA21)
			(conn RAMB16BWER DOA20 ==> DOA20 DOA20)
			(conn RAMB16BWER DOA19 ==> DOA19 DOA19)
			(conn RAMB16BWER DOA18 ==> DOA18 DOA18)
			(conn RAMB16BWER DOA17 ==> DOA17 DOA17)
			(conn RAMB16BWER DOA16 ==> DOA16 DOA16)
			(conn RAMB16BWER DOA15 ==> DOA15 DOA15)
			(conn RAMB16BWER DOA14 ==> DOA14 DOA14)
			(conn RAMB16BWER DOA13 ==> DOA13 DOA13)
			(conn RAMB16BWER DOA12 ==> DOA12 DOA12)
			(conn RAMB16BWER DOA11 ==> DOA11 DOA11)
			(conn RAMB16BWER DOA10 ==> DOA10 DOA10)
			(conn RAMB16BWER DOA9 ==> DOA9 DOA9)
			(conn RAMB16BWER DOA8 ==> DOA8 DOA8)
			(conn RAMB16BWER DOA7 ==> DOA7 DOA7)
			(conn RAMB16BWER DOA6 ==> DOA6 DOA6)
			(conn RAMB16BWER DOA5 ==> DOA5 DOA5)
			(conn RAMB16BWER DOA4 ==> DOA4 DOA4)
			(conn RAMB16BWER DOA3 ==> DOA3 DOA3)
			(conn RAMB16BWER DOA2 ==> DOA2 DOA2)
			(conn RAMB16BWER DOA1 ==> DOA1 DOA1)
			(conn RAMB16BWER DOA0 ==> DOA0 DOA0)
			(conn RAMB16BWER WEB3 <== WEB3INV OUT)
			(conn RAMB16BWER WEB2 <== WEB2INV OUT)
			(conn RAMB16BWER WEB1 <== WEB1INV OUT)
			(conn RAMB16BWER WEB0 <== WEB0INV OUT)
			(conn RAMB16BWER WEA3 <== WEA3INV OUT)
			(conn RAMB16BWER WEA2 <== WEA2INV OUT)
			(conn RAMB16BWER WEA1 <== WEA1INV OUT)
			(conn RAMB16BWER WEA0 <== WEA0INV OUT)
			(conn RAMB16BWER RSTB <== RSTBINV OUT)
			(conn RAMB16BWER RSTA <== RSTAINV OUT)
			(conn RAMB16BWER REGCEB <== REGCEBINV OUT)
			(conn RAMB16BWER REGCEA <== REGCEAINV OUT)
			(conn RAMB16BWER ENB <== ENBINV OUT)
			(conn RAMB16BWER ENA <== ENAINV OUT)
			(conn RAMB16BWER DIPB3 <== DIPB3 DIPB3)
			(conn RAMB16BWER DIPB2 <== DIPB2 DIPB2)
			(conn RAMB16BWER DIPB1 <== DIPB1 DIPB1)
			(conn RAMB16BWER DIPB0 <== DIPB0 DIPB0)
			(conn RAMB16BWER DIPA3 <== DIPA3 DIPA3)
			(conn RAMB16BWER DIPA2 <== DIPA2 DIPA2)
			(conn RAMB16BWER DIPA1 <== DIPA1 DIPA1)
			(conn RAMB16BWER DIPA0 <== DIPA0 DIPA0)
			(conn RAMB16BWER DIB31 <== DIB31 DIB31)
			(conn RAMB16BWER DIB30 <== DIB30 DIB30)
			(conn RAMB16BWER DIB29 <== DIB29 DIB29)
			(conn RAMB16BWER DIB28 <== DIB28 DIB28)
			(conn RAMB16BWER DIB27 <== DIB27 DIB27)
			(conn RAMB16BWER DIB26 <== DIB26 DIB26)
			(conn RAMB16BWER DIB25 <== DIB25 DIB25)
			(conn RAMB16BWER DIB24 <== DIB24 DIB24)
			(conn RAMB16BWER DIB23 <== DIB23 DIB23)
			(conn RAMB16BWER DIB22 <== DIB22 DIB22)
			(conn RAMB16BWER DIB21 <== DIB21 DIB21)
			(conn RAMB16BWER DIB20 <== DIB20 DIB20)
			(conn RAMB16BWER DIB19 <== DIB19 DIB19)
			(conn RAMB16BWER DIB18 <== DIB18 DIB18)
			(conn RAMB16BWER DIB17 <== DIB17 DIB17)
			(conn RAMB16BWER DIB16 <== DIB16 DIB16)
			(conn RAMB16BWER DIB15 <== DIB15 DIB15)
			(conn RAMB16BWER DIB14 <== DIB14 DIB14)
			(conn RAMB16BWER DIB13 <== DIB13 DIB13)
			(conn RAMB16BWER DIB12 <== DIB12 DIB12)
			(conn RAMB16BWER DIB11 <== DIB11 DIB11)
			(conn RAMB16BWER DIB10 <== DIB10 DIB10)
			(conn RAMB16BWER DIB9 <== DIB9 DIB9)
			(conn RAMB16BWER DIB8 <== DIB8 DIB8)
			(conn RAMB16BWER DIB7 <== DIB7 DIB7)
			(conn RAMB16BWER DIB6 <== DIB6 DIB6)
			(conn RAMB16BWER DIB5 <== DIB5 DIB5)
			(conn RAMB16BWER DIB4 <== DIB4 DIB4)
			(conn RAMB16BWER DIB3 <== DIB3 DIB3)
			(conn RAMB16BWER DIB2 <== DIB2 DIB2)
			(conn RAMB16BWER DIB1 <== DIB1 DIB1)
			(conn RAMB16BWER DIB0 <== DIB0 DIB0)
			(conn RAMB16BWER DIA31 <== DIA31 DIA31)
			(conn RAMB16BWER DIA30 <== DIA30 DIA30)
			(conn RAMB16BWER DIA29 <== DIA29 DIA29)
			(conn RAMB16BWER DIA28 <== DIA28 DIA28)
			(conn RAMB16BWER DIA27 <== DIA27 DIA27)
			(conn RAMB16BWER DIA26 <== DIA26 DIA26)
			(conn RAMB16BWER DIA25 <== DIA25 DIA25)
			(conn RAMB16BWER DIA24 <== DIA24 DIA24)
			(conn RAMB16BWER DIA23 <== DIA23 DIA23)
			(conn RAMB16BWER DIA22 <== DIA22 DIA22)
			(conn RAMB16BWER DIA21 <== DIA21 DIA21)
			(conn RAMB16BWER DIA20 <== DIA20 DIA20)
			(conn RAMB16BWER DIA19 <== DIA19 DIA19)
			(conn RAMB16BWER DIA18 <== DIA18 DIA18)
			(conn RAMB16BWER DIA17 <== DIA17 DIA17)
			(conn RAMB16BWER DIA16 <== DIA16 DIA16)
			(conn RAMB16BWER DIA15 <== DIA15 DIA15)
			(conn RAMB16BWER DIA14 <== DIA14 DIA14)
			(conn RAMB16BWER DIA13 <== DIA13 DIA13)
			(conn RAMB16BWER DIA12 <== DIA12 DIA12)
			(conn RAMB16BWER DIA11 <== DIA11 DIA11)
			(conn RAMB16BWER DIA10 <== DIA10 DIA10)
			(conn RAMB16BWER DIA9 <== DIA9 DIA9)
			(conn RAMB16BWER DIA8 <== DIA8 DIA8)
			(conn RAMB16BWER DIA7 <== DIA7 DIA7)
			(conn RAMB16BWER DIA6 <== DIA6 DIA6)
			(conn RAMB16BWER DIA5 <== DIA5 DIA5)
			(conn RAMB16BWER DIA4 <== DIA4 DIA4)
			(conn RAMB16BWER DIA3 <== DIA3 DIA3)
			(conn RAMB16BWER DIA2 <== DIA2 DIA2)
			(conn RAMB16BWER DIA1 <== DIA1 DIA1)
			(conn RAMB16BWER DIA0 <== DIA0 DIA0)
			(conn RAMB16BWER CLKB <== CLKBINV OUT)
			(conn RAMB16BWER CLKA <== CLKAINV OUT)
			(conn RAMB16BWER ADDRB13 <== ADDRB13 ADDRB13)
			(conn RAMB16BWER ADDRB12 <== ADDRB12 ADDRB12)
			(conn RAMB16BWER ADDRB11 <== ADDRB11 ADDRB11)
			(conn RAMB16BWER ADDRB10 <== ADDRB10 ADDRB10)
			(conn RAMB16BWER ADDRB9 <== ADDRB9 ADDRB9)
			(conn RAMB16BWER ADDRB8 <== ADDRB8 ADDRB8)
			(conn RAMB16BWER ADDRB7 <== ADDRB7 ADDRB7)
			(conn RAMB16BWER ADDRB6 <== ADDRB6 ADDRB6)
			(conn RAMB16BWER ADDRB5 <== ADDRB5 ADDRB5)
			(conn RAMB16BWER ADDRB4 <== ADDRB4 ADDRB4)
			(conn RAMB16BWER ADDRB3 <== ADDRB3 ADDRB3)
			(conn RAMB16BWER ADDRB2 <== ADDRB2 ADDRB2)
			(conn RAMB16BWER ADDRB1 <== ADDRB1 ADDRB1)
			(conn RAMB16BWER ADDRB0 <== ADDRB0 ADDRB0)
			(conn RAMB16BWER ADDRA13 <== ADDRA13 ADDRA13)
			(conn RAMB16BWER ADDRA12 <== ADDRA12 ADDRA12)
			(conn RAMB16BWER ADDRA11 <== ADDRA11 ADDRA11)
			(conn RAMB16BWER ADDRA10 <== ADDRA10 ADDRA10)
			(conn RAMB16BWER ADDRA9 <== ADDRA9 ADDRA9)
			(conn RAMB16BWER ADDRA8 <== ADDRA8 ADDRA8)
			(conn RAMB16BWER ADDRA7 <== ADDRA7 ADDRA7)
			(conn RAMB16BWER ADDRA6 <== ADDRA6 ADDRA6)
			(conn RAMB16BWER ADDRA5 <== ADDRA5 ADDRA5)
			(conn RAMB16BWER ADDRA4 <== ADDRA4 ADDRA4)
			(conn RAMB16BWER ADDRA3 <== ADDRA3 ADDRA3)
			(conn RAMB16BWER ADDRA2 <== ADDRA2 ADDRA2)
			(conn RAMB16BWER ADDRA1 <== ADDRA1 ADDRA1)
			(conn RAMB16BWER ADDRA0 <== ADDRA0 ADDRA0)
		)
		(element CLKA 1
			(pin CLKA output)
			(conn CLKA CLKA ==> CLKAINV CLKA_B)
			(conn CLKA CLKA ==> CLKAINV CLKA)
		)
		(element CLKAINV 3
			(pin CLKA_B input)
			(pin CLKA input)
			(pin OUT output)
			(cfg CLKA_B CLKA)
			(conn CLKAINV OUT ==> RAMB16BWER CLKA)
			(conn CLKAINV CLKA_B <== CLKA CLKA)
			(conn CLKAINV CLKA <== CLKA CLKA)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> RAMB16BWER CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element DATA_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DATA_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMB16BWER DIA0)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMB16BWER DIA10)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMB16BWER DIA11)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMB16BWER DIA12)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMB16BWER DIA13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMB16BWER DIA14)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMB16BWER DIA15)
		)
		(element DIA16 1
			(pin DIA16 output)
			(conn DIA16 DIA16 ==> RAMB16BWER DIA16)
		)
		(element DIA17 1
			(pin DIA17 output)
			(conn DIA17 DIA17 ==> RAMB16BWER DIA17)
		)
		(element DIA18 1
			(pin DIA18 output)
			(conn DIA18 DIA18 ==> RAMB16BWER DIA18)
		)
		(element DIA19 1
			(pin DIA19 output)
			(conn DIA19 DIA19 ==> RAMB16BWER DIA19)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMB16BWER DIA1)
		)
		(element DIA20 1
			(pin DIA20 output)
			(conn DIA20 DIA20 ==> RAMB16BWER DIA20)
		)
		(element DIA21 1
			(pin DIA21 output)
			(conn DIA21 DIA21 ==> RAMB16BWER DIA21)
		)
		(element DIA22 1
			(pin DIA22 output)
			(conn DIA22 DIA22 ==> RAMB16BWER DIA22)
		)
		(element DIA23 1
			(pin DIA23 output)
			(conn DIA23 DIA23 ==> RAMB16BWER DIA23)
		)
		(element DIA24 1
			(pin DIA24 output)
			(conn DIA24 DIA24 ==> RAMB16BWER DIA24)
		)
		(element DIA25 1
			(pin DIA25 output)
			(conn DIA25 DIA25 ==> RAMB16BWER DIA25)
		)
		(element DIA26 1
			(pin DIA26 output)
			(conn DIA26 DIA26 ==> RAMB16BWER DIA26)
		)
		(element DIA27 1
			(pin DIA27 output)
			(conn DIA27 DIA27 ==> RAMB16BWER DIA27)
		)
		(element DIA28 1
			(pin DIA28 output)
			(conn DIA28 DIA28 ==> RAMB16BWER DIA28)
		)
		(element DIA29 1
			(pin DIA29 output)
			(conn DIA29 DIA29 ==> RAMB16BWER DIA29)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMB16BWER DIA2)
		)
		(element DIA30 1
			(pin DIA30 output)
			(conn DIA30 DIA30 ==> RAMB16BWER DIA30)
		)
		(element DIA31 1
			(pin DIA31 output)
			(conn DIA31 DIA31 ==> RAMB16BWER DIA31)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMB16BWER DIA3)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMB16BWER DIA4)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMB16BWER DIA5)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMB16BWER DIA6)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMB16BWER DIA7)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMB16BWER DIA8)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMB16BWER DIA9)
		)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMB16BWER DIB0)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMB16BWER DIB10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMB16BWER DIB11)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMB16BWER DIB12)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMB16BWER DIB13)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMB16BWER DIB14)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMB16BWER DIB15)
		)
		(element DIB16 1
			(pin DIB16 output)
			(conn DIB16 DIB16 ==> RAMB16BWER DIB16)
		)
		(element DIB17 1
			(pin DIB17 output)
			(conn DIB17 DIB17 ==> RAMB16BWER DIB17)
		)
		(element DIB18 1
			(pin DIB18 output)
			(conn DIB18 DIB18 ==> RAMB16BWER DIB18)
		)
		(element DIB19 1
			(pin DIB19 output)
			(conn DIB19 DIB19 ==> RAMB16BWER DIB19)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMB16BWER DIB1)
		)
		(element DIB20 1
			(pin DIB20 output)
			(conn DIB20 DIB20 ==> RAMB16BWER DIB20)
		)
		(element DIB21 1
			(pin DIB21 output)
			(conn DIB21 DIB21 ==> RAMB16BWER DIB21)
		)
		(element DIB22 1
			(pin DIB22 output)
			(conn DIB22 DIB22 ==> RAMB16BWER DIB22)
		)
		(element DIB23 1
			(pin DIB23 output)
			(conn DIB23 DIB23 ==> RAMB16BWER DIB23)
		)
		(element DIB24 1
			(pin DIB24 output)
			(conn DIB24 DIB24 ==> RAMB16BWER DIB24)
		)
		(element DIB25 1
			(pin DIB25 output)
			(conn DIB25 DIB25 ==> RAMB16BWER DIB25)
		)
		(element DIB26 1
			(pin DIB26 output)
			(conn DIB26 DIB26 ==> RAMB16BWER DIB26)
		)
		(element DIB27 1
			(pin DIB27 output)
			(conn DIB27 DIB27 ==> RAMB16BWER DIB27)
		)
		(element DIB28 1
			(pin DIB28 output)
			(conn DIB28 DIB28 ==> RAMB16BWER DIB28)
		)
		(element DIB29 1
			(pin DIB29 output)
			(conn DIB29 DIB29 ==> RAMB16BWER DIB29)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMB16BWER DIB2)
		)
		(element DIB30 1
			(pin DIB30 output)
			(conn DIB30 DIB30 ==> RAMB16BWER DIB30)
		)
		(element DIB31 1
			(pin DIB31 output)
			(conn DIB31 DIB31 ==> RAMB16BWER DIB31)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMB16BWER DIB3)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMB16BWER DIB4)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMB16BWER DIB5)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMB16BWER DIB6)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMB16BWER DIB7)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMB16BWER DIB8)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMB16BWER DIB9)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMB16BWER DIPA0)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMB16BWER DIPA1)
		)
		(element DIPA2 1
			(pin DIPA2 output)
			(conn DIPA2 DIPA2 ==> RAMB16BWER DIPA2)
		)
		(element DIPA3 1
			(pin DIPA3 output)
			(conn DIPA3 DIPA3 ==> RAMB16BWER DIPA3)
		)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMB16BWER DIPB0)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMB16BWER DIPB1)
		)
		(element DIPB2 1
			(pin DIPB2 output)
			(conn DIPB2 DIPB2 ==> RAMB16BWER DIPB2)
		)
		(element DIPB3 1
			(pin DIPB3 output)
			(conn DIPB3 DIPB3 ==> RAMB16BWER DIPB3)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMB16BWER DOA0)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMB16BWER DOA10)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMB16BWER DOA11)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMB16BWER DOA12)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMB16BWER DOA13)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMB16BWER DOA14)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMB16BWER DOA15)
		)
		(element DOA16 1
			(pin DOA16 input)
			(conn DOA16 DOA16 <== RAMB16BWER DOA16)
		)
		(element DOA17 1
			(pin DOA17 input)
			(conn DOA17 DOA17 <== RAMB16BWER DOA17)
		)
		(element DOA18 1
			(pin DOA18 input)
			(conn DOA18 DOA18 <== RAMB16BWER DOA18)
		)
		(element DOA19 1
			(pin DOA19 input)
			(conn DOA19 DOA19 <== RAMB16BWER DOA19)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMB16BWER DOA1)
		)
		(element DOA20 1
			(pin DOA20 input)
			(conn DOA20 DOA20 <== RAMB16BWER DOA20)
		)
		(element DOA21 1
			(pin DOA21 input)
			(conn DOA21 DOA21 <== RAMB16BWER DOA21)
		)
		(element DOA22 1
			(pin DOA22 input)
			(conn DOA22 DOA22 <== RAMB16BWER DOA22)
		)
		(element DOA23 1
			(pin DOA23 input)
			(conn DOA23 DOA23 <== RAMB16BWER DOA23)
		)
		(element DOA24 1
			(pin DOA24 input)
			(conn DOA24 DOA24 <== RAMB16BWER DOA24)
		)
		(element DOA25 1
			(pin DOA25 input)
			(conn DOA25 DOA25 <== RAMB16BWER DOA25)
		)
		(element DOA26 1
			(pin DOA26 input)
			(conn DOA26 DOA26 <== RAMB16BWER DOA26)
		)
		(element DOA27 1
			(pin DOA27 input)
			(conn DOA27 DOA27 <== RAMB16BWER DOA27)
		)
		(element DOA28 1
			(pin DOA28 input)
			(conn DOA28 DOA28 <== RAMB16BWER DOA28)
		)
		(element DOA29 1
			(pin DOA29 input)
			(conn DOA29 DOA29 <== RAMB16BWER DOA29)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMB16BWER DOA2)
		)
		(element DOA30 1
			(pin DOA30 input)
			(conn DOA30 DOA30 <== RAMB16BWER DOA30)
		)
		(element DOA31 1
			(pin DOA31 input)
			(conn DOA31 DOA31 <== RAMB16BWER DOA31)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMB16BWER DOA3)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMB16BWER DOA4)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMB16BWER DOA5)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMB16BWER DOA6)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMB16BWER DOA7)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMB16BWER DOA8)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMB16BWER DOA9)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMB16BWER DOB0)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMB16BWER DOB10)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMB16BWER DOB11)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMB16BWER DOB12)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMB16BWER DOB13)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMB16BWER DOB14)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMB16BWER DOB15)
		)
		(element DOB16 1
			(pin DOB16 input)
			(conn DOB16 DOB16 <== RAMB16BWER DOB16)
		)
		(element DOB17 1
			(pin DOB17 input)
			(conn DOB17 DOB17 <== RAMB16BWER DOB17)
		)
		(element DOB18 1
			(pin DOB18 input)
			(conn DOB18 DOB18 <== RAMB16BWER DOB18)
		)
		(element DOB19 1
			(pin DOB19 input)
			(conn DOB19 DOB19 <== RAMB16BWER DOB19)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMB16BWER DOB1)
		)
		(element DOB20 1
			(pin DOB20 input)
			(conn DOB20 DOB20 <== RAMB16BWER DOB20)
		)
		(element DOB21 1
			(pin DOB21 input)
			(conn DOB21 DOB21 <== RAMB16BWER DOB21)
		)
		(element DOB22 1
			(pin DOB22 input)
			(conn DOB22 DOB22 <== RAMB16BWER DOB22)
		)
		(element DOB23 1
			(pin DOB23 input)
			(conn DOB23 DOB23 <== RAMB16BWER DOB23)
		)
		(element DOB24 1
			(pin DOB24 input)
			(conn DOB24 DOB24 <== RAMB16BWER DOB24)
		)
		(element DOB25 1
			(pin DOB25 input)
			(conn DOB25 DOB25 <== RAMB16BWER DOB25)
		)
		(element DOB26 1
			(pin DOB26 input)
			(conn DOB26 DOB26 <== RAMB16BWER DOB26)
		)
		(element DOB27 1
			(pin DOB27 input)
			(conn DOB27 DOB27 <== RAMB16BWER DOB27)
		)
		(element DOB28 1
			(pin DOB28 input)
			(conn DOB28 DOB28 <== RAMB16BWER DOB28)
		)
		(element DOB29 1
			(pin DOB29 input)
			(conn DOB29 DOB29 <== RAMB16BWER DOB29)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMB16BWER DOB2)
		)
		(element DOB30 1
			(pin DOB30 input)
			(conn DOB30 DOB30 <== RAMB16BWER DOB30)
		)
		(element DOB31 1
			(pin DOB31 input)
			(conn DOB31 DOB31 <== RAMB16BWER DOB31)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMB16BWER DOB3)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMB16BWER DOB4)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMB16BWER DOB5)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMB16BWER DOB6)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMB16BWER DOB7)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMB16BWER DOB8)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMB16BWER DOB9)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMB16BWER DOPA0)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMB16BWER DOPA1)
		)
		(element DOPA2 1
			(pin DOPA2 input)
			(conn DOPA2 DOPA2 <== RAMB16BWER DOPA2)
		)
		(element DOPA3 1
			(pin DOPA3 input)
			(conn DOPA3 DOPA3 <== RAMB16BWER DOPA3)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMB16BWER DOPB0)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMB16BWER DOPB1)
		)
		(element DOPB2 1
			(pin DOPB2 input)
			(conn DOPB2 DOPB2 <== RAMB16BWER DOPB2)
		)
		(element DOPB3 1
			(pin DOPB3 input)
			(conn DOPB3 DOPB3 <== RAMB16BWER DOPB3)
		)
		(element ENA 1
			(pin ENA output)
			(conn ENA ENA ==> ENAINV ENA_B)
			(conn ENA ENA ==> ENAINV ENA)
		)
		(element ENAINV 3
			(pin ENA_B input)
			(pin ENA input)
			(pin OUT output)
			(cfg ENA_B ENA)
			(conn ENAINV OUT ==> RAMB16BWER ENA)
			(conn ENAINV ENA_B <== ENA ENA)
			(conn ENAINV ENA <== ENA ENA)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> ENBINV ENB_B)
			(conn ENB ENB ==> ENBINV ENB)
		)
		(element ENBINV 3
			(pin ENB_B input)
			(pin ENB input)
			(pin OUT output)
			(cfg ENB_B ENB)
			(conn ENBINV OUT ==> RAMB16BWER ENB)
			(conn ENBINV ENB_B <== ENB ENB)
			(conn ENBINV ENB <== ENB ENB)
		)
		(element REGCEA 1
			(pin REGCEA output)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA_B)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA)
		)
		(element REGCEAINV 3
			(pin REGCEA_B input)
			(pin REGCEA input)
			(pin OUT output)
			(cfg REGCEA_B REGCEA)
			(conn REGCEAINV OUT ==> RAMB16BWER REGCEA)
			(conn REGCEAINV REGCEA_B <== REGCEA REGCEA)
			(conn REGCEAINV REGCEA <== REGCEA REGCEA)
		)
		(element REGCEB 1
			(pin REGCEB output)
			(conn REGCEB REGCEB ==> REGCEBINV REGCEB_B)
			(conn REGCEB REGCEB ==> REGCEBINV REGCEB)
		)
		(element REGCEBINV 3
			(pin REGCEB_B input)
			(pin REGCEB input)
			(pin OUT output)
			(cfg REGCEB_B REGCEB)
			(conn REGCEBINV OUT ==> RAMB16BWER REGCEB)
			(conn REGCEBINV REGCEB_B <== REGCEB REGCEB)
			(conn REGCEBINV REGCEB <== REGCEB REGCEB)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> RAMB16BWER RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> RSTBINV RSTB_B)
			(conn RSTB RSTB ==> RSTBINV RSTB)
		)
		(element RSTBINV 3
			(pin RSTB_B input)
			(pin RSTB input)
			(pin OUT output)
			(cfg RSTB_B RSTB)
			(conn RSTBINV OUT ==> RAMB16BWER RSTB)
			(conn RSTBINV RSTB_B <== RSTB RSTB)
			(conn RSTBINV RSTB <== RSTB RSTB)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element WEA0 1
			(pin WEA0 output)
			(conn WEA0 WEA0 ==> WEA0INV WEA0_B)
			(conn WEA0 WEA0 ==> WEA0INV WEA0)
		)
		(element WEA0INV 3
			(pin WEA0_B input)
			(pin WEA0 input)
			(pin OUT output)
			(cfg WEA0_B WEA0)
			(conn WEA0INV OUT ==> RAMB16BWER WEA0)
			(conn WEA0INV WEA0_B <== WEA0 WEA0)
			(conn WEA0INV WEA0 <== WEA0 WEA0)
		)
		(element WEA1 1
			(pin WEA1 output)
			(conn WEA1 WEA1 ==> WEA1INV WEA1_B)
			(conn WEA1 WEA1 ==> WEA1INV WEA1)
		)
		(element WEA1INV 3
			(pin WEA1_B input)
			(pin WEA1 input)
			(pin OUT output)
			(cfg WEA1_B WEA1)
			(conn WEA1INV OUT ==> RAMB16BWER WEA1)
			(conn WEA1INV WEA1_B <== WEA1 WEA1)
			(conn WEA1INV WEA1 <== WEA1 WEA1)
		)
		(element WEA2 1
			(pin WEA2 output)
			(conn WEA2 WEA2 ==> WEA2INV WEA2_B)
			(conn WEA2 WEA2 ==> WEA2INV WEA2)
		)
		(element WEA2INV 3
			(pin WEA2_B input)
			(pin WEA2 input)
			(pin OUT output)
			(cfg WEA2_B WEA2)
			(conn WEA2INV OUT ==> RAMB16BWER WEA2)
			(conn WEA2INV WEA2_B <== WEA2 WEA2)
			(conn WEA2INV WEA2 <== WEA2 WEA2)
		)
		(element WEA3 1
			(pin WEA3 output)
			(conn WEA3 WEA3 ==> WEA3INV WEA3_B)
			(conn WEA3 WEA3 ==> WEA3INV WEA3)
		)
		(element WEA3INV 3
			(pin WEA3_B input)
			(pin WEA3 input)
			(pin OUT output)
			(cfg WEA3_B WEA3)
			(conn WEA3INV OUT ==> RAMB16BWER WEA3)
			(conn WEA3INV WEA3_B <== WEA3 WEA3)
			(conn WEA3INV WEA3 <== WEA3 WEA3)
		)
		(element WEB0 1
			(pin WEB0 output)
			(conn WEB0 WEB0 ==> WEB0INV WEB0_B)
			(conn WEB0 WEB0 ==> WEB0INV WEB0)
		)
		(element WEB0INV 3
			(pin WEB0_B input)
			(pin WEB0 input)
			(pin OUT output)
			(cfg WEB0_B WEB0)
			(conn WEB0INV OUT ==> RAMB16BWER WEB0)
			(conn WEB0INV WEB0_B <== WEB0 WEB0)
			(conn WEB0INV WEB0 <== WEB0 WEB0)
		)
		(element WEB1 1
			(pin WEB1 output)
			(conn WEB1 WEB1 ==> WEB1INV WEB1_B)
			(conn WEB1 WEB1 ==> WEB1INV WEB1)
		)
		(element WEB1INV 3
			(pin WEB1_B input)
			(pin WEB1 input)
			(pin OUT output)
			(cfg WEB1_B WEB1)
			(conn WEB1INV OUT ==> RAMB16BWER WEB1)
			(conn WEB1INV WEB1_B <== WEB1 WEB1)
			(conn WEB1INV WEB1 <== WEB1 WEB1)
		)
		(element WEB2 1
			(pin WEB2 output)
			(conn WEB2 WEB2 ==> WEB2INV WEB2_B)
			(conn WEB2 WEB2 ==> WEB2INV WEB2)
		)
		(element WEB2INV 3
			(pin WEB2_B input)
			(pin WEB2 input)
			(pin OUT output)
			(cfg WEB2_B WEB2)
			(conn WEB2INV OUT ==> RAMB16BWER WEB2)
			(conn WEB2INV WEB2_B <== WEB2 WEB2)
			(conn WEB2INV WEB2 <== WEB2 WEB2)
		)
		(element WEB3 1
			(pin WEB3 output)
			(conn WEB3 WEB3 ==> WEB3INV WEB3_B)
			(conn WEB3 WEB3 ==> WEB3INV WEB3)
		)
		(element WEB3INV 3
			(pin WEB3_B input)
			(pin WEB3 input)
			(pin OUT output)
			(cfg WEB3_B WEB3)
			(conn WEB3INV OUT ==> RAMB16BWER WEB3)
			(conn WEB3INV WEB3_B <== WEB3 WEB3)
			(conn WEB3INV WEB3 <== WEB3 WEB3)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element RAM_MODE 0
			(cfg TDP SDP SP)
		)
		(element RST_PRIORITY_A 0
			(cfg SR CE)
		)
		(element RST_PRIORITY_B 0
			(cfg SR CE)
		)
		(element EN_RSTRAM_A 0
			(cfg FALSE TRUE)
		)
		(element EN_RSTRAM_B 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB8BWER 110 135
		(pin CLKBRDCLK CLKBRDCLK input)
		(pin CLKAWRCLK CLKAWRCLK input)
		(pin ENBRDEN ENBRDEN input)
		(pin ENAWREN ENAWREN input)
		(pin REGCEBREGCE REGCEBREGCE input)
		(pin REGCEA REGCEA input)
		(pin RSTBRST RSTBRST input)
		(pin RSTA RSTA input)
		(pin WEBWEU0 WEBWEU0 input)
		(pin WEBWEU1 WEBWEU1 input)
		(pin WEAWEL0 WEAWEL0 input)
		(pin WEAWEL1 WEAWEL1 input)
		(pin ADDRBRDADDR0 ADDRBRDADDR0 input)
		(pin ADDRBRDADDR1 ADDRBRDADDR1 input)
		(pin ADDRBRDADDR2 ADDRBRDADDR2 input)
		(pin ADDRBRDADDR3 ADDRBRDADDR3 input)
		(pin ADDRBRDADDR4 ADDRBRDADDR4 input)
		(pin ADDRBRDADDR5 ADDRBRDADDR5 input)
		(pin ADDRBRDADDR6 ADDRBRDADDR6 input)
		(pin ADDRBRDADDR7 ADDRBRDADDR7 input)
		(pin ADDRBRDADDR8 ADDRBRDADDR8 input)
		(pin ADDRBRDADDR9 ADDRBRDADDR9 input)
		(pin ADDRBRDADDR10 ADDRBRDADDR10 input)
		(pin ADDRBRDADDR11 ADDRBRDADDR11 input)
		(pin ADDRBRDADDR12 ADDRBRDADDR12 input)
		(pin ADDRAWRADDR0 ADDRAWRADDR0 input)
		(pin ADDRAWRADDR1 ADDRAWRADDR1 input)
		(pin ADDRAWRADDR2 ADDRAWRADDR2 input)
		(pin ADDRAWRADDR3 ADDRAWRADDR3 input)
		(pin ADDRAWRADDR4 ADDRAWRADDR4 input)
		(pin ADDRAWRADDR5 ADDRAWRADDR5 input)
		(pin ADDRAWRADDR6 ADDRAWRADDR6 input)
		(pin ADDRAWRADDR7 ADDRAWRADDR7 input)
		(pin ADDRAWRADDR8 ADDRAWRADDR8 input)
		(pin ADDRAWRADDR9 ADDRAWRADDR9 input)
		(pin ADDRAWRADDR10 ADDRAWRADDR10 input)
		(pin ADDRAWRADDR11 ADDRAWRADDR11 input)
		(pin ADDRAWRADDR12 ADDRAWRADDR12 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin DIBDI0 DIBDI0 input)
		(pin DIBDI1 DIBDI1 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI15 DIBDI15 input)
		(pin DIADI0 DIADI0 input)
		(pin DIADI1 DIADI1 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI15 DIADI15 input)
		(pin DOPBDOP0 DOPBDOP0 output)
		(pin DOPBDOP1 DOPBDOP1 output)
		(pin DOPADOP0 DOPADOP0 output)
		(pin DOPADOP1 DOPADOP1 output)
		(pin DOBDO0 DOBDO0 output)
		(pin DOBDO1 DOBDO1 output)
		(pin DOBDO2 DOBDO2 output)
		(pin DOBDO3 DOBDO3 output)
		(pin DOBDO4 DOBDO4 output)
		(pin DOBDO5 DOBDO5 output)
		(pin DOBDO6 DOBDO6 output)
		(pin DOBDO7 DOBDO7 output)
		(pin DOBDO8 DOBDO8 output)
		(pin DOBDO9 DOBDO9 output)
		(pin DOBDO10 DOBDO10 output)
		(pin DOBDO11 DOBDO11 output)
		(pin DOBDO12 DOBDO12 output)
		(pin DOBDO13 DOBDO13 output)
		(pin DOBDO14 DOBDO14 output)
		(pin DOBDO15 DOBDO15 output)
		(pin DOADO0 DOADO0 output)
		(pin DOADO1 DOADO1 output)
		(pin DOADO2 DOADO2 output)
		(pin DOADO3 DOADO3 output)
		(pin DOADO4 DOADO4 output)
		(pin DOADO5 DOADO5 output)
		(pin DOADO6 DOADO6 output)
		(pin DOADO7 DOADO7 output)
		(pin DOADO8 DOADO8 output)
		(pin DOADO9 DOADO9 output)
		(pin DOADO10 DOADO10 output)
		(pin DOADO11 DOADO11 output)
		(pin DOADO12 DOADO12 output)
		(pin DOADO13 DOADO13 output)
		(pin DOADO14 DOADO14 output)
		(pin DOADO15 DOADO15 output)
		(element ADDRAWRADDR0 1
			(pin ADDRAWRADDR0 output)
			(conn ADDRAWRADDR0 ADDRAWRADDR0 ==> RAMB8BWER ADDRAWRADDR0)
		)
		(element ADDRAWRADDR10 1
			(pin ADDRAWRADDR10 output)
			(conn ADDRAWRADDR10 ADDRAWRADDR10 ==> RAMB8BWER ADDRAWRADDR10)
		)
		(element ADDRAWRADDR11 1
			(pin ADDRAWRADDR11 output)
			(conn ADDRAWRADDR11 ADDRAWRADDR11 ==> RAMB8BWER ADDRAWRADDR11)
		)
		(element ADDRAWRADDR12 1
			(pin ADDRAWRADDR12 output)
			(conn ADDRAWRADDR12 ADDRAWRADDR12 ==> RAMB8BWER ADDRAWRADDR12)
		)
		(element ADDRAWRADDR1 1
			(pin ADDRAWRADDR1 output)
			(conn ADDRAWRADDR1 ADDRAWRADDR1 ==> RAMB8BWER ADDRAWRADDR1)
		)
		(element ADDRAWRADDR2 1
			(pin ADDRAWRADDR2 output)
			(conn ADDRAWRADDR2 ADDRAWRADDR2 ==> RAMB8BWER ADDRAWRADDR2)
		)
		(element ADDRAWRADDR3 1
			(pin ADDRAWRADDR3 output)
			(conn ADDRAWRADDR3 ADDRAWRADDR3 ==> RAMB8BWER ADDRAWRADDR3)
		)
		(element ADDRAWRADDR4 1
			(pin ADDRAWRADDR4 output)
			(conn ADDRAWRADDR4 ADDRAWRADDR4 ==> RAMB8BWER ADDRAWRADDR4)
		)
		(element ADDRAWRADDR5 1
			(pin ADDRAWRADDR5 output)
			(conn ADDRAWRADDR5 ADDRAWRADDR5 ==> RAMB8BWER ADDRAWRADDR5)
		)
		(element ADDRAWRADDR6 1
			(pin ADDRAWRADDR6 output)
			(conn ADDRAWRADDR6 ADDRAWRADDR6 ==> RAMB8BWER ADDRAWRADDR6)
		)
		(element ADDRAWRADDR7 1
			(pin ADDRAWRADDR7 output)
			(conn ADDRAWRADDR7 ADDRAWRADDR7 ==> RAMB8BWER ADDRAWRADDR7)
		)
		(element ADDRAWRADDR8 1
			(pin ADDRAWRADDR8 output)
			(conn ADDRAWRADDR8 ADDRAWRADDR8 ==> RAMB8BWER ADDRAWRADDR8)
		)
		(element ADDRAWRADDR9 1
			(pin ADDRAWRADDR9 output)
			(conn ADDRAWRADDR9 ADDRAWRADDR9 ==> RAMB8BWER ADDRAWRADDR9)
		)
		(element ADDRBRDADDR0 1
			(pin ADDRBRDADDR0 output)
			(conn ADDRBRDADDR0 ADDRBRDADDR0 ==> RAMB8BWER ADDRBRDADDR0)
		)
		(element ADDRBRDADDR10 1
			(pin ADDRBRDADDR10 output)
			(conn ADDRBRDADDR10 ADDRBRDADDR10 ==> RAMB8BWER ADDRBRDADDR10)
		)
		(element ADDRBRDADDR11 1
			(pin ADDRBRDADDR11 output)
			(conn ADDRBRDADDR11 ADDRBRDADDR11 ==> RAMB8BWER ADDRBRDADDR11)
		)
		(element ADDRBRDADDR12 1
			(pin ADDRBRDADDR12 output)
			(conn ADDRBRDADDR12 ADDRBRDADDR12 ==> RAMB8BWER ADDRBRDADDR12)
		)
		(element ADDRBRDADDR1 1
			(pin ADDRBRDADDR1 output)
			(conn ADDRBRDADDR1 ADDRBRDADDR1 ==> RAMB8BWER ADDRBRDADDR1)
		)
		(element ADDRBRDADDR2 1
			(pin ADDRBRDADDR2 output)
			(conn ADDRBRDADDR2 ADDRBRDADDR2 ==> RAMB8BWER ADDRBRDADDR2)
		)
		(element ADDRBRDADDR3 1
			(pin ADDRBRDADDR3 output)
			(conn ADDRBRDADDR3 ADDRBRDADDR3 ==> RAMB8BWER ADDRBRDADDR3)
		)
		(element ADDRBRDADDR4 1
			(pin ADDRBRDADDR4 output)
			(conn ADDRBRDADDR4 ADDRBRDADDR4 ==> RAMB8BWER ADDRBRDADDR4)
		)
		(element ADDRBRDADDR5 1
			(pin ADDRBRDADDR5 output)
			(conn ADDRBRDADDR5 ADDRBRDADDR5 ==> RAMB8BWER ADDRBRDADDR5)
		)
		(element ADDRBRDADDR6 1
			(pin ADDRBRDADDR6 output)
			(conn ADDRBRDADDR6 ADDRBRDADDR6 ==> RAMB8BWER ADDRBRDADDR6)
		)
		(element ADDRBRDADDR7 1
			(pin ADDRBRDADDR7 output)
			(conn ADDRBRDADDR7 ADDRBRDADDR7 ==> RAMB8BWER ADDRBRDADDR7)
		)
		(element ADDRBRDADDR8 1
			(pin ADDRBRDADDR8 output)
			(conn ADDRBRDADDR8 ADDRBRDADDR8 ==> RAMB8BWER ADDRBRDADDR8)
		)
		(element ADDRBRDADDR9 1
			(pin ADDRBRDADDR9 output)
			(conn ADDRBRDADDR9 ADDRBRDADDR9 ==> RAMB8BWER ADDRBRDADDR9)
		)
		(element RAMB8BWER 110 # BEL
			(pin WEBWEU1 input)
			(pin WEBWEU0 input)
			(pin WEAWEL1 input)
			(pin WEAWEL0 input)
			(pin RSTBRST input)
			(pin RSTA input)
			(pin REGCEBREGCE input)
			(pin REGCEA input)
			(pin ENBRDEN input)
			(pin ENAWREN input)
			(pin DOPBDOP1 output)
			(pin DOPBDOP0 output)
			(pin DOPADOP1 output)
			(pin DOPADOP0 output)
			(pin DOBDO15 output)
			(pin DOBDO14 output)
			(pin DOBDO13 output)
			(pin DOBDO12 output)
			(pin DOBDO11 output)
			(pin DOBDO10 output)
			(pin DOBDO9 output)
			(pin DOBDO8 output)
			(pin DOBDO7 output)
			(pin DOBDO6 output)
			(pin DOBDO5 output)
			(pin DOBDO4 output)
			(pin DOBDO3 output)
			(pin DOBDO2 output)
			(pin DOBDO1 output)
			(pin DOBDO0 output)
			(pin DOADO15 output)
			(pin DOADO14 output)
			(pin DOADO13 output)
			(pin DOADO12 output)
			(pin DOADO11 output)
			(pin DOADO10 output)
			(pin DOADO9 output)
			(pin DOADO8 output)
			(pin DOADO7 output)
			(pin DOADO6 output)
			(pin DOADO5 output)
			(pin DOADO4 output)
			(pin DOADO3 output)
			(pin DOADO2 output)
			(pin DOADO1 output)
			(pin DOADO0 output)
			(pin DIPBDIP1 input)
			(pin DIPBDIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP0 input)
			(pin DIBDI15 input)
			(pin DIBDI14 input)
			(pin DIBDI13 input)
			(pin DIBDI12 input)
			(pin DIBDI11 input)
			(pin DIBDI10 input)
			(pin DIBDI9 input)
			(pin DIBDI8 input)
			(pin DIBDI7 input)
			(pin DIBDI6 input)
			(pin DIBDI5 input)
			(pin DIBDI4 input)
			(pin DIBDI3 input)
			(pin DIBDI2 input)
			(pin DIBDI1 input)
			(pin DIBDI0 input)
			(pin DIADI15 input)
			(pin DIADI14 input)
			(pin DIADI13 input)
			(pin DIADI12 input)
			(pin DIADI11 input)
			(pin DIADI10 input)
			(pin DIADI9 input)
			(pin DIADI8 input)
			(pin DIADI7 input)
			(pin DIADI6 input)
			(pin DIADI5 input)
			(pin DIADI4 input)
			(pin DIADI3 input)
			(pin DIADI2 input)
			(pin DIADI1 input)
			(pin DIADI0 input)
			(pin CLKBRDCLK input)
			(pin CLKAWRCLK input)
			(pin ADDRBRDADDR12 input)
			(pin ADDRBRDADDR11 input)
			(pin ADDRBRDADDR10 input)
			(pin ADDRBRDADDR9 input)
			(pin ADDRBRDADDR8 input)
			(pin ADDRBRDADDR7 input)
			(pin ADDRBRDADDR6 input)
			(pin ADDRBRDADDR5 input)
			(pin ADDRBRDADDR4 input)
			(pin ADDRBRDADDR3 input)
			(pin ADDRBRDADDR2 input)
			(pin ADDRBRDADDR1 input)
			(pin ADDRBRDADDR0 input)
			(pin ADDRAWRADDR12 input)
			(pin ADDRAWRADDR11 input)
			(pin ADDRAWRADDR10 input)
			(pin ADDRAWRADDR9 input)
			(pin ADDRAWRADDR8 input)
			(pin ADDRAWRADDR7 input)
			(pin ADDRAWRADDR6 input)
			(pin ADDRAWRADDR5 input)
			(pin ADDRAWRADDR4 input)
			(pin ADDRAWRADDR3 input)
			(pin ADDRAWRADDR2 input)
			(pin ADDRAWRADDR1 input)
			(pin ADDRAWRADDR0 input)
			(conn RAMB8BWER DOPBDOP1 ==> DOPBDOP1 DOPBDOP1)
			(conn RAMB8BWER DOPBDOP0 ==> DOPBDOP0 DOPBDOP0)
			(conn RAMB8BWER DOPADOP1 ==> DOPADOP1 DOPADOP1)
			(conn RAMB8BWER DOPADOP0 ==> DOPADOP0 DOPADOP0)
			(conn RAMB8BWER DOBDO15 ==> DOBDO15 DOBDO15)
			(conn RAMB8BWER DOBDO14 ==> DOBDO14 DOBDO14)
			(conn RAMB8BWER DOBDO13 ==> DOBDO13 DOBDO13)
			(conn RAMB8BWER DOBDO12 ==> DOBDO12 DOBDO12)
			(conn RAMB8BWER DOBDO11 ==> DOBDO11 DOBDO11)
			(conn RAMB8BWER DOBDO10 ==> DOBDO10 DOBDO10)
			(conn RAMB8BWER DOBDO9 ==> DOBDO9 DOBDO9)
			(conn RAMB8BWER DOBDO8 ==> DOBDO8 DOBDO8)
			(conn RAMB8BWER DOBDO7 ==> DOBDO7 DOBDO7)
			(conn RAMB8BWER DOBDO6 ==> DOBDO6 DOBDO6)
			(conn RAMB8BWER DOBDO5 ==> DOBDO5 DOBDO5)
			(conn RAMB8BWER DOBDO4 ==> DOBDO4 DOBDO4)
			(conn RAMB8BWER DOBDO3 ==> DOBDO3 DOBDO3)
			(conn RAMB8BWER DOBDO2 ==> DOBDO2 DOBDO2)
			(conn RAMB8BWER DOBDO1 ==> DOBDO1 DOBDO1)
			(conn RAMB8BWER DOBDO0 ==> DOBDO0 DOBDO0)
			(conn RAMB8BWER DOADO15 ==> DOADO15 DOADO15)
			(conn RAMB8BWER DOADO14 ==> DOADO14 DOADO14)
			(conn RAMB8BWER DOADO13 ==> DOADO13 DOADO13)
			(conn RAMB8BWER DOADO12 ==> DOADO12 DOADO12)
			(conn RAMB8BWER DOADO11 ==> DOADO11 DOADO11)
			(conn RAMB8BWER DOADO10 ==> DOADO10 DOADO10)
			(conn RAMB8BWER DOADO9 ==> DOADO9 DOADO9)
			(conn RAMB8BWER DOADO8 ==> DOADO8 DOADO8)
			(conn RAMB8BWER DOADO7 ==> DOADO7 DOADO7)
			(conn RAMB8BWER DOADO6 ==> DOADO6 DOADO6)
			(conn RAMB8BWER DOADO5 ==> DOADO5 DOADO5)
			(conn RAMB8BWER DOADO4 ==> DOADO4 DOADO4)
			(conn RAMB8BWER DOADO3 ==> DOADO3 DOADO3)
			(conn RAMB8BWER DOADO2 ==> DOADO2 DOADO2)
			(conn RAMB8BWER DOADO1 ==> DOADO1 DOADO1)
			(conn RAMB8BWER DOADO0 ==> DOADO0 DOADO0)
			(conn RAMB8BWER WEBWEU1 <== WEBWEU1INV OUT)
			(conn RAMB8BWER WEBWEU0 <== WEBWEU0INV OUT)
			(conn RAMB8BWER WEAWEL1 <== WEAWEL1INV OUT)
			(conn RAMB8BWER WEAWEL0 <== WEAWEL0INV OUT)
			(conn RAMB8BWER RSTBRST <== RSTBRSTINV OUT)
			(conn RAMB8BWER RSTA <== RSTAINV OUT)
			(conn RAMB8BWER REGCEBREGCE <== REGCEBREGCEINV OUT)
			(conn RAMB8BWER REGCEA <== REGCEAINV OUT)
			(conn RAMB8BWER ENBRDEN <== ENBRDENINV OUT)
			(conn RAMB8BWER ENAWREN <== ENAWRENINV OUT)
			(conn RAMB8BWER DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn RAMB8BWER DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn RAMB8BWER DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn RAMB8BWER DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn RAMB8BWER DIBDI15 <== DIBDI15 DIBDI15)
			(conn RAMB8BWER DIBDI14 <== DIBDI14 DIBDI14)
			(conn RAMB8BWER DIBDI13 <== DIBDI13 DIBDI13)
			(conn RAMB8BWER DIBDI12 <== DIBDI12 DIBDI12)
			(conn RAMB8BWER DIBDI11 <== DIBDI11 DIBDI11)
			(conn RAMB8BWER DIBDI10 <== DIBDI10 DIBDI10)
			(conn RAMB8BWER DIBDI9 <== DIBDI9 DIBDI9)
			(conn RAMB8BWER DIBDI8 <== DIBDI8 DIBDI8)
			(conn RAMB8BWER DIBDI7 <== DIBDI7 DIBDI7)
			(conn RAMB8BWER DIBDI6 <== DIBDI6 DIBDI6)
			(conn RAMB8BWER DIBDI5 <== DIBDI5 DIBDI5)
			(conn RAMB8BWER DIBDI4 <== DIBDI4 DIBDI4)
			(conn RAMB8BWER DIBDI3 <== DIBDI3 DIBDI3)
			(conn RAMB8BWER DIBDI2 <== DIBDI2 DIBDI2)
			(conn RAMB8BWER DIBDI1 <== DIBDI1 DIBDI1)
			(conn RAMB8BWER DIBDI0 <== DIBDI0 DIBDI0)
			(conn RAMB8BWER DIADI15 <== DIADI15 DIADI15)
			(conn RAMB8BWER DIADI14 <== DIADI14 DIADI14)
			(conn RAMB8BWER DIADI13 <== DIADI13 DIADI13)
			(conn RAMB8BWER DIADI12 <== DIADI12 DIADI12)
			(conn RAMB8BWER DIADI11 <== DIADI11 DIADI11)
			(conn RAMB8BWER DIADI10 <== DIADI10 DIADI10)
			(conn RAMB8BWER DIADI9 <== DIADI9 DIADI9)
			(conn RAMB8BWER DIADI8 <== DIADI8 DIADI8)
			(conn RAMB8BWER DIADI7 <== DIADI7 DIADI7)
			(conn RAMB8BWER DIADI6 <== DIADI6 DIADI6)
			(conn RAMB8BWER DIADI5 <== DIADI5 DIADI5)
			(conn RAMB8BWER DIADI4 <== DIADI4 DIADI4)
			(conn RAMB8BWER DIADI3 <== DIADI3 DIADI3)
			(conn RAMB8BWER DIADI2 <== DIADI2 DIADI2)
			(conn RAMB8BWER DIADI1 <== DIADI1 DIADI1)
			(conn RAMB8BWER DIADI0 <== DIADI0 DIADI0)
			(conn RAMB8BWER CLKBRDCLK <== CLKBRDCLKINV OUT)
			(conn RAMB8BWER CLKAWRCLK <== CLKAWRCLKINV OUT)
			(conn RAMB8BWER ADDRBRDADDR12 <== ADDRBRDADDR12 ADDRBRDADDR12)
			(conn RAMB8BWER ADDRBRDADDR11 <== ADDRBRDADDR11 ADDRBRDADDR11)
			(conn RAMB8BWER ADDRBRDADDR10 <== ADDRBRDADDR10 ADDRBRDADDR10)
			(conn RAMB8BWER ADDRBRDADDR9 <== ADDRBRDADDR9 ADDRBRDADDR9)
			(conn RAMB8BWER ADDRBRDADDR8 <== ADDRBRDADDR8 ADDRBRDADDR8)
			(conn RAMB8BWER ADDRBRDADDR7 <== ADDRBRDADDR7 ADDRBRDADDR7)
			(conn RAMB8BWER ADDRBRDADDR6 <== ADDRBRDADDR6 ADDRBRDADDR6)
			(conn RAMB8BWER ADDRBRDADDR5 <== ADDRBRDADDR5 ADDRBRDADDR5)
			(conn RAMB8BWER ADDRBRDADDR4 <== ADDRBRDADDR4 ADDRBRDADDR4)
			(conn RAMB8BWER ADDRBRDADDR3 <== ADDRBRDADDR3 ADDRBRDADDR3)
			(conn RAMB8BWER ADDRBRDADDR2 <== ADDRBRDADDR2 ADDRBRDADDR2)
			(conn RAMB8BWER ADDRBRDADDR1 <== ADDRBRDADDR1 ADDRBRDADDR1)
			(conn RAMB8BWER ADDRBRDADDR0 <== ADDRBRDADDR0 ADDRBRDADDR0)
			(conn RAMB8BWER ADDRAWRADDR12 <== ADDRAWRADDR12 ADDRAWRADDR12)
			(conn RAMB8BWER ADDRAWRADDR11 <== ADDRAWRADDR11 ADDRAWRADDR11)
			(conn RAMB8BWER ADDRAWRADDR10 <== ADDRAWRADDR10 ADDRAWRADDR10)
			(conn RAMB8BWER ADDRAWRADDR9 <== ADDRAWRADDR9 ADDRAWRADDR9)
			(conn RAMB8BWER ADDRAWRADDR8 <== ADDRAWRADDR8 ADDRAWRADDR8)
			(conn RAMB8BWER ADDRAWRADDR7 <== ADDRAWRADDR7 ADDRAWRADDR7)
			(conn RAMB8BWER ADDRAWRADDR6 <== ADDRAWRADDR6 ADDRAWRADDR6)
			(conn RAMB8BWER ADDRAWRADDR5 <== ADDRAWRADDR5 ADDRAWRADDR5)
			(conn RAMB8BWER ADDRAWRADDR4 <== ADDRAWRADDR4 ADDRAWRADDR4)
			(conn RAMB8BWER ADDRAWRADDR3 <== ADDRAWRADDR3 ADDRAWRADDR3)
			(conn RAMB8BWER ADDRAWRADDR2 <== ADDRAWRADDR2 ADDRAWRADDR2)
			(conn RAMB8BWER ADDRAWRADDR1 <== ADDRAWRADDR1 ADDRAWRADDR1)
			(conn RAMB8BWER ADDRAWRADDR0 <== ADDRAWRADDR0 ADDRAWRADDR0)
		)
		(element CLKAWRCLK 1
			(pin CLKAWRCLK output)
			(conn CLKAWRCLK CLKAWRCLK ==> CLKAWRCLKINV CLKAWRCLK_B)
			(conn CLKAWRCLK CLKAWRCLK ==> CLKAWRCLKINV CLKAWRCLK)
		)
		(element CLKAWRCLKINV 3
			(pin CLKAWRCLK_B input)
			(pin CLKAWRCLK input)
			(pin OUT output)
			(cfg CLKAWRCLK_B CLKAWRCLK)
			(conn CLKAWRCLKINV OUT ==> RAMB8BWER CLKAWRCLK)
			(conn CLKAWRCLKINV CLKAWRCLK_B <== CLKAWRCLK CLKAWRCLK)
			(conn CLKAWRCLKINV CLKAWRCLK <== CLKAWRCLK CLKAWRCLK)
		)
		(element CLKBRDCLK 1
			(pin CLKBRDCLK output)
			(conn CLKBRDCLK CLKBRDCLK ==> CLKBRDCLKINV CLKBRDCLK_B)
			(conn CLKBRDCLK CLKBRDCLK ==> CLKBRDCLKINV CLKBRDCLK)
		)
		(element CLKBRDCLKINV 3
			(pin CLKBRDCLK_B input)
			(pin CLKBRDCLK input)
			(pin OUT output)
			(cfg CLKBRDCLK_B CLKBRDCLK)
			(conn CLKBRDCLKINV OUT ==> RAMB8BWER CLKBRDCLK)
			(conn CLKBRDCLKINV CLKBRDCLK_B <== CLKBRDCLK CLKBRDCLK)
			(conn CLKBRDCLKINV CLKBRDCLK <== CLKBRDCLK CLKBRDCLK)
		)
		(element DATA_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DATA_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> RAMB8BWER DIADI0)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> RAMB8BWER DIADI10)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> RAMB8BWER DIADI11)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> RAMB8BWER DIADI12)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> RAMB8BWER DIADI13)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> RAMB8BWER DIADI14)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> RAMB8BWER DIADI15)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> RAMB8BWER DIADI1)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> RAMB8BWER DIADI2)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> RAMB8BWER DIADI3)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> RAMB8BWER DIADI4)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> RAMB8BWER DIADI5)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> RAMB8BWER DIADI6)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> RAMB8BWER DIADI7)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> RAMB8BWER DIADI8)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> RAMB8BWER DIADI9)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> RAMB8BWER DIBDI0)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> RAMB8BWER DIBDI10)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> RAMB8BWER DIBDI11)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> RAMB8BWER DIBDI12)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> RAMB8BWER DIBDI13)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> RAMB8BWER DIBDI14)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> RAMB8BWER DIBDI15)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> RAMB8BWER DIBDI1)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> RAMB8BWER DIBDI2)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> RAMB8BWER DIBDI3)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> RAMB8BWER DIBDI4)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> RAMB8BWER DIBDI5)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> RAMB8BWER DIBDI6)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> RAMB8BWER DIBDI7)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> RAMB8BWER DIBDI8)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> RAMB8BWER DIBDI9)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> RAMB8BWER DIPADIP0)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> RAMB8BWER DIPADIP1)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> RAMB8BWER DIPBDIP0)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> RAMB8BWER DIPBDIP1)
		)
		(element DOADO0 1
			(pin DOADO0 input)
			(conn DOADO0 DOADO0 <== RAMB8BWER DOADO0)
		)
		(element DOADO10 1
			(pin DOADO10 input)
			(conn DOADO10 DOADO10 <== RAMB8BWER DOADO10)
		)
		(element DOADO11 1
			(pin DOADO11 input)
			(conn DOADO11 DOADO11 <== RAMB8BWER DOADO11)
		)
		(element DOADO12 1
			(pin DOADO12 input)
			(conn DOADO12 DOADO12 <== RAMB8BWER DOADO12)
		)
		(element DOADO13 1
			(pin DOADO13 input)
			(conn DOADO13 DOADO13 <== RAMB8BWER DOADO13)
		)
		(element DOADO14 1
			(pin DOADO14 input)
			(conn DOADO14 DOADO14 <== RAMB8BWER DOADO14)
		)
		(element DOADO15 1
			(pin DOADO15 input)
			(conn DOADO15 DOADO15 <== RAMB8BWER DOADO15)
		)
		(element DOADO1 1
			(pin DOADO1 input)
			(conn DOADO1 DOADO1 <== RAMB8BWER DOADO1)
		)
		(element DOADO2 1
			(pin DOADO2 input)
			(conn DOADO2 DOADO2 <== RAMB8BWER DOADO2)
		)
		(element DOADO3 1
			(pin DOADO3 input)
			(conn DOADO3 DOADO3 <== RAMB8BWER DOADO3)
		)
		(element DOADO4 1
			(pin DOADO4 input)
			(conn DOADO4 DOADO4 <== RAMB8BWER DOADO4)
		)
		(element DOADO5 1
			(pin DOADO5 input)
			(conn DOADO5 DOADO5 <== RAMB8BWER DOADO5)
		)
		(element DOADO6 1
			(pin DOADO6 input)
			(conn DOADO6 DOADO6 <== RAMB8BWER DOADO6)
		)
		(element DOADO7 1
			(pin DOADO7 input)
			(conn DOADO7 DOADO7 <== RAMB8BWER DOADO7)
		)
		(element DOADO8 1
			(pin DOADO8 input)
			(conn DOADO8 DOADO8 <== RAMB8BWER DOADO8)
		)
		(element DOADO9 1
			(pin DOADO9 input)
			(conn DOADO9 DOADO9 <== RAMB8BWER DOADO9)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DOBDO0 1
			(pin DOBDO0 input)
			(conn DOBDO0 DOBDO0 <== RAMB8BWER DOBDO0)
		)
		(element DOBDO10 1
			(pin DOBDO10 input)
			(conn DOBDO10 DOBDO10 <== RAMB8BWER DOBDO10)
		)
		(element DOBDO11 1
			(pin DOBDO11 input)
			(conn DOBDO11 DOBDO11 <== RAMB8BWER DOBDO11)
		)
		(element DOBDO12 1
			(pin DOBDO12 input)
			(conn DOBDO12 DOBDO12 <== RAMB8BWER DOBDO12)
		)
		(element DOBDO13 1
			(pin DOBDO13 input)
			(conn DOBDO13 DOBDO13 <== RAMB8BWER DOBDO13)
		)
		(element DOBDO14 1
			(pin DOBDO14 input)
			(conn DOBDO14 DOBDO14 <== RAMB8BWER DOBDO14)
		)
		(element DOBDO15 1
			(pin DOBDO15 input)
			(conn DOBDO15 DOBDO15 <== RAMB8BWER DOBDO15)
		)
		(element DOBDO1 1
			(pin DOBDO1 input)
			(conn DOBDO1 DOBDO1 <== RAMB8BWER DOBDO1)
		)
		(element DOBDO2 1
			(pin DOBDO2 input)
			(conn DOBDO2 DOBDO2 <== RAMB8BWER DOBDO2)
		)
		(element DOBDO3 1
			(pin DOBDO3 input)
			(conn DOBDO3 DOBDO3 <== RAMB8BWER DOBDO3)
		)
		(element DOBDO4 1
			(pin DOBDO4 input)
			(conn DOBDO4 DOBDO4 <== RAMB8BWER DOBDO4)
		)
		(element DOBDO5 1
			(pin DOBDO5 input)
			(conn DOBDO5 DOBDO5 <== RAMB8BWER DOBDO5)
		)
		(element DOBDO6 1
			(pin DOBDO6 input)
			(conn DOBDO6 DOBDO6 <== RAMB8BWER DOBDO6)
		)
		(element DOBDO7 1
			(pin DOBDO7 input)
			(conn DOBDO7 DOBDO7 <== RAMB8BWER DOBDO7)
		)
		(element DOBDO8 1
			(pin DOBDO8 input)
			(conn DOBDO8 DOBDO8 <== RAMB8BWER DOBDO8)
		)
		(element DOBDO9 1
			(pin DOBDO9 input)
			(conn DOBDO9 DOBDO9 <== RAMB8BWER DOBDO9)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element DOPADOP0 1
			(pin DOPADOP0 input)
			(conn DOPADOP0 DOPADOP0 <== RAMB8BWER DOPADOP0)
		)
		(element DOPADOP1 1
			(pin DOPADOP1 input)
			(conn DOPADOP1 DOPADOP1 <== RAMB8BWER DOPADOP1)
		)
		(element DOPBDOP0 1
			(pin DOPBDOP0 input)
			(conn DOPBDOP0 DOPBDOP0 <== RAMB8BWER DOPBDOP0)
		)
		(element DOPBDOP1 1
			(pin DOPBDOP1 input)
			(conn DOPBDOP1 DOPBDOP1 <== RAMB8BWER DOPBDOP1)
		)
		(element ENAWREN 1
			(pin ENAWREN output)
			(conn ENAWREN ENAWREN ==> ENAWRENINV ENAWREN_B)
			(conn ENAWREN ENAWREN ==> ENAWRENINV ENAWREN)
		)
		(element ENAWRENINV 3
			(pin ENAWREN_B input)
			(pin ENAWREN input)
			(pin OUT output)
			(cfg ENAWREN_B ENAWREN)
			(conn ENAWRENINV OUT ==> RAMB8BWER ENAWREN)
			(conn ENAWRENINV ENAWREN_B <== ENAWREN ENAWREN)
			(conn ENAWRENINV ENAWREN <== ENAWREN ENAWREN)
		)
		(element ENBRDEN 1
			(pin ENBRDEN output)
			(conn ENBRDEN ENBRDEN ==> ENBRDENINV ENBRDEN_B)
			(conn ENBRDEN ENBRDEN ==> ENBRDENINV ENBRDEN)
		)
		(element ENBRDENINV 3
			(pin ENBRDEN_B input)
			(pin ENBRDEN input)
			(pin OUT output)
			(cfg ENBRDEN_B ENBRDEN)
			(conn ENBRDENINV OUT ==> RAMB8BWER ENBRDEN)
			(conn ENBRDENINV ENBRDEN_B <== ENBRDEN ENBRDEN)
			(conn ENBRDENINV ENBRDEN <== ENBRDEN ENBRDEN)
		)
		(element REGCEA 1
			(pin REGCEA output)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA_B)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA)
		)
		(element REGCEAINV 3
			(pin REGCEA_B input)
			(pin REGCEA input)
			(pin OUT output)
			(cfg REGCEA_B REGCEA)
			(conn REGCEAINV OUT ==> RAMB8BWER REGCEA)
			(conn REGCEAINV REGCEA_B <== REGCEA REGCEA)
			(conn REGCEAINV REGCEA <== REGCEA REGCEA)
		)
		(element REGCEBREGCE 1
			(pin REGCEBREGCE output)
			(conn REGCEBREGCE REGCEBREGCE ==> REGCEBREGCEINV REGCEBREGCE_B)
			(conn REGCEBREGCE REGCEBREGCE ==> REGCEBREGCEINV REGCEBREGCE)
		)
		(element REGCEBREGCEINV 3
			(pin REGCEBREGCE_B input)
			(pin REGCEBREGCE input)
			(pin OUT output)
			(cfg REGCEBREGCE_B REGCEBREGCE)
			(conn REGCEBREGCEINV OUT ==> RAMB8BWER REGCEBREGCE)
			(conn REGCEBREGCEINV REGCEBREGCE_B <== REGCEBREGCE REGCEBREGCE)
			(conn REGCEBREGCEINV REGCEBREGCE <== REGCEBREGCE REGCEBREGCE)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> RAMB8BWER RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element RSTBRST 1
			(pin RSTBRST output)
			(conn RSTBRST RSTBRST ==> RSTBRSTINV RSTBRST_B)
			(conn RSTBRST RSTBRST ==> RSTBRSTINV RSTBRST)
		)
		(element RSTBRSTINV 3
			(pin RSTBRST_B input)
			(pin RSTBRST input)
			(pin OUT output)
			(cfg RSTBRST_B RSTBRST)
			(conn RSTBRSTINV OUT ==> RAMB8BWER RSTBRST)
			(conn RSTBRSTINV RSTBRST_B <== RSTBRST RSTBRST)
			(conn RSTBRSTINV RSTBRST <== RSTBRST RSTBRST)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element WEAWEL0 1
			(pin WEAWEL0 output)
			(conn WEAWEL0 WEAWEL0 ==> WEAWEL0INV WEAWEL0_B)
			(conn WEAWEL0 WEAWEL0 ==> WEAWEL0INV WEAWEL0)
		)
		(element WEAWEL0INV 3
			(pin WEAWEL0_B input)
			(pin WEAWEL0 input)
			(pin OUT output)
			(cfg WEAWEL0_B WEAWEL0)
			(conn WEAWEL0INV OUT ==> RAMB8BWER WEAWEL0)
			(conn WEAWEL0INV WEAWEL0_B <== WEAWEL0 WEAWEL0)
			(conn WEAWEL0INV WEAWEL0 <== WEAWEL0 WEAWEL0)
		)
		(element WEAWEL1 1
			(pin WEAWEL1 output)
			(conn WEAWEL1 WEAWEL1 ==> WEAWEL1INV WEAWEL1_B)
			(conn WEAWEL1 WEAWEL1 ==> WEAWEL1INV WEAWEL1)
		)
		(element WEAWEL1INV 3
			(pin WEAWEL1_B input)
			(pin WEAWEL1 input)
			(pin OUT output)
			(cfg WEAWEL1_B WEAWEL1)
			(conn WEAWEL1INV OUT ==> RAMB8BWER WEAWEL1)
			(conn WEAWEL1INV WEAWEL1_B <== WEAWEL1 WEAWEL1)
			(conn WEAWEL1INV WEAWEL1 <== WEAWEL1 WEAWEL1)
		)
		(element WEBWEU0 1
			(pin WEBWEU0 output)
			(conn WEBWEU0 WEBWEU0 ==> WEBWEU0INV WEBWEU0_B)
			(conn WEBWEU0 WEBWEU0 ==> WEBWEU0INV WEBWEU0)
		)
		(element WEBWEU0INV 3
			(pin WEBWEU0_B input)
			(pin WEBWEU0 input)
			(pin OUT output)
			(cfg WEBWEU0_B WEBWEU0)
			(conn WEBWEU0INV OUT ==> RAMB8BWER WEBWEU0)
			(conn WEBWEU0INV WEBWEU0_B <== WEBWEU0 WEBWEU0)
			(conn WEBWEU0INV WEBWEU0 <== WEBWEU0 WEBWEU0)
		)
		(element WEBWEU1 1
			(pin WEBWEU1 output)
			(conn WEBWEU1 WEBWEU1 ==> WEBWEU1INV WEBWEU1_B)
			(conn WEBWEU1 WEBWEU1 ==> WEBWEU1INV WEBWEU1)
		)
		(element WEBWEU1INV 3
			(pin WEBWEU1_B input)
			(pin WEBWEU1 input)
			(pin OUT output)
			(cfg WEBWEU1_B WEBWEU1)
			(conn WEBWEU1INV OUT ==> RAMB8BWER WEBWEU1)
			(conn WEBWEU1INV WEBWEU1_B <== WEBWEU1 WEBWEU1)
			(conn WEBWEU1INV WEBWEU1 <== WEBWEU1 WEBWEU1)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element RAM_MODE 0
			(cfg TDP SDP SP)
		)
		(element RST_PRIORITY_A 0
			(cfg SR CE)
		)
		(element RST_PRIORITY_B 0
			(cfg SR CE)
		)
		(element EN_RSTRAM_A 0
			(cfg FALSE TRUE)
		)
		(element EN_RSTRAM_B 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def SLAVE_SPI 5 6
		(pin CMPMISO CMPMISO input)
		(pin CMPMOSI CMPMOSI output)
		(pin CMPCSB CMPCSB output)
		(pin CMPCLK CMPCLK output)
		(pin CMPACTIVEB CMPACTIVEB output)
		(element CMPCSB 1
			(pin CMPCSB input)
			(conn CMPCSB CMPCSB <== SLAVE_SPI CMPCSB)
		)
		(element CMPMOSI 1
			(pin CMPMOSI input)
			(conn CMPMOSI CMPMOSI <== SLAVE_SPI CMPMOSI)
		)
		(element CMPACTIVEB 1
			(pin CMPACTIVEB input)
			(conn CMPACTIVEB CMPACTIVEB <== SLAVE_SPI CMPACTIVEB)
		)
		(element CMPMISO 1
			(pin CMPMISO output)
			(conn CMPMISO CMPMISO ==> SLAVE_SPI CMPMISO)
		)
		(element SLAVE_SPI 5 # BEL
			(pin CMPMOSI output)
			(pin CMPMISO input)
			(pin CMPCSB output)
			(pin CMPCLK output)
			(pin CMPACTIVEB output)
			(conn SLAVE_SPI CMPMOSI ==> CMPMOSI CMPMOSI)
			(conn SLAVE_SPI CMPCSB ==> CMPCSB CMPCSB)
			(conn SLAVE_SPI CMPCLK ==> CMPCLK CMPCLK)
			(conn SLAVE_SPI CMPACTIVEB ==> CMPACTIVEB CMPACTIVEB)
			(conn SLAVE_SPI CMPMISO <== CMPMISO CMPMISO)
		)
		(element CMPCLK 1
			(pin CMPCLK input)
			(conn CMPCLK CMPCLK <== SLAVE_SPI CMPCLK)
		)
	)
	(primitive_def SLICEL 45 97
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element ACY0 3
			(pin AX input)
			(pin O5 input)
			(pin OUT output)
			(cfg AX O5)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 AX <== AX AX)
			(conn ACY0 O5 <== A5LUT O5)
		)
		(element AFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin AX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 AX F7 CY XOR)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AOUTMUX 7
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg A5Q O5 O6 XOR CY F7)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BCY0 3
			(pin BX input)
			(pin O5 input)
			(pin OUT output)
			(cfg BX O5)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 BX <== BX BX)
			(conn BCY0 O5 <== B5LUT O5)
		)
		(element BFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin BX input)
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 BX F8 CY XOR)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BOUTMUX 7
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(cfg B5Q O5 O6 XOR CY F8)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> F8MUX S0)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CCY0 3
			(pin CX input)
			(pin O5 input)
			(pin OUT output)
			(cfg CX O5)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 CX <== CX CX)
			(conn CCY0 O5 <== C5LUT O5)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin CX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 CX F7 CY XOR)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element COUTMUX 7
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg C5Q O5 O6 XOR CY F7)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> F7BMUX S0)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D6LUT A1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D6LUT A2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D6LUT A3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D6LUT A4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D6LUT A5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element DCY0 3
			(pin DX input)
			(pin O5 input)
			(pin OUT output)
			(cfg DX O5)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 DX <== DX DX)
			(conn DCY0 O5 <== D5LUT O5)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> DFFMUX DX)
		)
		(element PRECYINIT 4
			(pin 0 input)
			(pin 1 input)
			(pin AX input)
			(pin OUT output)
			(cfg 0 1 AX)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT 0 <== CYINITGND 0)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT AX <== AX AX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element DOUTMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 D5Q CY XOR)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
		)
		(element DFFMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin DX input)
			(pin XOR input)
			(pin CY input)
			(pin OUT output)
			(cfg O6 O5 DX XOR CY)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX CY <== CARRY4 CO3)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element A6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element B5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element B6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element C5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element C6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element D5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element D6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
	)
	(primitive_def SLICEM 50 116
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(pin WE WE input)
		(pin AI AI input)
		(pin BI BI input)
		(pin CI CI input)
		(pin DI DI input)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element ACY0 3
			(pin AX input)
			(pin O5 input)
			(pin OUT output)
			(cfg AX O5)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 AX <== AX AX)
			(conn ACY0 O5 <== A5LUT O5)
		)
		(element ADI1MUX 4
			(pin AX input)
			(pin BDI1 input)
			(pin BMC31 input)
			(pin OUT output)
			(cfg AX BDI1 BMC31)
			(conn ADI1MUX OUT ==> A5LUT DI1)
			(conn ADI1MUX OUT ==> A6LUT DI1)
			(conn ADI1MUX AX <== AX AX)
			(conn ADI1MUX BDI1 <== BDI1MUX OUT)
			(conn ADI1MUX BMC31 <== B6LUT MC31)
		)
		(element AFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin AX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 AX F7 CY XOR)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
		)
		(element AI 1
			(pin AI output)
			(conn AI AI ==> A6LUT DI2)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AOUTMUX 7
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg A5Q O5 O6 XOR CY F7)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> ADI1MUX AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BCY0 3
			(pin BX input)
			(pin O5 input)
			(pin OUT output)
			(cfg BX O5)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 BX <== BX BX)
			(conn BCY0 O5 <== B5LUT O5)
		)
		(element BDI1MUX 4
			(pin BX input)
			(pin DX input)
			(pin CMC31 input)
			(pin OUT output)
			(cfg BX DX CMC31)
			(conn BDI1MUX OUT ==> ADI1MUX BDI1)
			(conn BDI1MUX OUT ==> B5LUT DI1)
			(conn BDI1MUX OUT ==> B6LUT DI1)
			(conn BDI1MUX BX <== BX BX)
			(conn BDI1MUX DX <== DX DX)
			(conn BDI1MUX CMC31 <== C6LUT MC31)
		)
		(element BFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin BX input)
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 BX F8 CY XOR)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
		)
		(element BI 1
			(pin BI output)
			(conn BI BI ==> B6LUT DI2)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BOUTMUX 7
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(cfg B5Q O5 O6 XOR CY F8)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> BDI1MUX BX)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> WA8USED 0)
			(conn BX BX ==> F8MUX S0)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CCY0 3
			(pin CX input)
			(pin O5 input)
			(pin OUT output)
			(cfg CX O5)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 CX <== CX CX)
			(conn CCY0 O5 <== C5LUT O5)
		)
		(element CDI1MUX 4
			(pin CX input)
			(pin DX input)
			(pin DMC31 input)
			(pin OUT output)
			(cfg CX DX DMC31)
			(conn CDI1MUX OUT ==> C5LUT DI1)
			(conn CDI1MUX OUT ==> C6LUT DI1)
			(conn CDI1MUX CX <== CX CX)
			(conn CDI1MUX DX <== DX DX)
			(conn CDI1MUX DMC31 <== D6LUT MC31)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
			(conn CE CE ==> WEMUX CE)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin CX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 CX F7 CY XOR)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
		)
		(element CI 1
			(pin CI output)
			(conn CI CI ==> C6LUT DI2)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV OUT ==> A5LUT CLK)
			(conn CLKINV OUT ==> A6LUT CLK)
			(conn CLKINV OUT ==> B5LUT CLK)
			(conn CLKINV OUT ==> B6LUT CLK)
			(conn CLKINV OUT ==> C5LUT CLK)
			(conn CLKINV OUT ==> C6LUT CLK)
			(conn CLKINV OUT ==> D5LUT CLK)
			(conn CLKINV OUT ==> D6LUT CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element COUTMUX 7
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg C5Q O5 O6 XOR CY F7)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> CDI1MUX CX)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> WA7USED 0)
			(conn CX CX ==> F7BMUX S0)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> A5LUT WA1)
			(conn D1 D1 ==> A6LUT WA1)
			(conn D1 D1 ==> B5LUT WA1)
			(conn D1 D1 ==> B6LUT WA1)
			(conn D1 D1 ==> C5LUT WA1)
			(conn D1 D1 ==> C6LUT WA1)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D5LUT WA1)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D6LUT WA1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> A5LUT WA2)
			(conn D2 D2 ==> A6LUT WA2)
			(conn D2 D2 ==> B5LUT WA2)
			(conn D2 D2 ==> B6LUT WA2)
			(conn D2 D2 ==> C5LUT WA2)
			(conn D2 D2 ==> C6LUT WA2)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D5LUT WA2)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D6LUT WA2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> A5LUT WA3)
			(conn D3 D3 ==> A6LUT WA3)
			(conn D3 D3 ==> B5LUT WA3)
			(conn D3 D3 ==> B6LUT WA3)
			(conn D3 D3 ==> C5LUT WA3)
			(conn D3 D3 ==> C6LUT WA3)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D5LUT WA3)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D6LUT WA3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> A5LUT WA4)
			(conn D4 D4 ==> A6LUT WA4)
			(conn D4 D4 ==> B5LUT WA4)
			(conn D4 D4 ==> B6LUT WA4)
			(conn D4 D4 ==> C5LUT WA4)
			(conn D4 D4 ==> C6LUT WA4)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D5LUT WA4)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D6LUT WA4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> A5LUT WA5)
			(conn D5 D5 ==> A6LUT WA5)
			(conn D5 D5 ==> B5LUT WA5)
			(conn D5 D5 ==> B6LUT WA5)
			(conn D5 D5 ==> C5LUT WA5)
			(conn D5 D5 ==> C6LUT WA5)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D5LUT WA5)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D6LUT WA5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> A6LUT WA6)
			(conn D6 D6 ==> B6LUT WA6)
			(conn D6 D6 ==> C6LUT WA6)
			(conn D6 D6 ==> D6LUT A6)
			(conn D6 D6 ==> D6LUT WA6)
		)
		(element DCY0 3
			(pin DX input)
			(pin O5 input)
			(pin OUT output)
			(cfg DX O5)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 DX <== DX DX)
			(conn DCY0 O5 <== D5LUT O5)
		)
		(element DFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin DX input)
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 DX MC31 CY XOR)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX MC31 <== A6LUT MC31)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
		)
		(element DI 1
			(pin DI output)
			(conn DI DI ==> D6LUT DI2)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 D5Q MC31 CY XOR)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX MC31 <== A6LUT MC31)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> BDI1MUX DX)
			(conn DX DX ==> CDI1MUX DX)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> DFFMUX DX)
			(conn DX DX ==> D5LUT DI1)
			(conn DX DX ==> D6LUT DI1)
		)
		(element PRECYINIT 4
			(pin 0 input)
			(pin 1 input)
			(pin AX input)
			(pin OUT output)
			(cfg 0 1 AX)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT 0 <== CYINITGND 0)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT AX <== AX AX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element WA7USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WA7USED OUT ==> A6LUT WA7)
			(conn WA7USED OUT ==> B6LUT WA7)
			(conn WA7USED OUT ==> C6LUT WA7)
			(conn WA7USED OUT ==> D6LUT WA7)
			(conn WA7USED 0 <== CX CX)
		)
		(element WA8USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WA8USED OUT ==> A6LUT WA8)
			(conn WA8USED OUT ==> B6LUT WA8)
			(conn WA8USED OUT ==> C6LUT WA8)
			(conn WA8USED OUT ==> D6LUT WA8)
			(conn WA8USED 0 <== BX BX)
		)
		(element WE 1
			(pin WE output)
			(conn WE WE ==> WEMUX WE)
		)
		(element WEMUX 3
			(pin WE input)
			(pin CE input)
			(pin OUT output)
			(cfg WE CE)
			(conn WEMUX OUT ==> A5LUT WE)
			(conn WEMUX OUT ==> A6LUT WE)
			(conn WEMUX OUT ==> B5LUT WE)
			(conn WEMUX OUT ==> B6LUT WE)
			(conn WEMUX OUT ==> C5LUT WE)
			(conn WEMUX OUT ==> C6LUT WE)
			(conn WEMUX OUT ==> D5LUT WE)
			(conn WEMUX OUT ==> D6LUT WE)
			(conn WEMUX WE <== WE WE)
			(conn WEMUX CE <== CE CE)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
			(conn A5LUT WE <== WEMUX OUT)
			(conn A5LUT WA5 <== D5 D5)
			(conn A5LUT WA4 <== D4 D4)
			(conn A5LUT WA3 <== D3 D3)
			(conn A5LUT WA2 <== D2 D2)
			(conn A5LUT WA1 <== D1 D1)
			(conn A5LUT DI1 <== ADI1MUX OUT)
			(conn A5LUT CLK <== CLKINV OUT)
		)
		(element A5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element A6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT MC31 ==> DFFMUX MC31)
			(conn A6LUT MC31 ==> DOUTMUX MC31)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
			(conn A6LUT WE <== WEMUX OUT)
			(conn A6LUT WA8 <== WA8USED OUT)
			(conn A6LUT WA7 <== WA7USED OUT)
			(conn A6LUT WA6 <== D6 D6)
			(conn A6LUT WA5 <== D5 D5)
			(conn A6LUT WA4 <== D4 D4)
			(conn A6LUT WA3 <== D3 D3)
			(conn A6LUT WA2 <== D2 D2)
			(conn A6LUT WA1 <== D1 D1)
			(conn A6LUT DI2 <== AI AI)
			(conn A6LUT DI1 <== ADI1MUX OUT)
			(conn A6LUT CLK <== CLKINV OUT)
		)
		(element A6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element B5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
			(conn B5LUT WE <== WEMUX OUT)
			(conn B5LUT WA5 <== D5 D5)
			(conn B5LUT WA4 <== D4 D4)
			(conn B5LUT WA3 <== D3 D3)
			(conn B5LUT WA2 <== D2 D2)
			(conn B5LUT WA1 <== D1 D1)
			(conn B5LUT DI1 <== BDI1MUX OUT)
			(conn B5LUT CLK <== CLKINV OUT)
		)
		(element B5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element B6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT MC31 ==> ADI1MUX BMC31)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
			(conn B6LUT WE <== WEMUX OUT)
			(conn B6LUT WA8 <== WA8USED OUT)
			(conn B6LUT WA7 <== WA7USED OUT)
			(conn B6LUT WA6 <== D6 D6)
			(conn B6LUT WA5 <== D5 D5)
			(conn B6LUT WA4 <== D4 D4)
			(conn B6LUT WA3 <== D3 D3)
			(conn B6LUT WA2 <== D2 D2)
			(conn B6LUT WA1 <== D1 D1)
			(conn B6LUT DI2 <== BI BI)
			(conn B6LUT DI1 <== BDI1MUX OUT)
			(conn B6LUT CLK <== CLKINV OUT)
		)
		(element B6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element C5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
			(conn C5LUT WE <== WEMUX OUT)
			(conn C5LUT WA5 <== D5 D5)
			(conn C5LUT WA4 <== D4 D4)
			(conn C5LUT WA3 <== D3 D3)
			(conn C5LUT WA2 <== D2 D2)
			(conn C5LUT WA1 <== D1 D1)
			(conn C5LUT DI1 <== CDI1MUX OUT)
			(conn C5LUT CLK <== CLKINV OUT)
		)
		(element C5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element C6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT MC31 ==> BDI1MUX CMC31)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
			(conn C6LUT WE <== WEMUX OUT)
			(conn C6LUT WA8 <== WA8USED OUT)
			(conn C6LUT WA7 <== WA7USED OUT)
			(conn C6LUT WA6 <== D6 D6)
			(conn C6LUT WA5 <== D5 D5)
			(conn C6LUT WA4 <== D4 D4)
			(conn C6LUT WA3 <== D3 D3)
			(conn C6LUT WA2 <== D2 D2)
			(conn C6LUT WA1 <== D1 D1)
			(conn C6LUT DI2 <== CI CI)
			(conn C6LUT DI1 <== CDI1MUX OUT)
			(conn C6LUT CLK <== CLKINV OUT)
		)
		(element C6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element D5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
			(conn D5LUT WE <== WEMUX OUT)
			(conn D5LUT WA5 <== D5 D5)
			(conn D5LUT WA4 <== D4 D4)
			(conn D5LUT WA3 <== D3 D3)
			(conn D5LUT WA2 <== D2 D2)
			(conn D5LUT WA1 <== D1 D1)
			(conn D5LUT DI1 <== DX DX)
			(conn D5LUT CLK <== CLKINV OUT)
		)
		(element D5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element D6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT MC31 ==> CDI1MUX DMC31)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
			(conn D6LUT WE <== WEMUX OUT)
			(conn D6LUT WA8 <== WA8USED OUT)
			(conn D6LUT WA7 <== WA7USED OUT)
			(conn D6LUT WA6 <== D6 D6)
			(conn D6LUT WA5 <== D5 D5)
			(conn D6LUT WA4 <== D4 D4)
			(conn D6LUT WA3 <== D3 D3)
			(conn D6LUT WA2 <== D2 D2)
			(conn D6LUT WA1 <== D1 D1)
			(conn D6LUT DI2 <== DI DI)
			(conn D6LUT DI1 <== DX DX)
			(conn D6LUT CLK <== CLKINV OUT)
		)
		(element D6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
	)
	(primitive_def SLICEX 43 83
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element AFFMUX 3
			(pin O6 input)
			(pin AX input)
			(pin OUT output)
			(cfg O6 AX)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX AX <== AX AX)
		)
		(element AOUTMUX 4
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg A5Q O5 O6)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
		)
		(element BFFMUX 3
			(pin O6 input)
			(pin BX input)
			(pin OUT output)
			(cfg O6 BX)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX BX <== BX BX)
		)
		(element BOUTMUX 4
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg B5Q O5 O6)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
		)
		(element CFFMUX 3
			(pin O6 input)
			(pin CX input)
			(pin OUT output)
			(cfg O6 CX)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX CX <== CX CX)
		)
		(element COUTMUX 4
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg C5Q O5 O6)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
		)
		(element DFFMUX 3
			(pin O6 input)
			(pin DX input)
			(pin OUT output)
			(cfg O6 DX)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX DX <== DX DX)
		)
		(element DOUTMUX 4
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(cfg O6 O5 D5Q)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> AFFMUX AX)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BFFMUX BX)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CFFMUX CX)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D6LUT A1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D6LUT A2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D6LUT A3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D6LUT A4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D6LUT A5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> DFFMUX DX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element A6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element B5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element B6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element C5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element C6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element D5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element D6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
	)
	(primitive_def SPI_ACCESS 4 5
		(pin MOSI MOSI input)
		(pin CSB CSB input)
		(pin CLK CLK input)
		(pin MISO MISO output)
		(element SPI_ACCESS 4 # BEL
			(pin CLK input)
			(pin CSB input)
			(pin MOSI input)
			(pin MISO output)
			(conn SPI_ACCESS MISO ==> MISO MISO)
			(conn SPI_ACCESS CLK <== CLK CLK)
			(conn SPI_ACCESS CSB <== CSB CSB)
			(conn SPI_ACCESS MOSI <== MOSI MOSI)
		)
		(element MISO 1
			(pin MISO input)
			(conn MISO MISO <== SPI_ACCESS MISO)
		)
		(element MOSI 1
			(pin MOSI output)
			(conn MOSI MOSI ==> SPI_ACCESS MOSI)
		)
		(element CSB 1
			(pin CSB output)
			(conn CSB CSB ==> SPI_ACCESS CSB)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> SPI_ACCESS CLK)
		)
	)
	(primitive_def STARTUP 7 8
		(pin GTS GTS input)
		(pin GSR GSR input)
		(pin CLK CLK input)
		(pin KEYCLEARB KEYCLEARB input)
		(pin EOS EOS output)
		(pin CFGMCLK CFGMCLK output)
		(pin CFGCLK CFGCLK output)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> STARTUP CLK)
		)
		(element KEYCLEARB 1
			(pin KEYCLEARB output)
			(conn KEYCLEARB KEYCLEARB ==> STARTUP KEYCLEARB)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> STARTUP GTS)
		)
		(element CFGMCLK 1
			(pin CFGMCLK input)
			(conn CFGMCLK CFGMCLK <== STARTUP CFGMCLK)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== STARTUP CFGCLK)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> STARTUP GSR)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== STARTUP EOS)
		)
		(element STARTUP 7 # BEL
			(pin GTS input)
			(pin GSR input)
			(pin CLK input)
			(pin KEYCLEARB input)
			(pin EOS output)
			(pin CFGCLK output)
			(pin CFGMCLK output)
			(conn STARTUP EOS ==> EOS EOS)
			(conn STARTUP CFGCLK ==> CFGCLK CFGCLK)
			(conn STARTUP CFGMCLK ==> CFGMCLK CFGMCLK)
			(conn STARTUP GTS <== GTS GTS)
			(conn STARTUP GSR <== GSR GSR)
			(conn STARTUP CLK <== CLK CLK)
			(conn STARTUP KEYCLEARB <== KEYCLEARB KEYCLEARB)
		)
	)
	(primitive_def SUSPEND_SYNC 3 4
		(pin SACK SACK input)
		(pin CLK CLK input)
		(pin SREQ SREQ output)
		(element SUSPEND_SYNC 3 # BEL
			(pin CLK input)
			(pin SACK input)
			(pin SREQ output)
			(conn SUSPEND_SYNC SREQ ==> SREQ SREQ)
			(conn SUSPEND_SYNC CLK <== CLK CLK)
			(conn SUSPEND_SYNC SACK <== SACK SACK)
		)
		(element SREQ 1
			(pin SREQ input)
			(conn SREQ SREQ <== SUSPEND_SYNC SREQ)
		)
		(element SACK 1
			(pin SACK output)
			(conn SACK SACK ==> SUSPEND_SYNC SACK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> SUSPEND_SYNC CLK)
		)
	)
	(primitive_def TIEOFF 3 6
		(pin HARD0 HARD0 output)
		(pin HARD1 HARD1 output)
		(pin KEEP1 KEEP1 output)
		(element KEEP1 1
			(pin KEEP1 input)
			(conn KEEP1 KEEP1 <== KEEP1VCC 1)
		)
		(element HARD1 1
			(pin HARD1 input)
			(conn HARD1 HARD1 <== HARD1VCC 1)
		)
		(element HARD0 1
			(pin HARD0 input)
			(conn HARD0 HARD0 <== HARD0GND 0)
		)
		(element HARD0GND 1 # BEL
			(pin 0 output)
			(conn HARD0GND 0 ==> HARD0 HARD0)
		)
		(element HARD1VCC 1 # BEL
			(pin 1 output)
			(conn HARD1VCC 1 ==> HARD1 HARD1)
		)
		(element KEEP1VCC 1 # BEL
			(pin 1 output)
			(conn KEEP1VCC 1 ==> KEEP1 KEEP1)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=21109 sites=22439 sitedefs=46)
)
