

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Sun Mar 27 18:32:23 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  843|  843|  843|  843|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_200  |dct_2d  |  710|  710|  710|  710|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      234|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        3|      8|      459|     1031|    -|
|Memory           |        2|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      218|    -|
|Register         |        -|      -|       61|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        5|      8|      520|     1483|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+------+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------+--------+---------+-------+-----+------+
    |grp_dct_2d_fu_200  |dct_2d  |        3|      8|  459|  1031|
    +-------------------+--------+---------+-------+-----+------+
    |Total              |        |        3|      8|  459|  1031|
    +-------------------+--------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_409_p2                   |     +    |      0|  0|  12|           1|           4|
    |c_fu_289_p2                     |     +    |      0|  0|  12|           1|           4|
    |indvar_flatten_next2_fu_326_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_228_p2   |     +    |      0|  0|  15|           7|           1|
    |r_1_fu_332_p2                   |     +    |      0|  0|  12|           1|           4|
    |r_fu_234_p2                     |     +    |      0|  0|  12|           1|           4|
    |tmp_33_fu_309_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_35_fu_392_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_4_i_fu_403_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_9_i_fu_278_p2               |     +    |      0|  0|  15|           6|           6|
    |exitcond_flatten2_fu_320_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_222_p2      |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_i1_fu_338_p2           |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_i_fu_240_p2            |   icmp   |      0|  0|  11|           4|           5|
    |c_i6_mid2_fu_344_p3             |  select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_246_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_i4_mid2_v_fu_352_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp_i_mid2_v_v_fu_254_p3        |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   9|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   9|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 234|          78|          88|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_r_i2_phi_fu_182_p4  |   9|          2|    4|          8|
    |ap_phi_mux_r_i_phi_fu_149_p4   |   9|          2|    4|          8|
    |buf_2d_in_address0             |  15|          3|    6|         18|
    |buf_2d_in_ce0                  |  15|          3|    1|          3|
    |buf_2d_in_ce1                  |   9|          2|    1|          2|
    |buf_2d_out_address0            |  15|          3|    6|         18|
    |buf_2d_out_ce0                 |  15|          3|    1|          3|
    |buf_2d_out_we0                 |   9|          2|    1|          2|
    |c_i6_reg_189                   |   9|          2|    4|          8|
    |c_i_reg_156                    |   9|          2|    4|          8|
    |indvar_flatten2_reg_167        |   9|          2|    7|         14|
    |indvar_flatten_reg_134         |   9|          2|    7|         14|
    |r_i2_reg_178                   |   9|          2|    4|          8|
    |r_i_reg_145                    |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 218|         45|   57|        135|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_200_ap_start  |  1|   0|    1|          0|
    |c_i6_reg_189                       |  4|   0|    4|          0|
    |c_i_mid2_reg_428                   |  4|   0|    4|          0|
    |c_i_reg_156                        |  4|   0|    4|          0|
    |exitcond_flatten2_reg_449          |  1|   0|    1|          0|
    |exitcond_flatten_reg_419           |  1|   0|    1|          0|
    |indvar_flatten2_reg_167            |  7|   0|    7|          0|
    |indvar_flatten_reg_134             |  7|   0|    7|          0|
    |r_i2_reg_178                       |  4|   0|    4|          0|
    |r_i_reg_145                        |  4|   0|    4|          0|
    |tmp_4_i_reg_468                    |  6|   0|    6|          0|
    |tmp_i4_mid2_v_reg_458              |  4|   0|    4|          0|
    |tmp_i_mid2_v_v_reg_433             |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 61|   0|   61|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

