// Seed: 730115410
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5
);
  logic [-1 : (  -1  )] id_7, id_8;
  assign module_2.id_0 = 0;
  assign id_8 = -1'b0;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    output wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21,
    input wor id_22
);
  assign id_17 = +id_7 - 1;
  module_0 modCall_1 (
      id_20,
      id_0,
      id_3,
      id_3,
      id_11,
      id_2
  );
endmodule
