// Seed: 274314138
module module_0;
  final id_1 = 1;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    input tri id_4,
    input supply0 id_5
);
  assign id_2 = id_5;
  assign id_3 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1
);
  supply0 id_3;
  assign id_1 = id_3 ^ id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
program module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13, id_14;
  assign id_6 = 1'b0;
  supply0 id_15, id_16, id_17, id_18;
  parameter id_19 = -1;
  wire id_20 = id_4, id_21;
  assign id_20 = id_1;
  supply1 id_22 = -1;
  wire id_23;
  wire id_24;
  assign id_15 = id_3 + -1'd0;
  assign id_18 = id_17;
  wire id_25, id_26;
  module_0 modCall_1 ();
endmodule
