C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_comp.srs  -top  FPGA_SoC  -hdllog  D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\FPGA_SoC_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I D:\GitHub\FPGA\FPGA_SoC\synthesis\  -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  D:\GitHub\FPGA\FPGA_SoC\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FCCC_0\FPGA_SoC_FCCC_0_FCCC.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS_syn.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\tach_if.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\timebase.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\reg_demo.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v -lib work D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v -lib COREAPB3_LIB D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FPGA_SoC.v 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\FPGA_SoC_comp.srs -top FPGA_SoC -hdllog ..\synlog\FPGA_SoC_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -I ..\ -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v -lib work ..\..\component\work\FPGA_SoC\FCCC_0\FPGA_SoC_FCCC_0_FCCC.v -lib work ..\..\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS_syn.v -lib work ..\..\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v -lib work ..\..\hdl\LCD_RGB.v -lib work ..\..\hdl\PWM.v -lib work ..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v -lib work ..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v -lib work ..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\tach_if.v -lib work ..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\timebase.v -lib work ..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v -lib work ..\..\hdl\reg_demo.v -lib work ..\..\hdl\reg_apb_demo.v -lib work ..\..\hdl\reg16x8.v -lib work ..\..\hdl\reg_apb_wrp.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work ..\..\component\work\FPGA_SoC\FPGA_SoC.v
rc:0 success:1 runtime:2
file:..\synwork\FPGA_SoC_comp.srs|io:o|time:1688713899|size:114849|exec:0|csum:
file:..\synlog\FPGA_SoC_compiler.srr|io:o|time:1688713899|size:128112|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1508985798|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:..\..\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v|io:i|time:1688713877|size:29296|exec:0|csum:F8B981F9CF6DDDC3941F1D618AF6DDF6
file:..\..\component\work\FPGA_SoC\FCCC_0\FPGA_SoC_FCCC_0_FCCC.v|io:i|time:1688713878|size:1811|exec:0|csum:CADCDFE7B2DA30578EC62CA21FE7C881
file:..\..\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS_syn.v|io:i|time:1688613379|size:48615|exec:0|csum:6393F5FA4FC54DF3C59A52D069DE064C
file:..\..\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS.v|io:i|time:1688613379|size:45835|exec:0|csum:91FED9DD70CBCA3FDA6E7BA23C107D7A
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1686627357|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v|io:i|time:1688713880|size:535|exec:0|csum:CEC08B92544AFD810C21C58BFE908B8A
file:..\..\hdl\LCD_RGB.v|io:i|time:1688636853|size:24658|exec:0|csum:54455A5FCD25409588916BF747D21892
file:..\..\hdl\PWM.v|io:i|time:1688609919|size:2755|exec:0|csum:89820F4ACA14C63A373E17414EE2C4AC
file:..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v|io:i|time:1688452404|size:3505|exec:0|csum:F12BE85D350B3D53ABBD64EACA1EAD1D
file:..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v|io:i|time:1688452404|size:37583|exec:0|csum:2414600E000B82952BC9AD5B859E08FC
file:..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\tach_if.v|io:i|time:1688452404|size:5610|exec:0|csum:3948EA511D20968AD8A83CE615F26BE1
file:..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\timebase.v|io:i|time:1688452404|size:2366|exec:0|csum:EA431857C5CAEC2EB32695DB6C0A135B
file:..\..\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v|io:i|time:1688452404|size:43453|exec:0|csum:6DB15CD0AA05A47ABFBC27CEB2FB9935
file:..\..\hdl\reg_demo.v|io:i|time:1688713732|size:1997|exec:0|csum:33D9C3E0AFC6042B9D1C15B4925C64F4
file:..\..\hdl\reg_apb_demo.v|io:i|time:1688713671|size:1361|exec:0|csum:D6770B7F736CD9B17C112CC7AEFF94AE
file:..\..\hdl\reg16x8.v|io:i|time:1688623254|size:1767|exec:0|csum:45F5638E006ACB05092C09A7058763D4
file:..\..\hdl\reg_apb_wrp.v|io:i|time:1688708781|size:1321|exec:0|csum:14A9B4DF97FB177D4D5923A0AD095829
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v|io:i|time:1688452404|size:5708|exec:0|csum:94D973CE147F96FFFF081BF5C61F0EDB
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v|io:i|time:1688452404|size:4465|exec:0|csum:C8D1CB4BCB9443EB1036B88B3CB96005
file:..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v|io:i|time:1688452404|size:29701|exec:0|csum:0471F10CC79B62061079DD74997294BB
file:..\..\component\work\FPGA_SoC\FPGA_SoC.v|io:i|time:1688713880|size:34364|exec:0|csum:B2DB97EBB5670500D1DFF782AACC1AC0
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
