<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PWM HAL &mdash; nrfx  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nordic.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nrfx.css" type="text/css" /> 
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
<script
  type="text/javascript"
  src="../../_static/js/ncs.js"
></script>
<script src="../../_static/js/bootstrap.bundle.min.js"></script>

    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="PWM HALY" href="haly.html" />
    <link rel="prev" title="PWM driver" href="driver.html" />
<link
  href="../../_static/css/bootstrap.min.css"
  rel="stylesheet"
/>
<link
  rel="shortcut icon"
  href="../../_static/images/favicon.ico"
/>

</head>

<body class="wy-body-for-nav">

<div class="announcement">
</div>
<div class="d-print-none ncs-header">
  <div class="container-xl ncs-header-top">
    <div class="row h-100">
      <div class="d-none d-md-block col-2">
        <div class="bg-white py-4 px-3 ml-2 ncs-header-logo">
          <img
            class="ncs-header-logo"
            src="../../_static/images/nordic-logo.png"
            alt=""
          />
        </div>
      </div>
      <div
        class="col-8 col-md-7 pl-md-4 d-flex align-self-center justify-content-center"
      >
        <form class="w-75" action="../../search.html" method="get">
          <div class="form-group">
            <input
              type="text"
              name="q"
              class="ncs-search-input form-control"
              placeholder="Search all docs..."
            />
          </div>
        </form>
      </div>
    </div>
  </div>
</div>

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

<a href="../../index.html">
  nrfx
</a>
  <div class="version">
    3.5
  </div>
<div id="searchbox" role="search">
  <div class="searchformwrapper">
    <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
  </div>
</div>
<script>$('#searchbox').show(0);</script>


        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../drv_supp_matrix.html">Driver support overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Drivers</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../aar/index.html">AAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acl/index.html">ACL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../adc/index.html">ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bellboard/index.html">BELLBOARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bprot/index.html">BPROT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cache/index.html">CACHE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ccm/index.html">CCM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock/index.html">CLOCK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../comp/index.html">COMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cracen/index.html">CRACEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ctrlap/index.html">CTRL-AP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dcnf/index.html">DCNF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dppi/index.html">DPPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ecb/index.html">ECB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../egu/index.html">EGU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../exmif/index.html">EXMIF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpu/index.html">FPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpiote/index.html">GPIOTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../grtc/index.html">GRTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2s/index.html">I2S</a></li>
<li class="toctree-l3"><a class="reference internal" href="../icr/index.html">ICR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipc/index.html">IPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipct/index.html">IPCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kmu/index.html">KMU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lpcomp/index.html">LPCOMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lrc/index.html">LRC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memconf/index.html">MEMCONF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpc/index.html">MPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpu/index.html">MPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mutex/index.html">MUTEX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mvdma/index.html">MVDMA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mwu/index.html">MWU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfct/index.html">NFCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmc/index.html">NVMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pdm/index.html">PDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../power/index.html">POWER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppi/index.html">PPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppib/index.html">PPIB</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">PWM</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="driver.html">PWM driver</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">PWM HAL</a></li>
<li class="toctree-l4"><a class="reference internal" href="haly.html">PWM HALY</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../qdec/index.html">QDEC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qspi/index.html">QSPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../radio/index.html">RADIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramc/index.html">RAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../resetinfo/index.html">RESETINFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rng/index.html">RNG</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rramc/index.html">RRAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc/index.html">RTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../saadc/index.html">SAADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi/index.html">SPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spim/index.html">SPIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spis/index.html">SPIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spu/index.html">SPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stm/index.html">STM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../systick/index.html">SYSTICK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tampc/index.html">TAMPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tbm/index.html">TBM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tdm/index.html">TDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../temp/index.html">TEMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../timer/index.html">TIMER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twi/index.html">TWI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twim/index.html">TWIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twis/index.html">TWIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uart/index.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uarte/index.html">UARTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbd/index.html">USBD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbhs/index.html">USBHS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vmc/index.html">VMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vpr/index.html">VPR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wdt/index.html">WDT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../nrfx_api/index.html">nrfx API</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">nrfx</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../api_reference.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="../index.html">Drivers</a></li>
          <li class="breadcrumb-item"><a href="index.html">PWM</a></li>
      <li class="breadcrumb-item active">PWM HAL</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/drivers/pwm/hal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pwm-hal">
<h1>PWM HAL<a class="headerlink" href="#pwm-hal" title="Permalink to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__nrf__pwm__hal"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">nrf_pwm_hal</span></span></dt>
<dd><p>Hardware access layer for managing the Pulse Width Modulation (PWM) peripheral. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_HAS_DMA_REG">
<span class="target" id="group__nrf__pwm__hal_1ga86811116140ecb75c7d757b01c4adb96"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_HAS_DMA_REG</span></span></span><a class="headerlink" href="#c.NRF_PWM_HAS_DMA_REG" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether dedicated DMA register is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_HAS_SHORT_LOOPSDONE_SEQSTART">
<span class="target" id="group__nrf__pwm__hal_1ga240f49caf1c537e90c02a642cac6e783"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_HAS_SHORT_LOOPSDONE_SEQSTART</span></span></span><a class="headerlink" href="#c.NRF_PWM_HAS_SHORT_LOOPSDONE_SEQSTART" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether shorting SEQSTART task with LOOPSDONE event is available. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_HAS_DMA_TASKS_EVENTS">
<span class="target" id="group__nrf__pwm__hal_1ga2a18bc6151ac90276411d185a83140e1"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_HAS_DMA_TASKS_EVENTS</span></span></span><a class="headerlink" href="#c.NRF_PWM_HAS_DMA_TASKS_EVENTS" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether PWM DMA tasks and events are present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_HAS_SEQ_CNT">
<span class="target" id="group__nrf__pwm__hal_1ga8919d0a9f8aef141eb03920e66993c3b"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_HAS_SEQ_CNT</span></span></span><a class="headerlink" href="#c.NRF_PWM_HAS_SEQ_CNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether setting the number of duty cycle values for a sequence is available. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_INST_GET">
<span class="target" id="group__nrf__pwm__hal_1ga885a662a4c5a59a3c260e2a98aeae523"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INST_GET</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">idx</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.NRF_PWM_INST_GET" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro getting pointer to the structure of registers of the PWM peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>idx</strong> – <strong>[in]</strong> PWM instance index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Pointer to the structure of registers of the PWM peripheral. </p>
</dd>
</dl>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_PIN_NOT_CONNECTED">
<span class="target" id="group__nrf__pwm__hal_1gabf854890a14200d20e7aea8234a16887"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_PIN_NOT_CONNECTED</span></span></span><a class="headerlink" href="#c.NRF_PWM_PIN_NOT_CONNECTED" title="Permalink to this definition"></a><br /></dt>
<dd><p>This value can be provided as a parameter for the <a class="reference internal" href="#group__nrf__pwm__hal_1ga0bcd0f7311e790199cd14373fc823a9f"><span class="std std-ref">nrf_pwm_pins_set</span></a> function call to specify that a given output channel shall not be connected to a physical pin. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_CHANNEL_COUNT">
<span class="target" id="group__nrf__pwm__hal_1ga9935002ab3ef7325efe73a6979e77990"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CHANNEL_COUNT</span></span></span><a class="headerlink" href="#c.NRF_PWM_CHANNEL_COUNT" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of channels in each PWM instance. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_PWM_VALUES_LENGTH">
<span class="target" id="group__nrf__pwm__hal_1ga22d0be020efeeabd0da15cf6a458beeb"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_VALUES_LENGTH</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">array</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.NRF_PWM_VALUES_LENGTH" title="Permalink to this definition"></a><br /></dt>
<dd><p>Helper macro for calculating the number of 16-bit values in the specified array of duty cycle values. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-typedefs">Typedefs</p>
<dl class="c type">
<dt class="sig sig-object c" id="c.nrf_pwm_values_common_t">
<span class="target" id="group__nrf__pwm__hal_1ga5a7353575cd92e960e569d94db319d8d"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_values_common_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_common_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Type used for defining duty cycle values for a sequence loaded in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362"><span class="std std-ref">NRF_PWM_LOAD_COMMON</span></a> mode. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_task_t">
<span class="target" id="group__nrf__pwm__hal_1ga11cb9ca8fbb773011a3ad6658914418e"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_task_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM tasks. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_task_t.NRF_PWM_TASK_STOP">
<span class="target" id="group__nrf__pwm__hal_1gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_TASK_STOP</span></span></span><a class="headerlink" href="#c.nrf_pwm_task_t.NRF_PWM_TASK_STOP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Stops PWM pulse generation on all channels at the end of the current PWM period, and stops the sequence playback. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_task_t.NRF_PWM_TASK_SEQSTART0">
<span class="target" id="group__nrf__pwm__hal_1gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_TASK_SEQSTART0</span></span></span><a class="headerlink" href="#c.nrf_pwm_task_t.NRF_PWM_TASK_SEQSTART0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Starts playback of sequence 0. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_task_t.NRF_PWM_TASK_SEQSTART1">
<span class="target" id="group__nrf__pwm__hal_1gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_TASK_SEQSTART1</span></span></span><a class="headerlink" href="#c.nrf_pwm_task_t.NRF_PWM_TASK_SEQSTART1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Starts playback of sequence 1. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_task_t.NRF_PWM_TASK_NEXTSTEP">
<span class="target" id="group__nrf__pwm__hal_1gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_TASK_NEXTSTEP</span></span></span><a class="headerlink" href="#c.nrf_pwm_task_t.NRF_PWM_TASK_NEXTSTEP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Steps by one value in the current sequence if the decoder is set to <a class="reference internal" href="#group__nrf__pwm__hal_1ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"><span class="std std-ref">NRF_PWM_STEP_TRIGGERED</span></a> mode. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t">
<span class="target" id="group__nrf__pwm__hal_1ga4a8ceac653433e4ac8ee8682bdef45bf"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM events. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_STOPPED">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_STOPPED</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_STOPPED" title="Permalink to this definition"></a><br /></dt>
<dd><p>Response to STOP task, emitted when PWM pulses are no longer generated. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQSTARTED0">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_SEQSTARTED0</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQSTARTED0" title="Permalink to this definition"></a><br /></dt>
<dd><p>First PWM period started on sequence 0. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQSTARTED1">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_SEQSTARTED1</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQSTARTED1" title="Permalink to this definition"></a><br /></dt>
<dd><p>First PWM period started on sequence 1. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQEND0">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_SEQEND0</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQEND0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Emitted at the end of every sequence 0 when its last value has been read from RAM. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQEND1">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_SEQEND1</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_SEQEND1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Emitted at the end of every sequence 1 when its last value has been read from RAM. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_PWMPERIODEND">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_PWMPERIODEND</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_PWMPERIODEND" title="Permalink to this definition"></a><br /></dt>
<dd><p>Emitted at the end of each PWM period. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_event_t.NRF_PWM_EVENT_LOOPSDONE">
<span class="target" id="group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_EVENT_LOOPSDONE</span></span></span><a class="headerlink" href="#c.nrf_pwm_event_t.NRF_PWM_EVENT_LOOPSDONE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Concatenated sequences have been played the specified number of times. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t">
<span class="target" id="group__nrf__pwm__hal_1ga3f6888e6f40342ef64cf5b9555bd04d5"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_int_mask_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM interrupts. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_STOPPED_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_STOPPED_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_STOPPED_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on STOPPED event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQSTARTED0_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_SEQSTARTED0_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQSTARTED0_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on SEQSTARTED[0] event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQSTARTED1_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_SEQSTARTED1_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQSTARTED1_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on SEQSTARTED[1] event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQEND0_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_SEQEND0_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQEND0_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on SEQEND[0] event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQEND1_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_SEQEND1_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_SEQEND1_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on SEQEND[1] event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_PWMPERIODEND_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_PWMPERIODEND_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_PWMPERIODEND_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on PWMPERIODEND event. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_int_mask_t.NRF_PWM_INT_LOOPSDONE_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_INT_LOOPSDONE_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_int_mask_t.NRF_PWM_INT_LOOPSDONE_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on LOOPSDONE event. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t">
<span class="target" id="group__nrf__pwm__hal_1ga677eee0f6fb961e515018d5cf68d06a6"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_short_mask_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM shortcuts. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_SEQEND0_STOP_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_SHORT_SEQEND0_STOP_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_SEQEND0_STOP_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Shortcut between SEQEND[0] event and STOP task. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_SEQEND1_STOP_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_SHORT_SEQEND1_STOP_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_SEQEND1_STOP_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Shortcut between SEQEND[1] event and STOP task. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Shortcut between LOOPSDONE event and SEQSTART[0] task. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Shortcut between LOOPSDONE event and SEQSTART[1] task. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_STOP_MASK">
<span class="target" id="group__nrf__pwm__hal_1gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_SHORT_LOOPSDONE_STOP_MASK</span></span></span><a class="headerlink" href="#c.nrf_pwm_short_mask_t.NRF_PWM_SHORT_LOOPSDONE_STOP_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Shortcut between LOOPSDONE event and STOP task. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_mode_t">
<span class="target" id="group__nrf__pwm__hal_1ga1f29b190ff13c52895d249e07ebe92cb"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_mode_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_mode_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM modes of operation. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_mode_t.NRF_PWM_MODE_UP">
<span class="target" id="group__nrf__pwm__hal_1gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_MODE_UP</span></span></span><a class="headerlink" href="#c.nrf_pwm_mode_t.NRF_PWM_MODE_UP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Up counter (edge-aligned PWM duty cycle). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_mode_t.NRF_PWM_MODE_UP_AND_DOWN">
<span class="target" id="group__nrf__pwm__hal_1gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_MODE_UP_AND_DOWN</span></span></span><a class="headerlink" href="#c.nrf_pwm_mode_t.NRF_PWM_MODE_UP_AND_DOWN" title="Permalink to this definition"></a><br /></dt>
<dd><p>Up and down counter (center-aligned PWM duty cycle). </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t">
<span class="target" id="group__nrf__pwm__hal_1ga8479da20e14394fb2388b1be3b879670"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_clk_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM base clock frequencies. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_16MHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_16MHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_16MHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 1 = 16 MHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_8MHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_8MHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_8MHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 2 = 8 MHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_4MHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_4MHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_4MHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 4 = 4 MHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_2MHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_2MHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_2MHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 8 = 2 MHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_1MHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_1MHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_1MHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 16 = 1 MHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_500kHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_500kHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_500kHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 32 = 500 kHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_250kHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_250kHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_250kHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 64 = 250 kHz. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_clk_t.NRF_PWM_CLK_125kHz">
<span class="target" id="group__nrf__pwm__hal_1gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_CLK_125kHz</span></span></span><a class="headerlink" href="#c.nrf_pwm_clk_t.NRF_PWM_CLK_125kHz" title="Permalink to this definition"></a><br /></dt>
<dd><p>16 MHz / 128 = 125 kHz. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_load_t">
<span class="target" id="group__nrf__pwm__hal_1ga453888e5feb46774da27499ca1eeafd2"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_dec_load_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_load_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM decoder load modes. </p>
<p>The selected mode determines how the sequence data is read from RAM and spread to the compare registers. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_COMMON">
<span class="target" id="group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_LOAD_COMMON</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_COMMON" title="Permalink to this definition"></a><br /></dt>
<dd><p>1st half word (16-bit) used in all PWM channels (0-3). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_GROUPED">
<span class="target" id="group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_LOAD_GROUPED</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_GROUPED" title="Permalink to this definition"></a><br /></dt>
<dd><p>1st half word (16-bit) used in channels 0 and 1; 2nd word in channels 2 and 3. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_INDIVIDUAL">
<span class="target" id="group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_LOAD_INDIVIDUAL</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_INDIVIDUAL" title="Permalink to this definition"></a><br /></dt>
<dd><p>1st half word (16-bit) used in channel 0; 2nd in channel 1; 3rd in channel 2; 4th in channel 3. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_WAVE_FORM">
<span class="target" id="group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_LOAD_WAVE_FORM</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_load_t.NRF_PWM_LOAD_WAVE_FORM" title="Permalink to this definition"></a><br /></dt>
<dd><p>1st half word (16-bit) used in channel 0; 2nd in channel 1; … ; 4th as the top value for the pulse generator counter. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_step_t">
<span class="target" id="group__nrf__pwm__hal_1gae25a7e03c383934d33cda8a049b7dde4"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_dec_step_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_step_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>PWM decoder next step modes. </p>
<p>The selected mode determines when the next value from the active sequence is loaded. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_step_t.NRF_PWM_STEP_AUTO">
<span class="target" id="group__nrf__pwm__hal_1ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_STEP_AUTO</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_step_t.NRF_PWM_STEP_AUTO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Automatically after the current value is played and repeated the requested number of times. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_pwm_dec_step_t.NRF_PWM_STEP_TRIGGERED">
<span class="target" id="group__nrf__pwm__hal_1ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_PWM_STEP_TRIGGERED</span></span></span><a class="headerlink" href="#c.nrf_pwm_dec_step_t.NRF_PWM_STEP_TRIGGERED" title="Permalink to this definition"></a><br /></dt>
<dd><p>When the <a class="reference internal" href="#group__nrf__pwm__hal_1gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5"><span class="std std-ref">NRF_PWM_TASK_NEXTSTEP</span></a> task is triggered. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_task_trigger">
<span class="target" id="group__nrf__pwm__hal_1ga80273886334d6d99c516aa13e9e6773a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_task_trigger</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_task_t" title="nrf_pwm_task_t"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_task_trigger" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for activating the specified PWM task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task to be activated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_task_address_get">
<span class="target" id="group__nrf__pwm__hal_1gaa78ad952a4164f2acdc2aa22b6fd0618"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_task_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_task_t" title="nrf_pwm_task_t"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_task_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of the specified PWM task register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> PWM task.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the specified task register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_event_clear">
<span class="target" id="group__nrf__pwm__hal_1gadd2be0c46a34bece88f176db55cfe9ee"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_event_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_event_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the specified PWM event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to clear. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_event_check">
<span class="target" id="group__nrf__pwm__hal_1ga7b6689ec738c01ef7e02d6923b8707a4"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_event_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_event_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for retrieving the state of the PWM event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The event has been generated. </p></li>
<li><p><strong>false</strong> – The event has not been generated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_event_address_get">
<span class="target" id="group__nrf__pwm__hal_1ga3eba935312b4bf541151a30e0d408beb"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_event_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_event_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of the specified PWM event register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> PWM event.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the specified event register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_shorts_enable">
<span class="target" id="group__nrf__pwm__hal_1gad37230defb6539bad9deeed03b4ec1ed"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_shorts_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_shorts_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the specified shortcuts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of shortcuts to be enabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_shorts_disable">
<span class="target" id="group__nrf__pwm__hal_1ga52672c9d16d8b47bfccf573a959d1929"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_shorts_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_shorts_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling the specified shortcuts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of shortcuts to be disabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_shorts_set">
<span class="target" id="group__nrf__pwm__hal_1ga486254506e79e5017ec076850ac3b275"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_shorts_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_shorts_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the configuration of PWM shortcuts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Shortcuts configuration to be set. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_int_enable">
<span class="target" id="group__nrf__pwm__hal_1gad97a8c07dceaad191d77748b3311c25b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_int_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_int_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be enabled. Use <a class="reference internal" href="#group__nrf__pwm__hal_1ga3f6888e6f40342ef64cf5b9555bd04d5"><span class="std std-ref">nrf_pwm_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_int_disable">
<span class="target" id="group__nrf__pwm__hal_1ga502fca6db746ea1fb1d5c45573cc6c1b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_int_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_int_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be disabled. Use <a class="reference internal" href="#group__nrf__pwm__hal_1ga3f6888e6f40342ef64cf5b9555bd04d5"><span class="std std-ref">nrf_pwm_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_int_set">
<span class="target" id="group__nrf__pwm__hal_1ga188dee0693d8704d6d8d77bf2e68831a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_int_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_int_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the configuration of PWM interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be set. Use <a class="reference internal" href="#group__nrf__pwm__hal_1ga3f6888e6f40342ef64cf5b9555bd04d5"><span class="std std-ref">nrf_pwm_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_int_enable_check">
<span class="target" id="group__nrf__pwm__hal_1gaec938406e805161ad153e2a95638a74c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_int_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_int_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the specified interrupts are enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be checked. Use <a class="reference internal" href="#group__nrf__pwm__hal_1ga3f6888e6f40342ef64cf5b9555bd04d5"><span class="std std-ref">nrf_pwm_int_mask_t</span></a> values for bit masking.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask of enabled interrupts. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_subscribe_set">
<span class="target" id="group__nrf__pwm__hal_1gad002575566c75b323e425cdf59c0a550"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_subscribe_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_task_t" title="nrf_pwm_task_t"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">channel</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_subscribe_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the subscribe configuration for a given PWM task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task for which to set the configuration. </p></li>
<li><p><strong>channel</strong> – <strong>[in]</strong> Channel through which to subscribe events. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_subscribe_clear">
<span class="target" id="group__nrf__pwm__hal_1ga7622c00fccfd7653ef3ca5a2f43ca07f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_subscribe_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_task_t" title="nrf_pwm_task_t"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_subscribe_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the subscribe configuration for a given PWM task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task for which to clear the configuration. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_publish_set">
<span class="target" id="group__nrf__pwm__hal_1ga41edf2cfc651f859f465ac532cd4616a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_publish_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">channel</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_publish_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the publish configuration for a given PWM event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event for which to set the configuration. </p></li>
<li><p><strong>channel</strong> – <strong>[in]</strong> Channel through which to publish the event. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_publish_clear">
<span class="target" id="group__nrf__pwm__hal_1ga6cd95cd70efae593bd68fa84e93fc433"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_publish_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_publish_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the publish configuration for a given PWM event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event for which to clear the configuration. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_enable">
<span class="target" id="group__nrf__pwm__hal_1ga592cb178b637ab0b03bea8523e8ded82"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the PWM peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_disable">
<span class="target" id="group__nrf__pwm__hal_1ga03d306651afccddaccc092b9da93789a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling the PWM peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_enable_check">
<span class="target" id="group__nrf__pwm__hal_1ga5895bf394e866a56f522c4bbdfb54996"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the PWM peripheral is enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The PWM is enabled. </p></li>
<li><p><strong>false</strong> – The PWM is not enabled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_pins_set">
<span class="target" id="group__nrf__pwm__hal_1ga0bcd0f7311e790199cd14373fc823a9f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_pins_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">out_pins</span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">4</span></span><span class="p"><span class="pre">]</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_pins_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for assigning pins to PWM output channels. </p>
<p>Usage of all PWM output channels is optional. If a given channel is not needed, pass the <a class="reference internal" href="#group__nrf__pwm__hal_1gabf854890a14200d20e7aea8234a16887"><span class="std std-ref">NRF_PWM_PIN_NOT_CONNECTED</span></a> value instead of its pin number.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>out_pins</strong> – <strong>[in]</strong> Array with pin numbers for individual PWM output channels. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_pin_get">
<span class="target" id="group__nrf__pwm__hal_1gaafe7e1c261d441016e999e52ec8282b4"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_pin_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">channel</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_pin_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting pin selection associated with specified PWM output channel. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>channel</strong> – <strong>[in]</strong> PWM output channel.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Pin selection associated with specified PWM output channel. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_configure">
<span class="target" id="group__nrf__pwm__hal_1ga58bcf18a7b025c1416d7ea3d6e35038b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_configure</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_clk_t" title="nrf_pwm_clk_t"><span class="n"><span class="pre">nrf_pwm_clk_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">base_clock</span></span>, <a class="reference internal" href="#c.nrf_pwm_mode_t" title="nrf_pwm_mode_t"><span class="n"><span class="pre">nrf_pwm_mode_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">mode</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n"><span class="pre">top_value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_configure" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring the PWM peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>base_clock</strong> – <strong>[in]</strong> Base clock frequency. </p></li>
<li><p><strong>mode</strong> – <strong>[in]</strong> Operating mode of the pulse generator counter. </p></li>
<li><p><strong>top_value</strong> – <strong>[in]</strong> Value up to which the pulse generator counter counts. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_set">
<span class="target" id="group__nrf__pwm__hal_1ga993b47eb4fc9b6350ced9043945a8206"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_sequence_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span>, <a class="reference internal" href="#c.nrf_pwm_sequence_t" title="nrf_pwm_sequence_t"><span class="n"><span class="pre">nrf_pwm_sequence_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_seq</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_sequence_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for defining a sequence of PWM duty cycles. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Identifier of the sequence (0 or 1). </p></li>
<li><p><strong>p_seq</strong> – <strong>[in]</strong> Pointer to the sequence definition. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seq_ptr_set">
<span class="target" id="group__nrf__pwm__hal_1ga5b99dfe4536733fdc46059eb5d4d704c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seq_ptr_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_values</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seq_ptr_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for modifying the pointer to the duty cycle values in the specified sequence. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Identifier of the sequence (0 or 1). </p></li>
<li><p><strong>p_values</strong> – <strong>[in]</strong> Pointer to an array with duty cycle values. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seq_cnt_set">
<span class="target" id="group__nrf__pwm__hal_1ga794b85dd82faa63d636603e797259798"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seq_cnt_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n"><span class="pre">length</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seq_cnt_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for modifying the total number of duty cycle values in the specified sequence. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Identifier of the sequence (0 or 1). </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Number of duty cycle values (in 16-bit half words). </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seq_refresh_set">
<span class="target" id="group__nrf__pwm__hal_1gad0371b811ef5160dbcab8bdfa03b8448"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seq_refresh_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">refresh</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seq_refresh_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for modifying the additional number of PWM periods spent on each duty cycle value in the specified sequence. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Identifier of the sequence (0 or 1). </p></li>
<li><p><strong>refresh</strong> – <strong>[in]</strong> Number of additional PWM periods for each duty cycle value. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seq_end_delay_set">
<span class="target" id="group__nrf__pwm__hal_1ga70c82b30f512bfb43092fd793e79fefd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seq_end_delay_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">end_delay</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seq_end_delay_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for modifying the additional time added after the sequence is played. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Identifier of the sequence (0 or 1). </p></li>
<li><p><strong>end_delay</strong> – <strong>[in]</strong> Number of PWM periods added at the end of the sequence. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_decoder_set">
<span class="target" id="group__nrf__pwm__hal_1ga6a3c94d7139f17dd0f43ef4f16abb5cd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_decoder_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_pwm_dec_load_t" title="nrf_pwm_dec_load_t"><span class="n"><span class="pre">nrf_pwm_dec_load_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">dec_load</span></span>, <a class="reference internal" href="#c.nrf_pwm_dec_step_t" title="nrf_pwm_dec_step_t"><span class="n"><span class="pre">nrf_pwm_dec_step_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">dec_step</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_decoder_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the mode of loading sequence data from RAM and advancing the sequence. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>dec_load</strong> – <strong>[in]</strong> Mode of loading sequence data from RAM. </p></li>
<li><p><strong>dec_step</strong> – <strong>[in]</strong> Mode of advancing the active sequence. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_loop_set">
<span class="target" id="group__nrf__pwm__hal_1gaa7c79a9e33546f5dff5ef564052cbe1c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_loop_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_PWM_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n"><span class="pre">loop_count</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_loop_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the number of times the sequence playback should be performed. </p>
<p>This function applies to two-sequence playback (concatenated sequence 0 and 1). A single sequence can be played back only once.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>loop_count</strong> – <strong>[in]</strong> Number of times to perform the sequence playback. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seqstart_task_get">
<span class="target" id="group__nrf__pwm__hal_1gaa0d334d0587cb0f3213e097a67475d5e"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_pwm_task_t" title="nrf_pwm_task_t"><span class="n"><span class="pre">nrf_pwm_task_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seqstart_task_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seqstart_task_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the specified PWM SEQSTART task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Sequence index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>The specified PWM SEQSTART task. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_pwm_seqend_event_get">
<span class="target" id="group__nrf__pwm__hal_1ga9e0af905e8f4605795455630b66ea833"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_pwm_event_t" title="nrf_pwm_event_t"><span class="n"><span class="pre">nrf_pwm_event_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_seqend_event_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">seq_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_pwm_seqend_event_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the specified PWM SEQEND event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>seq_id</strong> – <strong>[in]</strong> Sequence index.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>The specified PWM SEQEND event. </p>
</dd>
</dl>
</dd></dl>

</div>
<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_pwm_values_grouped_t">
<span class="target" id="structnrf__pwm__values__grouped__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_values_grouped_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_grouped_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_pwm.h&gt;</em></div>
<p>Structure for defining duty cycle values for a sequence loaded in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29"><span class="std std-ref">NRF_PWM_LOAD_GROUPED</span></a> mode. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_grouped_t.group_0">
<span class="target" id="structnrf__pwm__values__grouped__t_1aaedba9499ac8e1c604a3e4ef84765eea"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">group_0</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_grouped_t.group_0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for group 0 (channels 0 and 1). </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_grouped_t.group_1">
<span class="target" id="structnrf__pwm__values__grouped__t_1ab3fed82551eb863115483bc3ffd6b4a2"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">group_1</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_grouped_t.group_1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for group 1 (channels 2 and 3). </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_pwm_values_individual_t">
<span class="target" id="structnrf__pwm__values__individual__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_values_individual_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_individual_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_pwm.h&gt;</em></div>
<p>Structure for defining duty cycle values for a sequence loaded in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e"><span class="std std-ref">NRF_PWM_LOAD_INDIVIDUAL</span></a> mode. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_individual_t.channel_0">
<span class="target" id="structnrf__pwm__values__individual__t_1ae3914aefb6f2f477adb628cda4158784"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_0</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_individual_t.channel_0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 0. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_individual_t.channel_1">
<span class="target" id="structnrf__pwm__values__individual__t_1a626a12c674e93b2ddd8db763922d3cac"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_1</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_individual_t.channel_1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 1. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_individual_t.channel_2">
<span class="target" id="structnrf__pwm__values__individual__t_1aeed108fc8e5e32c386b157a976a7c722"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_2</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_individual_t.channel_2" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 2. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_individual_t.channel_3">
<span class="target" id="structnrf__pwm__values__individual__t_1a81fa79aad28079126c54e3e372de5f69"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_3</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_individual_t.channel_3" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 3. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_pwm_values_wave_form_t">
<span class="target" id="structnrf__pwm__values__wave__form__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_values_wave_form_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_wave_form_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_pwm.h&gt;</em></div>
<p>Structure for defining duty cycle values for a sequence loaded in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a"><span class="std std-ref">NRF_PWM_LOAD_WAVE_FORM</span></a> mode. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_wave_form_t.channel_0">
<span class="target" id="structnrf__pwm__values__wave__form__t_1a2735a41060beacd9c5dcbb04a26720d4"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_0</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_wave_form_t.channel_0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 0. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_wave_form_t.channel_1">
<span class="target" id="structnrf__pwm__values__wave__form__t_1a291aa5ac5bdcaf67d05eb1266e3debc9"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_1</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_wave_form_t.channel_1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 1. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_wave_form_t.channel_2">
<span class="target" id="structnrf__pwm__values__wave__form__t_1af278354f42dbbc713bc117efa05a07af"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">channel_2</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_wave_form_t.channel_2" title="Permalink to this definition"></a><br /></dt>
<dd><p>Duty cycle value for channel 2. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_wave_form_t.counter_top">
<span class="target" id="structnrf__pwm__values__wave__form__t_1a283e1d46b8e5dccaf31832714df3ff06"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">counter_top</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_wave_form_t.counter_top" title="Permalink to this definition"></a><br /></dt>
<dd><p>Top value for the pulse generator counter. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c union">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t">
<span class="target" id="unionnrf__pwm__values__t"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_values_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_pwm.h&gt;</em></div>
<p>Union grouping pointers to arrays of duty cycle values applicable to various loading modes. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t.p_common">
<span class="target" id="unionnrf__pwm__values__t_1a1ea60c2c70461503fd4f27d268a5d378"></span><a class="reference internal" href="#c.nrf_pwm_values_common_t" title="nrf_pwm_values_common_t"><span class="n"><span class="pre">nrf_pwm_values_common_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">p_common</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t.p_common" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer to be used in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362"><span class="std std-ref">NRF_PWM_LOAD_COMMON</span></a> mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t.p_grouped">
<span class="target" id="unionnrf__pwm__values__t_1aa36022bf0bf0884a7164227e7edf9e83"></span><a class="reference internal" href="#c.nrf_pwm_values_grouped_t" title="nrf_pwm_values_grouped_t"><span class="n"><span class="pre">nrf_pwm_values_grouped_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">p_grouped</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t.p_grouped" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer to be used in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29"><span class="std std-ref">NRF_PWM_LOAD_GROUPED</span></a> mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t.p_individual">
<span class="target" id="unionnrf__pwm__values__t_1ac3d71c18eb521c26edbd05e5ea4e1711"></span><a class="reference internal" href="#c.nrf_pwm_values_individual_t" title="nrf_pwm_values_individual_t"><span class="n"><span class="pre">nrf_pwm_values_individual_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">p_individual</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t.p_individual" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer to be used in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e"><span class="std std-ref">NRF_PWM_LOAD_INDIVIDUAL</span></a> mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t.p_wave_form">
<span class="target" id="unionnrf__pwm__values__t_1a00179cd61b02fb395cf66c86b0ab8bf3"></span><a class="reference internal" href="#c.nrf_pwm_values_wave_form_t" title="nrf_pwm_values_wave_form_t"><span class="n"><span class="pre">nrf_pwm_values_wave_form_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">p_wave_form</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t.p_wave_form" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer to be used in <a class="reference internal" href="#group__nrf__pwm__hal_1gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a"><span class="std std-ref">NRF_PWM_LOAD_WAVE_FORM</span></a> mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_values_t.p_raw">
<span class="target" id="unionnrf__pwm__values__t_1ad74b132e940f0833c3f51dd1a575bf65"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">p_raw</span></span></span><a class="headerlink" href="#c.nrf_pwm_values_t.p_raw" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer providing raw access to the values. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_t">
<span class="target" id="structnrf__pwm__sequence__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_pwm_sequence_t</span></span></span><a class="headerlink" href="#c.nrf_pwm_sequence_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_pwm.h&gt;</em></div>
<p>Structure for defining a sequence of PWM duty cycles. </p>
<p>When the sequence is set (by a call to <a class="reference internal" href="#group__nrf__pwm__hal_1ga993b47eb4fc9b6350ced9043945a8206"><span class="std std-ref">nrf_pwm_sequence_set</span></a>), the provided duty cycle values are not copied. The <code class="docutils literal notranslate"><span class="pre">values</span></code> pointer is stored in the internal register of the peripheral, and the values are loaded from RAM during the sequence playback. Therefore, you must ensure that the values do not change before and during the sequence playback (for example, the values cannot be placed in a local variable that is allocated on stack). If the sequence is played in a loop and the values are to be updated before the next iteration, it is safe to modify them when the corresponding event signaling the end of sequence occurs (<a class="reference internal" href="#group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b"><span class="std std-ref">NRF_PWM_EVENT_SEQEND0</span></a> or <a class="reference internal" href="#group__nrf__pwm__hal_1gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e"><span class="std std-ref">NRF_PWM_EVENT_SEQEND1</span></a>, respectively).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The <code class="docutils literal notranslate"><span class="pre">repeats</span></code> and <code class="docutils literal notranslate"><span class="pre">end_delay</span></code> values (which are written to the SEQ[n].REFRESH and SEQ[n].ENDDELAY registers in the peripheral, respectively) are ignored at the end of a complex sequence playback, indicated by the LOOPSDONE event. See the Product Specification for more information. </p>
</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_t.values">
<span class="target" id="structnrf__pwm__sequence__t_1ad3244198df7ea3a206740dacd398db1e"></span><a class="reference internal" href="#c.nrf_pwm_values_t" title="nrf_pwm_values_t"><span class="n"><span class="pre">nrf_pwm_values_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">values</span></span></span><a class="headerlink" href="#c.nrf_pwm_sequence_t.values" title="Permalink to this definition"></a><br /></dt>
<dd><p>Pointer to an array with duty cycle values. This array must be in Data RAM. </p>
<p>This field is defined as an union of pointers to provide a convenient way to define duty cycle values in various loading modes (see <a class="reference internal" href="#group__nrf__pwm__hal_1ga453888e5feb46774da27499ca1eeafd2"><span class="std std-ref">nrf_pwm_dec_load_t</span></a>). In each value, the most significant bit (15) determines the polarity of the output and the others (14-0) compose the 15-bit value to be compared with the pulse generator counter. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_t.length">
<span class="target" id="structnrf__pwm__sequence__t_1a10eb34aa01124d2e6924607cae877fe0"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">length</span></span></span><a class="headerlink" href="#c.nrf_pwm_sequence_t.length" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of 16-bit values in the array pointed by <code class="docutils literal notranslate"><span class="pre">values</span></code>. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_t.repeats">
<span class="target" id="structnrf__pwm__sequence__t_1a4affe1893257c8976f28309cd4cf3d61"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">repeats</span></span></span><a class="headerlink" href="#c.nrf_pwm_sequence_t.repeats" title="Permalink to this definition"></a><br /></dt>
<dd><p>Number of times that each duty cycle is to be repeated (after being played once). Ignored in <a class="reference internal" href="#group__nrf__pwm__hal_1ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"><span class="std std-ref">NRF_PWM_STEP_TRIGGERED</span></a> mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_pwm_sequence_t.end_delay">
<span class="target" id="structnrf__pwm__sequence__t_1abeac7fdb41a97569861f03fd52c2f526"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">end_delay</span></span></span><a class="headerlink" href="#c.nrf_pwm_sequence_t.end_delay" title="Permalink to this definition"></a><br /></dt>
<dd><p>Additional time (in PWM periods) that the last duty cycle is to be kept after the sequence is played. Ignored in <a class="reference internal" href="#group__nrf__pwm__hal_1ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"><span class="std std-ref">NRF_PWM_STEP_TRIGGERED</span></a> mode. </p>
</dd></dl>

</div>
</dd></dl>

</dd></dl>

</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="haly.html" class="btn btn-neutral float-right" title="PWM HALY" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="driver.html" class="btn btn-neutral" title="PWM driver" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">

<table>
<tr>
<td>
    <p>
        &copy; Copyright 2021, Nordic Semiconductor ASA.
      Last updated on May 10, 2024.

    </p>
</td>
<td id="nordiclogo">
  <a href="https://www.nordicsemi.com/"><img src="../../_static/images/nordic-logo.png" border="0"/></a>
</td>
</tr>
</table>
  </div> 


</footer>

<div id="scroll-container">
  <button type="button" id="scroll-btn" class="btn">
    <svg xmlns="http://www.w3.org/2000/svg" height="24" viewBox="0 0 24 24" width="24"><path d="M0 0h24v24H0z" fill="none"/><path d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z" fill="#fff"/></svg>
  </button>
</div>

<script>
  const scrollBtn = document.querySelector("#scroll-btn");

  document.addEventListener("scroll", () => {
    if (window.scrollY > 400) {
          scrollBtn.style.visibility = "visible";
      } else {
          scrollBtn.style.visibility = "hidden";
      }
  });

  scrollBtn.addEventListener("click", () => {
      window.scrollTo({ top: 0, behavior: "smooth" });
  });
</script>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>