#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb 11 16:11:44 2025
# Process ID: 17860
# Current directory: C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14324 C:\Users\Public\AXI_Bus_Design\simpe_bridge_v2\simpe_bridge_v2.xpr
# Log file: C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/vivado.log
# Journal file: C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2\vivado.jou
# Running On: LAPTOP-P4L0CG7N, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.652 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.652 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Tue Feb 11 16:12:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.652 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.652 ; gain = 0.000
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.652 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.652 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.652 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.691 ; gain = 4.039
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/bus2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/decoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/dual_clock_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_clock_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/master_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_2to1_addr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1_addr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_3to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/mux_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/simple_processor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/new/slave_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor1
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master1
Compiling module xil_defaultlib.dual_clock_fifo(DATA_WIDTH=4,ADD...
Compiling module xil_defaultlib.dual_clock_fifo(ADDR_WIDTH=2)
Compiling module xil_defaultlib.master_bridge
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.slave_bridge
Compiling module xil_defaultlib.decoder1
Compiling module xil_defaultlib.mux_2to1_addr_data
Compiling module xil_defaultlib.mux_3to1_8bit
Compiling module xil_defaultlib.mux_demux
Compiling module xil_defaultlib.arbiter_fsm
Compiling module xil_defaultlib.bus1
Compiling module xil_defaultlib.simple_processor2
Compiling module xil_defaultlib.master2
Compiling module xil_defaultlib.decoder2
Compiling module xil_defaultlib.bus2
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -view {C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/top_module_behav.wcfg
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 350 ns : File "C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.srcs/sources_1/imports/new/top_module.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.691 ; gain = 0.000
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Feb 11 16:30:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/Public/AXI_Bus_Design/simpe_bridge_v2/simpe_bridge_v2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 16:30:33 2025...
