[2025-09-17 04:17:21] START suite=qualcomm_srv trace=srv446_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv446_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2562236 heartbeat IPC: 3.903 cumulative IPC: 3.903 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5089599 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5089599 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5089600 heartbeat IPC: 3.957 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 8081518 heartbeat IPC: 3.342 cumulative IPC: 3.342 (Simulation time: 00 hr 01 min 55 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000010 cycles: 13455109 heartbeat IPC: 1.861 cumulative IPC: 2.391 (Simulation time: 00 hr 02 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv446_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000013 cycles: 16649216 heartbeat IPC: 3.131 cumulative IPC: 2.595 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 19731172 heartbeat IPC: 3.245 cumulative IPC: 2.732 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 22813220 heartbeat IPC: 3.245 cumulative IPC: 2.821 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 27531236 heartbeat IPC: 2.12 cumulative IPC: 2.674 (Simulation time: 00 hr 05 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv446_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 30717182 heartbeat IPC: 3.139 cumulative IPC: 2.731 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 33799105 heartbeat IPC: 3.245 cumulative IPC: 2.787 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 36881126 heartbeat IPC: 3.245 cumulative IPC: 2.831 (Simulation time: 00 hr 07 min 45 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 36485352 cumulative IPC: 2.741 (Simulation time: 00 hr 08 min 38 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 36485352 cumulative IPC: 2.741 (Simulation time: 00 hr 08 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv446_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.741 instructions: 100000003 cycles: 36485352
CPU 0 Branch Prediction Accuracy: 98.49% MPKI: 2.07 Average ROB Occupancy at Mispredict: 84.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01906
BRANCH_INDIRECT: 0.00951
BRANCH_CONDITIONAL: 1.706
BRANCH_DIRECT_CALL: 0.0472
BRANCH_INDIRECT_CALL: 0.2606
BRANCH_RETURN: 0.02761


====Backend Stall Breakdown====
ROB_STALL: 241668
LQ_STALL: 899
SQ_STALL: 3211449


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 330.75
REPLAY_LOAD: 148.02899
NON_REPLAY_LOAD: 29.819763

== Total ==
ADDR_TRANS: 17199
REPLAY_LOAD: 10214
NON_REPLAY_LOAD: 214255

== Counts ==
ADDR_TRANS: 52
REPLAY_LOAD: 69
NON_REPLAY_LOAD: 7185

cpu0->cpu0_STLB TOTAL        ACCESS:     292025 HIT:     289103 MISS:       2922 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     292025 HIT:     289103 MISS:       2922 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 450 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     310284 HIT:     135378 MISS:     174906 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     116040 HIT:      32693 MISS:      83347 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      88781 HIT:       2078 MISS:      86703 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     100553 HIT:     100531 MISS:         22 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4910 HIT:         76 MISS:       4834 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 173.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15126199 HIT:   15067358 MISS:      58841 MSHR_MERGE:      11875
cpu0->cpu0_L1I LOAD         ACCESS:   15126199 HIT:   15067358 MISS:      58841 MSHR_MERGE:      11875
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 63.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28797180 HIT:   28468133 MISS:     329047 MSHR_MERGE:     166282
cpu0->cpu0_L1D LOAD         ACCESS:   10868977 HIT:   10777928 MISS:      91049 MSHR_MERGE:      21975
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   17922051 HIT:   17688973 MISS:     233078 MSHR_MERGE:     144297
cpu0->cpu0_L1D TRANSLATION  ACCESS:       6152 HIT:       1232 MISS:       4920 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 183.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12315066 HIT:   11683560 MISS:     631506 MSHR_MERGE:     352800
cpu0->cpu0_ITLB LOAD         ACCESS:   12315066 HIT:   11683560 MISS:     631506 MSHR_MERGE:     352800
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.197 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25733273 HIT:   25697836 MISS:      35437 MSHR_MERGE:      22118
cpu0->cpu0_DTLB LOAD         ACCESS:   25733273 HIT:   25697836 MISS:      35437 MSHR_MERGE:      22118
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 78.25 cycles
cpu0->LLC TOTAL        ACCESS:     266194 HIT:     136819 MISS:     129375 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      83347 HIT:      24722 MISS:      58625 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86703 HIT:      20707 MISS:      65996 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      91310 HIT:      91178 MISS:        132 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4834 HIT:        212 MISS:       4622 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 194.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11285
  ROW_BUFFER_MISS:     117859
  AVG DBUS CONGESTED CYCLE: 4.209
Channel 0 WQ ROW_BUFFER_HIT:       7693
  ROW_BUFFER_MISS:      48066
  FULL:          0
Channel 0 REFRESHES ISSUED:       3040

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         5767         2573         1945         6361
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            3           34         1048
  STLB miss resolved @ L2C                0            2            3            5           99
  STLB miss resolved @ LLC                0            4            2           23          190
  STLB miss resolved @ MEM                0            6            2          136         2298

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             619902        49457         4366         1962         2150
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2           18          295
  STLB miss resolved @ L2C                0            1            0            2           39
  STLB miss resolved @ LLC                0            0            0           13           66
  STLB miss resolved @ MEM                0            0            1           82         1407
[2025-09-17 04:26:00] END   suite=qualcomm_srv trace=srv446_ap (rc=0)
