
RTOS_GPSv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000120c0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018b8  08012180  08012180  00022180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013a38  08013a38  000302d0  2**0
                  CONTENTS
  4 .ARM          00000000  08013a38  08013a38  000302d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08013a38  08013a38  000302d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013a38  08013a38  00023a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013a3c  08013a3c  00023a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  08013a40  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006384  200002d0  08013d10  000302d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006654  08013d10  00036654  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000302d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000302f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000400d5  00000000  00000000  0003033b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005e18  00000000  00000000  00070410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0001b74e  00000000  00000000  00076228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001be0  00000000  00000000  00091978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000316e  00000000  00000000  00093558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000621f  00000000  00000000  000966c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003926a  00000000  00000000  0009c8e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000abf1b  00000000  00000000  000d5b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007628  00000000  00000000  00181a6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00189094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d0 	.word	0x200002d0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08012168 	.word	0x08012168

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002d4 	.word	0x200002d4
 8000104:	08012168 	.word	0x08012168

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fee5 	bl	800220c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe35 	bl	80020bc <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fed7 	bl	800220c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fecd 	bl	800220c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe5d 	bl	8002140 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe53 	bl	8002140 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fbc9 	bl	8000c48 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fb55 	bl	8000b70 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fbbb 	bl	8000c48 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fbb1 	bl	8000c48 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb61 	bl	8000bbc <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fb57 	bl	8000bbc <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_d2uiz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <__aeabi_d2uiz+0x38>)
 8000522:	0004      	movs	r4, r0
 8000524:	000d      	movs	r5, r1
 8000526:	f7ff ffb5 	bl	8000494 <__aeabi_dcmpge>
 800052a:	2800      	cmp	r0, #0
 800052c:	d104      	bne.n	8000538 <__aeabi_d2uiz+0x1c>
 800052e:	0020      	movs	r0, r4
 8000530:	0029      	movs	r1, r5
 8000532:	f002 fd31 	bl	8002f98 <__aeabi_d2iz>
 8000536:	bd70      	pop	{r4, r5, r6, pc}
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <__aeabi_d2uiz+0x38>)
 800053a:	2200      	movs	r2, #0
 800053c:	0020      	movs	r0, r4
 800053e:	0029      	movs	r1, r5
 8000540:	f002 f98a 	bl	8002858 <__aeabi_dsub>
 8000544:	f002 fd28 	bl	8002f98 <__aeabi_d2iz>
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	061b      	lsls	r3, r3, #24
 800054c:	469c      	mov	ip, r3
 800054e:	4460      	add	r0, ip
 8000550:	e7f1      	b.n	8000536 <__aeabi_d2uiz+0x1a>
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	41e00000 	.word	0x41e00000

08000558 <__aeabi_d2lz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0005      	movs	r5, r0
 800055c:	000c      	movs	r4, r1
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	0028      	movs	r0, r5
 8000564:	0021      	movs	r1, r4
 8000566:	f7ff ff77 	bl	8000458 <__aeabi_dcmplt>
 800056a:	2800      	cmp	r0, #0
 800056c:	d108      	bne.n	8000580 <__aeabi_d2lz+0x28>
 800056e:	0028      	movs	r0, r5
 8000570:	0021      	movs	r1, r4
 8000572:	f000 f80f 	bl	8000594 <__aeabi_d2ulz>
 8000576:	0002      	movs	r2, r0
 8000578:	000b      	movs	r3, r1
 800057a:	0010      	movs	r0, r2
 800057c:	0019      	movs	r1, r3
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	061b      	lsls	r3, r3, #24
 8000584:	18e1      	adds	r1, r4, r3
 8000586:	0028      	movs	r0, r5
 8000588:	f000 f804 	bl	8000594 <__aeabi_d2ulz>
 800058c:	2300      	movs	r3, #0
 800058e:	4242      	negs	r2, r0
 8000590:	418b      	sbcs	r3, r1
 8000592:	e7f2      	b.n	800057a <__aeabi_d2lz+0x22>

08000594 <__aeabi_d2ulz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	2200      	movs	r2, #0
 8000598:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <__aeabi_d2ulz+0x34>)
 800059a:	000d      	movs	r5, r1
 800059c:	0004      	movs	r4, r0
 800059e:	f001 fe99 	bl	80022d4 <__aeabi_dmul>
 80005a2:	f7ff ffbb 	bl	800051c <__aeabi_d2uiz>
 80005a6:	0006      	movs	r6, r0
 80005a8:	f002 fd5c 	bl	8003064 <__aeabi_ui2d>
 80005ac:	2200      	movs	r2, #0
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <__aeabi_d2ulz+0x38>)
 80005b0:	f001 fe90 	bl	80022d4 <__aeabi_dmul>
 80005b4:	0002      	movs	r2, r0
 80005b6:	000b      	movs	r3, r1
 80005b8:	0020      	movs	r0, r4
 80005ba:	0029      	movs	r1, r5
 80005bc:	f002 f94c 	bl	8002858 <__aeabi_dsub>
 80005c0:	f7ff ffac 	bl	800051c <__aeabi_d2uiz>
 80005c4:	0031      	movs	r1, r6
 80005c6:	bd70      	pop	{r4, r5, r6, pc}
 80005c8:	3df00000 	.word	0x3df00000
 80005cc:	41f00000 	.word	0x41f00000

080005d0 <__aeabi_l2d>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	0006      	movs	r6, r0
 80005d4:	0008      	movs	r0, r1
 80005d6:	f002 fd15 	bl	8003004 <__aeabi_i2d>
 80005da:	2200      	movs	r2, #0
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <__aeabi_l2d+0x28>)
 80005de:	f001 fe79 	bl	80022d4 <__aeabi_dmul>
 80005e2:	000d      	movs	r5, r1
 80005e4:	0004      	movs	r4, r0
 80005e6:	0030      	movs	r0, r6
 80005e8:	f002 fd3c 	bl	8003064 <__aeabi_ui2d>
 80005ec:	002b      	movs	r3, r5
 80005ee:	0022      	movs	r2, r4
 80005f0:	f000 ff16 	bl	8001420 <__aeabi_dadd>
 80005f4:	bd70      	pop	{r4, r5, r6, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	41f00000 	.word	0x41f00000

080005fc <__aeabi_fadd>:
 80005fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005fe:	4647      	mov	r7, r8
 8000600:	46ce      	mov	lr, r9
 8000602:	024a      	lsls	r2, r1, #9
 8000604:	0243      	lsls	r3, r0, #9
 8000606:	0045      	lsls	r5, r0, #1
 8000608:	0fc4      	lsrs	r4, r0, #31
 800060a:	0a50      	lsrs	r0, r2, #9
 800060c:	4680      	mov	r8, r0
 800060e:	0048      	lsls	r0, r1, #1
 8000610:	0a5b      	lsrs	r3, r3, #9
 8000612:	0e00      	lsrs	r0, r0, #24
 8000614:	0992      	lsrs	r2, r2, #6
 8000616:	4694      	mov	ip, r2
 8000618:	b580      	push	{r7, lr}
 800061a:	001e      	movs	r6, r3
 800061c:	4681      	mov	r9, r0
 800061e:	0002      	movs	r2, r0
 8000620:	0e2d      	lsrs	r5, r5, #24
 8000622:	00df      	lsls	r7, r3, #3
 8000624:	0fc9      	lsrs	r1, r1, #31
 8000626:	428c      	cmp	r4, r1
 8000628:	d024      	beq.n	8000674 <__aeabi_fadd+0x78>
 800062a:	1a28      	subs	r0, r5, r0
 800062c:	2800      	cmp	r0, #0
 800062e:	dd0e      	ble.n	800064e <__aeabi_fadd+0x52>
 8000630:	2a00      	cmp	r2, #0
 8000632:	d13e      	bne.n	80006b2 <__aeabi_fadd+0xb6>
 8000634:	4662      	mov	r2, ip
 8000636:	2a00      	cmp	r2, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fadd+0x40>
 800063a:	e0fd      	b.n	8000838 <__aeabi_fadd+0x23c>
 800063c:	1e42      	subs	r2, r0, #1
 800063e:	2801      	cmp	r0, #1
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x48>
 8000642:	e137      	b.n	80008b4 <__aeabi_fadd+0x2b8>
 8000644:	28ff      	cmp	r0, #255	; 0xff
 8000646:	d100      	bne.n	800064a <__aeabi_fadd+0x4e>
 8000648:	e0a9      	b.n	800079e <__aeabi_fadd+0x1a2>
 800064a:	0010      	movs	r0, r2
 800064c:	e039      	b.n	80006c2 <__aeabi_fadd+0xc6>
 800064e:	2800      	cmp	r0, #0
 8000650:	d063      	beq.n	800071a <__aeabi_fadd+0x11e>
 8000652:	464b      	mov	r3, r9
 8000654:	1b52      	subs	r2, r2, r5
 8000656:	2d00      	cmp	r5, #0
 8000658:	d000      	beq.n	800065c <__aeabi_fadd+0x60>
 800065a:	e0e0      	b.n	800081e <__aeabi_fadd+0x222>
 800065c:	2f00      	cmp	r7, #0
 800065e:	d100      	bne.n	8000662 <__aeabi_fadd+0x66>
 8000660:	e0ce      	b.n	8000800 <__aeabi_fadd+0x204>
 8000662:	1e53      	subs	r3, r2, #1
 8000664:	2a01      	cmp	r2, #1
 8000666:	d100      	bne.n	800066a <__aeabi_fadd+0x6e>
 8000668:	e155      	b.n	8000916 <__aeabi_fadd+0x31a>
 800066a:	2aff      	cmp	r2, #255	; 0xff
 800066c:	d100      	bne.n	8000670 <__aeabi_fadd+0x74>
 800066e:	e094      	b.n	800079a <__aeabi_fadd+0x19e>
 8000670:	001a      	movs	r2, r3
 8000672:	e0d9      	b.n	8000828 <__aeabi_fadd+0x22c>
 8000674:	1a2a      	subs	r2, r5, r0
 8000676:	2a00      	cmp	r2, #0
 8000678:	dc00      	bgt.n	800067c <__aeabi_fadd+0x80>
 800067a:	e099      	b.n	80007b0 <__aeabi_fadd+0x1b4>
 800067c:	2800      	cmp	r0, #0
 800067e:	d062      	beq.n	8000746 <__aeabi_fadd+0x14a>
 8000680:	2dff      	cmp	r5, #255	; 0xff
 8000682:	d100      	bne.n	8000686 <__aeabi_fadd+0x8a>
 8000684:	e08b      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000686:	2380      	movs	r3, #128	; 0x80
 8000688:	4661      	mov	r1, ip
 800068a:	04db      	lsls	r3, r3, #19
 800068c:	4319      	orrs	r1, r3
 800068e:	468c      	mov	ip, r1
 8000690:	2a1b      	cmp	r2, #27
 8000692:	dc00      	bgt.n	8000696 <__aeabi_fadd+0x9a>
 8000694:	e0d2      	b.n	800083c <__aeabi_fadd+0x240>
 8000696:	2301      	movs	r3, #1
 8000698:	19db      	adds	r3, r3, r7
 800069a:	015a      	lsls	r2, r3, #5
 800069c:	d56a      	bpl.n	8000774 <__aeabi_fadd+0x178>
 800069e:	3501      	adds	r5, #1
 80006a0:	2dff      	cmp	r5, #255	; 0xff
 80006a2:	d05b      	beq.n	800075c <__aeabi_fadd+0x160>
 80006a4:	2201      	movs	r2, #1
 80006a6:	49a3      	ldr	r1, [pc, #652]	; (8000934 <__aeabi_fadd+0x338>)
 80006a8:	401a      	ands	r2, r3
 80006aa:	085b      	lsrs	r3, r3, #1
 80006ac:	400b      	ands	r3, r1
 80006ae:	4313      	orrs	r3, r2
 80006b0:	e01c      	b.n	80006ec <__aeabi_fadd+0xf0>
 80006b2:	2dff      	cmp	r5, #255	; 0xff
 80006b4:	d100      	bne.n	80006b8 <__aeabi_fadd+0xbc>
 80006b6:	e072      	b.n	800079e <__aeabi_fadd+0x1a2>
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	4662      	mov	r2, ip
 80006bc:	04db      	lsls	r3, r3, #19
 80006be:	431a      	orrs	r2, r3
 80006c0:	4694      	mov	ip, r2
 80006c2:	281b      	cmp	r0, #27
 80006c4:	dc00      	bgt.n	80006c8 <__aeabi_fadd+0xcc>
 80006c6:	e090      	b.n	80007ea <__aeabi_fadd+0x1ee>
 80006c8:	2301      	movs	r3, #1
 80006ca:	1afb      	subs	r3, r7, r3
 80006cc:	015a      	lsls	r2, r3, #5
 80006ce:	d551      	bpl.n	8000774 <__aeabi_fadd+0x178>
 80006d0:	019b      	lsls	r3, r3, #6
 80006d2:	099e      	lsrs	r6, r3, #6
 80006d4:	0030      	movs	r0, r6
 80006d6:	f002 fdb9 	bl	800324c <__clzsi2>
 80006da:	0033      	movs	r3, r6
 80006dc:	3805      	subs	r0, #5
 80006de:	4083      	lsls	r3, r0
 80006e0:	4285      	cmp	r5, r0
 80006e2:	dc00      	bgt.n	80006e6 <__aeabi_fadd+0xea>
 80006e4:	e075      	b.n	80007d2 <__aeabi_fadd+0x1d6>
 80006e6:	4a94      	ldr	r2, [pc, #592]	; (8000938 <__aeabi_fadd+0x33c>)
 80006e8:	1a2d      	subs	r5, r5, r0
 80006ea:	4013      	ands	r3, r2
 80006ec:	075a      	lsls	r2, r3, #29
 80006ee:	d004      	beq.n	80006fa <__aeabi_fadd+0xfe>
 80006f0:	220f      	movs	r2, #15
 80006f2:	401a      	ands	r2, r3
 80006f4:	2a04      	cmp	r2, #4
 80006f6:	d000      	beq.n	80006fa <__aeabi_fadd+0xfe>
 80006f8:	3304      	adds	r3, #4
 80006fa:	015a      	lsls	r2, r3, #5
 80006fc:	d53c      	bpl.n	8000778 <__aeabi_fadd+0x17c>
 80006fe:	1c68      	adds	r0, r5, #1
 8000700:	2dfe      	cmp	r5, #254	; 0xfe
 8000702:	d02b      	beq.n	800075c <__aeabi_fadd+0x160>
 8000704:	019b      	lsls	r3, r3, #6
 8000706:	0a5e      	lsrs	r6, r3, #9
 8000708:	b2c0      	uxtb	r0, r0
 800070a:	05c0      	lsls	r0, r0, #23
 800070c:	4330      	orrs	r0, r6
 800070e:	07e4      	lsls	r4, r4, #31
 8000710:	4320      	orrs	r0, r4
 8000712:	bcc0      	pop	{r6, r7}
 8000714:	46b9      	mov	r9, r7
 8000716:	46b0      	mov	r8, r6
 8000718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800071a:	20fe      	movs	r0, #254	; 0xfe
 800071c:	1c6a      	adds	r2, r5, #1
 800071e:	4210      	tst	r0, r2
 8000720:	d172      	bne.n	8000808 <__aeabi_fadd+0x20c>
 8000722:	2d00      	cmp	r5, #0
 8000724:	d000      	beq.n	8000728 <__aeabi_fadd+0x12c>
 8000726:	e0ae      	b.n	8000886 <__aeabi_fadd+0x28a>
 8000728:	2f00      	cmp	r7, #0
 800072a:	d100      	bne.n	800072e <__aeabi_fadd+0x132>
 800072c:	e0ec      	b.n	8000908 <__aeabi_fadd+0x30c>
 800072e:	4663      	mov	r3, ip
 8000730:	2000      	movs	r0, #0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d0e9      	beq.n	800070a <__aeabi_fadd+0x10e>
 8000736:	1afb      	subs	r3, r7, r3
 8000738:	015a      	lsls	r2, r3, #5
 800073a:	d400      	bmi.n	800073e <__aeabi_fadd+0x142>
 800073c:	e0f3      	b.n	8000926 <__aeabi_fadd+0x32a>
 800073e:	4663      	mov	r3, ip
 8000740:	000c      	movs	r4, r1
 8000742:	1bdb      	subs	r3, r3, r7
 8000744:	e7d2      	b.n	80006ec <__aeabi_fadd+0xf0>
 8000746:	4661      	mov	r1, ip
 8000748:	2900      	cmp	r1, #0
 800074a:	d05b      	beq.n	8000804 <__aeabi_fadd+0x208>
 800074c:	1e51      	subs	r1, r2, #1
 800074e:	2a01      	cmp	r2, #1
 8000750:	d100      	bne.n	8000754 <__aeabi_fadd+0x158>
 8000752:	e0a7      	b.n	80008a4 <__aeabi_fadd+0x2a8>
 8000754:	2aff      	cmp	r2, #255	; 0xff
 8000756:	d022      	beq.n	800079e <__aeabi_fadd+0x1a2>
 8000758:	000a      	movs	r2, r1
 800075a:	e799      	b.n	8000690 <__aeabi_fadd+0x94>
 800075c:	20ff      	movs	r0, #255	; 0xff
 800075e:	2600      	movs	r6, #0
 8000760:	e7d3      	b.n	800070a <__aeabi_fadd+0x10e>
 8000762:	21fe      	movs	r1, #254	; 0xfe
 8000764:	1c6a      	adds	r2, r5, #1
 8000766:	4211      	tst	r1, r2
 8000768:	d073      	beq.n	8000852 <__aeabi_fadd+0x256>
 800076a:	2aff      	cmp	r2, #255	; 0xff
 800076c:	d0f6      	beq.n	800075c <__aeabi_fadd+0x160>
 800076e:	0015      	movs	r5, r2
 8000770:	4467      	add	r7, ip
 8000772:	087b      	lsrs	r3, r7, #1
 8000774:	075a      	lsls	r2, r3, #29
 8000776:	d1bb      	bne.n	80006f0 <__aeabi_fadd+0xf4>
 8000778:	08db      	lsrs	r3, r3, #3
 800077a:	2dff      	cmp	r5, #255	; 0xff
 800077c:	d00f      	beq.n	800079e <__aeabi_fadd+0x1a2>
 800077e:	025b      	lsls	r3, r3, #9
 8000780:	0a5e      	lsrs	r6, r3, #9
 8000782:	b2e8      	uxtb	r0, r5
 8000784:	e7c1      	b.n	800070a <__aeabi_fadd+0x10e>
 8000786:	4662      	mov	r2, ip
 8000788:	2a00      	cmp	r2, #0
 800078a:	d008      	beq.n	800079e <__aeabi_fadd+0x1a2>
 800078c:	2280      	movs	r2, #128	; 0x80
 800078e:	03d2      	lsls	r2, r2, #15
 8000790:	4213      	tst	r3, r2
 8000792:	d004      	beq.n	800079e <__aeabi_fadd+0x1a2>
 8000794:	4640      	mov	r0, r8
 8000796:	4210      	tst	r0, r2
 8000798:	d101      	bne.n	800079e <__aeabi_fadd+0x1a2>
 800079a:	000c      	movs	r4, r1
 800079c:	4643      	mov	r3, r8
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d0dc      	beq.n	800075c <__aeabi_fadd+0x160>
 80007a2:	2680      	movs	r6, #128	; 0x80
 80007a4:	03f6      	lsls	r6, r6, #15
 80007a6:	431e      	orrs	r6, r3
 80007a8:	0276      	lsls	r6, r6, #9
 80007aa:	20ff      	movs	r0, #255	; 0xff
 80007ac:	0a76      	lsrs	r6, r6, #9
 80007ae:	e7ac      	b.n	800070a <__aeabi_fadd+0x10e>
 80007b0:	2a00      	cmp	r2, #0
 80007b2:	d0d6      	beq.n	8000762 <__aeabi_fadd+0x166>
 80007b4:	1b42      	subs	r2, r0, r5
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	d05c      	beq.n	8000874 <__aeabi_fadd+0x278>
 80007ba:	28ff      	cmp	r0, #255	; 0xff
 80007bc:	d0ee      	beq.n	800079c <__aeabi_fadd+0x1a0>
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	04db      	lsls	r3, r3, #19
 80007c2:	431f      	orrs	r7, r3
 80007c4:	2a1b      	cmp	r2, #27
 80007c6:	dc00      	bgt.n	80007ca <__aeabi_fadd+0x1ce>
 80007c8:	e082      	b.n	80008d0 <__aeabi_fadd+0x2d4>
 80007ca:	2301      	movs	r3, #1
 80007cc:	464d      	mov	r5, r9
 80007ce:	4463      	add	r3, ip
 80007d0:	e763      	b.n	800069a <__aeabi_fadd+0x9e>
 80007d2:	2220      	movs	r2, #32
 80007d4:	1b40      	subs	r0, r0, r5
 80007d6:	3001      	adds	r0, #1
 80007d8:	1a12      	subs	r2, r2, r0
 80007da:	0019      	movs	r1, r3
 80007dc:	4093      	lsls	r3, r2
 80007de:	40c1      	lsrs	r1, r0
 80007e0:	1e5a      	subs	r2, r3, #1
 80007e2:	4193      	sbcs	r3, r2
 80007e4:	2500      	movs	r5, #0
 80007e6:	430b      	orrs	r3, r1
 80007e8:	e780      	b.n	80006ec <__aeabi_fadd+0xf0>
 80007ea:	2320      	movs	r3, #32
 80007ec:	4661      	mov	r1, ip
 80007ee:	1a1b      	subs	r3, r3, r0
 80007f0:	4099      	lsls	r1, r3
 80007f2:	4662      	mov	r2, ip
 80007f4:	000b      	movs	r3, r1
 80007f6:	40c2      	lsrs	r2, r0
 80007f8:	1e59      	subs	r1, r3, #1
 80007fa:	418b      	sbcs	r3, r1
 80007fc:	4313      	orrs	r3, r2
 80007fe:	e764      	b.n	80006ca <__aeabi_fadd+0xce>
 8000800:	000c      	movs	r4, r1
 8000802:	4643      	mov	r3, r8
 8000804:	0015      	movs	r5, r2
 8000806:	e7b8      	b.n	800077a <__aeabi_fadd+0x17e>
 8000808:	4663      	mov	r3, ip
 800080a:	1afe      	subs	r6, r7, r3
 800080c:	0173      	lsls	r3, r6, #5
 800080e:	d445      	bmi.n	800089c <__aeabi_fadd+0x2a0>
 8000810:	2e00      	cmp	r6, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fadd+0x21a>
 8000814:	e75e      	b.n	80006d4 <__aeabi_fadd+0xd8>
 8000816:	2400      	movs	r4, #0
 8000818:	2000      	movs	r0, #0
 800081a:	2600      	movs	r6, #0
 800081c:	e775      	b.n	800070a <__aeabi_fadd+0x10e>
 800081e:	2bff      	cmp	r3, #255	; 0xff
 8000820:	d0bb      	beq.n	800079a <__aeabi_fadd+0x19e>
 8000822:	2380      	movs	r3, #128	; 0x80
 8000824:	04db      	lsls	r3, r3, #19
 8000826:	431f      	orrs	r7, r3
 8000828:	2a1b      	cmp	r2, #27
 800082a:	dd47      	ble.n	80008bc <__aeabi_fadd+0x2c0>
 800082c:	2301      	movs	r3, #1
 800082e:	4662      	mov	r2, ip
 8000830:	000c      	movs	r4, r1
 8000832:	464d      	mov	r5, r9
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	e749      	b.n	80006cc <__aeabi_fadd+0xd0>
 8000838:	0005      	movs	r5, r0
 800083a:	e79e      	b.n	800077a <__aeabi_fadd+0x17e>
 800083c:	4661      	mov	r1, ip
 800083e:	2320      	movs	r3, #32
 8000840:	40d1      	lsrs	r1, r2
 8000842:	1a9b      	subs	r3, r3, r2
 8000844:	4662      	mov	r2, ip
 8000846:	409a      	lsls	r2, r3
 8000848:	0013      	movs	r3, r2
 800084a:	1e5a      	subs	r2, r3, #1
 800084c:	4193      	sbcs	r3, r2
 800084e:	430b      	orrs	r3, r1
 8000850:	e722      	b.n	8000698 <__aeabi_fadd+0x9c>
 8000852:	2d00      	cmp	r5, #0
 8000854:	d146      	bne.n	80008e4 <__aeabi_fadd+0x2e8>
 8000856:	2f00      	cmp	r7, #0
 8000858:	d062      	beq.n	8000920 <__aeabi_fadd+0x324>
 800085a:	4663      	mov	r3, ip
 800085c:	2000      	movs	r0, #0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d100      	bne.n	8000864 <__aeabi_fadd+0x268>
 8000862:	e752      	b.n	800070a <__aeabi_fadd+0x10e>
 8000864:	003b      	movs	r3, r7
 8000866:	4463      	add	r3, ip
 8000868:	015a      	lsls	r2, r3, #5
 800086a:	d583      	bpl.n	8000774 <__aeabi_fadd+0x178>
 800086c:	4a32      	ldr	r2, [pc, #200]	; (8000938 <__aeabi_fadd+0x33c>)
 800086e:	3501      	adds	r5, #1
 8000870:	4013      	ands	r3, r2
 8000872:	e77f      	b.n	8000774 <__aeabi_fadd+0x178>
 8000874:	2f00      	cmp	r7, #0
 8000876:	d0c4      	beq.n	8000802 <__aeabi_fadd+0x206>
 8000878:	1e53      	subs	r3, r2, #1
 800087a:	2a01      	cmp	r2, #1
 800087c:	d012      	beq.n	80008a4 <__aeabi_fadd+0x2a8>
 800087e:	2aff      	cmp	r2, #255	; 0xff
 8000880:	d08c      	beq.n	800079c <__aeabi_fadd+0x1a0>
 8000882:	001a      	movs	r2, r3
 8000884:	e79e      	b.n	80007c4 <__aeabi_fadd+0x1c8>
 8000886:	2f00      	cmp	r7, #0
 8000888:	d000      	beq.n	800088c <__aeabi_fadd+0x290>
 800088a:	e77c      	b.n	8000786 <__aeabi_fadd+0x18a>
 800088c:	4663      	mov	r3, ip
 800088e:	2b00      	cmp	r3, #0
 8000890:	d183      	bne.n	800079a <__aeabi_fadd+0x19e>
 8000892:	2680      	movs	r6, #128	; 0x80
 8000894:	2400      	movs	r4, #0
 8000896:	20ff      	movs	r0, #255	; 0xff
 8000898:	03f6      	lsls	r6, r6, #15
 800089a:	e736      	b.n	800070a <__aeabi_fadd+0x10e>
 800089c:	4663      	mov	r3, ip
 800089e:	000c      	movs	r4, r1
 80008a0:	1bde      	subs	r6, r3, r7
 80008a2:	e717      	b.n	80006d4 <__aeabi_fadd+0xd8>
 80008a4:	003b      	movs	r3, r7
 80008a6:	4463      	add	r3, ip
 80008a8:	2501      	movs	r5, #1
 80008aa:	015a      	lsls	r2, r3, #5
 80008ac:	d400      	bmi.n	80008b0 <__aeabi_fadd+0x2b4>
 80008ae:	e761      	b.n	8000774 <__aeabi_fadd+0x178>
 80008b0:	2502      	movs	r5, #2
 80008b2:	e6f7      	b.n	80006a4 <__aeabi_fadd+0xa8>
 80008b4:	4663      	mov	r3, ip
 80008b6:	2501      	movs	r5, #1
 80008b8:	1afb      	subs	r3, r7, r3
 80008ba:	e707      	b.n	80006cc <__aeabi_fadd+0xd0>
 80008bc:	2320      	movs	r3, #32
 80008be:	1a9b      	subs	r3, r3, r2
 80008c0:	0038      	movs	r0, r7
 80008c2:	409f      	lsls	r7, r3
 80008c4:	003b      	movs	r3, r7
 80008c6:	40d0      	lsrs	r0, r2
 80008c8:	1e5a      	subs	r2, r3, #1
 80008ca:	4193      	sbcs	r3, r2
 80008cc:	4303      	orrs	r3, r0
 80008ce:	e7ae      	b.n	800082e <__aeabi_fadd+0x232>
 80008d0:	2320      	movs	r3, #32
 80008d2:	1a9b      	subs	r3, r3, r2
 80008d4:	0039      	movs	r1, r7
 80008d6:	409f      	lsls	r7, r3
 80008d8:	003b      	movs	r3, r7
 80008da:	40d1      	lsrs	r1, r2
 80008dc:	1e5a      	subs	r2, r3, #1
 80008de:	4193      	sbcs	r3, r2
 80008e0:	430b      	orrs	r3, r1
 80008e2:	e773      	b.n	80007cc <__aeabi_fadd+0x1d0>
 80008e4:	2f00      	cmp	r7, #0
 80008e6:	d100      	bne.n	80008ea <__aeabi_fadd+0x2ee>
 80008e8:	e758      	b.n	800079c <__aeabi_fadd+0x1a0>
 80008ea:	4662      	mov	r2, ip
 80008ec:	2a00      	cmp	r2, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x2f6>
 80008f0:	e755      	b.n	800079e <__aeabi_fadd+0x1a2>
 80008f2:	2280      	movs	r2, #128	; 0x80
 80008f4:	03d2      	lsls	r2, r2, #15
 80008f6:	4213      	tst	r3, r2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fadd+0x300>
 80008fa:	e750      	b.n	800079e <__aeabi_fadd+0x1a2>
 80008fc:	4641      	mov	r1, r8
 80008fe:	4211      	tst	r1, r2
 8000900:	d000      	beq.n	8000904 <__aeabi_fadd+0x308>
 8000902:	e74c      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000904:	4643      	mov	r3, r8
 8000906:	e74a      	b.n	800079e <__aeabi_fadd+0x1a2>
 8000908:	4663      	mov	r3, ip
 800090a:	2b00      	cmp	r3, #0
 800090c:	d083      	beq.n	8000816 <__aeabi_fadd+0x21a>
 800090e:	000c      	movs	r4, r1
 8000910:	4646      	mov	r6, r8
 8000912:	2000      	movs	r0, #0
 8000914:	e6f9      	b.n	800070a <__aeabi_fadd+0x10e>
 8000916:	4663      	mov	r3, ip
 8000918:	000c      	movs	r4, r1
 800091a:	1bdb      	subs	r3, r3, r7
 800091c:	3501      	adds	r5, #1
 800091e:	e6d5      	b.n	80006cc <__aeabi_fadd+0xd0>
 8000920:	4646      	mov	r6, r8
 8000922:	2000      	movs	r0, #0
 8000924:	e6f1      	b.n	800070a <__aeabi_fadd+0x10e>
 8000926:	2b00      	cmp	r3, #0
 8000928:	d000      	beq.n	800092c <__aeabi_fadd+0x330>
 800092a:	e723      	b.n	8000774 <__aeabi_fadd+0x178>
 800092c:	2400      	movs	r4, #0
 800092e:	2600      	movs	r6, #0
 8000930:	e6eb      	b.n	800070a <__aeabi_fadd+0x10e>
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	7dffffff 	.word	0x7dffffff
 8000938:	fbffffff 	.word	0xfbffffff

0800093c <__aeabi_fdiv>:
 800093c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800093e:	464f      	mov	r7, r9
 8000940:	4646      	mov	r6, r8
 8000942:	46d6      	mov	lr, sl
 8000944:	0245      	lsls	r5, r0, #9
 8000946:	b5c0      	push	{r6, r7, lr}
 8000948:	0047      	lsls	r7, r0, #1
 800094a:	1c0c      	adds	r4, r1, #0
 800094c:	0a6d      	lsrs	r5, r5, #9
 800094e:	0e3f      	lsrs	r7, r7, #24
 8000950:	0fc6      	lsrs	r6, r0, #31
 8000952:	2f00      	cmp	r7, #0
 8000954:	d100      	bne.n	8000958 <__aeabi_fdiv+0x1c>
 8000956:	e06f      	b.n	8000a38 <__aeabi_fdiv+0xfc>
 8000958:	2fff      	cmp	r7, #255	; 0xff
 800095a:	d100      	bne.n	800095e <__aeabi_fdiv+0x22>
 800095c:	e074      	b.n	8000a48 <__aeabi_fdiv+0x10c>
 800095e:	2300      	movs	r3, #0
 8000960:	2280      	movs	r2, #128	; 0x80
 8000962:	4699      	mov	r9, r3
 8000964:	469a      	mov	sl, r3
 8000966:	00ed      	lsls	r5, r5, #3
 8000968:	04d2      	lsls	r2, r2, #19
 800096a:	4315      	orrs	r5, r2
 800096c:	3f7f      	subs	r7, #127	; 0x7f
 800096e:	0263      	lsls	r3, r4, #9
 8000970:	0a5b      	lsrs	r3, r3, #9
 8000972:	4698      	mov	r8, r3
 8000974:	0063      	lsls	r3, r4, #1
 8000976:	0e1b      	lsrs	r3, r3, #24
 8000978:	0fe4      	lsrs	r4, r4, #31
 800097a:	2b00      	cmp	r3, #0
 800097c:	d04d      	beq.n	8000a1a <__aeabi_fdiv+0xde>
 800097e:	2bff      	cmp	r3, #255	; 0xff
 8000980:	d045      	beq.n	8000a0e <__aeabi_fdiv+0xd2>
 8000982:	4642      	mov	r2, r8
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	00d2      	lsls	r2, r2, #3
 8000988:	04c9      	lsls	r1, r1, #19
 800098a:	4311      	orrs	r1, r2
 800098c:	4688      	mov	r8, r1
 800098e:	2200      	movs	r2, #0
 8000990:	3b7f      	subs	r3, #127	; 0x7f
 8000992:	0031      	movs	r1, r6
 8000994:	1aff      	subs	r7, r7, r3
 8000996:	464b      	mov	r3, r9
 8000998:	4061      	eors	r1, r4
 800099a:	b2c9      	uxtb	r1, r1
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d900      	bls.n	80009a2 <__aeabi_fdiv+0x66>
 80009a0:	e0b8      	b.n	8000b14 <__aeabi_fdiv+0x1d8>
 80009a2:	4870      	ldr	r0, [pc, #448]	; (8000b64 <__aeabi_fdiv+0x228>)
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	58c3      	ldr	r3, [r0, r3]
 80009a8:	469f      	mov	pc, r3
 80009aa:	2300      	movs	r3, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	0026      	movs	r6, r4
 80009b0:	4645      	mov	r5, r8
 80009b2:	4692      	mov	sl, r2
 80009b4:	4653      	mov	r3, sl
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d100      	bne.n	80009bc <__aeabi_fdiv+0x80>
 80009ba:	e08d      	b.n	8000ad8 <__aeabi_fdiv+0x19c>
 80009bc:	2b03      	cmp	r3, #3
 80009be:	d100      	bne.n	80009c2 <__aeabi_fdiv+0x86>
 80009c0:	e0a1      	b.n	8000b06 <__aeabi_fdiv+0x1ca>
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d018      	beq.n	80009f8 <__aeabi_fdiv+0xbc>
 80009c6:	003b      	movs	r3, r7
 80009c8:	337f      	adds	r3, #127	; 0x7f
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	dd6d      	ble.n	8000aaa <__aeabi_fdiv+0x16e>
 80009ce:	076a      	lsls	r2, r5, #29
 80009d0:	d004      	beq.n	80009dc <__aeabi_fdiv+0xa0>
 80009d2:	220f      	movs	r2, #15
 80009d4:	402a      	ands	r2, r5
 80009d6:	2a04      	cmp	r2, #4
 80009d8:	d000      	beq.n	80009dc <__aeabi_fdiv+0xa0>
 80009da:	3504      	adds	r5, #4
 80009dc:	012a      	lsls	r2, r5, #4
 80009de:	d503      	bpl.n	80009e8 <__aeabi_fdiv+0xac>
 80009e0:	4b61      	ldr	r3, [pc, #388]	; (8000b68 <__aeabi_fdiv+0x22c>)
 80009e2:	401d      	ands	r5, r3
 80009e4:	003b      	movs	r3, r7
 80009e6:	3380      	adds	r3, #128	; 0x80
 80009e8:	2bfe      	cmp	r3, #254	; 0xfe
 80009ea:	dd00      	ble.n	80009ee <__aeabi_fdiv+0xb2>
 80009ec:	e074      	b.n	8000ad8 <__aeabi_fdiv+0x19c>
 80009ee:	01aa      	lsls	r2, r5, #6
 80009f0:	0a52      	lsrs	r2, r2, #9
 80009f2:	b2d8      	uxtb	r0, r3
 80009f4:	e002      	b.n	80009fc <__aeabi_fdiv+0xc0>
 80009f6:	000e      	movs	r6, r1
 80009f8:	2000      	movs	r0, #0
 80009fa:	2200      	movs	r2, #0
 80009fc:	05c0      	lsls	r0, r0, #23
 80009fe:	07f6      	lsls	r6, r6, #31
 8000a00:	4310      	orrs	r0, r2
 8000a02:	4330      	orrs	r0, r6
 8000a04:	bce0      	pop	{r5, r6, r7}
 8000a06:	46ba      	mov	sl, r7
 8000a08:	46b1      	mov	r9, r6
 8000a0a:	46a8      	mov	r8, r5
 8000a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a0e:	4643      	mov	r3, r8
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d13f      	bne.n	8000a94 <__aeabi_fdiv+0x158>
 8000a14:	2202      	movs	r2, #2
 8000a16:	3fff      	subs	r7, #255	; 0xff
 8000a18:	e003      	b.n	8000a22 <__aeabi_fdiv+0xe6>
 8000a1a:	4643      	mov	r3, r8
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d12d      	bne.n	8000a7c <__aeabi_fdiv+0x140>
 8000a20:	2201      	movs	r2, #1
 8000a22:	0031      	movs	r1, r6
 8000a24:	464b      	mov	r3, r9
 8000a26:	4061      	eors	r1, r4
 8000a28:	b2c9      	uxtb	r1, r1
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	2b0f      	cmp	r3, #15
 8000a2e:	d838      	bhi.n	8000aa2 <__aeabi_fdiv+0x166>
 8000a30:	484e      	ldr	r0, [pc, #312]	; (8000b6c <__aeabi_fdiv+0x230>)
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	58c3      	ldr	r3, [r0, r3]
 8000a36:	469f      	mov	pc, r3
 8000a38:	2d00      	cmp	r5, #0
 8000a3a:	d113      	bne.n	8000a64 <__aeabi_fdiv+0x128>
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	4699      	mov	r9, r3
 8000a40:	3b03      	subs	r3, #3
 8000a42:	2700      	movs	r7, #0
 8000a44:	469a      	mov	sl, r3
 8000a46:	e792      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a48:	2d00      	cmp	r5, #0
 8000a4a:	d105      	bne.n	8000a58 <__aeabi_fdiv+0x11c>
 8000a4c:	2308      	movs	r3, #8
 8000a4e:	4699      	mov	r9, r3
 8000a50:	3b06      	subs	r3, #6
 8000a52:	27ff      	movs	r7, #255	; 0xff
 8000a54:	469a      	mov	sl, r3
 8000a56:	e78a      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a58:	230c      	movs	r3, #12
 8000a5a:	4699      	mov	r9, r3
 8000a5c:	3b09      	subs	r3, #9
 8000a5e:	27ff      	movs	r7, #255	; 0xff
 8000a60:	469a      	mov	sl, r3
 8000a62:	e784      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a64:	0028      	movs	r0, r5
 8000a66:	f002 fbf1 	bl	800324c <__clzsi2>
 8000a6a:	2776      	movs	r7, #118	; 0x76
 8000a6c:	1f43      	subs	r3, r0, #5
 8000a6e:	409d      	lsls	r5, r3
 8000a70:	2300      	movs	r3, #0
 8000a72:	427f      	negs	r7, r7
 8000a74:	4699      	mov	r9, r3
 8000a76:	469a      	mov	sl, r3
 8000a78:	1a3f      	subs	r7, r7, r0
 8000a7a:	e778      	b.n	800096e <__aeabi_fdiv+0x32>
 8000a7c:	4640      	mov	r0, r8
 8000a7e:	f002 fbe5 	bl	800324c <__clzsi2>
 8000a82:	4642      	mov	r2, r8
 8000a84:	1f43      	subs	r3, r0, #5
 8000a86:	409a      	lsls	r2, r3
 8000a88:	2376      	movs	r3, #118	; 0x76
 8000a8a:	425b      	negs	r3, r3
 8000a8c:	4690      	mov	r8, r2
 8000a8e:	1a1b      	subs	r3, r3, r0
 8000a90:	2200      	movs	r2, #0
 8000a92:	e77e      	b.n	8000992 <__aeabi_fdiv+0x56>
 8000a94:	2303      	movs	r3, #3
 8000a96:	464a      	mov	r2, r9
 8000a98:	431a      	orrs	r2, r3
 8000a9a:	4691      	mov	r9, r2
 8000a9c:	33fc      	adds	r3, #252	; 0xfc
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	e777      	b.n	8000992 <__aeabi_fdiv+0x56>
 8000aa2:	000e      	movs	r6, r1
 8000aa4:	20ff      	movs	r0, #255	; 0xff
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	e7a8      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000aaa:	2201      	movs	r2, #1
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	2b1b      	cmp	r3, #27
 8000ab0:	dca2      	bgt.n	80009f8 <__aeabi_fdiv+0xbc>
 8000ab2:	379e      	adds	r7, #158	; 0x9e
 8000ab4:	002a      	movs	r2, r5
 8000ab6:	40bd      	lsls	r5, r7
 8000ab8:	40da      	lsrs	r2, r3
 8000aba:	1e6b      	subs	r3, r5, #1
 8000abc:	419d      	sbcs	r5, r3
 8000abe:	4315      	orrs	r5, r2
 8000ac0:	076a      	lsls	r2, r5, #29
 8000ac2:	d004      	beq.n	8000ace <__aeabi_fdiv+0x192>
 8000ac4:	220f      	movs	r2, #15
 8000ac6:	402a      	ands	r2, r5
 8000ac8:	2a04      	cmp	r2, #4
 8000aca:	d000      	beq.n	8000ace <__aeabi_fdiv+0x192>
 8000acc:	3504      	adds	r5, #4
 8000ace:	016a      	lsls	r2, r5, #5
 8000ad0:	d544      	bpl.n	8000b5c <__aeabi_fdiv+0x220>
 8000ad2:	2001      	movs	r0, #1
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	e791      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ad8:	20ff      	movs	r0, #255	; 0xff
 8000ada:	2200      	movs	r2, #0
 8000adc:	e78e      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ade:	2280      	movs	r2, #128	; 0x80
 8000ae0:	2600      	movs	r6, #0
 8000ae2:	20ff      	movs	r0, #255	; 0xff
 8000ae4:	03d2      	lsls	r2, r2, #15
 8000ae6:	e789      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	4698      	mov	r8, r3
 8000aec:	2280      	movs	r2, #128	; 0x80
 8000aee:	03d2      	lsls	r2, r2, #15
 8000af0:	4215      	tst	r5, r2
 8000af2:	d008      	beq.n	8000b06 <__aeabi_fdiv+0x1ca>
 8000af4:	4643      	mov	r3, r8
 8000af6:	4213      	tst	r3, r2
 8000af8:	d105      	bne.n	8000b06 <__aeabi_fdiv+0x1ca>
 8000afa:	431a      	orrs	r2, r3
 8000afc:	0252      	lsls	r2, r2, #9
 8000afe:	0026      	movs	r6, r4
 8000b00:	20ff      	movs	r0, #255	; 0xff
 8000b02:	0a52      	lsrs	r2, r2, #9
 8000b04:	e77a      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b06:	2280      	movs	r2, #128	; 0x80
 8000b08:	03d2      	lsls	r2, r2, #15
 8000b0a:	432a      	orrs	r2, r5
 8000b0c:	0252      	lsls	r2, r2, #9
 8000b0e:	20ff      	movs	r0, #255	; 0xff
 8000b10:	0a52      	lsrs	r2, r2, #9
 8000b12:	e773      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b14:	4642      	mov	r2, r8
 8000b16:	016b      	lsls	r3, r5, #5
 8000b18:	0155      	lsls	r5, r2, #5
 8000b1a:	42ab      	cmp	r3, r5
 8000b1c:	d21a      	bcs.n	8000b54 <__aeabi_fdiv+0x218>
 8000b1e:	201b      	movs	r0, #27
 8000b20:	2200      	movs	r2, #0
 8000b22:	3f01      	subs	r7, #1
 8000b24:	2601      	movs	r6, #1
 8000b26:	001c      	movs	r4, r3
 8000b28:	0052      	lsls	r2, r2, #1
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	2c00      	cmp	r4, #0
 8000b2e:	db01      	blt.n	8000b34 <__aeabi_fdiv+0x1f8>
 8000b30:	429d      	cmp	r5, r3
 8000b32:	d801      	bhi.n	8000b38 <__aeabi_fdiv+0x1fc>
 8000b34:	1b5b      	subs	r3, r3, r5
 8000b36:	4332      	orrs	r2, r6
 8000b38:	3801      	subs	r0, #1
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	d1f3      	bne.n	8000b26 <__aeabi_fdiv+0x1ea>
 8000b3e:	1e58      	subs	r0, r3, #1
 8000b40:	4183      	sbcs	r3, r0
 8000b42:	4313      	orrs	r3, r2
 8000b44:	001d      	movs	r5, r3
 8000b46:	003b      	movs	r3, r7
 8000b48:	337f      	adds	r3, #127	; 0x7f
 8000b4a:	000e      	movs	r6, r1
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	dd00      	ble.n	8000b52 <__aeabi_fdiv+0x216>
 8000b50:	e73d      	b.n	80009ce <__aeabi_fdiv+0x92>
 8000b52:	e7aa      	b.n	8000aaa <__aeabi_fdiv+0x16e>
 8000b54:	201a      	movs	r0, #26
 8000b56:	2201      	movs	r2, #1
 8000b58:	1b5b      	subs	r3, r3, r5
 8000b5a:	e7e3      	b.n	8000b24 <__aeabi_fdiv+0x1e8>
 8000b5c:	01aa      	lsls	r2, r5, #6
 8000b5e:	2000      	movs	r0, #0
 8000b60:	0a52      	lsrs	r2, r2, #9
 8000b62:	e74b      	b.n	80009fc <__aeabi_fdiv+0xc0>
 8000b64:	0801223c 	.word	0x0801223c
 8000b68:	f7ffffff 	.word	0xf7ffffff
 8000b6c:	0801227c 	.word	0x0801227c

08000b70 <__eqsf2>:
 8000b70:	b570      	push	{r4, r5, r6, lr}
 8000b72:	0042      	lsls	r2, r0, #1
 8000b74:	0245      	lsls	r5, r0, #9
 8000b76:	024e      	lsls	r6, r1, #9
 8000b78:	004c      	lsls	r4, r1, #1
 8000b7a:	0fc3      	lsrs	r3, r0, #31
 8000b7c:	0a6d      	lsrs	r5, r5, #9
 8000b7e:	2001      	movs	r0, #1
 8000b80:	0e12      	lsrs	r2, r2, #24
 8000b82:	0a76      	lsrs	r6, r6, #9
 8000b84:	0e24      	lsrs	r4, r4, #24
 8000b86:	0fc9      	lsrs	r1, r1, #31
 8000b88:	2aff      	cmp	r2, #255	; 0xff
 8000b8a:	d006      	beq.n	8000b9a <__eqsf2+0x2a>
 8000b8c:	2cff      	cmp	r4, #255	; 0xff
 8000b8e:	d003      	beq.n	8000b98 <__eqsf2+0x28>
 8000b90:	42a2      	cmp	r2, r4
 8000b92:	d101      	bne.n	8000b98 <__eqsf2+0x28>
 8000b94:	42b5      	cmp	r5, r6
 8000b96:	d006      	beq.n	8000ba6 <__eqsf2+0x36>
 8000b98:	bd70      	pop	{r4, r5, r6, pc}
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d1fc      	bne.n	8000b98 <__eqsf2+0x28>
 8000b9e:	2cff      	cmp	r4, #255	; 0xff
 8000ba0:	d1fa      	bne.n	8000b98 <__eqsf2+0x28>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d1f8      	bne.n	8000b98 <__eqsf2+0x28>
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d006      	beq.n	8000bb8 <__eqsf2+0x48>
 8000baa:	2001      	movs	r0, #1
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	d1f3      	bne.n	8000b98 <__eqsf2+0x28>
 8000bb0:	0028      	movs	r0, r5
 8000bb2:	1e43      	subs	r3, r0, #1
 8000bb4:	4198      	sbcs	r0, r3
 8000bb6:	e7ef      	b.n	8000b98 <__eqsf2+0x28>
 8000bb8:	2000      	movs	r0, #0
 8000bba:	e7ed      	b.n	8000b98 <__eqsf2+0x28>

08000bbc <__gesf2>:
 8000bbc:	b570      	push	{r4, r5, r6, lr}
 8000bbe:	0042      	lsls	r2, r0, #1
 8000bc0:	0245      	lsls	r5, r0, #9
 8000bc2:	024e      	lsls	r6, r1, #9
 8000bc4:	004c      	lsls	r4, r1, #1
 8000bc6:	0fc3      	lsrs	r3, r0, #31
 8000bc8:	0a6d      	lsrs	r5, r5, #9
 8000bca:	0e12      	lsrs	r2, r2, #24
 8000bcc:	0a76      	lsrs	r6, r6, #9
 8000bce:	0e24      	lsrs	r4, r4, #24
 8000bd0:	0fc8      	lsrs	r0, r1, #31
 8000bd2:	2aff      	cmp	r2, #255	; 0xff
 8000bd4:	d01b      	beq.n	8000c0e <__gesf2+0x52>
 8000bd6:	2cff      	cmp	r4, #255	; 0xff
 8000bd8:	d00e      	beq.n	8000bf8 <__gesf2+0x3c>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d11b      	bne.n	8000c16 <__gesf2+0x5a>
 8000bde:	2c00      	cmp	r4, #0
 8000be0:	d101      	bne.n	8000be6 <__gesf2+0x2a>
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	d01c      	beq.n	8000c20 <__gesf2+0x64>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	d00c      	beq.n	8000c04 <__gesf2+0x48>
 8000bea:	4283      	cmp	r3, r0
 8000bec:	d01c      	beq.n	8000c28 <__gesf2+0x6c>
 8000bee:	2102      	movs	r1, #2
 8000bf0:	1e58      	subs	r0, r3, #1
 8000bf2:	4008      	ands	r0, r1
 8000bf4:	3801      	subs	r0, #1
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	d122      	bne.n	8000c42 <__gesf2+0x86>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d1f4      	bne.n	8000bea <__gesf2+0x2e>
 8000c00:	2d00      	cmp	r5, #0
 8000c02:	d1f2      	bne.n	8000bea <__gesf2+0x2e>
 8000c04:	2800      	cmp	r0, #0
 8000c06:	d1f6      	bne.n	8000bf6 <__gesf2+0x3a>
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	e7f3      	b.n	8000bf6 <__gesf2+0x3a>
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d117      	bne.n	8000c42 <__gesf2+0x86>
 8000c12:	2cff      	cmp	r4, #255	; 0xff
 8000c14:	d0f0      	beq.n	8000bf8 <__gesf2+0x3c>
 8000c16:	2c00      	cmp	r4, #0
 8000c18:	d1e7      	bne.n	8000bea <__gesf2+0x2e>
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d1e5      	bne.n	8000bea <__gesf2+0x2e>
 8000c1e:	e7e6      	b.n	8000bee <__gesf2+0x32>
 8000c20:	2000      	movs	r0, #0
 8000c22:	2d00      	cmp	r5, #0
 8000c24:	d0e7      	beq.n	8000bf6 <__gesf2+0x3a>
 8000c26:	e7e2      	b.n	8000bee <__gesf2+0x32>
 8000c28:	42a2      	cmp	r2, r4
 8000c2a:	dc05      	bgt.n	8000c38 <__gesf2+0x7c>
 8000c2c:	dbea      	blt.n	8000c04 <__gesf2+0x48>
 8000c2e:	42b5      	cmp	r5, r6
 8000c30:	d802      	bhi.n	8000c38 <__gesf2+0x7c>
 8000c32:	d3e7      	bcc.n	8000c04 <__gesf2+0x48>
 8000c34:	2000      	movs	r0, #0
 8000c36:	e7de      	b.n	8000bf6 <__gesf2+0x3a>
 8000c38:	4243      	negs	r3, r0
 8000c3a:	4158      	adcs	r0, r3
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	3801      	subs	r0, #1
 8000c40:	e7d9      	b.n	8000bf6 <__gesf2+0x3a>
 8000c42:	2002      	movs	r0, #2
 8000c44:	4240      	negs	r0, r0
 8000c46:	e7d6      	b.n	8000bf6 <__gesf2+0x3a>

08000c48 <__lesf2>:
 8000c48:	b570      	push	{r4, r5, r6, lr}
 8000c4a:	0042      	lsls	r2, r0, #1
 8000c4c:	0245      	lsls	r5, r0, #9
 8000c4e:	024e      	lsls	r6, r1, #9
 8000c50:	004c      	lsls	r4, r1, #1
 8000c52:	0fc3      	lsrs	r3, r0, #31
 8000c54:	0a6d      	lsrs	r5, r5, #9
 8000c56:	0e12      	lsrs	r2, r2, #24
 8000c58:	0a76      	lsrs	r6, r6, #9
 8000c5a:	0e24      	lsrs	r4, r4, #24
 8000c5c:	0fc8      	lsrs	r0, r1, #31
 8000c5e:	2aff      	cmp	r2, #255	; 0xff
 8000c60:	d00b      	beq.n	8000c7a <__lesf2+0x32>
 8000c62:	2cff      	cmp	r4, #255	; 0xff
 8000c64:	d00d      	beq.n	8000c82 <__lesf2+0x3a>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d11f      	bne.n	8000caa <__lesf2+0x62>
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d116      	bne.n	8000c9c <__lesf2+0x54>
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d114      	bne.n	8000c9c <__lesf2+0x54>
 8000c72:	2000      	movs	r0, #0
 8000c74:	2d00      	cmp	r5, #0
 8000c76:	d010      	beq.n	8000c9a <__lesf2+0x52>
 8000c78:	e009      	b.n	8000c8e <__lesf2+0x46>
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d10c      	bne.n	8000c98 <__lesf2+0x50>
 8000c7e:	2cff      	cmp	r4, #255	; 0xff
 8000c80:	d113      	bne.n	8000caa <__lesf2+0x62>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d108      	bne.n	8000c98 <__lesf2+0x50>
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d008      	beq.n	8000c9c <__lesf2+0x54>
 8000c8a:	4283      	cmp	r3, r0
 8000c8c:	d012      	beq.n	8000cb4 <__lesf2+0x6c>
 8000c8e:	2102      	movs	r1, #2
 8000c90:	1e58      	subs	r0, r3, #1
 8000c92:	4008      	ands	r0, r1
 8000c94:	3801      	subs	r0, #1
 8000c96:	e000      	b.n	8000c9a <__lesf2+0x52>
 8000c98:	2002      	movs	r0, #2
 8000c9a:	bd70      	pop	{r4, r5, r6, pc}
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d1f4      	bne.n	8000c8a <__lesf2+0x42>
 8000ca0:	2800      	cmp	r0, #0
 8000ca2:	d1fa      	bne.n	8000c9a <__lesf2+0x52>
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	4240      	negs	r0, r0
 8000ca8:	e7f7      	b.n	8000c9a <__lesf2+0x52>
 8000caa:	2c00      	cmp	r4, #0
 8000cac:	d1ed      	bne.n	8000c8a <__lesf2+0x42>
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d1eb      	bne.n	8000c8a <__lesf2+0x42>
 8000cb2:	e7ec      	b.n	8000c8e <__lesf2+0x46>
 8000cb4:	42a2      	cmp	r2, r4
 8000cb6:	dc05      	bgt.n	8000cc4 <__lesf2+0x7c>
 8000cb8:	dbf2      	blt.n	8000ca0 <__lesf2+0x58>
 8000cba:	42b5      	cmp	r5, r6
 8000cbc:	d802      	bhi.n	8000cc4 <__lesf2+0x7c>
 8000cbe:	d3ef      	bcc.n	8000ca0 <__lesf2+0x58>
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	e7ea      	b.n	8000c9a <__lesf2+0x52>
 8000cc4:	4243      	negs	r3, r0
 8000cc6:	4158      	adcs	r0, r3
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	3801      	subs	r0, #1
 8000ccc:	e7e5      	b.n	8000c9a <__lesf2+0x52>
 8000cce:	46c0      	nop			; (mov r8, r8)

08000cd0 <__aeabi_fmul>:
 8000cd0:	0243      	lsls	r3, r0, #9
 8000cd2:	0a5b      	lsrs	r3, r3, #9
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	464f      	mov	r7, r9
 8000cd8:	4646      	mov	r6, r8
 8000cda:	4699      	mov	r9, r3
 8000cdc:	46d6      	mov	lr, sl
 8000cde:	0fc3      	lsrs	r3, r0, #31
 8000ce0:	0045      	lsls	r5, r0, #1
 8000ce2:	4698      	mov	r8, r3
 8000ce4:	b5c0      	push	{r6, r7, lr}
 8000ce6:	464b      	mov	r3, r9
 8000ce8:	1c0f      	adds	r7, r1, #0
 8000cea:	0e2d      	lsrs	r5, r5, #24
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fmul+0x20>
 8000cee:	e0cb      	b.n	8000e88 <__aeabi_fmul+0x1b8>
 8000cf0:	2dff      	cmp	r5, #255	; 0xff
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_fmul+0x26>
 8000cf4:	e0cf      	b.n	8000e96 <__aeabi_fmul+0x1c6>
 8000cf6:	2280      	movs	r2, #128	; 0x80
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	04d2      	lsls	r2, r2, #19
 8000cfc:	431a      	orrs	r2, r3
 8000cfe:	2300      	movs	r3, #0
 8000d00:	4691      	mov	r9, r2
 8000d02:	2600      	movs	r6, #0
 8000d04:	469a      	mov	sl, r3
 8000d06:	3d7f      	subs	r5, #127	; 0x7f
 8000d08:	027c      	lsls	r4, r7, #9
 8000d0a:	007b      	lsls	r3, r7, #1
 8000d0c:	0a64      	lsrs	r4, r4, #9
 8000d0e:	0e1b      	lsrs	r3, r3, #24
 8000d10:	0fff      	lsrs	r7, r7, #31
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d100      	bne.n	8000d18 <__aeabi_fmul+0x48>
 8000d16:	e0a9      	b.n	8000e6c <__aeabi_fmul+0x19c>
 8000d18:	2bff      	cmp	r3, #255	; 0xff
 8000d1a:	d011      	beq.n	8000d40 <__aeabi_fmul+0x70>
 8000d1c:	2280      	movs	r2, #128	; 0x80
 8000d1e:	00e4      	lsls	r4, r4, #3
 8000d20:	04d2      	lsls	r2, r2, #19
 8000d22:	4314      	orrs	r4, r2
 8000d24:	4642      	mov	r2, r8
 8000d26:	3b7f      	subs	r3, #127	; 0x7f
 8000d28:	195b      	adds	r3, r3, r5
 8000d2a:	407a      	eors	r2, r7
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	1c5d      	adds	r5, r3, #1
 8000d32:	2e0a      	cmp	r6, #10
 8000d34:	dd13      	ble.n	8000d5e <__aeabi_fmul+0x8e>
 8000d36:	003a      	movs	r2, r7
 8000d38:	2e0b      	cmp	r6, #11
 8000d3a:	d047      	beq.n	8000dcc <__aeabi_fmul+0xfc>
 8000d3c:	4647      	mov	r7, r8
 8000d3e:	e03f      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000d40:	002b      	movs	r3, r5
 8000d42:	33ff      	adds	r3, #255	; 0xff
 8000d44:	2c00      	cmp	r4, #0
 8000d46:	d11e      	bne.n	8000d86 <__aeabi_fmul+0xb6>
 8000d48:	2202      	movs	r2, #2
 8000d4a:	4316      	orrs	r6, r2
 8000d4c:	4642      	mov	r2, r8
 8000d4e:	3501      	adds	r5, #1
 8000d50:	407a      	eors	r2, r7
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	35ff      	adds	r5, #255	; 0xff
 8000d56:	2e0a      	cmp	r6, #10
 8000d58:	dd00      	ble.n	8000d5c <__aeabi_fmul+0x8c>
 8000d5a:	e0e4      	b.n	8000f26 <__aeabi_fmul+0x256>
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	2e02      	cmp	r6, #2
 8000d60:	dc1c      	bgt.n	8000d9c <__aeabi_fmul+0xcc>
 8000d62:	3e01      	subs	r6, #1
 8000d64:	2e01      	cmp	r6, #1
 8000d66:	d842      	bhi.n	8000dee <__aeabi_fmul+0x11e>
 8000d68:	2802      	cmp	r0, #2
 8000d6a:	d03d      	beq.n	8000de8 <__aeabi_fmul+0x118>
 8000d6c:	2801      	cmp	r0, #1
 8000d6e:	d166      	bne.n	8000e3e <__aeabi_fmul+0x16e>
 8000d70:	2000      	movs	r0, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	05c0      	lsls	r0, r0, #23
 8000d76:	4308      	orrs	r0, r1
 8000d78:	07d2      	lsls	r2, r2, #31
 8000d7a:	4310      	orrs	r0, r2
 8000d7c:	bce0      	pop	{r5, r6, r7}
 8000d7e:	46ba      	mov	sl, r7
 8000d80:	46b1      	mov	r9, r6
 8000d82:	46a8      	mov	r8, r5
 8000d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d86:	2203      	movs	r2, #3
 8000d88:	4316      	orrs	r6, r2
 8000d8a:	4642      	mov	r2, r8
 8000d8c:	3501      	adds	r5, #1
 8000d8e:	407a      	eors	r2, r7
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	35ff      	adds	r5, #255	; 0xff
 8000d94:	2e0a      	cmp	r6, #10
 8000d96:	dd00      	ble.n	8000d9a <__aeabi_fmul+0xca>
 8000d98:	e0e4      	b.n	8000f64 <__aeabi_fmul+0x294>
 8000d9a:	2003      	movs	r0, #3
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	40b1      	lsls	r1, r6
 8000da0:	26a6      	movs	r6, #166	; 0xa6
 8000da2:	00f6      	lsls	r6, r6, #3
 8000da4:	4231      	tst	r1, r6
 8000da6:	d10a      	bne.n	8000dbe <__aeabi_fmul+0xee>
 8000da8:	2690      	movs	r6, #144	; 0x90
 8000daa:	00b6      	lsls	r6, r6, #2
 8000dac:	4231      	tst	r1, r6
 8000dae:	d116      	bne.n	8000dde <__aeabi_fmul+0x10e>
 8000db0:	3eb9      	subs	r6, #185	; 0xb9
 8000db2:	3eff      	subs	r6, #255	; 0xff
 8000db4:	420e      	tst	r6, r1
 8000db6:	d01a      	beq.n	8000dee <__aeabi_fmul+0x11e>
 8000db8:	46a1      	mov	r9, r4
 8000dba:	4682      	mov	sl, r0
 8000dbc:	e000      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000dbe:	0017      	movs	r7, r2
 8000dc0:	4653      	mov	r3, sl
 8000dc2:	003a      	movs	r2, r7
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d00f      	beq.n	8000de8 <__aeabi_fmul+0x118>
 8000dc8:	464c      	mov	r4, r9
 8000dca:	4650      	mov	r0, sl
 8000dcc:	2803      	cmp	r0, #3
 8000dce:	d1cd      	bne.n	8000d6c <__aeabi_fmul+0x9c>
 8000dd0:	2180      	movs	r1, #128	; 0x80
 8000dd2:	03c9      	lsls	r1, r1, #15
 8000dd4:	4321      	orrs	r1, r4
 8000dd6:	0249      	lsls	r1, r1, #9
 8000dd8:	20ff      	movs	r0, #255	; 0xff
 8000dda:	0a49      	lsrs	r1, r1, #9
 8000ddc:	e7ca      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000dde:	2180      	movs	r1, #128	; 0x80
 8000de0:	2200      	movs	r2, #0
 8000de2:	20ff      	movs	r0, #255	; 0xff
 8000de4:	03c9      	lsls	r1, r1, #15
 8000de6:	e7c5      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000de8:	20ff      	movs	r0, #255	; 0xff
 8000dea:	2100      	movs	r1, #0
 8000dec:	e7c2      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000dee:	0c20      	lsrs	r0, r4, #16
 8000df0:	4649      	mov	r1, r9
 8000df2:	0424      	lsls	r4, r4, #16
 8000df4:	0c24      	lsrs	r4, r4, #16
 8000df6:	0027      	movs	r7, r4
 8000df8:	0c0e      	lsrs	r6, r1, #16
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	0c09      	lsrs	r1, r1, #16
 8000dfe:	4374      	muls	r4, r6
 8000e00:	434f      	muls	r7, r1
 8000e02:	4346      	muls	r6, r0
 8000e04:	4348      	muls	r0, r1
 8000e06:	0c39      	lsrs	r1, r7, #16
 8000e08:	1900      	adds	r0, r0, r4
 8000e0a:	1809      	adds	r1, r1, r0
 8000e0c:	428c      	cmp	r4, r1
 8000e0e:	d903      	bls.n	8000e18 <__aeabi_fmul+0x148>
 8000e10:	2080      	movs	r0, #128	; 0x80
 8000e12:	0240      	lsls	r0, r0, #9
 8000e14:	4684      	mov	ip, r0
 8000e16:	4466      	add	r6, ip
 8000e18:	043f      	lsls	r7, r7, #16
 8000e1a:	0408      	lsls	r0, r1, #16
 8000e1c:	0c3f      	lsrs	r7, r7, #16
 8000e1e:	19c0      	adds	r0, r0, r7
 8000e20:	0184      	lsls	r4, r0, #6
 8000e22:	1e67      	subs	r7, r4, #1
 8000e24:	41bc      	sbcs	r4, r7
 8000e26:	0c09      	lsrs	r1, r1, #16
 8000e28:	0e80      	lsrs	r0, r0, #26
 8000e2a:	1989      	adds	r1, r1, r6
 8000e2c:	4304      	orrs	r4, r0
 8000e2e:	0189      	lsls	r1, r1, #6
 8000e30:	430c      	orrs	r4, r1
 8000e32:	0109      	lsls	r1, r1, #4
 8000e34:	d571      	bpl.n	8000f1a <__aeabi_fmul+0x24a>
 8000e36:	2301      	movs	r3, #1
 8000e38:	0861      	lsrs	r1, r4, #1
 8000e3a:	401c      	ands	r4, r3
 8000e3c:	430c      	orrs	r4, r1
 8000e3e:	002b      	movs	r3, r5
 8000e40:	337f      	adds	r3, #127	; 0x7f
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dd51      	ble.n	8000eea <__aeabi_fmul+0x21a>
 8000e46:	0761      	lsls	r1, r4, #29
 8000e48:	d004      	beq.n	8000e54 <__aeabi_fmul+0x184>
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	4021      	ands	r1, r4
 8000e4e:	2904      	cmp	r1, #4
 8000e50:	d000      	beq.n	8000e54 <__aeabi_fmul+0x184>
 8000e52:	3404      	adds	r4, #4
 8000e54:	0121      	lsls	r1, r4, #4
 8000e56:	d503      	bpl.n	8000e60 <__aeabi_fmul+0x190>
 8000e58:	4b43      	ldr	r3, [pc, #268]	; (8000f68 <__aeabi_fmul+0x298>)
 8000e5a:	401c      	ands	r4, r3
 8000e5c:	002b      	movs	r3, r5
 8000e5e:	3380      	adds	r3, #128	; 0x80
 8000e60:	2bfe      	cmp	r3, #254	; 0xfe
 8000e62:	dcc1      	bgt.n	8000de8 <__aeabi_fmul+0x118>
 8000e64:	01a1      	lsls	r1, r4, #6
 8000e66:	0a49      	lsrs	r1, r1, #9
 8000e68:	b2d8      	uxtb	r0, r3
 8000e6a:	e783      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000e6c:	2c00      	cmp	r4, #0
 8000e6e:	d12c      	bne.n	8000eca <__aeabi_fmul+0x1fa>
 8000e70:	2301      	movs	r3, #1
 8000e72:	4642      	mov	r2, r8
 8000e74:	431e      	orrs	r6, r3
 8000e76:	002b      	movs	r3, r5
 8000e78:	407a      	eors	r2, r7
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	1c5d      	adds	r5, r3, #1
 8000e80:	2e0a      	cmp	r6, #10
 8000e82:	dd00      	ble.n	8000e86 <__aeabi_fmul+0x1b6>
 8000e84:	e757      	b.n	8000d36 <__aeabi_fmul+0x66>
 8000e86:	e76a      	b.n	8000d5e <__aeabi_fmul+0x8e>
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d110      	bne.n	8000eae <__aeabi_fmul+0x1de>
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	2604      	movs	r6, #4
 8000e90:	2500      	movs	r5, #0
 8000e92:	469a      	mov	sl, r3
 8000e94:	e738      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d104      	bne.n	8000ea4 <__aeabi_fmul+0x1d4>
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	2608      	movs	r6, #8
 8000e9e:	25ff      	movs	r5, #255	; 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e731      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	260c      	movs	r6, #12
 8000ea8:	25ff      	movs	r5, #255	; 0xff
 8000eaa:	469a      	mov	sl, r3
 8000eac:	e72c      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000eae:	4648      	mov	r0, r9
 8000eb0:	f002 f9cc 	bl	800324c <__clzsi2>
 8000eb4:	464a      	mov	r2, r9
 8000eb6:	1f43      	subs	r3, r0, #5
 8000eb8:	2576      	movs	r5, #118	; 0x76
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	426d      	negs	r5, r5
 8000ec0:	4691      	mov	r9, r2
 8000ec2:	2600      	movs	r6, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	1a2d      	subs	r5, r5, r0
 8000ec8:	e71e      	b.n	8000d08 <__aeabi_fmul+0x38>
 8000eca:	0020      	movs	r0, r4
 8000ecc:	f002 f9be 	bl	800324c <__clzsi2>
 8000ed0:	4642      	mov	r2, r8
 8000ed2:	1f43      	subs	r3, r0, #5
 8000ed4:	409c      	lsls	r4, r3
 8000ed6:	1a2b      	subs	r3, r5, r0
 8000ed8:	3b76      	subs	r3, #118	; 0x76
 8000eda:	407a      	eors	r2, r7
 8000edc:	2000      	movs	r0, #0
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	1c5d      	adds	r5, r3, #1
 8000ee2:	2e0a      	cmp	r6, #10
 8000ee4:	dd00      	ble.n	8000ee8 <__aeabi_fmul+0x218>
 8000ee6:	e726      	b.n	8000d36 <__aeabi_fmul+0x66>
 8000ee8:	e739      	b.n	8000d5e <__aeabi_fmul+0x8e>
 8000eea:	2101      	movs	r1, #1
 8000eec:	1acb      	subs	r3, r1, r3
 8000eee:	2b1b      	cmp	r3, #27
 8000ef0:	dd00      	ble.n	8000ef4 <__aeabi_fmul+0x224>
 8000ef2:	e73d      	b.n	8000d70 <__aeabi_fmul+0xa0>
 8000ef4:	359e      	adds	r5, #158	; 0x9e
 8000ef6:	0021      	movs	r1, r4
 8000ef8:	40ac      	lsls	r4, r5
 8000efa:	40d9      	lsrs	r1, r3
 8000efc:	1e63      	subs	r3, r4, #1
 8000efe:	419c      	sbcs	r4, r3
 8000f00:	4321      	orrs	r1, r4
 8000f02:	074b      	lsls	r3, r1, #29
 8000f04:	d004      	beq.n	8000f10 <__aeabi_fmul+0x240>
 8000f06:	230f      	movs	r3, #15
 8000f08:	400b      	ands	r3, r1
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_fmul+0x240>
 8000f0e:	3104      	adds	r1, #4
 8000f10:	014b      	lsls	r3, r1, #5
 8000f12:	d504      	bpl.n	8000f1e <__aeabi_fmul+0x24e>
 8000f14:	2001      	movs	r0, #1
 8000f16:	2100      	movs	r1, #0
 8000f18:	e72c      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f1a:	001d      	movs	r5, r3
 8000f1c:	e78f      	b.n	8000e3e <__aeabi_fmul+0x16e>
 8000f1e:	0189      	lsls	r1, r1, #6
 8000f20:	2000      	movs	r0, #0
 8000f22:	0a49      	lsrs	r1, r1, #9
 8000f24:	e726      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f26:	2302      	movs	r3, #2
 8000f28:	2e0f      	cmp	r6, #15
 8000f2a:	d10c      	bne.n	8000f46 <__aeabi_fmul+0x276>
 8000f2c:	2180      	movs	r1, #128	; 0x80
 8000f2e:	464b      	mov	r3, r9
 8000f30:	03c9      	lsls	r1, r1, #15
 8000f32:	420b      	tst	r3, r1
 8000f34:	d00d      	beq.n	8000f52 <__aeabi_fmul+0x282>
 8000f36:	420c      	tst	r4, r1
 8000f38:	d10b      	bne.n	8000f52 <__aeabi_fmul+0x282>
 8000f3a:	4321      	orrs	r1, r4
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	003a      	movs	r2, r7
 8000f40:	20ff      	movs	r0, #255	; 0xff
 8000f42:	0a49      	lsrs	r1, r1, #9
 8000f44:	e716      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f46:	2e0b      	cmp	r6, #11
 8000f48:	d000      	beq.n	8000f4c <__aeabi_fmul+0x27c>
 8000f4a:	e6f7      	b.n	8000d3c <__aeabi_fmul+0x6c>
 8000f4c:	46a1      	mov	r9, r4
 8000f4e:	469a      	mov	sl, r3
 8000f50:	e736      	b.n	8000dc0 <__aeabi_fmul+0xf0>
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	464b      	mov	r3, r9
 8000f56:	03c9      	lsls	r1, r1, #15
 8000f58:	4319      	orrs	r1, r3
 8000f5a:	0249      	lsls	r1, r1, #9
 8000f5c:	4642      	mov	r2, r8
 8000f5e:	20ff      	movs	r0, #255	; 0xff
 8000f60:	0a49      	lsrs	r1, r1, #9
 8000f62:	e707      	b.n	8000d74 <__aeabi_fmul+0xa4>
 8000f64:	2303      	movs	r3, #3
 8000f66:	e7df      	b.n	8000f28 <__aeabi_fmul+0x258>
 8000f68:	f7ffffff 	.word	0xf7ffffff

08000f6c <__aeabi_fsub>:
 8000f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f6e:	46c6      	mov	lr, r8
 8000f70:	0243      	lsls	r3, r0, #9
 8000f72:	0a5b      	lsrs	r3, r3, #9
 8000f74:	0045      	lsls	r5, r0, #1
 8000f76:	00da      	lsls	r2, r3, #3
 8000f78:	0fc4      	lsrs	r4, r0, #31
 8000f7a:	0248      	lsls	r0, r1, #9
 8000f7c:	004f      	lsls	r7, r1, #1
 8000f7e:	4694      	mov	ip, r2
 8000f80:	0a42      	lsrs	r2, r0, #9
 8000f82:	001e      	movs	r6, r3
 8000f84:	4690      	mov	r8, r2
 8000f86:	b500      	push	{lr}
 8000f88:	0e2d      	lsrs	r5, r5, #24
 8000f8a:	0e3f      	lsrs	r7, r7, #24
 8000f8c:	0fc9      	lsrs	r1, r1, #31
 8000f8e:	0980      	lsrs	r0, r0, #6
 8000f90:	2fff      	cmp	r7, #255	; 0xff
 8000f92:	d059      	beq.n	8001048 <__aeabi_fsub+0xdc>
 8000f94:	2201      	movs	r2, #1
 8000f96:	4051      	eors	r1, r2
 8000f98:	428c      	cmp	r4, r1
 8000f9a:	d039      	beq.n	8001010 <__aeabi_fsub+0xa4>
 8000f9c:	1bea      	subs	r2, r5, r7
 8000f9e:	2a00      	cmp	r2, #0
 8000fa0:	dd58      	ble.n	8001054 <__aeabi_fsub+0xe8>
 8000fa2:	2f00      	cmp	r7, #0
 8000fa4:	d068      	beq.n	8001078 <__aeabi_fsub+0x10c>
 8000fa6:	2dff      	cmp	r5, #255	; 0xff
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0x40>
 8000faa:	e0d1      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	04db      	lsls	r3, r3, #19
 8000fb0:	4318      	orrs	r0, r3
 8000fb2:	2a1b      	cmp	r2, #27
 8000fb4:	dc00      	bgt.n	8000fb8 <__aeabi_fsub+0x4c>
 8000fb6:	e0e3      	b.n	8001180 <__aeabi_fsub+0x214>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4662      	mov	r2, ip
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	015a      	lsls	r2, r3, #5
 8000fc0:	d400      	bmi.n	8000fc4 <__aeabi_fsub+0x58>
 8000fc2:	e0ac      	b.n	800111e <__aeabi_fsub+0x1b2>
 8000fc4:	019b      	lsls	r3, r3, #6
 8000fc6:	099e      	lsrs	r6, r3, #6
 8000fc8:	0030      	movs	r0, r6
 8000fca:	f002 f93f 	bl	800324c <__clzsi2>
 8000fce:	0033      	movs	r3, r6
 8000fd0:	3805      	subs	r0, #5
 8000fd2:	4083      	lsls	r3, r0
 8000fd4:	4285      	cmp	r5, r0
 8000fd6:	dc00      	bgt.n	8000fda <__aeabi_fsub+0x6e>
 8000fd8:	e0c6      	b.n	8001168 <__aeabi_fsub+0x1fc>
 8000fda:	4ab2      	ldr	r2, [pc, #712]	; (80012a4 <__aeabi_fsub+0x338>)
 8000fdc:	1a2d      	subs	r5, r5, r0
 8000fde:	4013      	ands	r3, r2
 8000fe0:	075a      	lsls	r2, r3, #29
 8000fe2:	d004      	beq.n	8000fee <__aeabi_fsub+0x82>
 8000fe4:	220f      	movs	r2, #15
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	2a04      	cmp	r2, #4
 8000fea:	d000      	beq.n	8000fee <__aeabi_fsub+0x82>
 8000fec:	3304      	adds	r3, #4
 8000fee:	015a      	lsls	r2, r3, #5
 8000ff0:	d400      	bmi.n	8000ff4 <__aeabi_fsub+0x88>
 8000ff2:	e097      	b.n	8001124 <__aeabi_fsub+0x1b8>
 8000ff4:	1c6a      	adds	r2, r5, #1
 8000ff6:	2dfe      	cmp	r5, #254	; 0xfe
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_fsub+0x90>
 8000ffa:	e084      	b.n	8001106 <__aeabi_fsub+0x19a>
 8000ffc:	019b      	lsls	r3, r3, #6
 8000ffe:	0a5e      	lsrs	r6, r3, #9
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	05d0      	lsls	r0, r2, #23
 8001004:	4330      	orrs	r0, r6
 8001006:	07e4      	lsls	r4, r4, #31
 8001008:	4320      	orrs	r0, r4
 800100a:	bc80      	pop	{r7}
 800100c:	46b8      	mov	r8, r7
 800100e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001010:	1bea      	subs	r2, r5, r7
 8001012:	2a00      	cmp	r2, #0
 8001014:	dd41      	ble.n	800109a <__aeabi_fsub+0x12e>
 8001016:	2f00      	cmp	r7, #0
 8001018:	d06b      	beq.n	80010f2 <__aeabi_fsub+0x186>
 800101a:	2dff      	cmp	r5, #255	; 0xff
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0xb4>
 800101e:	e097      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	04db      	lsls	r3, r3, #19
 8001024:	4318      	orrs	r0, r3
 8001026:	2a1b      	cmp	r2, #27
 8001028:	dc00      	bgt.n	800102c <__aeabi_fsub+0xc0>
 800102a:	e0cc      	b.n	80011c6 <__aeabi_fsub+0x25a>
 800102c:	2301      	movs	r3, #1
 800102e:	4463      	add	r3, ip
 8001030:	015a      	lsls	r2, r3, #5
 8001032:	d574      	bpl.n	800111e <__aeabi_fsub+0x1b2>
 8001034:	3501      	adds	r5, #1
 8001036:	2dff      	cmp	r5, #255	; 0xff
 8001038:	d065      	beq.n	8001106 <__aeabi_fsub+0x19a>
 800103a:	2201      	movs	r2, #1
 800103c:	499a      	ldr	r1, [pc, #616]	; (80012a8 <__aeabi_fsub+0x33c>)
 800103e:	401a      	ands	r2, r3
 8001040:	085b      	lsrs	r3, r3, #1
 8001042:	400b      	ands	r3, r1
 8001044:	4313      	orrs	r3, r2
 8001046:	e7cb      	b.n	8000fe0 <__aeabi_fsub+0x74>
 8001048:	2800      	cmp	r0, #0
 800104a:	d01f      	beq.n	800108c <__aeabi_fsub+0x120>
 800104c:	428c      	cmp	r4, r1
 800104e:	d022      	beq.n	8001096 <__aeabi_fsub+0x12a>
 8001050:	002a      	movs	r2, r5
 8001052:	3aff      	subs	r2, #255	; 0xff
 8001054:	2a00      	cmp	r2, #0
 8001056:	d035      	beq.n	80010c4 <__aeabi_fsub+0x158>
 8001058:	1b7a      	subs	r2, r7, r5
 800105a:	2d00      	cmp	r5, #0
 800105c:	d000      	beq.n	8001060 <__aeabi_fsub+0xf4>
 800105e:	e099      	b.n	8001194 <__aeabi_fsub+0x228>
 8001060:	4663      	mov	r3, ip
 8001062:	2b00      	cmp	r3, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_fsub+0xfc>
 8001066:	e0dd      	b.n	8001224 <__aeabi_fsub+0x2b8>
 8001068:	1e53      	subs	r3, r2, #1
 800106a:	2a01      	cmp	r2, #1
 800106c:	d100      	bne.n	8001070 <__aeabi_fsub+0x104>
 800106e:	e105      	b.n	800127c <__aeabi_fsub+0x310>
 8001070:	2aff      	cmp	r2, #255	; 0xff
 8001072:	d06b      	beq.n	800114c <__aeabi_fsub+0x1e0>
 8001074:	001a      	movs	r2, r3
 8001076:	e094      	b.n	80011a2 <__aeabi_fsub+0x236>
 8001078:	2800      	cmp	r0, #0
 800107a:	d073      	beq.n	8001164 <__aeabi_fsub+0x1f8>
 800107c:	1e51      	subs	r1, r2, #1
 800107e:	2a01      	cmp	r2, #1
 8001080:	d100      	bne.n	8001084 <__aeabi_fsub+0x118>
 8001082:	e0df      	b.n	8001244 <__aeabi_fsub+0x2d8>
 8001084:	2aff      	cmp	r2, #255	; 0xff
 8001086:	d063      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001088:	000a      	movs	r2, r1
 800108a:	e792      	b.n	8000fb2 <__aeabi_fsub+0x46>
 800108c:	2201      	movs	r2, #1
 800108e:	4051      	eors	r1, r2
 8001090:	42a1      	cmp	r1, r4
 8001092:	d000      	beq.n	8001096 <__aeabi_fsub+0x12a>
 8001094:	e782      	b.n	8000f9c <__aeabi_fsub+0x30>
 8001096:	002a      	movs	r2, r5
 8001098:	3aff      	subs	r2, #255	; 0xff
 800109a:	2a00      	cmp	r2, #0
 800109c:	d036      	beq.n	800110c <__aeabi_fsub+0x1a0>
 800109e:	1b7a      	subs	r2, r7, r5
 80010a0:	2d00      	cmp	r5, #0
 80010a2:	d100      	bne.n	80010a6 <__aeabi_fsub+0x13a>
 80010a4:	e0aa      	b.n	80011fc <__aeabi_fsub+0x290>
 80010a6:	2fff      	cmp	r7, #255	; 0xff
 80010a8:	d100      	bne.n	80010ac <__aeabi_fsub+0x140>
 80010aa:	e0da      	b.n	8001262 <__aeabi_fsub+0x2f6>
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	4661      	mov	r1, ip
 80010b0:	04db      	lsls	r3, r3, #19
 80010b2:	4319      	orrs	r1, r3
 80010b4:	468c      	mov	ip, r1
 80010b6:	2a1b      	cmp	r2, #27
 80010b8:	dc00      	bgt.n	80010bc <__aeabi_fsub+0x150>
 80010ba:	e0d4      	b.n	8001266 <__aeabi_fsub+0x2fa>
 80010bc:	2301      	movs	r3, #1
 80010be:	003d      	movs	r5, r7
 80010c0:	181b      	adds	r3, r3, r0
 80010c2:	e7b5      	b.n	8001030 <__aeabi_fsub+0xc4>
 80010c4:	27fe      	movs	r7, #254	; 0xfe
 80010c6:	1c6a      	adds	r2, r5, #1
 80010c8:	4217      	tst	r7, r2
 80010ca:	d171      	bne.n	80011b0 <__aeabi_fsub+0x244>
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d000      	beq.n	80010d2 <__aeabi_fsub+0x166>
 80010d0:	e09e      	b.n	8001210 <__aeabi_fsub+0x2a4>
 80010d2:	4663      	mov	r3, ip
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d100      	bne.n	80010da <__aeabi_fsub+0x16e>
 80010d8:	e0d5      	b.n	8001286 <__aeabi_fsub+0x31a>
 80010da:	2200      	movs	r2, #0
 80010dc:	2800      	cmp	r0, #0
 80010de:	d100      	bne.n	80010e2 <__aeabi_fsub+0x176>
 80010e0:	e78f      	b.n	8001002 <__aeabi_fsub+0x96>
 80010e2:	1a1b      	subs	r3, r3, r0
 80010e4:	015e      	lsls	r6, r3, #5
 80010e6:	d400      	bmi.n	80010ea <__aeabi_fsub+0x17e>
 80010e8:	e0d6      	b.n	8001298 <__aeabi_fsub+0x32c>
 80010ea:	4663      	mov	r3, ip
 80010ec:	000c      	movs	r4, r1
 80010ee:	1ac3      	subs	r3, r0, r3
 80010f0:	e776      	b.n	8000fe0 <__aeabi_fsub+0x74>
 80010f2:	2800      	cmp	r0, #0
 80010f4:	d036      	beq.n	8001164 <__aeabi_fsub+0x1f8>
 80010f6:	1e51      	subs	r1, r2, #1
 80010f8:	2a01      	cmp	r2, #1
 80010fa:	d100      	bne.n	80010fe <__aeabi_fsub+0x192>
 80010fc:	e09a      	b.n	8001234 <__aeabi_fsub+0x2c8>
 80010fe:	2aff      	cmp	r2, #255	; 0xff
 8001100:	d026      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001102:	000a      	movs	r2, r1
 8001104:	e78f      	b.n	8001026 <__aeabi_fsub+0xba>
 8001106:	22ff      	movs	r2, #255	; 0xff
 8001108:	2600      	movs	r6, #0
 800110a:	e77a      	b.n	8001002 <__aeabi_fsub+0x96>
 800110c:	27fe      	movs	r7, #254	; 0xfe
 800110e:	1c6a      	adds	r2, r5, #1
 8001110:	4217      	tst	r7, r2
 8001112:	d062      	beq.n	80011da <__aeabi_fsub+0x26e>
 8001114:	2aff      	cmp	r2, #255	; 0xff
 8001116:	d0f6      	beq.n	8001106 <__aeabi_fsub+0x19a>
 8001118:	0015      	movs	r5, r2
 800111a:	4460      	add	r0, ip
 800111c:	0843      	lsrs	r3, r0, #1
 800111e:	075a      	lsls	r2, r3, #29
 8001120:	d000      	beq.n	8001124 <__aeabi_fsub+0x1b8>
 8001122:	e75f      	b.n	8000fe4 <__aeabi_fsub+0x78>
 8001124:	08db      	lsrs	r3, r3, #3
 8001126:	2dff      	cmp	r5, #255	; 0xff
 8001128:	d012      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 800112a:	025b      	lsls	r3, r3, #9
 800112c:	0a5e      	lsrs	r6, r3, #9
 800112e:	b2ea      	uxtb	r2, r5
 8001130:	e767      	b.n	8001002 <__aeabi_fsub+0x96>
 8001132:	4662      	mov	r2, ip
 8001134:	2a00      	cmp	r2, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x1ce>
 8001138:	e093      	b.n	8001262 <__aeabi_fsub+0x2f6>
 800113a:	2800      	cmp	r0, #0
 800113c:	d008      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 800113e:	2280      	movs	r2, #128	; 0x80
 8001140:	03d2      	lsls	r2, r2, #15
 8001142:	4213      	tst	r3, r2
 8001144:	d004      	beq.n	8001150 <__aeabi_fsub+0x1e4>
 8001146:	4640      	mov	r0, r8
 8001148:	4210      	tst	r0, r2
 800114a:	d101      	bne.n	8001150 <__aeabi_fsub+0x1e4>
 800114c:	000c      	movs	r4, r1
 800114e:	4643      	mov	r3, r8
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0d8      	beq.n	8001106 <__aeabi_fsub+0x19a>
 8001154:	2680      	movs	r6, #128	; 0x80
 8001156:	03f6      	lsls	r6, r6, #15
 8001158:	431e      	orrs	r6, r3
 800115a:	0276      	lsls	r6, r6, #9
 800115c:	22ff      	movs	r2, #255	; 0xff
 800115e:	0a76      	lsrs	r6, r6, #9
 8001160:	e74f      	b.n	8001002 <__aeabi_fsub+0x96>
 8001162:	4643      	mov	r3, r8
 8001164:	0015      	movs	r5, r2
 8001166:	e7de      	b.n	8001126 <__aeabi_fsub+0x1ba>
 8001168:	2220      	movs	r2, #32
 800116a:	1b40      	subs	r0, r0, r5
 800116c:	3001      	adds	r0, #1
 800116e:	1a12      	subs	r2, r2, r0
 8001170:	0019      	movs	r1, r3
 8001172:	4093      	lsls	r3, r2
 8001174:	40c1      	lsrs	r1, r0
 8001176:	1e5a      	subs	r2, r3, #1
 8001178:	4193      	sbcs	r3, r2
 800117a:	2500      	movs	r5, #0
 800117c:	430b      	orrs	r3, r1
 800117e:	e72f      	b.n	8000fe0 <__aeabi_fsub+0x74>
 8001180:	2320      	movs	r3, #32
 8001182:	1a9b      	subs	r3, r3, r2
 8001184:	0001      	movs	r1, r0
 8001186:	4098      	lsls	r0, r3
 8001188:	0003      	movs	r3, r0
 800118a:	40d1      	lsrs	r1, r2
 800118c:	1e5a      	subs	r2, r3, #1
 800118e:	4193      	sbcs	r3, r2
 8001190:	430b      	orrs	r3, r1
 8001192:	e712      	b.n	8000fba <__aeabi_fsub+0x4e>
 8001194:	2fff      	cmp	r7, #255	; 0xff
 8001196:	d0d9      	beq.n	800114c <__aeabi_fsub+0x1e0>
 8001198:	2380      	movs	r3, #128	; 0x80
 800119a:	4664      	mov	r4, ip
 800119c:	04db      	lsls	r3, r3, #19
 800119e:	431c      	orrs	r4, r3
 80011a0:	46a4      	mov	ip, r4
 80011a2:	2a1b      	cmp	r2, #27
 80011a4:	dd52      	ble.n	800124c <__aeabi_fsub+0x2e0>
 80011a6:	2301      	movs	r3, #1
 80011a8:	000c      	movs	r4, r1
 80011aa:	003d      	movs	r5, r7
 80011ac:	1ac3      	subs	r3, r0, r3
 80011ae:	e706      	b.n	8000fbe <__aeabi_fsub+0x52>
 80011b0:	4663      	mov	r3, ip
 80011b2:	1a1e      	subs	r6, r3, r0
 80011b4:	0173      	lsls	r3, r6, #5
 80011b6:	d439      	bmi.n	800122c <__aeabi_fsub+0x2c0>
 80011b8:	2e00      	cmp	r6, #0
 80011ba:	d000      	beq.n	80011be <__aeabi_fsub+0x252>
 80011bc:	e704      	b.n	8000fc8 <__aeabi_fsub+0x5c>
 80011be:	2400      	movs	r4, #0
 80011c0:	2200      	movs	r2, #0
 80011c2:	2600      	movs	r6, #0
 80011c4:	e71d      	b.n	8001002 <__aeabi_fsub+0x96>
 80011c6:	2320      	movs	r3, #32
 80011c8:	1a9b      	subs	r3, r3, r2
 80011ca:	0001      	movs	r1, r0
 80011cc:	4098      	lsls	r0, r3
 80011ce:	0003      	movs	r3, r0
 80011d0:	40d1      	lsrs	r1, r2
 80011d2:	1e5a      	subs	r2, r3, #1
 80011d4:	4193      	sbcs	r3, r2
 80011d6:	430b      	orrs	r3, r1
 80011d8:	e729      	b.n	800102e <__aeabi_fsub+0xc2>
 80011da:	2d00      	cmp	r5, #0
 80011dc:	d1a9      	bne.n	8001132 <__aeabi_fsub+0x1c6>
 80011de:	4663      	mov	r3, ip
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d056      	beq.n	8001292 <__aeabi_fsub+0x326>
 80011e4:	2200      	movs	r2, #0
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x280>
 80011ea:	e70a      	b.n	8001002 <__aeabi_fsub+0x96>
 80011ec:	0003      	movs	r3, r0
 80011ee:	4463      	add	r3, ip
 80011f0:	015a      	lsls	r2, r3, #5
 80011f2:	d594      	bpl.n	800111e <__aeabi_fsub+0x1b2>
 80011f4:	4a2b      	ldr	r2, [pc, #172]	; (80012a4 <__aeabi_fsub+0x338>)
 80011f6:	3501      	adds	r5, #1
 80011f8:	4013      	ands	r3, r2
 80011fa:	e790      	b.n	800111e <__aeabi_fsub+0x1b2>
 80011fc:	4663      	mov	r3, ip
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0af      	beq.n	8001162 <__aeabi_fsub+0x1f6>
 8001202:	1e53      	subs	r3, r2, #1
 8001204:	2a01      	cmp	r2, #1
 8001206:	d015      	beq.n	8001234 <__aeabi_fsub+0x2c8>
 8001208:	2aff      	cmp	r2, #255	; 0xff
 800120a:	d02a      	beq.n	8001262 <__aeabi_fsub+0x2f6>
 800120c:	001a      	movs	r2, r3
 800120e:	e752      	b.n	80010b6 <__aeabi_fsub+0x14a>
 8001210:	4662      	mov	r2, ip
 8001212:	2a00      	cmp	r2, #0
 8001214:	d191      	bne.n	800113a <__aeabi_fsub+0x1ce>
 8001216:	2800      	cmp	r0, #0
 8001218:	d198      	bne.n	800114c <__aeabi_fsub+0x1e0>
 800121a:	2680      	movs	r6, #128	; 0x80
 800121c:	2400      	movs	r4, #0
 800121e:	22ff      	movs	r2, #255	; 0xff
 8001220:	03f6      	lsls	r6, r6, #15
 8001222:	e6ee      	b.n	8001002 <__aeabi_fsub+0x96>
 8001224:	000c      	movs	r4, r1
 8001226:	4643      	mov	r3, r8
 8001228:	0015      	movs	r5, r2
 800122a:	e77c      	b.n	8001126 <__aeabi_fsub+0x1ba>
 800122c:	4663      	mov	r3, ip
 800122e:	000c      	movs	r4, r1
 8001230:	1ac6      	subs	r6, r0, r3
 8001232:	e6c9      	b.n	8000fc8 <__aeabi_fsub+0x5c>
 8001234:	0003      	movs	r3, r0
 8001236:	4463      	add	r3, ip
 8001238:	2501      	movs	r5, #1
 800123a:	015a      	lsls	r2, r3, #5
 800123c:	d400      	bmi.n	8001240 <__aeabi_fsub+0x2d4>
 800123e:	e76e      	b.n	800111e <__aeabi_fsub+0x1b2>
 8001240:	2502      	movs	r5, #2
 8001242:	e6fa      	b.n	800103a <__aeabi_fsub+0xce>
 8001244:	4663      	mov	r3, ip
 8001246:	2501      	movs	r5, #1
 8001248:	1a1b      	subs	r3, r3, r0
 800124a:	e6b8      	b.n	8000fbe <__aeabi_fsub+0x52>
 800124c:	4664      	mov	r4, ip
 800124e:	2320      	movs	r3, #32
 8001250:	40d4      	lsrs	r4, r2
 8001252:	1a9b      	subs	r3, r3, r2
 8001254:	4662      	mov	r2, ip
 8001256:	409a      	lsls	r2, r3
 8001258:	0013      	movs	r3, r2
 800125a:	1e5a      	subs	r2, r3, #1
 800125c:	4193      	sbcs	r3, r2
 800125e:	4323      	orrs	r3, r4
 8001260:	e7a2      	b.n	80011a8 <__aeabi_fsub+0x23c>
 8001262:	4643      	mov	r3, r8
 8001264:	e774      	b.n	8001150 <__aeabi_fsub+0x1e4>
 8001266:	4661      	mov	r1, ip
 8001268:	2320      	movs	r3, #32
 800126a:	40d1      	lsrs	r1, r2
 800126c:	1a9b      	subs	r3, r3, r2
 800126e:	4662      	mov	r2, ip
 8001270:	409a      	lsls	r2, r3
 8001272:	0013      	movs	r3, r2
 8001274:	1e5a      	subs	r2, r3, #1
 8001276:	4193      	sbcs	r3, r2
 8001278:	430b      	orrs	r3, r1
 800127a:	e720      	b.n	80010be <__aeabi_fsub+0x152>
 800127c:	4663      	mov	r3, ip
 800127e:	000c      	movs	r4, r1
 8001280:	2501      	movs	r5, #1
 8001282:	1ac3      	subs	r3, r0, r3
 8001284:	e69b      	b.n	8000fbe <__aeabi_fsub+0x52>
 8001286:	2800      	cmp	r0, #0
 8001288:	d099      	beq.n	80011be <__aeabi_fsub+0x252>
 800128a:	000c      	movs	r4, r1
 800128c:	4646      	mov	r6, r8
 800128e:	2200      	movs	r2, #0
 8001290:	e6b7      	b.n	8001002 <__aeabi_fsub+0x96>
 8001292:	4646      	mov	r6, r8
 8001294:	2200      	movs	r2, #0
 8001296:	e6b4      	b.n	8001002 <__aeabi_fsub+0x96>
 8001298:	2b00      	cmp	r3, #0
 800129a:	d000      	beq.n	800129e <__aeabi_fsub+0x332>
 800129c:	e73f      	b.n	800111e <__aeabi_fsub+0x1b2>
 800129e:	2400      	movs	r4, #0
 80012a0:	2600      	movs	r6, #0
 80012a2:	e6ae      	b.n	8001002 <__aeabi_fsub+0x96>
 80012a4:	fbffffff 	.word	0xfbffffff
 80012a8:	7dffffff 	.word	0x7dffffff

080012ac <__aeabi_f2iz>:
 80012ac:	0241      	lsls	r1, r0, #9
 80012ae:	0042      	lsls	r2, r0, #1
 80012b0:	0fc3      	lsrs	r3, r0, #31
 80012b2:	0a49      	lsrs	r1, r1, #9
 80012b4:	2000      	movs	r0, #0
 80012b6:	0e12      	lsrs	r2, r2, #24
 80012b8:	2a7e      	cmp	r2, #126	; 0x7e
 80012ba:	dd03      	ble.n	80012c4 <__aeabi_f2iz+0x18>
 80012bc:	2a9d      	cmp	r2, #157	; 0x9d
 80012be:	dd02      	ble.n	80012c6 <__aeabi_f2iz+0x1a>
 80012c0:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <__aeabi_f2iz+0x3c>)
 80012c2:	1898      	adds	r0, r3, r2
 80012c4:	4770      	bx	lr
 80012c6:	2080      	movs	r0, #128	; 0x80
 80012c8:	0400      	lsls	r0, r0, #16
 80012ca:	4301      	orrs	r1, r0
 80012cc:	2a95      	cmp	r2, #149	; 0x95
 80012ce:	dc07      	bgt.n	80012e0 <__aeabi_f2iz+0x34>
 80012d0:	2096      	movs	r0, #150	; 0x96
 80012d2:	1a82      	subs	r2, r0, r2
 80012d4:	40d1      	lsrs	r1, r2
 80012d6:	4248      	negs	r0, r1
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f3      	bne.n	80012c4 <__aeabi_f2iz+0x18>
 80012dc:	0008      	movs	r0, r1
 80012de:	e7f1      	b.n	80012c4 <__aeabi_f2iz+0x18>
 80012e0:	3a96      	subs	r2, #150	; 0x96
 80012e2:	4091      	lsls	r1, r2
 80012e4:	e7f7      	b.n	80012d6 <__aeabi_f2iz+0x2a>
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	7fffffff 	.word	0x7fffffff

080012ec <__aeabi_i2f>:
 80012ec:	b570      	push	{r4, r5, r6, lr}
 80012ee:	2800      	cmp	r0, #0
 80012f0:	d013      	beq.n	800131a <__aeabi_i2f+0x2e>
 80012f2:	17c3      	asrs	r3, r0, #31
 80012f4:	18c5      	adds	r5, r0, r3
 80012f6:	405d      	eors	r5, r3
 80012f8:	0fc4      	lsrs	r4, r0, #31
 80012fa:	0028      	movs	r0, r5
 80012fc:	f001 ffa6 	bl	800324c <__clzsi2>
 8001300:	239e      	movs	r3, #158	; 0x9e
 8001302:	0001      	movs	r1, r0
 8001304:	1a1b      	subs	r3, r3, r0
 8001306:	2b96      	cmp	r3, #150	; 0x96
 8001308:	dc0f      	bgt.n	800132a <__aeabi_i2f+0x3e>
 800130a:	2808      	cmp	r0, #8
 800130c:	d031      	beq.n	8001372 <__aeabi_i2f+0x86>
 800130e:	3908      	subs	r1, #8
 8001310:	408d      	lsls	r5, r1
 8001312:	026d      	lsls	r5, r5, #9
 8001314:	0a6d      	lsrs	r5, r5, #9
 8001316:	b2d8      	uxtb	r0, r3
 8001318:	e002      	b.n	8001320 <__aeabi_i2f+0x34>
 800131a:	2400      	movs	r4, #0
 800131c:	2000      	movs	r0, #0
 800131e:	2500      	movs	r5, #0
 8001320:	05c0      	lsls	r0, r0, #23
 8001322:	4328      	orrs	r0, r5
 8001324:	07e4      	lsls	r4, r4, #31
 8001326:	4320      	orrs	r0, r4
 8001328:	bd70      	pop	{r4, r5, r6, pc}
 800132a:	2b99      	cmp	r3, #153	; 0x99
 800132c:	dd0c      	ble.n	8001348 <__aeabi_i2f+0x5c>
 800132e:	2205      	movs	r2, #5
 8001330:	1a12      	subs	r2, r2, r0
 8001332:	0028      	movs	r0, r5
 8001334:	40d0      	lsrs	r0, r2
 8001336:	0002      	movs	r2, r0
 8001338:	0008      	movs	r0, r1
 800133a:	301b      	adds	r0, #27
 800133c:	4085      	lsls	r5, r0
 800133e:	0028      	movs	r0, r5
 8001340:	1e45      	subs	r5, r0, #1
 8001342:	41a8      	sbcs	r0, r5
 8001344:	4302      	orrs	r2, r0
 8001346:	0015      	movs	r5, r2
 8001348:	2905      	cmp	r1, #5
 800134a:	dc16      	bgt.n	800137a <__aeabi_i2f+0x8e>
 800134c:	002a      	movs	r2, r5
 800134e:	480f      	ldr	r0, [pc, #60]	; (800138c <__aeabi_i2f+0xa0>)
 8001350:	4002      	ands	r2, r0
 8001352:	076e      	lsls	r6, r5, #29
 8001354:	d009      	beq.n	800136a <__aeabi_i2f+0x7e>
 8001356:	260f      	movs	r6, #15
 8001358:	4035      	ands	r5, r6
 800135a:	2d04      	cmp	r5, #4
 800135c:	d005      	beq.n	800136a <__aeabi_i2f+0x7e>
 800135e:	3204      	adds	r2, #4
 8001360:	0155      	lsls	r5, r2, #5
 8001362:	d502      	bpl.n	800136a <__aeabi_i2f+0x7e>
 8001364:	239f      	movs	r3, #159	; 0x9f
 8001366:	4002      	ands	r2, r0
 8001368:	1a5b      	subs	r3, r3, r1
 800136a:	0192      	lsls	r2, r2, #6
 800136c:	0a55      	lsrs	r5, r2, #9
 800136e:	b2d8      	uxtb	r0, r3
 8001370:	e7d6      	b.n	8001320 <__aeabi_i2f+0x34>
 8001372:	026d      	lsls	r5, r5, #9
 8001374:	2096      	movs	r0, #150	; 0x96
 8001376:	0a6d      	lsrs	r5, r5, #9
 8001378:	e7d2      	b.n	8001320 <__aeabi_i2f+0x34>
 800137a:	1f4a      	subs	r2, r1, #5
 800137c:	4095      	lsls	r5, r2
 800137e:	002a      	movs	r2, r5
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <__aeabi_i2f+0xa0>)
 8001382:	4002      	ands	r2, r0
 8001384:	076e      	lsls	r6, r5, #29
 8001386:	d0f0      	beq.n	800136a <__aeabi_i2f+0x7e>
 8001388:	e7e5      	b.n	8001356 <__aeabi_i2f+0x6a>
 800138a:	46c0      	nop			; (mov r8, r8)
 800138c:	fbffffff 	.word	0xfbffffff

08001390 <__aeabi_ui2f>:
 8001390:	b570      	push	{r4, r5, r6, lr}
 8001392:	1e04      	subs	r4, r0, #0
 8001394:	d00e      	beq.n	80013b4 <__aeabi_ui2f+0x24>
 8001396:	f001 ff59 	bl	800324c <__clzsi2>
 800139a:	239e      	movs	r3, #158	; 0x9e
 800139c:	0001      	movs	r1, r0
 800139e:	1a1b      	subs	r3, r3, r0
 80013a0:	2b96      	cmp	r3, #150	; 0x96
 80013a2:	dc0c      	bgt.n	80013be <__aeabi_ui2f+0x2e>
 80013a4:	2808      	cmp	r0, #8
 80013a6:	d02c      	beq.n	8001402 <__aeabi_ui2f+0x72>
 80013a8:	3908      	subs	r1, #8
 80013aa:	408c      	lsls	r4, r1
 80013ac:	0264      	lsls	r4, r4, #9
 80013ae:	0a64      	lsrs	r4, r4, #9
 80013b0:	b2d8      	uxtb	r0, r3
 80013b2:	e001      	b.n	80013b8 <__aeabi_ui2f+0x28>
 80013b4:	2000      	movs	r0, #0
 80013b6:	2400      	movs	r4, #0
 80013b8:	05c0      	lsls	r0, r0, #23
 80013ba:	4320      	orrs	r0, r4
 80013bc:	bd70      	pop	{r4, r5, r6, pc}
 80013be:	2b99      	cmp	r3, #153	; 0x99
 80013c0:	dd0a      	ble.n	80013d8 <__aeabi_ui2f+0x48>
 80013c2:	0002      	movs	r2, r0
 80013c4:	0020      	movs	r0, r4
 80013c6:	321b      	adds	r2, #27
 80013c8:	4090      	lsls	r0, r2
 80013ca:	0002      	movs	r2, r0
 80013cc:	1e50      	subs	r0, r2, #1
 80013ce:	4182      	sbcs	r2, r0
 80013d0:	2005      	movs	r0, #5
 80013d2:	1a40      	subs	r0, r0, r1
 80013d4:	40c4      	lsrs	r4, r0
 80013d6:	4314      	orrs	r4, r2
 80013d8:	2905      	cmp	r1, #5
 80013da:	dc16      	bgt.n	800140a <__aeabi_ui2f+0x7a>
 80013dc:	0022      	movs	r2, r4
 80013de:	480f      	ldr	r0, [pc, #60]	; (800141c <__aeabi_ui2f+0x8c>)
 80013e0:	4002      	ands	r2, r0
 80013e2:	0765      	lsls	r5, r4, #29
 80013e4:	d009      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 80013e6:	250f      	movs	r5, #15
 80013e8:	402c      	ands	r4, r5
 80013ea:	2c04      	cmp	r4, #4
 80013ec:	d005      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 80013ee:	3204      	adds	r2, #4
 80013f0:	0154      	lsls	r4, r2, #5
 80013f2:	d502      	bpl.n	80013fa <__aeabi_ui2f+0x6a>
 80013f4:	239f      	movs	r3, #159	; 0x9f
 80013f6:	4002      	ands	r2, r0
 80013f8:	1a5b      	subs	r3, r3, r1
 80013fa:	0192      	lsls	r2, r2, #6
 80013fc:	0a54      	lsrs	r4, r2, #9
 80013fe:	b2d8      	uxtb	r0, r3
 8001400:	e7da      	b.n	80013b8 <__aeabi_ui2f+0x28>
 8001402:	0264      	lsls	r4, r4, #9
 8001404:	2096      	movs	r0, #150	; 0x96
 8001406:	0a64      	lsrs	r4, r4, #9
 8001408:	e7d6      	b.n	80013b8 <__aeabi_ui2f+0x28>
 800140a:	1f4a      	subs	r2, r1, #5
 800140c:	4094      	lsls	r4, r2
 800140e:	0022      	movs	r2, r4
 8001410:	4802      	ldr	r0, [pc, #8]	; (800141c <__aeabi_ui2f+0x8c>)
 8001412:	4002      	ands	r2, r0
 8001414:	0765      	lsls	r5, r4, #29
 8001416:	d0f0      	beq.n	80013fa <__aeabi_ui2f+0x6a>
 8001418:	e7e5      	b.n	80013e6 <__aeabi_ui2f+0x56>
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	fbffffff 	.word	0xfbffffff

08001420 <__aeabi_dadd>:
 8001420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001422:	464f      	mov	r7, r9
 8001424:	4646      	mov	r6, r8
 8001426:	46d6      	mov	lr, sl
 8001428:	0004      	movs	r4, r0
 800142a:	b5c0      	push	{r6, r7, lr}
 800142c:	001f      	movs	r7, r3
 800142e:	030b      	lsls	r3, r1, #12
 8001430:	0010      	movs	r0, r2
 8001432:	004e      	lsls	r6, r1, #1
 8001434:	0a5b      	lsrs	r3, r3, #9
 8001436:	0fcd      	lsrs	r5, r1, #31
 8001438:	0f61      	lsrs	r1, r4, #29
 800143a:	007a      	lsls	r2, r7, #1
 800143c:	4319      	orrs	r1, r3
 800143e:	00e3      	lsls	r3, r4, #3
 8001440:	033c      	lsls	r4, r7, #12
 8001442:	0fff      	lsrs	r7, r7, #31
 8001444:	46bc      	mov	ip, r7
 8001446:	0a64      	lsrs	r4, r4, #9
 8001448:	0f47      	lsrs	r7, r0, #29
 800144a:	4327      	orrs	r7, r4
 800144c:	0d76      	lsrs	r6, r6, #21
 800144e:	0d52      	lsrs	r2, r2, #21
 8001450:	00c0      	lsls	r0, r0, #3
 8001452:	46b9      	mov	r9, r7
 8001454:	4680      	mov	r8, r0
 8001456:	1ab7      	subs	r7, r6, r2
 8001458:	4565      	cmp	r5, ip
 800145a:	d100      	bne.n	800145e <__aeabi_dadd+0x3e>
 800145c:	e09b      	b.n	8001596 <__aeabi_dadd+0x176>
 800145e:	2f00      	cmp	r7, #0
 8001460:	dc00      	bgt.n	8001464 <__aeabi_dadd+0x44>
 8001462:	e084      	b.n	800156e <__aeabi_dadd+0x14e>
 8001464:	2a00      	cmp	r2, #0
 8001466:	d100      	bne.n	800146a <__aeabi_dadd+0x4a>
 8001468:	e0be      	b.n	80015e8 <__aeabi_dadd+0x1c8>
 800146a:	4ac8      	ldr	r2, [pc, #800]	; (800178c <__aeabi_dadd+0x36c>)
 800146c:	4296      	cmp	r6, r2
 800146e:	d100      	bne.n	8001472 <__aeabi_dadd+0x52>
 8001470:	e124      	b.n	80016bc <__aeabi_dadd+0x29c>
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	464c      	mov	r4, r9
 8001476:	0412      	lsls	r2, r2, #16
 8001478:	4314      	orrs	r4, r2
 800147a:	46a1      	mov	r9, r4
 800147c:	2f38      	cmp	r7, #56	; 0x38
 800147e:	dd00      	ble.n	8001482 <__aeabi_dadd+0x62>
 8001480:	e167      	b.n	8001752 <__aeabi_dadd+0x332>
 8001482:	2f1f      	cmp	r7, #31
 8001484:	dd00      	ble.n	8001488 <__aeabi_dadd+0x68>
 8001486:	e1d6      	b.n	8001836 <__aeabi_dadd+0x416>
 8001488:	2220      	movs	r2, #32
 800148a:	464c      	mov	r4, r9
 800148c:	1bd2      	subs	r2, r2, r7
 800148e:	4094      	lsls	r4, r2
 8001490:	46a2      	mov	sl, r4
 8001492:	4644      	mov	r4, r8
 8001494:	40fc      	lsrs	r4, r7
 8001496:	0020      	movs	r0, r4
 8001498:	4654      	mov	r4, sl
 800149a:	4304      	orrs	r4, r0
 800149c:	4640      	mov	r0, r8
 800149e:	4090      	lsls	r0, r2
 80014a0:	1e42      	subs	r2, r0, #1
 80014a2:	4190      	sbcs	r0, r2
 80014a4:	464a      	mov	r2, r9
 80014a6:	40fa      	lsrs	r2, r7
 80014a8:	4304      	orrs	r4, r0
 80014aa:	1a89      	subs	r1, r1, r2
 80014ac:	1b1c      	subs	r4, r3, r4
 80014ae:	42a3      	cmp	r3, r4
 80014b0:	4192      	sbcs	r2, r2
 80014b2:	4252      	negs	r2, r2
 80014b4:	1a8b      	subs	r3, r1, r2
 80014b6:	469a      	mov	sl, r3
 80014b8:	4653      	mov	r3, sl
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	d400      	bmi.n	80014c0 <__aeabi_dadd+0xa0>
 80014be:	e0d4      	b.n	800166a <__aeabi_dadd+0x24a>
 80014c0:	4653      	mov	r3, sl
 80014c2:	025a      	lsls	r2, r3, #9
 80014c4:	0a53      	lsrs	r3, r2, #9
 80014c6:	469a      	mov	sl, r3
 80014c8:	4653      	mov	r3, sl
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d100      	bne.n	80014d0 <__aeabi_dadd+0xb0>
 80014ce:	e104      	b.n	80016da <__aeabi_dadd+0x2ba>
 80014d0:	4650      	mov	r0, sl
 80014d2:	f001 febb 	bl	800324c <__clzsi2>
 80014d6:	0003      	movs	r3, r0
 80014d8:	3b08      	subs	r3, #8
 80014da:	2220      	movs	r2, #32
 80014dc:	0020      	movs	r0, r4
 80014de:	1ad2      	subs	r2, r2, r3
 80014e0:	4651      	mov	r1, sl
 80014e2:	40d0      	lsrs	r0, r2
 80014e4:	4099      	lsls	r1, r3
 80014e6:	0002      	movs	r2, r0
 80014e8:	409c      	lsls	r4, r3
 80014ea:	430a      	orrs	r2, r1
 80014ec:	42b3      	cmp	r3, r6
 80014ee:	da00      	bge.n	80014f2 <__aeabi_dadd+0xd2>
 80014f0:	e102      	b.n	80016f8 <__aeabi_dadd+0x2d8>
 80014f2:	1b9b      	subs	r3, r3, r6
 80014f4:	1c59      	adds	r1, r3, #1
 80014f6:	291f      	cmp	r1, #31
 80014f8:	dd00      	ble.n	80014fc <__aeabi_dadd+0xdc>
 80014fa:	e0a7      	b.n	800164c <__aeabi_dadd+0x22c>
 80014fc:	2320      	movs	r3, #32
 80014fe:	0010      	movs	r0, r2
 8001500:	0026      	movs	r6, r4
 8001502:	1a5b      	subs	r3, r3, r1
 8001504:	409c      	lsls	r4, r3
 8001506:	4098      	lsls	r0, r3
 8001508:	40ce      	lsrs	r6, r1
 800150a:	40ca      	lsrs	r2, r1
 800150c:	1e63      	subs	r3, r4, #1
 800150e:	419c      	sbcs	r4, r3
 8001510:	4330      	orrs	r0, r6
 8001512:	4692      	mov	sl, r2
 8001514:	2600      	movs	r6, #0
 8001516:	4304      	orrs	r4, r0
 8001518:	0763      	lsls	r3, r4, #29
 800151a:	d009      	beq.n	8001530 <__aeabi_dadd+0x110>
 800151c:	230f      	movs	r3, #15
 800151e:	4023      	ands	r3, r4
 8001520:	2b04      	cmp	r3, #4
 8001522:	d005      	beq.n	8001530 <__aeabi_dadd+0x110>
 8001524:	1d23      	adds	r3, r4, #4
 8001526:	42a3      	cmp	r3, r4
 8001528:	41a4      	sbcs	r4, r4
 800152a:	4264      	negs	r4, r4
 800152c:	44a2      	add	sl, r4
 800152e:	001c      	movs	r4, r3
 8001530:	4653      	mov	r3, sl
 8001532:	021b      	lsls	r3, r3, #8
 8001534:	d400      	bmi.n	8001538 <__aeabi_dadd+0x118>
 8001536:	e09b      	b.n	8001670 <__aeabi_dadd+0x250>
 8001538:	4b94      	ldr	r3, [pc, #592]	; (800178c <__aeabi_dadd+0x36c>)
 800153a:	3601      	adds	r6, #1
 800153c:	429e      	cmp	r6, r3
 800153e:	d100      	bne.n	8001542 <__aeabi_dadd+0x122>
 8001540:	e0b8      	b.n	80016b4 <__aeabi_dadd+0x294>
 8001542:	4653      	mov	r3, sl
 8001544:	4992      	ldr	r1, [pc, #584]	; (8001790 <__aeabi_dadd+0x370>)
 8001546:	08e4      	lsrs	r4, r4, #3
 8001548:	400b      	ands	r3, r1
 800154a:	0019      	movs	r1, r3
 800154c:	075b      	lsls	r3, r3, #29
 800154e:	4323      	orrs	r3, r4
 8001550:	0572      	lsls	r2, r6, #21
 8001552:	024c      	lsls	r4, r1, #9
 8001554:	0b24      	lsrs	r4, r4, #12
 8001556:	0d52      	lsrs	r2, r2, #21
 8001558:	0512      	lsls	r2, r2, #20
 800155a:	07ed      	lsls	r5, r5, #31
 800155c:	4322      	orrs	r2, r4
 800155e:	432a      	orrs	r2, r5
 8001560:	0018      	movs	r0, r3
 8001562:	0011      	movs	r1, r2
 8001564:	bce0      	pop	{r5, r6, r7}
 8001566:	46ba      	mov	sl, r7
 8001568:	46b1      	mov	r9, r6
 800156a:	46a8      	mov	r8, r5
 800156c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800156e:	2f00      	cmp	r7, #0
 8001570:	d048      	beq.n	8001604 <__aeabi_dadd+0x1e4>
 8001572:	1b97      	subs	r7, r2, r6
 8001574:	2e00      	cmp	r6, #0
 8001576:	d000      	beq.n	800157a <__aeabi_dadd+0x15a>
 8001578:	e10e      	b.n	8001798 <__aeabi_dadd+0x378>
 800157a:	000c      	movs	r4, r1
 800157c:	431c      	orrs	r4, r3
 800157e:	d100      	bne.n	8001582 <__aeabi_dadd+0x162>
 8001580:	e1b7      	b.n	80018f2 <__aeabi_dadd+0x4d2>
 8001582:	1e7c      	subs	r4, r7, #1
 8001584:	2f01      	cmp	r7, #1
 8001586:	d100      	bne.n	800158a <__aeabi_dadd+0x16a>
 8001588:	e226      	b.n	80019d8 <__aeabi_dadd+0x5b8>
 800158a:	4d80      	ldr	r5, [pc, #512]	; (800178c <__aeabi_dadd+0x36c>)
 800158c:	42af      	cmp	r7, r5
 800158e:	d100      	bne.n	8001592 <__aeabi_dadd+0x172>
 8001590:	e1d5      	b.n	800193e <__aeabi_dadd+0x51e>
 8001592:	0027      	movs	r7, r4
 8001594:	e107      	b.n	80017a6 <__aeabi_dadd+0x386>
 8001596:	2f00      	cmp	r7, #0
 8001598:	dc00      	bgt.n	800159c <__aeabi_dadd+0x17c>
 800159a:	e0b2      	b.n	8001702 <__aeabi_dadd+0x2e2>
 800159c:	2a00      	cmp	r2, #0
 800159e:	d047      	beq.n	8001630 <__aeabi_dadd+0x210>
 80015a0:	4a7a      	ldr	r2, [pc, #488]	; (800178c <__aeabi_dadd+0x36c>)
 80015a2:	4296      	cmp	r6, r2
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dadd+0x188>
 80015a6:	e089      	b.n	80016bc <__aeabi_dadd+0x29c>
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	464c      	mov	r4, r9
 80015ac:	0412      	lsls	r2, r2, #16
 80015ae:	4314      	orrs	r4, r2
 80015b0:	46a1      	mov	r9, r4
 80015b2:	2f38      	cmp	r7, #56	; 0x38
 80015b4:	dc6b      	bgt.n	800168e <__aeabi_dadd+0x26e>
 80015b6:	2f1f      	cmp	r7, #31
 80015b8:	dc00      	bgt.n	80015bc <__aeabi_dadd+0x19c>
 80015ba:	e16e      	b.n	800189a <__aeabi_dadd+0x47a>
 80015bc:	003a      	movs	r2, r7
 80015be:	4648      	mov	r0, r9
 80015c0:	3a20      	subs	r2, #32
 80015c2:	40d0      	lsrs	r0, r2
 80015c4:	4684      	mov	ip, r0
 80015c6:	2f20      	cmp	r7, #32
 80015c8:	d007      	beq.n	80015da <__aeabi_dadd+0x1ba>
 80015ca:	2240      	movs	r2, #64	; 0x40
 80015cc:	4648      	mov	r0, r9
 80015ce:	1bd2      	subs	r2, r2, r7
 80015d0:	4090      	lsls	r0, r2
 80015d2:	0002      	movs	r2, r0
 80015d4:	4640      	mov	r0, r8
 80015d6:	4310      	orrs	r0, r2
 80015d8:	4680      	mov	r8, r0
 80015da:	4640      	mov	r0, r8
 80015dc:	1e42      	subs	r2, r0, #1
 80015de:	4190      	sbcs	r0, r2
 80015e0:	4662      	mov	r2, ip
 80015e2:	0004      	movs	r4, r0
 80015e4:	4314      	orrs	r4, r2
 80015e6:	e057      	b.n	8001698 <__aeabi_dadd+0x278>
 80015e8:	464a      	mov	r2, r9
 80015ea:	4302      	orrs	r2, r0
 80015ec:	d100      	bne.n	80015f0 <__aeabi_dadd+0x1d0>
 80015ee:	e103      	b.n	80017f8 <__aeabi_dadd+0x3d8>
 80015f0:	1e7a      	subs	r2, r7, #1
 80015f2:	2f01      	cmp	r7, #1
 80015f4:	d100      	bne.n	80015f8 <__aeabi_dadd+0x1d8>
 80015f6:	e193      	b.n	8001920 <__aeabi_dadd+0x500>
 80015f8:	4c64      	ldr	r4, [pc, #400]	; (800178c <__aeabi_dadd+0x36c>)
 80015fa:	42a7      	cmp	r7, r4
 80015fc:	d100      	bne.n	8001600 <__aeabi_dadd+0x1e0>
 80015fe:	e18a      	b.n	8001916 <__aeabi_dadd+0x4f6>
 8001600:	0017      	movs	r7, r2
 8001602:	e73b      	b.n	800147c <__aeabi_dadd+0x5c>
 8001604:	4c63      	ldr	r4, [pc, #396]	; (8001794 <__aeabi_dadd+0x374>)
 8001606:	1c72      	adds	r2, r6, #1
 8001608:	4222      	tst	r2, r4
 800160a:	d000      	beq.n	800160e <__aeabi_dadd+0x1ee>
 800160c:	e0e0      	b.n	80017d0 <__aeabi_dadd+0x3b0>
 800160e:	000a      	movs	r2, r1
 8001610:	431a      	orrs	r2, r3
 8001612:	2e00      	cmp	r6, #0
 8001614:	d000      	beq.n	8001618 <__aeabi_dadd+0x1f8>
 8001616:	e174      	b.n	8001902 <__aeabi_dadd+0x4e2>
 8001618:	2a00      	cmp	r2, #0
 800161a:	d100      	bne.n	800161e <__aeabi_dadd+0x1fe>
 800161c:	e1d0      	b.n	80019c0 <__aeabi_dadd+0x5a0>
 800161e:	464a      	mov	r2, r9
 8001620:	4302      	orrs	r2, r0
 8001622:	d000      	beq.n	8001626 <__aeabi_dadd+0x206>
 8001624:	e1e3      	b.n	80019ee <__aeabi_dadd+0x5ce>
 8001626:	074a      	lsls	r2, r1, #29
 8001628:	08db      	lsrs	r3, r3, #3
 800162a:	4313      	orrs	r3, r2
 800162c:	08c9      	lsrs	r1, r1, #3
 800162e:	e029      	b.n	8001684 <__aeabi_dadd+0x264>
 8001630:	464a      	mov	r2, r9
 8001632:	4302      	orrs	r2, r0
 8001634:	d100      	bne.n	8001638 <__aeabi_dadd+0x218>
 8001636:	e17d      	b.n	8001934 <__aeabi_dadd+0x514>
 8001638:	1e7a      	subs	r2, r7, #1
 800163a:	2f01      	cmp	r7, #1
 800163c:	d100      	bne.n	8001640 <__aeabi_dadd+0x220>
 800163e:	e0e0      	b.n	8001802 <__aeabi_dadd+0x3e2>
 8001640:	4c52      	ldr	r4, [pc, #328]	; (800178c <__aeabi_dadd+0x36c>)
 8001642:	42a7      	cmp	r7, r4
 8001644:	d100      	bne.n	8001648 <__aeabi_dadd+0x228>
 8001646:	e166      	b.n	8001916 <__aeabi_dadd+0x4f6>
 8001648:	0017      	movs	r7, r2
 800164a:	e7b2      	b.n	80015b2 <__aeabi_dadd+0x192>
 800164c:	0010      	movs	r0, r2
 800164e:	3b1f      	subs	r3, #31
 8001650:	40d8      	lsrs	r0, r3
 8001652:	2920      	cmp	r1, #32
 8001654:	d003      	beq.n	800165e <__aeabi_dadd+0x23e>
 8001656:	2340      	movs	r3, #64	; 0x40
 8001658:	1a5b      	subs	r3, r3, r1
 800165a:	409a      	lsls	r2, r3
 800165c:	4314      	orrs	r4, r2
 800165e:	1e63      	subs	r3, r4, #1
 8001660:	419c      	sbcs	r4, r3
 8001662:	2300      	movs	r3, #0
 8001664:	2600      	movs	r6, #0
 8001666:	469a      	mov	sl, r3
 8001668:	4304      	orrs	r4, r0
 800166a:	0763      	lsls	r3, r4, #29
 800166c:	d000      	beq.n	8001670 <__aeabi_dadd+0x250>
 800166e:	e755      	b.n	800151c <__aeabi_dadd+0xfc>
 8001670:	4652      	mov	r2, sl
 8001672:	08e3      	lsrs	r3, r4, #3
 8001674:	0752      	lsls	r2, r2, #29
 8001676:	4313      	orrs	r3, r2
 8001678:	4652      	mov	r2, sl
 800167a:	0037      	movs	r7, r6
 800167c:	08d1      	lsrs	r1, r2, #3
 800167e:	4a43      	ldr	r2, [pc, #268]	; (800178c <__aeabi_dadd+0x36c>)
 8001680:	4297      	cmp	r7, r2
 8001682:	d01f      	beq.n	80016c4 <__aeabi_dadd+0x2a4>
 8001684:	0309      	lsls	r1, r1, #12
 8001686:	057a      	lsls	r2, r7, #21
 8001688:	0b0c      	lsrs	r4, r1, #12
 800168a:	0d52      	lsrs	r2, r2, #21
 800168c:	e764      	b.n	8001558 <__aeabi_dadd+0x138>
 800168e:	4642      	mov	r2, r8
 8001690:	464c      	mov	r4, r9
 8001692:	4314      	orrs	r4, r2
 8001694:	1e62      	subs	r2, r4, #1
 8001696:	4194      	sbcs	r4, r2
 8001698:	18e4      	adds	r4, r4, r3
 800169a:	429c      	cmp	r4, r3
 800169c:	4192      	sbcs	r2, r2
 800169e:	4252      	negs	r2, r2
 80016a0:	4692      	mov	sl, r2
 80016a2:	448a      	add	sl, r1
 80016a4:	4653      	mov	r3, sl
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	d5df      	bpl.n	800166a <__aeabi_dadd+0x24a>
 80016aa:	4b38      	ldr	r3, [pc, #224]	; (800178c <__aeabi_dadd+0x36c>)
 80016ac:	3601      	adds	r6, #1
 80016ae:	429e      	cmp	r6, r3
 80016b0:	d000      	beq.n	80016b4 <__aeabi_dadd+0x294>
 80016b2:	e0b3      	b.n	800181c <__aeabi_dadd+0x3fc>
 80016b4:	0032      	movs	r2, r6
 80016b6:	2400      	movs	r4, #0
 80016b8:	2300      	movs	r3, #0
 80016ba:	e74d      	b.n	8001558 <__aeabi_dadd+0x138>
 80016bc:	074a      	lsls	r2, r1, #29
 80016be:	08db      	lsrs	r3, r3, #3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	08c9      	lsrs	r1, r1, #3
 80016c4:	001a      	movs	r2, r3
 80016c6:	430a      	orrs	r2, r1
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x2ac>
 80016ca:	e200      	b.n	8001ace <__aeabi_dadd+0x6ae>
 80016cc:	2480      	movs	r4, #128	; 0x80
 80016ce:	0324      	lsls	r4, r4, #12
 80016d0:	430c      	orrs	r4, r1
 80016d2:	0324      	lsls	r4, r4, #12
 80016d4:	4a2d      	ldr	r2, [pc, #180]	; (800178c <__aeabi_dadd+0x36c>)
 80016d6:	0b24      	lsrs	r4, r4, #12
 80016d8:	e73e      	b.n	8001558 <__aeabi_dadd+0x138>
 80016da:	0020      	movs	r0, r4
 80016dc:	f001 fdb6 	bl	800324c <__clzsi2>
 80016e0:	0003      	movs	r3, r0
 80016e2:	3318      	adds	r3, #24
 80016e4:	2b1f      	cmp	r3, #31
 80016e6:	dc00      	bgt.n	80016ea <__aeabi_dadd+0x2ca>
 80016e8:	e6f7      	b.n	80014da <__aeabi_dadd+0xba>
 80016ea:	0022      	movs	r2, r4
 80016ec:	3808      	subs	r0, #8
 80016ee:	4082      	lsls	r2, r0
 80016f0:	2400      	movs	r4, #0
 80016f2:	42b3      	cmp	r3, r6
 80016f4:	db00      	blt.n	80016f8 <__aeabi_dadd+0x2d8>
 80016f6:	e6fc      	b.n	80014f2 <__aeabi_dadd+0xd2>
 80016f8:	1af6      	subs	r6, r6, r3
 80016fa:	4b25      	ldr	r3, [pc, #148]	; (8001790 <__aeabi_dadd+0x370>)
 80016fc:	401a      	ands	r2, r3
 80016fe:	4692      	mov	sl, r2
 8001700:	e70a      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001702:	2f00      	cmp	r7, #0
 8001704:	d02b      	beq.n	800175e <__aeabi_dadd+0x33e>
 8001706:	1b97      	subs	r7, r2, r6
 8001708:	2e00      	cmp	r6, #0
 800170a:	d100      	bne.n	800170e <__aeabi_dadd+0x2ee>
 800170c:	e0b8      	b.n	8001880 <__aeabi_dadd+0x460>
 800170e:	4c1f      	ldr	r4, [pc, #124]	; (800178c <__aeabi_dadd+0x36c>)
 8001710:	42a2      	cmp	r2, r4
 8001712:	d100      	bne.n	8001716 <__aeabi_dadd+0x2f6>
 8001714:	e11c      	b.n	8001950 <__aeabi_dadd+0x530>
 8001716:	2480      	movs	r4, #128	; 0x80
 8001718:	0424      	lsls	r4, r4, #16
 800171a:	4321      	orrs	r1, r4
 800171c:	2f38      	cmp	r7, #56	; 0x38
 800171e:	dd00      	ble.n	8001722 <__aeabi_dadd+0x302>
 8001720:	e11e      	b.n	8001960 <__aeabi_dadd+0x540>
 8001722:	2f1f      	cmp	r7, #31
 8001724:	dd00      	ble.n	8001728 <__aeabi_dadd+0x308>
 8001726:	e19e      	b.n	8001a66 <__aeabi_dadd+0x646>
 8001728:	2620      	movs	r6, #32
 800172a:	000c      	movs	r4, r1
 800172c:	1bf6      	subs	r6, r6, r7
 800172e:	0018      	movs	r0, r3
 8001730:	40b3      	lsls	r3, r6
 8001732:	40b4      	lsls	r4, r6
 8001734:	40f8      	lsrs	r0, r7
 8001736:	1e5e      	subs	r6, r3, #1
 8001738:	41b3      	sbcs	r3, r6
 800173a:	40f9      	lsrs	r1, r7
 800173c:	4304      	orrs	r4, r0
 800173e:	431c      	orrs	r4, r3
 8001740:	4489      	add	r9, r1
 8001742:	4444      	add	r4, r8
 8001744:	4544      	cmp	r4, r8
 8001746:	419b      	sbcs	r3, r3
 8001748:	425b      	negs	r3, r3
 800174a:	444b      	add	r3, r9
 800174c:	469a      	mov	sl, r3
 800174e:	0016      	movs	r6, r2
 8001750:	e7a8      	b.n	80016a4 <__aeabi_dadd+0x284>
 8001752:	4642      	mov	r2, r8
 8001754:	464c      	mov	r4, r9
 8001756:	4314      	orrs	r4, r2
 8001758:	1e62      	subs	r2, r4, #1
 800175a:	4194      	sbcs	r4, r2
 800175c:	e6a6      	b.n	80014ac <__aeabi_dadd+0x8c>
 800175e:	4c0d      	ldr	r4, [pc, #52]	; (8001794 <__aeabi_dadd+0x374>)
 8001760:	1c72      	adds	r2, r6, #1
 8001762:	4222      	tst	r2, r4
 8001764:	d000      	beq.n	8001768 <__aeabi_dadd+0x348>
 8001766:	e0a8      	b.n	80018ba <__aeabi_dadd+0x49a>
 8001768:	000a      	movs	r2, r1
 800176a:	431a      	orrs	r2, r3
 800176c:	2e00      	cmp	r6, #0
 800176e:	d000      	beq.n	8001772 <__aeabi_dadd+0x352>
 8001770:	e10a      	b.n	8001988 <__aeabi_dadd+0x568>
 8001772:	2a00      	cmp	r2, #0
 8001774:	d100      	bne.n	8001778 <__aeabi_dadd+0x358>
 8001776:	e15e      	b.n	8001a36 <__aeabi_dadd+0x616>
 8001778:	464a      	mov	r2, r9
 800177a:	4302      	orrs	r2, r0
 800177c:	d000      	beq.n	8001780 <__aeabi_dadd+0x360>
 800177e:	e161      	b.n	8001a44 <__aeabi_dadd+0x624>
 8001780:	074a      	lsls	r2, r1, #29
 8001782:	08db      	lsrs	r3, r3, #3
 8001784:	4313      	orrs	r3, r2
 8001786:	08c9      	lsrs	r1, r1, #3
 8001788:	e77c      	b.n	8001684 <__aeabi_dadd+0x264>
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	000007ff 	.word	0x000007ff
 8001790:	ff7fffff 	.word	0xff7fffff
 8001794:	000007fe 	.word	0x000007fe
 8001798:	4ccf      	ldr	r4, [pc, #828]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 800179a:	42a2      	cmp	r2, r4
 800179c:	d100      	bne.n	80017a0 <__aeabi_dadd+0x380>
 800179e:	e0ce      	b.n	800193e <__aeabi_dadd+0x51e>
 80017a0:	2480      	movs	r4, #128	; 0x80
 80017a2:	0424      	lsls	r4, r4, #16
 80017a4:	4321      	orrs	r1, r4
 80017a6:	2f38      	cmp	r7, #56	; 0x38
 80017a8:	dc5b      	bgt.n	8001862 <__aeabi_dadd+0x442>
 80017aa:	2f1f      	cmp	r7, #31
 80017ac:	dd00      	ble.n	80017b0 <__aeabi_dadd+0x390>
 80017ae:	e0dc      	b.n	800196a <__aeabi_dadd+0x54a>
 80017b0:	2520      	movs	r5, #32
 80017b2:	000c      	movs	r4, r1
 80017b4:	1bed      	subs	r5, r5, r7
 80017b6:	001e      	movs	r6, r3
 80017b8:	40ab      	lsls	r3, r5
 80017ba:	40ac      	lsls	r4, r5
 80017bc:	40fe      	lsrs	r6, r7
 80017be:	1e5d      	subs	r5, r3, #1
 80017c0:	41ab      	sbcs	r3, r5
 80017c2:	4334      	orrs	r4, r6
 80017c4:	40f9      	lsrs	r1, r7
 80017c6:	431c      	orrs	r4, r3
 80017c8:	464b      	mov	r3, r9
 80017ca:	1a5b      	subs	r3, r3, r1
 80017cc:	4699      	mov	r9, r3
 80017ce:	e04c      	b.n	800186a <__aeabi_dadd+0x44a>
 80017d0:	464a      	mov	r2, r9
 80017d2:	1a1c      	subs	r4, r3, r0
 80017d4:	1a88      	subs	r0, r1, r2
 80017d6:	42a3      	cmp	r3, r4
 80017d8:	4192      	sbcs	r2, r2
 80017da:	4252      	negs	r2, r2
 80017dc:	4692      	mov	sl, r2
 80017de:	0002      	movs	r2, r0
 80017e0:	4650      	mov	r0, sl
 80017e2:	1a12      	subs	r2, r2, r0
 80017e4:	4692      	mov	sl, r2
 80017e6:	0212      	lsls	r2, r2, #8
 80017e8:	d478      	bmi.n	80018dc <__aeabi_dadd+0x4bc>
 80017ea:	4653      	mov	r3, sl
 80017ec:	4323      	orrs	r3, r4
 80017ee:	d000      	beq.n	80017f2 <__aeabi_dadd+0x3d2>
 80017f0:	e66a      	b.n	80014c8 <__aeabi_dadd+0xa8>
 80017f2:	2100      	movs	r1, #0
 80017f4:	2500      	movs	r5, #0
 80017f6:	e745      	b.n	8001684 <__aeabi_dadd+0x264>
 80017f8:	074a      	lsls	r2, r1, #29
 80017fa:	08db      	lsrs	r3, r3, #3
 80017fc:	4313      	orrs	r3, r2
 80017fe:	08c9      	lsrs	r1, r1, #3
 8001800:	e73d      	b.n	800167e <__aeabi_dadd+0x25e>
 8001802:	181c      	adds	r4, r3, r0
 8001804:	429c      	cmp	r4, r3
 8001806:	419b      	sbcs	r3, r3
 8001808:	4449      	add	r1, r9
 800180a:	468a      	mov	sl, r1
 800180c:	425b      	negs	r3, r3
 800180e:	449a      	add	sl, r3
 8001810:	4653      	mov	r3, sl
 8001812:	2601      	movs	r6, #1
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	d400      	bmi.n	800181a <__aeabi_dadd+0x3fa>
 8001818:	e727      	b.n	800166a <__aeabi_dadd+0x24a>
 800181a:	2602      	movs	r6, #2
 800181c:	4652      	mov	r2, sl
 800181e:	4baf      	ldr	r3, [pc, #700]	; (8001adc <__aeabi_dadd+0x6bc>)
 8001820:	2101      	movs	r1, #1
 8001822:	401a      	ands	r2, r3
 8001824:	0013      	movs	r3, r2
 8001826:	4021      	ands	r1, r4
 8001828:	0862      	lsrs	r2, r4, #1
 800182a:	430a      	orrs	r2, r1
 800182c:	07dc      	lsls	r4, r3, #31
 800182e:	085b      	lsrs	r3, r3, #1
 8001830:	469a      	mov	sl, r3
 8001832:	4314      	orrs	r4, r2
 8001834:	e670      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001836:	003a      	movs	r2, r7
 8001838:	464c      	mov	r4, r9
 800183a:	3a20      	subs	r2, #32
 800183c:	40d4      	lsrs	r4, r2
 800183e:	46a4      	mov	ip, r4
 8001840:	2f20      	cmp	r7, #32
 8001842:	d007      	beq.n	8001854 <__aeabi_dadd+0x434>
 8001844:	2240      	movs	r2, #64	; 0x40
 8001846:	4648      	mov	r0, r9
 8001848:	1bd2      	subs	r2, r2, r7
 800184a:	4090      	lsls	r0, r2
 800184c:	0002      	movs	r2, r0
 800184e:	4640      	mov	r0, r8
 8001850:	4310      	orrs	r0, r2
 8001852:	4680      	mov	r8, r0
 8001854:	4640      	mov	r0, r8
 8001856:	1e42      	subs	r2, r0, #1
 8001858:	4190      	sbcs	r0, r2
 800185a:	4662      	mov	r2, ip
 800185c:	0004      	movs	r4, r0
 800185e:	4314      	orrs	r4, r2
 8001860:	e624      	b.n	80014ac <__aeabi_dadd+0x8c>
 8001862:	4319      	orrs	r1, r3
 8001864:	000c      	movs	r4, r1
 8001866:	1e63      	subs	r3, r4, #1
 8001868:	419c      	sbcs	r4, r3
 800186a:	4643      	mov	r3, r8
 800186c:	1b1c      	subs	r4, r3, r4
 800186e:	45a0      	cmp	r8, r4
 8001870:	419b      	sbcs	r3, r3
 8001872:	4649      	mov	r1, r9
 8001874:	425b      	negs	r3, r3
 8001876:	1acb      	subs	r3, r1, r3
 8001878:	469a      	mov	sl, r3
 800187a:	4665      	mov	r5, ip
 800187c:	0016      	movs	r6, r2
 800187e:	e61b      	b.n	80014b8 <__aeabi_dadd+0x98>
 8001880:	000c      	movs	r4, r1
 8001882:	431c      	orrs	r4, r3
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x468>
 8001886:	e0c7      	b.n	8001a18 <__aeabi_dadd+0x5f8>
 8001888:	1e7c      	subs	r4, r7, #1
 800188a:	2f01      	cmp	r7, #1
 800188c:	d100      	bne.n	8001890 <__aeabi_dadd+0x470>
 800188e:	e0f9      	b.n	8001a84 <__aeabi_dadd+0x664>
 8001890:	4e91      	ldr	r6, [pc, #580]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 8001892:	42b7      	cmp	r7, r6
 8001894:	d05c      	beq.n	8001950 <__aeabi_dadd+0x530>
 8001896:	0027      	movs	r7, r4
 8001898:	e740      	b.n	800171c <__aeabi_dadd+0x2fc>
 800189a:	2220      	movs	r2, #32
 800189c:	464c      	mov	r4, r9
 800189e:	4640      	mov	r0, r8
 80018a0:	1bd2      	subs	r2, r2, r7
 80018a2:	4094      	lsls	r4, r2
 80018a4:	40f8      	lsrs	r0, r7
 80018a6:	4304      	orrs	r4, r0
 80018a8:	4640      	mov	r0, r8
 80018aa:	4090      	lsls	r0, r2
 80018ac:	1e42      	subs	r2, r0, #1
 80018ae:	4190      	sbcs	r0, r2
 80018b0:	464a      	mov	r2, r9
 80018b2:	40fa      	lsrs	r2, r7
 80018b4:	4304      	orrs	r4, r0
 80018b6:	1889      	adds	r1, r1, r2
 80018b8:	e6ee      	b.n	8001698 <__aeabi_dadd+0x278>
 80018ba:	4c87      	ldr	r4, [pc, #540]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 80018bc:	42a2      	cmp	r2, r4
 80018be:	d100      	bne.n	80018c2 <__aeabi_dadd+0x4a2>
 80018c0:	e6f9      	b.n	80016b6 <__aeabi_dadd+0x296>
 80018c2:	1818      	adds	r0, r3, r0
 80018c4:	4298      	cmp	r0, r3
 80018c6:	419b      	sbcs	r3, r3
 80018c8:	4449      	add	r1, r9
 80018ca:	425b      	negs	r3, r3
 80018cc:	18cb      	adds	r3, r1, r3
 80018ce:	07dc      	lsls	r4, r3, #31
 80018d0:	0840      	lsrs	r0, r0, #1
 80018d2:	085b      	lsrs	r3, r3, #1
 80018d4:	469a      	mov	sl, r3
 80018d6:	0016      	movs	r6, r2
 80018d8:	4304      	orrs	r4, r0
 80018da:	e6c6      	b.n	800166a <__aeabi_dadd+0x24a>
 80018dc:	4642      	mov	r2, r8
 80018de:	1ad4      	subs	r4, r2, r3
 80018e0:	45a0      	cmp	r8, r4
 80018e2:	4180      	sbcs	r0, r0
 80018e4:	464b      	mov	r3, r9
 80018e6:	4240      	negs	r0, r0
 80018e8:	1a59      	subs	r1, r3, r1
 80018ea:	1a0b      	subs	r3, r1, r0
 80018ec:	469a      	mov	sl, r3
 80018ee:	4665      	mov	r5, ip
 80018f0:	e5ea      	b.n	80014c8 <__aeabi_dadd+0xa8>
 80018f2:	464b      	mov	r3, r9
 80018f4:	464a      	mov	r2, r9
 80018f6:	08c0      	lsrs	r0, r0, #3
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	4665      	mov	r5, ip
 80018fc:	4303      	orrs	r3, r0
 80018fe:	08d1      	lsrs	r1, r2, #3
 8001900:	e6bd      	b.n	800167e <__aeabi_dadd+0x25e>
 8001902:	2a00      	cmp	r2, #0
 8001904:	d000      	beq.n	8001908 <__aeabi_dadd+0x4e8>
 8001906:	e08e      	b.n	8001a26 <__aeabi_dadd+0x606>
 8001908:	464b      	mov	r3, r9
 800190a:	4303      	orrs	r3, r0
 800190c:	d117      	bne.n	800193e <__aeabi_dadd+0x51e>
 800190e:	2180      	movs	r1, #128	; 0x80
 8001910:	2500      	movs	r5, #0
 8001912:	0309      	lsls	r1, r1, #12
 8001914:	e6da      	b.n	80016cc <__aeabi_dadd+0x2ac>
 8001916:	074a      	lsls	r2, r1, #29
 8001918:	08db      	lsrs	r3, r3, #3
 800191a:	4313      	orrs	r3, r2
 800191c:	08c9      	lsrs	r1, r1, #3
 800191e:	e6d1      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001920:	1a1c      	subs	r4, r3, r0
 8001922:	464a      	mov	r2, r9
 8001924:	42a3      	cmp	r3, r4
 8001926:	419b      	sbcs	r3, r3
 8001928:	1a89      	subs	r1, r1, r2
 800192a:	425b      	negs	r3, r3
 800192c:	1acb      	subs	r3, r1, r3
 800192e:	469a      	mov	sl, r3
 8001930:	2601      	movs	r6, #1
 8001932:	e5c1      	b.n	80014b8 <__aeabi_dadd+0x98>
 8001934:	074a      	lsls	r2, r1, #29
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	4313      	orrs	r3, r2
 800193a:	08c9      	lsrs	r1, r1, #3
 800193c:	e69f      	b.n	800167e <__aeabi_dadd+0x25e>
 800193e:	4643      	mov	r3, r8
 8001940:	08d8      	lsrs	r0, r3, #3
 8001942:	464b      	mov	r3, r9
 8001944:	464a      	mov	r2, r9
 8001946:	075b      	lsls	r3, r3, #29
 8001948:	4665      	mov	r5, ip
 800194a:	4303      	orrs	r3, r0
 800194c:	08d1      	lsrs	r1, r2, #3
 800194e:	e6b9      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001950:	4643      	mov	r3, r8
 8001952:	08d8      	lsrs	r0, r3, #3
 8001954:	464b      	mov	r3, r9
 8001956:	464a      	mov	r2, r9
 8001958:	075b      	lsls	r3, r3, #29
 800195a:	4303      	orrs	r3, r0
 800195c:	08d1      	lsrs	r1, r2, #3
 800195e:	e6b1      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001960:	4319      	orrs	r1, r3
 8001962:	000c      	movs	r4, r1
 8001964:	1e63      	subs	r3, r4, #1
 8001966:	419c      	sbcs	r4, r3
 8001968:	e6eb      	b.n	8001742 <__aeabi_dadd+0x322>
 800196a:	003c      	movs	r4, r7
 800196c:	000d      	movs	r5, r1
 800196e:	3c20      	subs	r4, #32
 8001970:	40e5      	lsrs	r5, r4
 8001972:	2f20      	cmp	r7, #32
 8001974:	d003      	beq.n	800197e <__aeabi_dadd+0x55e>
 8001976:	2440      	movs	r4, #64	; 0x40
 8001978:	1be4      	subs	r4, r4, r7
 800197a:	40a1      	lsls	r1, r4
 800197c:	430b      	orrs	r3, r1
 800197e:	001c      	movs	r4, r3
 8001980:	1e63      	subs	r3, r4, #1
 8001982:	419c      	sbcs	r4, r3
 8001984:	432c      	orrs	r4, r5
 8001986:	e770      	b.n	800186a <__aeabi_dadd+0x44a>
 8001988:	2a00      	cmp	r2, #0
 800198a:	d0e1      	beq.n	8001950 <__aeabi_dadd+0x530>
 800198c:	464a      	mov	r2, r9
 800198e:	4302      	orrs	r2, r0
 8001990:	d0c1      	beq.n	8001916 <__aeabi_dadd+0x4f6>
 8001992:	074a      	lsls	r2, r1, #29
 8001994:	08db      	lsrs	r3, r3, #3
 8001996:	4313      	orrs	r3, r2
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	08c9      	lsrs	r1, r1, #3
 800199c:	0312      	lsls	r2, r2, #12
 800199e:	4211      	tst	r1, r2
 80019a0:	d008      	beq.n	80019b4 <__aeabi_dadd+0x594>
 80019a2:	4648      	mov	r0, r9
 80019a4:	08c4      	lsrs	r4, r0, #3
 80019a6:	4214      	tst	r4, r2
 80019a8:	d104      	bne.n	80019b4 <__aeabi_dadd+0x594>
 80019aa:	4643      	mov	r3, r8
 80019ac:	0021      	movs	r1, r4
 80019ae:	08db      	lsrs	r3, r3, #3
 80019b0:	0742      	lsls	r2, r0, #29
 80019b2:	4313      	orrs	r3, r2
 80019b4:	0f5a      	lsrs	r2, r3, #29
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	0752      	lsls	r2, r2, #29
 80019ba:	08db      	lsrs	r3, r3, #3
 80019bc:	4313      	orrs	r3, r2
 80019be:	e681      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 80019c0:	464b      	mov	r3, r9
 80019c2:	4303      	orrs	r3, r0
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dadd+0x5a8>
 80019c6:	e714      	b.n	80017f2 <__aeabi_dadd+0x3d2>
 80019c8:	464b      	mov	r3, r9
 80019ca:	464a      	mov	r2, r9
 80019cc:	08c0      	lsrs	r0, r0, #3
 80019ce:	075b      	lsls	r3, r3, #29
 80019d0:	4665      	mov	r5, ip
 80019d2:	4303      	orrs	r3, r0
 80019d4:	08d1      	lsrs	r1, r2, #3
 80019d6:	e655      	b.n	8001684 <__aeabi_dadd+0x264>
 80019d8:	1ac4      	subs	r4, r0, r3
 80019da:	45a0      	cmp	r8, r4
 80019dc:	4180      	sbcs	r0, r0
 80019de:	464b      	mov	r3, r9
 80019e0:	4240      	negs	r0, r0
 80019e2:	1a59      	subs	r1, r3, r1
 80019e4:	1a0b      	subs	r3, r1, r0
 80019e6:	469a      	mov	sl, r3
 80019e8:	4665      	mov	r5, ip
 80019ea:	2601      	movs	r6, #1
 80019ec:	e564      	b.n	80014b8 <__aeabi_dadd+0x98>
 80019ee:	1a1c      	subs	r4, r3, r0
 80019f0:	464a      	mov	r2, r9
 80019f2:	42a3      	cmp	r3, r4
 80019f4:	4180      	sbcs	r0, r0
 80019f6:	1a8a      	subs	r2, r1, r2
 80019f8:	4240      	negs	r0, r0
 80019fa:	1a12      	subs	r2, r2, r0
 80019fc:	4692      	mov	sl, r2
 80019fe:	0212      	lsls	r2, r2, #8
 8001a00:	d549      	bpl.n	8001a96 <__aeabi_dadd+0x676>
 8001a02:	4642      	mov	r2, r8
 8001a04:	1ad4      	subs	r4, r2, r3
 8001a06:	45a0      	cmp	r8, r4
 8001a08:	4180      	sbcs	r0, r0
 8001a0a:	464b      	mov	r3, r9
 8001a0c:	4240      	negs	r0, r0
 8001a0e:	1a59      	subs	r1, r3, r1
 8001a10:	1a0b      	subs	r3, r1, r0
 8001a12:	469a      	mov	sl, r3
 8001a14:	4665      	mov	r5, ip
 8001a16:	e57f      	b.n	8001518 <__aeabi_dadd+0xf8>
 8001a18:	464b      	mov	r3, r9
 8001a1a:	464a      	mov	r2, r9
 8001a1c:	08c0      	lsrs	r0, r0, #3
 8001a1e:	075b      	lsls	r3, r3, #29
 8001a20:	4303      	orrs	r3, r0
 8001a22:	08d1      	lsrs	r1, r2, #3
 8001a24:	e62b      	b.n	800167e <__aeabi_dadd+0x25e>
 8001a26:	464a      	mov	r2, r9
 8001a28:	08db      	lsrs	r3, r3, #3
 8001a2a:	4302      	orrs	r2, r0
 8001a2c:	d138      	bne.n	8001aa0 <__aeabi_dadd+0x680>
 8001a2e:	074a      	lsls	r2, r1, #29
 8001a30:	4313      	orrs	r3, r2
 8001a32:	08c9      	lsrs	r1, r1, #3
 8001a34:	e646      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001a36:	464b      	mov	r3, r9
 8001a38:	464a      	mov	r2, r9
 8001a3a:	08c0      	lsrs	r0, r0, #3
 8001a3c:	075b      	lsls	r3, r3, #29
 8001a3e:	4303      	orrs	r3, r0
 8001a40:	08d1      	lsrs	r1, r2, #3
 8001a42:	e61f      	b.n	8001684 <__aeabi_dadd+0x264>
 8001a44:	181c      	adds	r4, r3, r0
 8001a46:	429c      	cmp	r4, r3
 8001a48:	419b      	sbcs	r3, r3
 8001a4a:	4449      	add	r1, r9
 8001a4c:	468a      	mov	sl, r1
 8001a4e:	425b      	negs	r3, r3
 8001a50:	449a      	add	sl, r3
 8001a52:	4653      	mov	r3, sl
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	d400      	bmi.n	8001a5a <__aeabi_dadd+0x63a>
 8001a58:	e607      	b.n	800166a <__aeabi_dadd+0x24a>
 8001a5a:	4652      	mov	r2, sl
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <__aeabi_dadd+0x6bc>)
 8001a5e:	2601      	movs	r6, #1
 8001a60:	401a      	ands	r2, r3
 8001a62:	4692      	mov	sl, r2
 8001a64:	e601      	b.n	800166a <__aeabi_dadd+0x24a>
 8001a66:	003c      	movs	r4, r7
 8001a68:	000e      	movs	r6, r1
 8001a6a:	3c20      	subs	r4, #32
 8001a6c:	40e6      	lsrs	r6, r4
 8001a6e:	2f20      	cmp	r7, #32
 8001a70:	d003      	beq.n	8001a7a <__aeabi_dadd+0x65a>
 8001a72:	2440      	movs	r4, #64	; 0x40
 8001a74:	1be4      	subs	r4, r4, r7
 8001a76:	40a1      	lsls	r1, r4
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	001c      	movs	r4, r3
 8001a7c:	1e63      	subs	r3, r4, #1
 8001a7e:	419c      	sbcs	r4, r3
 8001a80:	4334      	orrs	r4, r6
 8001a82:	e65e      	b.n	8001742 <__aeabi_dadd+0x322>
 8001a84:	4443      	add	r3, r8
 8001a86:	4283      	cmp	r3, r0
 8001a88:	4180      	sbcs	r0, r0
 8001a8a:	4449      	add	r1, r9
 8001a8c:	468a      	mov	sl, r1
 8001a8e:	4240      	negs	r0, r0
 8001a90:	001c      	movs	r4, r3
 8001a92:	4482      	add	sl, r0
 8001a94:	e6bc      	b.n	8001810 <__aeabi_dadd+0x3f0>
 8001a96:	4653      	mov	r3, sl
 8001a98:	4323      	orrs	r3, r4
 8001a9a:	d100      	bne.n	8001a9e <__aeabi_dadd+0x67e>
 8001a9c:	e6a9      	b.n	80017f2 <__aeabi_dadd+0x3d2>
 8001a9e:	e5e4      	b.n	800166a <__aeabi_dadd+0x24a>
 8001aa0:	074a      	lsls	r2, r1, #29
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	2280      	movs	r2, #128	; 0x80
 8001aa6:	08c9      	lsrs	r1, r1, #3
 8001aa8:	0312      	lsls	r2, r2, #12
 8001aaa:	4211      	tst	r1, r2
 8001aac:	d009      	beq.n	8001ac2 <__aeabi_dadd+0x6a2>
 8001aae:	4648      	mov	r0, r9
 8001ab0:	08c4      	lsrs	r4, r0, #3
 8001ab2:	4214      	tst	r4, r2
 8001ab4:	d105      	bne.n	8001ac2 <__aeabi_dadd+0x6a2>
 8001ab6:	4643      	mov	r3, r8
 8001ab8:	4665      	mov	r5, ip
 8001aba:	0021      	movs	r1, r4
 8001abc:	08db      	lsrs	r3, r3, #3
 8001abe:	0742      	lsls	r2, r0, #29
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	0f5a      	lsrs	r2, r3, #29
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	08db      	lsrs	r3, r3, #3
 8001ac8:	0752      	lsls	r2, r2, #29
 8001aca:	4313      	orrs	r3, r2
 8001acc:	e5fa      	b.n	80016c4 <__aeabi_dadd+0x2a4>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	4a01      	ldr	r2, [pc, #4]	; (8001ad8 <__aeabi_dadd+0x6b8>)
 8001ad2:	001c      	movs	r4, r3
 8001ad4:	e540      	b.n	8001558 <__aeabi_dadd+0x138>
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	000007ff 	.word	0x000007ff
 8001adc:	ff7fffff 	.word	0xff7fffff

08001ae0 <__aeabi_ddiv>:
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae2:	4657      	mov	r7, sl
 8001ae4:	464e      	mov	r6, r9
 8001ae6:	4645      	mov	r5, r8
 8001ae8:	46de      	mov	lr, fp
 8001aea:	b5e0      	push	{r5, r6, r7, lr}
 8001aec:	030c      	lsls	r4, r1, #12
 8001aee:	001f      	movs	r7, r3
 8001af0:	004b      	lsls	r3, r1, #1
 8001af2:	4681      	mov	r9, r0
 8001af4:	4692      	mov	sl, r2
 8001af6:	0005      	movs	r5, r0
 8001af8:	b085      	sub	sp, #20
 8001afa:	0b24      	lsrs	r4, r4, #12
 8001afc:	0d5b      	lsrs	r3, r3, #21
 8001afe:	0fce      	lsrs	r6, r1, #31
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d100      	bne.n	8001b06 <__aeabi_ddiv+0x26>
 8001b04:	e152      	b.n	8001dac <__aeabi_ddiv+0x2cc>
 8001b06:	4ad2      	ldr	r2, [pc, #840]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_ddiv+0x2e>
 8001b0c:	e16e      	b.n	8001dec <__aeabi_ddiv+0x30c>
 8001b0e:	0f42      	lsrs	r2, r0, #29
 8001b10:	00e4      	lsls	r4, r4, #3
 8001b12:	4314      	orrs	r4, r2
 8001b14:	2280      	movs	r2, #128	; 0x80
 8001b16:	0412      	lsls	r2, r2, #16
 8001b18:	4322      	orrs	r2, r4
 8001b1a:	4690      	mov	r8, r2
 8001b1c:	4acd      	ldr	r2, [pc, #820]	; (8001e54 <__aeabi_ddiv+0x374>)
 8001b1e:	00c5      	lsls	r5, r0, #3
 8001b20:	4693      	mov	fp, r2
 8001b22:	449b      	add	fp, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	4699      	mov	r9, r3
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	033c      	lsls	r4, r7, #12
 8001b2c:	007b      	lsls	r3, r7, #1
 8001b2e:	4650      	mov	r0, sl
 8001b30:	0b24      	lsrs	r4, r4, #12
 8001b32:	0d5b      	lsrs	r3, r3, #21
 8001b34:	0fff      	lsrs	r7, r7, #31
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d100      	bne.n	8001b3c <__aeabi_ddiv+0x5c>
 8001b3a:	e11a      	b.n	8001d72 <__aeabi_ddiv+0x292>
 8001b3c:	4ac4      	ldr	r2, [pc, #784]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d100      	bne.n	8001b44 <__aeabi_ddiv+0x64>
 8001b42:	e15e      	b.n	8001e02 <__aeabi_ddiv+0x322>
 8001b44:	0f42      	lsrs	r2, r0, #29
 8001b46:	00e4      	lsls	r4, r4, #3
 8001b48:	4322      	orrs	r2, r4
 8001b4a:	2480      	movs	r4, #128	; 0x80
 8001b4c:	0424      	lsls	r4, r4, #16
 8001b4e:	4314      	orrs	r4, r2
 8001b50:	4ac0      	ldr	r2, [pc, #768]	; (8001e54 <__aeabi_ddiv+0x374>)
 8001b52:	00c1      	lsls	r1, r0, #3
 8001b54:	4694      	mov	ip, r2
 8001b56:	465a      	mov	r2, fp
 8001b58:	4463      	add	r3, ip
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	469b      	mov	fp, r3
 8001b5e:	2000      	movs	r0, #0
 8001b60:	0033      	movs	r3, r6
 8001b62:	407b      	eors	r3, r7
 8001b64:	469a      	mov	sl, r3
 8001b66:	464b      	mov	r3, r9
 8001b68:	2b0f      	cmp	r3, #15
 8001b6a:	d827      	bhi.n	8001bbc <__aeabi_ddiv+0xdc>
 8001b6c:	4aba      	ldr	r2, [pc, #744]	; (8001e58 <__aeabi_ddiv+0x378>)
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	58d3      	ldr	r3, [r2, r3]
 8001b72:	469f      	mov	pc, r3
 8001b74:	46b2      	mov	sl, r6
 8001b76:	9b00      	ldr	r3, [sp, #0]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d016      	beq.n	8001baa <__aeabi_ddiv+0xca>
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_ddiv+0xa2>
 8001b80:	e287      	b.n	8002092 <__aeabi_ddiv+0x5b2>
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d000      	beq.n	8001b88 <__aeabi_ddiv+0xa8>
 8001b86:	e0d5      	b.n	8001d34 <__aeabi_ddiv+0x254>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2500      	movs	r5, #0
 8001b8e:	051b      	lsls	r3, r3, #20
 8001b90:	4313      	orrs	r3, r2
 8001b92:	4652      	mov	r2, sl
 8001b94:	07d2      	lsls	r2, r2, #31
 8001b96:	4313      	orrs	r3, r2
 8001b98:	0028      	movs	r0, r5
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	b005      	add	sp, #20
 8001b9e:	bcf0      	pop	{r4, r5, r6, r7}
 8001ba0:	46bb      	mov	fp, r7
 8001ba2:	46b2      	mov	sl, r6
 8001ba4:	46a9      	mov	r9, r5
 8001ba6:	46a0      	mov	r8, r4
 8001ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001baa:	2200      	movs	r2, #0
 8001bac:	2500      	movs	r5, #0
 8001bae:	4ba8      	ldr	r3, [pc, #672]	; (8001e50 <__aeabi_ddiv+0x370>)
 8001bb0:	e7ed      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001bb2:	46ba      	mov	sl, r7
 8001bb4:	46a0      	mov	r8, r4
 8001bb6:	000d      	movs	r5, r1
 8001bb8:	9000      	str	r0, [sp, #0]
 8001bba:	e7dc      	b.n	8001b76 <__aeabi_ddiv+0x96>
 8001bbc:	4544      	cmp	r4, r8
 8001bbe:	d200      	bcs.n	8001bc2 <__aeabi_ddiv+0xe2>
 8001bc0:	e1c4      	b.n	8001f4c <__aeabi_ddiv+0x46c>
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_ddiv+0xe6>
 8001bc4:	e1bf      	b.n	8001f46 <__aeabi_ddiv+0x466>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	425b      	negs	r3, r3
 8001bca:	469c      	mov	ip, r3
 8001bcc:	002e      	movs	r6, r5
 8001bce:	4640      	mov	r0, r8
 8001bd0:	2500      	movs	r5, #0
 8001bd2:	44e3      	add	fp, ip
 8001bd4:	0223      	lsls	r3, r4, #8
 8001bd6:	0e0c      	lsrs	r4, r1, #24
 8001bd8:	431c      	orrs	r4, r3
 8001bda:	0c1b      	lsrs	r3, r3, #16
 8001bdc:	4699      	mov	r9, r3
 8001bde:	0423      	lsls	r3, r4, #16
 8001be0:	020a      	lsls	r2, r1, #8
 8001be2:	0c1f      	lsrs	r7, r3, #16
 8001be4:	4649      	mov	r1, r9
 8001be6:	9200      	str	r2, [sp, #0]
 8001be8:	9701      	str	r7, [sp, #4]
 8001bea:	f7fe fb2f 	bl	800024c <__aeabi_uidivmod>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	437a      	muls	r2, r7
 8001bf2:	040b      	lsls	r3, r1, #16
 8001bf4:	0c31      	lsrs	r1, r6, #16
 8001bf6:	4680      	mov	r8, r0
 8001bf8:	4319      	orrs	r1, r3
 8001bfa:	428a      	cmp	r2, r1
 8001bfc:	d907      	bls.n	8001c0e <__aeabi_ddiv+0x12e>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	425b      	negs	r3, r3
 8001c02:	469c      	mov	ip, r3
 8001c04:	1909      	adds	r1, r1, r4
 8001c06:	44e0      	add	r8, ip
 8001c08:	428c      	cmp	r4, r1
 8001c0a:	d800      	bhi.n	8001c0e <__aeabi_ddiv+0x12e>
 8001c0c:	e201      	b.n	8002012 <__aeabi_ddiv+0x532>
 8001c0e:	1a88      	subs	r0, r1, r2
 8001c10:	4649      	mov	r1, r9
 8001c12:	f7fe fb1b 	bl	800024c <__aeabi_uidivmod>
 8001c16:	9a01      	ldr	r2, [sp, #4]
 8001c18:	0436      	lsls	r6, r6, #16
 8001c1a:	4342      	muls	r2, r0
 8001c1c:	0409      	lsls	r1, r1, #16
 8001c1e:	0c36      	lsrs	r6, r6, #16
 8001c20:	0003      	movs	r3, r0
 8001c22:	430e      	orrs	r6, r1
 8001c24:	42b2      	cmp	r2, r6
 8001c26:	d904      	bls.n	8001c32 <__aeabi_ddiv+0x152>
 8001c28:	1936      	adds	r6, r6, r4
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	42b4      	cmp	r4, r6
 8001c2e:	d800      	bhi.n	8001c32 <__aeabi_ddiv+0x152>
 8001c30:	e1e9      	b.n	8002006 <__aeabi_ddiv+0x526>
 8001c32:	1ab0      	subs	r0, r6, r2
 8001c34:	4642      	mov	r2, r8
 8001c36:	9e00      	ldr	r6, [sp, #0]
 8001c38:	0412      	lsls	r2, r2, #16
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	0c33      	lsrs	r3, r6, #16
 8001c3e:	001f      	movs	r7, r3
 8001c40:	0c11      	lsrs	r1, r2, #16
 8001c42:	4690      	mov	r8, r2
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	0413      	lsls	r3, r2, #16
 8001c48:	0432      	lsls	r2, r6, #16
 8001c4a:	0c16      	lsrs	r6, r2, #16
 8001c4c:	0032      	movs	r2, r6
 8001c4e:	0c1b      	lsrs	r3, r3, #16
 8001c50:	435a      	muls	r2, r3
 8001c52:	9603      	str	r6, [sp, #12]
 8001c54:	437b      	muls	r3, r7
 8001c56:	434e      	muls	r6, r1
 8001c58:	4379      	muls	r1, r7
 8001c5a:	0c17      	lsrs	r7, r2, #16
 8001c5c:	46bc      	mov	ip, r7
 8001c5e:	199b      	adds	r3, r3, r6
 8001c60:	4463      	add	r3, ip
 8001c62:	429e      	cmp	r6, r3
 8001c64:	d903      	bls.n	8001c6e <__aeabi_ddiv+0x18e>
 8001c66:	2680      	movs	r6, #128	; 0x80
 8001c68:	0276      	lsls	r6, r6, #9
 8001c6a:	46b4      	mov	ip, r6
 8001c6c:	4461      	add	r1, ip
 8001c6e:	0c1e      	lsrs	r6, r3, #16
 8001c70:	1871      	adds	r1, r6, r1
 8001c72:	0416      	lsls	r6, r2, #16
 8001c74:	041b      	lsls	r3, r3, #16
 8001c76:	0c36      	lsrs	r6, r6, #16
 8001c78:	199e      	adds	r6, r3, r6
 8001c7a:	4288      	cmp	r0, r1
 8001c7c:	d302      	bcc.n	8001c84 <__aeabi_ddiv+0x1a4>
 8001c7e:	d112      	bne.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8001c80:	42b5      	cmp	r5, r6
 8001c82:	d210      	bcs.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8001c84:	4643      	mov	r3, r8
 8001c86:	1e5a      	subs	r2, r3, #1
 8001c88:	9b00      	ldr	r3, [sp, #0]
 8001c8a:	469c      	mov	ip, r3
 8001c8c:	4465      	add	r5, ip
 8001c8e:	001f      	movs	r7, r3
 8001c90:	429d      	cmp	r5, r3
 8001c92:	419b      	sbcs	r3, r3
 8001c94:	425b      	negs	r3, r3
 8001c96:	191b      	adds	r3, r3, r4
 8001c98:	18c0      	adds	r0, r0, r3
 8001c9a:	4284      	cmp	r4, r0
 8001c9c:	d200      	bcs.n	8001ca0 <__aeabi_ddiv+0x1c0>
 8001c9e:	e19e      	b.n	8001fde <__aeabi_ddiv+0x4fe>
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001ca2:	e199      	b.n	8001fd8 <__aeabi_ddiv+0x4f8>
 8001ca4:	4690      	mov	r8, r2
 8001ca6:	1bae      	subs	r6, r5, r6
 8001ca8:	42b5      	cmp	r5, r6
 8001caa:	41ad      	sbcs	r5, r5
 8001cac:	1a40      	subs	r0, r0, r1
 8001cae:	426d      	negs	r5, r5
 8001cb0:	1b40      	subs	r0, r0, r5
 8001cb2:	4284      	cmp	r4, r0
 8001cb4:	d100      	bne.n	8001cb8 <__aeabi_ddiv+0x1d8>
 8001cb6:	e1d2      	b.n	800205e <__aeabi_ddiv+0x57e>
 8001cb8:	4649      	mov	r1, r9
 8001cba:	f7fe fac7 	bl	800024c <__aeabi_uidivmod>
 8001cbe:	9a01      	ldr	r2, [sp, #4]
 8001cc0:	040b      	lsls	r3, r1, #16
 8001cc2:	4342      	muls	r2, r0
 8001cc4:	0c31      	lsrs	r1, r6, #16
 8001cc6:	0005      	movs	r5, r0
 8001cc8:	4319      	orrs	r1, r3
 8001cca:	428a      	cmp	r2, r1
 8001ccc:	d900      	bls.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001cce:	e16c      	b.n	8001faa <__aeabi_ddiv+0x4ca>
 8001cd0:	1a88      	subs	r0, r1, r2
 8001cd2:	4649      	mov	r1, r9
 8001cd4:	f7fe faba 	bl	800024c <__aeabi_uidivmod>
 8001cd8:	9a01      	ldr	r2, [sp, #4]
 8001cda:	0436      	lsls	r6, r6, #16
 8001cdc:	4342      	muls	r2, r0
 8001cde:	0409      	lsls	r1, r1, #16
 8001ce0:	0c36      	lsrs	r6, r6, #16
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	430e      	orrs	r6, r1
 8001ce6:	42b2      	cmp	r2, r6
 8001ce8:	d900      	bls.n	8001cec <__aeabi_ddiv+0x20c>
 8001cea:	e153      	b.n	8001f94 <__aeabi_ddiv+0x4b4>
 8001cec:	9803      	ldr	r0, [sp, #12]
 8001cee:	1ab6      	subs	r6, r6, r2
 8001cf0:	0002      	movs	r2, r0
 8001cf2:	042d      	lsls	r5, r5, #16
 8001cf4:	431d      	orrs	r5, r3
 8001cf6:	9f02      	ldr	r7, [sp, #8]
 8001cf8:	042b      	lsls	r3, r5, #16
 8001cfa:	0c1b      	lsrs	r3, r3, #16
 8001cfc:	435a      	muls	r2, r3
 8001cfe:	437b      	muls	r3, r7
 8001d00:	469c      	mov	ip, r3
 8001d02:	0c29      	lsrs	r1, r5, #16
 8001d04:	4348      	muls	r0, r1
 8001d06:	0c13      	lsrs	r3, r2, #16
 8001d08:	4484      	add	ip, r0
 8001d0a:	4463      	add	r3, ip
 8001d0c:	4379      	muls	r1, r7
 8001d0e:	4298      	cmp	r0, r3
 8001d10:	d903      	bls.n	8001d1a <__aeabi_ddiv+0x23a>
 8001d12:	2080      	movs	r0, #128	; 0x80
 8001d14:	0240      	lsls	r0, r0, #9
 8001d16:	4684      	mov	ip, r0
 8001d18:	4461      	add	r1, ip
 8001d1a:	0c18      	lsrs	r0, r3, #16
 8001d1c:	0412      	lsls	r2, r2, #16
 8001d1e:	041b      	lsls	r3, r3, #16
 8001d20:	0c12      	lsrs	r2, r2, #16
 8001d22:	1840      	adds	r0, r0, r1
 8001d24:	189b      	adds	r3, r3, r2
 8001d26:	4286      	cmp	r6, r0
 8001d28:	d200      	bcs.n	8001d2c <__aeabi_ddiv+0x24c>
 8001d2a:	e100      	b.n	8001f2e <__aeabi_ddiv+0x44e>
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_ddiv+0x250>
 8001d2e:	e0fb      	b.n	8001f28 <__aeabi_ddiv+0x448>
 8001d30:	2301      	movs	r3, #1
 8001d32:	431d      	orrs	r5, r3
 8001d34:	4b49      	ldr	r3, [pc, #292]	; (8001e5c <__aeabi_ddiv+0x37c>)
 8001d36:	445b      	add	r3, fp
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	dc00      	bgt.n	8001d3e <__aeabi_ddiv+0x25e>
 8001d3c:	e0aa      	b.n	8001e94 <__aeabi_ddiv+0x3b4>
 8001d3e:	076a      	lsls	r2, r5, #29
 8001d40:	d000      	beq.n	8001d44 <__aeabi_ddiv+0x264>
 8001d42:	e13d      	b.n	8001fc0 <__aeabi_ddiv+0x4e0>
 8001d44:	08e9      	lsrs	r1, r5, #3
 8001d46:	4642      	mov	r2, r8
 8001d48:	01d2      	lsls	r2, r2, #7
 8001d4a:	d506      	bpl.n	8001d5a <__aeabi_ddiv+0x27a>
 8001d4c:	4642      	mov	r2, r8
 8001d4e:	4b44      	ldr	r3, [pc, #272]	; (8001e60 <__aeabi_ddiv+0x380>)
 8001d50:	401a      	ands	r2, r3
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	4690      	mov	r8, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	445b      	add	r3, fp
 8001d5a:	4a42      	ldr	r2, [pc, #264]	; (8001e64 <__aeabi_ddiv+0x384>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	dd00      	ble.n	8001d62 <__aeabi_ddiv+0x282>
 8001d60:	e723      	b.n	8001baa <__aeabi_ddiv+0xca>
 8001d62:	4642      	mov	r2, r8
 8001d64:	055b      	lsls	r3, r3, #21
 8001d66:	0755      	lsls	r5, r2, #29
 8001d68:	0252      	lsls	r2, r2, #9
 8001d6a:	430d      	orrs	r5, r1
 8001d6c:	0b12      	lsrs	r2, r2, #12
 8001d6e:	0d5b      	lsrs	r3, r3, #21
 8001d70:	e70d      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001d72:	4651      	mov	r1, sl
 8001d74:	4321      	orrs	r1, r4
 8001d76:	d100      	bne.n	8001d7a <__aeabi_ddiv+0x29a>
 8001d78:	e07c      	b.n	8001e74 <__aeabi_ddiv+0x394>
 8001d7a:	2c00      	cmp	r4, #0
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_ddiv+0x2a0>
 8001d7e:	e0fb      	b.n	8001f78 <__aeabi_ddiv+0x498>
 8001d80:	0020      	movs	r0, r4
 8001d82:	f001 fa63 	bl	800324c <__clzsi2>
 8001d86:	0002      	movs	r2, r0
 8001d88:	3a0b      	subs	r2, #11
 8001d8a:	231d      	movs	r3, #29
 8001d8c:	1a9b      	subs	r3, r3, r2
 8001d8e:	4652      	mov	r2, sl
 8001d90:	0001      	movs	r1, r0
 8001d92:	40da      	lsrs	r2, r3
 8001d94:	4653      	mov	r3, sl
 8001d96:	3908      	subs	r1, #8
 8001d98:	408b      	lsls	r3, r1
 8001d9a:	408c      	lsls	r4, r1
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	4314      	orrs	r4, r2
 8001da0:	4b31      	ldr	r3, [pc, #196]	; (8001e68 <__aeabi_ddiv+0x388>)
 8001da2:	4458      	add	r0, fp
 8001da4:	469b      	mov	fp, r3
 8001da6:	4483      	add	fp, r0
 8001da8:	2000      	movs	r0, #0
 8001daa:	e6d9      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001dac:	0003      	movs	r3, r0
 8001dae:	4323      	orrs	r3, r4
 8001db0:	4698      	mov	r8, r3
 8001db2:	d044      	beq.n	8001e3e <__aeabi_ddiv+0x35e>
 8001db4:	2c00      	cmp	r4, #0
 8001db6:	d100      	bne.n	8001dba <__aeabi_ddiv+0x2da>
 8001db8:	e0cf      	b.n	8001f5a <__aeabi_ddiv+0x47a>
 8001dba:	0020      	movs	r0, r4
 8001dbc:	f001 fa46 	bl	800324c <__clzsi2>
 8001dc0:	0001      	movs	r1, r0
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	390b      	subs	r1, #11
 8001dc6:	231d      	movs	r3, #29
 8001dc8:	1a5b      	subs	r3, r3, r1
 8001dca:	4649      	mov	r1, r9
 8001dcc:	0010      	movs	r0, r2
 8001dce:	40d9      	lsrs	r1, r3
 8001dd0:	3808      	subs	r0, #8
 8001dd2:	4084      	lsls	r4, r0
 8001dd4:	000b      	movs	r3, r1
 8001dd6:	464d      	mov	r5, r9
 8001dd8:	4323      	orrs	r3, r4
 8001dda:	4698      	mov	r8, r3
 8001ddc:	4085      	lsls	r5, r0
 8001dde:	4b23      	ldr	r3, [pc, #140]	; (8001e6c <__aeabi_ddiv+0x38c>)
 8001de0:	1a9b      	subs	r3, r3, r2
 8001de2:	469b      	mov	fp, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	4699      	mov	r9, r3
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	e69e      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001dec:	0002      	movs	r2, r0
 8001dee:	4322      	orrs	r2, r4
 8001df0:	4690      	mov	r8, r2
 8001df2:	d11d      	bne.n	8001e30 <__aeabi_ddiv+0x350>
 8001df4:	2208      	movs	r2, #8
 8001df6:	469b      	mov	fp, r3
 8001df8:	2302      	movs	r3, #2
 8001dfa:	2500      	movs	r5, #0
 8001dfc:	4691      	mov	r9, r2
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	e693      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e02:	4651      	mov	r1, sl
 8001e04:	4321      	orrs	r1, r4
 8001e06:	d109      	bne.n	8001e1c <__aeabi_ddiv+0x33c>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	464a      	mov	r2, r9
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <__aeabi_ddiv+0x390>)
 8001e10:	4691      	mov	r9, r2
 8001e12:	469c      	mov	ip, r3
 8001e14:	2400      	movs	r4, #0
 8001e16:	2002      	movs	r0, #2
 8001e18:	44e3      	add	fp, ip
 8001e1a:	e6a1      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	464a      	mov	r2, r9
 8001e20:	431a      	orrs	r2, r3
 8001e22:	4b13      	ldr	r3, [pc, #76]	; (8001e70 <__aeabi_ddiv+0x390>)
 8001e24:	4691      	mov	r9, r2
 8001e26:	469c      	mov	ip, r3
 8001e28:	4651      	mov	r1, sl
 8001e2a:	2003      	movs	r0, #3
 8001e2c:	44e3      	add	fp, ip
 8001e2e:	e697      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e30:	220c      	movs	r2, #12
 8001e32:	469b      	mov	fp, r3
 8001e34:	2303      	movs	r3, #3
 8001e36:	46a0      	mov	r8, r4
 8001e38:	4691      	mov	r9, r2
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	e675      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e3e:	2304      	movs	r3, #4
 8001e40:	4699      	mov	r9, r3
 8001e42:	2300      	movs	r3, #0
 8001e44:	469b      	mov	fp, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	2500      	movs	r5, #0
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	e66d      	b.n	8001b2a <__aeabi_ddiv+0x4a>
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	000007ff 	.word	0x000007ff
 8001e54:	fffffc01 	.word	0xfffffc01
 8001e58:	080122bc 	.word	0x080122bc
 8001e5c:	000003ff 	.word	0x000003ff
 8001e60:	feffffff 	.word	0xfeffffff
 8001e64:	000007fe 	.word	0x000007fe
 8001e68:	000003f3 	.word	0x000003f3
 8001e6c:	fffffc0d 	.word	0xfffffc0d
 8001e70:	fffff801 	.word	0xfffff801
 8001e74:	464a      	mov	r2, r9
 8001e76:	2301      	movs	r3, #1
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	4691      	mov	r9, r2
 8001e7c:	2400      	movs	r4, #0
 8001e7e:	2001      	movs	r0, #1
 8001e80:	e66e      	b.n	8001b60 <__aeabi_ddiv+0x80>
 8001e82:	2300      	movs	r3, #0
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	469a      	mov	sl, r3
 8001e88:	2500      	movs	r5, #0
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001e8c:	0312      	lsls	r2, r2, #12
 8001e8e:	e67e      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001e90:	2501      	movs	r5, #1
 8001e92:	426d      	negs	r5, r5
 8001e94:	2201      	movs	r2, #1
 8001e96:	1ad2      	subs	r2, r2, r3
 8001e98:	2a38      	cmp	r2, #56	; 0x38
 8001e9a:	dd00      	ble.n	8001e9e <__aeabi_ddiv+0x3be>
 8001e9c:	e674      	b.n	8001b88 <__aeabi_ddiv+0xa8>
 8001e9e:	2a1f      	cmp	r2, #31
 8001ea0:	dc00      	bgt.n	8001ea4 <__aeabi_ddiv+0x3c4>
 8001ea2:	e0bd      	b.n	8002020 <__aeabi_ddiv+0x540>
 8001ea4:	211f      	movs	r1, #31
 8001ea6:	4249      	negs	r1, r1
 8001ea8:	1acb      	subs	r3, r1, r3
 8001eaa:	4641      	mov	r1, r8
 8001eac:	40d9      	lsrs	r1, r3
 8001eae:	000b      	movs	r3, r1
 8001eb0:	2a20      	cmp	r2, #32
 8001eb2:	d004      	beq.n	8001ebe <__aeabi_ddiv+0x3de>
 8001eb4:	4641      	mov	r1, r8
 8001eb6:	4a7e      	ldr	r2, [pc, #504]	; (80020b0 <__aeabi_ddiv+0x5d0>)
 8001eb8:	445a      	add	r2, fp
 8001eba:	4091      	lsls	r1, r2
 8001ebc:	430d      	orrs	r5, r1
 8001ebe:	0029      	movs	r1, r5
 8001ec0:	1e4a      	subs	r2, r1, #1
 8001ec2:	4191      	sbcs	r1, r2
 8001ec4:	4319      	orrs	r1, r3
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	001d      	movs	r5, r3
 8001eca:	2200      	movs	r2, #0
 8001ecc:	400d      	ands	r5, r1
 8001ece:	420b      	tst	r3, r1
 8001ed0:	d100      	bne.n	8001ed4 <__aeabi_ddiv+0x3f4>
 8001ed2:	e0d0      	b.n	8002076 <__aeabi_ddiv+0x596>
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	400a      	ands	r2, r1
 8001eda:	2a04      	cmp	r2, #4
 8001edc:	d100      	bne.n	8001ee0 <__aeabi_ddiv+0x400>
 8001ede:	e0c7      	b.n	8002070 <__aeabi_ddiv+0x590>
 8001ee0:	1d0a      	adds	r2, r1, #4
 8001ee2:	428a      	cmp	r2, r1
 8001ee4:	4189      	sbcs	r1, r1
 8001ee6:	4249      	negs	r1, r1
 8001ee8:	185b      	adds	r3, r3, r1
 8001eea:	0011      	movs	r1, r2
 8001eec:	021a      	lsls	r2, r3, #8
 8001eee:	d400      	bmi.n	8001ef2 <__aeabi_ddiv+0x412>
 8001ef0:	e0be      	b.n	8002070 <__aeabi_ddiv+0x590>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2500      	movs	r5, #0
 8001ef8:	e649      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	4643      	mov	r3, r8
 8001efe:	0312      	lsls	r2, r2, #12
 8001f00:	4213      	tst	r3, r2
 8001f02:	d008      	beq.n	8001f16 <__aeabi_ddiv+0x436>
 8001f04:	4214      	tst	r4, r2
 8001f06:	d106      	bne.n	8001f16 <__aeabi_ddiv+0x436>
 8001f08:	4322      	orrs	r2, r4
 8001f0a:	0312      	lsls	r2, r2, #12
 8001f0c:	46ba      	mov	sl, r7
 8001f0e:	000d      	movs	r5, r1
 8001f10:	4b66      	ldr	r3, [pc, #408]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001f12:	0b12      	lsrs	r2, r2, #12
 8001f14:	e63b      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001f16:	2280      	movs	r2, #128	; 0x80
 8001f18:	4643      	mov	r3, r8
 8001f1a:	0312      	lsls	r2, r2, #12
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	46b2      	mov	sl, r6
 8001f22:	4b62      	ldr	r3, [pc, #392]	; (80020ac <__aeabi_ddiv+0x5cc>)
 8001f24:	0b12      	lsrs	r2, r2, #12
 8001f26:	e632      	b.n	8001b8e <__aeabi_ddiv+0xae>
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d100      	bne.n	8001f2e <__aeabi_ddiv+0x44e>
 8001f2c:	e702      	b.n	8001d34 <__aeabi_ddiv+0x254>
 8001f2e:	19a6      	adds	r6, r4, r6
 8001f30:	1e6a      	subs	r2, r5, #1
 8001f32:	42a6      	cmp	r6, r4
 8001f34:	d200      	bcs.n	8001f38 <__aeabi_ddiv+0x458>
 8001f36:	e089      	b.n	800204c <__aeabi_ddiv+0x56c>
 8001f38:	4286      	cmp	r6, r0
 8001f3a:	d200      	bcs.n	8001f3e <__aeabi_ddiv+0x45e>
 8001f3c:	e09f      	b.n	800207e <__aeabi_ddiv+0x59e>
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_ddiv+0x462>
 8001f40:	e0af      	b.n	80020a2 <__aeabi_ddiv+0x5c2>
 8001f42:	0015      	movs	r5, r2
 8001f44:	e6f4      	b.n	8001d30 <__aeabi_ddiv+0x250>
 8001f46:	42a9      	cmp	r1, r5
 8001f48:	d900      	bls.n	8001f4c <__aeabi_ddiv+0x46c>
 8001f4a:	e63c      	b.n	8001bc6 <__aeabi_ddiv+0xe6>
 8001f4c:	4643      	mov	r3, r8
 8001f4e:	07de      	lsls	r6, r3, #31
 8001f50:	0858      	lsrs	r0, r3, #1
 8001f52:	086b      	lsrs	r3, r5, #1
 8001f54:	431e      	orrs	r6, r3
 8001f56:	07ed      	lsls	r5, r5, #31
 8001f58:	e63c      	b.n	8001bd4 <__aeabi_ddiv+0xf4>
 8001f5a:	f001 f977 	bl	800324c <__clzsi2>
 8001f5e:	0001      	movs	r1, r0
 8001f60:	0002      	movs	r2, r0
 8001f62:	3115      	adds	r1, #21
 8001f64:	3220      	adds	r2, #32
 8001f66:	291c      	cmp	r1, #28
 8001f68:	dc00      	bgt.n	8001f6c <__aeabi_ddiv+0x48c>
 8001f6a:	e72c      	b.n	8001dc6 <__aeabi_ddiv+0x2e6>
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	3808      	subs	r0, #8
 8001f70:	4083      	lsls	r3, r0
 8001f72:	2500      	movs	r5, #0
 8001f74:	4698      	mov	r8, r3
 8001f76:	e732      	b.n	8001dde <__aeabi_ddiv+0x2fe>
 8001f78:	f001 f968 	bl	800324c <__clzsi2>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	001a      	movs	r2, r3
 8001f80:	3215      	adds	r2, #21
 8001f82:	3020      	adds	r0, #32
 8001f84:	2a1c      	cmp	r2, #28
 8001f86:	dc00      	bgt.n	8001f8a <__aeabi_ddiv+0x4aa>
 8001f88:	e6ff      	b.n	8001d8a <__aeabi_ddiv+0x2aa>
 8001f8a:	4654      	mov	r4, sl
 8001f8c:	3b08      	subs	r3, #8
 8001f8e:	2100      	movs	r1, #0
 8001f90:	409c      	lsls	r4, r3
 8001f92:	e705      	b.n	8001da0 <__aeabi_ddiv+0x2c0>
 8001f94:	1936      	adds	r6, r6, r4
 8001f96:	3b01      	subs	r3, #1
 8001f98:	42b4      	cmp	r4, r6
 8001f9a:	d900      	bls.n	8001f9e <__aeabi_ddiv+0x4be>
 8001f9c:	e6a6      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001f9e:	42b2      	cmp	r2, r6
 8001fa0:	d800      	bhi.n	8001fa4 <__aeabi_ddiv+0x4c4>
 8001fa2:	e6a3      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001fa4:	1e83      	subs	r3, r0, #2
 8001fa6:	1936      	adds	r6, r6, r4
 8001fa8:	e6a0      	b.n	8001cec <__aeabi_ddiv+0x20c>
 8001faa:	1909      	adds	r1, r1, r4
 8001fac:	3d01      	subs	r5, #1
 8001fae:	428c      	cmp	r4, r1
 8001fb0:	d900      	bls.n	8001fb4 <__aeabi_ddiv+0x4d4>
 8001fb2:	e68d      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fb4:	428a      	cmp	r2, r1
 8001fb6:	d800      	bhi.n	8001fba <__aeabi_ddiv+0x4da>
 8001fb8:	e68a      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fba:	1e85      	subs	r5, r0, #2
 8001fbc:	1909      	adds	r1, r1, r4
 8001fbe:	e687      	b.n	8001cd0 <__aeabi_ddiv+0x1f0>
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	402a      	ands	r2, r5
 8001fc4:	2a04      	cmp	r2, #4
 8001fc6:	d100      	bne.n	8001fca <__aeabi_ddiv+0x4ea>
 8001fc8:	e6bc      	b.n	8001d44 <__aeabi_ddiv+0x264>
 8001fca:	1d29      	adds	r1, r5, #4
 8001fcc:	42a9      	cmp	r1, r5
 8001fce:	41ad      	sbcs	r5, r5
 8001fd0:	426d      	negs	r5, r5
 8001fd2:	08c9      	lsrs	r1, r1, #3
 8001fd4:	44a8      	add	r8, r5
 8001fd6:	e6b6      	b.n	8001d46 <__aeabi_ddiv+0x266>
 8001fd8:	42af      	cmp	r7, r5
 8001fda:	d900      	bls.n	8001fde <__aeabi_ddiv+0x4fe>
 8001fdc:	e662      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fde:	4281      	cmp	r1, r0
 8001fe0:	d804      	bhi.n	8001fec <__aeabi_ddiv+0x50c>
 8001fe2:	d000      	beq.n	8001fe6 <__aeabi_ddiv+0x506>
 8001fe4:	e65e      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fe6:	42ae      	cmp	r6, r5
 8001fe8:	d800      	bhi.n	8001fec <__aeabi_ddiv+0x50c>
 8001fea:	e65b      	b.n	8001ca4 <__aeabi_ddiv+0x1c4>
 8001fec:	2302      	movs	r3, #2
 8001fee:	425b      	negs	r3, r3
 8001ff0:	469c      	mov	ip, r3
 8001ff2:	9b00      	ldr	r3, [sp, #0]
 8001ff4:	44e0      	add	r8, ip
 8001ff6:	469c      	mov	ip, r3
 8001ff8:	4465      	add	r5, ip
 8001ffa:	429d      	cmp	r5, r3
 8001ffc:	419b      	sbcs	r3, r3
 8001ffe:	425b      	negs	r3, r3
 8002000:	191b      	adds	r3, r3, r4
 8002002:	18c0      	adds	r0, r0, r3
 8002004:	e64f      	b.n	8001ca6 <__aeabi_ddiv+0x1c6>
 8002006:	42b2      	cmp	r2, r6
 8002008:	d800      	bhi.n	800200c <__aeabi_ddiv+0x52c>
 800200a:	e612      	b.n	8001c32 <__aeabi_ddiv+0x152>
 800200c:	1e83      	subs	r3, r0, #2
 800200e:	1936      	adds	r6, r6, r4
 8002010:	e60f      	b.n	8001c32 <__aeabi_ddiv+0x152>
 8002012:	428a      	cmp	r2, r1
 8002014:	d800      	bhi.n	8002018 <__aeabi_ddiv+0x538>
 8002016:	e5fa      	b.n	8001c0e <__aeabi_ddiv+0x12e>
 8002018:	1e83      	subs	r3, r0, #2
 800201a:	4698      	mov	r8, r3
 800201c:	1909      	adds	r1, r1, r4
 800201e:	e5f6      	b.n	8001c0e <__aeabi_ddiv+0x12e>
 8002020:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <__aeabi_ddiv+0x5d4>)
 8002022:	0028      	movs	r0, r5
 8002024:	445b      	add	r3, fp
 8002026:	4641      	mov	r1, r8
 8002028:	409d      	lsls	r5, r3
 800202a:	4099      	lsls	r1, r3
 800202c:	40d0      	lsrs	r0, r2
 800202e:	1e6b      	subs	r3, r5, #1
 8002030:	419d      	sbcs	r5, r3
 8002032:	4643      	mov	r3, r8
 8002034:	4301      	orrs	r1, r0
 8002036:	4329      	orrs	r1, r5
 8002038:	40d3      	lsrs	r3, r2
 800203a:	074a      	lsls	r2, r1, #29
 800203c:	d100      	bne.n	8002040 <__aeabi_ddiv+0x560>
 800203e:	e755      	b.n	8001eec <__aeabi_ddiv+0x40c>
 8002040:	220f      	movs	r2, #15
 8002042:	400a      	ands	r2, r1
 8002044:	2a04      	cmp	r2, #4
 8002046:	d000      	beq.n	800204a <__aeabi_ddiv+0x56a>
 8002048:	e74a      	b.n	8001ee0 <__aeabi_ddiv+0x400>
 800204a:	e74f      	b.n	8001eec <__aeabi_ddiv+0x40c>
 800204c:	0015      	movs	r5, r2
 800204e:	4286      	cmp	r6, r0
 8002050:	d000      	beq.n	8002054 <__aeabi_ddiv+0x574>
 8002052:	e66d      	b.n	8001d30 <__aeabi_ddiv+0x250>
 8002054:	9a00      	ldr	r2, [sp, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d000      	beq.n	800205c <__aeabi_ddiv+0x57c>
 800205a:	e669      	b.n	8001d30 <__aeabi_ddiv+0x250>
 800205c:	e66a      	b.n	8001d34 <__aeabi_ddiv+0x254>
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <__aeabi_ddiv+0x5d8>)
 8002060:	445b      	add	r3, fp
 8002062:	2b00      	cmp	r3, #0
 8002064:	dc00      	bgt.n	8002068 <__aeabi_ddiv+0x588>
 8002066:	e713      	b.n	8001e90 <__aeabi_ddiv+0x3b0>
 8002068:	2501      	movs	r5, #1
 800206a:	2100      	movs	r1, #0
 800206c:	44a8      	add	r8, r5
 800206e:	e66a      	b.n	8001d46 <__aeabi_ddiv+0x266>
 8002070:	075d      	lsls	r5, r3, #29
 8002072:	025b      	lsls	r3, r3, #9
 8002074:	0b1a      	lsrs	r2, r3, #12
 8002076:	08c9      	lsrs	r1, r1, #3
 8002078:	2300      	movs	r3, #0
 800207a:	430d      	orrs	r5, r1
 800207c:	e587      	b.n	8001b8e <__aeabi_ddiv+0xae>
 800207e:	9900      	ldr	r1, [sp, #0]
 8002080:	3d02      	subs	r5, #2
 8002082:	004a      	lsls	r2, r1, #1
 8002084:	428a      	cmp	r2, r1
 8002086:	41bf      	sbcs	r7, r7
 8002088:	427f      	negs	r7, r7
 800208a:	193f      	adds	r7, r7, r4
 800208c:	19f6      	adds	r6, r6, r7
 800208e:	9200      	str	r2, [sp, #0]
 8002090:	e7dd      	b.n	800204e <__aeabi_ddiv+0x56e>
 8002092:	2280      	movs	r2, #128	; 0x80
 8002094:	4643      	mov	r3, r8
 8002096:	0312      	lsls	r2, r2, #12
 8002098:	431a      	orrs	r2, r3
 800209a:	0312      	lsls	r2, r2, #12
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <__aeabi_ddiv+0x5cc>)
 800209e:	0b12      	lsrs	r2, r2, #12
 80020a0:	e575      	b.n	8001b8e <__aeabi_ddiv+0xae>
 80020a2:	9900      	ldr	r1, [sp, #0]
 80020a4:	4299      	cmp	r1, r3
 80020a6:	d3ea      	bcc.n	800207e <__aeabi_ddiv+0x59e>
 80020a8:	0015      	movs	r5, r2
 80020aa:	e7d3      	b.n	8002054 <__aeabi_ddiv+0x574>
 80020ac:	000007ff 	.word	0x000007ff
 80020b0:	0000043e 	.word	0x0000043e
 80020b4:	0000041e 	.word	0x0000041e
 80020b8:	000003ff 	.word	0x000003ff

080020bc <__eqdf2>:
 80020bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020be:	464e      	mov	r6, r9
 80020c0:	4645      	mov	r5, r8
 80020c2:	46de      	mov	lr, fp
 80020c4:	4657      	mov	r7, sl
 80020c6:	4690      	mov	r8, r2
 80020c8:	b5e0      	push	{r5, r6, r7, lr}
 80020ca:	0017      	movs	r7, r2
 80020cc:	031a      	lsls	r2, r3, #12
 80020ce:	0b12      	lsrs	r2, r2, #12
 80020d0:	0005      	movs	r5, r0
 80020d2:	4684      	mov	ip, r0
 80020d4:	4819      	ldr	r0, [pc, #100]	; (800213c <__eqdf2+0x80>)
 80020d6:	030e      	lsls	r6, r1, #12
 80020d8:	004c      	lsls	r4, r1, #1
 80020da:	4691      	mov	r9, r2
 80020dc:	005a      	lsls	r2, r3, #1
 80020de:	0fdb      	lsrs	r3, r3, #31
 80020e0:	469b      	mov	fp, r3
 80020e2:	0b36      	lsrs	r6, r6, #12
 80020e4:	0d64      	lsrs	r4, r4, #21
 80020e6:	0fc9      	lsrs	r1, r1, #31
 80020e8:	0d52      	lsrs	r2, r2, #21
 80020ea:	4284      	cmp	r4, r0
 80020ec:	d019      	beq.n	8002122 <__eqdf2+0x66>
 80020ee:	4282      	cmp	r2, r0
 80020f0:	d010      	beq.n	8002114 <__eqdf2+0x58>
 80020f2:	2001      	movs	r0, #1
 80020f4:	4294      	cmp	r4, r2
 80020f6:	d10e      	bne.n	8002116 <__eqdf2+0x5a>
 80020f8:	454e      	cmp	r6, r9
 80020fa:	d10c      	bne.n	8002116 <__eqdf2+0x5a>
 80020fc:	2001      	movs	r0, #1
 80020fe:	45c4      	cmp	ip, r8
 8002100:	d109      	bne.n	8002116 <__eqdf2+0x5a>
 8002102:	4559      	cmp	r1, fp
 8002104:	d017      	beq.n	8002136 <__eqdf2+0x7a>
 8002106:	2c00      	cmp	r4, #0
 8002108:	d105      	bne.n	8002116 <__eqdf2+0x5a>
 800210a:	0030      	movs	r0, r6
 800210c:	4328      	orrs	r0, r5
 800210e:	1e43      	subs	r3, r0, #1
 8002110:	4198      	sbcs	r0, r3
 8002112:	e000      	b.n	8002116 <__eqdf2+0x5a>
 8002114:	2001      	movs	r0, #1
 8002116:	bcf0      	pop	{r4, r5, r6, r7}
 8002118:	46bb      	mov	fp, r7
 800211a:	46b2      	mov	sl, r6
 800211c:	46a9      	mov	r9, r5
 800211e:	46a0      	mov	r8, r4
 8002120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002122:	0033      	movs	r3, r6
 8002124:	2001      	movs	r0, #1
 8002126:	432b      	orrs	r3, r5
 8002128:	d1f5      	bne.n	8002116 <__eqdf2+0x5a>
 800212a:	42a2      	cmp	r2, r4
 800212c:	d1f3      	bne.n	8002116 <__eqdf2+0x5a>
 800212e:	464b      	mov	r3, r9
 8002130:	433b      	orrs	r3, r7
 8002132:	d1f0      	bne.n	8002116 <__eqdf2+0x5a>
 8002134:	e7e2      	b.n	80020fc <__eqdf2+0x40>
 8002136:	2000      	movs	r0, #0
 8002138:	e7ed      	b.n	8002116 <__eqdf2+0x5a>
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	000007ff 	.word	0x000007ff

08002140 <__gedf2>:
 8002140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002142:	4647      	mov	r7, r8
 8002144:	46ce      	mov	lr, r9
 8002146:	0004      	movs	r4, r0
 8002148:	0018      	movs	r0, r3
 800214a:	0016      	movs	r6, r2
 800214c:	031b      	lsls	r3, r3, #12
 800214e:	0b1b      	lsrs	r3, r3, #12
 8002150:	4d2d      	ldr	r5, [pc, #180]	; (8002208 <__gedf2+0xc8>)
 8002152:	004a      	lsls	r2, r1, #1
 8002154:	4699      	mov	r9, r3
 8002156:	b580      	push	{r7, lr}
 8002158:	0043      	lsls	r3, r0, #1
 800215a:	030f      	lsls	r7, r1, #12
 800215c:	46a4      	mov	ip, r4
 800215e:	46b0      	mov	r8, r6
 8002160:	0b3f      	lsrs	r7, r7, #12
 8002162:	0d52      	lsrs	r2, r2, #21
 8002164:	0fc9      	lsrs	r1, r1, #31
 8002166:	0d5b      	lsrs	r3, r3, #21
 8002168:	0fc0      	lsrs	r0, r0, #31
 800216a:	42aa      	cmp	r2, r5
 800216c:	d021      	beq.n	80021b2 <__gedf2+0x72>
 800216e:	42ab      	cmp	r3, r5
 8002170:	d013      	beq.n	800219a <__gedf2+0x5a>
 8002172:	2a00      	cmp	r2, #0
 8002174:	d122      	bne.n	80021bc <__gedf2+0x7c>
 8002176:	433c      	orrs	r4, r7
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <__gedf2+0x42>
 800217c:	464d      	mov	r5, r9
 800217e:	432e      	orrs	r6, r5
 8002180:	d022      	beq.n	80021c8 <__gedf2+0x88>
 8002182:	2c00      	cmp	r4, #0
 8002184:	d010      	beq.n	80021a8 <__gedf2+0x68>
 8002186:	4281      	cmp	r1, r0
 8002188:	d022      	beq.n	80021d0 <__gedf2+0x90>
 800218a:	2002      	movs	r0, #2
 800218c:	3901      	subs	r1, #1
 800218e:	4008      	ands	r0, r1
 8002190:	3801      	subs	r0, #1
 8002192:	bcc0      	pop	{r6, r7}
 8002194:	46b9      	mov	r9, r7
 8002196:	46b0      	mov	r8, r6
 8002198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800219a:	464d      	mov	r5, r9
 800219c:	432e      	orrs	r6, r5
 800219e:	d129      	bne.n	80021f4 <__gedf2+0xb4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d1f0      	bne.n	8002186 <__gedf2+0x46>
 80021a4:	433c      	orrs	r4, r7
 80021a6:	d1ee      	bne.n	8002186 <__gedf2+0x46>
 80021a8:	2800      	cmp	r0, #0
 80021aa:	d1f2      	bne.n	8002192 <__gedf2+0x52>
 80021ac:	2001      	movs	r0, #1
 80021ae:	4240      	negs	r0, r0
 80021b0:	e7ef      	b.n	8002192 <__gedf2+0x52>
 80021b2:	003d      	movs	r5, r7
 80021b4:	4325      	orrs	r5, r4
 80021b6:	d11d      	bne.n	80021f4 <__gedf2+0xb4>
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d0ee      	beq.n	800219a <__gedf2+0x5a>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1e2      	bne.n	8002186 <__gedf2+0x46>
 80021c0:	464c      	mov	r4, r9
 80021c2:	4326      	orrs	r6, r4
 80021c4:	d1df      	bne.n	8002186 <__gedf2+0x46>
 80021c6:	e7e0      	b.n	800218a <__gedf2+0x4a>
 80021c8:	2000      	movs	r0, #0
 80021ca:	2c00      	cmp	r4, #0
 80021cc:	d0e1      	beq.n	8002192 <__gedf2+0x52>
 80021ce:	e7dc      	b.n	800218a <__gedf2+0x4a>
 80021d0:	429a      	cmp	r2, r3
 80021d2:	dc0a      	bgt.n	80021ea <__gedf2+0xaa>
 80021d4:	dbe8      	blt.n	80021a8 <__gedf2+0x68>
 80021d6:	454f      	cmp	r7, r9
 80021d8:	d8d7      	bhi.n	800218a <__gedf2+0x4a>
 80021da:	d00e      	beq.n	80021fa <__gedf2+0xba>
 80021dc:	2000      	movs	r0, #0
 80021de:	454f      	cmp	r7, r9
 80021e0:	d2d7      	bcs.n	8002192 <__gedf2+0x52>
 80021e2:	2900      	cmp	r1, #0
 80021e4:	d0e2      	beq.n	80021ac <__gedf2+0x6c>
 80021e6:	0008      	movs	r0, r1
 80021e8:	e7d3      	b.n	8002192 <__gedf2+0x52>
 80021ea:	4243      	negs	r3, r0
 80021ec:	4158      	adcs	r0, r3
 80021ee:	0040      	lsls	r0, r0, #1
 80021f0:	3801      	subs	r0, #1
 80021f2:	e7ce      	b.n	8002192 <__gedf2+0x52>
 80021f4:	2002      	movs	r0, #2
 80021f6:	4240      	negs	r0, r0
 80021f8:	e7cb      	b.n	8002192 <__gedf2+0x52>
 80021fa:	45c4      	cmp	ip, r8
 80021fc:	d8c5      	bhi.n	800218a <__gedf2+0x4a>
 80021fe:	2000      	movs	r0, #0
 8002200:	45c4      	cmp	ip, r8
 8002202:	d2c6      	bcs.n	8002192 <__gedf2+0x52>
 8002204:	e7ed      	b.n	80021e2 <__gedf2+0xa2>
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	000007ff 	.word	0x000007ff

0800220c <__ledf2>:
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	4647      	mov	r7, r8
 8002210:	46ce      	mov	lr, r9
 8002212:	0004      	movs	r4, r0
 8002214:	0018      	movs	r0, r3
 8002216:	0016      	movs	r6, r2
 8002218:	031b      	lsls	r3, r3, #12
 800221a:	0b1b      	lsrs	r3, r3, #12
 800221c:	4d2c      	ldr	r5, [pc, #176]	; (80022d0 <__ledf2+0xc4>)
 800221e:	004a      	lsls	r2, r1, #1
 8002220:	4699      	mov	r9, r3
 8002222:	b580      	push	{r7, lr}
 8002224:	0043      	lsls	r3, r0, #1
 8002226:	030f      	lsls	r7, r1, #12
 8002228:	46a4      	mov	ip, r4
 800222a:	46b0      	mov	r8, r6
 800222c:	0b3f      	lsrs	r7, r7, #12
 800222e:	0d52      	lsrs	r2, r2, #21
 8002230:	0fc9      	lsrs	r1, r1, #31
 8002232:	0d5b      	lsrs	r3, r3, #21
 8002234:	0fc0      	lsrs	r0, r0, #31
 8002236:	42aa      	cmp	r2, r5
 8002238:	d00d      	beq.n	8002256 <__ledf2+0x4a>
 800223a:	42ab      	cmp	r3, r5
 800223c:	d010      	beq.n	8002260 <__ledf2+0x54>
 800223e:	2a00      	cmp	r2, #0
 8002240:	d127      	bne.n	8002292 <__ledf2+0x86>
 8002242:	433c      	orrs	r4, r7
 8002244:	2b00      	cmp	r3, #0
 8002246:	d111      	bne.n	800226c <__ledf2+0x60>
 8002248:	464d      	mov	r5, r9
 800224a:	432e      	orrs	r6, r5
 800224c:	d10e      	bne.n	800226c <__ledf2+0x60>
 800224e:	2000      	movs	r0, #0
 8002250:	2c00      	cmp	r4, #0
 8002252:	d015      	beq.n	8002280 <__ledf2+0x74>
 8002254:	e00e      	b.n	8002274 <__ledf2+0x68>
 8002256:	003d      	movs	r5, r7
 8002258:	4325      	orrs	r5, r4
 800225a:	d110      	bne.n	800227e <__ledf2+0x72>
 800225c:	4293      	cmp	r3, r2
 800225e:	d118      	bne.n	8002292 <__ledf2+0x86>
 8002260:	464d      	mov	r5, r9
 8002262:	432e      	orrs	r6, r5
 8002264:	d10b      	bne.n	800227e <__ledf2+0x72>
 8002266:	2a00      	cmp	r2, #0
 8002268:	d102      	bne.n	8002270 <__ledf2+0x64>
 800226a:	433c      	orrs	r4, r7
 800226c:	2c00      	cmp	r4, #0
 800226e:	d00b      	beq.n	8002288 <__ledf2+0x7c>
 8002270:	4281      	cmp	r1, r0
 8002272:	d014      	beq.n	800229e <__ledf2+0x92>
 8002274:	2002      	movs	r0, #2
 8002276:	3901      	subs	r1, #1
 8002278:	4008      	ands	r0, r1
 800227a:	3801      	subs	r0, #1
 800227c:	e000      	b.n	8002280 <__ledf2+0x74>
 800227e:	2002      	movs	r0, #2
 8002280:	bcc0      	pop	{r6, r7}
 8002282:	46b9      	mov	r9, r7
 8002284:	46b0      	mov	r8, r6
 8002286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002288:	2800      	cmp	r0, #0
 800228a:	d1f9      	bne.n	8002280 <__ledf2+0x74>
 800228c:	2001      	movs	r0, #1
 800228e:	4240      	negs	r0, r0
 8002290:	e7f6      	b.n	8002280 <__ledf2+0x74>
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1ec      	bne.n	8002270 <__ledf2+0x64>
 8002296:	464c      	mov	r4, r9
 8002298:	4326      	orrs	r6, r4
 800229a:	d1e9      	bne.n	8002270 <__ledf2+0x64>
 800229c:	e7ea      	b.n	8002274 <__ledf2+0x68>
 800229e:	429a      	cmp	r2, r3
 80022a0:	dd04      	ble.n	80022ac <__ledf2+0xa0>
 80022a2:	4243      	negs	r3, r0
 80022a4:	4158      	adcs	r0, r3
 80022a6:	0040      	lsls	r0, r0, #1
 80022a8:	3801      	subs	r0, #1
 80022aa:	e7e9      	b.n	8002280 <__ledf2+0x74>
 80022ac:	429a      	cmp	r2, r3
 80022ae:	dbeb      	blt.n	8002288 <__ledf2+0x7c>
 80022b0:	454f      	cmp	r7, r9
 80022b2:	d8df      	bhi.n	8002274 <__ledf2+0x68>
 80022b4:	d006      	beq.n	80022c4 <__ledf2+0xb8>
 80022b6:	2000      	movs	r0, #0
 80022b8:	454f      	cmp	r7, r9
 80022ba:	d2e1      	bcs.n	8002280 <__ledf2+0x74>
 80022bc:	2900      	cmp	r1, #0
 80022be:	d0e5      	beq.n	800228c <__ledf2+0x80>
 80022c0:	0008      	movs	r0, r1
 80022c2:	e7dd      	b.n	8002280 <__ledf2+0x74>
 80022c4:	45c4      	cmp	ip, r8
 80022c6:	d8d5      	bhi.n	8002274 <__ledf2+0x68>
 80022c8:	2000      	movs	r0, #0
 80022ca:	45c4      	cmp	ip, r8
 80022cc:	d2d8      	bcs.n	8002280 <__ledf2+0x74>
 80022ce:	e7f5      	b.n	80022bc <__ledf2+0xb0>
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__aeabi_dmul>:
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	4645      	mov	r5, r8
 80022d8:	46de      	mov	lr, fp
 80022da:	4657      	mov	r7, sl
 80022dc:	464e      	mov	r6, r9
 80022de:	b5e0      	push	{r5, r6, r7, lr}
 80022e0:	001f      	movs	r7, r3
 80022e2:	030b      	lsls	r3, r1, #12
 80022e4:	0b1b      	lsrs	r3, r3, #12
 80022e6:	469b      	mov	fp, r3
 80022e8:	004d      	lsls	r5, r1, #1
 80022ea:	0fcb      	lsrs	r3, r1, #31
 80022ec:	0004      	movs	r4, r0
 80022ee:	4691      	mov	r9, r2
 80022f0:	4698      	mov	r8, r3
 80022f2:	b087      	sub	sp, #28
 80022f4:	0d6d      	lsrs	r5, r5, #21
 80022f6:	d100      	bne.n	80022fa <__aeabi_dmul+0x26>
 80022f8:	e1cd      	b.n	8002696 <__aeabi_dmul+0x3c2>
 80022fa:	4bce      	ldr	r3, [pc, #824]	; (8002634 <__aeabi_dmul+0x360>)
 80022fc:	429d      	cmp	r5, r3
 80022fe:	d100      	bne.n	8002302 <__aeabi_dmul+0x2e>
 8002300:	e1e9      	b.n	80026d6 <__aeabi_dmul+0x402>
 8002302:	465a      	mov	r2, fp
 8002304:	0f43      	lsrs	r3, r0, #29
 8002306:	00d2      	lsls	r2, r2, #3
 8002308:	4313      	orrs	r3, r2
 800230a:	2280      	movs	r2, #128	; 0x80
 800230c:	0412      	lsls	r2, r2, #16
 800230e:	431a      	orrs	r2, r3
 8002310:	00c3      	lsls	r3, r0, #3
 8002312:	469a      	mov	sl, r3
 8002314:	4bc8      	ldr	r3, [pc, #800]	; (8002638 <__aeabi_dmul+0x364>)
 8002316:	4693      	mov	fp, r2
 8002318:	469c      	mov	ip, r3
 800231a:	2300      	movs	r3, #0
 800231c:	2600      	movs	r6, #0
 800231e:	4465      	add	r5, ip
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	033c      	lsls	r4, r7, #12
 8002324:	007b      	lsls	r3, r7, #1
 8002326:	4648      	mov	r0, r9
 8002328:	0b24      	lsrs	r4, r4, #12
 800232a:	0d5b      	lsrs	r3, r3, #21
 800232c:	0fff      	lsrs	r7, r7, #31
 800232e:	2b00      	cmp	r3, #0
 8002330:	d100      	bne.n	8002334 <__aeabi_dmul+0x60>
 8002332:	e189      	b.n	8002648 <__aeabi_dmul+0x374>
 8002334:	4abf      	ldr	r2, [pc, #764]	; (8002634 <__aeabi_dmul+0x360>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d019      	beq.n	800236e <__aeabi_dmul+0x9a>
 800233a:	0f42      	lsrs	r2, r0, #29
 800233c:	00e4      	lsls	r4, r4, #3
 800233e:	4322      	orrs	r2, r4
 8002340:	2480      	movs	r4, #128	; 0x80
 8002342:	0424      	lsls	r4, r4, #16
 8002344:	4314      	orrs	r4, r2
 8002346:	4abc      	ldr	r2, [pc, #752]	; (8002638 <__aeabi_dmul+0x364>)
 8002348:	2100      	movs	r1, #0
 800234a:	4694      	mov	ip, r2
 800234c:	4642      	mov	r2, r8
 800234e:	4463      	add	r3, ip
 8002350:	195b      	adds	r3, r3, r5
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	9b01      	ldr	r3, [sp, #4]
 8002356:	407a      	eors	r2, r7
 8002358:	3301      	adds	r3, #1
 800235a:	00c0      	lsls	r0, r0, #3
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	9302      	str	r3, [sp, #8]
 8002360:	2e0a      	cmp	r6, #10
 8002362:	dd1c      	ble.n	800239e <__aeabi_dmul+0xca>
 8002364:	003a      	movs	r2, r7
 8002366:	2e0b      	cmp	r6, #11
 8002368:	d05e      	beq.n	8002428 <__aeabi_dmul+0x154>
 800236a:	4647      	mov	r7, r8
 800236c:	e056      	b.n	800241c <__aeabi_dmul+0x148>
 800236e:	4649      	mov	r1, r9
 8002370:	4bb0      	ldr	r3, [pc, #704]	; (8002634 <__aeabi_dmul+0x360>)
 8002372:	4321      	orrs	r1, r4
 8002374:	18eb      	adds	r3, r5, r3
 8002376:	9301      	str	r3, [sp, #4]
 8002378:	2900      	cmp	r1, #0
 800237a:	d12a      	bne.n	80023d2 <__aeabi_dmul+0xfe>
 800237c:	2080      	movs	r0, #128	; 0x80
 800237e:	2202      	movs	r2, #2
 8002380:	0100      	lsls	r0, r0, #4
 8002382:	002b      	movs	r3, r5
 8002384:	4684      	mov	ip, r0
 8002386:	4316      	orrs	r6, r2
 8002388:	4642      	mov	r2, r8
 800238a:	4463      	add	r3, ip
 800238c:	407a      	eors	r2, r7
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	2e0a      	cmp	r6, #10
 8002394:	dd00      	ble.n	8002398 <__aeabi_dmul+0xc4>
 8002396:	e231      	b.n	80027fc <__aeabi_dmul+0x528>
 8002398:	2000      	movs	r0, #0
 800239a:	2400      	movs	r4, #0
 800239c:	2102      	movs	r1, #2
 800239e:	2e02      	cmp	r6, #2
 80023a0:	dc26      	bgt.n	80023f0 <__aeabi_dmul+0x11c>
 80023a2:	3e01      	subs	r6, #1
 80023a4:	2e01      	cmp	r6, #1
 80023a6:	d852      	bhi.n	800244e <__aeabi_dmul+0x17a>
 80023a8:	2902      	cmp	r1, #2
 80023aa:	d04c      	beq.n	8002446 <__aeabi_dmul+0x172>
 80023ac:	2901      	cmp	r1, #1
 80023ae:	d000      	beq.n	80023b2 <__aeabi_dmul+0xde>
 80023b0:	e118      	b.n	80025e4 <__aeabi_dmul+0x310>
 80023b2:	2300      	movs	r3, #0
 80023b4:	2400      	movs	r4, #0
 80023b6:	2500      	movs	r5, #0
 80023b8:	051b      	lsls	r3, r3, #20
 80023ba:	4323      	orrs	r3, r4
 80023bc:	07d2      	lsls	r2, r2, #31
 80023be:	4313      	orrs	r3, r2
 80023c0:	0028      	movs	r0, r5
 80023c2:	0019      	movs	r1, r3
 80023c4:	b007      	add	sp, #28
 80023c6:	bcf0      	pop	{r4, r5, r6, r7}
 80023c8:	46bb      	mov	fp, r7
 80023ca:	46b2      	mov	sl, r6
 80023cc:	46a9      	mov	r9, r5
 80023ce:	46a0      	mov	r8, r4
 80023d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d2:	2180      	movs	r1, #128	; 0x80
 80023d4:	2203      	movs	r2, #3
 80023d6:	0109      	lsls	r1, r1, #4
 80023d8:	002b      	movs	r3, r5
 80023da:	468c      	mov	ip, r1
 80023dc:	4316      	orrs	r6, r2
 80023de:	4642      	mov	r2, r8
 80023e0:	4463      	add	r3, ip
 80023e2:	407a      	eors	r2, r7
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	9302      	str	r3, [sp, #8]
 80023e8:	2e0a      	cmp	r6, #10
 80023ea:	dd00      	ble.n	80023ee <__aeabi_dmul+0x11a>
 80023ec:	e228      	b.n	8002840 <__aeabi_dmul+0x56c>
 80023ee:	2103      	movs	r1, #3
 80023f0:	2501      	movs	r5, #1
 80023f2:	40b5      	lsls	r5, r6
 80023f4:	46ac      	mov	ip, r5
 80023f6:	26a6      	movs	r6, #166	; 0xa6
 80023f8:	4663      	mov	r3, ip
 80023fa:	00f6      	lsls	r6, r6, #3
 80023fc:	4035      	ands	r5, r6
 80023fe:	4233      	tst	r3, r6
 8002400:	d10b      	bne.n	800241a <__aeabi_dmul+0x146>
 8002402:	2690      	movs	r6, #144	; 0x90
 8002404:	00b6      	lsls	r6, r6, #2
 8002406:	4233      	tst	r3, r6
 8002408:	d118      	bne.n	800243c <__aeabi_dmul+0x168>
 800240a:	3eb9      	subs	r6, #185	; 0xb9
 800240c:	3eff      	subs	r6, #255	; 0xff
 800240e:	421e      	tst	r6, r3
 8002410:	d01d      	beq.n	800244e <__aeabi_dmul+0x17a>
 8002412:	46a3      	mov	fp, r4
 8002414:	4682      	mov	sl, r0
 8002416:	9100      	str	r1, [sp, #0]
 8002418:	e000      	b.n	800241c <__aeabi_dmul+0x148>
 800241a:	0017      	movs	r7, r2
 800241c:	9900      	ldr	r1, [sp, #0]
 800241e:	003a      	movs	r2, r7
 8002420:	2902      	cmp	r1, #2
 8002422:	d010      	beq.n	8002446 <__aeabi_dmul+0x172>
 8002424:	465c      	mov	r4, fp
 8002426:	4650      	mov	r0, sl
 8002428:	2903      	cmp	r1, #3
 800242a:	d1bf      	bne.n	80023ac <__aeabi_dmul+0xd8>
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	031b      	lsls	r3, r3, #12
 8002430:	431c      	orrs	r4, r3
 8002432:	0324      	lsls	r4, r4, #12
 8002434:	0005      	movs	r5, r0
 8002436:	4b7f      	ldr	r3, [pc, #508]	; (8002634 <__aeabi_dmul+0x360>)
 8002438:	0b24      	lsrs	r4, r4, #12
 800243a:	e7bd      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800243c:	2480      	movs	r4, #128	; 0x80
 800243e:	2200      	movs	r2, #0
 8002440:	4b7c      	ldr	r3, [pc, #496]	; (8002634 <__aeabi_dmul+0x360>)
 8002442:	0324      	lsls	r4, r4, #12
 8002444:	e7b8      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002446:	2400      	movs	r4, #0
 8002448:	2500      	movs	r5, #0
 800244a:	4b7a      	ldr	r3, [pc, #488]	; (8002634 <__aeabi_dmul+0x360>)
 800244c:	e7b4      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800244e:	4653      	mov	r3, sl
 8002450:	041e      	lsls	r6, r3, #16
 8002452:	0c36      	lsrs	r6, r6, #16
 8002454:	0c1f      	lsrs	r7, r3, #16
 8002456:	0033      	movs	r3, r6
 8002458:	0c01      	lsrs	r1, r0, #16
 800245a:	0400      	lsls	r0, r0, #16
 800245c:	0c00      	lsrs	r0, r0, #16
 800245e:	4343      	muls	r3, r0
 8002460:	4698      	mov	r8, r3
 8002462:	0003      	movs	r3, r0
 8002464:	437b      	muls	r3, r7
 8002466:	4699      	mov	r9, r3
 8002468:	0033      	movs	r3, r6
 800246a:	434b      	muls	r3, r1
 800246c:	469c      	mov	ip, r3
 800246e:	4643      	mov	r3, r8
 8002470:	000d      	movs	r5, r1
 8002472:	0c1b      	lsrs	r3, r3, #16
 8002474:	469a      	mov	sl, r3
 8002476:	437d      	muls	r5, r7
 8002478:	44cc      	add	ip, r9
 800247a:	44d4      	add	ip, sl
 800247c:	9500      	str	r5, [sp, #0]
 800247e:	45e1      	cmp	r9, ip
 8002480:	d904      	bls.n	800248c <__aeabi_dmul+0x1b8>
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	025b      	lsls	r3, r3, #9
 8002486:	4699      	mov	r9, r3
 8002488:	444d      	add	r5, r9
 800248a:	9500      	str	r5, [sp, #0]
 800248c:	4663      	mov	r3, ip
 800248e:	0c1b      	lsrs	r3, r3, #16
 8002490:	001d      	movs	r5, r3
 8002492:	4663      	mov	r3, ip
 8002494:	041b      	lsls	r3, r3, #16
 8002496:	469c      	mov	ip, r3
 8002498:	4643      	mov	r3, r8
 800249a:	041b      	lsls	r3, r3, #16
 800249c:	0c1b      	lsrs	r3, r3, #16
 800249e:	4698      	mov	r8, r3
 80024a0:	4663      	mov	r3, ip
 80024a2:	4443      	add	r3, r8
 80024a4:	9303      	str	r3, [sp, #12]
 80024a6:	0c23      	lsrs	r3, r4, #16
 80024a8:	4698      	mov	r8, r3
 80024aa:	0033      	movs	r3, r6
 80024ac:	0424      	lsls	r4, r4, #16
 80024ae:	0c24      	lsrs	r4, r4, #16
 80024b0:	4363      	muls	r3, r4
 80024b2:	469c      	mov	ip, r3
 80024b4:	0023      	movs	r3, r4
 80024b6:	437b      	muls	r3, r7
 80024b8:	4699      	mov	r9, r3
 80024ba:	4643      	mov	r3, r8
 80024bc:	435e      	muls	r6, r3
 80024be:	435f      	muls	r7, r3
 80024c0:	444e      	add	r6, r9
 80024c2:	4663      	mov	r3, ip
 80024c4:	46b2      	mov	sl, r6
 80024c6:	0c1e      	lsrs	r6, r3, #16
 80024c8:	4456      	add	r6, sl
 80024ca:	45b1      	cmp	r9, r6
 80024cc:	d903      	bls.n	80024d6 <__aeabi_dmul+0x202>
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	025b      	lsls	r3, r3, #9
 80024d2:	4699      	mov	r9, r3
 80024d4:	444f      	add	r7, r9
 80024d6:	0c33      	lsrs	r3, r6, #16
 80024d8:	4699      	mov	r9, r3
 80024da:	003b      	movs	r3, r7
 80024dc:	444b      	add	r3, r9
 80024de:	9305      	str	r3, [sp, #20]
 80024e0:	4663      	mov	r3, ip
 80024e2:	46ac      	mov	ip, r5
 80024e4:	041f      	lsls	r7, r3, #16
 80024e6:	0c3f      	lsrs	r7, r7, #16
 80024e8:	0436      	lsls	r6, r6, #16
 80024ea:	19f6      	adds	r6, r6, r7
 80024ec:	44b4      	add	ip, r6
 80024ee:	4663      	mov	r3, ip
 80024f0:	9304      	str	r3, [sp, #16]
 80024f2:	465b      	mov	r3, fp
 80024f4:	0c1b      	lsrs	r3, r3, #16
 80024f6:	469c      	mov	ip, r3
 80024f8:	465b      	mov	r3, fp
 80024fa:	041f      	lsls	r7, r3, #16
 80024fc:	0c3f      	lsrs	r7, r7, #16
 80024fe:	003b      	movs	r3, r7
 8002500:	4343      	muls	r3, r0
 8002502:	4699      	mov	r9, r3
 8002504:	4663      	mov	r3, ip
 8002506:	4343      	muls	r3, r0
 8002508:	469a      	mov	sl, r3
 800250a:	464b      	mov	r3, r9
 800250c:	4660      	mov	r0, ip
 800250e:	0c1b      	lsrs	r3, r3, #16
 8002510:	469b      	mov	fp, r3
 8002512:	4348      	muls	r0, r1
 8002514:	4379      	muls	r1, r7
 8002516:	4451      	add	r1, sl
 8002518:	4459      	add	r1, fp
 800251a:	458a      	cmp	sl, r1
 800251c:	d903      	bls.n	8002526 <__aeabi_dmul+0x252>
 800251e:	2380      	movs	r3, #128	; 0x80
 8002520:	025b      	lsls	r3, r3, #9
 8002522:	469a      	mov	sl, r3
 8002524:	4450      	add	r0, sl
 8002526:	0c0b      	lsrs	r3, r1, #16
 8002528:	469a      	mov	sl, r3
 800252a:	464b      	mov	r3, r9
 800252c:	041b      	lsls	r3, r3, #16
 800252e:	0c1b      	lsrs	r3, r3, #16
 8002530:	4699      	mov	r9, r3
 8002532:	003b      	movs	r3, r7
 8002534:	4363      	muls	r3, r4
 8002536:	0409      	lsls	r1, r1, #16
 8002538:	4645      	mov	r5, r8
 800253a:	4449      	add	r1, r9
 800253c:	4699      	mov	r9, r3
 800253e:	4663      	mov	r3, ip
 8002540:	435c      	muls	r4, r3
 8002542:	436b      	muls	r3, r5
 8002544:	469c      	mov	ip, r3
 8002546:	464b      	mov	r3, r9
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	4698      	mov	r8, r3
 800254c:	436f      	muls	r7, r5
 800254e:	193f      	adds	r7, r7, r4
 8002550:	4447      	add	r7, r8
 8002552:	4450      	add	r0, sl
 8002554:	42bc      	cmp	r4, r7
 8002556:	d903      	bls.n	8002560 <__aeabi_dmul+0x28c>
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	025b      	lsls	r3, r3, #9
 800255c:	4698      	mov	r8, r3
 800255e:	44c4      	add	ip, r8
 8002560:	9b04      	ldr	r3, [sp, #16]
 8002562:	9d00      	ldr	r5, [sp, #0]
 8002564:	4698      	mov	r8, r3
 8002566:	4445      	add	r5, r8
 8002568:	42b5      	cmp	r5, r6
 800256a:	41b6      	sbcs	r6, r6
 800256c:	4273      	negs	r3, r6
 800256e:	4698      	mov	r8, r3
 8002570:	464b      	mov	r3, r9
 8002572:	041e      	lsls	r6, r3, #16
 8002574:	9b05      	ldr	r3, [sp, #20]
 8002576:	043c      	lsls	r4, r7, #16
 8002578:	4699      	mov	r9, r3
 800257a:	0c36      	lsrs	r6, r6, #16
 800257c:	19a4      	adds	r4, r4, r6
 800257e:	444c      	add	r4, r9
 8002580:	46a1      	mov	r9, r4
 8002582:	4683      	mov	fp, r0
 8002584:	186e      	adds	r6, r5, r1
 8002586:	44c1      	add	r9, r8
 8002588:	428e      	cmp	r6, r1
 800258a:	4189      	sbcs	r1, r1
 800258c:	44cb      	add	fp, r9
 800258e:	465d      	mov	r5, fp
 8002590:	4249      	negs	r1, r1
 8002592:	186d      	adds	r5, r5, r1
 8002594:	429c      	cmp	r4, r3
 8002596:	41a4      	sbcs	r4, r4
 8002598:	45c1      	cmp	r9, r8
 800259a:	419b      	sbcs	r3, r3
 800259c:	4583      	cmp	fp, r0
 800259e:	4180      	sbcs	r0, r0
 80025a0:	428d      	cmp	r5, r1
 80025a2:	4189      	sbcs	r1, r1
 80025a4:	425b      	negs	r3, r3
 80025a6:	4264      	negs	r4, r4
 80025a8:	431c      	orrs	r4, r3
 80025aa:	4240      	negs	r0, r0
 80025ac:	9b03      	ldr	r3, [sp, #12]
 80025ae:	4249      	negs	r1, r1
 80025b0:	4301      	orrs	r1, r0
 80025b2:	0270      	lsls	r0, r6, #9
 80025b4:	0c3f      	lsrs	r7, r7, #16
 80025b6:	4318      	orrs	r0, r3
 80025b8:	19e4      	adds	r4, r4, r7
 80025ba:	1e47      	subs	r7, r0, #1
 80025bc:	41b8      	sbcs	r0, r7
 80025be:	1864      	adds	r4, r4, r1
 80025c0:	4464      	add	r4, ip
 80025c2:	0df6      	lsrs	r6, r6, #23
 80025c4:	0261      	lsls	r1, r4, #9
 80025c6:	4330      	orrs	r0, r6
 80025c8:	0dec      	lsrs	r4, r5, #23
 80025ca:	026e      	lsls	r6, r5, #9
 80025cc:	430c      	orrs	r4, r1
 80025ce:	4330      	orrs	r0, r6
 80025d0:	01c9      	lsls	r1, r1, #7
 80025d2:	d400      	bmi.n	80025d6 <__aeabi_dmul+0x302>
 80025d4:	e0f1      	b.n	80027ba <__aeabi_dmul+0x4e6>
 80025d6:	2101      	movs	r1, #1
 80025d8:	0843      	lsrs	r3, r0, #1
 80025da:	4001      	ands	r1, r0
 80025dc:	430b      	orrs	r3, r1
 80025de:	07e0      	lsls	r0, r4, #31
 80025e0:	4318      	orrs	r0, r3
 80025e2:	0864      	lsrs	r4, r4, #1
 80025e4:	4915      	ldr	r1, [pc, #84]	; (800263c <__aeabi_dmul+0x368>)
 80025e6:	9b02      	ldr	r3, [sp, #8]
 80025e8:	468c      	mov	ip, r1
 80025ea:	4463      	add	r3, ip
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	dc00      	bgt.n	80025f2 <__aeabi_dmul+0x31e>
 80025f0:	e097      	b.n	8002722 <__aeabi_dmul+0x44e>
 80025f2:	0741      	lsls	r1, r0, #29
 80025f4:	d009      	beq.n	800260a <__aeabi_dmul+0x336>
 80025f6:	210f      	movs	r1, #15
 80025f8:	4001      	ands	r1, r0
 80025fa:	2904      	cmp	r1, #4
 80025fc:	d005      	beq.n	800260a <__aeabi_dmul+0x336>
 80025fe:	1d01      	adds	r1, r0, #4
 8002600:	4281      	cmp	r1, r0
 8002602:	4180      	sbcs	r0, r0
 8002604:	4240      	negs	r0, r0
 8002606:	1824      	adds	r4, r4, r0
 8002608:	0008      	movs	r0, r1
 800260a:	01e1      	lsls	r1, r4, #7
 800260c:	d506      	bpl.n	800261c <__aeabi_dmul+0x348>
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	00c9      	lsls	r1, r1, #3
 8002612:	468c      	mov	ip, r1
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <__aeabi_dmul+0x36c>)
 8002616:	401c      	ands	r4, r3
 8002618:	9b02      	ldr	r3, [sp, #8]
 800261a:	4463      	add	r3, ip
 800261c:	4909      	ldr	r1, [pc, #36]	; (8002644 <__aeabi_dmul+0x370>)
 800261e:	428b      	cmp	r3, r1
 8002620:	dd00      	ble.n	8002624 <__aeabi_dmul+0x350>
 8002622:	e710      	b.n	8002446 <__aeabi_dmul+0x172>
 8002624:	0761      	lsls	r1, r4, #29
 8002626:	08c5      	lsrs	r5, r0, #3
 8002628:	0264      	lsls	r4, r4, #9
 800262a:	055b      	lsls	r3, r3, #21
 800262c:	430d      	orrs	r5, r1
 800262e:	0b24      	lsrs	r4, r4, #12
 8002630:	0d5b      	lsrs	r3, r3, #21
 8002632:	e6c1      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002634:	000007ff 	.word	0x000007ff
 8002638:	fffffc01 	.word	0xfffffc01
 800263c:	000003ff 	.word	0x000003ff
 8002640:	feffffff 	.word	0xfeffffff
 8002644:	000007fe 	.word	0x000007fe
 8002648:	464b      	mov	r3, r9
 800264a:	4323      	orrs	r3, r4
 800264c:	d059      	beq.n	8002702 <__aeabi_dmul+0x42e>
 800264e:	2c00      	cmp	r4, #0
 8002650:	d100      	bne.n	8002654 <__aeabi_dmul+0x380>
 8002652:	e0a3      	b.n	800279c <__aeabi_dmul+0x4c8>
 8002654:	0020      	movs	r0, r4
 8002656:	f000 fdf9 	bl	800324c <__clzsi2>
 800265a:	0001      	movs	r1, r0
 800265c:	0003      	movs	r3, r0
 800265e:	390b      	subs	r1, #11
 8002660:	221d      	movs	r2, #29
 8002662:	1a52      	subs	r2, r2, r1
 8002664:	4649      	mov	r1, r9
 8002666:	0018      	movs	r0, r3
 8002668:	40d1      	lsrs	r1, r2
 800266a:	464a      	mov	r2, r9
 800266c:	3808      	subs	r0, #8
 800266e:	4082      	lsls	r2, r0
 8002670:	4084      	lsls	r4, r0
 8002672:	0010      	movs	r0, r2
 8002674:	430c      	orrs	r4, r1
 8002676:	4a74      	ldr	r2, [pc, #464]	; (8002848 <__aeabi_dmul+0x574>)
 8002678:	1aeb      	subs	r3, r5, r3
 800267a:	4694      	mov	ip, r2
 800267c:	4642      	mov	r2, r8
 800267e:	4463      	add	r3, ip
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	9b01      	ldr	r3, [sp, #4]
 8002684:	407a      	eors	r2, r7
 8002686:	3301      	adds	r3, #1
 8002688:	2100      	movs	r1, #0
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	2e0a      	cmp	r6, #10
 8002690:	dd00      	ble.n	8002694 <__aeabi_dmul+0x3c0>
 8002692:	e667      	b.n	8002364 <__aeabi_dmul+0x90>
 8002694:	e683      	b.n	800239e <__aeabi_dmul+0xca>
 8002696:	465b      	mov	r3, fp
 8002698:	4303      	orrs	r3, r0
 800269a:	469a      	mov	sl, r3
 800269c:	d02a      	beq.n	80026f4 <__aeabi_dmul+0x420>
 800269e:	465b      	mov	r3, fp
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d06d      	beq.n	8002780 <__aeabi_dmul+0x4ac>
 80026a4:	4658      	mov	r0, fp
 80026a6:	f000 fdd1 	bl	800324c <__clzsi2>
 80026aa:	0001      	movs	r1, r0
 80026ac:	0003      	movs	r3, r0
 80026ae:	390b      	subs	r1, #11
 80026b0:	221d      	movs	r2, #29
 80026b2:	1a52      	subs	r2, r2, r1
 80026b4:	0021      	movs	r1, r4
 80026b6:	0018      	movs	r0, r3
 80026b8:	465d      	mov	r5, fp
 80026ba:	40d1      	lsrs	r1, r2
 80026bc:	3808      	subs	r0, #8
 80026be:	4085      	lsls	r5, r0
 80026c0:	000a      	movs	r2, r1
 80026c2:	4084      	lsls	r4, r0
 80026c4:	432a      	orrs	r2, r5
 80026c6:	4693      	mov	fp, r2
 80026c8:	46a2      	mov	sl, r4
 80026ca:	4d5f      	ldr	r5, [pc, #380]	; (8002848 <__aeabi_dmul+0x574>)
 80026cc:	2600      	movs	r6, #0
 80026ce:	1aed      	subs	r5, r5, r3
 80026d0:	2300      	movs	r3, #0
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	e625      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026d6:	465b      	mov	r3, fp
 80026d8:	4303      	orrs	r3, r0
 80026da:	469a      	mov	sl, r3
 80026dc:	d105      	bne.n	80026ea <__aeabi_dmul+0x416>
 80026de:	2300      	movs	r3, #0
 80026e0:	469b      	mov	fp, r3
 80026e2:	3302      	adds	r3, #2
 80026e4:	2608      	movs	r6, #8
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	e61b      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026ea:	2303      	movs	r3, #3
 80026ec:	4682      	mov	sl, r0
 80026ee:	260c      	movs	r6, #12
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	e616      	b.n	8002322 <__aeabi_dmul+0x4e>
 80026f4:	2300      	movs	r3, #0
 80026f6:	469b      	mov	fp, r3
 80026f8:	3301      	adds	r3, #1
 80026fa:	2604      	movs	r6, #4
 80026fc:	2500      	movs	r5, #0
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	e60f      	b.n	8002322 <__aeabi_dmul+0x4e>
 8002702:	4642      	mov	r2, r8
 8002704:	3301      	adds	r3, #1
 8002706:	9501      	str	r5, [sp, #4]
 8002708:	431e      	orrs	r6, r3
 800270a:	9b01      	ldr	r3, [sp, #4]
 800270c:	407a      	eors	r2, r7
 800270e:	3301      	adds	r3, #1
 8002710:	2400      	movs	r4, #0
 8002712:	2000      	movs	r0, #0
 8002714:	2101      	movs	r1, #1
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	9302      	str	r3, [sp, #8]
 800271a:	2e0a      	cmp	r6, #10
 800271c:	dd00      	ble.n	8002720 <__aeabi_dmul+0x44c>
 800271e:	e621      	b.n	8002364 <__aeabi_dmul+0x90>
 8002720:	e63d      	b.n	800239e <__aeabi_dmul+0xca>
 8002722:	2101      	movs	r1, #1
 8002724:	1ac9      	subs	r1, r1, r3
 8002726:	2938      	cmp	r1, #56	; 0x38
 8002728:	dd00      	ble.n	800272c <__aeabi_dmul+0x458>
 800272a:	e642      	b.n	80023b2 <__aeabi_dmul+0xde>
 800272c:	291f      	cmp	r1, #31
 800272e:	dd47      	ble.n	80027c0 <__aeabi_dmul+0x4ec>
 8002730:	261f      	movs	r6, #31
 8002732:	0025      	movs	r5, r4
 8002734:	4276      	negs	r6, r6
 8002736:	1af3      	subs	r3, r6, r3
 8002738:	40dd      	lsrs	r5, r3
 800273a:	002b      	movs	r3, r5
 800273c:	2920      	cmp	r1, #32
 800273e:	d005      	beq.n	800274c <__aeabi_dmul+0x478>
 8002740:	4942      	ldr	r1, [pc, #264]	; (800284c <__aeabi_dmul+0x578>)
 8002742:	9d02      	ldr	r5, [sp, #8]
 8002744:	468c      	mov	ip, r1
 8002746:	4465      	add	r5, ip
 8002748:	40ac      	lsls	r4, r5
 800274a:	4320      	orrs	r0, r4
 800274c:	1e41      	subs	r1, r0, #1
 800274e:	4188      	sbcs	r0, r1
 8002750:	4318      	orrs	r0, r3
 8002752:	2307      	movs	r3, #7
 8002754:	001d      	movs	r5, r3
 8002756:	2400      	movs	r4, #0
 8002758:	4005      	ands	r5, r0
 800275a:	4203      	tst	r3, r0
 800275c:	d04a      	beq.n	80027f4 <__aeabi_dmul+0x520>
 800275e:	230f      	movs	r3, #15
 8002760:	2400      	movs	r4, #0
 8002762:	4003      	ands	r3, r0
 8002764:	2b04      	cmp	r3, #4
 8002766:	d042      	beq.n	80027ee <__aeabi_dmul+0x51a>
 8002768:	1d03      	adds	r3, r0, #4
 800276a:	4283      	cmp	r3, r0
 800276c:	4180      	sbcs	r0, r0
 800276e:	4240      	negs	r0, r0
 8002770:	1824      	adds	r4, r4, r0
 8002772:	0018      	movs	r0, r3
 8002774:	0223      	lsls	r3, r4, #8
 8002776:	d53a      	bpl.n	80027ee <__aeabi_dmul+0x51a>
 8002778:	2301      	movs	r3, #1
 800277a:	2400      	movs	r4, #0
 800277c:	2500      	movs	r5, #0
 800277e:	e61b      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002780:	f000 fd64 	bl	800324c <__clzsi2>
 8002784:	0001      	movs	r1, r0
 8002786:	0003      	movs	r3, r0
 8002788:	3115      	adds	r1, #21
 800278a:	3320      	adds	r3, #32
 800278c:	291c      	cmp	r1, #28
 800278e:	dd8f      	ble.n	80026b0 <__aeabi_dmul+0x3dc>
 8002790:	3808      	subs	r0, #8
 8002792:	2200      	movs	r2, #0
 8002794:	4084      	lsls	r4, r0
 8002796:	4692      	mov	sl, r2
 8002798:	46a3      	mov	fp, r4
 800279a:	e796      	b.n	80026ca <__aeabi_dmul+0x3f6>
 800279c:	f000 fd56 	bl	800324c <__clzsi2>
 80027a0:	0001      	movs	r1, r0
 80027a2:	0003      	movs	r3, r0
 80027a4:	3115      	adds	r1, #21
 80027a6:	3320      	adds	r3, #32
 80027a8:	291c      	cmp	r1, #28
 80027aa:	dc00      	bgt.n	80027ae <__aeabi_dmul+0x4da>
 80027ac:	e758      	b.n	8002660 <__aeabi_dmul+0x38c>
 80027ae:	0002      	movs	r2, r0
 80027b0:	464c      	mov	r4, r9
 80027b2:	3a08      	subs	r2, #8
 80027b4:	2000      	movs	r0, #0
 80027b6:	4094      	lsls	r4, r2
 80027b8:	e75d      	b.n	8002676 <__aeabi_dmul+0x3a2>
 80027ba:	9b01      	ldr	r3, [sp, #4]
 80027bc:	9302      	str	r3, [sp, #8]
 80027be:	e711      	b.n	80025e4 <__aeabi_dmul+0x310>
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <__aeabi_dmul+0x57c>)
 80027c2:	0026      	movs	r6, r4
 80027c4:	469c      	mov	ip, r3
 80027c6:	0003      	movs	r3, r0
 80027c8:	9d02      	ldr	r5, [sp, #8]
 80027ca:	40cb      	lsrs	r3, r1
 80027cc:	4465      	add	r5, ip
 80027ce:	40ae      	lsls	r6, r5
 80027d0:	431e      	orrs	r6, r3
 80027d2:	0003      	movs	r3, r0
 80027d4:	40ab      	lsls	r3, r5
 80027d6:	1e58      	subs	r0, r3, #1
 80027d8:	4183      	sbcs	r3, r0
 80027da:	0030      	movs	r0, r6
 80027dc:	4318      	orrs	r0, r3
 80027de:	40cc      	lsrs	r4, r1
 80027e0:	0743      	lsls	r3, r0, #29
 80027e2:	d0c7      	beq.n	8002774 <__aeabi_dmul+0x4a0>
 80027e4:	230f      	movs	r3, #15
 80027e6:	4003      	ands	r3, r0
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d1bd      	bne.n	8002768 <__aeabi_dmul+0x494>
 80027ec:	e7c2      	b.n	8002774 <__aeabi_dmul+0x4a0>
 80027ee:	0765      	lsls	r5, r4, #29
 80027f0:	0264      	lsls	r4, r4, #9
 80027f2:	0b24      	lsrs	r4, r4, #12
 80027f4:	08c0      	lsrs	r0, r0, #3
 80027f6:	2300      	movs	r3, #0
 80027f8:	4305      	orrs	r5, r0
 80027fa:	e5dd      	b.n	80023b8 <__aeabi_dmul+0xe4>
 80027fc:	2500      	movs	r5, #0
 80027fe:	2302      	movs	r3, #2
 8002800:	2e0f      	cmp	r6, #15
 8002802:	d10c      	bne.n	800281e <__aeabi_dmul+0x54a>
 8002804:	2480      	movs	r4, #128	; 0x80
 8002806:	465b      	mov	r3, fp
 8002808:	0324      	lsls	r4, r4, #12
 800280a:	4223      	tst	r3, r4
 800280c:	d00e      	beq.n	800282c <__aeabi_dmul+0x558>
 800280e:	4221      	tst	r1, r4
 8002810:	d10c      	bne.n	800282c <__aeabi_dmul+0x558>
 8002812:	430c      	orrs	r4, r1
 8002814:	0324      	lsls	r4, r4, #12
 8002816:	003a      	movs	r2, r7
 8002818:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <__aeabi_dmul+0x580>)
 800281a:	0b24      	lsrs	r4, r4, #12
 800281c:	e5cc      	b.n	80023b8 <__aeabi_dmul+0xe4>
 800281e:	2e0b      	cmp	r6, #11
 8002820:	d000      	beq.n	8002824 <__aeabi_dmul+0x550>
 8002822:	e5a2      	b.n	800236a <__aeabi_dmul+0x96>
 8002824:	468b      	mov	fp, r1
 8002826:	46aa      	mov	sl, r5
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	e5f7      	b.n	800241c <__aeabi_dmul+0x148>
 800282c:	2480      	movs	r4, #128	; 0x80
 800282e:	465b      	mov	r3, fp
 8002830:	0324      	lsls	r4, r4, #12
 8002832:	431c      	orrs	r4, r3
 8002834:	0324      	lsls	r4, r4, #12
 8002836:	4642      	mov	r2, r8
 8002838:	4655      	mov	r5, sl
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <__aeabi_dmul+0x580>)
 800283c:	0b24      	lsrs	r4, r4, #12
 800283e:	e5bb      	b.n	80023b8 <__aeabi_dmul+0xe4>
 8002840:	464d      	mov	r5, r9
 8002842:	0021      	movs	r1, r4
 8002844:	2303      	movs	r3, #3
 8002846:	e7db      	b.n	8002800 <__aeabi_dmul+0x52c>
 8002848:	fffffc0d 	.word	0xfffffc0d
 800284c:	0000043e 	.word	0x0000043e
 8002850:	0000041e 	.word	0x0000041e
 8002854:	000007ff 	.word	0x000007ff

08002858 <__aeabi_dsub>:
 8002858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800285a:	4657      	mov	r7, sl
 800285c:	464e      	mov	r6, r9
 800285e:	4645      	mov	r5, r8
 8002860:	46de      	mov	lr, fp
 8002862:	b5e0      	push	{r5, r6, r7, lr}
 8002864:	000d      	movs	r5, r1
 8002866:	0004      	movs	r4, r0
 8002868:	0019      	movs	r1, r3
 800286a:	0010      	movs	r0, r2
 800286c:	032b      	lsls	r3, r5, #12
 800286e:	0a5b      	lsrs	r3, r3, #9
 8002870:	0f62      	lsrs	r2, r4, #29
 8002872:	431a      	orrs	r2, r3
 8002874:	00e3      	lsls	r3, r4, #3
 8002876:	030c      	lsls	r4, r1, #12
 8002878:	0a64      	lsrs	r4, r4, #9
 800287a:	0f47      	lsrs	r7, r0, #29
 800287c:	4327      	orrs	r7, r4
 800287e:	4cd0      	ldr	r4, [pc, #832]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002880:	006e      	lsls	r6, r5, #1
 8002882:	4691      	mov	r9, r2
 8002884:	b083      	sub	sp, #12
 8002886:	004a      	lsls	r2, r1, #1
 8002888:	00c0      	lsls	r0, r0, #3
 800288a:	4698      	mov	r8, r3
 800288c:	46a2      	mov	sl, r4
 800288e:	0d76      	lsrs	r6, r6, #21
 8002890:	0fed      	lsrs	r5, r5, #31
 8002892:	0d52      	lsrs	r2, r2, #21
 8002894:	0fc9      	lsrs	r1, r1, #31
 8002896:	9001      	str	r0, [sp, #4]
 8002898:	42a2      	cmp	r2, r4
 800289a:	d100      	bne.n	800289e <__aeabi_dsub+0x46>
 800289c:	e0b9      	b.n	8002a12 <__aeabi_dsub+0x1ba>
 800289e:	2401      	movs	r4, #1
 80028a0:	4061      	eors	r1, r4
 80028a2:	468b      	mov	fp, r1
 80028a4:	428d      	cmp	r5, r1
 80028a6:	d100      	bne.n	80028aa <__aeabi_dsub+0x52>
 80028a8:	e08d      	b.n	80029c6 <__aeabi_dsub+0x16e>
 80028aa:	1ab4      	subs	r4, r6, r2
 80028ac:	46a4      	mov	ip, r4
 80028ae:	2c00      	cmp	r4, #0
 80028b0:	dc00      	bgt.n	80028b4 <__aeabi_dsub+0x5c>
 80028b2:	e0b7      	b.n	8002a24 <__aeabi_dsub+0x1cc>
 80028b4:	2a00      	cmp	r2, #0
 80028b6:	d100      	bne.n	80028ba <__aeabi_dsub+0x62>
 80028b8:	e0cb      	b.n	8002a52 <__aeabi_dsub+0x1fa>
 80028ba:	4ac1      	ldr	r2, [pc, #772]	; (8002bc0 <__aeabi_dsub+0x368>)
 80028bc:	4296      	cmp	r6, r2
 80028be:	d100      	bne.n	80028c2 <__aeabi_dsub+0x6a>
 80028c0:	e186      	b.n	8002bd0 <__aeabi_dsub+0x378>
 80028c2:	2280      	movs	r2, #128	; 0x80
 80028c4:	0412      	lsls	r2, r2, #16
 80028c6:	4317      	orrs	r7, r2
 80028c8:	4662      	mov	r2, ip
 80028ca:	2a38      	cmp	r2, #56	; 0x38
 80028cc:	dd00      	ble.n	80028d0 <__aeabi_dsub+0x78>
 80028ce:	e1a4      	b.n	8002c1a <__aeabi_dsub+0x3c2>
 80028d0:	2a1f      	cmp	r2, #31
 80028d2:	dd00      	ble.n	80028d6 <__aeabi_dsub+0x7e>
 80028d4:	e21d      	b.n	8002d12 <__aeabi_dsub+0x4ba>
 80028d6:	4661      	mov	r1, ip
 80028d8:	2220      	movs	r2, #32
 80028da:	003c      	movs	r4, r7
 80028dc:	1a52      	subs	r2, r2, r1
 80028de:	0001      	movs	r1, r0
 80028e0:	4090      	lsls	r0, r2
 80028e2:	4094      	lsls	r4, r2
 80028e4:	1e42      	subs	r2, r0, #1
 80028e6:	4190      	sbcs	r0, r2
 80028e8:	4662      	mov	r2, ip
 80028ea:	46a0      	mov	r8, r4
 80028ec:	4664      	mov	r4, ip
 80028ee:	40d7      	lsrs	r7, r2
 80028f0:	464a      	mov	r2, r9
 80028f2:	40e1      	lsrs	r1, r4
 80028f4:	4644      	mov	r4, r8
 80028f6:	1bd2      	subs	r2, r2, r7
 80028f8:	4691      	mov	r9, r2
 80028fa:	430c      	orrs	r4, r1
 80028fc:	4304      	orrs	r4, r0
 80028fe:	1b1c      	subs	r4, r3, r4
 8002900:	42a3      	cmp	r3, r4
 8002902:	4192      	sbcs	r2, r2
 8002904:	464b      	mov	r3, r9
 8002906:	4252      	negs	r2, r2
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	469a      	mov	sl, r3
 800290c:	4653      	mov	r3, sl
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	d400      	bmi.n	8002914 <__aeabi_dsub+0xbc>
 8002912:	e12b      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002914:	4653      	mov	r3, sl
 8002916:	025a      	lsls	r2, r3, #9
 8002918:	0a53      	lsrs	r3, r2, #9
 800291a:	469a      	mov	sl, r3
 800291c:	4653      	mov	r3, sl
 800291e:	2b00      	cmp	r3, #0
 8002920:	d100      	bne.n	8002924 <__aeabi_dsub+0xcc>
 8002922:	e166      	b.n	8002bf2 <__aeabi_dsub+0x39a>
 8002924:	4650      	mov	r0, sl
 8002926:	f000 fc91 	bl	800324c <__clzsi2>
 800292a:	0003      	movs	r3, r0
 800292c:	3b08      	subs	r3, #8
 800292e:	2220      	movs	r2, #32
 8002930:	0020      	movs	r0, r4
 8002932:	1ad2      	subs	r2, r2, r3
 8002934:	4651      	mov	r1, sl
 8002936:	40d0      	lsrs	r0, r2
 8002938:	4099      	lsls	r1, r3
 800293a:	0002      	movs	r2, r0
 800293c:	409c      	lsls	r4, r3
 800293e:	430a      	orrs	r2, r1
 8002940:	429e      	cmp	r6, r3
 8002942:	dd00      	ble.n	8002946 <__aeabi_dsub+0xee>
 8002944:	e164      	b.n	8002c10 <__aeabi_dsub+0x3b8>
 8002946:	1b9b      	subs	r3, r3, r6
 8002948:	1c59      	adds	r1, r3, #1
 800294a:	291f      	cmp	r1, #31
 800294c:	dd00      	ble.n	8002950 <__aeabi_dsub+0xf8>
 800294e:	e0fe      	b.n	8002b4e <__aeabi_dsub+0x2f6>
 8002950:	2320      	movs	r3, #32
 8002952:	0010      	movs	r0, r2
 8002954:	0026      	movs	r6, r4
 8002956:	1a5b      	subs	r3, r3, r1
 8002958:	409c      	lsls	r4, r3
 800295a:	4098      	lsls	r0, r3
 800295c:	40ce      	lsrs	r6, r1
 800295e:	40ca      	lsrs	r2, r1
 8002960:	1e63      	subs	r3, r4, #1
 8002962:	419c      	sbcs	r4, r3
 8002964:	4330      	orrs	r0, r6
 8002966:	4692      	mov	sl, r2
 8002968:	2600      	movs	r6, #0
 800296a:	4304      	orrs	r4, r0
 800296c:	0763      	lsls	r3, r4, #29
 800296e:	d009      	beq.n	8002984 <__aeabi_dsub+0x12c>
 8002970:	230f      	movs	r3, #15
 8002972:	4023      	ands	r3, r4
 8002974:	2b04      	cmp	r3, #4
 8002976:	d005      	beq.n	8002984 <__aeabi_dsub+0x12c>
 8002978:	1d23      	adds	r3, r4, #4
 800297a:	42a3      	cmp	r3, r4
 800297c:	41a4      	sbcs	r4, r4
 800297e:	4264      	negs	r4, r4
 8002980:	44a2      	add	sl, r4
 8002982:	001c      	movs	r4, r3
 8002984:	4653      	mov	r3, sl
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	d400      	bmi.n	800298c <__aeabi_dsub+0x134>
 800298a:	e0f2      	b.n	8002b72 <__aeabi_dsub+0x31a>
 800298c:	4b8c      	ldr	r3, [pc, #560]	; (8002bc0 <__aeabi_dsub+0x368>)
 800298e:	3601      	adds	r6, #1
 8002990:	429e      	cmp	r6, r3
 8002992:	d100      	bne.n	8002996 <__aeabi_dsub+0x13e>
 8002994:	e10f      	b.n	8002bb6 <__aeabi_dsub+0x35e>
 8002996:	4653      	mov	r3, sl
 8002998:	498a      	ldr	r1, [pc, #552]	; (8002bc4 <__aeabi_dsub+0x36c>)
 800299a:	08e4      	lsrs	r4, r4, #3
 800299c:	400b      	ands	r3, r1
 800299e:	0019      	movs	r1, r3
 80029a0:	075b      	lsls	r3, r3, #29
 80029a2:	4323      	orrs	r3, r4
 80029a4:	0572      	lsls	r2, r6, #21
 80029a6:	024c      	lsls	r4, r1, #9
 80029a8:	0b24      	lsrs	r4, r4, #12
 80029aa:	0d52      	lsrs	r2, r2, #21
 80029ac:	0512      	lsls	r2, r2, #20
 80029ae:	4322      	orrs	r2, r4
 80029b0:	07ed      	lsls	r5, r5, #31
 80029b2:	432a      	orrs	r2, r5
 80029b4:	0018      	movs	r0, r3
 80029b6:	0011      	movs	r1, r2
 80029b8:	b003      	add	sp, #12
 80029ba:	bcf0      	pop	{r4, r5, r6, r7}
 80029bc:	46bb      	mov	fp, r7
 80029be:	46b2      	mov	sl, r6
 80029c0:	46a9      	mov	r9, r5
 80029c2:	46a0      	mov	r8, r4
 80029c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c6:	1ab4      	subs	r4, r6, r2
 80029c8:	46a4      	mov	ip, r4
 80029ca:	2c00      	cmp	r4, #0
 80029cc:	dd59      	ble.n	8002a82 <__aeabi_dsub+0x22a>
 80029ce:	2a00      	cmp	r2, #0
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dsub+0x17c>
 80029d2:	e0b0      	b.n	8002b36 <__aeabi_dsub+0x2de>
 80029d4:	4556      	cmp	r6, sl
 80029d6:	d100      	bne.n	80029da <__aeabi_dsub+0x182>
 80029d8:	e0fa      	b.n	8002bd0 <__aeabi_dsub+0x378>
 80029da:	2280      	movs	r2, #128	; 0x80
 80029dc:	0412      	lsls	r2, r2, #16
 80029de:	4317      	orrs	r7, r2
 80029e0:	4662      	mov	r2, ip
 80029e2:	2a38      	cmp	r2, #56	; 0x38
 80029e4:	dd00      	ble.n	80029e8 <__aeabi_dsub+0x190>
 80029e6:	e0d4      	b.n	8002b92 <__aeabi_dsub+0x33a>
 80029e8:	2a1f      	cmp	r2, #31
 80029ea:	dc00      	bgt.n	80029ee <__aeabi_dsub+0x196>
 80029ec:	e1c0      	b.n	8002d70 <__aeabi_dsub+0x518>
 80029ee:	0039      	movs	r1, r7
 80029f0:	3a20      	subs	r2, #32
 80029f2:	40d1      	lsrs	r1, r2
 80029f4:	4662      	mov	r2, ip
 80029f6:	2a20      	cmp	r2, #32
 80029f8:	d006      	beq.n	8002a08 <__aeabi_dsub+0x1b0>
 80029fa:	4664      	mov	r4, ip
 80029fc:	2240      	movs	r2, #64	; 0x40
 80029fe:	1b12      	subs	r2, r2, r4
 8002a00:	003c      	movs	r4, r7
 8002a02:	4094      	lsls	r4, r2
 8002a04:	4304      	orrs	r4, r0
 8002a06:	9401      	str	r4, [sp, #4]
 8002a08:	9c01      	ldr	r4, [sp, #4]
 8002a0a:	1e62      	subs	r2, r4, #1
 8002a0c:	4194      	sbcs	r4, r2
 8002a0e:	430c      	orrs	r4, r1
 8002a10:	e0c3      	b.n	8002b9a <__aeabi_dsub+0x342>
 8002a12:	003c      	movs	r4, r7
 8002a14:	4304      	orrs	r4, r0
 8002a16:	d02b      	beq.n	8002a70 <__aeabi_dsub+0x218>
 8002a18:	468b      	mov	fp, r1
 8002a1a:	428d      	cmp	r5, r1
 8002a1c:	d02e      	beq.n	8002a7c <__aeabi_dsub+0x224>
 8002a1e:	4c6a      	ldr	r4, [pc, #424]	; (8002bc8 <__aeabi_dsub+0x370>)
 8002a20:	46a4      	mov	ip, r4
 8002a22:	44b4      	add	ip, r6
 8002a24:	4664      	mov	r4, ip
 8002a26:	2c00      	cmp	r4, #0
 8002a28:	d05f      	beq.n	8002aea <__aeabi_dsub+0x292>
 8002a2a:	1b94      	subs	r4, r2, r6
 8002a2c:	46a4      	mov	ip, r4
 8002a2e:	2e00      	cmp	r6, #0
 8002a30:	d000      	beq.n	8002a34 <__aeabi_dsub+0x1dc>
 8002a32:	e120      	b.n	8002c76 <__aeabi_dsub+0x41e>
 8002a34:	464c      	mov	r4, r9
 8002a36:	431c      	orrs	r4, r3
 8002a38:	d100      	bne.n	8002a3c <__aeabi_dsub+0x1e4>
 8002a3a:	e1c7      	b.n	8002dcc <__aeabi_dsub+0x574>
 8002a3c:	4661      	mov	r1, ip
 8002a3e:	1e4c      	subs	r4, r1, #1
 8002a40:	2901      	cmp	r1, #1
 8002a42:	d100      	bne.n	8002a46 <__aeabi_dsub+0x1ee>
 8002a44:	e223      	b.n	8002e8e <__aeabi_dsub+0x636>
 8002a46:	4d5e      	ldr	r5, [pc, #376]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a48:	45ac      	cmp	ip, r5
 8002a4a:	d100      	bne.n	8002a4e <__aeabi_dsub+0x1f6>
 8002a4c:	e1d8      	b.n	8002e00 <__aeabi_dsub+0x5a8>
 8002a4e:	46a4      	mov	ip, r4
 8002a50:	e11a      	b.n	8002c88 <__aeabi_dsub+0x430>
 8002a52:	003a      	movs	r2, r7
 8002a54:	4302      	orrs	r2, r0
 8002a56:	d100      	bne.n	8002a5a <__aeabi_dsub+0x202>
 8002a58:	e0e4      	b.n	8002c24 <__aeabi_dsub+0x3cc>
 8002a5a:	0022      	movs	r2, r4
 8002a5c:	3a01      	subs	r2, #1
 8002a5e:	2c01      	cmp	r4, #1
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x20c>
 8002a62:	e1c3      	b.n	8002dec <__aeabi_dsub+0x594>
 8002a64:	4956      	ldr	r1, [pc, #344]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a66:	428c      	cmp	r4, r1
 8002a68:	d100      	bne.n	8002a6c <__aeabi_dsub+0x214>
 8002a6a:	e0b1      	b.n	8002bd0 <__aeabi_dsub+0x378>
 8002a6c:	4694      	mov	ip, r2
 8002a6e:	e72b      	b.n	80028c8 <__aeabi_dsub+0x70>
 8002a70:	2401      	movs	r4, #1
 8002a72:	4061      	eors	r1, r4
 8002a74:	468b      	mov	fp, r1
 8002a76:	428d      	cmp	r5, r1
 8002a78:	d000      	beq.n	8002a7c <__aeabi_dsub+0x224>
 8002a7a:	e716      	b.n	80028aa <__aeabi_dsub+0x52>
 8002a7c:	4952      	ldr	r1, [pc, #328]	; (8002bc8 <__aeabi_dsub+0x370>)
 8002a7e:	468c      	mov	ip, r1
 8002a80:	44b4      	add	ip, r6
 8002a82:	4664      	mov	r4, ip
 8002a84:	2c00      	cmp	r4, #0
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dsub+0x232>
 8002a88:	e0d3      	b.n	8002c32 <__aeabi_dsub+0x3da>
 8002a8a:	1b91      	subs	r1, r2, r6
 8002a8c:	468c      	mov	ip, r1
 8002a8e:	2e00      	cmp	r6, #0
 8002a90:	d100      	bne.n	8002a94 <__aeabi_dsub+0x23c>
 8002a92:	e15e      	b.n	8002d52 <__aeabi_dsub+0x4fa>
 8002a94:	494a      	ldr	r1, [pc, #296]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002a96:	428a      	cmp	r2, r1
 8002a98:	d100      	bne.n	8002a9c <__aeabi_dsub+0x244>
 8002a9a:	e1be      	b.n	8002e1a <__aeabi_dsub+0x5c2>
 8002a9c:	2180      	movs	r1, #128	; 0x80
 8002a9e:	464c      	mov	r4, r9
 8002aa0:	0409      	lsls	r1, r1, #16
 8002aa2:	430c      	orrs	r4, r1
 8002aa4:	46a1      	mov	r9, r4
 8002aa6:	4661      	mov	r1, ip
 8002aa8:	2938      	cmp	r1, #56	; 0x38
 8002aaa:	dd00      	ble.n	8002aae <__aeabi_dsub+0x256>
 8002aac:	e1ba      	b.n	8002e24 <__aeabi_dsub+0x5cc>
 8002aae:	291f      	cmp	r1, #31
 8002ab0:	dd00      	ble.n	8002ab4 <__aeabi_dsub+0x25c>
 8002ab2:	e227      	b.n	8002f04 <__aeabi_dsub+0x6ac>
 8002ab4:	2420      	movs	r4, #32
 8002ab6:	1a64      	subs	r4, r4, r1
 8002ab8:	4649      	mov	r1, r9
 8002aba:	40a1      	lsls	r1, r4
 8002abc:	001e      	movs	r6, r3
 8002abe:	4688      	mov	r8, r1
 8002ac0:	4661      	mov	r1, ip
 8002ac2:	40a3      	lsls	r3, r4
 8002ac4:	40ce      	lsrs	r6, r1
 8002ac6:	4641      	mov	r1, r8
 8002ac8:	1e5c      	subs	r4, r3, #1
 8002aca:	41a3      	sbcs	r3, r4
 8002acc:	4331      	orrs	r1, r6
 8002ace:	4319      	orrs	r1, r3
 8002ad0:	000c      	movs	r4, r1
 8002ad2:	4663      	mov	r3, ip
 8002ad4:	4649      	mov	r1, r9
 8002ad6:	40d9      	lsrs	r1, r3
 8002ad8:	187f      	adds	r7, r7, r1
 8002ada:	1824      	adds	r4, r4, r0
 8002adc:	4284      	cmp	r4, r0
 8002ade:	419b      	sbcs	r3, r3
 8002ae0:	425b      	negs	r3, r3
 8002ae2:	469a      	mov	sl, r3
 8002ae4:	0016      	movs	r6, r2
 8002ae6:	44ba      	add	sl, r7
 8002ae8:	e05d      	b.n	8002ba6 <__aeabi_dsub+0x34e>
 8002aea:	4c38      	ldr	r4, [pc, #224]	; (8002bcc <__aeabi_dsub+0x374>)
 8002aec:	1c72      	adds	r2, r6, #1
 8002aee:	4222      	tst	r2, r4
 8002af0:	d000      	beq.n	8002af4 <__aeabi_dsub+0x29c>
 8002af2:	e0df      	b.n	8002cb4 <__aeabi_dsub+0x45c>
 8002af4:	464a      	mov	r2, r9
 8002af6:	431a      	orrs	r2, r3
 8002af8:	2e00      	cmp	r6, #0
 8002afa:	d000      	beq.n	8002afe <__aeabi_dsub+0x2a6>
 8002afc:	e15c      	b.n	8002db8 <__aeabi_dsub+0x560>
 8002afe:	2a00      	cmp	r2, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dsub+0x2ac>
 8002b02:	e1cf      	b.n	8002ea4 <__aeabi_dsub+0x64c>
 8002b04:	003a      	movs	r2, r7
 8002b06:	4302      	orrs	r2, r0
 8002b08:	d100      	bne.n	8002b0c <__aeabi_dsub+0x2b4>
 8002b0a:	e17f      	b.n	8002e0c <__aeabi_dsub+0x5b4>
 8002b0c:	1a1c      	subs	r4, r3, r0
 8002b0e:	464a      	mov	r2, r9
 8002b10:	42a3      	cmp	r3, r4
 8002b12:	4189      	sbcs	r1, r1
 8002b14:	1bd2      	subs	r2, r2, r7
 8002b16:	4249      	negs	r1, r1
 8002b18:	1a52      	subs	r2, r2, r1
 8002b1a:	4692      	mov	sl, r2
 8002b1c:	0212      	lsls	r2, r2, #8
 8002b1e:	d400      	bmi.n	8002b22 <__aeabi_dsub+0x2ca>
 8002b20:	e20a      	b.n	8002f38 <__aeabi_dsub+0x6e0>
 8002b22:	1ac4      	subs	r4, r0, r3
 8002b24:	42a0      	cmp	r0, r4
 8002b26:	4180      	sbcs	r0, r0
 8002b28:	464b      	mov	r3, r9
 8002b2a:	4240      	negs	r0, r0
 8002b2c:	1aff      	subs	r7, r7, r3
 8002b2e:	1a3b      	subs	r3, r7, r0
 8002b30:	469a      	mov	sl, r3
 8002b32:	465d      	mov	r5, fp
 8002b34:	e71a      	b.n	800296c <__aeabi_dsub+0x114>
 8002b36:	003a      	movs	r2, r7
 8002b38:	4302      	orrs	r2, r0
 8002b3a:	d073      	beq.n	8002c24 <__aeabi_dsub+0x3cc>
 8002b3c:	0022      	movs	r2, r4
 8002b3e:	3a01      	subs	r2, #1
 8002b40:	2c01      	cmp	r4, #1
 8002b42:	d100      	bne.n	8002b46 <__aeabi_dsub+0x2ee>
 8002b44:	e0cb      	b.n	8002cde <__aeabi_dsub+0x486>
 8002b46:	4554      	cmp	r4, sl
 8002b48:	d042      	beq.n	8002bd0 <__aeabi_dsub+0x378>
 8002b4a:	4694      	mov	ip, r2
 8002b4c:	e748      	b.n	80029e0 <__aeabi_dsub+0x188>
 8002b4e:	0010      	movs	r0, r2
 8002b50:	3b1f      	subs	r3, #31
 8002b52:	40d8      	lsrs	r0, r3
 8002b54:	2920      	cmp	r1, #32
 8002b56:	d003      	beq.n	8002b60 <__aeabi_dsub+0x308>
 8002b58:	2340      	movs	r3, #64	; 0x40
 8002b5a:	1a5b      	subs	r3, r3, r1
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	4314      	orrs	r4, r2
 8002b60:	1e63      	subs	r3, r4, #1
 8002b62:	419c      	sbcs	r4, r3
 8002b64:	2300      	movs	r3, #0
 8002b66:	2600      	movs	r6, #0
 8002b68:	469a      	mov	sl, r3
 8002b6a:	4304      	orrs	r4, r0
 8002b6c:	0763      	lsls	r3, r4, #29
 8002b6e:	d000      	beq.n	8002b72 <__aeabi_dsub+0x31a>
 8002b70:	e6fe      	b.n	8002970 <__aeabi_dsub+0x118>
 8002b72:	4652      	mov	r2, sl
 8002b74:	08e3      	lsrs	r3, r4, #3
 8002b76:	0752      	lsls	r2, r2, #29
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	4652      	mov	r2, sl
 8002b7c:	46b4      	mov	ip, r6
 8002b7e:	08d2      	lsrs	r2, r2, #3
 8002b80:	490f      	ldr	r1, [pc, #60]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002b82:	458c      	cmp	ip, r1
 8002b84:	d02a      	beq.n	8002bdc <__aeabi_dsub+0x384>
 8002b86:	0312      	lsls	r2, r2, #12
 8002b88:	0b14      	lsrs	r4, r2, #12
 8002b8a:	4662      	mov	r2, ip
 8002b8c:	0552      	lsls	r2, r2, #21
 8002b8e:	0d52      	lsrs	r2, r2, #21
 8002b90:	e70c      	b.n	80029ac <__aeabi_dsub+0x154>
 8002b92:	003c      	movs	r4, r7
 8002b94:	4304      	orrs	r4, r0
 8002b96:	1e62      	subs	r2, r4, #1
 8002b98:	4194      	sbcs	r4, r2
 8002b9a:	18e4      	adds	r4, r4, r3
 8002b9c:	429c      	cmp	r4, r3
 8002b9e:	4192      	sbcs	r2, r2
 8002ba0:	4252      	negs	r2, r2
 8002ba2:	444a      	add	r2, r9
 8002ba4:	4692      	mov	sl, r2
 8002ba6:	4653      	mov	r3, sl
 8002ba8:	021b      	lsls	r3, r3, #8
 8002baa:	d5df      	bpl.n	8002b6c <__aeabi_dsub+0x314>
 8002bac:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <__aeabi_dsub+0x368>)
 8002bae:	3601      	adds	r6, #1
 8002bb0:	429e      	cmp	r6, r3
 8002bb2:	d000      	beq.n	8002bb6 <__aeabi_dsub+0x35e>
 8002bb4:	e0a0      	b.n	8002cf8 <__aeabi_dsub+0x4a0>
 8002bb6:	0032      	movs	r2, r6
 8002bb8:	2400      	movs	r4, #0
 8002bba:	2300      	movs	r3, #0
 8002bbc:	e6f6      	b.n	80029ac <__aeabi_dsub+0x154>
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	000007ff 	.word	0x000007ff
 8002bc4:	ff7fffff 	.word	0xff7fffff
 8002bc8:	fffff801 	.word	0xfffff801
 8002bcc:	000007fe 	.word	0x000007fe
 8002bd0:	08db      	lsrs	r3, r3, #3
 8002bd2:	464a      	mov	r2, r9
 8002bd4:	0752      	lsls	r2, r2, #29
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	464a      	mov	r2, r9
 8002bda:	08d2      	lsrs	r2, r2, #3
 8002bdc:	0019      	movs	r1, r3
 8002bde:	4311      	orrs	r1, r2
 8002be0:	d100      	bne.n	8002be4 <__aeabi_dsub+0x38c>
 8002be2:	e1b5      	b.n	8002f50 <__aeabi_dsub+0x6f8>
 8002be4:	2480      	movs	r4, #128	; 0x80
 8002be6:	0324      	lsls	r4, r4, #12
 8002be8:	4314      	orrs	r4, r2
 8002bea:	0324      	lsls	r4, r4, #12
 8002bec:	4ad5      	ldr	r2, [pc, #852]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002bee:	0b24      	lsrs	r4, r4, #12
 8002bf0:	e6dc      	b.n	80029ac <__aeabi_dsub+0x154>
 8002bf2:	0020      	movs	r0, r4
 8002bf4:	f000 fb2a 	bl	800324c <__clzsi2>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	3318      	adds	r3, #24
 8002bfc:	2b1f      	cmp	r3, #31
 8002bfe:	dc00      	bgt.n	8002c02 <__aeabi_dsub+0x3aa>
 8002c00:	e695      	b.n	800292e <__aeabi_dsub+0xd6>
 8002c02:	0022      	movs	r2, r4
 8002c04:	3808      	subs	r0, #8
 8002c06:	4082      	lsls	r2, r0
 8002c08:	2400      	movs	r4, #0
 8002c0a:	429e      	cmp	r6, r3
 8002c0c:	dc00      	bgt.n	8002c10 <__aeabi_dsub+0x3b8>
 8002c0e:	e69a      	b.n	8002946 <__aeabi_dsub+0xee>
 8002c10:	1af6      	subs	r6, r6, r3
 8002c12:	4bcd      	ldr	r3, [pc, #820]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002c14:	401a      	ands	r2, r3
 8002c16:	4692      	mov	sl, r2
 8002c18:	e6a8      	b.n	800296c <__aeabi_dsub+0x114>
 8002c1a:	003c      	movs	r4, r7
 8002c1c:	4304      	orrs	r4, r0
 8002c1e:	1e62      	subs	r2, r4, #1
 8002c20:	4194      	sbcs	r4, r2
 8002c22:	e66c      	b.n	80028fe <__aeabi_dsub+0xa6>
 8002c24:	464a      	mov	r2, r9
 8002c26:	08db      	lsrs	r3, r3, #3
 8002c28:	0752      	lsls	r2, r2, #29
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	464a      	mov	r2, r9
 8002c2e:	08d2      	lsrs	r2, r2, #3
 8002c30:	e7a6      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002c32:	4cc6      	ldr	r4, [pc, #792]	; (8002f4c <__aeabi_dsub+0x6f4>)
 8002c34:	1c72      	adds	r2, r6, #1
 8002c36:	4222      	tst	r2, r4
 8002c38:	d000      	beq.n	8002c3c <__aeabi_dsub+0x3e4>
 8002c3a:	e0ac      	b.n	8002d96 <__aeabi_dsub+0x53e>
 8002c3c:	464a      	mov	r2, r9
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	2e00      	cmp	r6, #0
 8002c42:	d000      	beq.n	8002c46 <__aeabi_dsub+0x3ee>
 8002c44:	e105      	b.n	8002e52 <__aeabi_dsub+0x5fa>
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d100      	bne.n	8002c4c <__aeabi_dsub+0x3f4>
 8002c4a:	e156      	b.n	8002efa <__aeabi_dsub+0x6a2>
 8002c4c:	003a      	movs	r2, r7
 8002c4e:	4302      	orrs	r2, r0
 8002c50:	d100      	bne.n	8002c54 <__aeabi_dsub+0x3fc>
 8002c52:	e0db      	b.n	8002e0c <__aeabi_dsub+0x5b4>
 8002c54:	181c      	adds	r4, r3, r0
 8002c56:	429c      	cmp	r4, r3
 8002c58:	419b      	sbcs	r3, r3
 8002c5a:	444f      	add	r7, r9
 8002c5c:	46ba      	mov	sl, r7
 8002c5e:	425b      	negs	r3, r3
 8002c60:	449a      	add	sl, r3
 8002c62:	4653      	mov	r3, sl
 8002c64:	021b      	lsls	r3, r3, #8
 8002c66:	d400      	bmi.n	8002c6a <__aeabi_dsub+0x412>
 8002c68:	e780      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002c6a:	4652      	mov	r2, sl
 8002c6c:	4bb6      	ldr	r3, [pc, #728]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002c6e:	2601      	movs	r6, #1
 8002c70:	401a      	ands	r2, r3
 8002c72:	4692      	mov	sl, r2
 8002c74:	e77a      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002c76:	4cb3      	ldr	r4, [pc, #716]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002c78:	42a2      	cmp	r2, r4
 8002c7a:	d100      	bne.n	8002c7e <__aeabi_dsub+0x426>
 8002c7c:	e0c0      	b.n	8002e00 <__aeabi_dsub+0x5a8>
 8002c7e:	2480      	movs	r4, #128	; 0x80
 8002c80:	464d      	mov	r5, r9
 8002c82:	0424      	lsls	r4, r4, #16
 8002c84:	4325      	orrs	r5, r4
 8002c86:	46a9      	mov	r9, r5
 8002c88:	4664      	mov	r4, ip
 8002c8a:	2c38      	cmp	r4, #56	; 0x38
 8002c8c:	dc53      	bgt.n	8002d36 <__aeabi_dsub+0x4de>
 8002c8e:	4661      	mov	r1, ip
 8002c90:	2c1f      	cmp	r4, #31
 8002c92:	dd00      	ble.n	8002c96 <__aeabi_dsub+0x43e>
 8002c94:	e0cd      	b.n	8002e32 <__aeabi_dsub+0x5da>
 8002c96:	2520      	movs	r5, #32
 8002c98:	001e      	movs	r6, r3
 8002c9a:	1b2d      	subs	r5, r5, r4
 8002c9c:	464c      	mov	r4, r9
 8002c9e:	40ab      	lsls	r3, r5
 8002ca0:	40ac      	lsls	r4, r5
 8002ca2:	40ce      	lsrs	r6, r1
 8002ca4:	1e5d      	subs	r5, r3, #1
 8002ca6:	41ab      	sbcs	r3, r5
 8002ca8:	4334      	orrs	r4, r6
 8002caa:	4323      	orrs	r3, r4
 8002cac:	464c      	mov	r4, r9
 8002cae:	40cc      	lsrs	r4, r1
 8002cb0:	1b3f      	subs	r7, r7, r4
 8002cb2:	e045      	b.n	8002d40 <__aeabi_dsub+0x4e8>
 8002cb4:	464a      	mov	r2, r9
 8002cb6:	1a1c      	subs	r4, r3, r0
 8002cb8:	1bd1      	subs	r1, r2, r7
 8002cba:	42a3      	cmp	r3, r4
 8002cbc:	4192      	sbcs	r2, r2
 8002cbe:	4252      	negs	r2, r2
 8002cc0:	4692      	mov	sl, r2
 8002cc2:	000a      	movs	r2, r1
 8002cc4:	4651      	mov	r1, sl
 8002cc6:	1a52      	subs	r2, r2, r1
 8002cc8:	4692      	mov	sl, r2
 8002cca:	0212      	lsls	r2, r2, #8
 8002ccc:	d500      	bpl.n	8002cd0 <__aeabi_dsub+0x478>
 8002cce:	e083      	b.n	8002dd8 <__aeabi_dsub+0x580>
 8002cd0:	4653      	mov	r3, sl
 8002cd2:	4323      	orrs	r3, r4
 8002cd4:	d000      	beq.n	8002cd8 <__aeabi_dsub+0x480>
 8002cd6:	e621      	b.n	800291c <__aeabi_dsub+0xc4>
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2500      	movs	r5, #0
 8002cdc:	e753      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002cde:	181c      	adds	r4, r3, r0
 8002ce0:	429c      	cmp	r4, r3
 8002ce2:	419b      	sbcs	r3, r3
 8002ce4:	444f      	add	r7, r9
 8002ce6:	46ba      	mov	sl, r7
 8002ce8:	425b      	negs	r3, r3
 8002cea:	449a      	add	sl, r3
 8002cec:	4653      	mov	r3, sl
 8002cee:	2601      	movs	r6, #1
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	d400      	bmi.n	8002cf6 <__aeabi_dsub+0x49e>
 8002cf4:	e73a      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002cf6:	2602      	movs	r6, #2
 8002cf8:	4652      	mov	r2, sl
 8002cfa:	4b93      	ldr	r3, [pc, #588]	; (8002f48 <__aeabi_dsub+0x6f0>)
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	401a      	ands	r2, r3
 8002d00:	0013      	movs	r3, r2
 8002d02:	4021      	ands	r1, r4
 8002d04:	0862      	lsrs	r2, r4, #1
 8002d06:	430a      	orrs	r2, r1
 8002d08:	07dc      	lsls	r4, r3, #31
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	469a      	mov	sl, r3
 8002d0e:	4314      	orrs	r4, r2
 8002d10:	e62c      	b.n	800296c <__aeabi_dsub+0x114>
 8002d12:	0039      	movs	r1, r7
 8002d14:	3a20      	subs	r2, #32
 8002d16:	40d1      	lsrs	r1, r2
 8002d18:	4662      	mov	r2, ip
 8002d1a:	2a20      	cmp	r2, #32
 8002d1c:	d006      	beq.n	8002d2c <__aeabi_dsub+0x4d4>
 8002d1e:	4664      	mov	r4, ip
 8002d20:	2240      	movs	r2, #64	; 0x40
 8002d22:	1b12      	subs	r2, r2, r4
 8002d24:	003c      	movs	r4, r7
 8002d26:	4094      	lsls	r4, r2
 8002d28:	4304      	orrs	r4, r0
 8002d2a:	9401      	str	r4, [sp, #4]
 8002d2c:	9c01      	ldr	r4, [sp, #4]
 8002d2e:	1e62      	subs	r2, r4, #1
 8002d30:	4194      	sbcs	r4, r2
 8002d32:	430c      	orrs	r4, r1
 8002d34:	e5e3      	b.n	80028fe <__aeabi_dsub+0xa6>
 8002d36:	4649      	mov	r1, r9
 8002d38:	4319      	orrs	r1, r3
 8002d3a:	000b      	movs	r3, r1
 8002d3c:	1e5c      	subs	r4, r3, #1
 8002d3e:	41a3      	sbcs	r3, r4
 8002d40:	1ac4      	subs	r4, r0, r3
 8002d42:	42a0      	cmp	r0, r4
 8002d44:	419b      	sbcs	r3, r3
 8002d46:	425b      	negs	r3, r3
 8002d48:	1afb      	subs	r3, r7, r3
 8002d4a:	469a      	mov	sl, r3
 8002d4c:	465d      	mov	r5, fp
 8002d4e:	0016      	movs	r6, r2
 8002d50:	e5dc      	b.n	800290c <__aeabi_dsub+0xb4>
 8002d52:	4649      	mov	r1, r9
 8002d54:	4319      	orrs	r1, r3
 8002d56:	d100      	bne.n	8002d5a <__aeabi_dsub+0x502>
 8002d58:	e0ae      	b.n	8002eb8 <__aeabi_dsub+0x660>
 8002d5a:	4661      	mov	r1, ip
 8002d5c:	4664      	mov	r4, ip
 8002d5e:	3901      	subs	r1, #1
 8002d60:	2c01      	cmp	r4, #1
 8002d62:	d100      	bne.n	8002d66 <__aeabi_dsub+0x50e>
 8002d64:	e0e0      	b.n	8002f28 <__aeabi_dsub+0x6d0>
 8002d66:	4c77      	ldr	r4, [pc, #476]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002d68:	45a4      	cmp	ip, r4
 8002d6a:	d056      	beq.n	8002e1a <__aeabi_dsub+0x5c2>
 8002d6c:	468c      	mov	ip, r1
 8002d6e:	e69a      	b.n	8002aa6 <__aeabi_dsub+0x24e>
 8002d70:	4661      	mov	r1, ip
 8002d72:	2220      	movs	r2, #32
 8002d74:	003c      	movs	r4, r7
 8002d76:	1a52      	subs	r2, r2, r1
 8002d78:	4094      	lsls	r4, r2
 8002d7a:	0001      	movs	r1, r0
 8002d7c:	4090      	lsls	r0, r2
 8002d7e:	46a0      	mov	r8, r4
 8002d80:	4664      	mov	r4, ip
 8002d82:	1e42      	subs	r2, r0, #1
 8002d84:	4190      	sbcs	r0, r2
 8002d86:	4662      	mov	r2, ip
 8002d88:	40e1      	lsrs	r1, r4
 8002d8a:	4644      	mov	r4, r8
 8002d8c:	40d7      	lsrs	r7, r2
 8002d8e:	430c      	orrs	r4, r1
 8002d90:	4304      	orrs	r4, r0
 8002d92:	44b9      	add	r9, r7
 8002d94:	e701      	b.n	8002b9a <__aeabi_dsub+0x342>
 8002d96:	496b      	ldr	r1, [pc, #428]	; (8002f44 <__aeabi_dsub+0x6ec>)
 8002d98:	428a      	cmp	r2, r1
 8002d9a:	d100      	bne.n	8002d9e <__aeabi_dsub+0x546>
 8002d9c:	e70c      	b.n	8002bb8 <__aeabi_dsub+0x360>
 8002d9e:	1818      	adds	r0, r3, r0
 8002da0:	4298      	cmp	r0, r3
 8002da2:	419b      	sbcs	r3, r3
 8002da4:	444f      	add	r7, r9
 8002da6:	425b      	negs	r3, r3
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	07dc      	lsls	r4, r3, #31
 8002dac:	0840      	lsrs	r0, r0, #1
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	469a      	mov	sl, r3
 8002db2:	0016      	movs	r6, r2
 8002db4:	4304      	orrs	r4, r0
 8002db6:	e6d9      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002db8:	2a00      	cmp	r2, #0
 8002dba:	d000      	beq.n	8002dbe <__aeabi_dsub+0x566>
 8002dbc:	e081      	b.n	8002ec2 <__aeabi_dsub+0x66a>
 8002dbe:	003b      	movs	r3, r7
 8002dc0:	4303      	orrs	r3, r0
 8002dc2:	d11d      	bne.n	8002e00 <__aeabi_dsub+0x5a8>
 8002dc4:	2280      	movs	r2, #128	; 0x80
 8002dc6:	2500      	movs	r5, #0
 8002dc8:	0312      	lsls	r2, r2, #12
 8002dca:	e70b      	b.n	8002be4 <__aeabi_dsub+0x38c>
 8002dcc:	08c0      	lsrs	r0, r0, #3
 8002dce:	077b      	lsls	r3, r7, #29
 8002dd0:	465d      	mov	r5, fp
 8002dd2:	4303      	orrs	r3, r0
 8002dd4:	08fa      	lsrs	r2, r7, #3
 8002dd6:	e6d3      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002dd8:	1ac4      	subs	r4, r0, r3
 8002dda:	42a0      	cmp	r0, r4
 8002ddc:	4180      	sbcs	r0, r0
 8002dde:	464b      	mov	r3, r9
 8002de0:	4240      	negs	r0, r0
 8002de2:	1aff      	subs	r7, r7, r3
 8002de4:	1a3b      	subs	r3, r7, r0
 8002de6:	469a      	mov	sl, r3
 8002de8:	465d      	mov	r5, fp
 8002dea:	e597      	b.n	800291c <__aeabi_dsub+0xc4>
 8002dec:	1a1c      	subs	r4, r3, r0
 8002dee:	464a      	mov	r2, r9
 8002df0:	42a3      	cmp	r3, r4
 8002df2:	419b      	sbcs	r3, r3
 8002df4:	1bd7      	subs	r7, r2, r7
 8002df6:	425b      	negs	r3, r3
 8002df8:	1afb      	subs	r3, r7, r3
 8002dfa:	469a      	mov	sl, r3
 8002dfc:	2601      	movs	r6, #1
 8002dfe:	e585      	b.n	800290c <__aeabi_dsub+0xb4>
 8002e00:	08c0      	lsrs	r0, r0, #3
 8002e02:	077b      	lsls	r3, r7, #29
 8002e04:	465d      	mov	r5, fp
 8002e06:	4303      	orrs	r3, r0
 8002e08:	08fa      	lsrs	r2, r7, #3
 8002e0a:	e6e7      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e0c:	464a      	mov	r2, r9
 8002e0e:	08db      	lsrs	r3, r3, #3
 8002e10:	0752      	lsls	r2, r2, #29
 8002e12:	4313      	orrs	r3, r2
 8002e14:	464a      	mov	r2, r9
 8002e16:	08d2      	lsrs	r2, r2, #3
 8002e18:	e6b5      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002e1a:	08c0      	lsrs	r0, r0, #3
 8002e1c:	077b      	lsls	r3, r7, #29
 8002e1e:	4303      	orrs	r3, r0
 8002e20:	08fa      	lsrs	r2, r7, #3
 8002e22:	e6db      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e24:	4649      	mov	r1, r9
 8002e26:	4319      	orrs	r1, r3
 8002e28:	000b      	movs	r3, r1
 8002e2a:	1e59      	subs	r1, r3, #1
 8002e2c:	418b      	sbcs	r3, r1
 8002e2e:	001c      	movs	r4, r3
 8002e30:	e653      	b.n	8002ada <__aeabi_dsub+0x282>
 8002e32:	464d      	mov	r5, r9
 8002e34:	3c20      	subs	r4, #32
 8002e36:	40e5      	lsrs	r5, r4
 8002e38:	2920      	cmp	r1, #32
 8002e3a:	d005      	beq.n	8002e48 <__aeabi_dsub+0x5f0>
 8002e3c:	2440      	movs	r4, #64	; 0x40
 8002e3e:	1a64      	subs	r4, r4, r1
 8002e40:	4649      	mov	r1, r9
 8002e42:	40a1      	lsls	r1, r4
 8002e44:	430b      	orrs	r3, r1
 8002e46:	4698      	mov	r8, r3
 8002e48:	4643      	mov	r3, r8
 8002e4a:	1e5c      	subs	r4, r3, #1
 8002e4c:	41a3      	sbcs	r3, r4
 8002e4e:	432b      	orrs	r3, r5
 8002e50:	e776      	b.n	8002d40 <__aeabi_dsub+0x4e8>
 8002e52:	2a00      	cmp	r2, #0
 8002e54:	d0e1      	beq.n	8002e1a <__aeabi_dsub+0x5c2>
 8002e56:	003a      	movs	r2, r7
 8002e58:	08db      	lsrs	r3, r3, #3
 8002e5a:	4302      	orrs	r2, r0
 8002e5c:	d100      	bne.n	8002e60 <__aeabi_dsub+0x608>
 8002e5e:	e6b8      	b.n	8002bd2 <__aeabi_dsub+0x37a>
 8002e60:	464a      	mov	r2, r9
 8002e62:	0752      	lsls	r2, r2, #29
 8002e64:	2480      	movs	r4, #128	; 0x80
 8002e66:	4313      	orrs	r3, r2
 8002e68:	464a      	mov	r2, r9
 8002e6a:	0324      	lsls	r4, r4, #12
 8002e6c:	08d2      	lsrs	r2, r2, #3
 8002e6e:	4222      	tst	r2, r4
 8002e70:	d007      	beq.n	8002e82 <__aeabi_dsub+0x62a>
 8002e72:	08fe      	lsrs	r6, r7, #3
 8002e74:	4226      	tst	r6, r4
 8002e76:	d104      	bne.n	8002e82 <__aeabi_dsub+0x62a>
 8002e78:	465d      	mov	r5, fp
 8002e7a:	0032      	movs	r2, r6
 8002e7c:	08c3      	lsrs	r3, r0, #3
 8002e7e:	077f      	lsls	r7, r7, #29
 8002e80:	433b      	orrs	r3, r7
 8002e82:	0f59      	lsrs	r1, r3, #29
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	0749      	lsls	r1, r1, #29
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	e6a6      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002e8e:	1ac4      	subs	r4, r0, r3
 8002e90:	42a0      	cmp	r0, r4
 8002e92:	4180      	sbcs	r0, r0
 8002e94:	464b      	mov	r3, r9
 8002e96:	4240      	negs	r0, r0
 8002e98:	1aff      	subs	r7, r7, r3
 8002e9a:	1a3b      	subs	r3, r7, r0
 8002e9c:	469a      	mov	sl, r3
 8002e9e:	465d      	mov	r5, fp
 8002ea0:	2601      	movs	r6, #1
 8002ea2:	e533      	b.n	800290c <__aeabi_dsub+0xb4>
 8002ea4:	003b      	movs	r3, r7
 8002ea6:	4303      	orrs	r3, r0
 8002ea8:	d100      	bne.n	8002eac <__aeabi_dsub+0x654>
 8002eaa:	e715      	b.n	8002cd8 <__aeabi_dsub+0x480>
 8002eac:	08c0      	lsrs	r0, r0, #3
 8002eae:	077b      	lsls	r3, r7, #29
 8002eb0:	465d      	mov	r5, fp
 8002eb2:	4303      	orrs	r3, r0
 8002eb4:	08fa      	lsrs	r2, r7, #3
 8002eb6:	e666      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002eb8:	08c0      	lsrs	r0, r0, #3
 8002eba:	077b      	lsls	r3, r7, #29
 8002ebc:	4303      	orrs	r3, r0
 8002ebe:	08fa      	lsrs	r2, r7, #3
 8002ec0:	e65e      	b.n	8002b80 <__aeabi_dsub+0x328>
 8002ec2:	003a      	movs	r2, r7
 8002ec4:	08db      	lsrs	r3, r3, #3
 8002ec6:	4302      	orrs	r2, r0
 8002ec8:	d100      	bne.n	8002ecc <__aeabi_dsub+0x674>
 8002eca:	e682      	b.n	8002bd2 <__aeabi_dsub+0x37a>
 8002ecc:	464a      	mov	r2, r9
 8002ece:	0752      	lsls	r2, r2, #29
 8002ed0:	2480      	movs	r4, #128	; 0x80
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	464a      	mov	r2, r9
 8002ed6:	0324      	lsls	r4, r4, #12
 8002ed8:	08d2      	lsrs	r2, r2, #3
 8002eda:	4222      	tst	r2, r4
 8002edc:	d007      	beq.n	8002eee <__aeabi_dsub+0x696>
 8002ede:	08fe      	lsrs	r6, r7, #3
 8002ee0:	4226      	tst	r6, r4
 8002ee2:	d104      	bne.n	8002eee <__aeabi_dsub+0x696>
 8002ee4:	465d      	mov	r5, fp
 8002ee6:	0032      	movs	r2, r6
 8002ee8:	08c3      	lsrs	r3, r0, #3
 8002eea:	077f      	lsls	r7, r7, #29
 8002eec:	433b      	orrs	r3, r7
 8002eee:	0f59      	lsrs	r1, r3, #29
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	08db      	lsrs	r3, r3, #3
 8002ef4:	0749      	lsls	r1, r1, #29
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	e670      	b.n	8002bdc <__aeabi_dsub+0x384>
 8002efa:	08c0      	lsrs	r0, r0, #3
 8002efc:	077b      	lsls	r3, r7, #29
 8002efe:	4303      	orrs	r3, r0
 8002f00:	08fa      	lsrs	r2, r7, #3
 8002f02:	e640      	b.n	8002b86 <__aeabi_dsub+0x32e>
 8002f04:	464c      	mov	r4, r9
 8002f06:	3920      	subs	r1, #32
 8002f08:	40cc      	lsrs	r4, r1
 8002f0a:	4661      	mov	r1, ip
 8002f0c:	2920      	cmp	r1, #32
 8002f0e:	d006      	beq.n	8002f1e <__aeabi_dsub+0x6c6>
 8002f10:	4666      	mov	r6, ip
 8002f12:	2140      	movs	r1, #64	; 0x40
 8002f14:	1b89      	subs	r1, r1, r6
 8002f16:	464e      	mov	r6, r9
 8002f18:	408e      	lsls	r6, r1
 8002f1a:	4333      	orrs	r3, r6
 8002f1c:	4698      	mov	r8, r3
 8002f1e:	4643      	mov	r3, r8
 8002f20:	1e59      	subs	r1, r3, #1
 8002f22:	418b      	sbcs	r3, r1
 8002f24:	431c      	orrs	r4, r3
 8002f26:	e5d8      	b.n	8002ada <__aeabi_dsub+0x282>
 8002f28:	181c      	adds	r4, r3, r0
 8002f2a:	4284      	cmp	r4, r0
 8002f2c:	4180      	sbcs	r0, r0
 8002f2e:	444f      	add	r7, r9
 8002f30:	46ba      	mov	sl, r7
 8002f32:	4240      	negs	r0, r0
 8002f34:	4482      	add	sl, r0
 8002f36:	e6d9      	b.n	8002cec <__aeabi_dsub+0x494>
 8002f38:	4653      	mov	r3, sl
 8002f3a:	4323      	orrs	r3, r4
 8002f3c:	d100      	bne.n	8002f40 <__aeabi_dsub+0x6e8>
 8002f3e:	e6cb      	b.n	8002cd8 <__aeabi_dsub+0x480>
 8002f40:	e614      	b.n	8002b6c <__aeabi_dsub+0x314>
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	000007ff 	.word	0x000007ff
 8002f48:	ff7fffff 	.word	0xff7fffff
 8002f4c:	000007fe 	.word	0x000007fe
 8002f50:	2300      	movs	r3, #0
 8002f52:	4a01      	ldr	r2, [pc, #4]	; (8002f58 <__aeabi_dsub+0x700>)
 8002f54:	001c      	movs	r4, r3
 8002f56:	e529      	b.n	80029ac <__aeabi_dsub+0x154>
 8002f58:	000007ff 	.word	0x000007ff

08002f5c <__aeabi_dcmpun>:
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	0005      	movs	r5, r0
 8002f60:	480c      	ldr	r0, [pc, #48]	; (8002f94 <__aeabi_dcmpun+0x38>)
 8002f62:	031c      	lsls	r4, r3, #12
 8002f64:	0016      	movs	r6, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	030a      	lsls	r2, r1, #12
 8002f6a:	0049      	lsls	r1, r1, #1
 8002f6c:	0b12      	lsrs	r2, r2, #12
 8002f6e:	0d49      	lsrs	r1, r1, #21
 8002f70:	0b24      	lsrs	r4, r4, #12
 8002f72:	0d5b      	lsrs	r3, r3, #21
 8002f74:	4281      	cmp	r1, r0
 8002f76:	d008      	beq.n	8002f8a <__aeabi_dcmpun+0x2e>
 8002f78:	4a06      	ldr	r2, [pc, #24]	; (8002f94 <__aeabi_dcmpun+0x38>)
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d103      	bne.n	8002f88 <__aeabi_dcmpun+0x2c>
 8002f80:	0020      	movs	r0, r4
 8002f82:	4330      	orrs	r0, r6
 8002f84:	1e43      	subs	r3, r0, #1
 8002f86:	4198      	sbcs	r0, r3
 8002f88:	bd70      	pop	{r4, r5, r6, pc}
 8002f8a:	2001      	movs	r0, #1
 8002f8c:	432a      	orrs	r2, r5
 8002f8e:	d1fb      	bne.n	8002f88 <__aeabi_dcmpun+0x2c>
 8002f90:	e7f2      	b.n	8002f78 <__aeabi_dcmpun+0x1c>
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	000007ff 	.word	0x000007ff

08002f98 <__aeabi_d2iz>:
 8002f98:	000a      	movs	r2, r1
 8002f9a:	b530      	push	{r4, r5, lr}
 8002f9c:	4c13      	ldr	r4, [pc, #76]	; (8002fec <__aeabi_d2iz+0x54>)
 8002f9e:	0053      	lsls	r3, r2, #1
 8002fa0:	0309      	lsls	r1, r1, #12
 8002fa2:	0005      	movs	r5, r0
 8002fa4:	0b09      	lsrs	r1, r1, #12
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	0d5b      	lsrs	r3, r3, #21
 8002faa:	0fd2      	lsrs	r2, r2, #31
 8002fac:	42a3      	cmp	r3, r4
 8002fae:	dd04      	ble.n	8002fba <__aeabi_d2iz+0x22>
 8002fb0:	480f      	ldr	r0, [pc, #60]	; (8002ff0 <__aeabi_d2iz+0x58>)
 8002fb2:	4283      	cmp	r3, r0
 8002fb4:	dd02      	ble.n	8002fbc <__aeabi_d2iz+0x24>
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <__aeabi_d2iz+0x5c>)
 8002fb8:	18d0      	adds	r0, r2, r3
 8002fba:	bd30      	pop	{r4, r5, pc}
 8002fbc:	2080      	movs	r0, #128	; 0x80
 8002fbe:	0340      	lsls	r0, r0, #13
 8002fc0:	4301      	orrs	r1, r0
 8002fc2:	480d      	ldr	r0, [pc, #52]	; (8002ff8 <__aeabi_d2iz+0x60>)
 8002fc4:	1ac0      	subs	r0, r0, r3
 8002fc6:	281f      	cmp	r0, #31
 8002fc8:	dd08      	ble.n	8002fdc <__aeabi_d2iz+0x44>
 8002fca:	480c      	ldr	r0, [pc, #48]	; (8002ffc <__aeabi_d2iz+0x64>)
 8002fcc:	1ac3      	subs	r3, r0, r3
 8002fce:	40d9      	lsrs	r1, r3
 8002fd0:	000b      	movs	r3, r1
 8002fd2:	4258      	negs	r0, r3
 8002fd4:	2a00      	cmp	r2, #0
 8002fd6:	d1f0      	bne.n	8002fba <__aeabi_d2iz+0x22>
 8002fd8:	0018      	movs	r0, r3
 8002fda:	e7ee      	b.n	8002fba <__aeabi_d2iz+0x22>
 8002fdc:	4c08      	ldr	r4, [pc, #32]	; (8003000 <__aeabi_d2iz+0x68>)
 8002fde:	40c5      	lsrs	r5, r0
 8002fe0:	46a4      	mov	ip, r4
 8002fe2:	4463      	add	r3, ip
 8002fe4:	4099      	lsls	r1, r3
 8002fe6:	000b      	movs	r3, r1
 8002fe8:	432b      	orrs	r3, r5
 8002fea:	e7f2      	b.n	8002fd2 <__aeabi_d2iz+0x3a>
 8002fec:	000003fe 	.word	0x000003fe
 8002ff0:	0000041d 	.word	0x0000041d
 8002ff4:	7fffffff 	.word	0x7fffffff
 8002ff8:	00000433 	.word	0x00000433
 8002ffc:	00000413 	.word	0x00000413
 8003000:	fffffbed 	.word	0xfffffbed

08003004 <__aeabi_i2d>:
 8003004:	b570      	push	{r4, r5, r6, lr}
 8003006:	2800      	cmp	r0, #0
 8003008:	d016      	beq.n	8003038 <__aeabi_i2d+0x34>
 800300a:	17c3      	asrs	r3, r0, #31
 800300c:	18c5      	adds	r5, r0, r3
 800300e:	405d      	eors	r5, r3
 8003010:	0fc4      	lsrs	r4, r0, #31
 8003012:	0028      	movs	r0, r5
 8003014:	f000 f91a 	bl	800324c <__clzsi2>
 8003018:	4b11      	ldr	r3, [pc, #68]	; (8003060 <__aeabi_i2d+0x5c>)
 800301a:	1a1b      	subs	r3, r3, r0
 800301c:	280a      	cmp	r0, #10
 800301e:	dc16      	bgt.n	800304e <__aeabi_i2d+0x4a>
 8003020:	0002      	movs	r2, r0
 8003022:	002e      	movs	r6, r5
 8003024:	3215      	adds	r2, #21
 8003026:	4096      	lsls	r6, r2
 8003028:	220b      	movs	r2, #11
 800302a:	1a12      	subs	r2, r2, r0
 800302c:	40d5      	lsrs	r5, r2
 800302e:	055b      	lsls	r3, r3, #21
 8003030:	032d      	lsls	r5, r5, #12
 8003032:	0b2d      	lsrs	r5, r5, #12
 8003034:	0d5b      	lsrs	r3, r3, #21
 8003036:	e003      	b.n	8003040 <__aeabi_i2d+0x3c>
 8003038:	2400      	movs	r4, #0
 800303a:	2300      	movs	r3, #0
 800303c:	2500      	movs	r5, #0
 800303e:	2600      	movs	r6, #0
 8003040:	051b      	lsls	r3, r3, #20
 8003042:	432b      	orrs	r3, r5
 8003044:	07e4      	lsls	r4, r4, #31
 8003046:	4323      	orrs	r3, r4
 8003048:	0030      	movs	r0, r6
 800304a:	0019      	movs	r1, r3
 800304c:	bd70      	pop	{r4, r5, r6, pc}
 800304e:	380b      	subs	r0, #11
 8003050:	4085      	lsls	r5, r0
 8003052:	055b      	lsls	r3, r3, #21
 8003054:	032d      	lsls	r5, r5, #12
 8003056:	2600      	movs	r6, #0
 8003058:	0b2d      	lsrs	r5, r5, #12
 800305a:	0d5b      	lsrs	r3, r3, #21
 800305c:	e7f0      	b.n	8003040 <__aeabi_i2d+0x3c>
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	0000041e 	.word	0x0000041e

08003064 <__aeabi_ui2d>:
 8003064:	b510      	push	{r4, lr}
 8003066:	1e04      	subs	r4, r0, #0
 8003068:	d010      	beq.n	800308c <__aeabi_ui2d+0x28>
 800306a:	f000 f8ef 	bl	800324c <__clzsi2>
 800306e:	4b0f      	ldr	r3, [pc, #60]	; (80030ac <__aeabi_ui2d+0x48>)
 8003070:	1a1b      	subs	r3, r3, r0
 8003072:	280a      	cmp	r0, #10
 8003074:	dc11      	bgt.n	800309a <__aeabi_ui2d+0x36>
 8003076:	220b      	movs	r2, #11
 8003078:	0021      	movs	r1, r4
 800307a:	1a12      	subs	r2, r2, r0
 800307c:	40d1      	lsrs	r1, r2
 800307e:	3015      	adds	r0, #21
 8003080:	030a      	lsls	r2, r1, #12
 8003082:	055b      	lsls	r3, r3, #21
 8003084:	4084      	lsls	r4, r0
 8003086:	0b12      	lsrs	r2, r2, #12
 8003088:	0d5b      	lsrs	r3, r3, #21
 800308a:	e001      	b.n	8003090 <__aeabi_ui2d+0x2c>
 800308c:	2300      	movs	r3, #0
 800308e:	2200      	movs	r2, #0
 8003090:	051b      	lsls	r3, r3, #20
 8003092:	4313      	orrs	r3, r2
 8003094:	0020      	movs	r0, r4
 8003096:	0019      	movs	r1, r3
 8003098:	bd10      	pop	{r4, pc}
 800309a:	0022      	movs	r2, r4
 800309c:	380b      	subs	r0, #11
 800309e:	4082      	lsls	r2, r0
 80030a0:	055b      	lsls	r3, r3, #21
 80030a2:	0312      	lsls	r2, r2, #12
 80030a4:	2400      	movs	r4, #0
 80030a6:	0b12      	lsrs	r2, r2, #12
 80030a8:	0d5b      	lsrs	r3, r3, #21
 80030aa:	e7f1      	b.n	8003090 <__aeabi_ui2d+0x2c>
 80030ac:	0000041e 	.word	0x0000041e

080030b0 <__aeabi_f2d>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	0242      	lsls	r2, r0, #9
 80030b4:	0043      	lsls	r3, r0, #1
 80030b6:	0fc4      	lsrs	r4, r0, #31
 80030b8:	20fe      	movs	r0, #254	; 0xfe
 80030ba:	0e1b      	lsrs	r3, r3, #24
 80030bc:	1c59      	adds	r1, r3, #1
 80030be:	0a55      	lsrs	r5, r2, #9
 80030c0:	4208      	tst	r0, r1
 80030c2:	d00c      	beq.n	80030de <__aeabi_f2d+0x2e>
 80030c4:	21e0      	movs	r1, #224	; 0xe0
 80030c6:	0089      	lsls	r1, r1, #2
 80030c8:	468c      	mov	ip, r1
 80030ca:	076d      	lsls	r5, r5, #29
 80030cc:	0b12      	lsrs	r2, r2, #12
 80030ce:	4463      	add	r3, ip
 80030d0:	051b      	lsls	r3, r3, #20
 80030d2:	4313      	orrs	r3, r2
 80030d4:	07e4      	lsls	r4, r4, #31
 80030d6:	4323      	orrs	r3, r4
 80030d8:	0028      	movs	r0, r5
 80030da:	0019      	movs	r1, r3
 80030dc:	bd70      	pop	{r4, r5, r6, pc}
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d114      	bne.n	800310c <__aeabi_f2d+0x5c>
 80030e2:	2d00      	cmp	r5, #0
 80030e4:	d01b      	beq.n	800311e <__aeabi_f2d+0x6e>
 80030e6:	0028      	movs	r0, r5
 80030e8:	f000 f8b0 	bl	800324c <__clzsi2>
 80030ec:	280a      	cmp	r0, #10
 80030ee:	dc1c      	bgt.n	800312a <__aeabi_f2d+0x7a>
 80030f0:	230b      	movs	r3, #11
 80030f2:	002a      	movs	r2, r5
 80030f4:	1a1b      	subs	r3, r3, r0
 80030f6:	40da      	lsrs	r2, r3
 80030f8:	0003      	movs	r3, r0
 80030fa:	3315      	adds	r3, #21
 80030fc:	409d      	lsls	r5, r3
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <__aeabi_f2d+0x88>)
 8003100:	0312      	lsls	r2, r2, #12
 8003102:	1a1b      	subs	r3, r3, r0
 8003104:	055b      	lsls	r3, r3, #21
 8003106:	0b12      	lsrs	r2, r2, #12
 8003108:	0d5b      	lsrs	r3, r3, #21
 800310a:	e7e1      	b.n	80030d0 <__aeabi_f2d+0x20>
 800310c:	2d00      	cmp	r5, #0
 800310e:	d009      	beq.n	8003124 <__aeabi_f2d+0x74>
 8003110:	0b13      	lsrs	r3, r2, #12
 8003112:	2280      	movs	r2, #128	; 0x80
 8003114:	0312      	lsls	r2, r2, #12
 8003116:	431a      	orrs	r2, r3
 8003118:	076d      	lsls	r5, r5, #29
 800311a:	4b08      	ldr	r3, [pc, #32]	; (800313c <__aeabi_f2d+0x8c>)
 800311c:	e7d8      	b.n	80030d0 <__aeabi_f2d+0x20>
 800311e:	2300      	movs	r3, #0
 8003120:	2200      	movs	r2, #0
 8003122:	e7d5      	b.n	80030d0 <__aeabi_f2d+0x20>
 8003124:	2200      	movs	r2, #0
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <__aeabi_f2d+0x8c>)
 8003128:	e7d2      	b.n	80030d0 <__aeabi_f2d+0x20>
 800312a:	0003      	movs	r3, r0
 800312c:	002a      	movs	r2, r5
 800312e:	3b0b      	subs	r3, #11
 8003130:	409a      	lsls	r2, r3
 8003132:	2500      	movs	r5, #0
 8003134:	e7e3      	b.n	80030fe <__aeabi_f2d+0x4e>
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	00000389 	.word	0x00000389
 800313c:	000007ff 	.word	0x000007ff

08003140 <__aeabi_d2f>:
 8003140:	0002      	movs	r2, r0
 8003142:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003144:	004b      	lsls	r3, r1, #1
 8003146:	030d      	lsls	r5, r1, #12
 8003148:	0f40      	lsrs	r0, r0, #29
 800314a:	0d5b      	lsrs	r3, r3, #21
 800314c:	0fcc      	lsrs	r4, r1, #31
 800314e:	0a6d      	lsrs	r5, r5, #9
 8003150:	493a      	ldr	r1, [pc, #232]	; (800323c <__aeabi_d2f+0xfc>)
 8003152:	4305      	orrs	r5, r0
 8003154:	1c58      	adds	r0, r3, #1
 8003156:	00d7      	lsls	r7, r2, #3
 8003158:	4208      	tst	r0, r1
 800315a:	d00a      	beq.n	8003172 <__aeabi_d2f+0x32>
 800315c:	4938      	ldr	r1, [pc, #224]	; (8003240 <__aeabi_d2f+0x100>)
 800315e:	1859      	adds	r1, r3, r1
 8003160:	29fe      	cmp	r1, #254	; 0xfe
 8003162:	dd16      	ble.n	8003192 <__aeabi_d2f+0x52>
 8003164:	20ff      	movs	r0, #255	; 0xff
 8003166:	2200      	movs	r2, #0
 8003168:	05c0      	lsls	r0, r0, #23
 800316a:	4310      	orrs	r0, r2
 800316c:	07e4      	lsls	r4, r4, #31
 800316e:	4320      	orrs	r0, r4
 8003170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <__aeabi_d2f+0x44>
 8003176:	433d      	orrs	r5, r7
 8003178:	d026      	beq.n	80031c8 <__aeabi_d2f+0x88>
 800317a:	2205      	movs	r2, #5
 800317c:	0192      	lsls	r2, r2, #6
 800317e:	0a52      	lsrs	r2, r2, #9
 8003180:	b2d8      	uxtb	r0, r3
 8003182:	e7f1      	b.n	8003168 <__aeabi_d2f+0x28>
 8003184:	432f      	orrs	r7, r5
 8003186:	d0ed      	beq.n	8003164 <__aeabi_d2f+0x24>
 8003188:	2280      	movs	r2, #128	; 0x80
 800318a:	03d2      	lsls	r2, r2, #15
 800318c:	20ff      	movs	r0, #255	; 0xff
 800318e:	432a      	orrs	r2, r5
 8003190:	e7ea      	b.n	8003168 <__aeabi_d2f+0x28>
 8003192:	2900      	cmp	r1, #0
 8003194:	dd1b      	ble.n	80031ce <__aeabi_d2f+0x8e>
 8003196:	0192      	lsls	r2, r2, #6
 8003198:	1e50      	subs	r0, r2, #1
 800319a:	4182      	sbcs	r2, r0
 800319c:	00ed      	lsls	r5, r5, #3
 800319e:	0f7f      	lsrs	r7, r7, #29
 80031a0:	432a      	orrs	r2, r5
 80031a2:	433a      	orrs	r2, r7
 80031a4:	0753      	lsls	r3, r2, #29
 80031a6:	d047      	beq.n	8003238 <__aeabi_d2f+0xf8>
 80031a8:	230f      	movs	r3, #15
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d000      	beq.n	80031b2 <__aeabi_d2f+0x72>
 80031b0:	3204      	adds	r2, #4
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	04db      	lsls	r3, r3, #19
 80031b6:	4013      	ands	r3, r2
 80031b8:	d03e      	beq.n	8003238 <__aeabi_d2f+0xf8>
 80031ba:	1c48      	adds	r0, r1, #1
 80031bc:	29fe      	cmp	r1, #254	; 0xfe
 80031be:	d0d1      	beq.n	8003164 <__aeabi_d2f+0x24>
 80031c0:	0192      	lsls	r2, r2, #6
 80031c2:	0a52      	lsrs	r2, r2, #9
 80031c4:	b2c0      	uxtb	r0, r0
 80031c6:	e7cf      	b.n	8003168 <__aeabi_d2f+0x28>
 80031c8:	2000      	movs	r0, #0
 80031ca:	2200      	movs	r2, #0
 80031cc:	e7cc      	b.n	8003168 <__aeabi_d2f+0x28>
 80031ce:	000a      	movs	r2, r1
 80031d0:	3217      	adds	r2, #23
 80031d2:	db2f      	blt.n	8003234 <__aeabi_d2f+0xf4>
 80031d4:	2680      	movs	r6, #128	; 0x80
 80031d6:	0436      	lsls	r6, r6, #16
 80031d8:	432e      	orrs	r6, r5
 80031da:	251e      	movs	r5, #30
 80031dc:	1a6d      	subs	r5, r5, r1
 80031de:	2d1f      	cmp	r5, #31
 80031e0:	dd11      	ble.n	8003206 <__aeabi_d2f+0xc6>
 80031e2:	2202      	movs	r2, #2
 80031e4:	4252      	negs	r2, r2
 80031e6:	1a52      	subs	r2, r2, r1
 80031e8:	0031      	movs	r1, r6
 80031ea:	40d1      	lsrs	r1, r2
 80031ec:	2d20      	cmp	r5, #32
 80031ee:	d004      	beq.n	80031fa <__aeabi_d2f+0xba>
 80031f0:	4a14      	ldr	r2, [pc, #80]	; (8003244 <__aeabi_d2f+0x104>)
 80031f2:	4694      	mov	ip, r2
 80031f4:	4463      	add	r3, ip
 80031f6:	409e      	lsls	r6, r3
 80031f8:	4337      	orrs	r7, r6
 80031fa:	003a      	movs	r2, r7
 80031fc:	1e53      	subs	r3, r2, #1
 80031fe:	419a      	sbcs	r2, r3
 8003200:	430a      	orrs	r2, r1
 8003202:	2100      	movs	r1, #0
 8003204:	e7ce      	b.n	80031a4 <__aeabi_d2f+0x64>
 8003206:	4a10      	ldr	r2, [pc, #64]	; (8003248 <__aeabi_d2f+0x108>)
 8003208:	0038      	movs	r0, r7
 800320a:	4694      	mov	ip, r2
 800320c:	4463      	add	r3, ip
 800320e:	4098      	lsls	r0, r3
 8003210:	003a      	movs	r2, r7
 8003212:	1e41      	subs	r1, r0, #1
 8003214:	4188      	sbcs	r0, r1
 8003216:	409e      	lsls	r6, r3
 8003218:	40ea      	lsrs	r2, r5
 800321a:	4330      	orrs	r0, r6
 800321c:	4302      	orrs	r2, r0
 800321e:	2100      	movs	r1, #0
 8003220:	0753      	lsls	r3, r2, #29
 8003222:	d1c1      	bne.n	80031a8 <__aeabi_d2f+0x68>
 8003224:	2180      	movs	r1, #128	; 0x80
 8003226:	0013      	movs	r3, r2
 8003228:	04c9      	lsls	r1, r1, #19
 800322a:	2001      	movs	r0, #1
 800322c:	400b      	ands	r3, r1
 800322e:	420a      	tst	r2, r1
 8003230:	d1c6      	bne.n	80031c0 <__aeabi_d2f+0x80>
 8003232:	e7a3      	b.n	800317c <__aeabi_d2f+0x3c>
 8003234:	2300      	movs	r3, #0
 8003236:	e7a0      	b.n	800317a <__aeabi_d2f+0x3a>
 8003238:	000b      	movs	r3, r1
 800323a:	e79f      	b.n	800317c <__aeabi_d2f+0x3c>
 800323c:	000007fe 	.word	0x000007fe
 8003240:	fffffc80 	.word	0xfffffc80
 8003244:	fffffca2 	.word	0xfffffca2
 8003248:	fffffc82 	.word	0xfffffc82

0800324c <__clzsi2>:
 800324c:	211c      	movs	r1, #28
 800324e:	2301      	movs	r3, #1
 8003250:	041b      	lsls	r3, r3, #16
 8003252:	4298      	cmp	r0, r3
 8003254:	d301      	bcc.n	800325a <__clzsi2+0xe>
 8003256:	0c00      	lsrs	r0, r0, #16
 8003258:	3910      	subs	r1, #16
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	4298      	cmp	r0, r3
 800325e:	d301      	bcc.n	8003264 <__clzsi2+0x18>
 8003260:	0a00      	lsrs	r0, r0, #8
 8003262:	3908      	subs	r1, #8
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	4298      	cmp	r0, r3
 8003268:	d301      	bcc.n	800326e <__clzsi2+0x22>
 800326a:	0900      	lsrs	r0, r0, #4
 800326c:	3904      	subs	r1, #4
 800326e:	a202      	add	r2, pc, #8	; (adr r2, 8003278 <__clzsi2+0x2c>)
 8003270:	5c10      	ldrb	r0, [r2, r0]
 8003272:	1840      	adds	r0, r0, r1
 8003274:	4770      	bx	lr
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	02020304 	.word	0x02020304
 800327c:	01010101 	.word	0x01010101
	...

08003288 <Debug_Tx>:



static void Debug_Tx(char _out[]){

	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003288:	220c      	movs	r2, #12
static void Debug_Tx(char _out[]){
 800328a:	b530      	push	{r4, r5, lr}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800328c:	4d0b      	ldr	r5, [pc, #44]	; (80032bc <Debug_Tx+0x34>)
static void Debug_Tx(char _out[]){
 800328e:	b083      	sub	sp, #12
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003290:	682b      	ldr	r3, [r5, #0]
static void Debug_Tx(char _out[]){
 8003292:	0004      	movs	r4, r0
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003294:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003296:	f7fc ff37 	bl	8000108 <strlen>
 800329a:	0021      	movs	r1, r4
 800329c:	b282      	uxth	r2, r0
 800329e:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <Debug_Tx+0x38>)
 80032a0:	0028      	movs	r0, r5
 80032a2:	f007 faf9 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80032a6:	4b07      	ldr	r3, [pc, #28]	; (80032c4 <Debug_Tx+0x3c>)
 80032a8:	a901      	add	r1, sp, #4
 80032aa:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80032ac:	2202      	movs	r2, #2
 80032ae:	230a      	movs	r3, #10
 80032b0:	0028      	movs	r0, r5
 80032b2:	f007 faf1 	bl	800a898 <HAL_UART_Transmit>


}
 80032b6:	b003      	add	sp, #12
 80032b8:	bd30      	pop	{r4, r5, pc}
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	200049e8 	.word	0x200049e8
 80032c0:	00001388 	.word	0x00001388
 80032c4:	00000a0d 	.word	0x00000a0d

080032c8 <StartTask02>:
{
 80032c8:	b510      	push	{r4, lr}
while(1){osDelay(1);
 80032ca:	2001      	movs	r0, #1
 80032cc:	f007 fe08 	bl	800aee0 <osDelay>
 80032d0:	e7fb      	b.n	80032ca <StartTask02+0x2>
 80032d2:	46c0      	nop			; (mov r8, r8)

080032d4 <readAcc.isra.0>:





static float* readAcc(){
 80032d4:	b5f0      	push	{r4, r5, r6, r7, lr}

	ACC_GYRO_data[0]=0;
 80032d6:	2300      	movs	r3, #0
static float* readAcc(){
 80032d8:	46de      	mov	lr, fp
 80032da:	4657      	mov	r7, sl
 80032dc:	464e      	mov	r6, r9
 80032de:	4645      	mov	r5, r8
	ACC_GYRO_data[0]=0;
 80032e0:	4c4d      	ldr	r4, [pc, #308]	; (8003418 <readAcc.isra.0+0x144>)
static float* readAcc(){
 80032e2:	b5e0      	push	{r5, r6, r7, lr}
	ACC_GYRO_data[0]=0;
 80032e4:	6023      	str	r3, [r4, #0]
	ACC_GYRO_data[1]=0;
 80032e6:	6063      	str	r3, [r4, #4]
	ACC_GYRO_data[2]=0;
 80032e8:	60a3      	str	r3, [r4, #8]
	ACC_GYRO_data[3]=0;
 80032ea:	60e3      	str	r3, [r4, #12]
	ACC_GYRO_data[4]=0;
 80032ec:	6123      	str	r3, [r4, #16]
	ACC_GYRO_data[5]=0;
 80032ee:	6163      	str	r3, [r4, #20]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80032f0:	23fa      	movs	r3, #250	; 0xfa
static float* readAcc(){
 80032f2:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	469b      	mov	fp, r3
 80032f8:	9302      	str	r3, [sp, #8]
 80032fa:	2306      	movs	r3, #6
 80032fc:	4e47      	ldr	r6, [pc, #284]	; (800341c <readAcc.isra.0+0x148>)
 80032fe:	ad04      	add	r5, sp, #16
 8003300:	9301      	str	r3, [sp, #4]
 8003302:	9500      	str	r5, [sp, #0]
 8003304:	223b      	movs	r2, #59	; 0x3b
 8003306:	21d0      	movs	r1, #208	; 0xd0
 8003308:	0030      	movs	r0, r6
 800330a:	3b05      	subs	r3, #5
 800330c:	f005 fb18 	bl	8008940 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8003310:	8828      	ldrh	r0, [r5, #0]
 8003312:	4b43      	ldr	r3, [pc, #268]	; (8003420 <readAcc.isra.0+0x14c>)
 8003314:	ba42      	rev16	r2, r0
 8003316:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8003318:	886b      	ldrh	r3, [r5, #2]
 800331a:	bac0      	revsh	r0, r0
 800331c:	ba5a      	rev16	r2, r3
 800331e:	bad9      	revsh	r1, r3
 8003320:	4b40      	ldr	r3, [pc, #256]	; (8003424 <readAcc.isra.0+0x150>)
 8003322:	4689      	mov	r9, r1
 8003324:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8003326:	88ab      	ldrh	r3, [r5, #4]
 8003328:	ba5a      	rev16	r2, r3
 800332a:	bad9      	revsh	r1, r3
 800332c:	4b3e      	ldr	r3, [pc, #248]	; (8003428 <readAcc.isra.0+0x154>)
 800332e:	468a      	mov	sl, r1
 8003330:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8003332:	4a3e      	ldr	r2, [pc, #248]	; (800342c <readAcc.isra.0+0x158>)
 8003334:	4690      	mov	r8, r2
 8003336:	f7ff fe65 	bl	8003004 <__aeabi_i2d>
 800333a:	4b3d      	ldr	r3, [pc, #244]	; (8003430 <readAcc.isra.0+0x15c>)
 800333c:	2200      	movs	r2, #0
 800333e:	f7fe ffc9 	bl	80022d4 <__aeabi_dmul>
 8003342:	f7ff fefd 	bl	8003140 <__aeabi_d2f>
 8003346:	4642      	mov	r2, r8
 8003348:	6010      	str	r0, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 800334a:	4648      	mov	r0, r9
 800334c:	f7ff fe5a 	bl	8003004 <__aeabi_i2d>
 8003350:	4b37      	ldr	r3, [pc, #220]	; (8003430 <readAcc.isra.0+0x15c>)
 8003352:	2200      	movs	r2, #0
 8003354:	f7fe ffbe 	bl	80022d4 <__aeabi_dmul>
 8003358:	f7ff fef2 	bl	8003140 <__aeabi_d2f>
	Az = Accel_Z_RAW/16384.0;
 800335c:	4a35      	ldr	r2, [pc, #212]	; (8003434 <readAcc.isra.0+0x160>)
	Ay = Accel_Y_RAW/16384.0;
 800335e:	4f36      	ldr	r7, [pc, #216]	; (8003438 <readAcc.isra.0+0x164>)
	Az = Accel_Z_RAW/16384.0;
 8003360:	4691      	mov	r9, r2
	Ay = Accel_Y_RAW/16384.0;
 8003362:	6038      	str	r0, [r7, #0]
	Az = Accel_Z_RAW/16384.0;
 8003364:	4650      	mov	r0, sl
 8003366:	f7ff fe4d 	bl	8003004 <__aeabi_i2d>
 800336a:	2200      	movs	r2, #0
 800336c:	4b30      	ldr	r3, [pc, #192]	; (8003430 <readAcc.isra.0+0x15c>)
 800336e:	f7fe ffb1 	bl	80022d4 <__aeabi_dmul>
 8003372:	f7ff fee5 	bl	8003140 <__aeabi_d2f>
 8003376:	464a      	mov	r2, r9


	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8003378:	2306      	movs	r3, #6
	Az = Accel_Z_RAW/16384.0;
 800337a:	6010      	str	r0, [r2, #0]
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800337c:	465a      	mov	r2, fp
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	9202      	str	r2, [sp, #8]
 8003382:	9500      	str	r5, [sp, #0]
 8003384:	2243      	movs	r2, #67	; 0x43
 8003386:	21d0      	movs	r1, #208	; 0xd0
 8003388:	0030      	movs	r0, r6
 800338a:	3b05      	subs	r3, #5
 800338c:	f005 fad8 	bl	8008940 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8003390:	8828      	ldrh	r0, [r5, #0]
 8003392:	4b2a      	ldr	r3, [pc, #168]	; (800343c <readAcc.isra.0+0x168>)
 8003394:	886e      	ldrh	r6, [r5, #2]
 8003396:	ba42      	rev16	r2, r0
 8003398:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800339a:	4b29      	ldr	r3, [pc, #164]	; (8003440 <readAcc.isra.0+0x16c>)
 800339c:	88ad      	ldrh	r5, [r5, #4]
 800339e:	ba72      	rev16	r2, r6
 80033a0:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80033a2:	4b28      	ldr	r3, [pc, #160]	; (8003444 <readAcc.isra.0+0x170>)
 80033a4:	ba6a      	rev16	r2, r5
 80033a6:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 80033a8:	bac0      	revsh	r0, r0
 80033aa:	f7ff fe2b 	bl	8003004 <__aeabi_i2d>
 80033ae:	2200      	movs	r2, #0
 80033b0:	4b25      	ldr	r3, [pc, #148]	; (8003448 <readAcc.isra.0+0x174>)
 80033b2:	f7fe fb95 	bl	8001ae0 <__aeabi_ddiv>
 80033b6:	f7ff fec3 	bl	8003140 <__aeabi_d2f>
 80033ba:	4b24      	ldr	r3, [pc, #144]	; (800344c <readAcc.isra.0+0x178>)
 80033bc:	baf6      	revsh	r6, r6
 80033be:	4682      	mov	sl, r0
 80033c0:	6018      	str	r0, [r3, #0]
	Gy = Gyro_Y_RAW/131.0;
 80033c2:	0030      	movs	r0, r6
 80033c4:	f7ff fe1e 	bl	8003004 <__aeabi_i2d>
 80033c8:	2200      	movs	r2, #0
 80033ca:	4b1f      	ldr	r3, [pc, #124]	; (8003448 <readAcc.isra.0+0x174>)
 80033cc:	f7fe fb88 	bl	8001ae0 <__aeabi_ddiv>
 80033d0:	f7ff feb6 	bl	8003140 <__aeabi_d2f>
 80033d4:	4b1e      	ldr	r3, [pc, #120]	; (8003450 <readAcc.isra.0+0x17c>)
 80033d6:	baed      	revsh	r5, r5
 80033d8:	1c06      	adds	r6, r0, #0
 80033da:	6018      	str	r0, [r3, #0]
	Gz = Gyro_Z_RAW/131.0;
 80033dc:	0028      	movs	r0, r5
 80033de:	f7ff fe11 	bl	8003004 <__aeabi_i2d>
 80033e2:	2200      	movs	r2, #0
 80033e4:	4b18      	ldr	r3, [pc, #96]	; (8003448 <readAcc.isra.0+0x174>)
 80033e6:	f7fe fb7b 	bl	8001ae0 <__aeabi_ddiv>
 80033ea:	f7ff fea9 	bl	8003140 <__aeabi_d2f>
 80033ee:	4b19      	ldr	r3, [pc, #100]	; (8003454 <readAcc.isra.0+0x180>)
	ACC_GYRO_data[0]=Ax;
	ACC_GYRO_data[1]=Ay;
	ACC_GYRO_data[2]=Az;
	ACC_GYRO_data[3]=Gx;
	ACC_GYRO_data[4]=Gy;
 80033f0:	6126      	str	r6, [r4, #16]
	Gz = Gyro_Z_RAW/131.0;
 80033f2:	6018      	str	r0, [r3, #0]
	ACC_GYRO_data[0]=Ax;
 80033f4:	4643      	mov	r3, r8
 80033f6:	681b      	ldr	r3, [r3, #0]
	ACC_GYRO_data[5]=Gz;
 80033f8:	6160      	str	r0, [r4, #20]
	ACC_GYRO_data[0]=Ax;
 80033fa:	6023      	str	r3, [r4, #0]
	ACC_GYRO_data[1]=Ay;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6063      	str	r3, [r4, #4]
	ACC_GYRO_data[2]=Az;
 8003400:	464b      	mov	r3, r9
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	60a3      	str	r3, [r4, #8]
	ACC_GYRO_data[3]=Gx;
 8003406:	4653      	mov	r3, sl
 8003408:	60e3      	str	r3, [r4, #12]
	return(ACC_GYRO_data);

	//sprintf (buf, "%.2f", Ax);
}
 800340a:	b007      	add	sp, #28
 800340c:	bcf0      	pop	{r4, r5, r6, r7}
 800340e:	46bb      	mov	fp, r7
 8003410:	46b2      	mov	sl, r6
 8003412:	46a9      	mov	r9, r5
 8003414:	46a0      	mov	r8, r4
 8003416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003418:	200002ec 	.word	0x200002ec
 800341c:	200047bc 	.word	0x200047bc
 8003420:	20000320 	.word	0x20000320
 8003424:	20000322 	.word	0x20000322
 8003428:	20000324 	.word	0x20000324
 800342c:	20000328 	.word	0x20000328
 8003430:	3f100000 	.word	0x3f100000
 8003434:	20000330 	.word	0x20000330
 8003438:	2000032c 	.word	0x2000032c
 800343c:	20001df8 	.word	0x20001df8
 8003440:	20001dfa 	.word	0x20001dfa
 8003444:	20001dfc 	.word	0x20001dfc
 8003448:	40606000 	.word	0x40606000
 800344c:	20001df0 	.word	0x20001df0
 8003450:	20001df4 	.word	0x20001df4
 8003454:	20001e00 	.word	0x20001e00

08003458 <StartTask03>:
 8003458:	b510      	push	{r4, lr}
 800345a:	2001      	movs	r0, #1
 800345c:	f007 fd40 	bl	800aee0 <osDelay>
 8003460:	e7fb      	b.n	800345a <StartTask03+0x2>
 8003462:	46c0      	nop			; (mov r8, r8)

08003464 <RestartGSM>:
	}
	return 1;
}

void RestartGSM()
{
 8003464:	b570      	push	{r4, r5, r6, lr}
	SET_GSM_VCC_EN(1);
	SET_PWRKEY(0);
	HAL_Delay(700);
 8003466:	25af      	movs	r5, #175	; 0xaf
	SET_PWRKEY(1);
	HAL_Delay(500);
 8003468:	26fa      	movs	r6, #250	; 0xfa
	}
}

static void SET_GSM_VCC_EN(int val){
	if(val==1){
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_SET);
 800346a:	4c1f      	ldr	r4, [pc, #124]	; (80034e8 <RestartGSM+0x84>)
 800346c:	2201      	movs	r2, #1
 800346e:	0020      	movs	r0, r4
 8003470:	2140      	movs	r1, #64	; 0x40
 8003472:	f004 ffe5 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_Delay(700);
 8003476:	00ad      	lsls	r5, r5, #2
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_RESET);
 8003478:	2200      	movs	r2, #0
 800347a:	2180      	movs	r1, #128	; 0x80
 800347c:	0020      	movs	r0, r4
 800347e:	f004 ffdf 	bl	8008440 <HAL_GPIO_WritePin>
 8003482:	0028      	movs	r0, r5
 8003484:	f004 f914 	bl	80076b0 <HAL_Delay>
	HAL_Delay(500);
 8003488:	0076      	lsls	r6, r6, #1
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_SET);
 800348a:	2201      	movs	r2, #1
 800348c:	2180      	movs	r1, #128	; 0x80
 800348e:	0020      	movs	r0, r4
 8003490:	f004 ffd6 	bl	8008440 <HAL_GPIO_WritePin>
 8003494:	0030      	movs	r0, r6
 8003496:	f004 f90b 	bl	80076b0 <HAL_Delay>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_RESET);
 800349a:	2200      	movs	r2, #0
 800349c:	2180      	movs	r1, #128	; 0x80
 800349e:	0020      	movs	r0, r4
 80034a0:	f004 ffce 	bl	8008440 <HAL_GPIO_WritePin>
	SET_PWRKEY(0);
	HAL_Delay(700);
 80034a4:	0028      	movs	r0, r5
 80034a6:	f004 f903 	bl	80076b0 <HAL_Delay>
	}
	else if(val==0){
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_RESET);
 80034aa:	2200      	movs	r2, #0
 80034ac:	2140      	movs	r1, #64	; 0x40
 80034ae:	0020      	movs	r0, r4
 80034b0:	f004 ffc6 	bl	8008440 <HAL_GPIO_WritePin>
	SET_GSM_VCC_EN(0);
	HAL_Delay(700);
 80034b4:	0028      	movs	r0, r5
 80034b6:	f004 f8fb 	bl	80076b0 <HAL_Delay>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_SET);
 80034ba:	2201      	movs	r2, #1
 80034bc:	2180      	movs	r1, #128	; 0x80
 80034be:	0020      	movs	r0, r4
 80034c0:	f004 ffbe 	bl	8008440 <HAL_GPIO_WritePin>
	SET_PWRKEY(1);
	HAL_Delay(500);
 80034c4:	0030      	movs	r0, r6
 80034c6:	f004 f8f3 	bl	80076b0 <HAL_Delay>
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_SET);
 80034ca:	2201      	movs	r2, #1
 80034cc:	2140      	movs	r1, #64	; 0x40
 80034ce:	0020      	movs	r0, r4
 80034d0:	f004 ffb6 	bl	8008440 <HAL_GPIO_WritePin>
	SET_GSM_VCC_EN(1);
	HAL_Delay(200);
 80034d4:	20c8      	movs	r0, #200	; 0xc8
 80034d6:	f004 f8eb 	bl	80076b0 <HAL_Delay>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_RESET);
 80034da:	2200      	movs	r2, #0
 80034dc:	2180      	movs	r1, #128	; 0x80
 80034de:	0020      	movs	r0, r4
 80034e0:	f004 ffae 	bl	8008440 <HAL_GPIO_WritePin>
	SET_PWRKEY(0);
}
 80034e4:	bd70      	pop	{r4, r5, r6, pc}
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	50000800 	.word	0x50000800

080034ec <SendGSMCode>:

void SendGSMCode(const char cmd[])
{
 80034ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ee:	46c6      	mov	lr, r8

	memset(GSMData, 0, 990);
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80034f0:	270c      	movs	r7, #12
{
 80034f2:	0005      	movs	r5, r0
 80034f4:	b500      	push	{lr}
	memset(GSMData, 0, 990);
 80034f6:	2100      	movs	r1, #0
{
 80034f8:	b082      	sub	sp, #8
	memset(GSMData, 0, 990);
 80034fa:	4a24      	ldr	r2, [pc, #144]	; (800358c <SendGSMCode+0xa0>)
 80034fc:	4824      	ldr	r0, [pc, #144]	; (8003590 <SendGSMCode+0xa4>)
 80034fe:	f00b f8a1 	bl	800e644 <memset>
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003502:	4b24      	ldr	r3, [pc, #144]	; (8003594 <SendGSMCode+0xa8>)
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003504:	4e24      	ldr	r6, [pc, #144]	; (8003598 <SendGSMCode+0xac>)
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003506:	681b      	ldr	r3, [r3, #0]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003508:	2201      	movs	r2, #1
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 800350a:	621f      	str	r7, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800350c:	4923      	ldr	r1, [pc, #140]	; (800359c <SendGSMCode+0xb0>)
 800350e:	0030      	movs	r0, r6
 8003510:	f007 fb90 	bl	800ac34 <HAL_UART_Receive_DMA>
	memset(GSMTXC, 0, 100);
 8003514:	4c22      	ldr	r4, [pc, #136]	; (80035a0 <SendGSMCode+0xb4>)
 8003516:	2264      	movs	r2, #100	; 0x64
 8003518:	2100      	movs	r1, #0
 800351a:	0020      	movs	r0, r4
 800351c:	f00b f892 	bl	800e644 <memset>
	if ((strlen(cmd) > 90) & (debug == 1))
 8003520:	0028      	movs	r0, r5
 8003522:	f7fc fdf1 	bl	8000108 <strlen>
 8003526:	4b1f      	ldr	r3, [pc, #124]	; (80035a4 <SendGSMCode+0xb8>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <SendGSMCode+0x46>
 800352e:	285a      	cmp	r0, #90	; 0x5a
 8003530:	d818      	bhi.n	8003564 <SendGSMCode+0x78>
	{
		Debug_Tx("Error:GSM Code Length Exceed");
	}
	strcpy(GSMTXC, cmd);
 8003532:	0029      	movs	r1, r5
 8003534:	0020      	movs	r0, r4
 8003536:	f00b f94b 	bl	800e7d0 <stpcpy>
	strcat(GSMTXC, "\r\n");
 800353a:	491b      	ldr	r1, [pc, #108]	; (80035a8 <SendGSMCode+0xbc>)
 800353c:	2203      	movs	r2, #3
 800353e:	f00b fa53 	bl	800e9e8 <memcpy>




static void GSM_Tx(const char _out[]){
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003542:	220c      	movs	r2, #12
 8003544:	6833      	ldr	r3, [r6, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 8003546:	0020      	movs	r0, r4
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003548:	621a      	str	r2, [r3, #32]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 800354a:	f7fc fddd 	bl	8000108 <strlen>
 800354e:	2396      	movs	r3, #150	; 0x96
 8003550:	b282      	uxth	r2, r0
 8003552:	0021      	movs	r1, r4
 8003554:	0030      	movs	r0, r6
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	f007 f99e 	bl	800a898 <HAL_UART_Transmit>

	// Debug_Tx(GSMTXC);
	GSM_Tx(GSMTXC);
	// return GSM_Rx();
}
 800355c:	b002      	add	sp, #8
 800355e:	bc80      	pop	{r7}
 8003560:	46b8      	mov	r8, r7
 8003562:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003564:	4b11      	ldr	r3, [pc, #68]	; (80035ac <SendGSMCode+0xc0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003566:	221c      	movs	r2, #28
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003568:	4698      	mov	r8, r3
 800356a:	681b      	ldr	r3, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800356c:	4640      	mov	r0, r8
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800356e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003570:	490f      	ldr	r1, [pc, #60]	; (80035b0 <SendGSMCode+0xc4>)
 8003572:	4b10      	ldr	r3, [pc, #64]	; (80035b4 <SendGSMCode+0xc8>)
 8003574:	f007 f990 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003578:	4b0f      	ldr	r3, [pc, #60]	; (80035b8 <SendGSMCode+0xcc>)
 800357a:	a901      	add	r1, sp, #4
 800357c:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800357e:	2202      	movs	r2, #2
 8003580:	230a      	movs	r3, #10
 8003582:	4640      	mov	r0, r8
 8003584:	f007 f988 	bl	800a898 <HAL_UART_Transmit>
}
 8003588:	e7d3      	b.n	8003532 <SendGSMCode+0x46>
 800358a:	46c0      	nop			; (mov r8, r8)
 800358c:	000003de 	.word	0x000003de
 8003590:	20000550 	.word	0x20000550
 8003594:	20004954 	.word	0x20004954
 8003598:	200048c0 	.word	0x200048c0
 800359c:	2000054c 	.word	0x2000054c
 80035a0:	20001d8c 	.word	0x20001d8c
 80035a4:	200000c4 	.word	0x200000c4
 80035a8:	0801231c 	.word	0x0801231c
 80035ac:	200049e8 	.word	0x200049e8
 80035b0:	080122fc 	.word	0x080122fc
 80035b4:	00001388 	.word	0x00001388
 80035b8:	00000a0d 	.word	0x00000a0d

080035bc <SendGSMCodeL>:
	GSM_Tx(cmd);
	// return GSM_Rx();
}

void SendGSMCodeL(const char cmd[])
{
 80035bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035be:	46c6      	mov	lr, r8
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80035c0:	270c      	movs	r7, #12
{
 80035c2:	0005      	movs	r5, r0
 80035c4:	b500      	push	{lr}
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80035c6:	4b25      	ldr	r3, [pc, #148]	; (800365c <SendGSMCodeL+0xa0>)
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 80035c8:	4e25      	ldr	r6, [pc, #148]	; (8003660 <SendGSMCodeL+0xa4>)
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80035ca:	681b      	ldr	r3, [r3, #0]
{
 80035cc:	b082      	sub	sp, #8
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 80035ce:	621f      	str	r7, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 80035d0:	2201      	movs	r2, #1
 80035d2:	4924      	ldr	r1, [pc, #144]	; (8003664 <SendGSMCodeL+0xa8>)
 80035d4:	0030      	movs	r0, r6
 80035d6:	f007 fb2d 	bl	800ac34 <HAL_UART_Receive_DMA>

	memset(GSMData, 0, 990);
 80035da:	2100      	movs	r1, #0
 80035dc:	4a22      	ldr	r2, [pc, #136]	; (8003668 <SendGSMCodeL+0xac>)
 80035de:	4823      	ldr	r0, [pc, #140]	; (800366c <SendGSMCodeL+0xb0>)
 80035e0:	f00b f830 	bl	800e644 <memset>
	memset(GSMTXC, 0, 100);
 80035e4:	4c22      	ldr	r4, [pc, #136]	; (8003670 <SendGSMCodeL+0xb4>)
 80035e6:	2264      	movs	r2, #100	; 0x64
 80035e8:	2100      	movs	r1, #0
 80035ea:	0020      	movs	r0, r4
 80035ec:	f00b f82a 	bl	800e644 <memset>
	if ((strlen(cmd) > 90) & (debug == 1))
 80035f0:	0028      	movs	r0, r5
 80035f2:	f7fc fd89 	bl	8000108 <strlen>
 80035f6:	4b1f      	ldr	r3, [pc, #124]	; (8003674 <SendGSMCodeL+0xb8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <SendGSMCodeL+0x46>
 80035fe:	285a      	cmp	r0, #90	; 0x5a
 8003600:	d818      	bhi.n	8003634 <SendGSMCodeL+0x78>
	{
		Debug_Tx("Error:GSM Code Length Exceed");
	}
	strcpy(GSMTXC, cmd);
 8003602:	0029      	movs	r1, r5
 8003604:	0020      	movs	r0, r4
 8003606:	f00b f8e3 	bl	800e7d0 <stpcpy>
	strcat(GSMTXC, "\r\n");
 800360a:	491b      	ldr	r1, [pc, #108]	; (8003678 <SendGSMCodeL+0xbc>)
 800360c:	2203      	movs	r2, #3
 800360e:	f00b f9eb 	bl	800e9e8 <memcpy>
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003612:	220c      	movs	r2, #12
 8003614:	6833      	ldr	r3, [r6, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 8003616:	0020      	movs	r0, r4
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003618:	621a      	str	r2, [r3, #32]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 800361a:	f7fc fd75 	bl	8000108 <strlen>
 800361e:	2396      	movs	r3, #150	; 0x96
 8003620:	b282      	uxth	r2, r0
 8003622:	0021      	movs	r1, r4
 8003624:	0030      	movs	r0, r6
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	f007 f936 	bl	800a898 <HAL_UART_Transmit>
	// Debug_Tx(GSMTXC);
	GSM_Tx(GSMTXC);

	// return GSM_RxL();
}
 800362c:	b002      	add	sp, #8
 800362e:	bc80      	pop	{r7}
 8003630:	46b8      	mov	r8, r7
 8003632:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003634:	4b11      	ldr	r3, [pc, #68]	; (800367c <SendGSMCodeL+0xc0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003636:	221c      	movs	r2, #28
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003638:	4698      	mov	r8, r3
 800363a:	681b      	ldr	r3, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800363c:	4640      	mov	r0, r8
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800363e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003640:	490f      	ldr	r1, [pc, #60]	; (8003680 <SendGSMCodeL+0xc4>)
 8003642:	4b10      	ldr	r3, [pc, #64]	; (8003684 <SendGSMCodeL+0xc8>)
 8003644:	f007 f928 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003648:	4b0f      	ldr	r3, [pc, #60]	; (8003688 <SendGSMCodeL+0xcc>)
 800364a:	a901      	add	r1, sp, #4
 800364c:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800364e:	2202      	movs	r2, #2
 8003650:	230a      	movs	r3, #10
 8003652:	4640      	mov	r0, r8
 8003654:	f007 f920 	bl	800a898 <HAL_UART_Transmit>
}
 8003658:	e7d3      	b.n	8003602 <SendGSMCodeL+0x46>
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	20004954 	.word	0x20004954
 8003660:	200048c0 	.word	0x200048c0
 8003664:	2000054c 	.word	0x2000054c
 8003668:	000003de 	.word	0x000003de
 800366c:	20000550 	.word	0x20000550
 8003670:	20001d8c 	.word	0x20001d8c
 8003674:	200000c4 	.word	0x200000c4
 8003678:	0801231c 	.word	0x0801231c
 800367c:	200049e8 	.word	0x200049e8
 8003680:	080122fc 	.word	0x080122fc
 8003684:	00001388 	.word	0x00001388
 8003688:	00000a0d 	.word	0x00000a0d

0800368c <SendGSMData>:

void SendGSMData(const char data[])
{
 800368c:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 800368e:	270c      	movs	r7, #12
 8003690:	4b18      	ldr	r3, [pc, #96]	; (80036f4 <SendGSMData+0x68>)
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003692:	4c19      	ldr	r4, [pc, #100]	; (80036f8 <SendGSMData+0x6c>)
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003694:	681b      	ldr	r3, [r3, #0]
{
 8003696:	b083      	sub	sp, #12
 8003698:	0005      	movs	r5, r0
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 800369a:	621f      	str	r7, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800369c:	2201      	movs	r2, #1
 800369e:	0020      	movs	r0, r4
 80036a0:	4916      	ldr	r1, [pc, #88]	; (80036fc <SendGSMData+0x70>)
 80036a2:	f007 fac7 	bl	800ac34 <HAL_UART_Receive_DMA>

	memset(GSMData, 0, 990);
 80036a6:	2100      	movs	r1, #0
 80036a8:	4a15      	ldr	r2, [pc, #84]	; (8003700 <SendGSMData+0x74>)
 80036aa:	4816      	ldr	r0, [pc, #88]	; (8003704 <SendGSMData+0x78>)
 80036ac:	f00a ffca 	bl	800e644 <memset>
	uint8_t end[3];
	memset(end, 0, 3);
 80036b0:	466b      	mov	r3, sp
 80036b2:	2202      	movs	r2, #2
 80036b4:	2100      	movs	r1, #0
 80036b6:	1d58      	adds	r0, r3, #5
 80036b8:	f00a ffc4 	bl	800e644 <memset>
	end[0] = 0x1A;
 80036bc:	231a      	movs	r3, #26
	memset(end, 0, 3);
 80036be:	ae01      	add	r6, sp, #4
	end[0] = 0x1A;
 80036c0:	7033      	strb	r3, [r6, #0]
	//memset(_out,0,strlen(_out));
}

static void GSM_TxL(const char _out[]){

	  __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80036c2:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 5000);
 80036c4:	0028      	movs	r0, r5
	  __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80036c6:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 5000);
 80036c8:	f7fc fd1e 	bl	8000108 <strlen>
 80036cc:	0029      	movs	r1, r5
 80036ce:	b282      	uxth	r2, r0
 80036d0:	4b0d      	ldr	r3, [pc, #52]	; (8003708 <SendGSMData+0x7c>)
 80036d2:	0020      	movs	r0, r4
 80036d4:	f007 f8e0 	bl	800a898 <HAL_UART_Transmit>
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80036d8:	6823      	ldr	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 80036da:	0030      	movs	r0, r6
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80036dc:	621f      	str	r7, [r3, #32]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 80036de:	f7fc fd13 	bl	8000108 <strlen>
 80036e2:	2396      	movs	r3, #150	; 0x96
 80036e4:	b282      	uxth	r2, r0
 80036e6:	0031      	movs	r1, r6
 80036e8:	0020      	movs	r0, r4
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	f007 f8d4 	bl	800a898 <HAL_UART_Transmit>
	// strcat(GSMTXD,(char*)end);
	GSM_TxL(data);
	GSM_Tx((char *)end);

	// return GSM_Rx();
}
 80036f0:	b003      	add	sp, #12
 80036f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036f4:	20004954 	.word	0x20004954
 80036f8:	200048c0 	.word	0x200048c0
 80036fc:	2000054c 	.word	0x2000054c
 8003700:	000003de 	.word	0x000003de
 8003704:	20000550 	.word	0x20000550
 8003708:	00001388 	.word	0x00001388

0800370c <EndTransfer>:

void EndTransfer()
{
 800370c:	b570      	push	{r4, r5, r6, lr}

	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 800370e:	260c      	movs	r6, #12
 8003710:	4b12      	ldr	r3, [pc, #72]	; (800375c <EndTransfer+0x50>)
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003712:	4c13      	ldr	r4, [pc, #76]	; (8003760 <EndTransfer+0x54>)
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003714:	681b      	ldr	r3, [r3, #0]
{
 8003716:	b082      	sub	sp, #8
	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF | UART_CLEAR_OREF);
 8003718:	621e      	str	r6, [r3, #32]
	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800371a:	2201      	movs	r2, #1
 800371c:	0020      	movs	r0, r4
 800371e:	4911      	ldr	r1, [pc, #68]	; (8003764 <EndTransfer+0x58>)
 8003720:	f007 fa88 	bl	800ac34 <HAL_UART_Receive_DMA>
	memset(GSMData, 0, 990);
 8003724:	2100      	movs	r1, #0
 8003726:	4a10      	ldr	r2, [pc, #64]	; (8003768 <EndTransfer+0x5c>)
 8003728:	4810      	ldr	r0, [pc, #64]	; (800376c <EndTransfer+0x60>)
 800372a:	f00a ff8b 	bl	800e644 <memset>
	uint8_t end[3];
	memset(end, 0, 3);
 800372e:	466b      	mov	r3, sp
 8003730:	2202      	movs	r2, #2
 8003732:	2100      	movs	r1, #0
 8003734:	1d58      	adds	r0, r3, #5
 8003736:	f00a ff85 	bl	800e644 <memset>
	end[0] = 0x1A;
 800373a:	231a      	movs	r3, #26
	memset(end, 0, 3);
 800373c:	ad01      	add	r5, sp, #4
	end[0] = 0x1A;
 800373e:	702b      	strb	r3, [r5, #0]
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003740:	6823      	ldr	r3, [r4, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 8003742:	0028      	movs	r0, r5
	 __HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003744:	621e      	str	r6, [r3, #32]
		HAL_UART_Transmit(&huart1, (uint8_t *) _out, strlen(_out), 300);
 8003746:	f7fc fcdf 	bl	8000108 <strlen>
 800374a:	2396      	movs	r3, #150	; 0x96
 800374c:	b282      	uxth	r2, r0
 800374e:	0029      	movs	r1, r5
 8003750:	0020      	movs	r0, r4
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	f007 f8a0 	bl	800a898 <HAL_UART_Transmit>
	GSM_Tx((char *)end);
	// return GSM_Rx();
}
 8003758:	b002      	add	sp, #8
 800375a:	bd70      	pop	{r4, r5, r6, pc}
 800375c:	20004954 	.word	0x20004954
 8003760:	200048c0 	.word	0x200048c0
 8003764:	2000054c 	.word	0x2000054c
 8003768:	000003de 	.word	0x000003de
 800376c:	20000550 	.word	0x20000550

08003770 <waitForResponse>:
int waitForResponse(const char* expectedResponse, int timeout) {
	memset(GSMReply3, 0, 500);
 8003770:	22fa      	movs	r2, #250	; 0xfa
int waitForResponse(const char* expectedResponse, int timeout) {
 8003772:	b5f0      	push	{r4, r5, r6, r7, lr}
	memset(GSMReply3, 0, 500);
 8003774:	0052      	lsls	r2, r2, #1
int waitForResponse(const char* expectedResponse, int timeout) {
 8003776:	b083      	sub	sp, #12
 8003778:	0006      	movs	r6, r0
 800377a:	000d      	movs	r5, r1
	memset(GSMReply3, 0, 500);
 800377c:	481f      	ldr	r0, [pc, #124]	; (80037fc <waitForResponse+0x8c>)
 800377e:	2100      	movs	r1, #0
 8003780:	f00a ff60 	bl	800e644 <memset>
    uint16_t rxBufferIndex = 0;
    int ret=0;

	int stT = HAL_GetTick();
 8003784:	f003 ff8e 	bl	80076a4 <HAL_GetTick>
 8003788:	4f1d      	ldr	r7, [pc, #116]	; (8003800 <waitForResponse+0x90>)
 800378a:	0004      	movs	r4, r0
	while (((HAL_GetTick() - stT) <= timeout)){
 800378c:	e005      	b.n	800379a <waitForResponse+0x2a>
		//HAL_UART_Receive(&huart1, (uint8_t*)(GSMReply3 + rxBufferIndex), 1, HAL_MAX_DELAY);
        //rxBufferIndex++;
		//strlen(GSMData)
        if (strstr(GSMData, expectedResponse) != NULL) {
 800378e:	0031      	movs	r1, r6
 8003790:	0038      	movs	r0, r7
 8003792:	f00b f807 	bl	800e7a4 <strstr>
 8003796:	2800      	cmp	r0, #0
 8003798:	d12d      	bne.n	80037f6 <waitForResponse+0x86>
	while (((HAL_GetTick() - stT) <= timeout)){
 800379a:	f003 ff83 	bl	80076a4 <HAL_GetTick>
 800379e:	1b00      	subs	r0, r0, r4
 80037a0:	42a8      	cmp	r0, r5
 80037a2:	d9f4      	bls.n	800378e <waitForResponse+0x1e>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80037a4:	260c      	movs	r6, #12
 80037a6:	4c17      	ldr	r4, [pc, #92]	; (8003804 <waitForResponse+0x94>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80037a8:	2216      	movs	r2, #22
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80037aa:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80037ac:	4916      	ldr	r1, [pc, #88]	; (8003808 <waitForResponse+0x98>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80037ae:	621e      	str	r6, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80037b0:	0020      	movs	r0, r4
 80037b2:	4b16      	ldr	r3, [pc, #88]	; (800380c <waitForResponse+0x9c>)
 80037b4:	f007 f870 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80037b8:	466b      	mov	r3, sp
 80037ba:	4d15      	ldr	r5, [pc, #84]	; (8003810 <waitForResponse+0xa0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80037bc:	2202      	movs	r2, #2
 80037be:	a901      	add	r1, sp, #4
	char newline[2] = "\r\n";
 80037c0:	809d      	strh	r5, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80037c2:	0020      	movs	r0, r4
 80037c4:	230a      	movs	r3, #10
 80037c6:	f007 f867 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80037ca:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80037cc:	0038      	movs	r0, r7
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80037ce:	621e      	str	r6, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80037d0:	f7fc fc9a 	bl	8000108 <strlen>
 80037d4:	0039      	movs	r1, r7
 80037d6:	b282      	uxth	r2, r0
 80037d8:	4b0c      	ldr	r3, [pc, #48]	; (800380c <waitForResponse+0x9c>)
 80037da:	0020      	movs	r0, r4
 80037dc:	f007 f85c 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80037e0:	466b      	mov	r3, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80037e2:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 80037e4:	809d      	strh	r5, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80037e6:	0020      	movs	r0, r4
 80037e8:	230a      	movs	r3, #10
 80037ea:	a901      	add	r1, sp, #4
 80037ec:	f007 f854 	bl	800a898 <HAL_UART_Transmit>
    int ret=0;
 80037f0:	2000      	movs	r0, #0
        }
    }
	if(ret==0){Debug_Tx("gsm no reply timeout>>");Debug_Tx(GSMData);}
	return ret;

}
 80037f2:	b003      	add	sp, #12
 80037f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        	ret=1;
 80037f6:	2001      	movs	r0, #1
	return ret;
 80037f8:	e7fb      	b.n	80037f2 <waitForResponse+0x82>
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	20001b94 	.word	0x20001b94
 8003800:	20000550 	.word	0x20000550
 8003804:	200049e8 	.word	0x200049e8
 8003808:	08012428 	.word	0x08012428
 800380c:	00001388 	.word	0x00001388
 8003810:	00000a0d 	.word	0x00000a0d

08003814 <GetGSMReply>:

char *GetGSMReply(int extra, const char *find, int gap, const char *LineEnd, const char *ErrorMsg, int timeout, const char *finChar)
{
 8003814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003816:	46de      	mov	lr, fp
 8003818:	464e      	mov	r6, r9
 800381a:	4645      	mov	r5, r8
 800381c:	4657      	mov	r7, sl
 800381e:	b5e0      	push	{r5, r6, r7, lr}
 8003820:	b087      	sub	sp, #28
 8003822:	469a      	mov	sl, r3
 8003824:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003826:	9202      	str	r2, [sp, #8]
 8003828:	4699      	mov	r9, r3
	memset(GSMReply, 0, 100);
 800382a:	4b78      	ldr	r3, [pc, #480]	; (8003a0c <GetGSMReply+0x1f8>)
 800382c:	2264      	movs	r2, #100	; 0x64
 800382e:	0018      	movs	r0, r3
{
 8003830:	468b      	mov	fp, r1
	memset(GSMReply, 0, 100);
 8003832:	2100      	movs	r1, #0
 8003834:	9303      	str	r3, [sp, #12]
 8003836:	f00a ff05 	bl	800e644 <memset>
	memset(GSMInData, 0, 1000);
 800383a:	22fa      	movs	r2, #250	; 0xfa
 800383c:	4d74      	ldr	r5, [pc, #464]	; (8003a10 <GetGSMReply+0x1fc>)
 800383e:	2100      	movs	r1, #0
 8003840:	0092      	lsls	r2, r2, #2
 8003842:	0028      	movs	r0, r5
 8003844:	f00a fefe 	bl	800e644 <memset>
	int stT = HAL_GetTick();
 8003848:	f003 ff2c 	bl	80076a4 <HAL_GetTick>
 800384c:	4680      	mov	r8, r0
void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800384e:	4b71      	ldr	r3, [pc, #452]	; (8003a14 <GetGSMReply+0x200>)
	while (((HAL_GetTick() - stT) <= timeout))
	{
		HAL_Delay(70);
		if (strlen(GSMData) > 0)
 8003850:	4e71      	ldr	r6, [pc, #452]	; (8003a18 <GetGSMReply+0x204>)
			}
			gsmER = 0;
		}
		else
		{
			gsmER++;
 8003852:	4c72      	ldr	r4, [pc, #456]	; (8003a1c <GetGSMReply+0x208>)
 8003854:	9301      	str	r3, [sp, #4]
	while (((HAL_GetTick() - stT) <= timeout))
 8003856:	f003 ff25 	bl	80076a4 <HAL_GetTick>
 800385a:	4643      	mov	r3, r8
 800385c:	1ac0      	subs	r0, r0, r3
 800385e:	4581      	cmp	r9, r0
 8003860:	d31f      	bcc.n	80038a2 <GetGSMReply+0x8e>
		HAL_Delay(70);
 8003862:	2046      	movs	r0, #70	; 0x46
 8003864:	f003 ff24 	bl	80076b0 <HAL_Delay>
		if (strlen(GSMData) > 0)
 8003868:	7837      	ldrb	r7, [r6, #0]
 800386a:	2f00      	cmp	r7, #0
 800386c:	d128      	bne.n	80038c0 <GetGSMReply+0xac>
			gsmER++;
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	3301      	adds	r3, #1
 8003872:	6023      	str	r3, [r4, #0]
			if (gsmER > 9)
 8003874:	2b09      	cmp	r3, #9
 8003876:	ddee      	ble.n	8003856 <GetGSMReply+0x42>
			{
				RestartGSM();
 8003878:	f7ff fdf4 	bl	8003464 <RestartGSM>
 800387c:	4b68      	ldr	r3, [pc, #416]	; (8003a20 <GetGSMReply+0x20c>)
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800387e:	4869      	ldr	r0, [pc, #420]	; (8003a24 <GetGSMReply+0x210>)
void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	230c      	movs	r3, #12
 8003884:	9901      	ldr	r1, [sp, #4]
 8003886:	6213      	str	r3, [r2, #32]
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003888:	6802      	ldr	r2, [r0, #0]
void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800388a:	700f      	strb	r7, [r1, #0]
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800388c:	6213      	str	r3, [r2, #32]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800388e:	2201      	movs	r2, #1
 8003890:	f007 f9d0 	bl	800ac34 <HAL_UART_Receive_DMA>
				restartGSMuart();
				gsmER = 0;
 8003894:	6027      	str	r7, [r4, #0]
	while (((HAL_GetTick() - stT) <= timeout))
 8003896:	f003 ff05 	bl	80076a4 <HAL_GetTick>
 800389a:	4643      	mov	r3, r8
 800389c:	1ac0      	subs	r0, r0, r3
 800389e:	4581      	cmp	r9, r0
 80038a0:	d2df      	bcs.n	8003862 <GetGSMReply+0x4e>
			}
		}
	}

	// Debug_Tx(GSMInData);
	if (strlen(GSMReply) < 1)
 80038a2:	9b03      	ldr	r3, [sp, #12]
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d05c      	beq.n	8003964 <GetGSMReply+0x150>
		// Debug_Tx(GSMData);
		// Debug_Tx("****");
		// Debug_Tx(GSMReply);
		// Debug_Tx("____returnOK_____");
	}
	HAL_Delay(100);
 80038aa:	2064      	movs	r0, #100	; 0x64
 80038ac:	f003 ff00 	bl	80076b0 <HAL_Delay>
	// if (strlen(GSMData)<1)restartGSMuart();
	return GSMReply;
}
 80038b0:	9803      	ldr	r0, [sp, #12]
 80038b2:	b007      	add	sp, #28
 80038b4:	bcf0      	pop	{r4, r5, r6, r7}
 80038b6:	46bb      	mov	fp, r7
 80038b8:	46b2      	mov	sl, r6
 80038ba:	46a9      	mov	r9, r5
 80038bc:	46a0      	mov	r8, r4
 80038be:	bdf0      	pop	{r4, r5, r6, r7, pc}
			strcpy(GSMInData, GSMData);
 80038c0:	0031      	movs	r1, r6
 80038c2:	0028      	movs	r0, r5
 80038c4:	f00b f87d 	bl	800e9c2 <strcpy>
			char *pq = strstr(GSMInData, finChar);
 80038c8:	0028      	movs	r0, r5
 80038ca:	9912      	ldr	r1, [sp, #72]	; 0x48
 80038cc:	f00a ff6a 	bl	800e7a4 <strstr>
			if ((pq != NULL))
 80038d0:	2800      	cmp	r0, #0
 80038d2:	d025      	beq.n	8003920 <GetGSMReply+0x10c>
				if ((strlen(find) < 1))
 80038d4:	465b      	mov	r3, fp
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d100      	bne.n	80038de <GetGSMReply+0xca>
 80038dc:	e08c      	b.n	80039f8 <GetGSMReply+0x1e4>
				char *p = strstr(GSMInData, find);
 80038de:	4659      	mov	r1, fp
 80038e0:	0028      	movs	r0, r5
 80038e2:	f00a ff5f 	bl	800e7a4 <strstr>
				if ((strlen(LineEnd) < 1))
 80038e6:	4653      	mov	r3, sl
 80038e8:	781b      	ldrb	r3, [r3, #0]
				char *p = strstr(GSMInData, find);
 80038ea:	0007      	movs	r7, r0
				if ((strlen(LineEnd) < 1))
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d100      	bne.n	80038f2 <GetGSMReply+0xde>
 80038f0:	e087      	b.n	8003a02 <GetGSMReply+0x1ee>
					if ((strstr(GSMInData, LineEnd) != NULL))
 80038f2:	4651      	mov	r1, sl
 80038f4:	0028      	movs	r0, r5
 80038f6:	f00a ff55 	bl	800e7a4 <strstr>
 80038fa:	2800      	cmp	r0, #0
 80038fc:	d00c      	beq.n	8003918 <GetGSMReply+0x104>
						if ((strlen(p + gap) > strlen(LineEnd)))
 80038fe:	9b02      	ldr	r3, [sp, #8]
 8003900:	469c      	mov	ip, r3
 8003902:	4467      	add	r7, ip
 8003904:	0038      	movs	r0, r7
 8003906:	f7fc fbff 	bl	8000108 <strlen>
 800390a:	9000      	str	r0, [sp, #0]
 800390c:	4650      	mov	r0, sl
 800390e:	f7fc fbfb 	bl	8000108 <strlen>
 8003912:	9b00      	ldr	r3, [sp, #0]
 8003914:	4283      	cmp	r3, r0
 8003916:	d85f      	bhi.n	80039d8 <GetGSMReply+0x1c4>
			gsmER = 0;
 8003918:	2200      	movs	r2, #0
 800391a:	4b40      	ldr	r3, [pc, #256]	; (8003a1c <GetGSMReply+0x208>)
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	e79a      	b.n	8003856 <GetGSMReply+0x42>
				if ((strstr(GSMInData, "ERROR") != NULL) || (strstr(GSMInData, "FAIL") != NULL))
 8003920:	0028      	movs	r0, r5
 8003922:	4941      	ldr	r1, [pc, #260]	; (8003a28 <GetGSMReply+0x214>)
 8003924:	f00a ff3e 	bl	800e7a4 <strstr>
 8003928:	2800      	cmp	r0, #0
 800392a:	d105      	bne.n	8003938 <GetGSMReply+0x124>
 800392c:	0028      	movs	r0, r5
 800392e:	493f      	ldr	r1, [pc, #252]	; (8003a2c <GetGSMReply+0x218>)
 8003930:	f00a ff38 	bl	800e7a4 <strstr>
 8003934:	2800      	cmp	r0, #0
 8003936:	d0ef      	beq.n	8003918 <GetGSMReply+0x104>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003938:	220c      	movs	r2, #12
 800393a:	4c3d      	ldr	r4, [pc, #244]	; (8003a30 <GetGSMReply+0x21c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800393c:	493d      	ldr	r1, [pc, #244]	; (8003a34 <GetGSMReply+0x220>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800393e:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003940:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003942:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003944:	4b3c      	ldr	r3, [pc, #240]	; (8003a38 <GetGSMReply+0x224>)
 8003946:	3a03      	subs	r2, #3
 8003948:	f006 ffa6 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800394c:	4b3b      	ldr	r3, [pc, #236]	; (8003a3c <GetGSMReply+0x228>)
 800394e:	a905      	add	r1, sp, #20
 8003950:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003952:	2202      	movs	r2, #2
 8003954:	230a      	movs	r3, #10
 8003956:	0020      	movs	r0, r4
 8003958:	f006 ff9e 	bl	800a898 <HAL_UART_Transmit>
	if (strlen(GSMReply) < 1)
 800395c:	9b03      	ldr	r3, [sp, #12]
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1a2      	bne.n	80038aa <GetGSMReply+0x96>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003964:	270c      	movs	r7, #12
 8003966:	4c32      	ldr	r4, [pc, #200]	; (8003a30 <GetGSMReply+0x21c>)
	char newline[2] = "\r\n";
 8003968:	4e34      	ldr	r6, [pc, #208]	; (8003a3c <GetGSMReply+0x228>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800396a:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800396c:	2204      	movs	r2, #4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800396e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003970:	0020      	movs	r0, r4
 8003972:	4933      	ldr	r1, [pc, #204]	; (8003a40 <GetGSMReply+0x22c>)
 8003974:	4b30      	ldr	r3, [pc, #192]	; (8003a38 <GetGSMReply+0x224>)
 8003976:	f006 ff8f 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800397a:	ab04      	add	r3, sp, #16
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800397c:	a905      	add	r1, sp, #20
 800397e:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8003980:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003982:	0020      	movs	r0, r4
 8003984:	230a      	movs	r3, #10
 8003986:	f006 ff87 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800398a:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800398c:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800398e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003990:	f7fc fbba 	bl	8000108 <strlen>
 8003994:	0029      	movs	r1, r5
 8003996:	b282      	uxth	r2, r0
 8003998:	4b27      	ldr	r3, [pc, #156]	; (8003a38 <GetGSMReply+0x224>)
 800399a:	0020      	movs	r0, r4
 800399c:	f006 ff7c 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80039a0:	ab04      	add	r3, sp, #16
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80039a2:	a905      	add	r1, sp, #20
 80039a4:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 80039a6:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80039a8:	0020      	movs	r0, r4
 80039aa:	230a      	movs	r3, #10
 80039ac:	f006 ff74 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80039b0:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80039b2:	9810      	ldr	r0, [sp, #64]	; 0x40
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80039b4:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80039b6:	f7fc fba7 	bl	8000108 <strlen>
 80039ba:	9910      	ldr	r1, [sp, #64]	; 0x40
 80039bc:	b282      	uxth	r2, r0
 80039be:	4b1e      	ldr	r3, [pc, #120]	; (8003a38 <GetGSMReply+0x224>)
 80039c0:	0020      	movs	r0, r4
 80039c2:	f006 ff69 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80039c6:	ab04      	add	r3, sp, #16
 80039c8:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80039ca:	2202      	movs	r2, #2
 80039cc:	230a      	movs	r3, #10
 80039ce:	0020      	movs	r0, r4
 80039d0:	a905      	add	r1, sp, #20
 80039d2:	f006 ff61 	bl	800a898 <HAL_UART_Transmit>
}
 80039d6:	e768      	b.n	80038aa <GetGSMReply+0x96>
							char *p1 = strtok_r(p + gap, LineEnd, NULL); // strtok(GSMData, "\n");strtok(p+gap, );
 80039d8:	0038      	movs	r0, r7
 80039da:	2200      	movs	r2, #0
 80039dc:	4651      	mov	r1, sl
 80039de:	f00a fedc 	bl	800e79a <strtok_r>
 80039e2:	0007      	movs	r7, r0
							if (strlen(p1) < 88)
 80039e4:	f7fc fb90 	bl	8000108 <strlen>
 80039e8:	2857      	cmp	r0, #87	; 0x57
 80039ea:	d895      	bhi.n	8003918 <GetGSMReply+0x104>
								strcpy(GSMReply, p1);
 80039ec:	1c42      	adds	r2, r0, #1
 80039ee:	0039      	movs	r1, r7
 80039f0:	9803      	ldr	r0, [sp, #12]
 80039f2:	f00a fff9 	bl	800e9e8 <memcpy>
								break;
 80039f6:	e754      	b.n	80038a2 <GetGSMReply+0x8e>
					strcpy(GSMReply, pq);
 80039f8:	0001      	movs	r1, r0
 80039fa:	9803      	ldr	r0, [sp, #12]
 80039fc:	f00a ffe1 	bl	800e9c2 <strcpy>
					break;
 8003a00:	e74f      	b.n	80038a2 <GetGSMReply+0x8e>
					strcpy(GSMReply, p);
 8003a02:	0001      	movs	r1, r0
 8003a04:	9803      	ldr	r0, [sp, #12]
 8003a06:	f00a ffdc 	bl	800e9c2 <strcpy>
					break;
 8003a0a:	e74a      	b.n	80038a2 <GetGSMReply+0x8e>
 8003a0c:	20001b30 	.word	0x20001b30
 8003a10:	20001748 	.word	0x20001748
 8003a14:	2000054c 	.word	0x2000054c
 8003a18:	20000550 	.word	0x20000550
 8003a1c:	20004594 	.word	0x20004594
 8003a20:	20004954 	.word	0x20004954
 8003a24:	200048c0 	.word	0x200048c0
 8003a28:	08012440 	.word	0x08012440
 8003a2c:	08012448 	.word	0x08012448
 8003a30:	200049e8 	.word	0x200049e8
 8003a34:	08012450 	.word	0x08012450
 8003a38:	00001388 	.word	0x00001388
 8003a3c:	00000a0d 	.word	0x00000a0d
 8003a40:	0801245c 	.word	0x0801245c

08003a44 <GSMSigQuality>:

int GSMSigQuality()
{
 8003a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a46:	46c6      	mov	lr, r8
	GSMSignal = 0;
 8003a48:	2300      	movs	r3, #0
{
 8003a4a:	b500      	push	{lr}
	GSMSignal = 0;
 8003a4c:	4e46      	ldr	r6, [pc, #280]	; (8003b68 <GSMSigQuality+0x124>)
{
 8003a4e:	b086      	sub	sp, #24
	SendGSMCode(" AT+CSQ");
 8003a50:	4846      	ldr	r0, [pc, #280]	; (8003b6c <GSMSigQuality+0x128>)
	GSMSignal = 0;
 8003a52:	6033      	str	r3, [r6, #0]
	SendGSMCode(" AT+CSQ");
 8003a54:	f7ff fd4a 	bl	80034ec <SendGSMCode>
	HAL_Delay(100);
 8003a58:	2064      	movs	r0, #100	; 0x64
 8003a5a:	f003 fe29 	bl	80076b0 <HAL_Delay>
	GSMSignal = strtod(GetGSMReply(0, "+CSQ:", 5, ",", "Error: AT+CSQ GSM Sig Quality", gpsto_dev, ",0"), NULL);
 8003a5e:	4a44      	ldr	r2, [pc, #272]	; (8003b70 <GSMSigQuality+0x12c>)
 8003a60:	4b44      	ldr	r3, [pc, #272]	; (8003b74 <GSMSigQuality+0x130>)
 8003a62:	9202      	str	r2, [sp, #8]
 8003a64:	4a44      	ldr	r2, [pc, #272]	; (8003b78 <GSMSigQuality+0x134>)
 8003a66:	4945      	ldr	r1, [pc, #276]	; (8003b7c <GSMSigQuality+0x138>)
 8003a68:	6812      	ldr	r2, [r2, #0]
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	9201      	str	r2, [sp, #4]
 8003a6e:	4a44      	ldr	r2, [pc, #272]	; (8003b80 <GSMSigQuality+0x13c>)
 8003a70:	9200      	str	r2, [sp, #0]
 8003a72:	2205      	movs	r2, #5
 8003a74:	f7ff fece 	bl	8003814 <GetGSMReply>
 8003a78:	2100      	movs	r1, #0
 8003a7a:	f009 fd55 	bl	800d528 <strtod>
 8003a7e:	f7ff fb5f 	bl	8003140 <__aeabi_d2f>

	if (GSMSignal > 5)
 8003a82:	4940      	ldr	r1, [pc, #256]	; (8003b84 <GSMSigQuality+0x140>)
	GSMSignal = strtod(GetGSMReply(0, "+CSQ:", 5, ",", "Error: AT+CSQ GSM Sig Quality", gpsto_dev, ",0"), NULL);
 8003a84:	6030      	str	r0, [r6, #0]
	if (GSMSignal > 5)
 8003a86:	f7fc fd35 	bl	80004f4 <__aeabi_fcmpgt>
 8003a8a:	1e04      	subs	r4, r0, #0
 8003a8c:	d020      	beq.n	8003ad0 <GSMSigQuality+0x8c>
		HAL_GPIO_WritePin(DO_LED_NET_GPIO_Port, DO_LED_NET_Pin, GPIO_PIN_SET);
 8003a8e:	2201      	movs	r2, #1
 8003a90:	2102      	movs	r1, #2
 8003a92:	483d      	ldr	r0, [pc, #244]	; (8003b88 <GSMSigQuality+0x144>)
 8003a94:	f004 fcd4 	bl	8008440 <HAL_GPIO_WritePin>
	{
		SET_LED_NET(1);
		ServerConnected = 1;
 8003a98:	2201      	movs	r2, #1
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003a9a:	4c3c      	ldr	r4, [pc, #240]	; (8003b8c <GSMSigQuality+0x148>)
 8003a9c:	4b3c      	ldr	r3, [pc, #240]	; (8003b90 <GSMSigQuality+0x14c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003a9e:	493d      	ldr	r1, [pc, #244]	; (8003b94 <GSMSigQuality+0x150>)
 8003aa0:	601a      	str	r2, [r3, #0]
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003aa2:	6823      	ldr	r3, [r4, #0]
 8003aa4:	320b      	adds	r2, #11
 8003aa6:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003aa8:	0020      	movs	r0, r4
 8003aaa:	4b3b      	ldr	r3, [pc, #236]	; (8003b98 <GSMSigQuality+0x154>)
 8003aac:	3a04      	subs	r2, #4
 8003aae:	f006 fef3 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003ab2:	4b3a      	ldr	r3, [pc, #232]	; (8003b9c <GSMSigQuality+0x158>)
 8003ab4:	a905      	add	r1, sp, #20
 8003ab6:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003ab8:	2202      	movs	r2, #2
 8003aba:	230a      	movs	r3, #10
 8003abc:	0020      	movs	r0, r4
 8003abe:	f006 feeb 	bl	800a898 <HAL_UART_Transmit>
			RestartGSM();
		restartGSMuart();
		Debug_Tx("GSMTRstarted");
		SET_LED_NET(0);
	}
	return (GSMSignal); // must be higher than 5 ,range 0-33
 8003ac2:	6830      	ldr	r0, [r6, #0]
 8003ac4:	f7fd fbf2 	bl	80012ac <__aeabi_f2iz>
}
 8003ac8:	b006      	add	sp, #24
 8003aca:	bc80      	pop	{r7}
 8003acc:	46b8      	mov	r8, r7
 8003ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003ad0:	270c      	movs	r7, #12
 8003ad2:	4d2e      	ldr	r5, [pc, #184]	; (8003b8c <GSMSigQuality+0x148>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003ad4:	2207      	movs	r2, #7
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003ad6:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003ad8:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003ada:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003adc:	4930      	ldr	r1, [pc, #192]	; (8003ba0 <GSMSigQuality+0x15c>)
 8003ade:	4b2e      	ldr	r3, [pc, #184]	; (8003b98 <GSMSigQuality+0x154>)
 8003ae0:	f006 feda 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003ae4:	4b2d      	ldr	r3, [pc, #180]	; (8003b9c <GSMSigQuality+0x158>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003ae6:	a905      	add	r1, sp, #20
	char newline[2] = "\r\n";
 8003ae8:	4698      	mov	r8, r3
 8003aea:	466b      	mov	r3, sp
 8003aec:	4642      	mov	r2, r8
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003aee:	0028      	movs	r0, r5
	char newline[2] = "\r\n";
 8003af0:	829a      	strh	r2, [r3, #20]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003af2:	230a      	movs	r3, #10
 8003af4:	2202      	movs	r2, #2
 8003af6:	f006 fecf 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003afa:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003afc:	220d      	movs	r2, #13
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003afe:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003b00:	0028      	movs	r0, r5
 8003b02:	4928      	ldr	r1, [pc, #160]	; (8003ba4 <GSMSigQuality+0x160>)
 8003b04:	4b24      	ldr	r3, [pc, #144]	; (8003b98 <GSMSigQuality+0x154>)
 8003b06:	f006 fec7 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003b0a:	466b      	mov	r3, sp
 8003b0c:	4642      	mov	r2, r8
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003b0e:	a905      	add	r1, sp, #20
	char newline[2] = "\r\n";
 8003b10:	829a      	strh	r2, [r3, #20]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003b12:	0028      	movs	r0, r5
 8003b14:	230a      	movs	r3, #10
 8003b16:	2202      	movs	r2, #2
 8003b18:	f006 febe 	bl	800a898 <HAL_UART_Transmit>
		gprsok = 0;
 8003b1c:	4b22      	ldr	r3, [pc, #136]	; (8003ba8 <GSMSigQuality+0x164>)
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b1e:	4823      	ldr	r0, [pc, #140]	; (8003bac <GSMSigQuality+0x168>)
 8003b20:	601c      	str	r4, [r3, #0]
		ServerConnected = 0;
 8003b22:	4b1b      	ldr	r3, [pc, #108]	; (8003b90 <GSMSigQuality+0x14c>)
void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b24:	4922      	ldr	r1, [pc, #136]	; (8003bb0 <GSMSigQuality+0x16c>)
 8003b26:	601c      	str	r4, [r3, #0]
 8003b28:	4b22      	ldr	r3, [pc, #136]	; (8003bb4 <GSMSigQuality+0x170>)
 8003b2a:	700c      	strb	r4, [r1, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003b2e:	2201      	movs	r2, #1
void restartGSMuart(){GSMBuff[0]=0;__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b30:	621f      	str	r7, [r3, #32]
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b32:	6803      	ldr	r3, [r0, #0]
 8003b34:	621f      	str	r7, [r3, #32]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8003b36:	f007 f87d 	bl	800ac34 <HAL_UART_Receive_DMA>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b3a:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003b3c:	220c      	movs	r2, #12
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003b3e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003b40:	0028      	movs	r0, r5
 8003b42:	491d      	ldr	r1, [pc, #116]	; (8003bb8 <GSMSigQuality+0x174>)
 8003b44:	4b14      	ldr	r3, [pc, #80]	; (8003b98 <GSMSigQuality+0x154>)
 8003b46:	f006 fea7 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003b4a:	466b      	mov	r3, sp
 8003b4c:	4642      	mov	r2, r8
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003b4e:	a905      	add	r1, sp, #20
	char newline[2] = "\r\n";
 8003b50:	829a      	strh	r2, [r3, #20]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003b52:	0028      	movs	r0, r5
 8003b54:	230a      	movs	r3, #10
 8003b56:	2202      	movs	r2, #2
 8003b58:	f006 fe9e 	bl	800a898 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(DO_LED_NET_GPIO_Port, DO_LED_NET_Pin, GPIO_PIN_RESET);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	2102      	movs	r1, #2
 8003b60:	4809      	ldr	r0, [pc, #36]	; (8003b88 <GSMSigQuality+0x144>)
 8003b62:	f004 fc6d 	bl	8008440 <HAL_GPIO_WritePin>
 8003b66:	e7ac      	b.n	8003ac2 <GSMSigQuality+0x7e>
 8003b68:	20001d88 	.word	0x20001d88
 8003b6c:	08012464 	.word	0x08012464
 8003b70:	08012478 	.word	0x08012478
 8003b74:	0801246c 	.word	0x0801246c
 8003b78:	200000c8 	.word	0x200000c8
 8003b7c:	08012470 	.word	0x08012470
 8003b80:	0801247c 	.word	0x0801247c
 8003b84:	40a00000 	.word	0x40a00000
 8003b88:	50000c00 	.word	0x50000c00
 8003b8c:	200049e8 	.word	0x200049e8
 8003b90:	20003f84 	.word	0x20003f84
 8003b94:	0801249c 	.word	0x0801249c
 8003b98:	00001388 	.word	0x00001388
 8003b9c:	00000a0d 	.word	0x00000a0d
 8003ba0:	080124a8 	.word	0x080124a8
 8003ba4:	080124b0 	.word	0x080124b0
 8003ba8:	20004160 	.word	0x20004160
 8003bac:	200048c0 	.word	0x200048c0
 8003bb0:	2000054c 	.word	0x2000054c
 8003bb4:	20004954 	.word	0x20004954
 8003bb8:	080124c0 	.word	0x080124c0

08003bbc <GSMIMEI>:

	return (0);
}

char *GSMIMEI()
{
 8003bbc:	b500      	push	{lr}
	SendGSMCode(" AT+QGSN");
 8003bbe:	4809      	ldr	r0, [pc, #36]	; (8003be4 <GSMIMEI+0x28>)
{
 8003bc0:	b085      	sub	sp, #20
	SendGSMCode(" AT+QGSN");
 8003bc2:	f7ff fc93 	bl	80034ec <SendGSMCode>
	return (GetGSMReply(0, "+QGSN:", 8, "\"", "Error: AT+QGSN IMEI Read error", gpsto_dev, "OK"));
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <GSMIMEI+0x2c>)
 8003bc8:	4b08      	ldr	r3, [pc, #32]	; (8003bec <GSMIMEI+0x30>)
 8003bca:	9202      	str	r2, [sp, #8]
 8003bcc:	4a08      	ldr	r2, [pc, #32]	; (8003bf0 <GSMIMEI+0x34>)
 8003bce:	4909      	ldr	r1, [pc, #36]	; (8003bf4 <GSMIMEI+0x38>)
 8003bd0:	6812      	ldr	r2, [r2, #0]
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	9201      	str	r2, [sp, #4]
 8003bd6:	4a08      	ldr	r2, [pc, #32]	; (8003bf8 <GSMIMEI+0x3c>)
 8003bd8:	9200      	str	r2, [sp, #0]
 8003bda:	2208      	movs	r2, #8
 8003bdc:	f7ff fe1a 	bl	8003814 <GetGSMReply>
}
 8003be0:	b005      	add	sp, #20
 8003be2:	bd00      	pop	{pc}
 8003be4:	0801250c 	.word	0x0801250c
 8003be8:	080128ac 	.word	0x080128ac
 8003bec:	080124dc 	.word	0x080124dc
 8003bf0:	200000c8 	.word	0x200000c8
 8003bf4:	08012518 	.word	0x08012518
 8003bf8:	08012520 	.word	0x08012520

08003bfc <StopTCPConnection>:
	HAL_Delay(500);
}
void StopTCPConnection()
{
	int ck = 1;
	gprsok = 0;
 8003bfc:	2300      	movs	r3, #0
{
 8003bfe:	b510      	push	{r4, lr}
	gprsok = 0;
 8003c00:	4c0f      	ldr	r4, [pc, #60]	; (8003c40 <StopTCPConnection+0x44>)
{
 8003c02:	b084      	sub	sp, #16
		if (strlen(ip) > 4)
		{
			SendGSMCode(" AT+QICLOSE=0");
			gprsok = strlen(GetGSMReply(5, "", 0, "", "Error: AT+QICLOSE TCP Send Close", gpsto_dev, "CLOSE OK"));
		}
		if (strlen(ip2) > 4)
 8003c04:	480f      	ldr	r0, [pc, #60]	; (8003c44 <StopTCPConnection+0x48>)
	gprsok = 0;
 8003c06:	6023      	str	r3, [r4, #0]
		if (strlen(ip2) > 4)
 8003c08:	f7fc fa7e 	bl	8000108 <strlen>
 8003c0c:	2804      	cmp	r0, #4
 8003c0e:	d912      	bls.n	8003c36 <StopTCPConnection+0x3a>
		{
			SendGSMCode(" AT+QICLOSE=1");
 8003c10:	480d      	ldr	r0, [pc, #52]	; (8003c48 <StopTCPConnection+0x4c>)
 8003c12:	f7ff fc6b 	bl	80034ec <SendGSMCode>
			gprsok = strlen(GetGSMReply(5, "", 0, "", "Error: AT+QICLOSE TCP Send Close", gpsto_dev, "CLOSE OK"));
 8003c16:	4b0d      	ldr	r3, [pc, #52]	; (8003c4c <StopTCPConnection+0x50>)
 8003c18:	490d      	ldr	r1, [pc, #52]	; (8003c50 <StopTCPConnection+0x54>)
 8003c1a:	9302      	str	r3, [sp, #8]
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <StopTCPConnection+0x58>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2005      	movs	r0, #5
 8003c24:	9301      	str	r3, [sp, #4]
 8003c26:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <StopTCPConnection+0x5c>)
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	000b      	movs	r3, r1
 8003c2c:	f7ff fdf2 	bl	8003814 <GetGSMReply>
 8003c30:	f7fc fa6a 	bl	8000108 <strlen>
 8003c34:	6020      	str	r0, [r4, #0]
		}
	}
	ServerConnected = 0;
 8003c36:	2200      	movs	r2, #0
 8003c38:	4b08      	ldr	r3, [pc, #32]	; (8003c5c <StopTCPConnection+0x60>)
 8003c3a:	601a      	str	r2, [r3, #0]
}
 8003c3c:	b004      	add	sp, #16
 8003c3e:	bd10      	pop	{r4, pc}
 8003c40:	20004160 	.word	0x20004160
 8003c44:	200000d0 	.word	0x200000d0
 8003c48:	0801279c 	.word	0x0801279c
 8003c4c:	080127ac 	.word	0x080127ac
 8003c50:	08012730 	.word	0x08012730
 8003c54:	200000c8 	.word	0x200000c8
 8003c58:	080127b8 	.word	0x080127b8
 8003c5c:	20003f84 	.word	0x20003f84

08003c60 <SendTCPdata>:
void SendTCPdata(char *data)
{
 8003c60:	b5f0      	push	{r4, r5, r6, r7, lr}
	int ck = 1;
	if (gprsok > 0)
 8003c62:	4d51      	ldr	r5, [pc, #324]	; (8003da8 <SendTCPdata+0x148>)
{
 8003c64:	0004      	movs	r4, r0
	if (gprsok > 0)
 8003c66:	682b      	ldr	r3, [r5, #0]
{
 8003c68:	b083      	sub	sp, #12
	if (gprsok > 0)
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	dd44      	ble.n	8003cf8 <SendTCPdata+0x98>
				Debug_Tx(data);
				EndTransfer();

			}
		}
		if (strlen(ip2) > 4)
 8003c6e:	484f      	ldr	r0, [pc, #316]	; (8003dac <SendTCPdata+0x14c>)
 8003c70:	f7fc fa4a 	bl	8000108 <strlen>
 8003c74:	2804      	cmp	r0, #4
 8003c76:	d801      	bhi.n	8003c7c <SendTCPdata+0x1c>
	else
	{
		Debug_Tx("DISCONNECTED FROM SERVER .resetting connection ");
		ResetTCP();
	}
}
 8003c78:	b003      	add	sp, #12
 8003c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			gprsok = 0;
 8003c7c:	2600      	movs	r6, #0
				SendGSMCode(" AT+QISEND=1");
 8003c7e:	484c      	ldr	r0, [pc, #304]	; (8003db0 <SendTCPdata+0x150>)
			gprsok = 0;
 8003c80:	602e      	str	r6, [r5, #0]
				SendGSMCode(" AT+QISEND=1");
 8003c82:	f7ff fc33 	bl	80034ec <SendGSMCode>
				gprsok = waitForResponse(">",3000);
 8003c86:	484b      	ldr	r0, [pc, #300]	; (8003db4 <SendTCPdata+0x154>)
 8003c88:	494b      	ldr	r1, [pc, #300]	; (8003db8 <SendTCPdata+0x158>)
 8003c8a:	f7ff fd71 	bl	8003770 <waitForResponse>
 8003c8e:	6028      	str	r0, [r5, #0]
			if (gprsok > 0)
 8003c90:	2800      	cmp	r0, #0
 8003c92:	dd48      	ble.n	8003d26 <SendTCPdata+0xc6>
					SendGSMData(data); // Debug_Tx(GSMData);
 8003c94:	0020      	movs	r0, r4
				gprsok = 0;
 8003c96:	602e      	str	r6, [r5, #0]
					SendGSMData(data); // Debug_Tx(GSMData);
 8003c98:	f7ff fcf8 	bl	800368c <SendGSMData>
					gprsok = waitForResponse("SEND OK",3000);//strlen(GetGSMReply(0, "", 0, "", "Error: AT+QISEND Send TCP data", 10*gpsto_dev, "SEND OK"));
 8003c9c:	4847      	ldr	r0, [pc, #284]	; (8003dbc <SendTCPdata+0x15c>)
 8003c9e:	4946      	ldr	r1, [pc, #280]	; (8003db8 <SendTCPdata+0x158>)
 8003ca0:	f7ff fd66 	bl	8003770 <waitForResponse>
 8003ca4:	6028      	str	r0, [r5, #0]
				if (gprsok<1){//SendGSMData("    ");
 8003ca6:	2800      	cmp	r0, #0
 8003ca8:	dd69      	ble.n	8003d7e <SendTCPdata+0x11e>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003caa:	270c      	movs	r7, #12
 8003cac:	4d44      	ldr	r5, [pc, #272]	; (8003dc0 <SendTCPdata+0x160>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cae:	2208      	movs	r2, #8
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cb0:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cb2:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cb4:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cb6:	4943      	ldr	r1, [pc, #268]	; (8003dc4 <SendTCPdata+0x164>)
 8003cb8:	4b43      	ldr	r3, [pc, #268]	; (8003dc8 <SendTCPdata+0x168>)
 8003cba:	f006 fded 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003cbe:	466b      	mov	r3, sp
 8003cc0:	4e42      	ldr	r6, [pc, #264]	; (8003dcc <SendTCPdata+0x16c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003cc2:	a901      	add	r1, sp, #4
 8003cc4:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8003cc6:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003cc8:	0028      	movs	r0, r5
 8003cca:	230a      	movs	r3, #10
 8003ccc:	f006 fde4 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cd0:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cd2:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cd4:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cd6:	f7fc fa17 	bl	8000108 <strlen>
 8003cda:	0021      	movs	r1, r4
 8003cdc:	b282      	uxth	r2, r0
 8003cde:	4b3a      	ldr	r3, [pc, #232]	; (8003dc8 <SendTCPdata+0x168>)
 8003ce0:	0028      	movs	r0, r5
 8003ce2:	f006 fdd9 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003ce6:	466b      	mov	r3, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003ce8:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8003cea:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003cec:	0028      	movs	r0, r5
 8003cee:	230a      	movs	r3, #10
 8003cf0:	a901      	add	r1, sp, #4
 8003cf2:	f006 fdd1 	bl	800a898 <HAL_UART_Transmit>
}
 8003cf6:	e7bf      	b.n	8003c78 <SendTCPdata+0x18>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cf8:	220c      	movs	r2, #12
 8003cfa:	4c31      	ldr	r4, [pc, #196]	; (8003dc0 <SendTCPdata+0x160>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003cfc:	4934      	ldr	r1, [pc, #208]	; (8003dd0 <SendTCPdata+0x170>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003cfe:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d00:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d02:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d04:	4b30      	ldr	r3, [pc, #192]	; (8003dc8 <SendTCPdata+0x168>)
 8003d06:	3223      	adds	r2, #35	; 0x23
 8003d08:	f006 fdc6 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003d0c:	4b2f      	ldr	r3, [pc, #188]	; (8003dcc <SendTCPdata+0x16c>)
 8003d0e:	a901      	add	r1, sp, #4
 8003d10:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d12:	2202      	movs	r2, #2
 8003d14:	230a      	movs	r3, #10
 8003d16:	0020      	movs	r0, r4
 8003d18:	f006 fdbe 	bl	800a898 <HAL_UART_Transmit>
}

void ResetTCP()
{
	//EndTransfer();
	StopTCPConnection();
 8003d1c:	f7ff ff6e 	bl	8003bfc <StopTCPConnection>
	StartTCPConnection();
 8003d20:	f000 f85e 	bl	8003de0 <StartTCPConnection>
}
 8003d24:	e7a8      	b.n	8003c78 <SendTCPdata+0x18>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d26:	270c      	movs	r7, #12
				SendGSMData("    ");
 8003d28:	482a      	ldr	r0, [pc, #168]	; (8003dd4 <SendTCPdata+0x174>)
 8003d2a:	f7ff fcaf 	bl	800368c <SendGSMData>
 8003d2e:	4d24      	ldr	r5, [pc, #144]	; (8003dc0 <SendTCPdata+0x160>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d30:	2227      	movs	r2, #39	; 0x27
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d32:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d34:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d36:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d38:	4927      	ldr	r1, [pc, #156]	; (8003dd8 <SendTCPdata+0x178>)
 8003d3a:	4b23      	ldr	r3, [pc, #140]	; (8003dc8 <SendTCPdata+0x168>)
 8003d3c:	f006 fdac 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003d40:	466b      	mov	r3, sp
 8003d42:	4e22      	ldr	r6, [pc, #136]	; (8003dcc <SendTCPdata+0x16c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d44:	a901      	add	r1, sp, #4
 8003d46:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8003d48:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d4a:	0028      	movs	r0, r5
 8003d4c:	230a      	movs	r3, #10
 8003d4e:	f006 fda3 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d52:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d54:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d56:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d58:	f7fc f9d6 	bl	8000108 <strlen>
 8003d5c:	0021      	movs	r1, r4
 8003d5e:	b282      	uxth	r2, r0
 8003d60:	4b19      	ldr	r3, [pc, #100]	; (8003dc8 <SendTCPdata+0x168>)
 8003d62:	0028      	movs	r0, r5
 8003d64:	f006 fd98 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003d68:	466b      	mov	r3, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d6a:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8003d6c:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d6e:	a901      	add	r1, sp, #4
 8003d70:	230a      	movs	r3, #10
 8003d72:	0028      	movs	r0, r5
 8003d74:	f006 fd90 	bl	800a898 <HAL_UART_Transmit>
				EndTransfer();
 8003d78:	f7ff fcc8 	bl	800370c <EndTransfer>
 8003d7c:	e77c      	b.n	8003c78 <SendTCPdata+0x18>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d7e:	220c      	movs	r2, #12
 8003d80:	4c0f      	ldr	r4, [pc, #60]	; (8003dc0 <SendTCPdata+0x160>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d82:	4916      	ldr	r1, [pc, #88]	; (8003ddc <SendTCPdata+0x17c>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d84:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d86:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003d88:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <SendTCPdata+0x168>)
 8003d8c:	321b      	adds	r2, #27
 8003d8e:	f006 fd83 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003d92:	4b0e      	ldr	r3, [pc, #56]	; (8003dcc <SendTCPdata+0x16c>)
 8003d94:	a901      	add	r1, sp, #4
 8003d96:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003d98:	2202      	movs	r2, #2
 8003d9a:	230a      	movs	r3, #10
 8003d9c:	0020      	movs	r0, r4
 8003d9e:	f006 fd7b 	bl	800a898 <HAL_UART_Transmit>
				Debug_Tx("UNABLE TO22 SEND DATA STOPED CONNECTion");EndTransfer();
 8003da2:	f7ff fcb3 	bl	800370c <EndTransfer>
 8003da6:	e767      	b.n	8003c78 <SendTCPdata+0x18>
 8003da8:	20004160 	.word	0x20004160
 8003dac:	200000d0 	.word	0x200000d0
 8003db0:	080127dc 	.word	0x080127dc
 8003db4:	080127ec 	.word	0x080127ec
 8003db8:	00000bb8 	.word	0x00000bb8
 8003dbc:	080127f0 	.word	0x080127f0
 8003dc0:	200049e8 	.word	0x200049e8
 8003dc4:	08012820 	.word	0x08012820
 8003dc8:	00001388 	.word	0x00001388
 8003dcc:	00000a0d 	.word	0x00000a0d
 8003dd0:	0801285c 	.word	0x0801285c
 8003dd4:	0801282c 	.word	0x0801282c
 8003dd8:	08012834 	.word	0x08012834
 8003ddc:	080127f8 	.word	0x080127f8

08003de0 <StartTCPConnection>:
{
 8003de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003de2:	46c6      	mov	lr, r8
 8003de4:	b500      	push	{lr}
	HAL_Delay(1500);
 8003de6:	482f      	ldr	r0, [pc, #188]	; (8003ea4 <StartTCPConnection+0xc4>)
{
 8003de8:	b086      	sub	sp, #24
	HAL_Delay(1500);
 8003dea:	f003 fc61 	bl	80076b0 <HAL_Delay>
	if(strlen(ip2)>4){
 8003dee:	4d2e      	ldr	r5, [pc, #184]	; (8003ea8 <StartTCPConnection+0xc8>)
 8003df0:	0028      	movs	r0, r5
 8003df2:	f7fc f989 	bl	8000108 <strlen>
 8003df6:	0004      	movs	r4, r0
 8003df8:	2804      	cmp	r0, #4
 8003dfa:	d813      	bhi.n	8003e24 <StartTCPConnection+0x44>
	if (gprsok)
 8003dfc:	4b2b      	ldr	r3, [pc, #172]	; (8003eac <StartTCPConnection+0xcc>)
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	2800      	cmp	r0, #0
 8003e02:	d13b      	bne.n	8003e7c <StartTCPConnection+0x9c>
		ServerConnected = 1;
 8003e04:	4b2a      	ldr	r3, [pc, #168]	; (8003eb0 <StartTCPConnection+0xd0>)
 8003e06:	6018      	str	r0, [r3, #0]
	HAL_Delay(1500);
 8003e08:	4826      	ldr	r0, [pc, #152]	; (8003ea4 <StartTCPConnection+0xc4>)
 8003e0a:	f003 fc51 	bl	80076b0 <HAL_Delay>
	SendTCPdata(data_LOGIN);
 8003e0e:	4829      	ldr	r0, [pc, #164]	; (8003eb4 <StartTCPConnection+0xd4>)
 8003e10:	f7ff ff26 	bl	8003c60 <SendTCPdata>
	HAL_Delay(500);
 8003e14:	20fa      	movs	r0, #250	; 0xfa
 8003e16:	0040      	lsls	r0, r0, #1
 8003e18:	f003 fc4a 	bl	80076b0 <HAL_Delay>
}
 8003e1c:	b006      	add	sp, #24
 8003e1e:	bc80      	pop	{r7}
 8003e20:	46b8      	mov	r8, r7
 8003e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(GSMDataC,0,100);
 8003e24:	4e24      	ldr	r6, [pc, #144]	; (8003eb8 <StartTCPConnection+0xd8>)
 8003e26:	2100      	movs	r1, #0
 8003e28:	0037      	movs	r7, r6
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	2250      	movs	r2, #80	; 0x50
 8003e2e:	0038      	movs	r0, r7
 8003e30:	f00a fc08 	bl	800e644 <memset>
		strcpy(GSMDataC,(char*)" AT+QIOPEN=1,\"TCP\",\"");
 8003e34:	0032      	movs	r2, r6
		memset(GSMDataC,0,100);
 8003e36:	46b8      	mov	r8, r7
		strcpy(GSMDataC,(char*)" AT+QIOPEN=1,\"TCP\",\"");
 8003e38:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <StartTCPConnection+0xdc>)
 8003e3a:	cb83      	ldmia	r3!, {r0, r1, r7}
 8003e3c:	c283      	stmia	r2!, {r0, r1, r7}
 8003e3e:	cb03      	ldmia	r3!, {r0, r1}
 8003e40:	c203      	stmia	r2!, {r0, r1}
		strcat(GSMDataC,ip2);
 8003e42:	1c62      	adds	r2, r4, #1
 8003e44:	0029      	movs	r1, r5
 8003e46:	4640      	mov	r0, r8
 8003e48:	f00a fdce 	bl	800e9e8 <memcpy>
		gprsok=0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	4c17      	ldr	r4, [pc, #92]	; (8003eac <StartTCPConnection+0xcc>)
			SendGSMCode(GSMDataC);
 8003e50:	0030      	movs	r0, r6
		gprsok=0;
 8003e52:	6023      	str	r3, [r4, #0]
			SendGSMCode(GSMDataC);
 8003e54:	f7ff fb4a 	bl	80034ec <SendGSMCode>
			gprsok=strlen(GetGSMReply(0,"",0,"","Error: AT+QIOPEN 1 TCP Connection open ",gpsto_net,"CONNECT OK"));
 8003e58:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <StartTCPConnection+0xe0>)
 8003e5a:	491a      	ldr	r1, [pc, #104]	; (8003ec4 <StartTCPConnection+0xe4>)
 8003e5c:	9302      	str	r3, [sp, #8]
 8003e5e:	4b1a      	ldr	r3, [pc, #104]	; (8003ec8 <StartTCPConnection+0xe8>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2000      	movs	r0, #0
 8003e66:	9301      	str	r3, [sp, #4]
 8003e68:	4b18      	ldr	r3, [pc, #96]	; (8003ecc <StartTCPConnection+0xec>)
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	000b      	movs	r3, r1
 8003e6e:	f7ff fcd1 	bl	8003814 <GetGSMReply>
 8003e72:	f7fc f949 	bl	8000108 <strlen>
 8003e76:	6020      	str	r0, [r4, #0]
	if (gprsok)
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d0c3      	beq.n	8003e04 <StartTCPConnection+0x24>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003e7c:	220c      	movs	r2, #12
 8003e7e:	4c14      	ldr	r4, [pc, #80]	; (8003ed0 <StartTCPConnection+0xf0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003e80:	4914      	ldr	r1, [pc, #80]	; (8003ed4 <StartTCPConnection+0xf4>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003e82:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003e84:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8003e86:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8003e88:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <StartTCPConnection+0xf8>)
 8003e8a:	3202      	adds	r2, #2
 8003e8c:	f006 fd04 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8003e90:	4b12      	ldr	r3, [pc, #72]	; (8003edc <StartTCPConnection+0xfc>)
 8003e92:	a905      	add	r1, sp, #20
 8003e94:	800b      	strh	r3, [r1, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8003e96:	2202      	movs	r2, #2
 8003e98:	230a      	movs	r3, #10
 8003e9a:	0020      	movs	r0, r4
 8003e9c:	f006 fcfc 	bl	800a898 <HAL_UART_Transmit>
		ServerConnected = 1;
 8003ea0:	2001      	movs	r0, #1
 8003ea2:	e7af      	b.n	8003e04 <StartTCPConnection+0x24>
 8003ea4:	000005dc 	.word	0x000005dc
 8003ea8:	200000d0 	.word	0x200000d0
 8003eac:	20004160 	.word	0x20004160
 8003eb0:	20003f84 	.word	0x20003f84
 8003eb4:	200040e4 	.word	0x200040e4
 8003eb8:	200016e4 	.word	0x200016e4
 8003ebc:	0801288c 	.word	0x0801288c
 8003ec0:	080128a4 	.word	0x080128a4
 8003ec4:	08012730 	.word	0x08012730
 8003ec8:	200000cc 	.word	0x200000cc
 8003ecc:	080128b0 	.word	0x080128b0
 8003ed0:	200049e8 	.word	0x200049e8
 8003ed4:	080128d8 	.word	0x080128d8
 8003ed8:	00001388 	.word	0x00001388
 8003edc:	00000a0d 	.word	0x00000a0d

08003ee0 <GSMCellInfo>:
{
 8003ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ee2:	46de      	mov	lr, fp
 8003ee4:	4657      	mov	r7, sl
 8003ee6:	464e      	mov	r6, r9
 8003ee8:	4645      	mov	r5, r8
	memset(SS0, 0, 4);
 8003eea:	2300      	movs	r3, #0
{
 8003eec:	b5e0      	push	{r5, r6, r7, lr}
	memset(SS0, 0, 4);
 8003eee:	4cc2      	ldr	r4, [pc, #776]	; (80041f8 <GSMCellInfo+0x318>)
	memset(SS1, 0, 4);
 8003ef0:	4dc2      	ldr	r5, [pc, #776]	; (80041fc <GSMCellInfo+0x31c>)
	memset(SS2, 0, 4);
 8003ef2:	4ec3      	ldr	r6, [pc, #780]	; (8004200 <GSMCellInfo+0x320>)
	memset(SS3, 0, 4);
 8003ef4:	4fc3      	ldr	r7, [pc, #780]	; (8004204 <GSMCellInfo+0x324>)
	memset(SS4, 0, 4);
 8003ef6:	4ac4      	ldr	r2, [pc, #784]	; (8004208 <GSMCellInfo+0x328>)
	memset(SS0, 0, 4);
 8003ef8:	8063      	strh	r3, [r4, #2]
	memset(SS1, 0, 4);
 8003efa:	806b      	strh	r3, [r5, #2]
	memset(SS4, 0, 4);
 8003efc:	8053      	strh	r3, [r2, #2]
	memset(SS2, 0, 4);
 8003efe:	8073      	strh	r3, [r6, #2]
	memset(SS3, 0, 4);
 8003f00:	807b      	strh	r3, [r7, #2]
	memset(MCC0, 0, 5);
 8003f02:	4bc2      	ldr	r3, [pc, #776]	; (800420c <GSMCellInfo+0x32c>)
{
 8003f04:	b0a1      	sub	sp, #132	; 0x84
	memset(MCC0, 0, 5);
 8003f06:	2100      	movs	r1, #0
	memset(SS4, 0, 4);
 8003f08:	9216      	str	r2, [sp, #88]	; 0x58
	memset(MCC0, 0, 5);
 8003f0a:	1c98      	adds	r0, r3, #2
 8003f0c:	2203      	movs	r2, #3
 8003f0e:	4699      	mov	r9, r3
	memset(SS0, 0, 4);
 8003f10:	941d      	str	r4, [sp, #116]	; 0x74
	memset(SS1, 0, 4);
 8003f12:	951a      	str	r5, [sp, #104]	; 0x68
	memset(SS2, 0, 4);
 8003f14:	961b      	str	r6, [sp, #108]	; 0x6c
	memset(SS3, 0, 4);
 8003f16:	971c      	str	r7, [sp, #112]	; 0x70
	memset(MCC0, 0, 5);
 8003f18:	f00a fb94 	bl	800e644 <memset>
	memset(MNC0, 0, 5);
 8003f1c:	4bbc      	ldr	r3, [pc, #752]	; (8004210 <GSMCellInfo+0x330>)
 8003f1e:	2203      	movs	r2, #3
 8003f20:	2100      	movs	r1, #0
 8003f22:	1c98      	adds	r0, r3, #2
 8003f24:	469b      	mov	fp, r3
 8003f26:	f00a fb8d 	bl	800e644 <memset>
	memset(LAC0, 0, 6);
 8003f2a:	4bba      	ldr	r3, [pc, #744]	; (8004214 <GSMCellInfo+0x334>)
 8003f2c:	2204      	movs	r2, #4
 8003f2e:	1c98      	adds	r0, r3, #2
 8003f30:	2100      	movs	r1, #0
 8003f32:	9310      	str	r3, [sp, #64]	; 0x40
 8003f34:	f00a fb86 	bl	800e644 <memset>
	memset(LAC1, 0, 6);
 8003f38:	48b7      	ldr	r0, [pc, #732]	; (8004218 <GSMCellInfo+0x338>)
 8003f3a:	2204      	movs	r2, #4
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	9017      	str	r0, [sp, #92]	; 0x5c
 8003f40:	3002      	adds	r0, #2
 8003f42:	f00a fb7f 	bl	800e644 <memset>
	memset(LAC2, 0, 6);
 8003f46:	49b5      	ldr	r1, [pc, #724]	; (800421c <GSMCellInfo+0x33c>)
 8003f48:	2204      	movs	r2, #4
 8003f4a:	9118      	str	r1, [sp, #96]	; 0x60
 8003f4c:	1c88      	adds	r0, r1, #2
 8003f4e:	2100      	movs	r1, #0
 8003f50:	f00a fb78 	bl	800e644 <memset>
	memset(LAC3, 0, 6);
 8003f54:	4bb2      	ldr	r3, [pc, #712]	; (8004220 <GSMCellInfo+0x340>)
 8003f56:	2204      	movs	r2, #4
 8003f58:	1c98      	adds	r0, r3, #2
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	9319      	str	r3, [sp, #100]	; 0x64
 8003f5e:	f00a fb71 	bl	800e644 <memset>
	memset(LAC4, 0, 6);
 8003f62:	4ab0      	ldr	r2, [pc, #704]	; (8004224 <GSMCellInfo+0x344>)
 8003f64:	2100      	movs	r1, #0
 8003f66:	9211      	str	r2, [sp, #68]	; 0x44
 8003f68:	1c90      	adds	r0, r2, #2
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	f00a fb6a 	bl	800e644 <memset>
	memset(CID4, 0, 6);
 8003f70:	48ad      	ldr	r0, [pc, #692]	; (8004228 <GSMCellInfo+0x348>)
 8003f72:	2204      	movs	r2, #4
 8003f74:	2100      	movs	r1, #0
 8003f76:	9012      	str	r0, [sp, #72]	; 0x48
 8003f78:	3002      	adds	r0, #2
 8003f7a:	f00a fb63 	bl	800e644 <memset>
	memset(CID3, 0, 6);
 8003f7e:	4bab      	ldr	r3, [pc, #684]	; (800422c <GSMCellInfo+0x34c>)
 8003f80:	2204      	movs	r2, #4
 8003f82:	1c98      	adds	r0, r3, #2
 8003f84:	2100      	movs	r1, #0
 8003f86:	9313      	str	r3, [sp, #76]	; 0x4c
 8003f88:	f00a fb5c 	bl	800e644 <memset>
	memset(CID2, 0, 6);
 8003f8c:	49a8      	ldr	r1, [pc, #672]	; (8004230 <GSMCellInfo+0x350>)
 8003f8e:	2204      	movs	r2, #4
 8003f90:	9114      	str	r1, [sp, #80]	; 0x50
 8003f92:	1c88      	adds	r0, r1, #2
 8003f94:	2100      	movs	r1, #0
 8003f96:	f00a fb55 	bl	800e644 <memset>
	memset(CID1, 0, 6);
 8003f9a:	4aa6      	ldr	r2, [pc, #664]	; (8004234 <GSMCellInfo+0x354>)
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	9215      	str	r2, [sp, #84]	; 0x54
 8003fa0:	1c90      	adds	r0, r2, #2
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	f00a fb4e 	bl	800e644 <memset>
	memset(CID0, 0, 6);
 8003fa8:	48a3      	ldr	r0, [pc, #652]	; (8004238 <GSMCellInfo+0x358>)
 8003faa:	2204      	movs	r2, #4
 8003fac:	4680      	mov	r8, r0
 8003fae:	2100      	movs	r1, #0
 8003fb0:	3002      	adds	r0, #2
 8003fb2:	f00a fb47 	bl	800e644 <memset>
	strcpy(MCC0, "x\0");
 8003fb6:	2378      	movs	r3, #120	; 0x78
 8003fb8:	4648      	mov	r0, r9
	strcpy(LAC0, "x\0");
 8003fba:	9910      	ldr	r1, [sp, #64]	; 0x40
	strcpy(MCC0, "x\0");
 8003fbc:	8003      	strh	r3, [r0, #0]
	strcpy(LAC0, "x\0");
 8003fbe:	800b      	strh	r3, [r1, #0]
	strcpy(MNC0, "x\0");
 8003fc0:	4658      	mov	r0, fp
	strcpy(CID0, "x\0");
 8003fc2:	4641      	mov	r1, r8
	strcpy(SS4, "x\0");
 8003fc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
	strcpy(MNC0, "x\0");
 8003fc6:	8003      	strh	r3, [r0, #0]
	strcpy(SS4, "x\0");
 8003fc8:	8013      	strh	r3, [r2, #0]
	strcpy(LAC4, "x\0");
 8003fca:	9a11      	ldr	r2, [sp, #68]	; 0x44
	strcpy(CID0, "x\0");
 8003fcc:	800b      	strh	r3, [r1, #0]
	strcpy(LAC4, "x\0");
 8003fce:	8013      	strh	r3, [r2, #0]
	memset(GSMData, 0, 800);
 8003fd0:	22c8      	movs	r2, #200	; 0xc8
	strcpy(SS0, "x\0");
 8003fd2:	8023      	strh	r3, [r4, #0]
	strcpy(LAC1, "x\0");
 8003fd4:	9817      	ldr	r0, [sp, #92]	; 0x5c
	strcpy(CID1, "x\0");
 8003fd6:	9c15      	ldr	r4, [sp, #84]	; 0x54
	strcpy(LAC2, "x\0");
 8003fd8:	9918      	ldr	r1, [sp, #96]	; 0x60
	strcpy(SS1, "x\0");
 8003fda:	802b      	strh	r3, [r5, #0]
	strcpy(CID1, "x\0");
 8003fdc:	8023      	strh	r3, [r4, #0]
	strcpy(LAC1, "x\0");
 8003fde:	8003      	strh	r3, [r0, #0]
	strcpy(LAC2, "x\0");
 8003fe0:	800b      	strh	r3, [r1, #0]
	strcpy(CID2, "x\0");
 8003fe2:	9d14      	ldr	r5, [sp, #80]	; 0x50
	strcpy(LAC3, "x\0");
 8003fe4:	9919      	ldr	r1, [sp, #100]	; 0x64
	strcpy(CID4, "x\0");
 8003fe6:	9812      	ldr	r0, [sp, #72]	; 0x48
	strcpy(CID3, "x\0");
 8003fe8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
	strcpy(CID2, "x\0");
 8003fea:	802b      	strh	r3, [r5, #0]
	strcpy(LAC3, "x\0");
 8003fec:	800b      	strh	r3, [r1, #0]
	strcpy(CID4, "x\0");
 8003fee:	8003      	strh	r3, [r0, #0]
	strcpy(SS2, "x\0");
 8003ff0:	8033      	strh	r3, [r6, #0]
	strcpy(SS3, "x\0");
 8003ff2:	803b      	strh	r3, [r7, #0]
	strcpy(CID3, "x\0");
 8003ff4:	8023      	strh	r3, [r4, #0]
	memset(GSMData, 0, 800);
 8003ff6:	4b91      	ldr	r3, [pc, #580]	; (800423c <GSMCellInfo+0x35c>)
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	0092      	lsls	r2, r2, #2
 8003ffe:	469a      	mov	sl, r3
 8004000:	f00a fb20 	bl	800e644 <memset>
	SendGSMCodeL(" AT+QENG?");
 8004004:	488e      	ldr	r0, [pc, #568]	; (8004240 <GSMCellInfo+0x360>)
 8004006:	f7ff fad9 	bl	80035bc <SendGSMCodeL>
	HAL_Delay(500);
 800400a:	20fa      	movs	r0, #250	; 0xfa
 800400c:	0040      	lsls	r0, r0, #1
 800400e:	f003 fb4f 	bl	80076b0 <HAL_Delay>
	char *m0 = strstr(GSMData, "+QENG: 0");
 8004012:	4650      	mov	r0, sl
 8004014:	498b      	ldr	r1, [pc, #556]	; (8004244 <GSMCellInfo+0x364>)
 8004016:	f00a fbc5 	bl	800e7a4 <strstr>
 800401a:	0005      	movs	r5, r0
 800401c:	901e      	str	r0, [sp, #120]	; 0x78
	if ((m0 != NULL) & (strlen(m0) > 1))
 800401e:	f7fc f873 	bl	8000108 <strlen>
 8004022:	2d00      	cmp	r5, #0
 8004024:	d100      	bne.n	8004028 <GSMCellInfo+0x148>
 8004026:	e0d2      	b.n	80041ce <GSMCellInfo+0x2ee>
 8004028:	2801      	cmp	r0, #1
 800402a:	d800      	bhi.n	800402e <GSMCellInfo+0x14e>
 800402c:	e0cf      	b.n	80041ce <GSMCellInfo+0x2ee>
 800402e:	4e86      	ldr	r6, [pc, #536]	; (8004248 <GSMCellInfo+0x368>)
 8004030:	0028      	movs	r0, r5
		while ((part = strtok_r(m0, ",", &m0)))
 8004032:	0031      	movs	r1, r6
 8004034:	aa1e      	add	r2, sp, #120	; 0x78
 8004036:	4f85      	ldr	r7, [pc, #532]	; (800424c <GSMCellInfo+0x36c>)
 8004038:	f00a fbaf 	bl	800e79a <strtok_r>
		int k = 0;
 800403c:	2400      	movs	r4, #0
 800403e:	4645      	mov	r5, r8
		while ((part = strtok_r(m0, ",", &m0)))
 8004040:	1e01      	subs	r1, r0, #0
 8004042:	d00f      	beq.n	8004064 <GSMCellInfo+0x184>
			if (k == 1)
 8004044:	2c07      	cmp	r4, #7
 8004046:	d805      	bhi.n	8004054 <GSMCellInfo+0x174>
 8004048:	00a3      	lsls	r3, r4, #2
 800404a:	58fb      	ldr	r3, [r7, r3]
 800404c:	469f      	mov	pc, r3
				strcpy(MCC0, part);
 800404e:	4648      	mov	r0, r9
 8004050:	f00a fcb7 	bl	800e9c2 <strcpy>
		while ((part = strtok_r(m0, ",", &m0)))
 8004054:	981e      	ldr	r0, [sp, #120]	; 0x78
			k++;
 8004056:	3401      	adds	r4, #1
		while ((part = strtok_r(m0, ",", &m0)))
 8004058:	0031      	movs	r1, r6
 800405a:	aa1e      	add	r2, sp, #120	; 0x78
 800405c:	f00a fb9d 	bl	800e79a <strtok_r>
 8004060:	1e01      	subs	r1, r0, #0
 8004062:	d1ef      	bne.n	8004044 <GSMCellInfo+0x164>
 8004064:	46a8      	mov	r8, r5
	char *m1 = strstr(GSMData, "+QENG: 1");
 8004066:	4650      	mov	r0, sl
 8004068:	4979      	ldr	r1, [pc, #484]	; (8004250 <GSMCellInfo+0x370>)
 800406a:	f00a fb9b 	bl	800e7a4 <strstr>
 800406e:	0004      	movs	r4, r0
 8004070:	901f      	str	r0, [sp, #124]	; 0x7c
	if ((m1 != NULL) & (strlen(m1) > 1))
 8004072:	f7fc f849 	bl	8000108 <strlen>
 8004076:	2c00      	cmp	r4, #0
 8004078:	d02b      	beq.n	80040d2 <GSMCellInfo+0x1f2>
 800407a:	2801      	cmp	r0, #1
 800407c:	d929      	bls.n	80040d2 <GSMCellInfo+0x1f2>
 800407e:	4b75      	ldr	r3, [pc, #468]	; (8004254 <GSMCellInfo+0x374>)
 8004080:	0020      	movs	r0, r4
		int k = 0;
 8004082:	2500      	movs	r5, #0
 8004084:	001c      	movs	r4, r3
 8004086:	4e70      	ldr	r6, [pc, #448]	; (8004248 <GSMCellInfo+0x368>)
 8004088:	af1f      	add	r7, sp, #124	; 0x7c
		while ((part = strtok_r(m1, ",", &m1)))
 800408a:	0031      	movs	r1, r6
 800408c:	003a      	movs	r2, r7
 800408e:	f00a fb84 	bl	800e79a <strtok_r>
 8004092:	1e01      	subs	r1, r0, #0
 8004094:	d01d      	beq.n	80040d2 <GSMCellInfo+0x1f2>
			if (k == 3)
 8004096:	1eeb      	subs	r3, r5, #3
 8004098:	2b25      	cmp	r3, #37	; 0x25
 800409a:	d853      	bhi.n	8004144 <GSMCellInfo+0x264>
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	58e3      	ldr	r3, [r4, r3]
 80040a0:	469f      	mov	pc, r3
				strcpy(SS0, part);
 80040a2:	981d      	ldr	r0, [sp, #116]	; 0x74
 80040a4:	f00a fc8d 	bl	800e9c2 <strcpy>
			k++;
 80040a8:	3401      	adds	r4, #1
		while ((part = strtok_r(m0, ",", &m0)))
 80040aa:	981e      	ldr	r0, [sp, #120]	; 0x78
 80040ac:	e7d4      	b.n	8004058 <GSMCellInfo+0x178>
				strcpy(CID0, part);
 80040ae:	0028      	movs	r0, r5
 80040b0:	f00a fc87 	bl	800e9c2 <strcpy>
			k++;
 80040b4:	3401      	adds	r4, #1
		while ((part = strtok_r(m0, ",", &m0)))
 80040b6:	981e      	ldr	r0, [sp, #120]	; 0x78
 80040b8:	e7ce      	b.n	8004058 <GSMCellInfo+0x178>
				strcpy(LAC0, part);
 80040ba:	9810      	ldr	r0, [sp, #64]	; 0x40
 80040bc:	f00a fc81 	bl	800e9c2 <strcpy>
			k++;
 80040c0:	3401      	adds	r4, #1
		while ((part = strtok_r(m0, ",", &m0)))
 80040c2:	981e      	ldr	r0, [sp, #120]	; 0x78
 80040c4:	e7c8      	b.n	8004058 <GSMCellInfo+0x178>
				strcpy(MNC0, part);
 80040c6:	4658      	mov	r0, fp
 80040c8:	f00a fc7b 	bl	800e9c2 <strcpy>
			k++;
 80040cc:	3401      	adds	r4, #1
		while ((part = strtok_r(m0, ",", &m0)))
 80040ce:	981e      	ldr	r0, [sp, #120]	; 0x78
 80040d0:	e7c2      	b.n	8004058 <GSMCellInfo+0x178>
	memset(gsminfo, 0, 80);
 80040d2:	4c61      	ldr	r4, [pc, #388]	; (8004258 <GSMCellInfo+0x378>)
 80040d4:	2250      	movs	r2, #80	; 0x50
 80040d6:	2100      	movs	r1, #0
 80040d8:	0020      	movs	r0, r4
 80040da:	f00a fab3 	bl	800e644 <memset>
	sprintf(gsminfo, "%d,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s,%s",
 80040de:	4b5f      	ldr	r3, [pc, #380]	; (800425c <GSMCellInfo+0x37c>)
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	f7fd f8e3 	bl	80012ac <__aeabi_f2iz>
 80040e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80040e8:	0002      	movs	r2, r0
 80040ea:	930e      	str	r3, [sp, #56]	; 0x38
 80040ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80040ee:	0020      	movs	r0, r4
 80040f0:	930d      	str	r3, [sp, #52]	; 0x34
 80040f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80040f4:	495a      	ldr	r1, [pc, #360]	; (8004260 <GSMCellInfo+0x380>)
 80040f6:	930c      	str	r3, [sp, #48]	; 0x30
 80040f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80040fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80040fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040fe:	930a      	str	r3, [sp, #40]	; 0x28
 8004100:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004102:	9309      	str	r3, [sp, #36]	; 0x24
 8004104:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004106:	9308      	str	r3, [sp, #32]
 8004108:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800410a:	9307      	str	r3, [sp, #28]
 800410c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800410e:	9306      	str	r3, [sp, #24]
 8004110:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8004112:	9305      	str	r3, [sp, #20]
 8004114:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004116:	9304      	str	r3, [sp, #16]
 8004118:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800411a:	9303      	str	r3, [sp, #12]
 800411c:	4643      	mov	r3, r8
 800411e:	9302      	str	r3, [sp, #8]
 8004120:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004122:	9301      	str	r3, [sp, #4]
 8004124:	465b      	mov	r3, fp
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	464b      	mov	r3, r9
 800412a:	f00a fa1f 	bl	800e56c <siprintf>
}
 800412e:	0020      	movs	r0, r4
 8004130:	b021      	add	sp, #132	; 0x84
 8004132:	bcf0      	pop	{r4, r5, r6, r7}
 8004134:	46bb      	mov	fp, r7
 8004136:	46b2      	mov	sl, r6
 8004138:	46a9      	mov	r9, r5
 800413a:	46a0      	mov	r8, r4
 800413c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				strcpy(SS1, part);
 800413e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004140:	f00a fc3f 	bl	800e9c2 <strcpy>
		while ((part = strtok_r(m1, ",", &m1)))
 8004144:	981f      	ldr	r0, [sp, #124]	; 0x7c
			k++;
 8004146:	3501      	adds	r5, #1
 8004148:	e79f      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(CID4, part);
 800414a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800414c:	f00a fc39 	bl	800e9c2 <strcpy>
			k++;
 8004150:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 8004152:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004154:	e799      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(LAC4, part);
 8004156:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004158:	f00a fc33 	bl	800e9c2 <strcpy>
			k++;
 800415c:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 800415e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004160:	e793      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(SS4, part);
 8004162:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004164:	f00a fc2d 	bl	800e9c2 <strcpy>
			k++;
 8004168:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 800416a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800416c:	e78d      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(CID3, part);
 800416e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004170:	f00a fc27 	bl	800e9c2 <strcpy>
			k++;
 8004174:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 8004176:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004178:	e787      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(LAC3, part);
 800417a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800417c:	f00a fc21 	bl	800e9c2 <strcpy>
			k++;
 8004180:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 8004182:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004184:	e781      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(SS3, part);
 8004186:	981c      	ldr	r0, [sp, #112]	; 0x70
 8004188:	f00a fc1b 	bl	800e9c2 <strcpy>
			k++;
 800418c:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 800418e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004190:	e77b      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(CID2, part);
 8004192:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004194:	f00a fc15 	bl	800e9c2 <strcpy>
			k++;
 8004198:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 800419a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800419c:	e775      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(LAC2, part);
 800419e:	9818      	ldr	r0, [sp, #96]	; 0x60
 80041a0:	f00a fc0f 	bl	800e9c2 <strcpy>
			k++;
 80041a4:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 80041a6:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80041a8:	e76f      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(SS2, part);
 80041aa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80041ac:	f00a fc09 	bl	800e9c2 <strcpy>
			k++;
 80041b0:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 80041b2:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80041b4:	e769      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(CID1, part);
 80041b6:	9815      	ldr	r0, [sp, #84]	; 0x54
 80041b8:	f00a fc03 	bl	800e9c2 <strcpy>
			k++;
 80041bc:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 80041be:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80041c0:	e763      	b.n	800408a <GSMCellInfo+0x1aa>
				strcpy(LAC1, part);
 80041c2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80041c4:	f00a fbfd 	bl	800e9c2 <strcpy>
			k++;
 80041c8:	3501      	adds	r5, #1
		while ((part = strtok_r(m1, ",", &m1)))
 80041ca:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80041cc:	e75d      	b.n	800408a <GSMCellInfo+0x1aa>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80041ce:	220c      	movs	r2, #12
 80041d0:	4c24      	ldr	r4, [pc, #144]	; (8004264 <GSMCellInfo+0x384>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80041d2:	4925      	ldr	r1, [pc, #148]	; (8004268 <GSMCellInfo+0x388>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80041d4:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80041d6:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80041d8:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80041da:	4b24      	ldr	r3, [pc, #144]	; (800426c <GSMCellInfo+0x38c>)
 80041dc:	320a      	adds	r2, #10
 80041de:	f006 fb5b 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80041e2:	4b23      	ldr	r3, [pc, #140]	; (8004270 <GSMCellInfo+0x390>)
 80041e4:	af1f      	add	r7, sp, #124	; 0x7c
 80041e6:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80041e8:	2202      	movs	r2, #2
 80041ea:	230a      	movs	r3, #10
 80041ec:	0039      	movs	r1, r7
 80041ee:	0020      	movs	r0, r4
 80041f0:	f006 fb52 	bl	800a898 <HAL_UART_Transmit>
}
 80041f4:	e737      	b.n	8004066 <GSMCellInfo+0x186>
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	20003f70 	.word	0x20003f70
 80041fc:	20003f74 	.word	0x20003f74
 8004200:	20003f78 	.word	0x20003f78
 8004204:	20003f7c 	.word	0x20003f7c
 8004208:	20003f80 	.word	0x20003f80
 800420c:	20001ee4 	.word	0x20001ee4
 8004210:	20001eec 	.word	0x20001eec
 8004214:	20001eb8 	.word	0x20001eb8
 8004218:	20001ec0 	.word	0x20001ec0
 800421c:	20001ec8 	.word	0x20001ec8
 8004220:	20001ed0 	.word	0x20001ed0
 8004224:	20001ed8 	.word	0x20001ed8
 8004228:	20000354 	.word	0x20000354
 800422c:	2000034c 	.word	0x2000034c
 8004230:	20000344 	.word	0x20000344
 8004234:	2000033c 	.word	0x2000033c
 8004238:	20000334 	.word	0x20000334
 800423c:	20000550 	.word	0x20000550
 8004240:	080128e8 	.word	0x080128e8
 8004244:	080128f4 	.word	0x080128f4
 8004248:	0801246c 	.word	0x0801246c
 800424c:	08012958 	.word	0x08012958
 8004250:	08012918 	.word	0x08012918
 8004254:	08012978 	.word	0x08012978
 8004258:	20004598 	.word	0x20004598
 800425c:	20001d88 	.word	0x20001d88
 8004260:	08012924 	.word	0x08012924
 8004264:	200049e8 	.word	0x200049e8
 8004268:	08012900 	.word	0x08012900
 800426c:	00001388 	.word	0x00001388
 8004270:	00000a0d 	.word	0x00000a0d

08004274 <ProcessTCPAll>:
}

void ProcessTCPAll(char *data)
{
 8004274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004276:	46c6      	mov	lr, r8
 8004278:	b500      	push	{lr}
 800427a:	b082      	sub	sp, #8
 800427c:	0005      	movs	r5, r0
int ticT;
int tocT;
char tocTxt[30];
char time1[10];
int tic(){
	return HAL_GetTick();
 800427e:	f003 fa11 	bl	80076a4 <HAL_GetTick>
	int tcpSENDDATA = tic();

	if (ServerConnected > 0)
 8004282:	4b40      	ldr	r3, [pc, #256]	; (8004384 <ProcessTCPAll+0x110>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	dc2d      	bgt.n	80042e6 <ProcessTCPAll+0x72>
		SendTCPdata(data);
		Debug_Tx("dat send done  ");
	}
	else
	{
		if (debug == 1)
 800428a:	4b3f      	ldr	r3, [pc, #252]	; (8004388 <ProcessTCPAll+0x114>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800428c:	4c3f      	ldr	r4, [pc, #252]	; (800438c <ProcessTCPAll+0x118>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d064      	beq.n	800435e <ProcessTCPAll+0xea>
 8004294:	ad01      	add	r5, sp, #4
 8004296:	270c      	movs	r7, #12
 8004298:	6823      	ldr	r3, [r4, #0]
	char newline[2] = "\r\n";
 800429a:	4e3d      	ldr	r6, [pc, #244]	; (8004390 <ProcessTCPAll+0x11c>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800429c:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800429e:	221b      	movs	r2, #27
 80042a0:	493c      	ldr	r1, [pc, #240]	; (8004394 <ProcessTCPAll+0x120>)
 80042a2:	4b3d      	ldr	r3, [pc, #244]	; (8004398 <ProcessTCPAll+0x124>)
 80042a4:	0020      	movs	r0, r4
 80042a6:	f006 faf7 	bl	800a898 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80042aa:	2202      	movs	r2, #2
 80042ac:	0029      	movs	r1, r5
 80042ae:	230a      	movs	r3, #10
 80042b0:	0020      	movs	r0, r4
	char newline[2] = "\r\n";
 80042b2:	802e      	strh	r6, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80042b4:	f006 faf0 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80042bc:	4f37      	ldr	r7, [pc, #220]	; (800439c <ProcessTCPAll+0x128>)
 80042be:	0038      	movs	r0, r7
 80042c0:	f7fb ff22 	bl	8000108 <strlen>
 80042c4:	0039      	movs	r1, r7
 80042c6:	b282      	uxth	r2, r0
 80042c8:	4b33      	ldr	r3, [pc, #204]	; (8004398 <ProcessTCPAll+0x124>)
 80042ca:	0020      	movs	r0, r4
 80042cc:	f006 fae4 	bl	800a898 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80042d0:	230a      	movs	r3, #10
 80042d2:	2202      	movs	r2, #2
 80042d4:	0029      	movs	r1, r5
 80042d6:	0020      	movs	r0, r4
	char newline[2] = "\r\n";
 80042d8:	802e      	strh	r6, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80042da:	f006 fadd 	bl	800a898 <HAL_UART_Transmit>
		Debug_Tx(ip2);
		//ResetTCP();
	}

	toc(tcpSENDDATA, "_________________________TCP SEND DATA");
}
 80042de:	b002      	add	sp, #8
 80042e0:	bc80      	pop	{r7}
 80042e2:	46b8      	mov	r8, r7
 80042e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80042e6:	270c      	movs	r7, #12
 80042e8:	4c28      	ldr	r4, [pc, #160]	; (800438c <ProcessTCPAll+0x118>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80042ea:	2213      	movs	r2, #19
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80042ec:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80042ee:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80042f0:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80042f2:	492b      	ldr	r1, [pc, #172]	; (80043a0 <ProcessTCPAll+0x12c>)
 80042f4:	4b28      	ldr	r3, [pc, #160]	; (8004398 <ProcessTCPAll+0x124>)
 80042f6:	f006 facf 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80042fa:	466b      	mov	r3, sp
 80042fc:	4e24      	ldr	r6, [pc, #144]	; (8004390 <ProcessTCPAll+0x11c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80042fe:	a901      	add	r1, sp, #4
 8004300:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8004302:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004304:	0020      	movs	r0, r4
 8004306:	230a      	movs	r3, #10
 8004308:	f006 fac6 	bl	800a898 <HAL_UART_Transmit>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800430c:	6823      	ldr	r3, [r4, #0]
 800430e:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004310:	4b22      	ldr	r3, [pc, #136]	; (800439c <ProcessTCPAll+0x128>)
 8004312:	0018      	movs	r0, r3
 8004314:	4698      	mov	r8, r3
 8004316:	f7fb fef7 	bl	8000108 <strlen>
 800431a:	4641      	mov	r1, r8
 800431c:	b282      	uxth	r2, r0
 800431e:	4b1e      	ldr	r3, [pc, #120]	; (8004398 <ProcessTCPAll+0x124>)
 8004320:	0020      	movs	r0, r4
 8004322:	f006 fab9 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004326:	466b      	mov	r3, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004328:	a901      	add	r1, sp, #4
 800432a:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 800432c:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800432e:	0020      	movs	r0, r4
 8004330:	230a      	movs	r3, #10
 8004332:	f006 fab1 	bl	800a898 <HAL_UART_Transmit>
		SendTCPdata(data);
 8004336:	0028      	movs	r0, r5
 8004338:	f7ff fc92 	bl	8003c60 <SendTCPdata>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800433c:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800433e:	220f      	movs	r2, #15
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004340:	621f      	str	r7, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004342:	0020      	movs	r0, r4
 8004344:	4917      	ldr	r1, [pc, #92]	; (80043a4 <ProcessTCPAll+0x130>)
 8004346:	4b14      	ldr	r3, [pc, #80]	; (8004398 <ProcessTCPAll+0x124>)
 8004348:	f006 faa6 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800434c:	466b      	mov	r3, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800434e:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8004350:	809e      	strh	r6, [r3, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004352:	0020      	movs	r0, r4
 8004354:	230a      	movs	r3, #10
 8004356:	a901      	add	r1, sp, #4
 8004358:	f006 fa9e 	bl	800a898 <HAL_UART_Transmit>
}
 800435c:	e7bf      	b.n	80042de <ProcessTCPAll+0x6a>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800435e:	220c      	movs	r2, #12
 8004360:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004362:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004364:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004366:	4910      	ldr	r1, [pc, #64]	; (80043a8 <ProcessTCPAll+0x134>)
 8004368:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <ProcessTCPAll+0x124>)
 800436a:	3216      	adds	r2, #22
 800436c:	f006 fa94 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004370:	4b07      	ldr	r3, [pc, #28]	; (8004390 <ProcessTCPAll+0x11c>)
 8004372:	ad01      	add	r5, sp, #4
 8004374:	802b      	strh	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004376:	2202      	movs	r2, #2
 8004378:	230a      	movs	r3, #10
 800437a:	0029      	movs	r1, r5
 800437c:	0020      	movs	r0, r4
 800437e:	f006 fa8b 	bl	800a898 <HAL_UART_Transmit>
}
 8004382:	e788      	b.n	8004296 <ProcessTCPAll+0x22>
 8004384:	20003f84 	.word	0x20003f84
 8004388:	200000c4 	.word	0x200000c4
 800438c:	200049e8 	.word	0x200049e8
 8004390:	00000a0d 	.word	0x00000a0d
 8004394:	08012a70 	.word	0x08012a70
 8004398:	00001388 	.word	0x00001388
 800439c:	200000d0 	.word	0x200000d0
 80043a0:	08012a78 	.word	0x08012a78
 80043a4:	08012a3c 	.word	0x08012a3c
 80043a8:	08012a4c 	.word	0x08012a4c

080043ac <SetupGPRS>:
	}
	return smsok;
}

void SetupGPRS(char *apn)
{
 80043ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ae:	4657      	mov	r7, sl
 80043b0:	464e      	mov	r6, r9
 80043b2:	4645      	mov	r5, r8
 80043b4:	46de      	mov	lr, fp

	int ck = 5;

	gprsok = 0;
 80043b6:	2300      	movs	r3, #0
{
 80043b8:	b5e0      	push	{r5, r6, r7, lr}
 80043ba:	4680      	mov	r8, r0
	gprsok = 0;
 80043bc:	2505      	movs	r5, #5
 80043be:	4f33      	ldr	r7, [pc, #204]	; (800448c <SetupGPRS+0xe0>)
{
 80043c0:	b08b      	sub	sp, #44	; 0x2c
	gprsok = 0;
 80043c2:	603b      	str	r3, [r7, #0]
	while ((ck > 0) && (gprsok < 1))
 80043c4:	4b32      	ldr	r3, [pc, #200]	; (8004490 <SetupGPRS+0xe4>)
 80043c6:	4c33      	ldr	r4, [pc, #204]	; (8004494 <SetupGPRS+0xe8>)
 80043c8:	9306      	str	r3, [sp, #24]
 80043ca:	4b33      	ldr	r3, [pc, #204]	; (8004498 <SetupGPRS+0xec>)
 80043cc:	4e33      	ldr	r6, [pc, #204]	; (800449c <SetupGPRS+0xf0>)
 80043ce:	469b      	mov	fp, r3
 80043d0:	4b33      	ldr	r3, [pc, #204]	; (80044a0 <SetupGPRS+0xf4>)
		{
			// gprsok=0;
			// HAL_Delay(4000);

			SendGSMCode(" AT+QIMODE=0");
			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: QIMODE non transperent mode", gpsto_dev, "OK"));
 80043d2:	9705      	str	r7, [sp, #20]
 80043d4:	469a      	mov	sl, r3
 80043d6:	4b33      	ldr	r3, [pc, #204]	; (80044a4 <SetupGPRS+0xf8>)
 80043d8:	4699      	mov	r9, r3
 80043da:	4b33      	ldr	r3, [pc, #204]	; (80044a8 <SetupGPRS+0xfc>)
 80043dc:	9307      	str	r3, [sp, #28]
			SendGSMCode(" AT+QIMODE=0");
 80043de:	4b33      	ldr	r3, [pc, #204]	; (80044ac <SetupGPRS+0x100>)
 80043e0:	9308      	str	r3, [sp, #32]
			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: QIMODE non transperent mode", gpsto_dev, "OK"));
 80043e2:	4b33      	ldr	r3, [pc, #204]	; (80044b0 <SetupGPRS+0x104>)
 80043e4:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_Delay(2000);
 80043e6:	20fa      	movs	r0, #250	; 0xfa
 80043e8:	00c0      	lsls	r0, r0, #3
 80043ea:	f003 f961 	bl	80076b0 <HAL_Delay>
		memset(GSMDataC, 0, 100);
 80043ee:	0020      	movs	r0, r4
 80043f0:	2100      	movs	r1, #0
 80043f2:	2258      	movs	r2, #88	; 0x58
 80043f4:	300c      	adds	r0, #12
 80043f6:	f00a f925 	bl	800e644 <memset>
		strcpy(GSMDataC, (char *)" AT+QICSGP=1,\"");
 80043fa:	0022      	movs	r2, r4
 80043fc:	9b06      	ldr	r3, [sp, #24]
 80043fe:	cb83      	ldmia	r3!, {r0, r1, r7}
 8004400:	c283      	stmia	r2!, {r0, r1, r7}
		strcat(GSMDataC, apn);
 8004402:	0020      	movs	r0, r4
		strcpy(GSMDataC, (char *)" AT+QICSGP=1,\"");
 8004404:	881b      	ldrh	r3, [r3, #0]
		strcat(GSMDataC, apn);
 8004406:	4641      	mov	r1, r8
		strcpy(GSMDataC, (char *)" AT+QICSGP=1,\"");
 8004408:	81a3      	strh	r3, [r4, #12]
		strcat(GSMDataC, apn);
 800440a:	300e      	adds	r0, #14
 800440c:	f00a f9e0 	bl	800e7d0 <stpcpy>
		strcat(GSMDataC, "\",\"\",\"\",0");
 8004410:	220a      	movs	r2, #10
 8004412:	4659      	mov	r1, fp
 8004414:	f00a fae8 	bl	800e9e8 <memcpy>
		SendGSMCode(GSMDataC);
 8004418:	0020      	movs	r0, r4
 800441a:	f7ff f867 	bl	80034ec <SendGSMCode>
		gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QICSGP=1 APN Setup", gpsto_dev, "OK"));
 800441e:	4653      	mov	r3, sl
 8004420:	9302      	str	r3, [sp, #8]
 8004422:	464b      	mov	r3, r9
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2200      	movs	r2, #0
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	9b07      	ldr	r3, [sp, #28]
 800442c:	0031      	movs	r1, r6
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	2000      	movs	r0, #0
 8004432:	0033      	movs	r3, r6
 8004434:	f7ff f9ee 	bl	8003814 <GetGSMReply>
 8004438:	f7fb fe66 	bl	8000108 <strlen>
 800443c:	9b05      	ldr	r3, [sp, #20]
 800443e:	6018      	str	r0, [r3, #0]
		if (gprsok > 0)
 8004440:	2800      	cmp	r0, #0
 8004442:	d109      	bne.n	8004458 <SetupGPRS+0xac>
	while ((ck > 0) && (gprsok < 1))
 8004444:	3d01      	subs	r5, #1
 8004446:	2d00      	cmp	r5, #0
 8004448:	d1cd      	bne.n	80043e6 <SetupGPRS+0x3a>
					// HAL_Delay(1000);
				}
			}
		}
	}
}
 800444a:	b00b      	add	sp, #44	; 0x2c
 800444c:	bcf0      	pop	{r4, r5, r6, r7}
 800444e:	46bb      	mov	fp, r7
 8004450:	46b2      	mov	sl, r6
 8004452:	46a9      	mov	r9, r5
 8004454:	46a0      	mov	r8, r4
 8004456:	bdf0      	pop	{r4, r5, r6, r7, pc}
			SendGSMCode(" AT+QIMODE=0");
 8004458:	9808      	ldr	r0, [sp, #32]
 800445a:	f7ff f847 	bl	80034ec <SendGSMCode>
			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: QIMODE non transperent mode", gpsto_dev, "OK"));
 800445e:	4653      	mov	r3, sl
 8004460:	9302      	str	r3, [sp, #8]
 8004462:	464b      	mov	r3, r9
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2200      	movs	r2, #0
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800446c:	0031      	movs	r1, r6
 800446e:	9300      	str	r3, [sp, #0]
 8004470:	2000      	movs	r0, #0
 8004472:	0033      	movs	r3, r6
 8004474:	f7ff f9ce 	bl	8003814 <GetGSMReply>
 8004478:	f7fb fe46 	bl	8000108 <strlen>
 800447c:	9b05      	ldr	r3, [sp, #20]
	while ((ck > 0) && (gprsok < 1))
 800447e:	3d01      	subs	r5, #1
			gprsok = strlen(GetGSMReply(0, "", 0, "", "Error: QIMODE non transperent mode", gpsto_dev, "OK"));
 8004480:	6018      	str	r0, [r3, #0]
	while ((ck > 0) && (gprsok < 1))
 8004482:	2d00      	cmp	r5, #0
 8004484:	d0e1      	beq.n	800444a <SetupGPRS+0x9e>
 8004486:	2800      	cmp	r0, #0
 8004488:	ddad      	ble.n	80043e6 <SetupGPRS+0x3a>
 800448a:	e7de      	b.n	800444a <SetupGPRS+0x9e>
 800448c:	20004160 	.word	0x20004160
 8004490:	08012a8c 	.word	0x08012a8c
 8004494:	200016e4 	.word	0x200016e4
 8004498:	08012a9c 	.word	0x08012a9c
 800449c:	08012730 	.word	0x08012730
 80044a0:	080128ac 	.word	0x080128ac
 80044a4:	200000c8 	.word	0x200000c8
 80044a8:	08012aa8 	.word	0x08012aa8
 80044ac:	08012ac8 	.word	0x08012ac8
 80044b0:	08012ad8 	.word	0x08012ad8

080044b4 <ShiftGSMProfile>:

void ShiftGSMProfile()
{
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	46de      	mov	lr, fp
 80044b8:	4657      	mov	r7, sl
 80044ba:	464e      	mov	r6, r9
 80044bc:	4645      	mov	r5, r8
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80044be:	220c      	movs	r2, #12
 80044c0:	b5e0      	push	{r5, r6, r7, lr}
 80044c2:	4ea3      	ldr	r6, [pc, #652]	; (8004750 <ShiftGSMProfile+0x29c>)
 80044c4:	b089      	sub	sp, #36	; 0x24
 80044c6:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80044c8:	49a2      	ldr	r1, [pc, #648]	; (8004754 <ShiftGSMProfile+0x2a0>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80044ca:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80044cc:	0030      	movs	r0, r6
 80044ce:	4ba2      	ldr	r3, [pc, #648]	; (8004758 <ShiftGSMProfile+0x2a4>)
 80044d0:	3224      	adds	r2, #36	; 0x24
 80044d2:	f006 f9e1 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80044d6:	4ba1      	ldr	r3, [pc, #644]	; (800475c <ShiftGSMProfile+0x2a8>)
 80044d8:	af07      	add	r7, sp, #28
 80044da:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80044dc:	2202      	movs	r2, #2
 80044de:	230a      	movs	r3, #10
 80044e0:	0039      	movs	r1, r7
 80044e2:	0030      	movs	r0, r6
 80044e4:	f006 f9d8 	bl	800a898 <HAL_UART_Transmit>
	// Debug_Tx(GSMSimOperator());

	// Debug_Tx("______________setup stk_____________________________");
	int ck = 10;
	ook = 0;
	while ((ck > 0) && (ook < 1))
 80044e8:	4b9d      	ldr	r3, [pc, #628]	; (8004760 <ShiftGSMProfile+0x2ac>)
	int ck = 10;
 80044ea:	250a      	movs	r5, #10
 80044ec:	4699      	mov	r9, r3
 80044ee:	4b9d      	ldr	r3, [pc, #628]	; (8004764 <ShiftGSMProfile+0x2b0>)
 80044f0:	4c9d      	ldr	r4, [pc, #628]	; (8004768 <ShiftGSMProfile+0x2b4>)
 80044f2:	469a      	mov	sl, r3
 80044f4:	4b9d      	ldr	r3, [pc, #628]	; (800476c <ShiftGSMProfile+0x2b8>)
 80044f6:	4698      	mov	r8, r3
 80044f8:	4b9d      	ldr	r3, [pc, #628]	; (8004770 <ShiftGSMProfile+0x2bc>)
 80044fa:	469b      	mov	fp, r3
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80044fc:	4b9d      	ldr	r3, [pc, #628]	; (8004774 <ShiftGSMProfile+0x2c0>)
 80044fe:	9305      	str	r3, [sp, #20]
 8004500:	e002      	b.n	8004508 <ShiftGSMProfile+0x54>
	while ((ck > 0) && (ook < 1))
 8004502:	2d00      	cmp	r5, #0
 8004504:	d100      	bne.n	8004508 <ShiftGSMProfile+0x54>
 8004506:	e093      	b.n	8004630 <ShiftGSMProfile+0x17c>
	{
		HAL_Delay(3000);
 8004508:	489b      	ldr	r0, [pc, #620]	; (8004778 <ShiftGSMProfile+0x2c4>)
 800450a:	f003 f8d1 	bl	80076b0 <HAL_Delay>
		ck = ck - 1;
		SendGSMCode(" AT+QSTK=1");
 800450e:	4648      	mov	r0, r9
 8004510:	f7fe ffec 	bl	80034ec <SendGSMCode>
		ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QSTK=1 Setup STK", gpsto_net, "OK"));
 8004514:	4653      	mov	r3, sl
 8004516:	9302      	str	r3, [sp, #8]
 8004518:	4643      	mov	r3, r8
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2200      	movs	r2, #0
 800451e:	9301      	str	r3, [sp, #4]
 8004520:	465b      	mov	r3, fp
 8004522:	0021      	movs	r1, r4
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2000      	movs	r0, #0
 8004528:	0023      	movs	r3, r4
		ck = ck - 1;
 800452a:	3d01      	subs	r5, #1
		ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+QSTK=1 Setup STK", gpsto_net, "OK"));
 800452c:	f7ff f972 	bl	8003814 <GetGSMReply>
 8004530:	f7fb fdea 	bl	8000108 <strlen>
		if (ook > 0)
 8004534:	2800      	cmp	r0, #0
 8004536:	d0e4      	beq.n	8004502 <ShiftGSMProfile+0x4e>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004538:	220c      	movs	r2, #12
 800453a:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800453c:	9905      	ldr	r1, [sp, #20]
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800453e:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004540:	0030      	movs	r0, r6
 8004542:	4b85      	ldr	r3, [pc, #532]	; (8004758 <ShiftGSMProfile+0x2a4>)
 8004544:	3229      	adds	r2, #41	; 0x29
 8004546:	f006 f9a7 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800454a:	4b84      	ldr	r3, [pc, #528]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800454c:	2202      	movs	r2, #2
 800454e:	0039      	movs	r1, r7
	char newline[2] = "\r\n";
 8004550:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004552:	0030      	movs	r0, r6
 8004554:	230a      	movs	r3, #10
 8004556:	f006 f99f 	bl	800a898 <HAL_UART_Transmit>
		{
			Debug_Tx("______________Setup Menu_____________________________");
			ook = 0;
			SendGSMCode(" AT+STKTR=\"810301250082028281830100\"");
 800455a:	4888      	ldr	r0, [pc, #544]	; (800477c <ShiftGSMProfile+0x2c8>)
 800455c:	f7fe ffc6 	bl	80034ec <SendGSMCode>
			ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+STKTR= Setup Menue", gpsto_net, "OK"));
 8004560:	4653      	mov	r3, sl
 8004562:	9302      	str	r3, [sp, #8]
 8004564:	4643      	mov	r3, r8
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2200      	movs	r2, #0
 800456a:	9301      	str	r3, [sp, #4]
 800456c:	4b84      	ldr	r3, [pc, #528]	; (8004780 <ShiftGSMProfile+0x2cc>)
 800456e:	0021      	movs	r1, r4
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	2000      	movs	r0, #0
 8004574:	0023      	movs	r3, r4
 8004576:	f7ff f94d 	bl	8003814 <GetGSMReply>
 800457a:	f7fb fdc5 	bl	8000108 <strlen>
 800457e:	9004      	str	r0, [sp, #16]
			HAL_Delay(3000);
 8004580:	487d      	ldr	r0, [pc, #500]	; (8004778 <ShiftGSMProfile+0x2c4>)
 8004582:	f003 f895 	bl	80076b0 <HAL_Delay>
			if (ook > 0)
 8004586:	9b04      	ldr	r3, [sp, #16]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0ba      	beq.n	8004502 <ShiftGSMProfile+0x4e>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800458c:	220c      	movs	r2, #12
 800458e:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004590:	497c      	ldr	r1, [pc, #496]	; (8004784 <ShiftGSMProfile+0x2d0>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004592:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004594:	0030      	movs	r0, r6
 8004596:	4b70      	ldr	r3, [pc, #448]	; (8004758 <ShiftGSMProfile+0x2a4>)
 8004598:	3231      	adds	r2, #49	; 0x31
 800459a:	f006 f97d 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800459e:	4b6f      	ldr	r3, [pc, #444]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80045a0:	2202      	movs	r2, #2
 80045a2:	0039      	movs	r1, r7
	char newline[2] = "\r\n";
 80045a4:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80045a6:	0030      	movs	r0, r6
 80045a8:	230a      	movs	r3, #10
 80045aa:	f006 f975 	bl	800a898 <HAL_UART_Transmit>
			{
				Debug_Tx("______________FOR PROFILE CONFIG_____________________________");
				ook = 0;
				SendGSMCode(" AT+STKENV=\"D30782020181900101\"");
 80045ae:	4876      	ldr	r0, [pc, #472]	; (8004788 <ShiftGSMProfile+0x2d4>)
 80045b0:	f7fe ff9c 	bl	80034ec <SendGSMCode>
				ook = strlen(GetGSMReply(0, "", 0, "", "Error: AT+STKENV= Profile COnfig", gpsto_net, "OK"));
 80045b4:	4653      	mov	r3, sl
 80045b6:	9302      	str	r3, [sp, #8]
 80045b8:	4643      	mov	r3, r8
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2200      	movs	r2, #0
 80045be:	9301      	str	r3, [sp, #4]
 80045c0:	4b72      	ldr	r3, [pc, #456]	; (800478c <ShiftGSMProfile+0x2d8>)
 80045c2:	0021      	movs	r1, r4
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	2000      	movs	r0, #0
 80045c8:	0023      	movs	r3, r4
 80045ca:	f7ff f923 	bl	8003814 <GetGSMReply>
 80045ce:	f7fb fd9b 	bl	8000108 <strlen>
				if (ook > 0)
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d095      	beq.n	8004502 <ShiftGSMProfile+0x4e>
				{

					if (GSMProf == 0)
 80045d6:	4b6e      	ldr	r3, [pc, #440]	; (8004790 <ShiftGSMProfile+0x2dc>)
 80045d8:	9304      	str	r3, [sp, #16]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d068      	beq.n	80046b2 <ShiftGSMProfile+0x1fe>
						ook = 0;
						SendGSMCode(" AT+STKTR=\"810301240082028281830100900102\"");
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR=BSNL Config", gpsto_net, "OK"));
						GSMProf = 1;
					}
					else if (GSMProf == 1)
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d100      	bne.n	80045e6 <ShiftGSMProfile+0x132>
 80045e4:	e08f      	b.n	8004706 <ShiftGSMProfile+0x252>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80045e6:	220c      	movs	r2, #12
 80045e8:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80045ea:	496a      	ldr	r1, [pc, #424]	; (8004794 <ShiftGSMProfile+0x2e0>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80045ec:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80045ee:	0030      	movs	r0, r6
 80045f0:	4b59      	ldr	r3, [pc, #356]	; (8004758 <ShiftGSMProfile+0x2a4>)
 80045f2:	3225      	adds	r2, #37	; 0x25
 80045f4:	f006 f950 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80045f8:	4b58      	ldr	r3, [pc, #352]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80045fa:	2202      	movs	r2, #2
 80045fc:	0039      	movs	r1, r7
	char newline[2] = "\r\n";
 80045fe:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004600:	0030      	movs	r0, r6
 8004602:	230a      	movs	r3, #10
 8004604:	f006 f948 	bl	800a898 <HAL_UART_Transmit>
					}
					if (ook > 0)
					{
						Debug_Tx("_____________Refresh_____________________________");
						ook = 0;
						SendGSMCode(" AT+STKTR=\"810301010482028281830100\"");
 8004608:	4863      	ldr	r0, [pc, #396]	; (8004798 <ShiftGSMProfile+0x2e4>)
 800460a:	f7fe ff6f 	bl	80034ec <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR Refresh", gpsto_net, "OK"));
 800460e:	4653      	mov	r3, sl
 8004610:	9302      	str	r3, [sp, #8]
 8004612:	4643      	mov	r3, r8
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	9301      	str	r3, [sp, #4]
 800461a:	4b60      	ldr	r3, [pc, #384]	; (800479c <ShiftGSMProfile+0x2e8>)
 800461c:	0021      	movs	r1, r4
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	2000      	movs	r0, #0
 8004622:	0023      	movs	r3, r4
 8004624:	f7ff f8f6 	bl	8003814 <GetGSMReply>
 8004628:	f7fb fd6e 	bl	8000108 <strlen>
	while ((ck > 0) && (ook < 1))
 800462c:	2d00      	cmp	r5, #0
 800462e:	d13d      	bne.n	80046ac <ShiftGSMProfile+0x1f8>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004630:	220c      	movs	r2, #12
 8004632:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004634:	0030      	movs	r0, r6
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004636:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004638:	4959      	ldr	r1, [pc, #356]	; (80047a0 <ShiftGSMProfile+0x2ec>)
 800463a:	4b47      	ldr	r3, [pc, #284]	; (8004758 <ShiftGSMProfile+0x2a4>)
 800463c:	3225      	adds	r2, #37	; 0x25
 800463e:	f006 f92b 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004642:	4b46      	ldr	r3, [pc, #280]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004644:	0039      	movs	r1, r7
 8004646:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8004648:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800464a:	0030      	movs	r0, r6
 800464c:	230a      	movs	r3, #10
 800464e:	f006 f923 	bl	800a898 <HAL_UART_Transmit>
	ck = 2;
	ook = 0;
	while ((ck > 0) && (ook < 1))
	{
		ck = ck - 1;
		SendGSMCode(" AT+QPOWD=1");
 8004652:	4b54      	ldr	r3, [pc, #336]	; (80047a4 <ShiftGSMProfile+0x2f0>)
 8004654:	0018      	movs	r0, r3
 8004656:	4698      	mov	r8, r3
 8004658:	f7fe ff48 	bl	80034ec <SendGSMCode>
		ook = strlen(GetGSMReply(15, "", 0, "", "Error:  AT+QPOWD=1 Restart", gpsto_dev, "NORMAL POWER DOWN"));
 800465c:	4f52      	ldr	r7, [pc, #328]	; (80047a8 <ShiftGSMProfile+0x2f4>)
 800465e:	4e53      	ldr	r6, [pc, #332]	; (80047ac <ShiftGSMProfile+0x2f8>)
 8004660:	9702      	str	r7, [sp, #8]
 8004662:	6833      	ldr	r3, [r6, #0]
 8004664:	4d52      	ldr	r5, [pc, #328]	; (80047b0 <ShiftGSMProfile+0x2fc>)
 8004666:	2200      	movs	r2, #0
 8004668:	0021      	movs	r1, r4
 800466a:	9301      	str	r3, [sp, #4]
 800466c:	200f      	movs	r0, #15
 800466e:	0023      	movs	r3, r4
 8004670:	9500      	str	r5, [sp, #0]
 8004672:	f7ff f8cf 	bl	8003814 <GetGSMReply>
 8004676:	f7fb fd47 	bl	8000108 <strlen>
	while ((ck > 0) && (ook < 1))
 800467a:	2800      	cmp	r0, #0
 800467c:	d10c      	bne.n	8004698 <ShiftGSMProfile+0x1e4>
		SendGSMCode(" AT+QPOWD=1");
 800467e:	4640      	mov	r0, r8
 8004680:	f7fe ff34 	bl	80034ec <SendGSMCode>
		ook = strlen(GetGSMReply(15, "", 0, "", "Error:  AT+QPOWD=1 Restart", gpsto_dev, "NORMAL POWER DOWN"));
 8004684:	9702      	str	r7, [sp, #8]
 8004686:	6833      	ldr	r3, [r6, #0]
 8004688:	2200      	movs	r2, #0
 800468a:	9301      	str	r3, [sp, #4]
 800468c:	0021      	movs	r1, r4
 800468e:	0023      	movs	r3, r4
 8004690:	200f      	movs	r0, #15
 8004692:	9500      	str	r5, [sp, #0]
 8004694:	f7ff f8be 	bl	8003814 <GetGSMReply>
	}
	HAL_Delay(6000);
 8004698:	4846      	ldr	r0, [pc, #280]	; (80047b4 <ShiftGSMProfile+0x300>)
 800469a:	f003 f809 	bl	80076b0 <HAL_Delay>
	if (ook > 0)
	{
	}

	// HAL_Delay(5000);
}
 800469e:	b009      	add	sp, #36	; 0x24
 80046a0:	bcf0      	pop	{r4, r5, r6, r7}
 80046a2:	46bb      	mov	fp, r7
 80046a4:	46b2      	mov	sl, r6
 80046a6:	46a9      	mov	r9, r5
 80046a8:	46a0      	mov	r8, r4
 80046aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while ((ck > 0) && (ook < 1))
 80046ac:	2800      	cmp	r0, #0
 80046ae:	d1bf      	bne.n	8004630 <ShiftGSMProfile+0x17c>
 80046b0:	e72a      	b.n	8004508 <ShiftGSMProfile+0x54>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80046b2:	220c      	movs	r2, #12
 80046b4:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80046b6:	4940      	ldr	r1, [pc, #256]	; (80047b8 <ShiftGSMProfile+0x304>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80046b8:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80046ba:	0030      	movs	r0, r6
 80046bc:	4b26      	ldr	r3, [pc, #152]	; (8004758 <ShiftGSMProfile+0x2a4>)
 80046be:	3234      	adds	r2, #52	; 0x34
 80046c0:	f006 f8ea 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80046c4:	4b25      	ldr	r3, [pc, #148]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80046c6:	2202      	movs	r2, #2
 80046c8:	0039      	movs	r1, r7
	char newline[2] = "\r\n";
 80046ca:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80046cc:	0030      	movs	r0, r6
 80046ce:	230a      	movs	r3, #10
 80046d0:	f006 f8e2 	bl	800a898 <HAL_UART_Transmit>
						SendGSMCode(" AT+STKTR=\"810301240082028281830100900102\"");
 80046d4:	4839      	ldr	r0, [pc, #228]	; (80047bc <ShiftGSMProfile+0x308>)
 80046d6:	f7fe ff09 	bl	80034ec <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR=BSNL Config", gpsto_net, "OK"));
 80046da:	4653      	mov	r3, sl
 80046dc:	9302      	str	r3, [sp, #8]
 80046de:	4643      	mov	r3, r8
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2200      	movs	r2, #0
 80046e4:	9301      	str	r3, [sp, #4]
 80046e6:	4b36      	ldr	r3, [pc, #216]	; (80047c0 <ShiftGSMProfile+0x30c>)
 80046e8:	0021      	movs	r1, r4
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	2000      	movs	r0, #0
 80046ee:	0023      	movs	r3, r4
 80046f0:	f7ff f890 	bl	8003814 <GetGSMReply>
 80046f4:	f7fb fd08 	bl	8000108 <strlen>
						GSMProf = 1;
 80046f8:	2301      	movs	r3, #1
 80046fa:	9a04      	ldr	r2, [sp, #16]
 80046fc:	6013      	str	r3, [r2, #0]
					if (ook > 0)
 80046fe:	2800      	cmp	r0, #0
 8004700:	d100      	bne.n	8004704 <ShiftGSMProfile+0x250>
 8004702:	e6fe      	b.n	8004502 <ShiftGSMProfile+0x4e>
 8004704:	e76f      	b.n	80045e6 <ShiftGSMProfile+0x132>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004706:	220c      	movs	r2, #12
 8004708:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800470a:	492e      	ldr	r1, [pc, #184]	; (80047c4 <ShiftGSMProfile+0x310>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800470c:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800470e:	0030      	movs	r0, r6
 8004710:	4b11      	ldr	r3, [pc, #68]	; (8004758 <ShiftGSMProfile+0x2a4>)
 8004712:	3236      	adds	r2, #54	; 0x36
 8004714:	f006 f8c0 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004718:	4b10      	ldr	r3, [pc, #64]	; (800475c <ShiftGSMProfile+0x2a8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800471a:	2202      	movs	r2, #2
 800471c:	0039      	movs	r1, r7
	char newline[2] = "\r\n";
 800471e:	803b      	strh	r3, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004720:	0030      	movs	r0, r6
 8004722:	230a      	movs	r3, #10
 8004724:	f006 f8b8 	bl	800a898 <HAL_UART_Transmit>
						SendGSMCode(" AT+STKTR=\"810301240082028281830100900101\"");
 8004728:	4827      	ldr	r0, [pc, #156]	; (80047c8 <ShiftGSMProfile+0x314>)
 800472a:	f7fe fedf 	bl	80034ec <SendGSMCode>
						ook = strlen(GetGSMReply(0, "", 0, "", "Error:  AT+STKTR=AIRTEL Config", gpsto_net, "OK"));
 800472e:	4653      	mov	r3, sl
 8004730:	9302      	str	r3, [sp, #8]
 8004732:	4643      	mov	r3, r8
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2200      	movs	r2, #0
 8004738:	9301      	str	r3, [sp, #4]
 800473a:	4b24      	ldr	r3, [pc, #144]	; (80047cc <ShiftGSMProfile+0x318>)
 800473c:	0021      	movs	r1, r4
 800473e:	9300      	str	r3, [sp, #0]
 8004740:	2000      	movs	r0, #0
 8004742:	0023      	movs	r3, r4
 8004744:	f7ff f866 	bl	8003814 <GetGSMReply>
 8004748:	f7fb fcde 	bl	8000108 <strlen>
 800474c:	2300      	movs	r3, #0
 800474e:	e7d4      	b.n	80046fa <ShiftGSMProfile+0x246>
 8004750:	200049e8 	.word	0x200049e8
 8004754:	08012afc 	.word	0x08012afc
 8004758:	00001388 	.word	0x00001388
 800475c:	00000a0d 	.word	0x00000a0d
 8004760:	08012b30 	.word	0x08012b30
 8004764:	080128ac 	.word	0x080128ac
 8004768:	08012730 	.word	0x08012730
 800476c:	200000cc 	.word	0x200000cc
 8004770:	08012b3c 	.word	0x08012b3c
 8004774:	08012bc8 	.word	0x08012bc8
 8004778:	00000bb8 	.word	0x00000bb8
 800477c:	08012c00 	.word	0x08012c00
 8004780:	08012c28 	.word	0x08012c28
 8004784:	08012c48 	.word	0x08012c48
 8004788:	08012c88 	.word	0x08012c88
 800478c:	08012ca8 	.word	0x08012ca8
 8004790:	2000009c 	.word	0x2000009c
 8004794:	08012dec 	.word	0x08012dec
 8004798:	08012e20 	.word	0x08012e20
 800479c:	08012e48 	.word	0x08012e48
 80047a0:	08012b58 	.word	0x08012b58
 80047a4:	08012b8c 	.word	0x08012b8c
 80047a8:	08012b98 	.word	0x08012b98
 80047ac:	200000c8 	.word	0x200000c8
 80047b0:	08012bac 	.word	0x08012bac
 80047b4:	00001770 	.word	0x00001770
 80047b8:	08012ccc 	.word	0x08012ccc
 80047bc:	08012d10 	.word	0x08012d10
 80047c0:	08012d3c 	.word	0x08012d3c
 80047c4:	08012d5c 	.word	0x08012d5c
 80047c8:	08012da0 	.word	0x08012da0
 80047cc:	08012dcc 	.word	0x08012dcc

080047d0 <InitGSM>:

void InitGSM()
{
 80047d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047d2:	46de      	mov	lr, fp
 80047d4:	4645      	mov	r5, r8
 80047d6:	4657      	mov	r7, sl
 80047d8:	464e      	mov	r6, r9
 80047da:	b5e0      	push	{r5, r6, r7, lr}
	// RestartGSM();
	HAL_Delay(5000);
 80047dc:	48c6      	ldr	r0, [pc, #792]	; (8004af8 <InitGSM+0x328>)
{
 80047de:	b087      	sub	sp, #28
	HAL_Delay(5000);
 80047e0:	f002 ff66 	bl	80076b0 <HAL_Delay>
	ck = 2;
	i = 0;
	while ((ck > 0) && (i < 1))
	{
		ck = ck - 1;
		SendGSMCode(" ATE0");
 80047e4:	4bc5      	ldr	r3, [pc, #788]	; (8004afc <InitGSM+0x32c>)
 80047e6:	0018      	movs	r0, r3
 80047e8:	4699      	mov	r9, r3
 80047ea:	f7fe fe7f 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: ATE no Resp", gpsto_dev, "OK"));
 80047ee:	4bc4      	ldr	r3, [pc, #784]	; (8004b00 <InitGSM+0x330>)
 80047f0:	4fc4      	ldr	r7, [pc, #784]	; (8004b04 <InitGSM+0x334>)
 80047f2:	9302      	str	r3, [sp, #8]
 80047f4:	4cc4      	ldr	r4, [pc, #784]	; (8004b08 <InitGSM+0x338>)
 80047f6:	4698      	mov	r8, r3
 80047f8:	4dc4      	ldr	r5, [pc, #784]	; (8004b0c <InitGSM+0x33c>)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2200      	movs	r2, #0
 80047fe:	0021      	movs	r1, r4
 8004800:	9301      	str	r3, [sp, #4]
 8004802:	200f      	movs	r0, #15
 8004804:	0023      	movs	r3, r4
 8004806:	9500      	str	r5, [sp, #0]
 8004808:	f7ff f804 	bl	8003814 <GetGSMReply>
 800480c:	f7fb fc7c 	bl	8000108 <strlen>
	while ((ck > 0) && (i < 1))
 8004810:	2800      	cmp	r0, #0
 8004812:	d10d      	bne.n	8004830 <InitGSM+0x60>
		SendGSMCode(" ATE0");
 8004814:	4648      	mov	r0, r9
 8004816:	f7fe fe69 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: ATE no Resp", gpsto_dev, "OK"));
 800481a:	4643      	mov	r3, r8
 800481c:	9302      	str	r3, [sp, #8]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2200      	movs	r2, #0
 8004822:	9301      	str	r3, [sp, #4]
 8004824:	0021      	movs	r1, r4
 8004826:	0023      	movs	r3, r4
 8004828:	200f      	movs	r0, #15
 800482a:	9500      	str	r5, [sp, #0]
 800482c:	f7fe fff2 	bl	8003814 <GetGSMReply>
{
 8004830:	2302      	movs	r3, #2
 8004832:	469a      	mov	sl, r3
 8004834:	4eb6      	ldr	r6, [pc, #728]	; (8004b10 <InitGSM+0x340>)
 8004836:	4db7      	ldr	r5, [pc, #732]	; (8004b14 <InitGSM+0x344>)
	ck = 2;
	i = 0;
	while ((ck > 0) && (i < 1))
	{
		ck = ck - 1;
		SendGSMCode(" AT");
 8004838:	0030      	movs	r0, r6
 800483a:	f7fe fe57 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 800483e:	4643      	mov	r3, r8
 8004840:	9302      	str	r3, [sp, #8]
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2200      	movs	r2, #0
 8004846:	9301      	str	r3, [sp, #4]
 8004848:	0021      	movs	r1, r4
 800484a:	0023      	movs	r3, r4
 800484c:	200f      	movs	r0, #15
 800484e:	9500      	str	r5, [sp, #0]
 8004850:	f7fe ffe0 	bl	8003814 <GetGSMReply>
	while ((ck > 0) && (i < 1))
 8004854:	4653      	mov	r3, sl
 8004856:	2b01      	cmp	r3, #1
 8004858:	d000      	beq.n	800485c <InitGSM+0x8c>
 800485a:	e118      	b.n	8004a8e <InitGSM+0x2be>
	}

	HAL_Delay(2000);
 800485c:	20fa      	movs	r0, #250	; 0xfa
 800485e:	00c0      	lsls	r0, r0, #3
 8004860:	f002 ff26 	bl	80076b0 <HAL_Delay>
	ShiftGSMProfile();
 8004864:	f7ff fe26 	bl	80044b4 <ShiftGSMProfile>
	ck = 2;
	i = 0;
	while ((ck > 0) && (i < 1))
	{
		ck = ck - 1;
		SendGSMCode(" ATE0");
 8004868:	4648      	mov	r0, r9
 800486a:	f7fe fe3f 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(10, "", 0, "", "Error: ATe no Resp", gpsto_dev, "OK"));
 800486e:	4643      	mov	r3, r8
 8004870:	9302      	str	r3, [sp, #8]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2200      	movs	r2, #0
 8004876:	9301      	str	r3, [sp, #4]
 8004878:	4ba7      	ldr	r3, [pc, #668]	; (8004b18 <InitGSM+0x348>)
 800487a:	0021      	movs	r1, r4
 800487c:	469a      	mov	sl, r3
 800487e:	9300      	str	r3, [sp, #0]
 8004880:	200a      	movs	r0, #10
 8004882:	0023      	movs	r3, r4
 8004884:	f7fe ffc6 	bl	8003814 <GetGSMReply>
 8004888:	f7fb fc3e 	bl	8000108 <strlen>
	while ((ck > 0) && (i < 1))
 800488c:	2800      	cmp	r0, #0
 800488e:	d10e      	bne.n	80048ae <InitGSM+0xde>
		SendGSMCode(" ATE0");
 8004890:	4648      	mov	r0, r9
 8004892:	f7fe fe2b 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(10, "", 0, "", "Error: ATe no Resp", gpsto_dev, "OK"));
 8004896:	4643      	mov	r3, r8
 8004898:	9302      	str	r3, [sp, #8]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2200      	movs	r2, #0
 800489e:	9301      	str	r3, [sp, #4]
 80048a0:	4653      	mov	r3, sl
 80048a2:	0021      	movs	r1, r4
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	200a      	movs	r0, #10
 80048a8:	0023      	movs	r3, r4
 80048aa:	f7fe ffb3 	bl	8003814 <GetGSMReply>
{
 80048ae:	2302      	movs	r3, #2
 80048b0:	4699      	mov	r9, r3
	ck = 2;
	i = 0;
	while ((ck > 0) && (i < 1))
	{
		ck = ck - 1;
		SendGSMCode(" AT");
 80048b2:	0030      	movs	r0, r6
 80048b4:	f7fe fe1a 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(10, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 80048b8:	4643      	mov	r3, r8
 80048ba:	9302      	str	r3, [sp, #8]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	2200      	movs	r2, #0
 80048c0:	9301      	str	r3, [sp, #4]
 80048c2:	0021      	movs	r1, r4
 80048c4:	0023      	movs	r3, r4
 80048c6:	200a      	movs	r0, #10
 80048c8:	9500      	str	r5, [sp, #0]
 80048ca:	f7fe ffa3 	bl	8003814 <GetGSMReply>
	while ((ck > 0) && (i < 1))
 80048ce:	464b      	mov	r3, r9
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d000      	beq.n	80048d6 <InitGSM+0x106>
 80048d4:	e0d3      	b.n	8004a7e <InitGSM+0x2ae>
 80048d6:	4b91      	ldr	r3, [pc, #580]	; (8004b1c <InitGSM+0x34c>)
 80048d8:	260a      	movs	r6, #10
 80048da:	469a      	mov	sl, r3
 80048dc:	4b90      	ldr	r3, [pc, #576]	; (8004b20 <InitGSM+0x350>)
 80048de:	4699      	mov	r9, r3
		i = strlen(GetGSMReply(5, "", 0, "", "Error: AT+IFC=1,1 Software Flow COntrol", gpsto_dev, "OK"));
		// i=strlen(GetGSMReply(0,"OK",0,"","Error: AT+IFC=1,1 Software Flow COntrol",50));
		HAL_Delay(1000);
		if (i > 0)
		{
			SendGSMCode(" AT+CFUN=1"); // Select sms format
 80048e0:	4b90      	ldr	r3, [pc, #576]	; (8004b24 <InitGSM+0x354>)
 80048e2:	469b      	mov	fp, r3
 80048e4:	e002      	b.n	80048ec <InitGSM+0x11c>
	while ((ck > 0) && (i < 1))
 80048e6:	2e00      	cmp	r6, #0
 80048e8:	d100      	bne.n	80048ec <InitGSM+0x11c>
 80048ea:	e0c1      	b.n	8004a70 <InitGSM+0x2a0>
		SendGSMCode(" AT+IFC=1,1"); // Set TE-TA Control Character Framing
 80048ec:	4650      	mov	r0, sl
 80048ee:	f7fe fdfd 	bl	80034ec <SendGSMCode>
		i = strlen(GetGSMReply(5, "", 0, "", "Error: AT+IFC=1,1 Software Flow COntrol", gpsto_dev, "OK"));
 80048f2:	4643      	mov	r3, r8
 80048f4:	9302      	str	r3, [sp, #8]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2200      	movs	r2, #0
 80048fa:	9301      	str	r3, [sp, #4]
 80048fc:	464b      	mov	r3, r9
 80048fe:	0021      	movs	r1, r4
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	2005      	movs	r0, #5
 8004904:	0023      	movs	r3, r4
 8004906:	f7fe ff85 	bl	8003814 <GetGSMReply>
 800490a:	f7fb fbfd 	bl	8000108 <strlen>
 800490e:	0005      	movs	r5, r0
		HAL_Delay(1000);
 8004910:	20fa      	movs	r0, #250	; 0xfa
 8004912:	0080      	lsls	r0, r0, #2
		ck = ck - 1;
 8004914:	3e01      	subs	r6, #1
		HAL_Delay(1000);
 8004916:	f002 fecb 	bl	80076b0 <HAL_Delay>
		if (i > 0)
 800491a:	2d00      	cmp	r5, #0
 800491c:	d0e3      	beq.n	80048e6 <InitGSM+0x116>
			SendGSMCode(" AT+CFUN=1"); // Select sms format
 800491e:	4658      	mov	r0, fp
 8004920:	f7fe fde4 	bl	80034ec <SendGSMCode>
			i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CFUN=1 set gsm full function", gpsto_dev, "OK"));
 8004924:	4643      	mov	r3, r8
 8004926:	9302      	str	r3, [sp, #8]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	2200      	movs	r2, #0
 800492c:	9301      	str	r3, [sp, #4]
 800492e:	4b7e      	ldr	r3, [pc, #504]	; (8004b28 <InitGSM+0x358>)
 8004930:	0021      	movs	r1, r4
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	2000      	movs	r0, #0
 8004936:	0023      	movs	r3, r4
 8004938:	f7fe ff6c 	bl	8003814 <GetGSMReply>
 800493c:	f7fb fbe4 	bl	8000108 <strlen>

			if (i > 0)
 8004940:	2800      	cmp	r0, #0
 8004942:	d0d0      	beq.n	80048e6 <InitGSM+0x116>
			{
				SendGSMCode(" AT+CMGF=1"); // Select sms format
 8004944:	4879      	ldr	r0, [pc, #484]	; (8004b2c <InitGSM+0x35c>)
 8004946:	f7fe fdd1 	bl	80034ec <SendGSMCode>
				i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CMGF=1 SMS Mode", gpsto_dev, "OK"));
 800494a:	4643      	mov	r3, r8
 800494c:	9302      	str	r3, [sp, #8]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2200      	movs	r2, #0
 8004952:	9301      	str	r3, [sp, #4]
 8004954:	4b76      	ldr	r3, [pc, #472]	; (8004b30 <InitGSM+0x360>)
 8004956:	0021      	movs	r1, r4
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	2000      	movs	r0, #0
 800495c:	0023      	movs	r3, r4
 800495e:	f7fe ff59 	bl	8003814 <GetGSMReply>
 8004962:	f7fb fbd1 	bl	8000108 <strlen>

				if (i > 0)
 8004966:	2800      	cmp	r0, #0
 8004968:	d0bd      	beq.n	80048e6 <InitGSM+0x116>
				{
					SendGSMCode(" AT+CLIP=1"); // Calling Line Identification Presantation
 800496a:	4872      	ldr	r0, [pc, #456]	; (8004b34 <InitGSM+0x364>)
 800496c:	f7fe fdbe 	bl	80034ec <SendGSMCode>
					i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CLIP=1 Calling Line Identification", gpsto_dev, "OK"));
 8004970:	4643      	mov	r3, r8
 8004972:	9302      	str	r3, [sp, #8]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2200      	movs	r2, #0
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	4b6f      	ldr	r3, [pc, #444]	; (8004b38 <InitGSM+0x368>)
 800497c:	0021      	movs	r1, r4
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	2000      	movs	r0, #0
 8004982:	0023      	movs	r3, r4
 8004984:	f7fe ff46 	bl	8003814 <GetGSMReply>
 8004988:	f7fb fbbe 	bl	8000108 <strlen>
					if (i > 0)
 800498c:	2800      	cmp	r0, #0
 800498e:	d0aa      	beq.n	80048e6 <InitGSM+0x116>
					{
						SendGSMCode(" AT+CSCS=\"GSM\""); // Select TE Character Set
 8004990:	486a      	ldr	r0, [pc, #424]	; (8004b3c <InitGSM+0x36c>)
 8004992:	f7fe fdab 	bl	80034ec <SendGSMCode>
						i = strlen(GetGSMReply(0, "", 0, "", "Error: AT+CSCS=\"GSM\"  SMS TE charecter set ", gpsto_dev, "OK"));
 8004996:	4643      	mov	r3, r8
 8004998:	9302      	str	r3, [sp, #8]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	2200      	movs	r2, #0
 800499e:	9301      	str	r3, [sp, #4]
 80049a0:	4b67      	ldr	r3, [pc, #412]	; (8004b40 <InitGSM+0x370>)
 80049a2:	0021      	movs	r1, r4
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	2000      	movs	r0, #0
 80049a8:	0023      	movs	r3, r4
 80049aa:	f7fe ff33 	bl	8003814 <GetGSMReply>
 80049ae:	f7fb fbab 	bl	8000108 <strlen>
						if (i > 0)
 80049b2:	2800      	cmp	r0, #0
 80049b4:	d097      	beq.n	80048e6 <InitGSM+0x116>
						{
							HAL_Delay(3000);
 80049b6:	4863      	ldr	r0, [pc, #396]	; (8004b44 <InitGSM+0x374>)
 80049b8:	f002 fe7a 	bl	80076b0 <HAL_Delay>
							// SendGSMCode(" AT+CSMP=17,167,0,16");
							// i=strlen(GetGSMReply(0,"OK",0,"","Error: AT+CSMP=17,167,0,16  SMS Text mode parameter ",10));
							if (i > 0)
							{
								SendGSMCode(" AT+QENG=1,4");
 80049bc:	4862      	ldr	r0, [pc, #392]	; (8004b48 <InitGSM+0x378>)
 80049be:	f7fe fd95 	bl	80034ec <SendGSMCode>
								i = strlen(GetGSMReply(0, "", 0, "", "Error: QENG=1,4 set eng mode for info ", gpsto_dev, "OK"));
 80049c2:	4643      	mov	r3, r8
 80049c4:	9302      	str	r3, [sp, #8]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2200      	movs	r2, #0
 80049ca:	9301      	str	r3, [sp, #4]
 80049cc:	4b5f      	ldr	r3, [pc, #380]	; (8004b4c <InitGSM+0x37c>)
 80049ce:	0021      	movs	r1, r4
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	2000      	movs	r0, #0
 80049d4:	0023      	movs	r3, r4
 80049d6:	f7fe ff1d 	bl	8003814 <GetGSMReply>
 80049da:	f7fb fb95 	bl	8000108 <strlen>

								if (i > 0)
 80049de:	2800      	cmp	r0, #0
 80049e0:	d081      	beq.n	80048e6 <InitGSM+0x116>
								{

									HAL_Delay(1000);
 80049e2:	20fa      	movs	r0, #250	; 0xfa
 80049e4:	0080      	lsls	r0, r0, #2
 80049e6:	f002 fe63 	bl	80076b0 <HAL_Delay>
									if (GSMProf == 0)
 80049ea:	4b59      	ldr	r3, [pc, #356]	; (8004b50 <InitGSM+0x380>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80049ec:	4d59      	ldr	r5, [pc, #356]	; (8004b54 <InitGSM+0x384>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d054      	beq.n	8004a9e <InitGSM+0x2ce>
									{
										Debug_Tx("_____________AIRTEL APN SET_____________________________");
										SetupGPRS("taisysnet"); // taisysnet");
									}
									else if (GSMProf == 1)
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d068      	beq.n	8004aca <InitGSM+0x2fa>
 80049f8:	ae05      	add	r6, sp, #20
									{
										Debug_Tx("_____________BSNL APN SET_____________________________");
										SetupGPRS("bsnlnet"); // taisysnet");
									}
									HAL_Delay(1000);
 80049fa:	20fa      	movs	r0, #250	; 0xfa
 80049fc:	0080      	lsls	r0, r0, #2
 80049fe:	f002 fe57 	bl	80076b0 <HAL_Delay>
 8004a02:	220c      	movs	r2, #12
 8004a04:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004a06:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004a08:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004a0a:	4953      	ldr	r1, [pc, #332]	; (8004b58 <InitGSM+0x388>)
 8004a0c:	4b3a      	ldr	r3, [pc, #232]	; (8004af8 <InitGSM+0x328>)
 8004a0e:	322c      	adds	r2, #44	; 0x2c
 8004a10:	f005 ff42 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004a14:	4b51      	ldr	r3, [pc, #324]	; (8004b5c <InitGSM+0x38c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004a16:	0031      	movs	r1, r6
 8004a18:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8004a1a:	8033      	strh	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004a1c:	0028      	movs	r0, r5
 8004a1e:	230a      	movs	r3, #10
 8004a20:	f005 ff3a 	bl	800a898 <HAL_UART_Transmit>

									Debug_Tx("_____________Operator again_____________________________");
									// Debug_Tx(GSMSimOperator());
									HAL_Delay(1000);
 8004a24:	20fa      	movs	r0, #250	; 0xfa
 8004a26:	0080      	lsls	r0, r0, #2
 8004a28:	f002 fe42 	bl	80076b0 <HAL_Delay>
	SendGSMCode(" AT+QIMUX=1");
 8004a2c:	4e4c      	ldr	r6, [pc, #304]	; (8004b60 <InitGSM+0x390>)
 8004a2e:	0030      	movs	r0, r6
 8004a30:	f7fe fd5c 	bl	80034ec <SendGSMCode>
	return (GetGSMReply(0, "", 0, "", "Error: AT+QIMUX=1 set tcpMux", gpsto_dev, "OK"));
 8004a34:	4643      	mov	r3, r8
 8004a36:	9302      	str	r3, [sp, #8]
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	4d4a      	ldr	r5, [pc, #296]	; (8004b64 <InitGSM+0x394>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	0021      	movs	r1, r4
 8004a40:	9301      	str	r3, [sp, #4]
 8004a42:	2000      	movs	r0, #0
 8004a44:	0023      	movs	r3, r4
 8004a46:	9500      	str	r5, [sp, #0]
 8004a48:	f7fe fee4 	bl	8003814 <GetGSMReply>
									SetTCPMux();
									HAL_Delay(1000);
 8004a4c:	20fa      	movs	r0, #250	; 0xfa
 8004a4e:	0080      	lsls	r0, r0, #2
 8004a50:	f002 fe2e 	bl	80076b0 <HAL_Delay>
	SendGSMCode(" AT+QIMUX=1");
 8004a54:	0030      	movs	r0, r6
 8004a56:	f7fe fd49 	bl	80034ec <SendGSMCode>
	return (GetGSMReply(0, "", 0, "", "Error: AT+QIMUX=1 set tcpMux", gpsto_dev, "OK"));
 8004a5a:	4643      	mov	r3, r8
 8004a5c:	9302      	str	r3, [sp, #8]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	2200      	movs	r2, #0
 8004a62:	9301      	str	r3, [sp, #4]
 8004a64:	0021      	movs	r1, r4
 8004a66:	0023      	movs	r3, r4
 8004a68:	2000      	movs	r0, #0
 8004a6a:	9500      	str	r5, [sp, #0]
 8004a6c:	f7fe fed2 	bl	8003814 <GetGSMReply>
					}
				}
			}
		}
	}
}
 8004a70:	b007      	add	sp, #28
 8004a72:	bcf0      	pop	{r4, r5, r6, r7}
 8004a74:	46bb      	mov	fp, r7
 8004a76:	46b2      	mov	sl, r6
 8004a78:	46a9      	mov	r9, r5
 8004a7a:	46a0      	mov	r8, r4
 8004a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		i = strlen(GetGSMReply(10, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 8004a7e:	f7fb fb43 	bl	8000108 <strlen>
		ck = ck - 1;
 8004a82:	2301      	movs	r3, #1
 8004a84:	4699      	mov	r9, r3
	while ((ck > 0) && (i < 1))
 8004a86:	2800      	cmp	r0, #0
 8004a88:	d100      	bne.n	8004a8c <InitGSM+0x2bc>
 8004a8a:	e712      	b.n	80048b2 <InitGSM+0xe2>
 8004a8c:	e723      	b.n	80048d6 <InitGSM+0x106>
		i = strlen(GetGSMReply(15, "", 0, "", "Error: AT no Resp", gpsto_dev, "OK"));
 8004a8e:	f7fb fb3b 	bl	8000108 <strlen>
		ck = ck - 1;
 8004a92:	2301      	movs	r3, #1
 8004a94:	469a      	mov	sl, r3
	while ((ck > 0) && (i < 1))
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d100      	bne.n	8004a9c <InitGSM+0x2cc>
 8004a9a:	e6cd      	b.n	8004838 <InitGSM+0x68>
 8004a9c:	e6de      	b.n	800485c <InitGSM+0x8c>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004a9e:	220c      	movs	r2, #12
 8004aa0:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004aa2:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004aa4:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004aa6:	4930      	ldr	r1, [pc, #192]	; (8004b68 <InitGSM+0x398>)
 8004aa8:	4b13      	ldr	r3, [pc, #76]	; (8004af8 <InitGSM+0x328>)
 8004aaa:	322c      	adds	r2, #44	; 0x2c
 8004aac:	f005 fef4 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004ab0:	4b2a      	ldr	r3, [pc, #168]	; (8004b5c <InitGSM+0x38c>)
 8004ab2:	ae05      	add	r6, sp, #20
 8004ab4:	8033      	strh	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	230a      	movs	r3, #10
 8004aba:	0031      	movs	r1, r6
 8004abc:	0028      	movs	r0, r5
 8004abe:	f005 feeb 	bl	800a898 <HAL_UART_Transmit>
										SetupGPRS("taisysnet"); // taisysnet");
 8004ac2:	482a      	ldr	r0, [pc, #168]	; (8004b6c <InitGSM+0x39c>)
 8004ac4:	f7ff fc72 	bl	80043ac <SetupGPRS>
 8004ac8:	e797      	b.n	80049fa <InitGSM+0x22a>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004aca:	220c      	movs	r2, #12
 8004acc:	682b      	ldr	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004ace:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004ad0:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004ad2:	4927      	ldr	r1, [pc, #156]	; (8004b70 <InitGSM+0x3a0>)
 8004ad4:	4b08      	ldr	r3, [pc, #32]	; (8004af8 <InitGSM+0x328>)
 8004ad6:	322a      	adds	r2, #42	; 0x2a
 8004ad8:	f005 fede 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004adc:	4b1f      	ldr	r3, [pc, #124]	; (8004b5c <InitGSM+0x38c>)
 8004ade:	ae05      	add	r6, sp, #20
 8004ae0:	8033      	strh	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	230a      	movs	r3, #10
 8004ae6:	0031      	movs	r1, r6
 8004ae8:	0028      	movs	r0, r5
 8004aea:	f005 fed5 	bl	800a898 <HAL_UART_Transmit>
										SetupGPRS("bsnlnet"); // taisysnet");
 8004aee:	4821      	ldr	r0, [pc, #132]	; (8004b74 <InitGSM+0x3a4>)
 8004af0:	f7ff fc5c 	bl	80043ac <SetupGPRS>
 8004af4:	e781      	b.n	80049fa <InitGSM+0x22a>
 8004af6:	46c0      	nop			; (mov r8, r8)
 8004af8:	00001388 	.word	0x00001388
 8004afc:	08012e64 	.word	0x08012e64
 8004b00:	080128ac 	.word	0x080128ac
 8004b04:	200000c8 	.word	0x200000c8
 8004b08:	08012730 	.word	0x08012730
 8004b0c:	08012e6c 	.word	0x08012e6c
 8004b10:	08012424 	.word	0x08012424
 8004b14:	08012e80 	.word	0x08012e80
 8004b18:	08012e94 	.word	0x08012e94
 8004b1c:	08012ea8 	.word	0x08012ea8
 8004b20:	08012eb4 	.word	0x08012eb4
 8004b24:	08012edc 	.word	0x08012edc
 8004b28:	08012ee8 	.word	0x08012ee8
 8004b2c:	08012f10 	.word	0x08012f10
 8004b30:	08012f1c 	.word	0x08012f1c
 8004b34:	08012f38 	.word	0x08012f38
 8004b38:	08012f44 	.word	0x08012f44
 8004b3c:	08012f74 	.word	0x08012f74
 8004b40:	08012f84 	.word	0x08012f84
 8004b44:	00000bb8 	.word	0x00000bb8
 8004b48:	08012fb0 	.word	0x08012fb0
 8004b4c:	08012fc0 	.word	0x08012fc0
 8004b50:	2000009c 	.word	0x2000009c
 8004b54:	200049e8 	.word	0x200049e8
 8004b58:	08013070 	.word	0x08013070
 8004b5c:	00000a0d 	.word	0x00000a0d
 8004b60:	08012a10 	.word	0x08012a10
 8004b64:	08012a1c 	.word	0x08012a1c
 8004b68:	08012fe8 	.word	0x08012fe8
 8004b6c:	08013024 	.word	0x08013024
 8004b70:	08013030 	.word	0x08013030
 8004b74:	08013068 	.word	0x08013068

08004b78 <SPI_flash_get_device_ID>:

void SPI_flash_TransmitReceive (uint8_t *data, uint16_t size){
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
}

void SPI_flash_get_device_ID( ) {
 8004b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b7a:	46de      	mov	lr, fp
 8004b7c:	4657      	mov	r7, sl
 8004b7e:	464e      	mov	r6, r9
 8004b80:	4645      	mov	r5, r8
    SPI_flash_cs_low;
 8004b82:	23a0      	movs	r3, #160	; 0xa0
void SPI_flash_get_device_ID( ) {
 8004b84:	b5e0      	push	{r5, r6, r7, lr}
    SPI_flash_cs_low;
 8004b86:	05db      	lsls	r3, r3, #23
void SPI_flash_get_device_ID( ) {
 8004b88:	b0a3      	sub	sp, #140	; 0x8c
    SPI_flash_cs_low;
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2110      	movs	r1, #16
 8004b90:	469a      	mov	sl, r3
 8004b92:	f003 fc55 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Manufacturer);//Manufacturer);
 8004b96:	2390      	movs	r3, #144	; 0x90
 8004b98:	ad09      	add	r5, sp, #36	; 0x24
 8004b9a:	702b      	strb	r3, [r5, #0]
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004b9c:	23fa      	movs	r3, #250	; 0xfa
 8004b9e:	4f62      	ldr	r7, [pc, #392]	; (8004d28 <SPI_flash_get_device_ID+0x1b0>)
 8004ba0:	0029      	movs	r1, r5
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	0038      	movs	r0, r7
 8004ba8:	4699      	mov	r9, r3
 8004baa:	f004 fead 	bl	8009908 <HAL_SPI_Transmit>
    //SPI_flash_sent_address (address);
    uint8_t aa[10];
    aa[0]=0;
 8004bae:	2300      	movs	r3, #0
    aa[1]=0;
    aa[2]=0;
    aa[3]=0;
    aa[4]=0;
 8004bb0:	ac06      	add	r4, sp, #24
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004bb2:	0021      	movs	r1, r4
    aa[0]=0;
 8004bb4:	9306      	str	r3, [sp, #24]
    aa[4]=0;
 8004bb6:	80a3      	strh	r3, [r4, #4]
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004bb8:	2203      	movs	r2, #3
 8004bba:	464b      	mov	r3, r9
 8004bbc:	0038      	movs	r0, r7
 8004bbe:	f004 fea3 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004bc2:	464a      	mov	r2, r9
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	0021      	movs	r1, r4
 8004bc8:	9200      	str	r2, [sp, #0]
 8004bca:	0038      	movs	r0, r7
 8004bcc:	0022      	movs	r2, r4
 8004bce:	f004 ff67 	bl	8009aa0 <HAL_SPI_TransmitReceive>
    aa[5]=0;
    SPI_flash_sent_address (aa);
    SPI_flash_TransmitReceive(aa, 2);
    SPI_flash_cs_high;
 8004bd2:	4650      	mov	r0, sl
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	2110      	movs	r1, #16
 8004bd8:	f003 fc32 	bl	8008440 <HAL_GPIO_WritePin>
    char bufd[100];
    sprintf(bufd,"Manufacturer ID[90h]: 0x%X%X \r\n", aa[0],aa[1]);
 8004bdc:	7863      	ldrb	r3, [r4, #1]
 8004bde:	7822      	ldrb	r2, [r4, #0]
 8004be0:	4952      	ldr	r1, [pc, #328]	; (8004d2c <SPI_flash_get_device_ID+0x1b4>)
 8004be2:	0028      	movs	r0, r5
 8004be4:	f009 fcc2 	bl	800e56c <siprintf>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004be8:	4a51      	ldr	r2, [pc, #324]	; (8004d30 <SPI_flash_get_device_ID+0x1b8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004bea:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004bec:	4690      	mov	r8, r2
 8004bee:	6813      	ldr	r3, [r2, #0]
 8004bf0:	220c      	movs	r2, #12
 8004bf2:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004bf4:	f7fb fa88 	bl	8000108 <strlen>
 8004bf8:	494e      	ldr	r1, [pc, #312]	; (8004d34 <SPI_flash_get_device_ID+0x1bc>)
 8004bfa:	b282      	uxth	r2, r0
 8004bfc:	468b      	mov	fp, r1
 8004bfe:	000b      	movs	r3, r1
 8004c00:	4640      	mov	r0, r8
 8004c02:	0029      	movs	r1, r5
 8004c04:	f005 fe48 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004c08:	494b      	ldr	r1, [pc, #300]	; (8004d38 <SPI_flash_get_device_ID+0x1c0>)
 8004c0a:	ae05      	add	r6, sp, #20
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004c0c:	230a      	movs	r3, #10
	char newline[2] = "\r\n";
 8004c0e:	8031      	strh	r1, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004c10:	2202      	movs	r2, #2
 8004c12:	0031      	movs	r1, r6
 8004c14:	4640      	mov	r0, r8
 8004c16:	f005 fe3f 	bl	800a898 <HAL_UART_Transmit>
    Debug_Tx((char*)bufd);

    SPI_flash_cs_low;
 8004c1a:	4650      	mov	r0, sl
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2110      	movs	r1, #16
 8004c20:	f003 fc0e 	bl	8008440 <HAL_GPIO_WritePin>
       SPI_flash_sent_byte(0x9F);//Manufacturer);
 8004c24:	239f      	movs	r3, #159	; 0x9f
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004c26:	0031      	movs	r1, r6
 8004c28:	7033      	strb	r3, [r6, #0]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	464b      	mov	r3, r9
 8004c2e:	0038      	movs	r0, r7
 8004c30:	f004 fe6a 	bl	8009908 <HAL_SPI_Transmit>
       //SPI_flash_sent_address (address);
       //uint8_t aa[10];
       aa[0]=0;
 8004c34:	2300      	movs	r3, #0
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004c36:	4648      	mov	r0, r9
       aa[1]=0;
       aa[2]=0;
       aa[3]=0;
       aa[4]=0;
 8004c38:	80a3      	strh	r3, [r4, #4]
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004c3a:	0022      	movs	r2, r4
 8004c3c:	0021      	movs	r1, r4
       aa[0]=0;
 8004c3e:	9306      	str	r3, [sp, #24]
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004c40:	9000      	str	r0, [sp, #0]
 8004c42:	3303      	adds	r3, #3
 8004c44:	0038      	movs	r0, r7
 8004c46:	f004 ff2b 	bl	8009aa0 <HAL_SPI_TransmitReceive>
       aa[5]=0;
      // SPI_flash_sent_address (aa);
       SPI_flash_TransmitReceive(aa, 3);
       SPI_flash_cs_high;
 8004c4a:	4650      	mov	r0, sl
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	2110      	movs	r1, #16
 8004c50:	f003 fbf6 	bl	8008440 <HAL_GPIO_WritePin>
       //char bufd[100];
       sprintf(bufd,"Device ID [9Fh]: 0x%X%X%X\r\n", aa[0],aa[1],aa[2]);
 8004c54:	78a0      	ldrb	r0, [r4, #2]
 8004c56:	7863      	ldrb	r3, [r4, #1]
 8004c58:	7822      	ldrb	r2, [r4, #0]
 8004c5a:	4938      	ldr	r1, [pc, #224]	; (8004d3c <SPI_flash_get_device_ID+0x1c4>)
 8004c5c:	9000      	str	r0, [sp, #0]
 8004c5e:	0028      	movs	r0, r5
 8004c60:	f009 fc84 	bl	800e56c <siprintf>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004c64:	4640      	mov	r0, r8
 8004c66:	220c      	movs	r2, #12
 8004c68:	6803      	ldr	r3, [r0, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004c6a:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004c6c:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004c6e:	f7fb fa4b 	bl	8000108 <strlen>
 8004c72:	465b      	mov	r3, fp
 8004c74:	0029      	movs	r1, r5
 8004c76:	b282      	uxth	r2, r0
 8004c78:	4640      	mov	r0, r8
 8004c7a:	f005 fe0d 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004c7e:	492e      	ldr	r1, [pc, #184]	; (8004d38 <SPI_flash_get_device_ID+0x1c0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004c80:	230a      	movs	r3, #10
	char newline[2] = "\r\n";
 8004c82:	8031      	strh	r1, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004c84:	2202      	movs	r2, #2
 8004c86:	0031      	movs	r1, r6
 8004c88:	4640      	mov	r0, r8
 8004c8a:	f005 fe05 	bl	800a898 <HAL_UART_Transmit>
       Debug_Tx((char*)bufd);



       SPI_flash_cs_low;
 8004c8e:	4650      	mov	r0, sl
 8004c90:	2200      	movs	r2, #0
 8004c92:	2110      	movs	r1, #16
 8004c94:	f003 fbd4 	bl	8008440 <HAL_GPIO_WritePin>
       SPI_flash_sent_byte(0x4B);//Manufacturer);
 8004c98:	234b      	movs	r3, #75	; 0x4b
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004c9a:	0031      	movs	r1, r6
 8004c9c:	7033      	strb	r3, [r6, #0]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	464b      	mov	r3, r9
 8004ca2:	0038      	movs	r0, r7
 8004ca4:	f004 fe30 	bl	8009908 <HAL_SPI_Transmit>
       //SPI_flash_sent_address (address);
       //uint8_t aa[10];
       aa[0]=0;
 8004ca8:	2300      	movs	r3, #0
       aa[2]=0;
       aa[3]=0;
       aa[4]=0;
       aa[5]=0;
       //SPI_flash_sent_address (aa);
       HAL_SPI_Transmit(&hspi1, aa, 4,1000);
 8004caa:	0021      	movs	r1, r4
       aa[0]=0;
 8004cac:	9306      	str	r3, [sp, #24]
       aa[4]=0;
 8004cae:	80a3      	strh	r3, [r4, #4]
       HAL_SPI_Transmit(&hspi1, aa, 4,1000);
 8004cb0:	2204      	movs	r2, #4
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	0038      	movs	r0, r7
 8004cb6:	f004 fe27 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004cba:	464b      	mov	r3, r9
 8004cbc:	0022      	movs	r2, r4
 8004cbe:	0021      	movs	r1, r4
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	0038      	movs	r0, r7
 8004cc4:	2306      	movs	r3, #6
 8004cc6:	f004 feeb 	bl	8009aa0 <HAL_SPI_TransmitReceive>
       SPI_flash_TransmitReceive(aa, 6);
       SPI_flash_cs_high;
 8004cca:	4650      	mov	r0, sl
 8004ccc:	2201      	movs	r2, #1
 8004cce:	2110      	movs	r1, #16
 8004cd0:	f003 fbb6 	bl	8008440 <HAL_GPIO_WritePin>
      // char bufd[100];
       sprintf(bufd,"Unique ID [9Fh]: 0x%X%X%X%X%X%X\r\n", aa[0],aa[1],aa[2],aa[3],aa[4],aa[5] );
 8004cd4:	7960      	ldrb	r0, [r4, #5]
 8004cd6:	7863      	ldrb	r3, [r4, #1]
 8004cd8:	7822      	ldrb	r2, [r4, #0]
 8004cda:	9003      	str	r0, [sp, #12]
 8004cdc:	7920      	ldrb	r0, [r4, #4]
 8004cde:	4918      	ldr	r1, [pc, #96]	; (8004d40 <SPI_flash_get_device_ID+0x1c8>)
 8004ce0:	9002      	str	r0, [sp, #8]
 8004ce2:	78e0      	ldrb	r0, [r4, #3]
 8004ce4:	9001      	str	r0, [sp, #4]
 8004ce6:	78a0      	ldrb	r0, [r4, #2]
 8004ce8:	9000      	str	r0, [sp, #0]
 8004cea:	0028      	movs	r0, r5
 8004cec:	f009 fc3e 	bl	800e56c <siprintf>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004cf0:	4643      	mov	r3, r8
 8004cf2:	220c      	movs	r2, #12
 8004cf4:	681b      	ldr	r3, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004cf6:	0028      	movs	r0, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004cf8:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8004cfa:	f7fb fa05 	bl	8000108 <strlen>
 8004cfe:	465b      	mov	r3, fp
 8004d00:	0029      	movs	r1, r5
 8004d02:	b282      	uxth	r2, r0
 8004d04:	4640      	mov	r0, r8
 8004d06:	f005 fdc7 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8004d0a:	490b      	ldr	r1, [pc, #44]	; (8004d38 <SPI_flash_get_device_ID+0x1c0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004d0c:	230a      	movs	r3, #10
	char newline[2] = "\r\n";
 8004d0e:	8031      	strh	r1, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8004d10:	2202      	movs	r2, #2
 8004d12:	0031      	movs	r1, r6
 8004d14:	4640      	mov	r0, r8
 8004d16:	f005 fdbf 	bl	800a898 <HAL_UART_Transmit>
       Debug_Tx((char*)bufd);
}
 8004d1a:	b023      	add	sp, #140	; 0x8c
 8004d1c:	bcf0      	pop	{r4, r5, r6, r7}
 8004d1e:	46bb      	mov	fp, r7
 8004d20:	46b2      	mov	sl, r6
 8004d22:	46a9      	mov	r9, r5
 8004d24:	46a0      	mov	r8, r4
 8004d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d28:	20004810 	.word	0x20004810
 8004d2c:	080130ac 	.word	0x080130ac
 8004d30:	200049e8 	.word	0x200049e8
 8004d34:	00001388 	.word	0x00001388
 8004d38:	00000a0d 	.word	0x00000a0d
 8004d3c:	080130cc 	.word	0x080130cc
 8004d40:	080130e8 	.word	0x080130e8

08004d44 <SPI_flash_Sector_Erase>:
    SPI_flash_cs_high;
    SPI_flash_Write_Disable();

}

void SPI_flash_Sector_Erase(uint8_t* address) {
 8004d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    SPI_flash_cs_low;
 8004d46:	24a0      	movs	r4, #160	; 0xa0
 8004d48:	05e4      	lsls	r4, r4, #23
void SPI_flash_Sector_Erase(uint8_t* address) {
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	0007      	movs	r7, r0
    SPI_flash_cs_low;
 8004d4e:	2200      	movs	r2, #0
 8004d50:	0020      	movs	r0, r4
 8004d52:	2110      	movs	r1, #16
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004d54:	26fa      	movs	r6, #250	; 0xfa
    SPI_flash_cs_low;
 8004d56:	f003 fb73 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Enable);
 8004d5a:	466a      	mov	r2, sp
 8004d5c:	2306      	movs	r3, #6
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004d5e:	4669      	mov	r1, sp
 8004d60:	4d23      	ldr	r5, [pc, #140]	; (8004df0 <SPI_flash_Sector_Erase+0xac>)
 8004d62:	00b6      	lsls	r6, r6, #2
 8004d64:	71d3      	strb	r3, [r2, #7]
 8004d66:	0028      	movs	r0, r5
 8004d68:	0033      	movs	r3, r6
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	3107      	adds	r1, #7
 8004d6e:	f004 fdcb 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004d72:	0020      	movs	r0, r4
 8004d74:	2201      	movs	r2, #1
 8004d76:	2110      	movs	r1, #16
 8004d78:	f003 fb62 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_Write_Enable();
    SPI_flash_cs_low;
 8004d7c:	0020      	movs	r0, r4
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2110      	movs	r1, #16
 8004d82:	f003 fb5d 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Sector_Erase);
 8004d86:	466a      	mov	r2, sp
 8004d88:	2320      	movs	r3, #32
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004d8a:	4669      	mov	r1, sp
 8004d8c:	71d3      	strb	r3, [r2, #7]
 8004d8e:	0028      	movs	r0, r5
 8004d90:	0033      	movs	r3, r6
 8004d92:	2201      	movs	r2, #1
 8004d94:	3107      	adds	r1, #7
 8004d96:	f004 fdb7 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004d9a:	0033      	movs	r3, r6
 8004d9c:	0039      	movs	r1, r7
 8004d9e:	2203      	movs	r2, #3
 8004da0:	0028      	movs	r0, r5
 8004da2:	f004 fdb1 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_sent_address (address);
    SPI_flash_cs_high;
 8004da6:	0020      	movs	r0, r4
 8004da8:	2201      	movs	r2, #1
 8004daa:	2110      	movs	r1, #16
 8004dac:	f003 fb48 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_cs_low;
 8004db0:	0020      	movs	r0, r4
 8004db2:	2200      	movs	r2, #0
 8004db4:	2110      	movs	r1, #16
 8004db6:	f003 fb43 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Disable);
 8004dba:	466a      	mov	r2, sp
 8004dbc:	2304      	movs	r3, #4
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004dbe:	4669      	mov	r1, sp
 8004dc0:	71d3      	strb	r3, [r2, #7]
 8004dc2:	0028      	movs	r0, r5
 8004dc4:	0033      	movs	r3, r6
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	3107      	adds	r1, #7
 8004dca:	f004 fd9d 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004dce:	0020      	movs	r0, r4
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	2110      	movs	r1, #16
 8004dd4:	f003 fb34 	bl	8008440 <HAL_GPIO_WritePin>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004dd8:	220c      	movs	r2, #12
 8004dda:	4806      	ldr	r0, [pc, #24]	; (8004df4 <SPI_flash_Sector_Erase+0xb0>)
	HAL_UART_Receive(&huart3, (uint8_t *)inn, 1000, 300);
 8004ddc:	4906      	ldr	r1, [pc, #24]	; (8004df8 <SPI_flash_Sector_Erase+0xb4>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004dde:	6803      	ldr	r3, [r0, #0]
 8004de0:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart3, (uint8_t *)inn, 1000, 300);
 8004de2:	2396      	movs	r3, #150	; 0x96
 8004de4:	0032      	movs	r2, r6
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	f005 fdc8 	bl	800a97c <HAL_UART_Receive>
    SPI_flash_Write_Disable();
    //HAL_Delay(100);
	Debug_Rx();
}
 8004dec:	b003      	add	sp, #12
 8004dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004df0:	20004810 	.word	0x20004810
 8004df4:	200049e8 	.word	0x200049e8
 8004df8:	20004a7c 	.word	0x20004a7c

08004dfc <SPI_flash_Chip_Erase>:
void SPI_flash_Chip_Erase(){
 8004dfc:	b570      	push	{r4, r5, r6, lr}
    SPI_flash_cs_low;
 8004dfe:	24a0      	movs	r4, #160	; 0xa0
 8004e00:	05e4      	lsls	r4, r4, #23
void SPI_flash_Chip_Erase(){
 8004e02:	b082      	sub	sp, #8
    SPI_flash_cs_low;
 8004e04:	0020      	movs	r0, r4
 8004e06:	2200      	movs	r2, #0
 8004e08:	2110      	movs	r1, #16
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004e0a:	26fa      	movs	r6, #250	; 0xfa
    SPI_flash_cs_low;
 8004e0c:	f003 fb18 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Enable);
 8004e10:	466a      	mov	r2, sp
 8004e12:	2306      	movs	r3, #6
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004e14:	4669      	mov	r1, sp
 8004e16:	4d1c      	ldr	r5, [pc, #112]	; (8004e88 <SPI_flash_Chip_Erase+0x8c>)
 8004e18:	00b6      	lsls	r6, r6, #2
 8004e1a:	71d3      	strb	r3, [r2, #7]
 8004e1c:	0028      	movs	r0, r5
 8004e1e:	0033      	movs	r3, r6
 8004e20:	2201      	movs	r2, #1
 8004e22:	3107      	adds	r1, #7
 8004e24:	f004 fd70 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004e28:	0020      	movs	r0, r4
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	2110      	movs	r1, #16
 8004e2e:	f003 fb07 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_Write_Enable();
    SPI_flash_cs_low;
 8004e32:	0020      	movs	r0, r4
 8004e34:	2200      	movs	r2, #0
 8004e36:	2110      	movs	r1, #16
 8004e38:	f003 fb02 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Chip_Erase);
 8004e3c:	466a      	mov	r2, sp
 8004e3e:	23c7      	movs	r3, #199	; 0xc7
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004e40:	4669      	mov	r1, sp
 8004e42:	71d3      	strb	r3, [r2, #7]
 8004e44:	0028      	movs	r0, r5
 8004e46:	0033      	movs	r3, r6
 8004e48:	2201      	movs	r2, #1
 8004e4a:	3107      	adds	r1, #7
 8004e4c:	f004 fd5c 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004e50:	0020      	movs	r0, r4
 8004e52:	2201      	movs	r2, #1
 8004e54:	2110      	movs	r1, #16
 8004e56:	f003 faf3 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_cs_low;
 8004e5a:	0020      	movs	r0, r4
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	2110      	movs	r1, #16
 8004e60:	f003 faee 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Disable);
 8004e64:	466a      	mov	r2, sp
 8004e66:	2304      	movs	r3, #4
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004e68:	4669      	mov	r1, sp
 8004e6a:	71d3      	strb	r3, [r2, #7]
 8004e6c:	0028      	movs	r0, r5
 8004e6e:	0033      	movs	r3, r6
 8004e70:	2201      	movs	r2, #1
 8004e72:	3107      	adds	r1, #7
 8004e74:	f004 fd48 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004e78:	2201      	movs	r2, #1
 8004e7a:	2110      	movs	r1, #16
 8004e7c:	0020      	movs	r0, r4
 8004e7e:	f003 fadf 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_Write_Disable();
}
 8004e82:	b002      	add	sp, #8
 8004e84:	bd70      	pop	{r4, r5, r6, pc}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	20004810 	.word	0x20004810

08004e8c <SPI_flash_Page_Program>:
}




void SPI_flash_Page_Program(uint8_t* data_address, uint8_t* data, uint16_t size) {
 8004e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e8e:	46ce      	mov	lr, r9
 8004e90:	4647      	mov	r7, r8
    SPI_flash_cs_low;
 8004e92:	26a0      	movs	r6, #160	; 0xa0
void SPI_flash_Page_Program(uint8_t* data_address, uint8_t* data, uint16_t size) {
 8004e94:	b580      	push	{r7, lr}
    SPI_flash_cs_low;
 8004e96:	05f6      	lsls	r6, r6, #23
void SPI_flash_Page_Program(uint8_t* data_address, uint8_t* data, uint16_t size) {
 8004e98:	b085      	sub	sp, #20
 8004e9a:	000f      	movs	r7, r1
 8004e9c:	4681      	mov	r9, r0
 8004e9e:	4690      	mov	r8, r2
    SPI_flash_cs_low;
 8004ea0:	0030      	movs	r0, r6
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	2110      	movs	r1, #16
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004ea6:	25fa      	movs	r5, #250	; 0xfa
    SPI_flash_cs_low;
 8004ea8:	f003 faca 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Enable);
 8004eac:	466a      	mov	r2, sp
 8004eae:	2306      	movs	r3, #6
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004eb0:	210f      	movs	r1, #15
 8004eb2:	4c29      	ldr	r4, [pc, #164]	; (8004f58 <SPI_flash_Page_Program+0xcc>)
 8004eb4:	00ad      	lsls	r5, r5, #2
 8004eb6:	73d3      	strb	r3, [r2, #15]
 8004eb8:	4469      	add	r1, sp
 8004eba:	002b      	movs	r3, r5
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	0020      	movs	r0, r4
 8004ec0:	f004 fd22 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004ec4:	0030      	movs	r0, r6
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	2110      	movs	r1, #16
 8004eca:	f003 fab9 	bl	8008440 <HAL_GPIO_WritePin>
	//Writes Data too address  upto size
    SPI_flash_Write_Enable();
    SPI_flash_cs_low;
 8004ece:	0030      	movs	r0, r6
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2110      	movs	r1, #16
 8004ed4:	f003 fab4 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Page_Program);
 8004ed8:	466a      	mov	r2, sp
 8004eda:	2302      	movs	r3, #2
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004edc:	210f      	movs	r1, #15
 8004ede:	73d3      	strb	r3, [r2, #15]
 8004ee0:	4469      	add	r1, sp
 8004ee2:	002b      	movs	r3, r5
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	0020      	movs	r0, r4
 8004ee8:	f004 fd0e 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004eec:	002b      	movs	r3, r5
 8004eee:	4649      	mov	r1, r9
 8004ef0:	2203      	movs	r2, #3
 8004ef2:	0020      	movs	r0, r4
 8004ef4:	f004 fd08 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004ef8:	4643      	mov	r3, r8
 8004efa:	003a      	movs	r2, r7
 8004efc:	0039      	movs	r1, r7
 8004efe:	0020      	movs	r0, r4
 8004f00:	9500      	str	r5, [sp, #0]
 8004f02:	f004 fdcd 	bl	8009aa0 <HAL_SPI_TransmitReceive>
    SPI_flash_sent_address (data_address);
    SPI_flash_TransmitReceive(data, size);
    SPI_flash_cs_high;
 8004f06:	0030      	movs	r0, r6
 8004f08:	2201      	movs	r2, #1
 8004f0a:	2110      	movs	r1, #16
 8004f0c:	f003 fa98 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_cs_low;
 8004f10:	0030      	movs	r0, r6
 8004f12:	2200      	movs	r2, #0
 8004f14:	2110      	movs	r1, #16
 8004f16:	f003 fa93 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Write_Disable);
 8004f1a:	466a      	mov	r2, sp
 8004f1c:	2304      	movs	r3, #4
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004f1e:	210f      	movs	r1, #15
 8004f20:	73d3      	strb	r3, [r2, #15]
 8004f22:	4469      	add	r1, sp
 8004f24:	002b      	movs	r3, r5
 8004f26:	2201      	movs	r2, #1
 8004f28:	0020      	movs	r0, r4
 8004f2a:	f004 fced 	bl	8009908 <HAL_SPI_Transmit>
    SPI_flash_cs_high;
 8004f2e:	0030      	movs	r0, r6
 8004f30:	2201      	movs	r2, #1
 8004f32:	2110      	movs	r1, #16
 8004f34:	f003 fa84 	bl	8008440 <HAL_GPIO_WritePin>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004f38:	220c      	movs	r2, #12
 8004f3a:	4808      	ldr	r0, [pc, #32]	; (8004f5c <SPI_flash_Page_Program+0xd0>)
	HAL_UART_Receive(&huart3, (uint8_t *)inn, 1000, 300);
 8004f3c:	4908      	ldr	r1, [pc, #32]	; (8004f60 <SPI_flash_Page_Program+0xd4>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8004f3e:	6803      	ldr	r3, [r0, #0]
 8004f40:	621a      	str	r2, [r3, #32]
	HAL_UART_Receive(&huart3, (uint8_t *)inn, 1000, 300);
 8004f42:	2396      	movs	r3, #150	; 0x96
 8004f44:	002a      	movs	r2, r5
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	f005 fd18 	bl	800a97c <HAL_UART_Receive>
    SPI_flash_Write_Disable();

	Debug_Rx();
    //HAL_Delay(1);
}
 8004f4c:	b005      	add	sp, #20
 8004f4e:	bcc0      	pop	{r6, r7}
 8004f50:	46b9      	mov	r9, r7
 8004f52:	46b0      	mov	r8, r6
 8004f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	20004810 	.word	0x20004810
 8004f5c:	200049e8 	.word	0x200049e8
 8004f60:	20004a7c 	.word	0x20004a7c

08004f64 <SPI_flash_Read_Data>:

void SPI_flash_Read_Data(uint8_t* data_address, uint8_t* data, uint16_t size){
 8004f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f66:	46ce      	mov	lr, r9
 8004f68:	4647      	mov	r7, r8
	//Reads data from MEM starting from given address of size size
	//gets data to Data
    SPI_flash_cs_low;
 8004f6a:	23a0      	movs	r3, #160	; 0xa0
void SPI_flash_Read_Data(uint8_t* data_address, uint8_t* data, uint16_t size){
 8004f6c:	b580      	push	{r7, lr}
    SPI_flash_cs_low;
 8004f6e:	05db      	lsls	r3, r3, #23
void SPI_flash_Read_Data(uint8_t* data_address, uint8_t* data, uint16_t size){
 8004f70:	b085      	sub	sp, #20
 8004f72:	000d      	movs	r5, r1
 8004f74:	4680      	mov	r8, r0
 8004f76:	0016      	movs	r6, r2
    SPI_flash_cs_low;
 8004f78:	0018      	movs	r0, r3
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2110      	movs	r1, #16
 8004f7e:	4699      	mov	r9, r3
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004f80:	27fa      	movs	r7, #250	; 0xfa
    SPI_flash_cs_low;
 8004f82:	f003 fa5d 	bl	8008440 <HAL_GPIO_WritePin>
    SPI_flash_sent_byte(Read_Data);
 8004f86:	210f      	movs	r1, #15
 8004f88:	2303      	movs	r3, #3
    HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8004f8a:	4c10      	ldr	r4, [pc, #64]	; (8004fcc <SPI_flash_Read_Data+0x68>)
 8004f8c:	4469      	add	r1, sp
 8004f8e:	00bf      	lsls	r7, r7, #2
 8004f90:	700b      	strb	r3, [r1, #0]
 8004f92:	2201      	movs	r2, #1
 8004f94:	003b      	movs	r3, r7
 8004f96:	0020      	movs	r0, r4
 8004f98:	f004 fcb6 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, Sent, 3,1000);
 8004f9c:	003b      	movs	r3, r7
 8004f9e:	4641      	mov	r1, r8
 8004fa0:	2203      	movs	r2, #3
 8004fa2:	0020      	movs	r0, r4
 8004fa4:	f004 fcb0 	bl	8009908 <HAL_SPI_Transmit>
    HAL_SPI_TransmitReceive (&hspi1, data,data, size, 1000);
 8004fa8:	0033      	movs	r3, r6
 8004faa:	002a      	movs	r2, r5
 8004fac:	0029      	movs	r1, r5
 8004fae:	0020      	movs	r0, r4
 8004fb0:	9700      	str	r7, [sp, #0]
 8004fb2:	f004 fd75 	bl	8009aa0 <HAL_SPI_TransmitReceive>
    SPI_flash_sent_address(data_address);
    SPI_flash_TransmitReceive(data, size);
    SPI_flash_cs_high;
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	2110      	movs	r1, #16
 8004fba:	4648      	mov	r0, r9
 8004fbc:	f003 fa40 	bl	8008440 <HAL_GPIO_WritePin>
    //Debug_Tx((char*)data);
}
 8004fc0:	b005      	add	sp, #20
 8004fc2:	bcc0      	pop	{r6, r7}
 8004fc4:	46b9      	mov	r9, r7
 8004fc6:	46b0      	mov	r8, r6
 8004fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fca:	46c0      	nop			; (mov r8, r8)
 8004fcc:	20004810 	.word	0x20004810

08004fd0 <ReadQdata>:

}



int ReadQdata() {
 8004fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fd2:	46d6      	mov	lr, sl
 8004fd4:	464f      	mov	r7, r9
 8004fd6:	4646      	mov	r6, r8
	//Read data from the end of queue
	//printAdd();
	memset(ReadMData,0,4096);
 8004fd8:	2280      	movs	r2, #128	; 0x80
int ReadQdata() {
 8004fda:	b5c0      	push	{r6, r7, lr}
	memset(ReadMData,0,4096);
 8004fdc:	4c3e      	ldr	r4, [pc, #248]	; (80050d8 <ReadQdata+0x108>)
 8004fde:	2100      	movs	r1, #0
int ReadQdata() {
 8004fe0:	b0c0      	sub	sp, #256	; 0x100
	memset(ReadMData,0,4096);
 8004fe2:	0152      	lsls	r2, r2, #5
 8004fe4:	0020      	movs	r0, r4
 8004fe6:	f009 fb2d 	bl	800e644 <memset>
	memset(ReadMDataS,0,4096);
 8004fea:	2280      	movs	r2, #128	; 0x80
 8004fec:	4f3b      	ldr	r7, [pc, #236]	; (80050dc <ReadQdata+0x10c>)
 8004fee:	0152      	lsls	r2, r2, #5
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	0038      	movs	r0, r7
 8004ff4:	f009 fb26 	bl	800e644 <memset>
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 8004ff8:	4b39      	ldr	r3, [pc, #228]	; (80050e0 <ReadQdata+0x110>)
 8004ffa:	4698      	mov	r8, r3
 8004ffc:	4642      	mov	r2, r8
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	7852      	ldrb	r2, [r2, #1]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	189b      	adds	r3, r3, r2
	if(addi<(256*256*3)+256){
 8005006:	4a37      	ldr	r2, [pc, #220]	; (80050e4 <ReadQdata+0x114>)
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 8005008:	021b      	lsls	r3, r3, #8
	if(addi<(256*256*3)+256){
 800500a:	4293      	cmp	r3, r2
 800500c:	dd50      	ble.n	80050b0 <ReadQdata+0xe0>
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256)+(WrtAdd[2])+inc;
 800500e:	4642      	mov	r2, r8
	WrtAdd[0]=addi/(256*256);
 8005010:	4641      	mov	r1, r8
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256)+(WrtAdd[2])+inc;
 8005012:	7892      	ldrb	r2, [r2, #2]
 8005014:	260f      	movs	r6, #15
 8005016:	18d3      	adds	r3, r2, r3
 8005018:	3b01      	subs	r3, #1
	WrtAdd[0]=addi/(256*256);
 800501a:	141a      	asrs	r2, r3, #16
 800501c:	700a      	strb	r2, [r1, #0]
		return 0;
	}
	incrimentAddress2(-1);
	int len=WrtAdd[1]%16;
	len=len+1;
	WrtAdd[1]=WrtAdd[1]/16;
 800501e:	22f0      	movs	r2, #240	; 0xf0
	WrtAdd[1]=(addi%(256*256))/256;
 8005020:	121b      	asrs	r3, r3, #8
	len=len+1;
 8005022:	401e      	ands	r6, r3
	WrtAdd[1]=WrtAdd[1]*16;
 8005024:	4013      	ands	r3, r2
 8005026:	704b      	strb	r3, [r1, #1]
	WrtAdd[2]=0;
 8005028:	2300      	movs	r3, #0
 800502a:	3601      	adds	r6, #1
	SPI_flash_Read_Data(WrtAdd , ReadMData , len*256);
 800502c:	0232      	lsls	r2, r6, #8
	WrtAdd[2]=0;
 800502e:	708b      	strb	r3, [r1, #2]
	SPI_flash_Read_Data(WrtAdd , ReadMData , len*256);
 8005030:	4640      	mov	r0, r8
 8005032:	0021      	movs	r1, r4
 8005034:	b292      	uxth	r2, r2
 8005036:	f7ff ff95 	bl	8004f64 <SPI_flash_Read_Data>

	char temp[256];
	for (int i=1;i<=len;i++){
 800503a:	4b2b      	ldr	r3, [pc, #172]	; (80050e8 <ReadQdata+0x118>)
		memset(temp,0,256);
		for (int j=0;j<256;j++){
 800503c:	2580      	movs	r5, #128	; 0x80
 800503e:	469a      	mov	sl, r3
			if (temp[j]==255){
				temp[j]=0;
				break;
			}
		}
		temp[255]=0;
 8005040:	4b2a      	ldr	r3, [pc, #168]	; (80050ec <ReadQdata+0x11c>)
 8005042:	3e01      	subs	r6, #1
 8005044:	4699      	mov	r9, r3
 8005046:	0236      	lsls	r6, r6, #8
 8005048:	1934      	adds	r4, r6, r4
		for (int j=0;j<256;j++){
 800504a:	006d      	lsls	r5, r5, #1
		memset(temp,0,256);
 800504c:	2100      	movs	r1, #0
 800504e:	22ff      	movs	r2, #255	; 0xff
 8005050:	4668      	mov	r0, sp
 8005052:	f009 faf7 	bl	800e644 <memset>
		for (int j=0;j<256;j++){
 8005056:	4669      	mov	r1, sp
 8005058:	2300      	movs	r3, #0
 800505a:	e003      	b.n	8005064 <ReadQdata+0x94>
 800505c:	3301      	adds	r3, #1
 800505e:	3101      	adds	r1, #1
 8005060:	42ab      	cmp	r3, r5
 8005062:	d006      	beq.n	8005072 <ReadQdata+0xa2>
			temp[j]=ReadMData[(len-i)*256+j];
 8005064:	5ce2      	ldrb	r2, [r4, r3]
 8005066:	700a      	strb	r2, [r1, #0]
			if (temp[j]==255){
 8005068:	2aff      	cmp	r2, #255	; 0xff
 800506a:	d1f7      	bne.n	800505c <ReadQdata+0x8c>
				temp[j]=0;
 800506c:	2200      	movs	r2, #0
 800506e:	4669      	mov	r1, sp
 8005070:	54ca      	strb	r2, [r1, r3]
		temp[255]=0;
 8005072:	23ff      	movs	r3, #255	; 0xff
 8005074:	2200      	movs	r2, #0
 8005076:	4669      	mov	r1, sp
 8005078:	0038      	movs	r0, r7
 800507a:	54ca      	strb	r2, [r1, r3]
		strcat(ReadMDataS,temp);
 800507c:	f7fb f844 	bl	8000108 <strlen>
	for (int i=1;i<=len;i++){
 8005080:	3e01      	subs	r6, #1
		strcat(ReadMDataS,temp);
 8005082:	4669      	mov	r1, sp
 8005084:	1838      	adds	r0, r7, r0
 8005086:	f009 fba3 	bl	800e7d0 <stpcpy>
	for (int i=1;i<=len;i++){
 800508a:	3c01      	subs	r4, #1
		strcat(ReadMDataS,"\r\n");
 800508c:	2203      	movs	r2, #3
 800508e:	4651      	mov	r1, sl
	for (int i=1;i<=len;i++){
 8005090:	3eff      	subs	r6, #255	; 0xff
		strcat(ReadMDataS,"\r\n");
 8005092:	f009 fca9 	bl	800e9e8 <memcpy>
	for (int i=1;i<=len;i++){
 8005096:	3cff      	subs	r4, #255	; 0xff
 8005098:	454e      	cmp	r6, r9
 800509a:	d1d7      	bne.n	800504c <ReadQdata+0x7c>
	}
	SPI_flash_Sector_Erase(WrtAdd);
 800509c:	4640      	mov	r0, r8
 800509e:	f7ff fe51 	bl	8004d44 <SPI_flash_Sector_Erase>
	return 1;
 80050a2:	2001      	movs	r0, #1
}
 80050a4:	b040      	add	sp, #256	; 0x100
 80050a6:	bce0      	pop	{r5, r6, r7}
 80050a8:	46ba      	mov	sl, r7
 80050aa:	46b1      	mov	r9, r6
 80050ac:	46a8      	mov	r8, r5
 80050ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80050b0:	220c      	movs	r2, #12
 80050b2:	4c0f      	ldr	r4, [pc, #60]	; (80050f0 <ReadQdata+0x120>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80050b4:	490f      	ldr	r1, [pc, #60]	; (80050f4 <ReadQdata+0x124>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80050b6:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80050b8:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80050ba:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80050bc:	4b0e      	ldr	r3, [pc, #56]	; (80050f8 <ReadQdata+0x128>)
 80050be:	f005 fbeb 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80050c2:	466a      	mov	r2, sp
 80050c4:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <ReadQdata+0x12c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80050c6:	4669      	mov	r1, sp
	char newline[2] = "\r\n";
 80050c8:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80050ca:	0020      	movs	r0, r4
 80050cc:	230a      	movs	r3, #10
 80050ce:	2202      	movs	r2, #2
 80050d0:	f005 fbe2 	bl	800a898 <HAL_UART_Transmit>
		return 0;
 80050d4:	2000      	movs	r0, #0
}
 80050d6:	e7e5      	b.n	80050a4 <ReadQdata+0xd4>
 80050d8:	20001f20 	.word	0x20001f20
 80050dc:	20002f20 	.word	0x20002f20
 80050e0:	200000c0 	.word	0x200000c0
 80050e4:	000300ff 	.word	0x000300ff
 80050e8:	0801231c 	.word	0x0801231c
 80050ec:	ffffff00 	.word	0xffffff00
 80050f0:	200049e8 	.word	0x200049e8
 80050f4:	0801310c 	.word	0x0801310c
 80050f8:	00001388 	.word	0x00001388
 80050fc:	00000a0d 	.word	0x00000a0d

08005100 <InitMEMQ>:

void InitMEMQ(){
 8005100:	b570      	push	{r4, r5, r6, lr}
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 8005102:	4d24      	ldr	r5, [pc, #144]	; (8005194 <InitMEMQ+0x94>)
void InitMEMQ(){
 8005104:	b0c0      	sub	sp, #256	; 0x100
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 8005106:	782b      	ldrb	r3, [r5, #0]
 8005108:	786a      	ldrb	r2, [r5, #1]
 800510a:	021b      	lsls	r3, r3, #8
 800510c:	189b      	adds	r3, r3, r2
	if(addi<(256*256*3)+256){
 800510e:	4a22      	ldr	r2, [pc, #136]	; (8005198 <InitMEMQ+0x98>)
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256);
 8005110:	021b      	lsls	r3, r3, #8
	if(addi<(256*256*3)+256){
 8005112:	4293      	cmp	r3, r2
 8005114:	dd01      	ble.n	800511a <InitMEMQ+0x1a>
		for(i=0;i<2;i++){
			ReadQdata();
		}
	}

}
 8005116:	b040      	add	sp, #256	; 0x100
 8005118:	bd70      	pop	{r4, r5, r6, pc}
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800511a:	220c      	movs	r2, #12
 800511c:	4c1f      	ldr	r4, [pc, #124]	; (800519c <InitMEMQ+0x9c>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800511e:	4920      	ldr	r1, [pc, #128]	; (80051a0 <InitMEMQ+0xa0>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005120:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8005122:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005124:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8005126:	4b1f      	ldr	r3, [pc, #124]	; (80051a4 <InitMEMQ+0xa4>)
 8005128:	320f      	adds	r2, #15
 800512a:	f005 fbb5 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800512e:	466a      	mov	r2, sp
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8005130:	0020      	movs	r0, r4
		for(i=0;i<5;i++){
 8005132:	2400      	movs	r4, #0
	char newline[2] = "\r\n";
 8005134:	4b1c      	ldr	r3, [pc, #112]	; (80051a8 <InitMEMQ+0xa8>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8005136:	4669      	mov	r1, sp
	char newline[2] = "\r\n";
 8005138:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800513a:	230a      	movs	r3, #10
 800513c:	2202      	movs	r2, #2
 800513e:	f005 fbab 	bl	800a898 <HAL_UART_Transmit>
 8005142:	4e1a      	ldr	r6, [pc, #104]	; (80051ac <InitMEMQ+0xac>)
			sprintf(str, "%d**data********************************************************************************************************************************************************************************************************data*%d", i,i);
 8005144:	0022      	movs	r2, r4
 8005146:	0023      	movs	r3, r4
 8005148:	0031      	movs	r1, r6
 800514a:	4668      	mov	r0, sp
 800514c:	f009 fa0e 	bl	800e56c <siprintf>
			WriteQdata((uint8_t*)str, strlen(str)+1);
 8005150:	4668      	mov	r0, sp
 8005152:	f7fa ffd9 	bl	8000108 <strlen>
 8005156:	3001      	adds	r0, #1
 8005158:	b282      	uxth	r2, r0
	if (len<255){
 800515a:	2afe      	cmp	r2, #254	; 0xfe
 800515c:	d907      	bls.n	800516e <InitMEMQ+0x6e>
		for(i=0;i<5;i++){
 800515e:	3401      	adds	r4, #1
 8005160:	2c05      	cmp	r4, #5
 8005162:	d1ef      	bne.n	8005144 <InitMEMQ+0x44>
			ReadQdata();
 8005164:	f7ff ff34 	bl	8004fd0 <ReadQdata>
 8005168:	f7ff ff32 	bl	8004fd0 <ReadQdata>
}
 800516c:	e7d3      	b.n	8005116 <InitMEMQ+0x16>
		SPI_flash_Page_Program(WrtAdd, data,len);
 800516e:	4669      	mov	r1, sp
 8005170:	0028      	movs	r0, r5
 8005172:	f7ff fe8b 	bl	8004e8c <SPI_flash_Page_Program>
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256)+(WrtAdd[2])+inc;
 8005176:	782b      	ldrb	r3, [r5, #0]
 8005178:	786a      	ldrb	r2, [r5, #1]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	189b      	adds	r3, r3, r2
 800517e:	78aa      	ldrb	r2, [r5, #2]
 8005180:	021b      	lsls	r3, r3, #8
 8005182:	189b      	adds	r3, r3, r2
 8005184:	3301      	adds	r3, #1
 8005186:	33ff      	adds	r3, #255	; 0xff
	WrtAdd[0]=addi/(256*256);
 8005188:	141a      	asrs	r2, r3, #16
 800518a:	702a      	strb	r2, [r5, #0]
	WrtAdd[1]=(addi%(256*256))/256;
 800518c:	121a      	asrs	r2, r3, #8
 800518e:	706a      	strb	r2, [r5, #1]
	WrtAdd[2]=(addi)%256;
 8005190:	70ab      	strb	r3, [r5, #2]
}
 8005192:	e7e4      	b.n	800515e <InitMEMQ+0x5e>
 8005194:	200000c0 	.word	0x200000c0
 8005198:	000300ff 	.word	0x000300ff
 800519c:	200049e8 	.word	0x200049e8
 80051a0:	0801311c 	.word	0x0801311c
 80051a4:	00001388 	.word	0x00001388
 80051a8:	00000a0d 	.word	0x00000a0d
 80051ac:	08013138 	.word	0x08013138

080051b0 <writeConfig>:





int writeConfig(char* RegNo,char* INSMS,char* OUTSMS,char* EmgIP,char* RegIP,char* TrackIP,char* OtherData){
 80051b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051b2:	46de      	mov	lr, fp
 80051b4:	4657      	mov	r7, sl
 80051b6:	464e      	mov	r6, r9
 80051b8:	4645      	mov	r5, r8
 80051ba:	b5e0      	push	{r5, r6, r7, lr}
 80051bc:	4c60      	ldr	r4, [pc, #384]	; (8005340 <writeConfig+0x190>)
 80051be:	4699      	mov	r9, r3
 80051c0:	44a5      	add	sp, r4
 80051c2:	9bd0      	ldr	r3, [sp, #832]	; 0x340
 80051c4:	4692      	mov	sl, r2
 80051c6:	4698      	mov	r8, r3
	uint8_t data1[256];
	uint8_t data2[256];
	uint8_t data3[256];
	uint8_t add[]={0x00,0x00,0x00};
 80051c8:	4b5e      	ldr	r3, [pc, #376]	; (8005344 <writeConfig+0x194>)
int writeConfig(char* RegNo,char* INSMS,char* OUTSMS,char* EmgIP,char* RegIP,char* TrackIP,char* OtherData){
 80051ca:	000f      	movs	r7, r1
	uint8_t add[]={0x00,0x00,0x00};
 80051cc:	881a      	ldrh	r2, [r3, #0]
 80051ce:	a902      	add	r1, sp, #8
int writeConfig(char* RegNo,char* INSMS,char* OUTSMS,char* EmgIP,char* RegIP,char* TrackIP,char* OtherData){
 80051d0:	9ece      	ldr	r6, [sp, #824]	; 0x338
 80051d2:	9dcf      	ldr	r5, [sp, #828]	; 0x33c
	uint8_t add[]={0x00,0x00,0x00};
 80051d4:	808a      	strh	r2, [r1, #4]

	SPI_flash_Read_Data(add , data1 , 256);
 80051d6:	2280      	movs	r2, #128	; 0x80
	uint8_t add[]={0x00,0x00,0x00};
 80051d8:	789b      	ldrb	r3, [r3, #2]
int writeConfig(char* RegNo,char* INSMS,char* OUTSMS,char* EmgIP,char* RegIP,char* TrackIP,char* OtherData){
 80051da:	4683      	mov	fp, r0
	uint8_t add[]={0x00,0x00,0x00};
 80051dc:	718b      	strb	r3, [r1, #6]
	SPI_flash_Read_Data(add , data1 , 256);
 80051de:	0052      	lsls	r2, r2, #1
 80051e0:	a904      	add	r1, sp, #16
 80051e2:	a803      	add	r0, sp, #12
 80051e4:	f7ff febe 	bl	8004f64 <SPI_flash_Read_Data>
	add[1]=0x01;
 80051e8:	2301      	movs	r3, #1
 80051ea:	aa02      	add	r2, sp, #8
 80051ec:	7153      	strb	r3, [r2, #5]
	SPI_flash_Read_Data(add , data2 , 256);
 80051ee:	2280      	movs	r2, #128	; 0x80
 80051f0:	a944      	add	r1, sp, #272	; 0x110
 80051f2:	0052      	lsls	r2, r2, #1
 80051f4:	a803      	add	r0, sp, #12
 80051f6:	f7ff feb5 	bl	8004f64 <SPI_flash_Read_Data>
	add[1]=0x02;
 80051fa:	2302      	movs	r3, #2
 80051fc:	aa02      	add	r2, sp, #8
 80051fe:	7153      	strb	r3, [r2, #5]
	SPI_flash_Read_Data(add , data3 , 256);
 8005200:	2280      	movs	r2, #128	; 0x80
 8005202:	a984      	add	r1, sp, #528	; 0x210
 8005204:	0052      	lsls	r2, r2, #1
 8005206:	a803      	add	r0, sp, #12
 8005208:	f7ff feac 	bl	8004f64 <SPI_flash_Read_Data>



	int i=0;
	int j=0;
	for(i=0;i<=strlen(RegNo)&&i<RegNoLen;i++){
 800520c:	465b      	mov	r3, fp
	SPI_flash_Read_Data(add , data3 , 256);
 800520e:	2401      	movs	r4, #1
 8005210:	3b01      	subs	r3, #1
 8005212:	9301      	str	r3, [sp, #4]
		data1[j+i]=RegNo[i];
 8005214:	9b01      	ldr	r3, [sp, #4]
 8005216:	aa02      	add	r2, sp, #8
 8005218:	5d1b      	ldrb	r3, [r3, r4]
 800521a:	3207      	adds	r2, #7
	for(i=0;i<=strlen(RegNo)&&i<RegNoLen;i++){
 800521c:	4658      	mov	r0, fp
		data1[j+i]=RegNo[i];
 800521e:	5513      	strb	r3, [r2, r4]
	for(i=0;i<=strlen(RegNo)&&i<RegNoLen;i++){
 8005220:	f7fa ff72 	bl	8000108 <strlen>
 8005224:	42a0      	cmp	r0, r4
 8005226:	d302      	bcc.n	800522e <writeConfig+0x7e>
 8005228:	3401      	adds	r4, #1
 800522a:	2c11      	cmp	r4, #17
 800522c:	d1f2      	bne.n	8005214 <writeConfig+0x64>
 800522e:	2400      	movs	r4, #0
 8005230:	e001      	b.n	8005236 <writeConfig+0x86>
	}
	j=j+RegNoLen;

	for(i=0;i<=strlen(INSMS)&&i<INSMSLen;i++){
 8005232:	2c64      	cmp	r4, #100	; 0x64
 8005234:	d009      	beq.n	800524a <writeConfig+0x9a>
		data1[j+i]=INSMS[i];
 8005236:	5d3a      	ldrb	r2, [r7, r4]
 8005238:	ab04      	add	r3, sp, #16
 800523a:	191b      	adds	r3, r3, r4
	for(i=0;i<=strlen(INSMS)&&i<INSMSLen;i++){
 800523c:	0038      	movs	r0, r7
		data1[j+i]=INSMS[i];
 800523e:	741a      	strb	r2, [r3, #16]
	for(i=0;i<=strlen(INSMS)&&i<INSMSLen;i++){
 8005240:	3401      	adds	r4, #1
 8005242:	f7fa ff61 	bl	8000108 <strlen>
 8005246:	42a0      	cmp	r0, r4
 8005248:	d2f3      	bcs.n	8005232 <writeConfig+0x82>
 800524a:	2700      	movs	r7, #0
 800524c:	ac21      	add	r4, sp, #132	; 0x84
 800524e:	e001      	b.n	8005254 <writeConfig+0xa4>
	}
	j=j+INSMSLen;

	for(i=0;i<=strlen(OUTSMS)&&i<OUTSMSLen;i++){
 8005250:	2f3c      	cmp	r7, #60	; 0x3c
 8005252:	d008      	beq.n	8005266 <writeConfig+0xb6>
		data1[j+i]=OUTSMS[i];
 8005254:	4653      	mov	r3, sl
 8005256:	5ddb      	ldrb	r3, [r3, r7]
	for(i=0;i<=strlen(OUTSMS)&&i<OUTSMSLen;i++){
 8005258:	4650      	mov	r0, sl
		data1[j+i]=OUTSMS[i];
 800525a:	55e3      	strb	r3, [r4, r7]
	for(i=0;i<=strlen(OUTSMS)&&i<OUTSMSLen;i++){
 800525c:	3701      	adds	r7, #1
 800525e:	f7fa ff53 	bl	8000108 <strlen>
 8005262:	42b8      	cmp	r0, r7
 8005264:	d2f4      	bcs.n	8005250 <writeConfig+0xa0>
 8005266:	ab02      	add	r3, sp, #8
 8005268:	469c      	mov	ip, r3
 800526a:	2301      	movs	r3, #1
 800526c:	2408      	movs	r4, #8
 800526e:	425b      	negs	r3, r3
 8005270:	34ff      	adds	r4, #255	; 0xff
 8005272:	444b      	add	r3, r9
 8005274:	2701      	movs	r7, #1
 8005276:	469a      	mov	sl, r3
 8005278:	4464      	add	r4, ip
 800527a:	e002      	b.n	8005282 <writeConfig+0xd2>
	}
	j=0;
	for(i=0;i<=strlen(EmgIP)&&i<EmgIPLen;i++){
 800527c:	3701      	adds	r7, #1
 800527e:	2f29      	cmp	r7, #41	; 0x29
 8005280:	d007      	beq.n	8005292 <writeConfig+0xe2>
		data2[j+i]=EmgIP[i];
 8005282:	4653      	mov	r3, sl
 8005284:	5ddb      	ldrb	r3, [r3, r7]
	for(i=0;i<=strlen(EmgIP)&&i<EmgIPLen;i++){
 8005286:	4648      	mov	r0, r9
		data2[j+i]=EmgIP[i];
 8005288:	55e3      	strb	r3, [r4, r7]
	for(i=0;i<=strlen(EmgIP)&&i<EmgIPLen;i++){
 800528a:	f7fa ff3d 	bl	8000108 <strlen>
 800528e:	42b8      	cmp	r0, r7
 8005290:	d2f4      	bcs.n	800527c <writeConfig+0xcc>
 8005292:	2700      	movs	r7, #0
 8005294:	ac4e      	add	r4, sp, #312	; 0x138
 8005296:	e001      	b.n	800529c <writeConfig+0xec>
	}
	j=j+EmgIPLen;

	for(i=0;i<=strlen(RegIP)&&i<RegIPLen;i++){
 8005298:	2f28      	cmp	r7, #40	; 0x28
 800529a:	d007      	beq.n	80052ac <writeConfig+0xfc>
		data2[j+i]=RegIP[i];
 800529c:	5df3      	ldrb	r3, [r6, r7]
	for(i=0;i<=strlen(RegIP)&&i<RegIPLen;i++){
 800529e:	0030      	movs	r0, r6
		data2[j+i]=RegIP[i];
 80052a0:	55e3      	strb	r3, [r4, r7]
	for(i=0;i<=strlen(RegIP)&&i<RegIPLen;i++){
 80052a2:	3701      	adds	r7, #1
 80052a4:	f7fa ff30 	bl	8000108 <strlen>
 80052a8:	4287      	cmp	r7, r0
 80052aa:	d9f5      	bls.n	8005298 <writeConfig+0xe8>
 80052ac:	2600      	movs	r6, #0
 80052ae:	ac58      	add	r4, sp, #352	; 0x160
 80052b0:	e001      	b.n	80052b6 <writeConfig+0x106>
	}
	j=j+RegIPLen;


	for(i=0;i<=strlen(TrackIP)&&i<TrackIPLen;i++){
 80052b2:	2e28      	cmp	r6, #40	; 0x28
 80052b4:	d007      	beq.n	80052c6 <writeConfig+0x116>
		data2[j+i]=TrackIP[i];
 80052b6:	5dab      	ldrb	r3, [r5, r6]
	for(i=0;i<=strlen(TrackIP)&&i<TrackIPLen;i++){
 80052b8:	0028      	movs	r0, r5
		data2[j+i]=TrackIP[i];
 80052ba:	55a3      	strb	r3, [r4, r6]
	for(i=0;i<=strlen(TrackIP)&&i<TrackIPLen;i++){
 80052bc:	3601      	adds	r6, #1
 80052be:	f7fa ff23 	bl	8000108 <strlen>
 80052c2:	42b0      	cmp	r0, r6
 80052c4:	d2f5      	bcs.n	80052b2 <writeConfig+0x102>
 80052c6:	ab02      	add	r3, sp, #8
 80052c8:	469c      	mov	ip, r3
	}
	j=0;


	for(i=0;i<=strlen(OtherData)&&i<OtherDataLen;i++){
 80052ca:	2702      	movs	r7, #2
 80052cc:	4643      	mov	r3, r8
 80052ce:	4d1e      	ldr	r5, [pc, #120]	; (8005348 <writeConfig+0x198>)
 80052d0:	2401      	movs	r4, #1
 80052d2:	4465      	add	r5, ip
 80052d4:	1e5e      	subs	r6, r3, #1
 80052d6:	37ff      	adds	r7, #255	; 0xff
 80052d8:	e002      	b.n	80052e0 <writeConfig+0x130>
 80052da:	3401      	adds	r4, #1
 80052dc:	42bc      	cmp	r4, r7
 80052de:	d006      	beq.n	80052ee <writeConfig+0x13e>
		data3[j+i]=OtherData[i];
 80052e0:	5d33      	ldrb	r3, [r6, r4]
	for(i=0;i<=strlen(OtherData)&&i<OtherDataLen;i++){
 80052e2:	4640      	mov	r0, r8
		data3[j+i]=OtherData[i];
 80052e4:	552b      	strb	r3, [r5, r4]
	for(i=0;i<=strlen(OtherData)&&i<OtherDataLen;i++){
 80052e6:	f7fa ff0f 	bl	8000108 <strlen>
 80052ea:	42a0      	cmp	r0, r4
 80052ec:	d2f5      	bcs.n	80052da <writeConfig+0x12a>
	}
	j=j+OtherDataLen;


	add[1]=0x00;
 80052ee:	2300      	movs	r3, #0
 80052f0:	aa02      	add	r2, sp, #8
 80052f2:	7153      	strb	r3, [r2, #5]

	SPI_flash_Sector_Erase(add);
 80052f4:	a803      	add	r0, sp, #12
 80052f6:	f7ff fd25 	bl	8004d44 <SPI_flash_Sector_Erase>

	SPI_flash_Page_Program(add, data1,256);
 80052fa:	2280      	movs	r2, #128	; 0x80
 80052fc:	a904      	add	r1, sp, #16
 80052fe:	a803      	add	r0, sp, #12
 8005300:	0052      	lsls	r2, r2, #1
 8005302:	f7ff fdc3 	bl	8004e8c <SPI_flash_Page_Program>
	add[1]=0x01;
 8005306:	2301      	movs	r3, #1
 8005308:	aa02      	add	r2, sp, #8
 800530a:	7153      	strb	r3, [r2, #5]
	SPI_flash_Page_Program(add, data2,256);
 800530c:	2280      	movs	r2, #128	; 0x80
 800530e:	a944      	add	r1, sp, #272	; 0x110
 8005310:	a803      	add	r0, sp, #12
 8005312:	0052      	lsls	r2, r2, #1
 8005314:	f7ff fdba 	bl	8004e8c <SPI_flash_Page_Program>
	add[1]=0x02;
 8005318:	2302      	movs	r3, #2
 800531a:	aa02      	add	r2, sp, #8
 800531c:	7153      	strb	r3, [r2, #5]
	SPI_flash_Page_Program(add, data3,256);
 800531e:	2280      	movs	r2, #128	; 0x80
 8005320:	a803      	add	r0, sp, #12
 8005322:	0052      	lsls	r2, r2, #1
 8005324:	a984      	add	r1, sp, #528	; 0x210
 8005326:	f7ff fdb1 	bl	8004e8c <SPI_flash_Page_Program>
	return 1;

}
 800532a:	2001      	movs	r0, #1
 800532c:	23c5      	movs	r3, #197	; 0xc5
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	449d      	add	sp, r3
 8005332:	bcf0      	pop	{r4, r5, r6, r7}
 8005334:	46bb      	mov	fp, r7
 8005336:	46b2      	mov	sl, r6
 8005338:	46a9      	mov	r9, r5
 800533a:	46a0      	mov	r8, r4
 800533c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	fffffcec 	.word	0xfffffcec
 8005344:	08012180 	.word	0x08012180
 8005348:	00000207 	.word	0x00000207

0800534c <readRegNo>:



char* readRegNo(){
 800534c:	b510      	push	{r4, lr}
 800534e:	b082      	sub	sp, #8
	uint8_t add4[]={0x00, 0x00,0x00};
 8005350:	4669      	mov	r1, sp
 8005352:	4b0d      	ldr	r3, [pc, #52]	; (8005388 <readRegNo+0x3c>)

    memset(dataR,0,256);
 8005354:	4c0d      	ldr	r4, [pc, #52]	; (800538c <readRegNo+0x40>)
	uint8_t add4[]={0x00, 0x00,0x00};
 8005356:	881a      	ldrh	r2, [r3, #0]
    memset(dataR,0,256);
 8005358:	0020      	movs	r0, r4
	uint8_t add4[]={0x00, 0x00,0x00};
 800535a:	808a      	strh	r2, [r1, #4]
    memset(dataR,0,256);
 800535c:	2280      	movs	r2, #128	; 0x80
	uint8_t add4[]={0x00, 0x00,0x00};
 800535e:	789b      	ldrb	r3, [r3, #2]
    memset(dataR,0,256);
 8005360:	0052      	lsls	r2, r2, #1
	uint8_t add4[]={0x00, 0x00,0x00};
 8005362:	718b      	strb	r3, [r1, #6]
    memset(dataR,0,256);
 8005364:	2100      	movs	r1, #0
 8005366:	f009 f96d 	bl	800e644 <memset>
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegNoLen);
 800536a:	a801      	add	r0, sp, #4
 800536c:	2210      	movs	r2, #16
 800536e:	0021      	movs	r1, r4
 8005370:	f7ff fdf8 	bl	8004f64 <SPI_flash_Read_Data>
	if (strlen((char*) dataR)>1){
 8005374:	0020      	movs	r0, r4
 8005376:	f7fa fec7 	bl	8000108 <strlen>
 800537a:	2801      	cmp	r0, #1
 800537c:	d800      	bhi.n	8005380 <readRegNo+0x34>

		//Debug_Tx((char*) dataR);
		return (char*) dataR;
	}
	else{
		return "--Err RegNo--";
 800537e:	4c04      	ldr	r4, [pc, #16]	; (8005390 <readRegNo+0x44>)
	}

}
 8005380:	0020      	movs	r0, r4
 8005382:	b002      	add	sp, #8
 8005384:	bd10      	pop	{r4, pc}
 8005386:	46c0      	nop			; (mov r8, r8)
 8005388:	08012180 	.word	0x08012180
 800538c:	20003fe4 	.word	0x20003fe4
 8005390:	08013210 	.word	0x08013210

08005394 <detectAcc>:


int detectAcc(){
 8005394:	b570      	push	{r4, r5, r6, lr}
	readAcc();
 8005396:	f7fd ff9d 	bl	80032d4 <readAcc.isra.0>
	}
	else if(AccGyroStatus==3){
		strcat(Head,AlartStr_RashTurning);
	}*/

	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])>2000){return 1;}
 800539a:	4c14      	ldr	r4, [pc, #80]	; (80053ec <detectAcc+0x58>)
 800539c:	6861      	ldr	r1, [r4, #4]
 800539e:	6820      	ldr	r0, [r4, #0]
 80053a0:	f7fb f92c 	bl	80005fc <__aeabi_fadd>
 80053a4:	68a1      	ldr	r1, [r4, #8]
 80053a6:	f7fb f929 	bl	80005fc <__aeabi_fadd>
 80053aa:	4911      	ldr	r1, [pc, #68]	; (80053f0 <detectAcc+0x5c>)
 80053ac:	1c05      	adds	r5, r0, #0
 80053ae:	f7fb f8a1 	bl	80004f4 <__aeabi_fcmpgt>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d115      	bne.n	80053e2 <detectAcc+0x4e>
	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])<-2000){return 2;}
 80053b6:	490f      	ldr	r1, [pc, #60]	; (80053f4 <detectAcc+0x60>)
 80053b8:	1c28      	adds	r0, r5, #0
 80053ba:	f7fb f887 	bl	80004cc <__aeabi_fcmplt>
 80053be:	2800      	cmp	r0, #0
 80053c0:	d111      	bne.n	80053e6 <detectAcc+0x52>
	if((ACC_GYRO_data[3]+ACC_GYRO_data[4]+ACC_GYRO_data[5])>2000){return 3;}
 80053c2:	6921      	ldr	r1, [r4, #16]
 80053c4:	68e0      	ldr	r0, [r4, #12]
 80053c6:	f7fb f919 	bl	80005fc <__aeabi_fadd>
 80053ca:	6961      	ldr	r1, [r4, #20]
 80053cc:	f7fb f916 	bl	80005fc <__aeabi_fadd>
 80053d0:	4907      	ldr	r1, [pc, #28]	; (80053f0 <detectAcc+0x5c>)
 80053d2:	f7fb f88f 	bl	80004f4 <__aeabi_fcmpgt>


	return 0;
 80053d6:	1e43      	subs	r3, r0, #1
 80053d8:	4198      	sbcs	r0, r3
 80053da:	4243      	negs	r3, r0
 80053dc:	2003      	movs	r0, #3
 80053de:	4018      	ands	r0, r3
}
 80053e0:	bd70      	pop	{r4, r5, r6, pc}
	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])>2000){return 1;}
 80053e2:	2001      	movs	r0, #1
 80053e4:	e7fc      	b.n	80053e0 <detectAcc+0x4c>
	if((ACC_GYRO_data[0]+ACC_GYRO_data[1]+ACC_GYRO_data[2])<-2000){return 2;}
 80053e6:	2002      	movs	r0, #2
 80053e8:	e7fa      	b.n	80053e0 <detectAcc+0x4c>
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	200002ec 	.word	0x200002ec
 80053f0:	44fa0000 	.word	0x44fa0000
 80053f4:	c4fa0000 	.word	0xc4fa0000

080053f8 <initGPS>:
	//GPS_Tx("$PSTMSAVEPAR\r\n\0");

	//GPS_Tx("$PSTMSRR\r\n\0");


	GPSInfo.lat=0.0;
 80053f8:	2300      	movs	r3, #0
void initGPS(){
 80053fa:	b570      	push	{r4, r5, r6, lr}
	GPSInfo.lat=0.0;
 80053fc:	4c0d      	ldr	r4, [pc, #52]	; (8005434 <initGPS+0x3c>)
	GPSInfo.pdop=0.0;
	GPSInfo.head=0.0;
	GPSInfo.speed=0.0;
	GPSInfo.fix=0;
	GPSInfo.sat=0;
	strcpy(GPSInfo.latD,"x");
 80053fe:	2678      	movs	r6, #120	; 0x78
	strcpy(GPSInfo.lonD,"x");
 8005400:	0020      	movs	r0, r4
	GPSInfo.lat=0.0;
 8005402:	6023      	str	r3, [r4, #0]
	GPSInfo.lon=0.0;
 8005404:	6063      	str	r3, [r4, #4]
	GPSInfo.alt=0.0;
 8005406:	60a3      	str	r3, [r4, #8]
	GPSInfo.hdop=0.0;
 8005408:	60e3      	str	r3, [r4, #12]
	GPSInfo.pdop=0.0;
 800540a:	6123      	str	r3, [r4, #16]
	GPSInfo.head=0.0;
 800540c:	6163      	str	r3, [r4, #20]
	GPSInfo.speed=0.0;
 800540e:	61a3      	str	r3, [r4, #24]
	GPSInfo.fix=0;
 8005410:	2300      	movs	r3, #0
	strcpy(GPSInfo.lonD,"x");
 8005412:	4d09      	ldr	r5, [pc, #36]	; (8005438 <initGPS+0x40>)
	strcpy(GPSInfo.latD,"x");
 8005414:	8526      	strh	r6, [r4, #40]	; 0x28
	strcpy(GPSInfo.lonD,"x");
 8005416:	0029      	movs	r1, r5
 8005418:	2202      	movs	r2, #2
 800541a:	302b      	adds	r0, #43	; 0x2b
	GPSInfo.fix=0;
 800541c:	61e3      	str	r3, [r4, #28]
	GPSInfo.sat=0;
 800541e:	6223      	str	r3, [r4, #32]
	strcpy(GPSInfo.lonD,"x");
 8005420:	f009 fae2 	bl	800e9e8 <memcpy>
	strcpy(GPSInfo.time,"x");
	strcpy(GPSInfo.date,"x");
 8005424:	0020      	movs	r0, r4
 8005426:	0029      	movs	r1, r5
	strcpy(GPSInfo.time,"x");
 8005428:	85e6      	strh	r6, [r4, #46]	; 0x2e
	strcpy(GPSInfo.date,"x");
 800542a:	2202      	movs	r2, #2
 800542c:	303d      	adds	r0, #61	; 0x3d
 800542e:	f009 fadb 	bl	800e9e8 <memcpy>
}
 8005432:	bd70      	pop	{r4, r5, r6, pc}
 8005434:	200004fc 	.word	0x200004fc
 8005438:	08013220 	.word	0x08013220

0800543c <getGPSString>:
void getGPSString(){
 800543c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800543e:	46c6      	mov	lr, r8
 8005440:	b500      	push	{lr}
	memset(gpsDataRet,0,70);
 8005442:	4e29      	ldr	r6, [pc, #164]	; (80054e8 <getGPSString+0xac>)
 8005444:	2246      	movs	r2, #70	; 0x46
 8005446:	2100      	movs	r1, #0
 8005448:	0030      	movs	r0, r6
void getGPSString(){
 800544a:	b096      	sub	sp, #88	; 0x58
	memset(gpsDataRet,0,70);
 800544c:	f009 f8fa 	bl	800e644 <memset>

	if(GPSInfo.fix==1){
 8005450:	4c26      	ldr	r4, [pc, #152]	; (80054ec <getGPSString+0xb0>)
 8005452:	69e3      	ldr	r3, [r4, #28]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d040      	beq.n	80054da <getGPSString+0x9e>
		HAL_GPIO_WritePin(DO_LED_GPS_GPIO_Port, DO_LED_GPS_Pin, GPIO_PIN_RESET);
 8005458:	2200      	movs	r2, #0
 800545a:	2104      	movs	r1, #4
 800545c:	4824      	ldr	r0, [pc, #144]	; (80054f0 <getGPSString+0xb4>)
 800545e:	f002 ffef 	bl	8008440 <HAL_GPIO_WritePin>
	}




	sprintf(gpsDataRet, "%1d,%s,%s,%0.6f,%1s,%0.6f,%s,%0.1f,%0.2f,%d,%0.1f,%0.1f,%0.1f",
 8005462:	233d      	movs	r3, #61	; 0x3d
 8005464:	68e0      	ldr	r0, [r4, #12]
 8005466:	4698      	mov	r8, r3
 8005468:	f7fd fe22 	bl	80030b0 <__aeabi_f2d>
 800546c:	69e7      	ldr	r7, [r4, #28]
 800546e:	9014      	str	r0, [sp, #80]	; 0x50
 8005470:	9115      	str	r1, [sp, #84]	; 0x54
 8005472:	6920      	ldr	r0, [r4, #16]
 8005474:	f7fd fe1c 	bl	80030b0 <__aeabi_f2d>
 8005478:	9012      	str	r0, [sp, #72]	; 0x48
 800547a:	9113      	str	r1, [sp, #76]	; 0x4c
 800547c:	68a0      	ldr	r0, [r4, #8]
 800547e:	f7fd fe17 	bl	80030b0 <__aeabi_f2d>
 8005482:	9010      	str	r0, [sp, #64]	; 0x40
 8005484:	9111      	str	r1, [sp, #68]	; 0x44
 8005486:	6a23      	ldr	r3, [r4, #32]
 8005488:	4d1a      	ldr	r5, [pc, #104]	; (80054f4 <getGPSString+0xb8>)
 800548a:	930e      	str	r3, [sp, #56]	; 0x38
 800548c:	6960      	ldr	r0, [r4, #20]
 800548e:	f7fd fe0f 	bl	80030b0 <__aeabi_f2d>
 8005492:	900c      	str	r0, [sp, #48]	; 0x30
 8005494:	910d      	str	r1, [sp, #52]	; 0x34
 8005496:	69a0      	ldr	r0, [r4, #24]
 8005498:	f7fd fe0a 	bl	80030b0 <__aeabi_f2d>
 800549c:	0023      	movs	r3, r4
 800549e:	900a      	str	r0, [sp, #40]	; 0x28
 80054a0:	910b      	str	r1, [sp, #44]	; 0x2c
 80054a2:	332b      	adds	r3, #43	; 0x2b
 80054a4:	9308      	str	r3, [sp, #32]
 80054a6:	6860      	ldr	r0, [r4, #4]
 80054a8:	f7fd fe02 	bl	80030b0 <__aeabi_f2d>
 80054ac:	0023      	movs	r3, r4
 80054ae:	9006      	str	r0, [sp, #24]
 80054b0:	9107      	str	r1, [sp, #28]
 80054b2:	3328      	adds	r3, #40	; 0x28
 80054b4:	9304      	str	r3, [sp, #16]
 80054b6:	6820      	ldr	r0, [r4, #0]
 80054b8:	f7fd fdfa 	bl	80030b0 <__aeabi_f2d>
 80054bc:	44a0      	add	r8, r4
 80054be:	342e      	adds	r4, #46	; 0x2e
 80054c0:	9002      	str	r0, [sp, #8]
 80054c2:	9103      	str	r1, [sp, #12]
 80054c4:	4643      	mov	r3, r8
 80054c6:	003a      	movs	r2, r7
 80054c8:	0029      	movs	r1, r5
 80054ca:	0030      	movs	r0, r6
 80054cc:	9400      	str	r4, [sp, #0]
 80054ce:	f009 f84d 	bl	800e56c <siprintf>
	    			GPSInfo.fix,GPSInfo.date,GPSInfo.time,GPSInfo.lat,GPSInfo.latD,GPSInfo.lon,GPSInfo.lonD,GPSInfo.speed,GPSInfo.head,GPSInfo.sat,GPSInfo.alt,GPSInfo.pdop,GPSInfo.hdop);
}
 80054d2:	b016      	add	sp, #88	; 0x58
 80054d4:	bc80      	pop	{r7}
 80054d6:	46b8      	mov	r8, r7
 80054d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_GPIO_WritePin(DO_LED_GPS_GPIO_Port, DO_LED_GPS_Pin, GPIO_PIN_SET);
 80054da:	2201      	movs	r2, #1
 80054dc:	2104      	movs	r1, #4
 80054de:	4804      	ldr	r0, [pc, #16]	; (80054f0 <getGPSString+0xb4>)
 80054e0:	f002 ffae 	bl	8008440 <HAL_GPIO_WritePin>
}
 80054e4:	e7bd      	b.n	8005462 <getGPSString+0x26>
 80054e6:	46c0      	nop			; (mov r8, r8)
 80054e8:	2000454c 	.word	0x2000454c
 80054ec:	200004fc 	.word	0x200004fc
 80054f0:	50000c00 	.word	0x50000c00
 80054f4:	08013224 	.word	0x08013224

080054f8 <nmea_valid_checksum>:
	    }

    }
}
*/
uint8_t nmea_valid_checksum(const char *message) {
 80054f8:	b510      	push	{r4, lr}
    uint8_t checksum= (uint8_t)strtol(strchr(message, '*')+1, NULL, 16);
 80054fa:	212a      	movs	r1, #42	; 0x2a
uint8_t nmea_valid_checksum(const char *message) {
 80054fc:	0004      	movs	r4, r0
    uint8_t checksum= (uint8_t)strtol(strchr(message, '*')+1, NULL, 16);
 80054fe:	f009 f8b6 	bl	800e66e <strchr>
 8005502:	2100      	movs	r1, #0
 8005504:	2210      	movs	r2, #16
 8005506:	3001      	adds	r0, #1
 8005508:	f008 f8a6 	bl	800d658 <strtol>

    char p;
    uint8_t sum = 0;
    ++message;
    while ((p = *message++) != '*') {
 800550c:	7863      	ldrb	r3, [r4, #1]
    uint8_t checksum= (uint8_t)strtol(strchr(message, '*')+1, NULL, 16);
 800550e:	b2c1      	uxtb	r1, r0
    while ((p = *message++) != '*') {
 8005510:	2b2a      	cmp	r3, #42	; 0x2a
 8005512:	d00c      	beq.n	800552e <nmea_valid_checksum+0x36>
    uint8_t sum = 0;
 8005514:	2200      	movs	r2, #0
 8005516:	3402      	adds	r4, #2
    while ((p = *message++) != '*') {
 8005518:	3401      	adds	r4, #1
        sum ^= p;
 800551a:	405a      	eors	r2, r3
    while ((p = *message++) != '*') {
 800551c:	1e63      	subs	r3, r4, #1
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	2b2a      	cmp	r3, #42	; 0x2a
 8005522:	d1f9      	bne.n	8005518 <nmea_valid_checksum+0x20>
    }

    if (sum != checksum) {
 8005524:	1a88      	subs	r0, r1, r2
 8005526:	4243      	negs	r3, r0
 8005528:	4158      	adcs	r0, r3
        return 0;
    }

    return 1;
}
 800552a:	b2c0      	uxtb	r0, r0
 800552c:	bd10      	pop	{r4, pc}
    uint8_t sum = 0;
 800552e:	2200      	movs	r2, #0
 8005530:	e7f8      	b.n	8005524 <nmea_valid_checksum+0x2c>
 8005532:	46c0      	nop			; (mov r8, r8)

08005534 <TestMEM>:
		Debug_Tx(detectAccStr());
		HAL_Delay(1000);
	}
}

void TestMEM(){
 8005534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005536:	46ce      	mov	lr, r9
 8005538:	4647      	mov	r7, r8
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 800553a:	220c      	movs	r2, #12
 800553c:	b580      	push	{r7, lr}
 800553e:	4e36      	ldr	r6, [pc, #216]	; (8005618 <TestMEM+0xe4>)
 8005540:	b087      	sub	sp, #28
 8005542:	6833      	ldr	r3, [r6, #0]
	char newline[2] = "\r\n";
 8005544:	ad05      	add	r5, sp, #20
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005546:	621a      	str	r2, [r3, #32]
 8005548:	4690      	mov	r8, r2
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800554a:	4934      	ldr	r1, [pc, #208]	; (800561c <TestMEM+0xe8>)
 800554c:	4b34      	ldr	r3, [pc, #208]	; (8005620 <TestMEM+0xec>)
	char newline[2] = "\r\n";
 800554e:	4f35      	ldr	r7, [pc, #212]	; (8005624 <TestMEM+0xf0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8005550:	3215      	adds	r2, #21
 8005552:	0030      	movs	r0, r6
 8005554:	f005 f9a0 	bl	800a898 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8005558:	230a      	movs	r3, #10
 800555a:	2202      	movs	r2, #2
 800555c:	0029      	movs	r1, r5
 800555e:	0030      	movs	r0, r6
	char newline[2] = "\r\n";
 8005560:	802f      	strh	r7, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8005562:	f005 f999 	bl	800a898 <HAL_UART_Transmit>
	int i=0;
	Debug_Tx("------------------Testing Memory:");
	for(i=0;i<1;i++){
		SPI_flash_get_device_ID( );
 8005566:	f7ff fb07 	bl	8004b78 <SPI_flash_get_device_ID>
		//SPI_flash_get_device_ID(JEDEC_ID);
		//ClearQueue();
		writeConfig("AS-o1-A-9000\0","in sim no1234567891234in sim no\0","out sim no 123456789123456out sim no\0",
 800556a:	4c2f      	ldr	r4, [pc, #188]	; (8005628 <TestMEM+0xf4>)
 800556c:	4b2f      	ldr	r3, [pc, #188]	; (800562c <TestMEM+0xf8>)
 800556e:	0022      	movs	r2, r4
 8005570:	320c      	adds	r2, #12
 8005572:	4691      	mov	r9, r2
 8005574:	2268      	movs	r2, #104	; 0x68
 8005576:	4694      	mov	ip, r2
 8005578:	44a4      	add	ip, r4
 800557a:	4662      	mov	r2, ip
 800557c:	0021      	movs	r1, r4
 800557e:	0020      	movs	r0, r4
 8005580:	3134      	adds	r1, #52	; 0x34
 8005582:	9202      	str	r2, [sp, #8]
 8005584:	9301      	str	r3, [sp, #4]
 8005586:	464a      	mov	r2, r9
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	3058      	adds	r0, #88	; 0x58
 800558c:	f7ff fe10 	bl	80051b0 <writeConfig>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005590:	4642      	mov	r2, r8
 8005592:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8005594:	4926      	ldr	r1, [pc, #152]	; (8005630 <TestMEM+0xfc>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005596:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8005598:	0030      	movs	r0, r6
 800559a:	4b21      	ldr	r3, [pc, #132]	; (8005620 <TestMEM+0xec>)
 800559c:	3203      	adds	r2, #3
 800559e:	f005 f97b 	bl	800a898 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80055a2:	230a      	movs	r3, #10
 80055a4:	2202      	movs	r2, #2
 80055a6:	0029      	movs	r1, r5
 80055a8:	0030      	movs	r0, r6
	char newline[2] = "\r\n";
 80055aa:	802f      	strh	r7, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80055ac:	f005 f974 	bl	800a898 <HAL_UART_Transmit>
    memset(dataR,0,256);
 80055b0:	2280      	movs	r2, #128	; 0x80
	uint8_t add4[]={0x00, 0x00,0x00};
 80055b2:	8823      	ldrh	r3, [r4, #0]
    memset(dataR,0,256);
 80055b4:	2100      	movs	r1, #0
	uint8_t add4[]={0x00, 0x00,0x00};
 80055b6:	802b      	strh	r3, [r5, #0]
 80055b8:	78a3      	ldrb	r3, [r4, #2]
    memset(dataR,0,256);
 80055ba:	4c1e      	ldr	r4, [pc, #120]	; (8005634 <TestMEM+0x100>)
 80055bc:	0052      	lsls	r2, r2, #1
 80055be:	0020      	movs	r0, r4
	uint8_t add4[]={0x00, 0x00,0x00};
 80055c0:	70ab      	strb	r3, [r5, #2]
    memset(dataR,0,256);
 80055c2:	f009 f83f 	bl	800e644 <memset>
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegNoLen);
 80055c6:	0028      	movs	r0, r5
 80055c8:	2210      	movs	r2, #16
 80055ca:	0021      	movs	r1, r4
 80055cc:	f7ff fcca 	bl	8004f64 <SPI_flash_Read_Data>
	if (strlen((char*) dataR)>1){
 80055d0:	0020      	movs	r0, r4
 80055d2:	f7fa fd99 	bl	8000108 <strlen>
 80055d6:	2801      	cmp	r0, #1
 80055d8:	d800      	bhi.n	80055dc <TestMEM+0xa8>
		return "--Err RegNo--";
 80055da:	4c17      	ldr	r4, [pc, #92]	; (8005638 <TestMEM+0x104>)
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80055dc:	220c      	movs	r2, #12
 80055de:	6833      	ldr	r3, [r6, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80055e0:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 80055e2:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 80055e4:	f7fa fd90 	bl	8000108 <strlen>
 80055e8:	0021      	movs	r1, r4
 80055ea:	b282      	uxth	r2, r0
 80055ec:	4b0c      	ldr	r3, [pc, #48]	; (8005620 <TestMEM+0xec>)
 80055ee:	0030      	movs	r0, r6
 80055f0:	f005 f952 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80055f4:	4b0b      	ldr	r3, [pc, #44]	; (8005624 <TestMEM+0xf0>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80055f6:	2202      	movs	r2, #2
 80055f8:	0029      	movs	r1, r5
	char newline[2] = "\r\n";
 80055fa:	802b      	strh	r3, [r5, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 80055fc:	0030      	movs	r0, r6
 80055fe:	230a      	movs	r3, #10
 8005600:	f005 f94a 	bl	800a898 <HAL_UART_Transmit>
		   	  				  "http://192.168.10.0/aaEmergenncy ip\0","http://192.168.10.0/Reg ip\0","http://192.168.10.0/Track ID\0",
		  	  				  "oooooooootttttthheerrrrrrOtherdatadddaaatttttttttaaaaaaaaa\0");
		Debug_Tx("Reading RegNo--");
		Debug_Tx(readRegNo());
		*/
		HAL_Delay(2000);
 8005604:	20fa      	movs	r0, #250	; 0xfa
 8005606:	00c0      	lsls	r0, r0, #3
 8005608:	f002 f852 	bl	80076b0 <HAL_Delay>

	}


}
 800560c:	b007      	add	sp, #28
 800560e:	bcc0      	pop	{r6, r7}
 8005610:	46b9      	mov	r9, r7
 8005612:	46b0      	mov	r8, r6
 8005614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005616:	46c0      	nop			; (mov r8, r8)
 8005618:	200049e8 	.word	0x200049e8
 800561c:	08013264 	.word	0x08013264
 8005620:	00001388 	.word	0x00001388
 8005624:	00000a0d 	.word	0x00000a0d
 8005628:	08012180 	.word	0x08012180
 800562c:	08013288 	.word	0x08013288
 8005630:	08013298 	.word	0x08013298
 8005634:	20003fe4 	.word	0x20003fe4
 8005638:	08013210 	.word	0x08013210

0800563c <SystemClock_Config>:
{
 800563c:	b500      	push	{lr}
 800563e:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005640:	2234      	movs	r2, #52	; 0x34
 8005642:	2100      	movs	r1, #0
 8005644:	a805      	add	r0, sp, #20
 8005646:	f008 fffd 	bl	800e644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800564a:	2210      	movs	r2, #16
 800564c:	2100      	movs	r1, #0
 800564e:	a801      	add	r0, sp, #4
 8005650:	f008 fff8 	bl	800e644 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005654:	2080      	movs	r0, #128	; 0x80
 8005656:	0080      	lsls	r0, r0, #2
 8005658:	f003 fb08 	bl	8008c6c <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800565c:	2302      	movs	r3, #2
 800565e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005660:	33fe      	adds	r3, #254	; 0xfe
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005662:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005664:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8005666:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005668:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800566a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800566c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800566e:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005670:	f003 fb2c 	bl	8008ccc <HAL_RCC_OscConfig>
 8005674:	2800      	cmp	r0, #0
 8005676:	d001      	beq.n	800567c <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005678:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800567a:	e7fe      	b.n	800567a <SystemClock_Config+0x3e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800567c:	2307      	movs	r3, #7
 800567e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005680:	23a0      	movs	r3, #160	; 0xa0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8005682:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005684:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005686:	01db      	lsls	r3, r3, #7
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005688:	2100      	movs	r1, #0
 800568a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800568c:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800568e:	f003 fdcd 	bl	800922c <HAL_RCC_ClockConfig>
 8005692:	2800      	cmp	r0, #0
 8005694:	d001      	beq.n	800569a <SystemClock_Config+0x5e>
 8005696:	b672      	cpsid	i
  while (1)
 8005698:	e7fe      	b.n	8005698 <SystemClock_Config+0x5c>
}
 800569a:	b013      	add	sp, #76	; 0x4c
 800569c:	bd00      	pop	{pc}
 800569e:	46c0      	nop			; (mov r8, r8)

080056a0 <main>:
{
 80056a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056a2:	46de      	mov	lr, fp
 80056a4:	4657      	mov	r7, sl
 80056a6:	464e      	mov	r6, r9
 80056a8:	4645      	mov	r5, r8
 80056aa:	b5e0      	push	{r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80056ac:	2704      	movs	r7, #4
{
 80056ae:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 80056b0:	f001 ffd8 	bl	8007664 <HAL_Init>
  SystemClock_Config();
 80056b4:	f7ff ffc2 	bl	800563c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056b8:	2214      	movs	r2, #20
 80056ba:	2100      	movs	r1, #0
 80056bc:	a807      	add	r0, sp, #28
 80056be:	f008 ffc1 	bl	800e644 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056c2:	2220      	movs	r2, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056c4:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80056c6:	4dd4      	ldr	r5, [pc, #848]	; (8005a18 <main+0x378>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056c8:	4690      	mov	r8, r2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80056ca:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 80056cc:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80056ce:	433b      	orrs	r3, r7
 80056d0:	636b      	str	r3, [r5, #52]	; 0x34
 80056d2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 80056d4:	4cd1      	ldr	r4, [pc, #836]	; (8005a1c <main+0x37c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80056d6:	403b      	ands	r3, r7
 80056d8:	9302      	str	r3, [sp, #8]
 80056da:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056dc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 80056de:	0021      	movs	r1, r4
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056e0:	4313      	orrs	r3, r2
 80056e2:	636b      	str	r3, [r5, #52]	; 0x34
 80056e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 80056e6:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80056e8:	4013      	ands	r3, r2
 80056ea:	9303      	str	r3, [sp, #12]
 80056ec:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056ee:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80056f0:	4333      	orrs	r3, r6
 80056f2:	636b      	str	r3, [r5, #52]	; 0x34
 80056f4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80056f6:	4033      	ands	r3, r6
 80056f8:	9304      	str	r3, [sp, #16]
 80056fa:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80056fc:	2302      	movs	r3, #2
 80056fe:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005700:	431a      	orrs	r2, r3
 8005702:	636a      	str	r2, [r5, #52]	; 0x34
 8005704:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005706:	4013      	ands	r3, r2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005708:	2208      	movs	r2, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800570a:	9305      	str	r3, [sp, #20]
 800570c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800570e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005710:	4691      	mov	r9, r2
 8005712:	4313      	orrs	r3, r2
 8005714:	636b      	str	r3, [r5, #52]	; 0x34
 8005716:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005718:	4013      	ands	r3, r2
 800571a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 800571c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800571e:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin, GPIO_PIN_RESET);
 8005720:	f002 fe8e 	bl	8008440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, DO_GSM_VCC_EN_Pin|DO_PWRKEY_Pin, GPIO_PIN_RESET);
 8005724:	2200      	movs	r2, #0
 8005726:	21c0      	movs	r1, #192	; 0xc0
 8005728:	48bd      	ldr	r0, [pc, #756]	; (8005a20 <main+0x380>)
 800572a:	f002 fe89 	bl	8008440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, DO_LED_PWR_Pin|DO_LED_NET_Pin|DO_LED_GPS_Pin, GPIO_PIN_RESET);
 800572e:	2200      	movs	r2, #0
 8005730:	2107      	movs	r1, #7
 8005732:	48bc      	ldr	r0, [pc, #752]	; (8005a24 <main+0x384>)
 8005734:	f002 fe84 	bl	8008440 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DO_OUT1_Pin|DO_OUT2_Pin|DO_5V_OUT_EN_Pin|DO_OUT3_P_LED_Pin, GPIO_PIN_RESET);
 8005738:	238e      	movs	r3, #142	; 0x8e
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	2200      	movs	r2, #0
 800573e:	0019      	movs	r1, r3
 8005740:	48b9      	ldr	r0, [pc, #740]	; (8005a28 <main+0x388>)
 8005742:	469b      	mov	fp, r3
 8005744:	f002 fe7c 	bl	8008440 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005748:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = SPI_CS_MEM_Pin|DO_GPS_VCC_EN_Pin;
 800574a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800574c:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800574e:	a907      	add	r1, sp, #28
 8005750:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005752:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005754:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005756:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005758:	f002 fd66 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DI_IN2_Pin|DI_IN3_Pin|DI_MAINS_STATE_Pin|DI_ACC_STATE_Pin
 800575c:	23f2      	movs	r3, #242	; 0xf2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800575e:	48b2      	ldr	r0, [pc, #712]	; (8005a28 <main+0x388>)
  GPIO_InitStruct.Pin = DI_IN2_Pin|DI_IN3_Pin|DI_MAINS_STATE_Pin|DI_ACC_STATE_Pin
 8005760:	01db      	lsls	r3, r3, #7
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005762:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = DI_IN2_Pin|DI_IN3_Pin|DI_MAINS_STATE_Pin|DI_ACC_STATE_Pin
 8005764:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005766:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005768:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800576a:	f002 fd5d 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin =  DI_BOX_STATE_Pin ;
 800576e:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005770:	48ad      	ldr	r0, [pc, #692]	; (8005a28 <main+0x388>)
  GPIO_InitStruct.Pin =  DI_BOX_STATE_Pin ;
 8005772:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005774:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin =  DI_BOX_STATE_Pin ;
 8005776:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005778:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;//GPIO_NOPULL;
 800577a:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800577c:	f002 fd54 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DI_SOS_STATE_Pin ;
 8005780:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005782:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = DI_SOS_STATE_Pin ;
 8005784:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005786:	a907      	add	r1, sp, #28
 8005788:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DI_SOS_STATE_Pin ;
 800578a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800578c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;//GPIO_NOPULL;
 800578e:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005790:	f002 fd4a 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DI_IN1_Pin;
 8005794:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005796:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = DI_IN1_Pin;
 8005798:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800579a:	a907      	add	r1, sp, #28
 800579c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DI_IN1_Pin;
 800579e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057a0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057a2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057a4:	f002 fd40 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DO_GSM_VCC_EN_Pin|DO_PWRKEY_Pin;
 80057a8:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057aa:	489d      	ldr	r0, [pc, #628]	; (8005a20 <main+0x380>)
 80057ac:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = DO_GSM_VCC_EN_Pin|DO_PWRKEY_Pin;
 80057ae:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057b0:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057b4:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057b6:	f002 fd37 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DO_LED_PWR_Pin|DO_LED_NET_Pin|DO_LED_GPS_Pin;
 80057ba:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057bc:	4899      	ldr	r0, [pc, #612]	; (8005a24 <main+0x384>)
 80057be:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = DO_LED_PWR_Pin|DO_LED_NET_Pin|DO_LED_GPS_Pin;
 80057c0:	469a      	mov	sl, r3
 80057c2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057c4:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057c8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057ca:	f002 fd2d 	bl	8008228 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DO_OUT1_Pin|DO_OUT2_Pin|DO_5V_OUT_EN_Pin|DO_OUT3_P_LED_Pin;
 80057ce:	465b      	mov	r3, fp
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057d0:	4895      	ldr	r0, [pc, #596]	; (8005a28 <main+0x388>)
 80057d2:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = DO_OUT1_Pin|DO_OUT2_Pin|DO_5V_OUT_EN_Pin|DO_OUT3_P_LED_Pin;
 80057d4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80057d6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057da:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057dc:	f002 fd24 	bl	8008228 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80057e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80057e2:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80057e4:	4333      	orrs	r3, r6
 80057e6:	63ab      	str	r3, [r5, #56]	; 0x38
 80057e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80057ea:	2103      	movs	r1, #3
  __HAL_RCC_DMA1_CLK_ENABLE();
 80057ec:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80057ee:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80057f0:	9301      	str	r3, [sp, #4]
 80057f2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80057f4:	f002 faf0 	bl	8007dd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80057f8:	2009      	movs	r0, #9
 80057fa:	f002 fb1f 	bl	8007e3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 80057fe:	2200      	movs	r2, #0
 8005800:	2103      	movs	r1, #3
 8005802:	200a      	movs	r0, #10
 8005804:	f002 fae8 	bl	8007dd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8005808:	200a      	movs	r0, #10
 800580a:	f002 fb17 	bl	8007e3c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 3, 0);
 800580e:	2200      	movs	r2, #0
 8005810:	2103      	movs	r1, #3
 8005812:	200b      	movs	r0, #11
 8005814:	f002 fae0 	bl	8007dd8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8005818:	200b      	movs	r0, #11
 800581a:	f002 fb0f 	bl	8007e3c <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 800581e:	220c      	movs	r2, #12
 8005820:	2100      	movs	r1, #0
 8005822:	a807      	add	r0, sp, #28
 8005824:	f008 ff0e 	bl	800e644 <memset>
  hadc1.Instance = ADC1;
 8005828:	4d80      	ldr	r5, [pc, #512]	; (8005a2c <main+0x38c>)
 800582a:	4b81      	ldr	r3, [pc, #516]	; (8005a30 <main+0x390>)
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800582c:	4642      	mov	r2, r8
  hadc1.Instance = ADC1;
 800582e:	602b      	str	r3, [r5, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8005830:	2380      	movs	r3, #128	; 0x80
 8005832:	05db      	lsls	r3, r3, #23
 8005834:	606b      	str	r3, [r5, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005836:	2380      	movs	r3, #128	; 0x80
 8005838:	039b      	lsls	r3, r3, #14
 800583a:	612b      	str	r3, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800583c:	2300      	movs	r3, #0
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800583e:	54ab      	strb	r3, [r5, r2]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005840:	320c      	adds	r2, #12
 8005842:	54ab      	strb	r3, [r5, r2]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005844:	0028      	movs	r0, r5
  hadc1.Init.OversamplingMode = DISABLE;
 8005846:	3210      	adds	r2, #16
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005848:	832c      	strh	r4, [r5, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800584a:	60ac      	str	r4, [r5, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800584c:	60ec      	str	r4, [r5, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800584e:	616f      	str	r7, [r5, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005850:	76ab      	strb	r3, [r5, #26]
  hadc1.Init.NbrOfConversion = 4;
 8005852:	61ef      	str	r7, [r5, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005854:	626c      	str	r4, [r5, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005856:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005858:	632c      	str	r4, [r5, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800585a:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800585c:	63ac      	str	r4, [r5, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800585e:	54ab      	strb	r3, [r5, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8005860:	64ec      	str	r4, [r5, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005862:	f001 ff43 	bl	80076ec <HAL_ADC_Init>
 8005866:	2800      	cmp	r0, #0
 8005868:	d001      	beq.n	800586e <main+0x1ce>
 800586a:	b672      	cpsid	i
  while (1)
 800586c:	e7fe      	b.n	800586c <main+0x1cc>
  sConfig.Channel = ADC_CHANNEL_1;
 800586e:	4b71      	ldr	r3, [pc, #452]	; (8005a34 <main+0x394>)
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8005870:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005872:	a907      	add	r1, sp, #28
 8005874:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 8005876:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005878:	9708      	str	r7, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800587a:	f002 f8b3 	bl	80079e4 <HAL_ADC_ConfigChannel>
 800587e:	2800      	cmp	r0, #0
 8005880:	d001      	beq.n	8005886 <main+0x1e6>
 8005882:	b672      	cpsid	i
  while (1)
 8005884:	e7fe      	b.n	8005884 <main+0x1e4>
  sConfig.Channel = ADC_CHANNEL_9;
 8005886:	4b6c      	ldr	r3, [pc, #432]	; (8005a38 <main+0x398>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005888:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_9;
 800588a:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800588c:	464b      	mov	r3, r9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800588e:	a907      	add	r1, sp, #28
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005890:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005892:	f002 f8a7 	bl	80079e4 <HAL_ADC_ConfigChannel>
 8005896:	2800      	cmp	r0, #0
 8005898:	d001      	beq.n	800589e <main+0x1fe>
 800589a:	b672      	cpsid	i
  while (1)
 800589c:	e7fe      	b.n	800589c <main+0x1fc>
  sConfig.Channel = ADC_CHANNEL_11;
 800589e:	4b67      	ldr	r3, [pc, #412]	; (8005a3c <main+0x39c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80058a0:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_11;
 80058a2:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80058a4:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80058a6:	a907      	add	r1, sp, #28
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80058a8:	9308      	str	r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80058aa:	f002 f89b 	bl	80079e4 <HAL_ADC_ConfigChannel>
 80058ae:	2800      	cmp	r0, #0
 80058b0:	d001      	beq.n	80058b6 <main+0x216>
 80058b2:	b672      	cpsid	i
  while (1)
 80058b4:	e7fe      	b.n	80058b4 <main+0x214>
  hi2c1.Instance = I2C1;
 80058b6:	4c62      	ldr	r4, [pc, #392]	; (8005a40 <main+0x3a0>)
 80058b8:	4b62      	ldr	r3, [pc, #392]	; (8005a44 <main+0x3a4>)
  hi2c1.Init.OwnAddress1 = 0;
 80058ba:	60a0      	str	r0, [r4, #8]
  hi2c1.Instance = I2C1;
 80058bc:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00000E14;
 80058be:	4b62      	ldr	r3, [pc, #392]	; (8005a48 <main+0x3a8>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80058c0:	6120      	str	r0, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80058c2:	6160      	str	r0, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80058c4:	61a0      	str	r0, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80058c6:	61e0      	str	r0, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80058c8:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80058ca:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00000E14;
 80058cc:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80058ce:	60e6      	str	r6, [r4, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80058d0:	f002 fea2 	bl	8008618 <HAL_I2C_Init>
 80058d4:	1e01      	subs	r1, r0, #0
 80058d6:	d001      	beq.n	80058dc <main+0x23c>
 80058d8:	b672      	cpsid	i
  while (1)
 80058da:	e7fe      	b.n	80058da <main+0x23a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80058dc:	0020      	movs	r0, r4
 80058de:	f003 f971 	bl	8008bc4 <HAL_I2CEx_ConfigAnalogFilter>
 80058e2:	1e01      	subs	r1, r0, #0
 80058e4:	d001      	beq.n	80058ea <main+0x24a>
 80058e6:	b672      	cpsid	i
  while (1)
 80058e8:	e7fe      	b.n	80058e8 <main+0x248>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80058ea:	0020      	movs	r0, r4
 80058ec:	f003 f990 	bl	8008c10 <HAL_I2CEx_ConfigDigitalFilter>
 80058f0:	1e02      	subs	r2, r0, #0
 80058f2:	d001      	beq.n	80058f8 <main+0x258>
 80058f4:	b672      	cpsid	i
  while (1)
 80058f6:	e7fe      	b.n	80058f6 <main+0x256>
  hspi1.Instance = SPI1;
 80058f8:	4b54      	ldr	r3, [pc, #336]	; (8005a4c <main+0x3ac>)
 80058fa:	4955      	ldr	r1, [pc, #340]	; (8005a50 <main+0x3b0>)
 80058fc:	0018      	movs	r0, r3
 80058fe:	6019      	str	r1, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005900:	2382      	movs	r3, #130	; 0x82
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	6043      	str	r3, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005906:	23e0      	movs	r3, #224	; 0xe0
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800590c:	2380      	movs	r3, #128	; 0x80
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8005912:	464b      	mov	r3, r9
 8005914:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8005916:	4653      	mov	r3, sl
 8005918:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800591a:	464b      	mov	r3, r9
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800591c:	6082      	str	r2, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800591e:	6102      	str	r2, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005920:	6142      	str	r2, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005922:	6202      	str	r2, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005924:	6242      	str	r2, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005926:	6282      	str	r2, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005928:	6302      	str	r2, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800592a:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800592c:	f003 ff46 	bl	80097bc <HAL_SPI_Init>
 8005930:	1e05      	subs	r5, r0, #0
 8005932:	d001      	beq.n	8005938 <main+0x298>
 8005934:	b672      	cpsid	i
  while (1)
 8005936:	e7fe      	b.n	8005936 <main+0x296>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005938:	0001      	movs	r1, r0
 800593a:	220c      	movs	r2, #12
 800593c:	a807      	add	r0, sp, #28
 800593e:	f008 fe81 	bl	800e644 <memset>
  htim6.Instance = TIM6;
 8005942:	4c44      	ldr	r4, [pc, #272]	; (8005a54 <main+0x3b4>)
 8005944:	4b44      	ldr	r3, [pc, #272]	; (8005a58 <main+0x3b8>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005946:	0020      	movs	r0, r4
  htim6.Instance = TIM6;
 8005948:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 8000-1;
 800594a:	4b44      	ldr	r3, [pc, #272]	; (8005a5c <main+0x3bc>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800594c:	60a5      	str	r5, [r4, #8]
  htim6.Init.Prescaler = 8000-1;
 800594e:	6063      	str	r3, [r4, #4]
  htim6.Init.Period = 500-1;
 8005950:	23f4      	movs	r3, #244	; 0xf4
 8005952:	33ff      	adds	r3, #255	; 0xff
 8005954:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005956:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005958:	f004 faf8 	bl	8009f4c <HAL_TIM_Base_Init>
 800595c:	2800      	cmp	r0, #0
 800595e:	d001      	beq.n	8005964 <main+0x2c4>
 8005960:	b672      	cpsid	i
  while (1)
 8005962:	e7fe      	b.n	8005962 <main+0x2c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005964:	9007      	str	r0, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005966:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005968:	a907      	add	r1, sp, #28
 800596a:	0020      	movs	r0, r4
 800596c:	f004 fb1e 	bl	8009fac <HAL_TIMEx_MasterConfigSynchronization>
 8005970:	2800      	cmp	r0, #0
 8005972:	d001      	beq.n	8005978 <main+0x2d8>
 8005974:	b672      	cpsid	i
  while (1)
 8005976:	e7fe      	b.n	8005976 <main+0x2d6>
  huart1.Instance = USART1;
 8005978:	4c39      	ldr	r4, [pc, #228]	; (8005a60 <main+0x3c0>)
 800597a:	4b3a      	ldr	r3, [pc, #232]	; (8005a64 <main+0x3c4>)
  huart1.Init.BaudRate = 9600;
 800597c:	2696      	movs	r6, #150	; 0x96
  huart1.Instance = USART1;
 800597e:	6023      	str	r3, [r4, #0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005980:	250c      	movs	r5, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005982:	2300      	movs	r3, #0
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005984:	0020      	movs	r0, r4
  huart1.Init.BaudRate = 9600;
 8005986:	01b6      	lsls	r6, r6, #6
 8005988:	6066      	str	r6, [r4, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800598a:	60a3      	str	r3, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800598c:	60e3      	str	r3, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800598e:	6123      	str	r3, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005990:	6165      	str	r5, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005992:	61a3      	str	r3, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005994:	61e3      	str	r3, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005996:	6223      	str	r3, [r4, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005998:	6263      	str	r3, [r4, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800599a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800599c:	f005 f8c0 	bl	800ab20 <HAL_UART_Init>
 80059a0:	1e01      	subs	r1, r0, #0
 80059a2:	d001      	beq.n	80059a8 <main+0x308>
 80059a4:	b672      	cpsid	i
  while (1)
 80059a6:	e7fe      	b.n	80059a6 <main+0x306>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059a8:	0020      	movs	r0, r4
 80059aa:	f005 f9b3 	bl	800ad14 <HAL_UARTEx_SetTxFifoThreshold>
 80059ae:	1e01      	subs	r1, r0, #0
 80059b0:	d001      	beq.n	80059b6 <main+0x316>
 80059b2:	b672      	cpsid	i
  while (1)
 80059b4:	e7fe      	b.n	80059b4 <main+0x314>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059b6:	0020      	movs	r0, r4
 80059b8:	f005 f9d6 	bl	800ad68 <HAL_UARTEx_SetRxFifoThreshold>
 80059bc:	2800      	cmp	r0, #0
 80059be:	d001      	beq.n	80059c4 <main+0x324>
 80059c0:	b672      	cpsid	i
  while (1)
 80059c2:	e7fe      	b.n	80059c2 <main+0x322>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80059c4:	0020      	movs	r0, r4
 80059c6:	f005 f989 	bl	800acdc <HAL_UARTEx_DisableFifoMode>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d001      	beq.n	80059d2 <main+0x332>
 80059ce:	b672      	cpsid	i
  while (1)
 80059d0:	e7fe      	b.n	80059d0 <main+0x330>
  huart2.Instance = USART2;
 80059d2:	4c25      	ldr	r4, [pc, #148]	; (8005a68 <main+0x3c8>)
 80059d4:	4b25      	ldr	r3, [pc, #148]	; (8005a6c <main+0x3cc>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80059d6:	60a0      	str	r0, [r4, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80059d8:	60e0      	str	r0, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80059da:	6120      	str	r0, [r4, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059dc:	61a0      	str	r0, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80059de:	61e0      	str	r0, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80059e0:	6220      	str	r0, [r4, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80059e2:	6260      	str	r0, [r4, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80059e4:	62a0      	str	r0, [r4, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80059e6:	0020      	movs	r0, r4
  huart2.Instance = USART2;
 80059e8:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 9600;
 80059ea:	6066      	str	r6, [r4, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80059ec:	6165      	str	r5, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80059ee:	f005 f897 	bl	800ab20 <HAL_UART_Init>
 80059f2:	1e01      	subs	r1, r0, #0
 80059f4:	d001      	beq.n	80059fa <main+0x35a>
 80059f6:	b672      	cpsid	i
  while (1)
 80059f8:	e7fe      	b.n	80059f8 <main+0x358>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059fa:	0020      	movs	r0, r4
 80059fc:	f005 f98a 	bl	800ad14 <HAL_UARTEx_SetTxFifoThreshold>
 8005a00:	1e01      	subs	r1, r0, #0
 8005a02:	d001      	beq.n	8005a08 <main+0x368>
 8005a04:	b672      	cpsid	i
  while (1)
 8005a06:	e7fe      	b.n	8005a06 <main+0x366>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a08:	0020      	movs	r0, r4
 8005a0a:	f005 f9ad 	bl	800ad68 <HAL_UARTEx_SetRxFifoThreshold>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	d02e      	beq.n	8005a70 <main+0x3d0>
 8005a12:	b672      	cpsid	i
  while (1)
 8005a14:	e7fe      	b.n	8005a14 <main+0x374>
 8005a16:	46c0      	nop			; (mov r8, r8)
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	00008010 	.word	0x00008010
 8005a20:	50000800 	.word	0x50000800
 8005a24:	50000c00 	.word	0x50000c00
 8005a28:	50000400 	.word	0x50000400
 8005a2c:	200045e8 	.word	0x200045e8
 8005a30:	40012400 	.word	0x40012400
 8005a34:	04000002 	.word	0x04000002
 8005a38:	24000200 	.word	0x24000200
 8005a3c:	2c000800 	.word	0x2c000800
 8005a40:	200047bc 	.word	0x200047bc
 8005a44:	40005400 	.word	0x40005400
 8005a48:	00000e14 	.word	0x00000e14
 8005a4c:	20004810 	.word	0x20004810
 8005a50:	40013000 	.word	0x40013000
 8005a54:	20004874 	.word	0x20004874
 8005a58:	40001000 	.word	0x40001000
 8005a5c:	00001f3f 	.word	0x00001f3f
 8005a60:	200048c0 	.word	0x200048c0
 8005a64:	40013800 	.word	0x40013800
 8005a68:	20004954 	.word	0x20004954
 8005a6c:	40004400 	.word	0x40004400
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005a70:	0020      	movs	r0, r4
 8005a72:	f005 f933 	bl	800acdc <HAL_UARTEx_DisableFifoMode>
 8005a76:	1e02      	subs	r2, r0, #0
 8005a78:	d001      	beq.n	8005a7e <main+0x3de>
 8005a7a:	b672      	cpsid	i
  while (1)
 8005a7c:	e7fe      	b.n	8005a7c <main+0x3dc>
  huart3.Instance = USART3;
 8005a7e:	4b1a      	ldr	r3, [pc, #104]	; (8005ae8 <main+0x448>)
 8005a80:	491a      	ldr	r1, [pc, #104]	; (8005aec <main+0x44c>)
 8005a82:	0018      	movs	r0, r3
 8005a84:	6019      	str	r1, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8005a86:	605e      	str	r6, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a88:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005a8a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005a8c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a8e:	615d      	str	r5, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a90:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a92:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a94:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a96:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a98:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a9a:	f005 f841 	bl	800ab20 <HAL_UART_Init>
 8005a9e:	1e04      	subs	r4, r0, #0
 8005aa0:	d001      	beq.n	8005aa6 <main+0x406>
 8005aa2:	b672      	cpsid	i
  while (1)
 8005aa4:	e7fe      	b.n	8005aa4 <main+0x404>
  osKernelInitialize();
 8005aa6:	f005 f997 	bl	800add8 <osKernelInitialize>
  testQHandle = osMessageQueueNew (16, sizeof(uint16_t), &testQ_attributes);
 8005aaa:	2102      	movs	r1, #2
 8005aac:	4a10      	ldr	r2, [pc, #64]	; (8005af0 <main+0x450>)
 8005aae:	2010      	movs	r0, #16
 8005ab0:	f005 fa26 	bl	800af00 <osMessageQueueNew>
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	; (8005af4 <main+0x454>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005ab6:	0021      	movs	r1, r4
  testQHandle = osMessageQueueNew (16, sizeof(uint16_t), &testQ_attributes);
 8005ab8:	6018      	str	r0, [r3, #0]
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005aba:	4a0f      	ldr	r2, [pc, #60]	; (8005af8 <main+0x458>)
 8005abc:	480f      	ldr	r0, [pc, #60]	; (8005afc <main+0x45c>)
 8005abe:	f005 f9bd 	bl	800ae3c <osThreadNew>
 8005ac2:	4b0f      	ldr	r3, [pc, #60]	; (8005b00 <main+0x460>)
  GPS_readHandle = osThreadNew(StartTask02, NULL, &GPS_read_attributes);
 8005ac4:	0021      	movs	r1, r4
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005ac6:	6018      	str	r0, [r3, #0]
  GPS_readHandle = osThreadNew(StartTask02, NULL, &GPS_read_attributes);
 8005ac8:	4a0e      	ldr	r2, [pc, #56]	; (8005b04 <main+0x464>)
 8005aca:	480f      	ldr	r0, [pc, #60]	; (8005b08 <main+0x468>)
 8005acc:	f005 f9b6 	bl	800ae3c <osThreadNew>
 8005ad0:	4b0e      	ldr	r3, [pc, #56]	; (8005b0c <main+0x46c>)
  StatusLEDHandle = osThreadNew(StartTask03, NULL, &StatusLED_attributes);
 8005ad2:	0021      	movs	r1, r4
  GPS_readHandle = osThreadNew(StartTask02, NULL, &GPS_read_attributes);
 8005ad4:	6018      	str	r0, [r3, #0]
  StatusLEDHandle = osThreadNew(StartTask03, NULL, &StatusLED_attributes);
 8005ad6:	4a0e      	ldr	r2, [pc, #56]	; (8005b10 <main+0x470>)
 8005ad8:	480e      	ldr	r0, [pc, #56]	; (8005b14 <main+0x474>)
 8005ada:	f005 f9af 	bl	800ae3c <osThreadNew>
 8005ade:	4b0e      	ldr	r3, [pc, #56]	; (8005b18 <main+0x478>)
 8005ae0:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8005ae2:	f005 f98d 	bl	800ae00 <osKernelStart>
  while (1)
 8005ae6:	e7fe      	b.n	8005ae6 <main+0x446>
 8005ae8:	200049e8 	.word	0x200049e8
 8005aec:	40004800 	.word	0x40004800
 8005af0:	0801348c 	.word	0x0801348c
 8005af4:	20004ad4 	.word	0x20004ad4
 8005af8:	08013468 	.word	0x08013468
 8005afc:	08006db5 	.word	0x08006db5
 8005b00:	20004154 	.word	0x20004154
 8005b04:	0801341c 	.word	0x0801341c
 8005b08:	080032c9 	.word	0x080032c9
 8005b0c:	20000548 	.word	0x20000548
 8005b10:	08013444 	.word	0x08013444
 8005b14:	08003459 	.word	0x08003459
 8005b18:	20003f88 	.word	0x20003f88

08005b1c <stor>:
float stor(const char* str) {
 8005b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b1e:	46c6      	mov	lr, r8
 8005b20:	b500      	push	{lr}
    float sign = *str == '-' ? str++, -1 : 1;
 8005b22:	7803      	ldrb	r3, [r0, #0]
float stor(const char* str) {
 8005b24:	0005      	movs	r5, r0
 8005b26:	b082      	sub	sp, #8
    float sign = *str == '-' ? str++, -1 : 1;
 8005b28:	2b2d      	cmp	r3, #45	; 0x2d
 8005b2a:	d100      	bne.n	8005b2e <stor+0x12>
 8005b2c:	e080      	b.n	8005c30 <stor+0x114>
 8005b2e:	22fe      	movs	r2, #254	; 0xfe
 8005b30:	0592      	lsls	r2, r2, #22
 8005b32:	4690      	mov	r8, r2
    while (*str >= '0' && *str <= '9') {
 8005b34:	001e      	movs	r6, r3
 8005b36:	3e30      	subs	r6, #48	; 0x30
 8005b38:	b2f2      	uxtb	r2, r6
    float result = 0;
 8005b3a:	2400      	movs	r4, #0
    while (*str >= '0' && *str <= '9') {
 8005b3c:	2a09      	cmp	r2, #9
 8005b3e:	d812      	bhi.n	8005b66 <stor+0x4a>
        result *= 10;
 8005b40:	4943      	ldr	r1, [pc, #268]	; (8005c50 <stor+0x134>)
 8005b42:	1c20      	adds	r0, r4, #0
 8005b44:	f7fb f8c4 	bl	8000cd0 <__aeabi_fmul>
 8005b48:	1c04      	adds	r4, r0, #0
        result += *str - '0';
 8005b4a:	0030      	movs	r0, r6
 8005b4c:	f7fb fbce 	bl	80012ec <__aeabi_i2f>
        str++;
 8005b50:	3501      	adds	r5, #1
        result += *str - '0';
 8005b52:	1c21      	adds	r1, r4, #0
 8005b54:	f7fa fd52 	bl	80005fc <__aeabi_fadd>
    while (*str >= '0' && *str <= '9') {
 8005b58:	782b      	ldrb	r3, [r5, #0]
        result += *str - '0';
 8005b5a:	1c04      	adds	r4, r0, #0
    while (*str >= '0' && *str <= '9') {
 8005b5c:	001e      	movs	r6, r3
 8005b5e:	3e30      	subs	r6, #48	; 0x30
 8005b60:	b2f2      	uxtb	r2, r6
 8005b62:	2a09      	cmp	r2, #9
 8005b64:	d9ec      	bls.n	8005b40 <stor+0x24>
    if (*str == ',' || *str == '.') {
 8005b66:	2202      	movs	r2, #2
 8005b68:	4393      	bics	r3, r2
 8005b6a:	2b2c      	cmp	r3, #44	; 0x2c
 8005b6c:	d00f      	beq.n	8005b8e <stor+0x72>
    if (*str == 'e' || *str == 'E') {
 8005b6e:	002e      	movs	r6, r5
 8005b70:	782f      	ldrb	r7, [r5, #0]
    result *= sign;
 8005b72:	4641      	mov	r1, r8
 8005b74:	1c20      	adds	r0, r4, #0
 8005b76:	f7fb f8ab 	bl	8000cd0 <__aeabi_fmul>
    if (*str == 'e' || *str == 'E') {
 8005b7a:	2320      	movs	r3, #32
    result *= sign;
 8005b7c:	4680      	mov	r8, r0
    if (*str == 'e' || *str == 'E') {
 8005b7e:	439f      	bics	r7, r3
 8005b80:	2f45      	cmp	r7, #69	; 0x45
 8005b82:	d023      	beq.n	8005bcc <stor+0xb0>
}
 8005b84:	4640      	mov	r0, r8
 8005b86:	b002      	add	sp, #8
 8005b88:	bc80      	pop	{r7}
 8005b8a:	46b8      	mov	r8, r7
 8005b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        while (*str >= '0' && *str <= '9') {
 8005b8e:	786f      	ldrb	r7, [r5, #1]
        str++;
 8005b90:	1c6e      	adds	r6, r5, #1
        while (*str >= '0' && *str <= '9') {
 8005b92:	0038      	movs	r0, r7
 8005b94:	3830      	subs	r0, #48	; 0x30
 8005b96:	b2c3      	uxtb	r3, r0
 8005b98:	2b09      	cmp	r3, #9
 8005b9a:	d8ea      	bhi.n	8005b72 <stor+0x56>
        float multiplier = 0.1;
 8005b9c:	4d2d      	ldr	r5, [pc, #180]	; (8005c54 <stor+0x138>)
            result += (*str - '0') * multiplier;
 8005b9e:	f7fb fba5 	bl	80012ec <__aeabi_i2f>
 8005ba2:	1c29      	adds	r1, r5, #0
 8005ba4:	f7fb f894 	bl	8000cd0 <__aeabi_fmul>
 8005ba8:	1c01      	adds	r1, r0, #0
 8005baa:	1c20      	adds	r0, r4, #0
 8005bac:	f7fa fd26 	bl	80005fc <__aeabi_fadd>
            multiplier /= 10;
 8005bb0:	4927      	ldr	r1, [pc, #156]	; (8005c50 <stor+0x134>)
            result += (*str - '0') * multiplier;
 8005bb2:	1c04      	adds	r4, r0, #0
            multiplier /= 10;
 8005bb4:	1c28      	adds	r0, r5, #0
 8005bb6:	f7fa fec1 	bl	800093c <__aeabi_fdiv>
        while (*str >= '0' && *str <= '9') {
 8005bba:	7877      	ldrb	r7, [r6, #1]
            multiplier /= 10;
 8005bbc:	1c05      	adds	r5, r0, #0
        while (*str >= '0' && *str <= '9') {
 8005bbe:	0038      	movs	r0, r7
 8005bc0:	3830      	subs	r0, #48	; 0x30
 8005bc2:	b2c3      	uxtb	r3, r0
            str++;
 8005bc4:	3601      	adds	r6, #1
        while (*str >= '0' && *str <= '9') {
 8005bc6:	2b09      	cmp	r3, #9
 8005bc8:	d9e9      	bls.n	8005b9e <stor+0x82>
 8005bca:	e7d2      	b.n	8005b72 <stor+0x56>
        float powerer = *str == '-'? str++, 0.1 : 10;
 8005bcc:	7874      	ldrb	r4, [r6, #1]
 8005bce:	2c2d      	cmp	r4, #45	; 0x2d
 8005bd0:	d033      	beq.n	8005c3a <stor+0x11e>
        str++;
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	4b20      	ldr	r3, [pc, #128]	; (8005c58 <stor+0x13c>)
 8005bd6:	1c75      	adds	r5, r6, #1
 8005bd8:	9200      	str	r2, [sp, #0]
 8005bda:	9301      	str	r3, [sp, #4]
        while (*str >= '0' && *str <= '9') {
 8005bdc:	3c30      	subs	r4, #48	; 0x30
 8005bde:	b2e3      	uxtb	r3, r4
 8005be0:	2b09      	cmp	r3, #9
 8005be2:	d832      	bhi.n	8005c4a <stor+0x12e>
        float power = 0;
 8005be4:	2000      	movs	r0, #0
            power *= 10;
 8005be6:	491a      	ldr	r1, [pc, #104]	; (8005c50 <stor+0x134>)
 8005be8:	f7fb f872 	bl	8000cd0 <__aeabi_fmul>
 8005bec:	1c06      	adds	r6, r0, #0
            power += *str - '0';
 8005bee:	0020      	movs	r0, r4
 8005bf0:	f7fb fb7c 	bl	80012ec <__aeabi_i2f>
            str++;
 8005bf4:	3501      	adds	r5, #1
            power += *str - '0';
 8005bf6:	1c31      	adds	r1, r6, #0
 8005bf8:	f7fa fd00 	bl	80005fc <__aeabi_fadd>
        while (*str >= '0' && *str <= '9') {
 8005bfc:	782c      	ldrb	r4, [r5, #0]
 8005bfe:	3c30      	subs	r4, #48	; 0x30
 8005c00:	b2e3      	uxtb	r3, r4
 8005c02:	2b09      	cmp	r3, #9
 8005c04:	d9ef      	bls.n	8005be6 <stor+0xca>
        result *= pow(powerer, power);
 8005c06:	f7fd fa53 	bl	80030b0 <__aeabi_f2d>
 8005c0a:	0002      	movs	r2, r0
 8005c0c:	000b      	movs	r3, r1
 8005c0e:	9800      	ldr	r0, [sp, #0]
 8005c10:	9901      	ldr	r1, [sp, #4]
 8005c12:	f00b fb9d 	bl	8011350 <pow>
 8005c16:	0004      	movs	r4, r0
 8005c18:	000d      	movs	r5, r1
 8005c1a:	4640      	mov	r0, r8
 8005c1c:	f7fd fa48 	bl	80030b0 <__aeabi_f2d>
 8005c20:	0022      	movs	r2, r4
 8005c22:	002b      	movs	r3, r5
 8005c24:	f7fc fb56 	bl	80022d4 <__aeabi_dmul>
 8005c28:	f7fd fa8a 	bl	8003140 <__aeabi_d2f>
 8005c2c:	4680      	mov	r8, r0
    return result;
 8005c2e:	e7a9      	b.n	8005b84 <stor+0x68>
    float sign = *str == '-' ? str++, -1 : 1;
 8005c30:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <stor+0x140>)
    while (*str >= '0' && *str <= '9') {
 8005c32:	7843      	ldrb	r3, [r0, #1]
    float sign = *str == '-' ? str++, -1 : 1;
 8005c34:	4690      	mov	r8, r2
 8005c36:	3501      	adds	r5, #1
 8005c38:	e77c      	b.n	8005b34 <stor+0x18>
 8005c3a:	22a0      	movs	r2, #160	; 0xa0
 8005c3c:	4b08      	ldr	r3, [pc, #32]	; (8005c60 <stor+0x144>)
 8005c3e:	0612      	lsls	r2, r2, #24
 8005c40:	9200      	str	r2, [sp, #0]
 8005c42:	9301      	str	r3, [sp, #4]
        while (*str >= '0' && *str <= '9') {
 8005c44:	78b4      	ldrb	r4, [r6, #2]
        float powerer = *str == '-'? str++, 0.1 : 10;
 8005c46:	1cb5      	adds	r5, r6, #2
 8005c48:	e7c8      	b.n	8005bdc <stor+0xc0>
        while (*str >= '0' && *str <= '9') {
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	e7de      	b.n	8005c0e <stor+0xf2>
 8005c50:	41200000 	.word	0x41200000
 8005c54:	3dcccccd 	.word	0x3dcccccd
 8005c58:	40240000 	.word	0x40240000
 8005c5c:	bf800000 	.word	0xbf800000
 8005c60:	3fb99999 	.word	0x3fb99999

08005c64 <getGNRMC>:
void getGNRMC(const char * ptra){
 8005c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c66:	46d6      	mov	lr, sl
 8005c68:	4646      	mov	r6, r8
 8005c6a:	464f      	mov	r7, r9
 8005c6c:	b5c0      	push	{r6, r7, lr}
    char *token = strtok((char *)ptra, ",");
 8005c6e:	4e56      	ldr	r6, [pc, #344]	; (8005dc8 <getGNRMC+0x164>)
 8005c70:	0031      	movs	r1, r6
 8005c72:	f008 fd2f 	bl	800e6d4 <strtok>
 8005c76:	1e04      	subs	r4, r0, #0
    while( token != NULL ) {
 8005c78:	d026      	beq.n	8005cc8 <getGNRMC+0x64>
  	        strcpy(GPSInfo.latD,token);
 8005c7a:	2328      	movs	r3, #40	; 0x28
 8005c7c:	4698      	mov	r8, r3
 8005c7e:	4f53      	ldr	r7, [pc, #332]	; (8005dcc <getGNRMC+0x168>)
	int i=0;
 8005c80:	2500      	movs	r5, #0
  	        strcpy(GPSInfo.latD,token);
 8005c82:	44b8      	add	r8, r7
 8005c84:	e00e      	b.n	8005ca4 <getGNRMC+0x40>
  	    if(i==3){ //Getting Latitude
 8005c86:	2d03      	cmp	r5, #3
 8005c88:	d061      	beq.n	8005d4e <getGNRMC+0xea>
  	    if(i==4){ //Getting Latitude ind
 8005c8a:	2d04      	cmp	r5, #4
 8005c8c:	d128      	bne.n	8005ce0 <getGNRMC+0x7c>
  	        strcpy(GPSInfo.latD,token);
 8005c8e:	0021      	movs	r1, r4
 8005c90:	4640      	mov	r0, r8
 8005c92:	f008 fe96 	bl	800e9c2 <strcpy>
  	    token = strtok(NULL,",");
 8005c96:	0031      	movs	r1, r6
 8005c98:	2000      	movs	r0, #0
 8005c9a:	f008 fd1b 	bl	800e6d4 <strtok>
        i++;
 8005c9e:	3501      	adds	r5, #1
  	    token = strtok(NULL,",");
 8005ca0:	1e04      	subs	r4, r0, #0
    while( token != NULL ) {
 8005ca2:	d011      	beq.n	8005cc8 <getGNRMC+0x64>
  	    if(i==1){ //Getting time
 8005ca4:	2d01      	cmp	r5, #1
 8005ca6:	d014      	beq.n	8005cd2 <getGNRMC+0x6e>
  	    if(i==10){ //Getting GPS status
 8005ca8:	2d0a      	cmp	r5, #10
 8005caa:	d1ec      	bne.n	8005c86 <getGNRMC+0x22>
  	        if(strstr(token,"N") != NULL){GPSInfo.fix=0;}
 8005cac:	214e      	movs	r1, #78	; 0x4e
 8005cae:	0020      	movs	r0, r4
 8005cb0:	f008 fcdd 	bl	800e66e <strchr>
 8005cb4:	4243      	negs	r3, r0
 8005cb6:	4158      	adcs	r0, r3
  	    token = strtok(NULL,",");
 8005cb8:	0031      	movs	r1, r6
 8005cba:	61f8      	str	r0, [r7, #28]
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f008 fd09 	bl	800e6d4 <strtok>
        i++;
 8005cc2:	3501      	adds	r5, #1
  	    token = strtok(NULL,",");
 8005cc4:	1e04      	subs	r4, r0, #0
    while( token != NULL ) {
 8005cc6:	d1ed      	bne.n	8005ca4 <getGNRMC+0x40>
}
 8005cc8:	bce0      	pop	{r5, r6, r7}
 8005cca:	46ba      	mov	sl, r7
 8005ccc:	46b1      	mov	r9, r6
 8005cce:	46a8      	mov	r8, r5
 8005cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	    	strncpy(GPSInfo.time,token,6);
 8005cd2:	483e      	ldr	r0, [pc, #248]	; (8005dcc <getGNRMC+0x168>)
 8005cd4:	2206      	movs	r2, #6
 8005cd6:	0021      	movs	r1, r4
 8005cd8:	302e      	adds	r0, #46	; 0x2e
 8005cda:	f008 fce7 	bl	800e6ac <strncpy>
  	    if(i==5){ //Getting Longitude
 8005cde:	e7da      	b.n	8005c96 <getGNRMC+0x32>
 8005ce0:	2d05      	cmp	r5, #5
 8005ce2:	d120      	bne.n	8005d26 <getGNRMC+0xc2>
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8005ce4:	0020      	movs	r0, r4
 8005ce6:	f7ff ff19 	bl	8005b1c <stor>
    int dd1= ddmmmm/100;
 8005cea:	4939      	ldr	r1, [pc, #228]	; (8005dd0 <getGNRMC+0x16c>)
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8005cec:	4681      	mov	r9, r0
    int dd1= ddmmmm/100;
 8005cee:	f7fa fe25 	bl	800093c <__aeabi_fdiv>
 8005cf2:	f7fb fadb 	bl	80012ac <__aeabi_f2iz>
 8005cf6:	0004      	movs	r4, r0
    float mm=ddmmmm -(dd1*100);
 8005cf8:	2064      	movs	r0, #100	; 0x64
 8005cfa:	4360      	muls	r0, r4
 8005cfc:	f7fb faf6 	bl	80012ec <__aeabi_i2f>
 8005d00:	1c01      	adds	r1, r0, #0
 8005d02:	4648      	mov	r0, r9
 8005d04:	f7fb f932 	bl	8000f6c <__aeabi_fsub>
    mm=mm/60;
 8005d08:	4932      	ldr	r1, [pc, #200]	; (8005dd4 <getGNRMC+0x170>)
 8005d0a:	f7fa fe17 	bl	800093c <__aeabi_fdiv>
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8005d0e:	4b2f      	ldr	r3, [pc, #188]	; (8005dcc <getGNRMC+0x168>)
    mm=mm/60;
 8005d10:	4681      	mov	r9, r0
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8005d12:	469a      	mov	sl, r3
    mm=(float)dd1+mm;
 8005d14:	0020      	movs	r0, r4
 8005d16:	f7fb fae9 	bl	80012ec <__aeabi_i2f>
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	f7fa fc6e 	bl	80005fc <__aeabi_fadd>
	        GPSInfo.lon=DegreeDecimalConvert(stor(token));
 8005d20:	4653      	mov	r3, sl
 8005d22:	6058      	str	r0, [r3, #4]
  	    if(i==8){ //Getting Course
 8005d24:	e7b7      	b.n	8005c96 <getGNRMC+0x32>
  	    if(i==6){ //Getting Longitude ind
 8005d26:	2d06      	cmp	r5, #6
 8005d28:	d105      	bne.n	8005d36 <getGNRMC+0xd2>
  	    	strcpy(GPSInfo.lonD,token);
 8005d2a:	4828      	ldr	r0, [pc, #160]	; (8005dcc <getGNRMC+0x168>)
 8005d2c:	0021      	movs	r1, r4
 8005d2e:	302b      	adds	r0, #43	; 0x2b
 8005d30:	f008 fe47 	bl	800e9c2 <strcpy>
  	    if(i==8){ //Getting Course
 8005d34:	e7af      	b.n	8005c96 <getGNRMC+0x32>
  	    if(i==9){ //Getting Date
 8005d36:	2d09      	cmp	r5, #9
 8005d38:	d02d      	beq.n	8005d96 <getGNRMC+0x132>
  	    if(i==7){ //Getting Speed
 8005d3a:	2d07      	cmp	r5, #7
 8005d3c:	d025      	beq.n	8005d8a <getGNRMC+0x126>
  	    if(i==8){ //Getting Course
 8005d3e:	2d08      	cmp	r5, #8
 8005d40:	d1a9      	bne.n	8005c96 <getGNRMC+0x32>
  	        GPSInfo.head=stor(token);
 8005d42:	0020      	movs	r0, r4
 8005d44:	f7ff feea 	bl	8005b1c <stor>
 8005d48:	4b20      	ldr	r3, [pc, #128]	; (8005dcc <getGNRMC+0x168>)
 8005d4a:	6158      	str	r0, [r3, #20]
 8005d4c:	e7a3      	b.n	8005c96 <getGNRMC+0x32>
  	    	 GPSInfo.lat=DegreeDecimalConvert(stor(token));
 8005d4e:	0020      	movs	r0, r4
 8005d50:	f7ff fee4 	bl	8005b1c <stor>
    int dd1= ddmmmm/100;
 8005d54:	491e      	ldr	r1, [pc, #120]	; (8005dd0 <getGNRMC+0x16c>)
  	    	 GPSInfo.lat=DegreeDecimalConvert(stor(token));
 8005d56:	4681      	mov	r9, r0
    int dd1= ddmmmm/100;
 8005d58:	f7fa fdf0 	bl	800093c <__aeabi_fdiv>
 8005d5c:	f7fb faa6 	bl	80012ac <__aeabi_f2iz>
 8005d60:	0004      	movs	r4, r0
    float mm=ddmmmm -(dd1*100);
 8005d62:	2064      	movs	r0, #100	; 0x64
 8005d64:	4360      	muls	r0, r4
 8005d66:	f7fb fac1 	bl	80012ec <__aeabi_i2f>
 8005d6a:	1c01      	adds	r1, r0, #0
 8005d6c:	4648      	mov	r0, r9
 8005d6e:	f7fb f8fd 	bl	8000f6c <__aeabi_fsub>
    mm=mm/60;
 8005d72:	4918      	ldr	r1, [pc, #96]	; (8005dd4 <getGNRMC+0x170>)
 8005d74:	f7fa fde2 	bl	800093c <__aeabi_fdiv>
 8005d78:	4681      	mov	r9, r0
    mm=(float)dd1+mm;
 8005d7a:	0020      	movs	r0, r4
 8005d7c:	f7fb fab6 	bl	80012ec <__aeabi_i2f>
 8005d80:	4649      	mov	r1, r9
 8005d82:	f7fa fc3b 	bl	80005fc <__aeabi_fadd>
  	    	 GPSInfo.lat=DegreeDecimalConvert(stor(token));
 8005d86:	6038      	str	r0, [r7, #0]
  	    if(i==6){ //Getting Longitude ind
 8005d88:	e785      	b.n	8005c96 <getGNRMC+0x32>
  	        GPSInfo.speed=stor(token);
 8005d8a:	0020      	movs	r0, r4
 8005d8c:	f7ff fec6 	bl	8005b1c <stor>
 8005d90:	4b0e      	ldr	r3, [pc, #56]	; (8005dcc <getGNRMC+0x168>)
 8005d92:	6198      	str	r0, [r3, #24]
  	    if(i==8){ //Getting Course
 8005d94:	e77f      	b.n	8005c96 <getGNRMC+0x32>
  			memset(dd,0,10);
 8005d96:	4b10      	ldr	r3, [pc, #64]	; (8005dd8 <getGNRMC+0x174>)
 8005d98:	220a      	movs	r2, #10
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	4699      	mov	r9, r3
 8005da0:	f008 fc50 	bl	800e644 <memset>
  	        for(int l=0;l<4;l++){dd[l]=token[l];}
 8005da4:	2300      	movs	r3, #0
 8005da6:	4649      	mov	r1, r9
 8005da8:	5ce2      	ldrb	r2, [r4, r3]
 8005daa:	54ca      	strb	r2, [r1, r3]
 8005dac:	3301      	adds	r3, #1
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d1f9      	bne.n	8005da6 <getGNRMC+0x142>
  	        dd[4]='2';
 8005db2:	4b0a      	ldr	r3, [pc, #40]	; (8005ddc <getGNRMC+0x178>)
  	        strcpy(GPSInfo.date,dd);
 8005db4:	4805      	ldr	r0, [pc, #20]	; (8005dcc <getGNRMC+0x168>)
  	        dd[4]='2';
 8005db6:	808b      	strh	r3, [r1, #4]
  	        for(int l=6;l<8;l++){dd[l]=token[l-2];}
 8005db8:	7923      	ldrb	r3, [r4, #4]
  	        strcpy(GPSInfo.date,dd);
 8005dba:	303d      	adds	r0, #61	; 0x3d
  	        for(int l=6;l<8;l++){dd[l]=token[l-2];}
 8005dbc:	718b      	strb	r3, [r1, #6]
 8005dbe:	7963      	ldrb	r3, [r4, #5]
 8005dc0:	71cb      	strb	r3, [r1, #7]
  	        strcpy(GPSInfo.date,dd);
 8005dc2:	f008 fdfe 	bl	800e9c2 <strcpy>
  	    if(i==8){ //Getting Course
 8005dc6:	e766      	b.n	8005c96 <getGNRMC+0x32>
 8005dc8:	0801246c 	.word	0x0801246c
 8005dcc:	200004fc 	.word	0x200004fc
 8005dd0:	42c80000 	.word	0x42c80000
 8005dd4:	42700000 	.word	0x42700000
 8005dd8:	20004148 	.word	0x20004148
 8005ddc:	00003032 	.word	0x00003032

08005de0 <getGNGSA>:
void getGNGSA(const  char * ptra){
 8005de0:	b570      	push	{r4, r5, r6, lr}
    char *token = strtok((char *)ptra, ",");
 8005de2:	4d11      	ldr	r5, [pc, #68]	; (8005e28 <getGNGSA+0x48>)
 8005de4:	0029      	movs	r1, r5
 8005de6:	f008 fc75 	bl	800e6d4 <strtok>
    while( token != NULL ) {
 8005dea:	2800      	cmp	r0, #0
 8005dec:	d017      	beq.n	8005e1e <getGNGSA+0x3e>
	int i=0;
 8005dee:	2400      	movs	r4, #0
    	    GPSInfo.hdop=stor(token);
 8005df0:	4e0e      	ldr	r6, [pc, #56]	; (8005e2c <getGNGSA+0x4c>)
 8005df2:	e006      	b.n	8005e02 <getGNGSA+0x22>
  	    token = strtok(NULL,",");
 8005df4:	0029      	movs	r1, r5
 8005df6:	2000      	movs	r0, #0
 8005df8:	f008 fc6c 	bl	800e6d4 <strtok>
        i++;
 8005dfc:	3401      	adds	r4, #1
    while( token != NULL ) {
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	d00d      	beq.n	8005e1e <getGNGSA+0x3e>
        if(i==15){ //Getting PDOP
 8005e02:	2c0f      	cmp	r4, #15
 8005e04:	d00c      	beq.n	8005e20 <getGNGSA+0x40>
    	if(i==16){ //Getting HDOP
 8005e06:	2c10      	cmp	r4, #16
 8005e08:	d1f4      	bne.n	8005df4 <getGNGSA+0x14>
    	    GPSInfo.hdop=stor(token);
 8005e0a:	f7ff fe87 	bl	8005b1c <stor>
  	    token = strtok(NULL,",");
 8005e0e:	0029      	movs	r1, r5
    	    GPSInfo.hdop=stor(token);
 8005e10:	60f0      	str	r0, [r6, #12]
  	    token = strtok(NULL,",");
 8005e12:	2000      	movs	r0, #0
 8005e14:	f008 fc5e 	bl	800e6d4 <strtok>
        i++;
 8005e18:	3401      	adds	r4, #1
    while( token != NULL ) {
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	d1f1      	bne.n	8005e02 <getGNGSA+0x22>
}
 8005e1e:	bd70      	pop	{r4, r5, r6, pc}
    	    GPSInfo.pdop=stor(token);
 8005e20:	f7ff fe7c 	bl	8005b1c <stor>
 8005e24:	6130      	str	r0, [r6, #16]
    	if(i==16){ //Getting HDOP
 8005e26:	e7e5      	b.n	8005df4 <getGNGSA+0x14>
 8005e28:	0801246c 	.word	0x0801246c
 8005e2c:	200004fc 	.word	0x200004fc

08005e30 <getGNGGA>:
void getGNGGA(const  char * ptra){
 8005e30:	b570      	push	{r4, r5, r6, lr}
    char *token = strtok((char *)ptra, ",");
 8005e32:	4d11      	ldr	r5, [pc, #68]	; (8005e78 <getGNGGA+0x48>)
 8005e34:	0029      	movs	r1, r5
 8005e36:	f008 fc4d 	bl	800e6d4 <strtok>
    while( token != NULL ) {
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d017      	beq.n	8005e6e <getGNGGA+0x3e>
	int i=0;
 8005e3e:	2400      	movs	r4, #0
            GPSInfo.alt = stor(token);
 8005e40:	4e0e      	ldr	r6, [pc, #56]	; (8005e7c <getGNGGA+0x4c>)
 8005e42:	e006      	b.n	8005e52 <getGNGGA+0x22>
  	    token = strtok(NULL,",");
 8005e44:	0029      	movs	r1, r5
 8005e46:	2000      	movs	r0, #0
 8005e48:	f008 fc44 	bl	800e6d4 <strtok>
        i++;
 8005e4c:	3401      	adds	r4, #1
    while( token != NULL ) {
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	d00d      	beq.n	8005e6e <getGNGGA+0x3e>
    	if(i==7){ //Getting Satellites no
 8005e52:	2c07      	cmp	r4, #7
 8005e54:	d00c      	beq.n	8005e70 <getGNGGA+0x40>
    	if(i==9){ //Getting Saltitute
 8005e56:	2c09      	cmp	r4, #9
 8005e58:	d1f4      	bne.n	8005e44 <getGNGGA+0x14>
            GPSInfo.alt = stor(token);
 8005e5a:	f7ff fe5f 	bl	8005b1c <stor>
  	    token = strtok(NULL,",");
 8005e5e:	0029      	movs	r1, r5
            GPSInfo.alt = stor(token);
 8005e60:	60b0      	str	r0, [r6, #8]
  	    token = strtok(NULL,",");
 8005e62:	2000      	movs	r0, #0
 8005e64:	f008 fc36 	bl	800e6d4 <strtok>
        i++;
 8005e68:	3401      	adds	r4, #1
    while( token != NULL ) {
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	d1f1      	bne.n	8005e52 <getGNGGA+0x22>
}
 8005e6e:	bd70      	pop	{r4, r5, r6, pc}
            GPSInfo.sat = atoi(token);
 8005e70:	f006 fc6c 	bl	800c74c <atoi>
 8005e74:	6230      	str	r0, [r6, #32]
    	if(i==9){ //Getting Saltitute
 8005e76:	e7e5      	b.n	8005e44 <getGNGGA+0x14>
 8005e78:	0801246c 	.word	0x0801246c
 8005e7c:	200004fc 	.word	0x200004fc

08005e80 <validateGPS>:
int validateGPS(const char * str){
 8005e80:	b570      	push	{r4, r5, r6, lr}
 8005e82:	0004      	movs	r4, r0
	int GPStyp=0;

	uint8_t checksum = 0;
	    if ((checksum = nmea_valid_checksum(str)) != 1) {
 8005e84:	f7ff fb38 	bl	80054f8 <nmea_valid_checksum>
	        return 0;
 8005e88:	2500      	movs	r5, #0
	    if ((checksum = nmea_valid_checksum(str)) != 1) {
 8005e8a:	2801      	cmp	r0, #1
 8005e8c:	d10e      	bne.n	8005eac <validateGPS+0x2c>
	    }
	    if(strlen(str)<4){return 0;}
 8005e8e:	0020      	movs	r0, r4
 8005e90:	f7fa f93a 	bl	8000108 <strlen>
 8005e94:	2803      	cmp	r0, #3
 8005e96:	d909      	bls.n	8005eac <validateGPS+0x2c>

	    if (strstr(str, "GNRMC") != NULL) {
 8005e98:	0020      	movs	r0, r4
 8005e9a:	491d      	ldr	r1, [pc, #116]	; (8005f10 <validateGPS+0x90>)
 8005e9c:	f008 fc82 	bl	800e7a4 <strstr>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d005      	beq.n	8005eb0 <validateGPS+0x30>
	    	//Debug_Tx(str);
	    	GPStyp=1;getGNRMC(str);
 8005ea4:	0020      	movs	r0, r4
 8005ea6:	f7ff fedd 	bl	8005c64 <getGNRMC>
 8005eaa:	3501      	adds	r5, #1
	    }
	    else if (strstr(str, "GNVTG") != NULL) {
	    	GPStyp=6;
	    }
    return(GPStyp);
}
 8005eac:	0028      	movs	r0, r5
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
	    else if (strstr(str, "GNGGA") != NULL) {
 8005eb0:	0020      	movs	r0, r4
 8005eb2:	4918      	ldr	r1, [pc, #96]	; (8005f14 <validateGPS+0x94>)
 8005eb4:	f008 fc76 	bl	800e7a4 <strstr>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d11e      	bne.n	8005efa <validateGPS+0x7a>
	    else if (strstr(str, "GNGSA") != NULL) {
 8005ebc:	0020      	movs	r0, r4
 8005ebe:	4916      	ldr	r1, [pc, #88]	; (8005f18 <validateGPS+0x98>)
 8005ec0:	f008 fc70 	bl	800e7a4 <strstr>
 8005ec4:	2800      	cmp	r0, #0
 8005ec6:	d11d      	bne.n	8005f04 <validateGPS+0x84>
	    else if (strstr(str, "GNGSV") != NULL) {
 8005ec8:	0020      	movs	r0, r4
 8005eca:	4914      	ldr	r1, [pc, #80]	; (8005f1c <validateGPS+0x9c>)
 8005ecc:	f008 fc6a 	bl	800e7a4 <strstr>
	    	GPStyp=4;
 8005ed0:	2504      	movs	r5, #4
	    else if (strstr(str, "GNGSV") != NULL) {
 8005ed2:	2800      	cmp	r0, #0
 8005ed4:	d1ea      	bne.n	8005eac <validateGPS+0x2c>
	    else if (strstr(str, "GNGLL") != NULL) {
 8005ed6:	0020      	movs	r0, r4
 8005ed8:	4911      	ldr	r1, [pc, #68]	; (8005f20 <validateGPS+0xa0>)
 8005eda:	f008 fc63 	bl	800e7a4 <strstr>
	    	GPStyp=5;
 8005ede:	3501      	adds	r5, #1
	    else if (strstr(str, "GNGLL") != NULL) {
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	d1e3      	bne.n	8005eac <validateGPS+0x2c>
	    else if (strstr(str, "GNVTG") != NULL) {
 8005ee4:	0020      	movs	r0, r4
 8005ee6:	490f      	ldr	r1, [pc, #60]	; (8005f24 <validateGPS+0xa4>)
 8005ee8:	f008 fc5c 	bl	800e7a4 <strstr>
	    	GPStyp=6;
 8005eec:	4243      	negs	r3, r0
 8005eee:	4158      	adcs	r0, r3
 8005ef0:	4240      	negs	r0, r0
 8005ef2:	43a8      	bics	r0, r5
 8005ef4:	0005      	movs	r5, r0
 8005ef6:	3506      	adds	r5, #6
 8005ef8:	e7d8      	b.n	8005eac <validateGPS+0x2c>
	    	GPStyp=2; getGNGGA(str);
 8005efa:	0020      	movs	r0, r4
 8005efc:	f7ff ff98 	bl	8005e30 <getGNGGA>
 8005f00:	2502      	movs	r5, #2
 8005f02:	e7d3      	b.n	8005eac <validateGPS+0x2c>
	    	GPStyp=3;getGNGSA(str);
 8005f04:	0020      	movs	r0, r4
 8005f06:	f7ff ff6b 	bl	8005de0 <getGNGSA>
 8005f0a:	2503      	movs	r5, #3
 8005f0c:	e7ce      	b.n	8005eac <validateGPS+0x2c>
 8005f0e:	46c0      	nop			; (mov r8, r8)
 8005f10:	080132a8 	.word	0x080132a8
 8005f14:	080132b0 	.word	0x080132b0
 8005f18:	080132b8 	.word	0x080132b8
 8005f1c:	080132c0 	.word	0x080132c0
 8005f20:	080132c8 	.word	0x080132c8
 8005f24:	080132d0 	.word	0x080132d0

08005f28 <ProcessGPS>:
	memset(gpsData,0,1000);
    HAL_UART_Receive_IT(&huart2, (uint8_t *)gpsData,900);
}


void ProcessGPS(){
 8005f28:	b530      	push	{r4, r5, lr}
	    //Debug_Tx(gpsData);
		int valid=0 ;
		if(strlen((char*)gpsData)>5){
 8005f2a:	4d0e      	ldr	r5, [pc, #56]	; (8005f64 <ProcessGPS+0x3c>)
void ProcessGPS(){
 8005f2c:	b083      	sub	sp, #12
		if(strlen((char*)gpsData)>5){
 8005f2e:	0028      	movs	r0, r5
 8005f30:	f7fa f8ea 	bl	8000108 <strlen>
 8005f34:	2805      	cmp	r0, #5
 8005f36:	d801      	bhi.n	8005f3c <ProcessGPS+0x14>
				valid=valid+validateGPS(token);
				token = strtok_r(NULL, "\r\n", &tk);//strtok(NULL, "\r\n"); //
			}
			//free(token);
		}
}
 8005f38:	b003      	add	sp, #12
 8005f3a:	bd30      	pop	{r4, r5, pc}
			char *tk= NULL;
 8005f3c:	2300      	movs	r3, #0
			char* token = strtok_r((char*)gpsData, "\r\n", &tk);//strtok(gpsData, "\r\n");//
 8005f3e:	4c0a      	ldr	r4, [pc, #40]	; (8005f68 <ProcessGPS+0x40>)
 8005f40:	0028      	movs	r0, r5
 8005f42:	0021      	movs	r1, r4
 8005f44:	aa01      	add	r2, sp, #4
			char *tk= NULL;
 8005f46:	9301      	str	r3, [sp, #4]
			char* token = strtok_r((char*)gpsData, "\r\n", &tk);//strtok(gpsData, "\r\n");//
 8005f48:	f008 fc27 	bl	800e79a <strtok_r>
			while( token != NULL ) {
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d0f3      	beq.n	8005f38 <ProcessGPS+0x10>
				valid=valid+validateGPS(token);
 8005f50:	f7ff ff96 	bl	8005e80 <validateGPS>
				token = strtok_r(NULL, "\r\n", &tk);//strtok(NULL, "\r\n"); //
 8005f54:	0021      	movs	r1, r4
 8005f56:	2000      	movs	r0, #0
 8005f58:	aa01      	add	r2, sp, #4
 8005f5a:	f008 fc1e 	bl	800e79a <strtok_r>
			while( token != NULL ) {
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d1f6      	bne.n	8005f50 <ProcessGPS+0x28>
 8005f62:	e7e9      	b.n	8005f38 <ProcessGPS+0x10>
 8005f64:	20004164 	.word	0x20004164
 8005f68:	0801231c 	.word	0x0801231c

08005f6c <HAL_UART_TxCpltCallback>:
}
 8005f6c:	4770      	bx	lr
 8005f6e:	46c0      	nop			; (mov r8, r8)

08005f70 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8005f70:	b570      	push	{r4, r5, r6, lr}
	if(huart==&huart2){
 8005f72:	4c19      	ldr	r4, [pc, #100]	; (8005fd8 <HAL_UART_ErrorCallback+0x68>)
 8005f74:	42a0      	cmp	r0, r4
 8005f76:	d013      	beq.n	8005fa0 <HAL_UART_ErrorCallback+0x30>
	if(huart==&huart1){
 8005f78:	4b18      	ldr	r3, [pc, #96]	; (8005fdc <HAL_UART_ErrorCallback+0x6c>)
 8005f7a:	4298      	cmp	r0, r3
 8005f7c:	d000      	beq.n	8005f80 <HAL_UART_ErrorCallback+0x10>
}
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
		if(DMAon==1){
 8005f80:	4b17      	ldr	r3, [pc, #92]	; (8005fe0 <HAL_UART_ErrorCallback+0x70>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d1fa      	bne.n	8005f7e <HAL_UART_ErrorCallback+0xe>
		GSMBuff[0]=0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	4916      	ldr	r1, [pc, #88]	; (8005fe4 <HAL_UART_ErrorCallback+0x74>)
		__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005f8c:	6802      	ldr	r2, [r0, #0]
		GSMBuff[0]=0;
 8005f8e:	700b      	strb	r3, [r1, #0]
		__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005f90:	330c      	adds	r3, #12
 8005f92:	6213      	str	r3, [r2, #32]
		__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005f94:	6822      	ldr	r2, [r4, #0]
 8005f96:	6213      	str	r3, [r2, #32]
			    	HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f004 fe4b 	bl	800ac34 <HAL_UART_Receive_DMA>
}
 8005f9e:	e7ee      	b.n	8005f7e <HAL_UART_ErrorCallback+0xe>
		if(dnlfile==0){
 8005fa0:	4b11      	ldr	r3, [pc, #68]	; (8005fe8 <HAL_UART_ErrorCallback+0x78>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d1ea      	bne.n	8005f7e <HAL_UART_ErrorCallback+0xe>
		if(DMAon==1){
 8005fa8:	4b0d      	ldr	r3, [pc, #52]	; (8005fe0 <HAL_UART_ErrorCallback+0x70>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d1e6      	bne.n	8005f7e <HAL_UART_ErrorCallback+0xe>
    	if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 8005fb0:	4d0e      	ldr	r5, [pc, #56]	; (8005fec <HAL_UART_ErrorCallback+0x7c>)
 8005fb2:	782b      	ldrb	r3, [r5, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d109      	bne.n	8005fcc <HAL_UART_ErrorCallback+0x5c>
    	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005fb8:	220c      	movs	r2, #12
 8005fba:	6823      	ldr	r3, [r4, #0]
    	HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8005fbc:	0029      	movs	r1, r5
    	__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8005fbe:	621a      	str	r2, [r3, #32]
    	HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8005fc0:	22e1      	movs	r2, #225	; 0xe1
 8005fc2:	0020      	movs	r0, r4
 8005fc4:	0092      	lsls	r2, r2, #2
 8005fc6:	f004 fe35 	bl	800ac34 <HAL_UART_Receive_DMA>
 8005fca:	e7d8      	b.n	8005f7e <HAL_UART_ErrorCallback+0xe>
    	if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 8005fcc:	2100      	movs	r1, #0
 8005fce:	0028      	movs	r0, r5
 8005fd0:	4a07      	ldr	r2, [pc, #28]	; (8005ff0 <HAL_UART_ErrorCallback+0x80>)
 8005fd2:	f008 fb37 	bl	800e644 <memset>
 8005fd6:	e7ef      	b.n	8005fb8 <HAL_UART_ErrorCallback+0x48>
 8005fd8:	20004954 	.word	0x20004954
 8005fdc:	200048c0 	.word	0x200048c0
 8005fe0:	20000094 	.word	0x20000094
 8005fe4:	2000054c 	.word	0x2000054c
 8005fe8:	20004158 	.word	0x20004158
 8005fec:	20004164 	.word	0x20004164
 8005ff0:	000003e7 	.word	0x000003e7

08005ff4 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM1) {
 8005ff4:	4b04      	ldr	r3, [pc, #16]	; (8006008 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005ff6:	6802      	ldr	r2, [r0, #0]
{
 8005ff8:	b510      	push	{r4, lr}
  if (htim->Instance == TIM1) {
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d000      	beq.n	8006000 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 8005ffe:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 8006000:	f001 fb44 	bl	800768c <HAL_IncTick>
}
 8006004:	e7fb      	b.n	8005ffe <HAL_TIM_PeriodElapsedCallback+0xa>
 8006006:	46c0      	nop			; (mov r8, r8)
 8006008:	40012c00 	.word	0x40012c00

0800600c <initFirstRun>:
void initFirstRun(){//20.210.207.21\",5001
 800600c:	b510      	push	{r4, lr}
 800600e:	b084      	sub	sp, #16
	SPI_flash_Chip_Erase();
 8006010:	f7fe fef4 	bl	8004dfc <SPI_flash_Chip_Erase>
	HAL_Delay(30000);
 8006014:	4809      	ldr	r0, [pc, #36]	; (800603c <initFirstRun+0x30>)
 8006016:	f001 fb4b 	bl	80076b0 <HAL_Delay>
	writeConfig("AS-o1-A-9222\0","in sim no1234567891234in sim no\0","out sim no 123456789123456out sim no\0",
 800601a:	4c09      	ldr	r4, [pc, #36]	; (8006040 <initFirstRun+0x34>)
 800601c:	4b09      	ldr	r3, [pc, #36]	; (8006044 <initFirstRun+0x38>)
 800601e:	0022      	movs	r2, r4
 8006020:	0021      	movs	r1, r4
 8006022:	4809      	ldr	r0, [pc, #36]	; (8006048 <initFirstRun+0x3c>)
 8006024:	3468      	adds	r4, #104	; 0x68
 8006026:	320c      	adds	r2, #12
 8006028:	3134      	adds	r1, #52	; 0x34
 800602a:	9402      	str	r4, [sp, #8]
 800602c:	9301      	str	r3, [sp, #4]
 800602e:	9300      	str	r3, [sp, #0]
 8006030:	3024      	adds	r0, #36	; 0x24
 8006032:	f7ff f8bd 	bl	80051b0 <writeConfig>
}
 8006036:	b004      	add	sp, #16
 8006038:	bd10      	pop	{r4, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	00007530 	.word	0x00007530
 8006040:	08012180 	.word	0x08012180
 8006044:	080132d8 	.word	0x080132d8
 8006048:	08012200 	.word	0x08012200

0800604c <ReadAllGPIO>:
void ReadAllGPIO(){
 800604c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800604e:	46de      	mov	lr, fp
 8006050:	4657      	mov	r7, sl
 8006052:	464e      	mov	r6, r9
 8006054:	4645      	mov	r5, r8
 8006056:	b5e0      	push	{r5, r6, r7, lr}
	memset(StatusStrng,0,20);
 8006058:	4d60      	ldr	r5, [pc, #384]	; (80061dc <ReadAllGPIO+0x190>)
void ReadAllGPIO(){
 800605a:	b08b      	sub	sp, #44	; 0x2c
	memset(StatusStrng,0,20);
 800605c:	2214      	movs	r2, #20
 800605e:	2100      	movs	r1, #0
 8006060:	0028      	movs	r0, r5
 8006062:	f008 faef 	bl	800e644 <memset>
	memset(Dig_io,0,30);
 8006066:	4e5e      	ldr	r6, [pc, #376]	; (80061e0 <ReadAllGPIO+0x194>)
 8006068:	221e      	movs	r2, #30
 800606a:	2100      	movs	r1, #0
 800606c:	0030      	movs	r0, r6
 800606e:	f008 fae9 	bl	800e644 <memset>
	int val=HAL_GPIO_ReadPin (DI_IN1_GPIO_Port, DI_IN1_Pin);
 8006072:	2180      	movs	r1, #128	; 0x80
 8006074:	20a0      	movs	r0, #160	; 0xa0
 8006076:	0149      	lsls	r1, r1, #5
 8006078:	05c0      	lsls	r0, r0, #23
 800607a:	f002 f9db 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_IN2_GPIO_Port, DI_IN2_Pin);
 800607e:	2180      	movs	r1, #128	; 0x80
	Dig_in[0]=Read_DI_IN1();
 8006080:	4c58      	ldr	r4, [pc, #352]	; (80061e4 <ReadAllGPIO+0x198>)
 8006082:	0109      	lsls	r1, r1, #4
	int val=HAL_GPIO_ReadPin (DI_IN1_GPIO_Port, DI_IN1_Pin);
 8006084:	6020      	str	r0, [r4, #0]
	int val=HAL_GPIO_ReadPin (DI_IN2_GPIO_Port, DI_IN2_Pin);
 8006086:	4858      	ldr	r0, [pc, #352]	; (80061e8 <ReadAllGPIO+0x19c>)
 8006088:	f002 f9d4 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_IN3_GPIO_Port, DI_IN3_Pin);
 800608c:	2180      	movs	r1, #128	; 0x80
	int val=HAL_GPIO_ReadPin (DI_IN2_GPIO_Port, DI_IN2_Pin);
 800608e:	6060      	str	r0, [r4, #4]
	int val=HAL_GPIO_ReadPin (DI_IN3_GPIO_Port, DI_IN3_Pin);
 8006090:	0149      	lsls	r1, r1, #5
 8006092:	4855      	ldr	r0, [pc, #340]	; (80061e8 <ReadAllGPIO+0x19c>)
 8006094:	f002 f9ce 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 8006098:	2180      	movs	r1, #128	; 0x80
	int val=HAL_GPIO_ReadPin (DI_IN3_GPIO_Port, DI_IN3_Pin);
 800609a:	60a0      	str	r0, [r4, #8]
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 800609c:	0189      	lsls	r1, r1, #6
 800609e:	4852      	ldr	r0, [pc, #328]	; (80061e8 <ReadAllGPIO+0x19c>)
 80060a0:	f002 f9c8 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 80060a4:	2180      	movs	r1, #128	; 0x80
	MAINS_STATE=Read_DI_MAINS_STATE();
 80060a6:	4b51      	ldr	r3, [pc, #324]	; (80061ec <ReadAllGPIO+0x1a0>)
 80060a8:	01c9      	lsls	r1, r1, #7
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 80060aa:	6018      	str	r0, [r3, #0]
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 80060ac:	484e      	ldr	r0, [pc, #312]	; (80061e8 <ReadAllGPIO+0x19c>)
 80060ae:	469a      	mov	sl, r3
 80060b0:	f002 f9c0 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_BOX_STATE_GPIO_Port, DI_BOX_STATE_Pin);
 80060b4:	2180      	movs	r1, #128	; 0x80
	ACC_STATE=Read_DI_ACC_STATE();
 80060b6:	4b4e      	ldr	r3, [pc, #312]	; (80061f0 <ReadAllGPIO+0x1a4>)
 80060b8:	0209      	lsls	r1, r1, #8
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 80060ba:	6018      	str	r0, [r3, #0]
	int val=HAL_GPIO_ReadPin (DI_BOX_STATE_GPIO_Port, DI_BOX_STATE_Pin);
 80060bc:	484a      	ldr	r0, [pc, #296]	; (80061e8 <ReadAllGPIO+0x19c>)
 80060be:	4699      	mov	r9, r3
 80060c0:	f002 f9b8 	bl	8008434 <HAL_GPIO_ReadPin>
		else box='C';
 80060c4:	3801      	subs	r0, #1
 80060c6:	4243      	negs	r3, r0
 80060c8:	4158      	adcs	r0, r3
 80060ca:	230c      	movs	r3, #12
 80060cc:	4240      	negs	r0, r0
 80060ce:	4003      	ands	r3, r0
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 80060d0:	2180      	movs	r1, #128	; 0x80
 80060d2:	20a0      	movs	r0, #160	; 0xa0
	BOX_STATE=Read_DI_BOX_STATE();
 80060d4:	4a47      	ldr	r2, [pc, #284]	; (80061f4 <ReadAllGPIO+0x1a8>)
		else box='C';
 80060d6:	3343      	adds	r3, #67	; 0x43
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 80060d8:	0049      	lsls	r1, r1, #1
 80060da:	05c0      	lsls	r0, r0, #23
 80060dc:	9208      	str	r2, [sp, #32]
 80060de:	7013      	strb	r3, [r2, #0]
 80060e0:	f002 f9a8 	bl	8008434 <HAL_GPIO_ReadPin>
	SOS_STATE=Read_DI_SOS_STATE();
 80060e4:	4b44      	ldr	r3, [pc, #272]	; (80061f8 <ReadAllGPIO+0x1ac>)
	EXT_B=Read_EXT_B_SENSE();
 80060e6:	4945      	ldr	r1, [pc, #276]	; (80061fc <ReadAllGPIO+0x1b0>)
 80060e8:	6018      	str	r0, [r3, #0]
 80060ea:	9309      	str	r3, [sp, #36]	; 0x24
	return (ADCvalue[2]*VSENSE*16);
 80060ec:	4b44      	ldr	r3, [pc, #272]	; (8006200 <ReadAllGPIO+0x1b4>)
 80060ee:	4845      	ldr	r0, [pc, #276]	; (8006204 <ReadAllGPIO+0x1b8>)
 80060f0:	681f      	ldr	r7, [r3, #0]
 80060f2:	4680      	mov	r8, r0
 80060f4:	6880      	ldr	r0, [r0, #8]
 80060f6:	9106      	str	r1, [sp, #24]
 80060f8:	f7fb f94a 	bl	8001390 <__aeabi_ui2f>
 80060fc:	1c39      	adds	r1, r7, #0
 80060fe:	f7fa fde7 	bl	8000cd0 <__aeabi_fmul>
 8006102:	2183      	movs	r1, #131	; 0x83
 8006104:	05c9      	lsls	r1, r1, #23
 8006106:	f7fa fde3 	bl	8000cd0 <__aeabi_fmul>
 800610a:	9906      	ldr	r1, [sp, #24]
 800610c:	6008      	str	r0, [r1, #0]
	INT_B=Read_INT_B_SENSE();
 800610e:	483e      	ldr	r0, [pc, #248]	; (8006208 <ReadAllGPIO+0x1bc>)
 8006110:	9007      	str	r0, [sp, #28]
	return (ADCvalue[3]*VSENSE*2);
 8006112:	4640      	mov	r0, r8
 8006114:	68c0      	ldr	r0, [r0, #12]
 8006116:	f7fb f93b 	bl	8001390 <__aeabi_ui2f>
 800611a:	1c39      	adds	r1, r7, #0
 800611c:	f7fa fdd8 	bl	8000cd0 <__aeabi_fmul>
 8006120:	1c01      	adds	r1, r0, #0
 8006122:	f7fa fa6b 	bl	80005fc <__aeabi_fadd>
 8006126:	9907      	ldr	r1, [sp, #28]
 8006128:	6008      	str	r0, [r1, #0]
	adc[0]=Read_ADC1();
 800612a:	4838      	ldr	r0, [pc, #224]	; (800620c <ReadAllGPIO+0x1c0>)
 800612c:	4683      	mov	fp, r0
	float val=(float)ADCvalue[0];
 800612e:	4640      	mov	r0, r8
 8006130:	6800      	ldr	r0, [r0, #0]
 8006132:	f7fb f92d 	bl	8001390 <__aeabi_ui2f>
	return ((float)(val*VSENSE*11));
 8006136:	1c39      	adds	r1, r7, #0
 8006138:	f7fa fdca 	bl	8000cd0 <__aeabi_fmul>
 800613c:	4934      	ldr	r1, [pc, #208]	; (8006210 <ReadAllGPIO+0x1c4>)
 800613e:	f7fa fdc7 	bl	8000cd0 <__aeabi_fmul>
 8006142:	465b      	mov	r3, fp
 8006144:	6018      	str	r0, [r3, #0]
	return (ADCvalue[1]*VSENSE*11);
 8006146:	4640      	mov	r0, r8
 8006148:	6840      	ldr	r0, [r0, #4]
 800614a:	f7fb f921 	bl	8001390 <__aeabi_ui2f>
 800614e:	1c39      	adds	r1, r7, #0
 8006150:	f7fa fdbe 	bl	8000cd0 <__aeabi_fmul>
 8006154:	492e      	ldr	r1, [pc, #184]	; (8006210 <ReadAllGPIO+0x1c4>)
 8006156:	f7fa fdbb 	bl	8000cd0 <__aeabi_fmul>
	adc[1]=Read_ADC2();
 800615a:	465f      	mov	r7, fp
	memset(StatusStrng,0,20);
 800615c:	2214      	movs	r2, #20
	adc[1]=Read_ADC2();
 800615e:	6078      	str	r0, [r7, #4]
	memset(StatusStrng,0,20);
 8006160:	2100      	movs	r1, #0
 8006162:	0028      	movs	r0, r5
 8006164:	f008 fa6e 	bl	800e644 <memset>
	memset(Dig_io,0,30);
 8006168:	221e      	movs	r2, #30
 800616a:	2100      	movs	r1, #0
 800616c:	0030      	movs	r0, r6
 800616e:	f008 fa69 	bl	800e644 <memset>
    sprintf(Dig_io, "%d%d%d0,%d%d,%d,0.0,",Dig_in[0],Dig_in[1],Dig_in[2],Digout1,Digout2,seqNo);//Dig_io
 8006172:	4828      	ldr	r0, [pc, #160]	; (8006214 <ReadAllGPIO+0x1c8>)
 8006174:	6863      	ldr	r3, [r4, #4]
 8006176:	6800      	ldr	r0, [r0, #0]
 8006178:	6822      	ldr	r2, [r4, #0]
 800617a:	9003      	str	r0, [sp, #12]
 800617c:	4826      	ldr	r0, [pc, #152]	; (8006218 <ReadAllGPIO+0x1cc>)
 800617e:	4927      	ldr	r1, [pc, #156]	; (800621c <ReadAllGPIO+0x1d0>)
 8006180:	6800      	ldr	r0, [r0, #0]
 8006182:	9002      	str	r0, [sp, #8]
 8006184:	4826      	ldr	r0, [pc, #152]	; (8006220 <ReadAllGPIO+0x1d4>)
 8006186:	6800      	ldr	r0, [r0, #0]
 8006188:	9001      	str	r0, [sp, #4]
 800618a:	68a0      	ldr	r0, [r4, #8]
	sprintf(StatusStrng, "%d,%d,%.1f,%.1f,%d,%c",ACC_STATE,MAINS_STATE,EXT_B,INT_B,SOS_STATE,BOX_STATE);
 800618c:	4654      	mov	r4, sl
    sprintf(Dig_io, "%d%d%d0,%d%d,%d,0.0,",Dig_in[0],Dig_in[1],Dig_in[2],Digout1,Digout2,seqNo);//Dig_io
 800618e:	9000      	str	r0, [sp, #0]
 8006190:	0030      	movs	r0, r6
 8006192:	f008 f9eb 	bl	800e56c <siprintf>
	sprintf(StatusStrng, "%d,%d,%.1f,%.1f,%d,%c",ACC_STATE,MAINS_STATE,EXT_B,INT_B,SOS_STATE,BOX_STATE);
 8006196:	6826      	ldr	r6, [r4, #0]
 8006198:	464c      	mov	r4, r9
 800619a:	9a08      	ldr	r2, [sp, #32]
 800619c:	6827      	ldr	r7, [r4, #0]
 800619e:	7813      	ldrb	r3, [r2, #0]
 80061a0:	9807      	ldr	r0, [sp, #28]
 80061a2:	9305      	str	r3, [sp, #20]
 80061a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a6:	4c1f      	ldr	r4, [pc, #124]	; (8006224 <ReadAllGPIO+0x1d8>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	9304      	str	r3, [sp, #16]
 80061ac:	6800      	ldr	r0, [r0, #0]
 80061ae:	f7fc ff7f 	bl	80030b0 <__aeabi_f2d>
 80061b2:	9002      	str	r0, [sp, #8]
 80061b4:	9103      	str	r1, [sp, #12]
 80061b6:	9906      	ldr	r1, [sp, #24]
 80061b8:	6808      	ldr	r0, [r1, #0]
 80061ba:	f7fc ff79 	bl	80030b0 <__aeabi_f2d>
 80061be:	0033      	movs	r3, r6
 80061c0:	9000      	str	r0, [sp, #0]
 80061c2:	9101      	str	r1, [sp, #4]
 80061c4:	003a      	movs	r2, r7
 80061c6:	0021      	movs	r1, r4
 80061c8:	0028      	movs	r0, r5
 80061ca:	f008 f9cf 	bl	800e56c <siprintf>
}
 80061ce:	b00b      	add	sp, #44	; 0x2c
 80061d0:	bcf0      	pop	{r4, r5, r6, r7}
 80061d2:	46bb      	mov	fp, r7
 80061d4:	46b2      	mov	sl, r6
 80061d6:	46a9      	mov	r9, r5
 80061d8:	46a0      	mov	r8, r4
 80061da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061dc:	20003f8c 	.word	0x20003f8c
 80061e0:	20000494 	.word	0x20000494
 80061e4:	20000488 	.word	0x20000488
 80061e8:	50000400 	.word	0x50000400
 80061ec:	20001ee0 	.word	0x20001ee0
 80061f0:	20000304 	.word	0x20000304
 80061f4:	20000090 	.word	0x20000090
 80061f8:	20003f6c 	.word	0x20003f6c
 80061fc:	200004bc 	.word	0x200004bc
 8006200:	200000b4 	.word	0x200000b4
 8006204:	20000308 	.word	0x20000308
 8006208:	20001ea4 	.word	0x20001ea4
 800620c:	20003fd8 	.word	0x20003fd8
 8006210:	41300000 	.word	0x41300000
 8006214:	20004ab4 	.word	0x20004ab4
 8006218:	200004b8 	.word	0x200004b8
 800621c:	080132e8 	.word	0x080132e8
 8006220:	200004b4 	.word	0x200004b4
 8006224:	08013300 	.word	0x08013300

08006228 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8006228:	b570      	push	{r4, r5, r6, lr}
	  HAL_GPIO_TogglePin (GPIOD, DO_LED_GPS_Pin);
 800622a:	2104      	movs	r1, #4
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800622c:	0004      	movs	r4, r0
	  HAL_GPIO_TogglePin (GPIOD, DO_LED_GPS_Pin);
 800622e:	482e      	ldr	r0, [pc, #184]	; (80062e8 <HAL_UART_RxCpltCallback+0xc0>)
 8006230:	f002 f90c 	bl	800844c <HAL_GPIO_TogglePin>
	if(huart==&huart2){
 8006234:	4d2d      	ldr	r5, [pc, #180]	; (80062ec <HAL_UART_RxCpltCallback+0xc4>)
 8006236:	42ac      	cmp	r4, r5
 8006238:	d01a      	beq.n	8006270 <HAL_UART_RxCpltCallback+0x48>
	if(huart==&huart1){
 800623a:	4d2d      	ldr	r5, [pc, #180]	; (80062f0 <HAL_UART_RxCpltCallback+0xc8>)
 800623c:	42ac      	cmp	r4, r5
 800623e:	d000      	beq.n	8006242 <HAL_UART_RxCpltCallback+0x1a>
}
 8006240:	bd70      	pop	{r4, r5, r6, pc}
		if(strlen((char*)GSMData)<1900){
 8006242:	4c2c      	ldr	r4, [pc, #176]	; (80062f4 <HAL_UART_RxCpltCallback+0xcc>)
 8006244:	0020      	movs	r0, r4
 8006246:	f7f9 ff5f 	bl	8000108 <strlen>
 800624a:	4b2b      	ldr	r3, [pc, #172]	; (80062f8 <HAL_UART_RxCpltCallback+0xd0>)
 800624c:	4298      	cmp	r0, r3
 800624e:	d803      	bhi.n	8006258 <HAL_UART_RxCpltCallback+0x30>
		    if(GSMBuff[0]!=0)	strcat(GSMData,(char*)GSMBuff);
 8006250:	492a      	ldr	r1, [pc, #168]	; (80062fc <HAL_UART_RxCpltCallback+0xd4>)
 8006252:	780b      	ldrb	r3, [r1, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d123      	bne.n	80062a0 <HAL_UART_RxCpltCallback+0x78>
		if(DMAon==1){
 8006258:	4b29      	ldr	r3, [pc, #164]	; (8006300 <HAL_UART_RxCpltCallback+0xd8>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d1ef      	bne.n	8006240 <HAL_UART_RxCpltCallback+0x18>
		GSMBuff[0]=0;
 8006260:	2300      	movs	r3, #0
 8006262:	4926      	ldr	r1, [pc, #152]	; (80062fc <HAL_UART_RxCpltCallback+0xd4>)
		HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8006264:	2201      	movs	r2, #1
 8006266:	0028      	movs	r0, r5
		GSMBuff[0]=0;
 8006268:	700b      	strb	r3, [r1, #0]
		HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 800626a:	f004 fce3 	bl	800ac34 <HAL_UART_Receive_DMA>
}
 800626e:	e7e7      	b.n	8006240 <HAL_UART_RxCpltCallback+0x18>
		if(dnlfile==0){
 8006270:	4b24      	ldr	r3, [pc, #144]	; (8006304 <HAL_UART_RxCpltCallback+0xdc>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e3      	bne.n	8006240 <HAL_UART_RxCpltCallback+0x18>
		if(strlen((char*)gpsData)>10){
 8006278:	4c23      	ldr	r4, [pc, #140]	; (8006308 <HAL_UART_RxCpltCallback+0xe0>)
 800627a:	0020      	movs	r0, r4
 800627c:	f7f9 ff44 	bl	8000108 <strlen>
 8006280:	280a      	cmp	r0, #10
 8006282:	d817      	bhi.n	80062b4 <HAL_UART_RxCpltCallback+0x8c>
		if(DMAon==1){
 8006284:	4b1e      	ldr	r3, [pc, #120]	; (8006300 <HAL_UART_RxCpltCallback+0xd8>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2b01      	cmp	r3, #1
 800628a:	d1d9      	bne.n	8006240 <HAL_UART_RxCpltCallback+0x18>
		if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 800628c:	7823      	ldrb	r3, [r4, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10a      	bne.n	80062a8 <HAL_UART_RxCpltCallback+0x80>
		HAL_UART_Receive_DMA(&huart2, gpsData, 900);}
 8006292:	22e1      	movs	r2, #225	; 0xe1
 8006294:	0021      	movs	r1, r4
 8006296:	0028      	movs	r0, r5
 8006298:	0092      	lsls	r2, r2, #2
 800629a:	f004 fccb 	bl	800ac34 <HAL_UART_Receive_DMA>
 800629e:	e7cf      	b.n	8006240 <HAL_UART_RxCpltCallback+0x18>
		    if(GSMBuff[0]!=0)	strcat(GSMData,(char*)GSMBuff);
 80062a0:	1900      	adds	r0, r0, r4
 80062a2:	f008 fb8e 	bl	800e9c2 <strcpy>
 80062a6:	e7d7      	b.n	8006258 <HAL_UART_RxCpltCallback+0x30>
		if(strlen((char*)gpsData)>0) memset((char*)gpsData,0,999);
 80062a8:	2100      	movs	r1, #0
 80062aa:	0020      	movs	r0, r4
 80062ac:	4a17      	ldr	r2, [pc, #92]	; (800630c <HAL_UART_RxCpltCallback+0xe4>)
 80062ae:	f008 f9c9 	bl	800e644 <memset>
 80062b2:	e7ee      	b.n	8006292 <HAL_UART_RxCpltCallback+0x6a>
			ProcessGPS((char*)gpsData);
 80062b4:	0020      	movs	r0, r4
 80062b6:	f7ff fe37 	bl	8005f28 <ProcessGPS>
			getGPSString();
 80062ba:	f7ff f8bf 	bl	800543c <getGPSString>
	HAL_GPIO_TogglePin(GPIOD, DO_LED_GPS_Pin);
 80062be:	2104      	movs	r1, #4
 80062c0:	4809      	ldr	r0, [pc, #36]	; (80062e8 <HAL_UART_RxCpltCallback+0xc0>)
 80062c2:	f002 f8c3 	bl	800844c <HAL_GPIO_TogglePin>
	    if (AccGyroStatus1==0){AccGyroStatus=detectAcc();}
 80062c6:	4e12      	ldr	r6, [pc, #72]	; (8006310 <HAL_UART_RxCpltCallback+0xe8>)
 80062c8:	6833      	ldr	r3, [r6, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d007      	beq.n	80062de <HAL_UART_RxCpltCallback+0xb6>
	    if (AccGyroStatus>0){AccGyroStatus1=AccGyroStatus;}
 80062ce:	4b11      	ldr	r3, [pc, #68]	; (8006314 <HAL_UART_RxCpltCallback+0xec>)
 80062d0:	6818      	ldr	r0, [r3, #0]
 80062d2:	2800      	cmp	r0, #0
 80062d4:	dd00      	ble.n	80062d8 <HAL_UART_RxCpltCallback+0xb0>
 80062d6:	6030      	str	r0, [r6, #0]
			ReadAllGPIO();
 80062d8:	f7ff feb8 	bl	800604c <ReadAllGPIO>
 80062dc:	e7d2      	b.n	8006284 <HAL_UART_RxCpltCallback+0x5c>
	    if (AccGyroStatus1==0){AccGyroStatus=detectAcc();}
 80062de:	f7ff f859 	bl	8005394 <detectAcc>
 80062e2:	4b0c      	ldr	r3, [pc, #48]	; (8006314 <HAL_UART_RxCpltCallback+0xec>)
 80062e4:	6018      	str	r0, [r3, #0]
 80062e6:	e7f4      	b.n	80062d2 <HAL_UART_RxCpltCallback+0xaa>
 80062e8:	50000c00 	.word	0x50000c00
 80062ec:	20004954 	.word	0x20004954
 80062f0:	200048c0 	.word	0x200048c0
 80062f4:	20000550 	.word	0x20000550
 80062f8:	0000076b 	.word	0x0000076b
 80062fc:	2000054c 	.word	0x2000054c
 8006300:	20000094 	.word	0x20000094
 8006304:	20004158 	.word	0x20004158
 8006308:	20004164 	.word	0x20004164
 800630c:	000003e7 	.word	0x000003e7
 8006310:	2000031c 	.word	0x2000031c
 8006314:	20000318 	.word	0x20000318

08006318 <GetHead>:
void GetHead(){
 8006318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800631a:	46de      	mov	lr, fp
 800631c:	464e      	mov	r6, r9
 800631e:	4645      	mov	r5, r8
 8006320:	4657      	mov	r7, sl
 8006322:	b5e0      	push	{r5, r6, r7, lr}
	memset(Head,0,100);
 8006324:	4dca      	ldr	r5, [pc, #808]	; (8006650 <GetHead+0x338>)
 8006326:	2264      	movs	r2, #100	; 0x64
void GetHead(){
 8006328:	b085      	sub	sp, #20
	memset(Head,0,100);
 800632a:	2100      	movs	r1, #0
 800632c:	0028      	movs	r0, r5
 800632e:	f008 f989 	bl	800e644 <memset>
	strcpy(Head,InitStr);
 8006332:	49c8      	ldr	r1, [pc, #800]	; (8006654 <GetHead+0x33c>)
 8006334:	0028      	movs	r0, r5
 8006336:	f008 fa4b 	bl	800e7d0 <stpcpy>
	strcat(Head,",");
 800633a:	232c      	movs	r3, #44	; 0x2c
	strcat(Head,VerStr);
 800633c:	49c6      	ldr	r1, [pc, #792]	; (8006658 <GetHead+0x340>)
	strcat(Head,",");
 800633e:	7003      	strb	r3, [r0, #0]
	strcat(Head,VerStr);
 8006340:	3001      	adds	r0, #1
 8006342:	f008 fa45 	bl	800e7d0 <stpcpy>
	if((EmergencyStateON==-1 )& (SOS_STATE==1 )){EmergencyStateON=1;EmergencyStateOFF=-1;}
 8006346:	4bc5      	ldr	r3, [pc, #788]	; (800665c <GetHead+0x344>)
 8006348:	4ec5      	ldr	r6, [pc, #788]	; (8006660 <GetHead+0x348>)
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	6833      	ldr	r3, [r6, #0]
	strcat(Head,VerStr);
 800634e:	9000      	str	r0, [sp, #0]
	if((EmergencyStateON==-1 )& (SOS_STATE==1 )){EmergencyStateON=1;EmergencyStateOFF=-1;}
 8006350:	3301      	adds	r3, #1
 8006352:	d000      	beq.n	8006356 <GetHead+0x3e>
 8006354:	e0dd      	b.n	8006512 <GetHead+0x1fa>
 8006356:	2a01      	cmp	r2, #1
 8006358:	d000      	beq.n	800635c <GetHead+0x44>
 800635a:	e0da      	b.n	8006512 <GetHead+0x1fa>
 800635c:	2301      	movs	r3, #1
 800635e:	6033      	str	r3, [r6, #0]
 8006360:	4bc0      	ldr	r3, [pc, #768]	; (8006664 <GetHead+0x34c>)
 8006362:	469a      	mov	sl, r3
 8006364:	2301      	movs	r3, #1
 8006366:	4652      	mov	r2, sl
 8006368:	425b      	negs	r3, r3
 800636a:	6013      	str	r3, [r2, #0]
	if((IgnitionTurnedON==-1 )&( MAINS_STATE==1 )){IgnitionTurnedON=1;IgnitionTurnedOFF=-1;}
 800636c:	4bbe      	ldr	r3, [pc, #760]	; (8006668 <GetHead+0x350>)
 800636e:	4fbf      	ldr	r7, [pc, #764]	; (800666c <GetHead+0x354>)
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	3301      	adds	r3, #1
 8006376:	d000      	beq.n	800637a <GetHead+0x62>
 8006378:	e0bc      	b.n	80064f4 <GetHead+0x1dc>
 800637a:	2a01      	cmp	r2, #1
 800637c:	d000      	beq.n	8006380 <GetHead+0x68>
 800637e:	e0b9      	b.n	80064f4 <GetHead+0x1dc>
 8006380:	2301      	movs	r3, #1
 8006382:	603b      	str	r3, [r7, #0]
 8006384:	4bba      	ldr	r3, [pc, #744]	; (8006670 <GetHead+0x358>)
 8006386:	469b      	mov	fp, r3
 8006388:	2301      	movs	r3, #1
 800638a:	465a      	mov	r2, fp
 800638c:	425b      	negs	r3, r3
 800638e:	6013      	str	r3, [r2, #0]
	if((InternalBatterLow==-1) & (INT_B<3.0 )){InternalBatterLow=1;InternalBatteryChargedAgain=-1;}
 8006390:	4bb8      	ldr	r3, [pc, #736]	; (8006674 <GetHead+0x35c>)
 8006392:	49b9      	ldr	r1, [pc, #740]	; (8006678 <GetHead+0x360>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	1c18      	adds	r0, r3, #0
 8006398:	4699      	mov	r9, r3
 800639a:	f7fa f897 	bl	80004cc <__aeabi_fcmplt>
 800639e:	0001      	movs	r1, r0
 80063a0:	1e4b      	subs	r3, r1, #1
 80063a2:	4199      	sbcs	r1, r3
 80063a4:	4bb5      	ldr	r3, [pc, #724]	; (800667c <GetHead+0x364>)
 80063a6:	9102      	str	r1, [sp, #8]
 80063a8:	4698      	mov	r8, r3
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3301      	adds	r3, #1
 80063ae:	425a      	negs	r2, r3
 80063b0:	4153      	adcs	r3, r2
 80063b2:	000a      	movs	r2, r1
 80063b4:	401a      	ands	r2, r3
 80063b6:	9201      	str	r2, [sp, #4]
 80063b8:	420b      	tst	r3, r1
 80063ba:	d000      	beq.n	80063be <GetHead+0xa6>
 80063bc:	e0b8      	b.n	8006530 <GetHead+0x218>
	if((InternalBatteryChargedAgain==-1 )& (INT_B>=3.0)){InternalBatteryChargedAgain=1;InternalBatterLow=-1;}
 80063be:	4cb0      	ldr	r4, [pc, #704]	; (8006680 <GetHead+0x368>)
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	3301      	adds	r3, #1
 80063c4:	425a      	negs	r2, r3
 80063c6:	4153      	adcs	r3, r2
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	9301      	str	r3, [sp, #4]
 80063cc:	4648      	mov	r0, r9
 80063ce:	49aa      	ldr	r1, [pc, #680]	; (8006678 <GetHead+0x360>)
 80063d0:	f7fa f89a 	bl	8000508 <__aeabi_fcmpge>
 80063d4:	2300      	movs	r3, #0
 80063d6:	2800      	cmp	r0, #0
 80063d8:	d008      	beq.n	80063ec <GetHead+0xd4>
 80063da:	9a01      	ldr	r2, [sp, #4]
 80063dc:	2301      	movs	r3, #1
 80063de:	2a00      	cmp	r2, #0
 80063e0:	d004      	beq.n	80063ec <GetHead+0xd4>
 80063e2:	2201      	movs	r2, #1
 80063e4:	4641      	mov	r1, r8
 80063e6:	4252      	negs	r2, r2
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	600a      	str	r2, [r1, #0]
	if((MainBatteryDisconnect==-1 )& (INT_B<3.0 )){MainBatteryDisconnect=1;MainBatteryReconnect=-1;}
 80063ec:	4aa5      	ldr	r2, [pc, #660]	; (8006684 <GetHead+0x36c>)
 80063ee:	4691      	mov	r9, r2
 80063f0:	6812      	ldr	r2, [r2, #0]
 80063f2:	3201      	adds	r2, #1
 80063f4:	d176      	bne.n	80064e4 <GetHead+0x1cc>
 80063f6:	9a02      	ldr	r2, [sp, #8]
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	d073      	beq.n	80064e4 <GetHead+0x1cc>
 80063fc:	2201      	movs	r2, #1
 80063fe:	4649      	mov	r1, r9
 8006400:	600a      	str	r2, [r1, #0]
 8006402:	4aa1      	ldr	r2, [pc, #644]	; (8006688 <GetHead+0x370>)
 8006404:	0011      	movs	r1, r2
 8006406:	9201      	str	r2, [sp, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	4252      	negs	r2, r2
 800640c:	600a      	str	r2, [r1, #0]
	if((MainBatteryReconnect==-1 )& (INT_B>=3.0)){MainBatteryReconnect=1;MainBatteryDisconnect=-1;}
 800640e:	2b00      	cmp	r3, #0
 8006410:	d005      	beq.n	800641e <GetHead+0x106>
 8006412:	2301      	movs	r3, #1
 8006414:	9a01      	ldr	r2, [sp, #4]
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	464a      	mov	r2, r9
 800641a:	3b02      	subs	r3, #2
 800641c:	6013      	str	r3, [r2, #0]
	if(GSMSignal<=10){
 800641e:	4b9b      	ldr	r3, [pc, #620]	; (800668c <GetHead+0x374>)
 8006420:	499b      	ldr	r1, [pc, #620]	; (8006690 <GetHead+0x378>)
 8006422:	6818      	ldr	r0, [r3, #0]
 8006424:	f7fa f85c 	bl	80004e0 <__aeabi_fcmple>
 8006428:	2800      	cmp	r0, #0
 800642a:	d000      	beq.n	800642e <GetHead+0x116>
 800642c:	e087      	b.n	800653e <GetHead+0x226>
	else if(getSpeed()>SpeedThr){
 800642e:	4b99      	ldr	r3, [pc, #612]	; (8006694 <GetHead+0x37c>)
	return GPSInfo.speed;
 8006430:	4a99      	ldr	r2, [pc, #612]	; (8006698 <GetHead+0x380>)
 8006432:	6818      	ldr	r0, [r3, #0]
 8006434:	6991      	ldr	r1, [r2, #24]
 8006436:	f7fa f849 	bl	80004cc <__aeabi_fcmplt>
 800643a:	9002      	str	r0, [sp, #8]
 800643c:	2800      	cmp	r0, #0
 800643e:	d000      	beq.n	8006442 <GetHead+0x12a>
 8006440:	e092      	b.n	8006568 <GetHead+0x250>
	else if(EmergencyWireBreak>0){
 8006442:	4b96      	ldr	r3, [pc, #600]	; (800669c <GetHead+0x384>)
 8006444:	9303      	str	r3, [sp, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	dd00      	ble.n	800644e <GetHead+0x136>
 800644c:	e095      	b.n	800657a <GetHead+0x262>
	else if(AccGyroStatus==1){
 800644e:	4b94      	ldr	r3, [pc, #592]	; (80066a0 <GetHead+0x388>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d100      	bne.n	8006458 <GetHead+0x140>
 8006456:	e09f      	b.n	8006598 <GetHead+0x280>
	else if(AccGyroStatus==2){
 8006458:	2b02      	cmp	r3, #2
 800645a:	d100      	bne.n	800645e <GetHead+0x146>
 800645c:	e0a1      	b.n	80065a2 <GetHead+0x28a>
	else if(AccGyroStatus==3){
 800645e:	2b03      	cmp	r3, #3
 8006460:	d100      	bne.n	8006464 <GetHead+0x14c>
 8006462:	e0ab      	b.n	80065bc <GetHead+0x2a4>
	else if(EmergencyStateON>0){
 8006464:	6833      	ldr	r3, [r6, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	dd00      	ble.n	800646c <GetHead+0x154>
 800646a:	e08e      	b.n	800658a <GetHead+0x272>
	else if(EmergencyStateOFF>0){
 800646c:	4653      	mov	r3, sl
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	dd00      	ble.n	8006476 <GetHead+0x15e>
 8006474:	e09a      	b.n	80065ac <GetHead+0x294>
	else if(IgnitionTurnedON>0){
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	dd00      	ble.n	800647e <GetHead+0x166>
 800647c:	e0a3      	b.n	80065c6 <GetHead+0x2ae>
	else if(IgnitionTurnedOFF>0){
 800647e:	465b      	mov	r3, fp
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	dd00      	ble.n	8006488 <GetHead+0x170>
 8006486:	e0a5      	b.n	80065d4 <GetHead+0x2bc>
	else if(BOX_STATE=='C'){
 8006488:	4b86      	ldr	r3, [pc, #536]	; (80066a4 <GetHead+0x38c>)
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	2b43      	cmp	r3, #67	; 0x43
 800648e:	d100      	bne.n	8006492 <GetHead+0x17a>
 8006490:	e0b0      	b.n	80065f4 <GetHead+0x2dc>
	else if(InternalBatterLow>0){
 8006492:	4643      	mov	r3, r8
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	dd00      	ble.n	800649c <GetHead+0x184>
 800649a:	e0a3      	b.n	80065e4 <GetHead+0x2cc>
	else if(InternalBatteryChargedAgain>0){
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	dd00      	ble.n	80064a4 <GetHead+0x18c>
 80064a2:	e0ac      	b.n	80065fe <GetHead+0x2e6>
	else if(MainBatteryDisconnect>0){
 80064a4:	464b      	mov	r3, r9
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	dd00      	ble.n	80064ae <GetHead+0x196>
 80064ac:	e0ae      	b.n	800660c <GetHead+0x2f4>
	else if(MainBatteryReconnect>0){
 80064ae:	9c01      	ldr	r4, [sp, #4]
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	dd00      	ble.n	80064b8 <GetHead+0x1a0>
 80064b6:	e0b1      	b.n	800661c <GetHead+0x304>
	else if(HistoryPVTData>0){
 80064b8:	4e7b      	ldr	r6, [pc, #492]	; (80066a8 <GetHead+0x390>)
 80064ba:	6833      	ldr	r3, [r6, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	dd00      	ble.n	80064c2 <GetHead+0x1aa>
 80064c0:	e0b3      	b.n	800662a <GetHead+0x312>
	else if(HealthPacket>0){
 80064c2:	4e7a      	ldr	r6, [pc, #488]	; (80066ac <GetHead+0x394>)
 80064c4:	6833      	ldr	r3, [r6, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd00      	ble.n	80064cc <GetHead+0x1b4>
 80064ca:	e0b5      	b.n	8006638 <GetHead+0x320>
	else if(OTAParameterChange>0){
 80064cc:	4e78      	ldr	r6, [pc, #480]	; (80066b0 <GetHead+0x398>)
 80064ce:	6833      	ldr	r3, [r6, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	dc00      	bgt.n	80064d6 <GetHead+0x1be>
 80064d4:	e0b7      	b.n	8006646 <GetHead+0x32e>
		strcat(Head,AlartStr_OTAParameterChange);
 80064d6:	4977      	ldr	r1, [pc, #476]	; (80066b4 <GetHead+0x39c>)
 80064d8:	9800      	ldr	r0, [sp, #0]
 80064da:	f008 fa72 	bl	800e9c2 <strcpy>
		OTAParameterChange=0;
 80064de:	2300      	movs	r3, #0
 80064e0:	6033      	str	r3, [r6, #0]
 80064e2:	e045      	b.n	8006570 <GetHead+0x258>
	if((MainBatteryReconnect==-1 )& (INT_B>=3.0)){MainBatteryReconnect=1;MainBatteryDisconnect=-1;}
 80064e4:	4a68      	ldr	r2, [pc, #416]	; (8006688 <GetHead+0x370>)
 80064e6:	9201      	str	r2, [sp, #4]
 80064e8:	6812      	ldr	r2, [r2, #0]
 80064ea:	3201      	adds	r2, #1
 80064ec:	4251      	negs	r1, r2
 80064ee:	414a      	adcs	r2, r1
 80064f0:	4013      	ands	r3, r2
 80064f2:	e78c      	b.n	800640e <GetHead+0xf6>
	if((IgnitionTurnedOFF==-1) &( MAINS_STATE==0 )){IgnitionTurnedOFF=1;IgnitionTurnedON=-1;}
 80064f4:	4b5e      	ldr	r3, [pc, #376]	; (8006670 <GetHead+0x358>)
 80064f6:	469b      	mov	fp, r3
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3301      	adds	r3, #1
 80064fc:	d000      	beq.n	8006500 <GetHead+0x1e8>
 80064fe:	e747      	b.n	8006390 <GetHead+0x78>
 8006500:	2a00      	cmp	r2, #0
 8006502:	d000      	beq.n	8006506 <GetHead+0x1ee>
 8006504:	e744      	b.n	8006390 <GetHead+0x78>
 8006506:	2301      	movs	r3, #1
 8006508:	465a      	mov	r2, fp
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	3b02      	subs	r3, #2
 800650e:	603b      	str	r3, [r7, #0]
 8006510:	e73e      	b.n	8006390 <GetHead+0x78>
	if((EmergencyStateOFF==-1 )& (SOS_STATE==0) ){EmergencyStateOFF=1;EmergencyStateON=-1;}
 8006512:	4b54      	ldr	r3, [pc, #336]	; (8006664 <GetHead+0x34c>)
 8006514:	469a      	mov	sl, r3
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3301      	adds	r3, #1
 800651a:	d000      	beq.n	800651e <GetHead+0x206>
 800651c:	e726      	b.n	800636c <GetHead+0x54>
 800651e:	2a00      	cmp	r2, #0
 8006520:	d000      	beq.n	8006524 <GetHead+0x20c>
 8006522:	e723      	b.n	800636c <GetHead+0x54>
 8006524:	2301      	movs	r3, #1
 8006526:	4652      	mov	r2, sl
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	3b02      	subs	r3, #2
 800652c:	6033      	str	r3, [r6, #0]
 800652e:	e71d      	b.n	800636c <GetHead+0x54>
	if((InternalBatterLow==-1) & (INT_B<3.0 )){InternalBatterLow=1;InternalBatteryChargedAgain=-1;}
 8006530:	2301      	movs	r3, #1
 8006532:	4642      	mov	r2, r8
 8006534:	4c52      	ldr	r4, [pc, #328]	; (8006680 <GetHead+0x368>)
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	3b02      	subs	r3, #2
 800653a:	6023      	str	r3, [r4, #0]
 800653c:	e746      	b.n	80063cc <GetHead+0xb4>
		strcat(Head,AlartStr_HistoryPVTData);
 800653e:	495e      	ldr	r1, [pc, #376]	; (80066b8 <GetHead+0x3a0>)
 8006540:	9800      	ldr	r0, [sp, #0]
 8006542:	f008 f945 	bl	800e7d0 <stpcpy>
			strcat(Head,PacketStatusStrHist);
 8006546:	2203      	movs	r2, #3
 8006548:	495c      	ldr	r1, [pc, #368]	; (80066bc <GetHead+0x3a4>)
 800654a:	f008 fa4d 	bl	800e9e8 <memcpy>
    if (AccGyroStatus1>0){AccGyroStatus1=0;}
 800654e:	4b5c      	ldr	r3, [pc, #368]	; (80066c0 <GetHead+0x3a8>)
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	2a00      	cmp	r2, #0
 8006554:	dd01      	ble.n	800655a <GetHead+0x242>
 8006556:	2200      	movs	r2, #0
 8006558:	601a      	str	r2, [r3, #0]
}
 800655a:	b005      	add	sp, #20
 800655c:	bcf0      	pop	{r4, r5, r6, r7}
 800655e:	46bb      	mov	fp, r7
 8006560:	46b2      	mov	sl, r6
 8006562:	46a9      	mov	r9, r5
 8006564:	46a0      	mov	r8, r4
 8006566:	bdf0      	pop	{r4, r5, r6, r7, pc}
		strcat(Head,AlartStr_OverSpeed);
 8006568:	4956      	ldr	r1, [pc, #344]	; (80066c4 <GetHead+0x3ac>)
 800656a:	9800      	ldr	r0, [sp, #0]
 800656c:	f008 fa29 	bl	800e9c2 <strcpy>
		strcat(Head,PacketStatusStrLive);
 8006570:	0028      	movs	r0, r5
 8006572:	4955      	ldr	r1, [pc, #340]	; (80066c8 <GetHead+0x3b0>)
 8006574:	f008 f86e 	bl	800e654 <strcat>
 8006578:	e7e9      	b.n	800654e <GetHead+0x236>
		strcat(Head,AlartStr_EmergencyWireBreak);
 800657a:	4954      	ldr	r1, [pc, #336]	; (80066cc <GetHead+0x3b4>)
 800657c:	9800      	ldr	r0, [sp, #0]
 800657e:	f008 fa20 	bl	800e9c2 <strcpy>
		EmergencyWireBreak=0;
 8006582:	9b03      	ldr	r3, [sp, #12]
 8006584:	9a02      	ldr	r2, [sp, #8]
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	e7f2      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_EmergencyStateON);
 800658a:	4951      	ldr	r1, [pc, #324]	; (80066d0 <GetHead+0x3b8>)
 800658c:	9800      	ldr	r0, [sp, #0]
 800658e:	f008 fa18 	bl	800e9c2 <strcpy>
		EmergencyStateON=0;
 8006592:	9b02      	ldr	r3, [sp, #8]
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	e7eb      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_HarshAcceleration);
 8006598:	494e      	ldr	r1, [pc, #312]	; (80066d4 <GetHead+0x3bc>)
 800659a:	9800      	ldr	r0, [sp, #0]
 800659c:	f008 fa11 	bl	800e9c2 <strcpy>
 80065a0:	e7e6      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_HarshBreaking);
 80065a2:	494d      	ldr	r1, [pc, #308]	; (80066d8 <GetHead+0x3c0>)
 80065a4:	9800      	ldr	r0, [sp, #0]
 80065a6:	f008 fa0c 	bl	800e9c2 <strcpy>
 80065aa:	e7e1      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_EmergencyStateOFF);
 80065ac:	494b      	ldr	r1, [pc, #300]	; (80066dc <GetHead+0x3c4>)
 80065ae:	9800      	ldr	r0, [sp, #0]
 80065b0:	f008 fa07 	bl	800e9c2 <strcpy>
		EmergencyStateOFF=0;
 80065b4:	4653      	mov	r3, sl
 80065b6:	9a02      	ldr	r2, [sp, #8]
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	e7d9      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_RashTurning);
 80065bc:	4948      	ldr	r1, [pc, #288]	; (80066e0 <GetHead+0x3c8>)
 80065be:	9800      	ldr	r0, [sp, #0]
 80065c0:	f008 f9ff 	bl	800e9c2 <strcpy>
 80065c4:	e7d4      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_IgnitionTurnedON);
 80065c6:	4947      	ldr	r1, [pc, #284]	; (80066e4 <GetHead+0x3cc>)
 80065c8:	9800      	ldr	r0, [sp, #0]
 80065ca:	f008 f9fa 	bl	800e9c2 <strcpy>
		IgnitionTurnedON=0;
 80065ce:	9b02      	ldr	r3, [sp, #8]
 80065d0:	603b      	str	r3, [r7, #0]
 80065d2:	e7cd      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_IgnitionTurnedOFF);
 80065d4:	4944      	ldr	r1, [pc, #272]	; (80066e8 <GetHead+0x3d0>)
 80065d6:	9800      	ldr	r0, [sp, #0]
 80065d8:	f008 f9f3 	bl	800e9c2 <strcpy>
		IgnitionTurnedOFF=0;
 80065dc:	2300      	movs	r3, #0
 80065de:	465a      	mov	r2, fp
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	e7c5      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_InternalBatterLow);
 80065e4:	4941      	ldr	r1, [pc, #260]	; (80066ec <GetHead+0x3d4>)
 80065e6:	9800      	ldr	r0, [sp, #0]
 80065e8:	f008 f9eb 	bl	800e9c2 <strcpy>
		InternalBatterLow=0;
 80065ec:	2300      	movs	r3, #0
 80065ee:	4642      	mov	r2, r8
 80065f0:	6013      	str	r3, [r2, #0]
 80065f2:	e7bd      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_BoxTemper);
 80065f4:	493e      	ldr	r1, [pc, #248]	; (80066f0 <GetHead+0x3d8>)
 80065f6:	9800      	ldr	r0, [sp, #0]
 80065f8:	f008 f9e3 	bl	800e9c2 <strcpy>
 80065fc:	e7b8      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_InternalBatteryChargedAgain);
 80065fe:	493d      	ldr	r1, [pc, #244]	; (80066f4 <GetHead+0x3dc>)
 8006600:	9800      	ldr	r0, [sp, #0]
 8006602:	f008 f9de 	bl	800e9c2 <strcpy>
		InternalBatteryChargedAgain=0;
 8006606:	2300      	movs	r3, #0
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	e7b1      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_MainBatteryDisconnect);
 800660c:	493a      	ldr	r1, [pc, #232]	; (80066f8 <GetHead+0x3e0>)
 800660e:	9800      	ldr	r0, [sp, #0]
 8006610:	f008 f9d7 	bl	800e9c2 <strcpy>
		MainBatteryDisconnect=0;
 8006614:	2300      	movs	r3, #0
 8006616:	464a      	mov	r2, r9
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	e7a9      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_MainBatteryReconnect);
 800661c:	4937      	ldr	r1, [pc, #220]	; (80066fc <GetHead+0x3e4>)
 800661e:	9800      	ldr	r0, [sp, #0]
 8006620:	f008 f9cf 	bl	800e9c2 <strcpy>
		MainBatteryReconnect=0;
 8006624:	2300      	movs	r3, #0
 8006626:	6023      	str	r3, [r4, #0]
 8006628:	e7a2      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_HistoryPVTData);
 800662a:	4923      	ldr	r1, [pc, #140]	; (80066b8 <GetHead+0x3a0>)
 800662c:	9800      	ldr	r0, [sp, #0]
 800662e:	f008 f9c8 	bl	800e9c2 <strcpy>
		HistoryPVTData=0;
 8006632:	2300      	movs	r3, #0
 8006634:	6033      	str	r3, [r6, #0]
 8006636:	e79b      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_HealthPacket);
 8006638:	4931      	ldr	r1, [pc, #196]	; (8006700 <GetHead+0x3e8>)
 800663a:	9800      	ldr	r0, [sp, #0]
 800663c:	f008 f9c1 	bl	800e9c2 <strcpy>
		HealthPacket=0;
 8006640:	2300      	movs	r3, #0
 8006642:	6033      	str	r3, [r6, #0]
 8006644:	e794      	b.n	8006570 <GetHead+0x258>
		strcat(Head,AlartStr_NormalPkt);
 8006646:	492f      	ldr	r1, [pc, #188]	; (8006704 <GetHead+0x3ec>)
 8006648:	9800      	ldr	r0, [sp, #0]
 800664a:	f008 f9ba 	bl	800e9c2 <strcpy>
 800664e:	e78f      	b.n	8006570 <GetHead+0x258>
 8006650:	20001e04 	.word	0x20001e04
 8006654:	200000a0 	.word	0x200000a0
 8006658:	200000b8 	.word	0x200000b8
 800665c:	20003f6c 	.word	0x20003f6c
 8006660:	20000098 	.word	0x20000098
 8006664:	200004c0 	.word	0x200004c0
 8006668:	20001ee0 	.word	0x20001ee0
 800666c:	20001eac 	.word	0x20001eac
 8006670:	20001ea8 	.word	0x20001ea8
 8006674:	20001ea4 	.word	0x20001ea4
 8006678:	40400000 	.word	0x40400000
 800667c:	20001eb0 	.word	0x20001eb0
 8006680:	20001eb4 	.word	0x20001eb4
 8006684:	20001ef4 	.word	0x20001ef4
 8006688:	20001ef8 	.word	0x20001ef8
 800668c:	20001d88 	.word	0x20001d88
 8006690:	41200000 	.word	0x41200000
 8006694:	200000b0 	.word	0x200000b0
 8006698:	200004fc 	.word	0x200004fc
 800669c:	200004c4 	.word	0x200004c4
 80066a0:	20000318 	.word	0x20000318
 80066a4:	20000090 	.word	0x20000090
 80066a8:	20001e6c 	.word	0x20001e6c
 80066ac:	20001e68 	.word	0x20001e68
 80066b0:	20001efc 	.word	0x20001efc
 80066b4:	20000078 	.word	0x20000078
 80066b8:	20000038 	.word	0x20000038
 80066bc:	08013440 	.word	0x08013440
 80066c0:	2000031c 	.word	0x2000031c
 80066c4:	20000080 	.word	0x20000080
 80066c8:	200000ac 	.word	0x200000ac
 80066cc:	20000018 	.word	0x20000018
 80066d0:	20000010 	.word	0x20000010
 80066d4:	20000020 	.word	0x20000020
 80066d8:	20000028 	.word	0x20000028
 80066dc:	20000008 	.word	0x20000008
 80066e0:	20000088 	.word	0x20000088
 80066e4:	20000048 	.word	0x20000048
 80066e8:	20000040 	.word	0x20000040
 80066ec:	20000050 	.word	0x20000050
 80066f0:	20000000 	.word	0x20000000
 80066f4:	20000058 	.word	0x20000058
 80066f8:	20000060 	.word	0x20000060
 80066fc:	20000068 	.word	0x20000068
 8006700:	20000030 	.word	0x20000030
 8006704:	20000070 	.word	0x20000070

08006708 <TestRun>:
void TestRun(){
 8006708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800670a:	46de      	mov	lr, fp
 800670c:	4657      	mov	r7, sl
 800670e:	464e      	mov	r6, r9
 8006710:	4645      	mov	r5, r8
 8006712:	b5e0      	push	{r5, r6, r7, lr}
	if(errorlen>10){
 8006714:	4bf3      	ldr	r3, [pc, #972]	; (8006ae4 <TestRun+0x3dc>)
void TestRun(){
 8006716:	b091      	sub	sp, #68	; 0x44
	if(errorlen>10){
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b0a      	cmp	r3, #10
 800671c:	dd00      	ble.n	8006720 <TestRun+0x18>
 800671e:	e308      	b.n	8006d32 <TestRun+0x62a>
	printInt(seqNo);
 8006720:	4bf1      	ldr	r3, [pc, #964]	; (8006ae8 <TestRun+0x3e0>)
	memset(printBuf,0,50);
 8006722:	4cf2      	ldr	r4, [pc, #968]	; (8006aec <TestRun+0x3e4>)
 8006724:	681d      	ldr	r5, [r3, #0]
 8006726:	2232      	movs	r2, #50	; 0x32
 8006728:	2100      	movs	r1, #0
 800672a:	0020      	movs	r0, r4
 800672c:	9308      	str	r3, [sp, #32]
 800672e:	f007 ff89 	bl	800e644 <memset>
	snprintf(printBuf, 6, "%d", x);
 8006732:	002b      	movs	r3, r5
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006734:	250c      	movs	r5, #12
 8006736:	2106      	movs	r1, #6
 8006738:	4aed      	ldr	r2, [pc, #948]	; (8006af0 <TestRun+0x3e8>)
 800673a:	0020      	movs	r0, r4
 800673c:	f007 fee2 	bl	800e504 <sniprintf>
 8006740:	4bec      	ldr	r3, [pc, #944]	; (8006af4 <TestRun+0x3ec>)
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8006742:	0020      	movs	r0, r4
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006744:	4699      	mov	r9, r3
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	621d      	str	r5, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 800674a:	f7f9 fcdd 	bl	8000108 <strlen>
 800674e:	0021      	movs	r1, r4
 8006750:	b282      	uxth	r2, r0
 8006752:	4be9      	ldr	r3, [pc, #932]	; (8006af8 <TestRun+0x3f0>)
 8006754:	4648      	mov	r0, r9
 8006756:	f004 f89f 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 800675a:	4be8      	ldr	r3, [pc, #928]	; (8006afc <TestRun+0x3f4>)
 800675c:	ac0f      	add	r4, sp, #60	; 0x3c
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 800675e:	2202      	movs	r2, #2
 8006760:	0021      	movs	r1, r4
	char newline[2] = "\r\n";
 8006762:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8006764:	4648      	mov	r0, r9
 8006766:	230a      	movs	r3, #10
 8006768:	f004 f896 	bl	800a898 <HAL_UART_Transmit>
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 800676c:	2180      	movs	r1, #128	; 0x80
 800676e:	48e4      	ldr	r0, [pc, #912]	; (8006b00 <TestRun+0x3f8>)
 8006770:	0189      	lsls	r1, r1, #6
 8006772:	f001 fe5f 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 8006776:	2180      	movs	r1, #128	; 0x80
	MAINS_STATE=Read_DI_MAINS_STATE();
 8006778:	4be2      	ldr	r3, [pc, #904]	; (8006b04 <TestRun+0x3fc>)
 800677a:	01c9      	lsls	r1, r1, #7
	int val=HAL_GPIO_ReadPin (DI_MAINS_STATE_GPIO_Port, DI_MAINS_STATE_Pin);
 800677c:	6018      	str	r0, [r3, #0]
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 800677e:	48e0      	ldr	r0, [pc, #896]	; (8006b00 <TestRun+0x3f8>)
 8006780:	f001 fe58 	bl	8008434 <HAL_GPIO_ReadPin>
	int val=HAL_GPIO_ReadPin (DI_BOX_STATE_GPIO_Port, DI_BOX_STATE_Pin);
 8006784:	2180      	movs	r1, #128	; 0x80
	ACC_STATE=Read_DI_ACC_STATE();
 8006786:	4be0      	ldr	r3, [pc, #896]	; (8006b08 <TestRun+0x400>)
 8006788:	0209      	lsls	r1, r1, #8
	int val=HAL_GPIO_ReadPin (DI_ACC_STATE_GPIO_Port, DI_ACC_STATE_Pin);
 800678a:	6018      	str	r0, [r3, #0]
	int val=HAL_GPIO_ReadPin (DI_BOX_STATE_GPIO_Port, DI_BOX_STATE_Pin);
 800678c:	48dc      	ldr	r0, [pc, #880]	; (8006b00 <TestRun+0x3f8>)
 800678e:	f001 fe51 	bl	8008434 <HAL_GPIO_ReadPin>
		else box='C';
 8006792:	3801      	subs	r0, #1
 8006794:	4243      	negs	r3, r0
 8006796:	4158      	adcs	r0, r3
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 8006798:	2180      	movs	r1, #128	; 0x80
		else box='C';
 800679a:	4243      	negs	r3, r0
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 800679c:	20a0      	movs	r0, #160	; 0xa0
	BOX_STATE=Read_DI_BOX_STATE();
 800679e:	4adb      	ldr	r2, [pc, #876]	; (8006b0c <TestRun+0x404>)
		else box='C';
 80067a0:	402b      	ands	r3, r5
 80067a2:	3343      	adds	r3, #67	; 0x43
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 80067a4:	0049      	lsls	r1, r1, #1
 80067a6:	05c0      	lsls	r0, r0, #23
 80067a8:	7013      	strb	r3, [r2, #0]
 80067aa:	f001 fe43 	bl	8008434 <HAL_GPIO_ReadPin>
	SOS_STATE=Read_DI_SOS_STATE();
 80067ae:	4bd8      	ldr	r3, [pc, #864]	; (8006b10 <TestRun+0x408>)
	return (ADCvalue[2]*VSENSE*16);
 80067b0:	4fd8      	ldr	r7, [pc, #864]	; (8006b14 <TestRun+0x40c>)
	int val=HAL_GPIO_ReadPin (DI_SOS_STATE_GPIO_Port, DI_SOS_STATE_Pin);
 80067b2:	6018      	str	r0, [r3, #0]
	return (ADCvalue[2]*VSENSE*16);
 80067b4:	4bd8      	ldr	r3, [pc, #864]	; (8006b18 <TestRun+0x410>)
 80067b6:	68b8      	ldr	r0, [r7, #8]
 80067b8:	681e      	ldr	r6, [r3, #0]
 80067ba:	f7fa fde9 	bl	8001390 <__aeabi_ui2f>
 80067be:	1c31      	adds	r1, r6, #0
 80067c0:	f7fa fa86 	bl	8000cd0 <__aeabi_fmul>
 80067c4:	2183      	movs	r1, #131	; 0x83
 80067c6:	05c9      	lsls	r1, r1, #23
 80067c8:	f7fa fa82 	bl	8000cd0 <__aeabi_fmul>
	EXT_B=Read_EXT_B_SENSE();
 80067cc:	4bd3      	ldr	r3, [pc, #844]	; (8006b1c <TestRun+0x414>)
 80067ce:	1c05      	adds	r5, r0, #0
 80067d0:	6018      	str	r0, [r3, #0]
	INT_B=Read_INT_B_SENSE();
 80067d2:	4bd3      	ldr	r3, [pc, #844]	; (8006b20 <TestRun+0x418>)
	return (ADCvalue[3]*VSENSE*2);
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	4698      	mov	r8, r3
 80067d8:	f7fa fdda 	bl	8001390 <__aeabi_ui2f>
 80067dc:	1c31      	adds	r1, r6, #0
 80067de:	f7fa fa77 	bl	8000cd0 <__aeabi_fmul>
 80067e2:	1c01      	adds	r1, r0, #0
 80067e4:	f7f9 ff0a 	bl	80005fc <__aeabi_fadd>
 80067e8:	4643      	mov	r3, r8
 80067ea:	6018      	str	r0, [r3, #0]
	adc[0]=Read_ADC1();
 80067ec:	4bcd      	ldr	r3, [pc, #820]	; (8006b24 <TestRun+0x41c>)
	float val=(float)ADCvalue[0];
 80067ee:	6838      	ldr	r0, [r7, #0]
 80067f0:	4698      	mov	r8, r3
 80067f2:	f7fa fdcd 	bl	8001390 <__aeabi_ui2f>
	return ((float)(val*VSENSE*11));
 80067f6:	1c31      	adds	r1, r6, #0
 80067f8:	f7fa fa6a 	bl	8000cd0 <__aeabi_fmul>
 80067fc:	49ca      	ldr	r1, [pc, #808]	; (8006b28 <TestRun+0x420>)
 80067fe:	f7fa fa67 	bl	8000cd0 <__aeabi_fmul>
 8006802:	4643      	mov	r3, r8
 8006804:	6018      	str	r0, [r3, #0]
	return (ADCvalue[1]*VSENSE*11);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f7fa fdc2 	bl	8001390 <__aeabi_ui2f>
 800680c:	1c31      	adds	r1, r6, #0
 800680e:	f7fa fa5f 	bl	8000cd0 <__aeabi_fmul>
 8006812:	49c5      	ldr	r1, [pc, #788]	; (8006b28 <TestRun+0x420>)
 8006814:	f7fa fa5c 	bl	8000cd0 <__aeabi_fmul>
	adc[1]=Read_ADC2();
 8006818:	4643      	mov	r3, r8
	if(EXT_B>7){
 800681a:	49c4      	ldr	r1, [pc, #784]	; (8006b2c <TestRun+0x424>)
	adc[1]=Read_ADC2();
 800681c:	6058      	str	r0, [r3, #4]
	if(EXT_B>7){
 800681e:	1c28      	adds	r0, r5, #0
 8006820:	f7f9 fe68 	bl	80004f4 <__aeabi_fcmpgt>
 8006824:	2800      	cmp	r0, #0
 8006826:	d000      	beq.n	800682a <TestRun+0x122>
 8006828:	e1c9      	b.n	8006bbe <TestRun+0x4b6>
		HAL_GPIO_WritePin(DO_LED_PWR_GPIO_Port, DO_LED_PWR_Pin, GPIO_PIN_RESET);
 800682a:	2200      	movs	r2, #0
 800682c:	2101      	movs	r1, #1
 800682e:	48c0      	ldr	r0, [pc, #768]	; (8006b30 <TestRun+0x428>)
 8006830:	f001 fe06 	bl	8008440 <HAL_GPIO_WritePin>
memset(INSMSno,0,30);
 8006834:	4bbf      	ldr	r3, [pc, #764]	; (8006b34 <TestRun+0x42c>)
 8006836:	221e      	movs	r2, #30
 8006838:	2100      	movs	r1, #0
 800683a:	0018      	movs	r0, r3
 800683c:	469b      	mov	fp, r3
 800683e:	f007 ff01 	bl	800e644 <memset>
memset(OUTSMSno,0,30);
 8006842:	4bbd      	ldr	r3, [pc, #756]	; (8006b38 <TestRun+0x430>)
 8006844:	221e      	movs	r2, #30
 8006846:	2100      	movs	r1, #0
 8006848:	0018      	movs	r0, r3
 800684a:	469a      	mov	sl, r3
 800684c:	f007 fefa 	bl	800e644 <memset>
memset(EmgIP,0,50);
 8006850:	4bba      	ldr	r3, [pc, #744]	; (8006b3c <TestRun+0x434>)
 8006852:	2232      	movs	r2, #50	; 0x32
 8006854:	2100      	movs	r1, #0
 8006856:	0018      	movs	r0, r3
 8006858:	9306      	str	r3, [sp, #24]
 800685a:	f007 fef3 	bl	800e644 <memset>
memset(RegIP,0,50);
 800685e:	4bb8      	ldr	r3, [pc, #736]	; (8006b40 <TestRun+0x438>)
 8006860:	2232      	movs	r2, #50	; 0x32
 8006862:	0018      	movs	r0, r3
 8006864:	2100      	movs	r1, #0
 8006866:	4698      	mov	r8, r3
 8006868:	f007 feec 	bl	800e644 <memset>
memset(TracIP,0,50);
 800686c:	4fb5      	ldr	r7, [pc, #724]	; (8006b44 <TestRun+0x43c>)
 800686e:	2232      	movs	r2, #50	; 0x32
 8006870:	2100      	movs	r1, #0
 8006872:	0038      	movs	r0, r7
 8006874:	f007 fee6 	bl	800e644 <memset>
memset(simop,0,25);
 8006878:	4bb3      	ldr	r3, [pc, #716]	; (8006b48 <TestRun+0x440>)
 800687a:	2219      	movs	r2, #25
 800687c:	2100      	movs	r1, #0
 800687e:	0018      	movs	r0, r3
 8006880:	9305      	str	r3, [sp, #20]
 8006882:	f007 fedf 	bl	800e644 <memset>

char* readINSMSno(){
	uint8_t add4[]={0x00, 0x00,0x00};
 8006886:	4eb1      	ldr	r6, [pc, #708]	; (8006b4c <TestRun+0x444>)
	add4[2]=RegNoLen;
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , INSMSLen);
 8006888:	4db1      	ldr	r5, [pc, #708]	; (8006b50 <TestRun+0x448>)
	uint8_t add4[]={0x00, 0x00,0x00};
 800688a:	8833      	ldrh	r3, [r6, #0]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , INSMSLen);
 800688c:	2264      	movs	r2, #100	; 0x64
	uint8_t add4[]={0x00, 0x00,0x00};
 800688e:	8023      	strh	r3, [r4, #0]
	add4[2]=RegNoLen;
 8006890:	2310      	movs	r3, #16
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , INSMSLen);
 8006892:	0029      	movs	r1, r5
	add4[2]=RegNoLen;
 8006894:	70a3      	strb	r3, [r4, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , INSMSLen);
 8006896:	0020      	movs	r0, r4
 8006898:	f7fe fb64 	bl	8004f64 <SPI_flash_Read_Data>
strcpy(INSMSno,readINSMSno());
 800689c:	0029      	movs	r1, r5
 800689e:	4658      	mov	r0, fp
 80068a0:	f008 f88f 	bl	800e9c2 <strcpy>
	return (char*) dataR;
}

char* readOUTSMSno(){

	uint8_t  add4[]={0x00, 0x00,0x00};
 80068a4:	8833      	ldrh	r3, [r6, #0]
	add4[2]=RegNoLen+INSMSLen;
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , OUTSMSLen);
 80068a6:	223c      	movs	r2, #60	; 0x3c
	uint8_t  add4[]={0x00, 0x00,0x00};
 80068a8:	8023      	strh	r3, [r4, #0]
	add4[2]=RegNoLen+INSMSLen;
 80068aa:	2374      	movs	r3, #116	; 0x74
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , OUTSMSLen);
 80068ac:	0029      	movs	r1, r5
	add4[2]=RegNoLen+INSMSLen;
 80068ae:	70a3      	strb	r3, [r4, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , OUTSMSLen);
 80068b0:	0020      	movs	r0, r4
 80068b2:	f7fe fb57 	bl	8004f64 <SPI_flash_Read_Data>
strcpy(OUTSMSno,readOUTSMSno());
 80068b6:	0029      	movs	r1, r5
 80068b8:	4650      	mov	r0, sl
 80068ba:	f008 f882 	bl	800e9c2 <strcpy>
	return (char*) dataR;
}

char* readEmgIP(){
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068be:	88b3      	ldrh	r3, [r6, #4]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , EmgIPLen);
 80068c0:	2228      	movs	r2, #40	; 0x28
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068c2:	8023      	strh	r3, [r4, #0]
 80068c4:	79b3      	ldrb	r3, [r6, #6]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , EmgIPLen);
 80068c6:	0029      	movs	r1, r5
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068c8:	70a3      	strb	r3, [r4, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , EmgIPLen);
 80068ca:	0020      	movs	r0, r4
 80068cc:	f7fe fb4a 	bl	8004f64 <SPI_flash_Read_Data>
strcpy(EmgIP,readEmgIP());
 80068d0:	0029      	movs	r1, r5
 80068d2:	9806      	ldr	r0, [sp, #24]
 80068d4:	f008 f875 	bl	800e9c2 <strcpy>
	return (char*) dataR;
}

char* readRegIP(){
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068d8:	88b3      	ldrh	r3, [r6, #4]
	add4[2]=EmgIPLen;
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegIPLen);
 80068da:	2228      	movs	r2, #40	; 0x28
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068dc:	8023      	strh	r3, [r4, #0]
	add4[2]=EmgIPLen;
 80068de:	2328      	movs	r3, #40	; 0x28
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegIPLen);
 80068e0:	0029      	movs	r1, r5
	add4[2]=EmgIPLen;
 80068e2:	70a3      	strb	r3, [r4, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , RegIPLen);
 80068e4:	0020      	movs	r0, r4
 80068e6:	f7fe fb3d 	bl	8004f64 <SPI_flash_Read_Data>
strcpy(RegIP,readRegIP());
 80068ea:	0029      	movs	r1, r5
 80068ec:	4640      	mov	r0, r8
 80068ee:	f008 f868 	bl	800e9c2 <strcpy>
	return (char*) dataR;
}

char* readTracIP(){
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068f2:	88b3      	ldrh	r3, [r6, #4]
	add4[2]=EmgIPLen+RegIPLen;
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , TrackIPLen);
 80068f4:	2228      	movs	r2, #40	; 0x28
	uint8_t  add4[]={0x00, 0x01,0x00};
 80068f6:	8023      	strh	r3, [r4, #0]
	add4[2]=EmgIPLen+RegIPLen;
 80068f8:	2350      	movs	r3, #80	; 0x50
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , TrackIPLen);
 80068fa:	0029      	movs	r1, r5
	add4[2]=EmgIPLen+RegIPLen;
 80068fc:	70a3      	strb	r3, [r4, #2]
	SPI_flash_Read_Data(add4 , (uint8_t*)dataR , TrackIPLen);
 80068fe:	0020      	movs	r0, r4
 8006900:	f7fe fb30 	bl	8004f64 <SPI_flash_Read_Data>
strcpy(TracIP,readTracIP());
 8006904:	0029      	movs	r1, r5
 8006906:	0038      	movs	r0, r7
 8006908:	f008 f85b 	bl	800e9c2 <strcpy>
	SendGSMCode("  AT+COPS?");
 800690c:	4891      	ldr	r0, [pc, #580]	; (8006b54 <TestRun+0x44c>)
 800690e:	f7fc fded 	bl	80034ec <SendGSMCode>
	return (GetGSMReply(0, "+COPS:", 12, "\"", "Error: AT+COPS? sim operator error", 5000, "OK"));
 8006912:	4a91      	ldr	r2, [pc, #580]	; (8006b58 <TestRun+0x450>)
 8006914:	4d78      	ldr	r5, [pc, #480]	; (8006af8 <TestRun+0x3f0>)
 8006916:	9202      	str	r2, [sp, #8]
 8006918:	4a90      	ldr	r2, [pc, #576]	; (8006b5c <TestRun+0x454>)
 800691a:	4b91      	ldr	r3, [pc, #580]	; (8006b60 <TestRun+0x458>)
 800691c:	4991      	ldr	r1, [pc, #580]	; (8006b64 <TestRun+0x45c>)
 800691e:	9200      	str	r2, [sp, #0]
 8006920:	2000      	movs	r0, #0
 8006922:	220c      	movs	r2, #12
 8006924:	9501      	str	r5, [sp, #4]
 8006926:	f7fc ff75 	bl	8003814 <GetGSMReply>
 800692a:	0001      	movs	r1, r0
strcpy(simop, GSMSimOperator());
 800692c:	9805      	ldr	r0, [sp, #20]
 800692e:	f008 f848 	bl	800e9c2 <strcpy>
	return HAL_GetTick();
 8006932:	f000 feb7 	bl	80076a4 <HAL_GetTick>
	GSMCellInfo();
 8006936:	f7fd fad3 	bl	8003ee0 <GSMCellInfo>
	GetHead();
 800693a:	f7ff fced 	bl	8006318 <GetHead>
	if (debug==122){
 800693e:	4b8a      	ldr	r3, [pc, #552]	; (8006b68 <TestRun+0x460>)
		memset(DataString,0,300);
 8006940:	4e8a      	ldr	r6, [pc, #552]	; (8006b6c <TestRun+0x464>)
	if (debug==122){
 8006942:	469a      	mov	sl, r3
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	2b7a      	cmp	r3, #122	; 0x7a
 8006948:	d100      	bne.n	800694c <TestRun+0x244>
 800694a:	e164      	b.n	8006c16 <TestRun+0x50e>
 800694c:	4b88      	ldr	r3, [pc, #544]	; (8006b70 <TestRun+0x468>)
 800694e:	930d      	str	r3, [sp, #52]	; 0x34
 8006950:	4b88      	ldr	r3, [pc, #544]	; (8006b74 <TestRun+0x46c>)
 8006952:	469b      	mov	fp, r3
 8006954:	4b88      	ldr	r3, [pc, #544]	; (8006b78 <TestRun+0x470>)
 8006956:	9309      	str	r3, [sp, #36]	; 0x24
 8006958:	4b88      	ldr	r3, [pc, #544]	; (8006b7c <TestRun+0x474>)
 800695a:	9306      	str	r3, [sp, #24]
 800695c:	4b88      	ldr	r3, [pc, #544]	; (8006b80 <TestRun+0x478>)
 800695e:	930a      	str	r3, [sp, #40]	; 0x28
 8006960:	4b88      	ldr	r3, [pc, #544]	; (8006b84 <TestRun+0x47c>)
 8006962:	930b      	str	r3, [sp, #44]	; 0x2c
 8006964:	4b88      	ldr	r3, [pc, #544]	; (8006b88 <TestRun+0x480>)
 8006966:	930c      	str	r3, [sp, #48]	; 0x30
 8006968:	4b88      	ldr	r3, [pc, #544]	; (8006b8c <TestRun+0x484>)
 800696a:	9307      	str	r3, [sp, #28]
	memset(data_LOGIN,0,100);
 800696c:	4d88      	ldr	r5, [pc, #544]	; (8006b90 <TestRun+0x488>)
 800696e:	2264      	movs	r2, #100	; 0x64
 8006970:	2100      	movs	r1, #0
 8006972:	0028      	movs	r0, r5
 8006974:	f007 fe66 	bl	800e644 <memset>
	strcat(data_LOGIN,"$");
 8006978:	0028      	movs	r0, r5
 800697a:	f7f9 fbc5 	bl	8000108 <strlen>
 800697e:	2324      	movs	r3, #36	; 0x24
 8006980:	4698      	mov	r8, r3
 8006982:	542b      	strb	r3, [r5, r0]
 8006984:	3001      	adds	r0, #1
	strcat(data_LOGIN,Regno);strcat(data_LOGIN,",");
 8006986:	4659      	mov	r1, fp
 8006988:	1828      	adds	r0, r5, r0
 800698a:	f007 ff21 	bl	800e7d0 <stpcpy>
 800698e:	272c      	movs	r7, #44	; 0x2c
	strcat(data_LOGIN,"$");
 8006990:	4643      	mov	r3, r8
	strcat(data_LOGIN,Regno);strcat(data_LOGIN,",");
 8006992:	7007      	strb	r7, [r0, #0]
	strcat(data_LOGIN,"$");
 8006994:	7043      	strb	r3, [r0, #1]
	strcat(data_LOGIN,IMEI);strcat(data_LOGIN,",");
 8006996:	9906      	ldr	r1, [sp, #24]
 8006998:	3002      	adds	r0, #2
 800699a:	f007 ff19 	bl	800e7d0 <stpcpy>
	strcat(data_LOGIN,"$");
 800699e:	4642      	mov	r2, r8
	strcat(data_LOGIN,IMEI);strcat(data_LOGIN,",");
 80069a0:	7007      	strb	r7, [r0, #0]
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",");
 80069a2:	4f7c      	ldr	r7, [pc, #496]	; (8006b94 <TestRun+0x48c>)
	strcat(data_LOGIN,"$");
 80069a4:	7042      	strb	r2, [r0, #1]
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",");
 80069a6:	0039      	movs	r1, r7
 80069a8:	3002      	adds	r0, #2
 80069aa:	f007 ff11 	bl	800e7d0 <stpcpy>
 80069ae:	232c      	movs	r3, #44	; 0x2c
 80069b0:	7003      	strb	r3, [r0, #0]
	strcat(data_LOGIN,"$");
 80069b2:	4643      	mov	r3, r8
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",0.0E0.0N,");
 80069b4:	0039      	movs	r1, r7
	strcat(data_LOGIN,"$");
 80069b6:	7043      	strb	r3, [r0, #1]
	strcat(data_LOGIN,VerStr);strcat(data_LOGIN,",0.0E0.0N,");
 80069b8:	3002      	adds	r0, #2
 80069ba:	f007 ff09 	bl	800e7d0 <stpcpy>
 80069be:	220b      	movs	r2, #11
 80069c0:	4975      	ldr	r1, [pc, #468]	; (8006b98 <TestRun+0x490>)
 80069c2:	f008 f811 	bl	800e9e8 <memcpy>
    while (*s)
 80069c6:	782b      	ldrb	r3, [r5, #0]
    int c = 0;
 80069c8:	2200      	movs	r2, #0
    while (*s)
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <TestRun+0x2d2>
 80069ce:	0029      	movs	r1, r5
        c ^= *s++;
 80069d0:	3101      	adds	r1, #1
 80069d2:	405a      	eors	r2, r3
    while (*s)
 80069d4:	780b      	ldrb	r3, [r1, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1fa      	bne.n	80069d0 <TestRun+0x2c8>
	sprintf(checksum, "%02x",nmea0183_checksum(data_LOGIN));
 80069da:	4b70      	ldr	r3, [pc, #448]	; (8006b9c <TestRun+0x494>)
 80069dc:	4f70      	ldr	r7, [pc, #448]	; (8006ba0 <TestRun+0x498>)
 80069de:	0019      	movs	r1, r3
 80069e0:	0038      	movs	r0, r7
 80069e2:	4698      	mov	r8, r3
 80069e4:	f007 fdc2 	bl	800e56c <siprintf>
	strcat(data_LOGIN,checksum);
 80069e8:	0028      	movs	r0, r5
 80069ea:	f7f9 fb8d 	bl	8000108 <strlen>
 80069ee:	0039      	movs	r1, r7
 80069f0:	1828      	adds	r0, r5, r0
 80069f2:	f007 feed 	bl	800e7d0 <stpcpy>
	strcat(data_LOGIN,",*\0");
 80069f6:	9907      	ldr	r1, [sp, #28]
 80069f8:	2203      	movs	r2, #3
 80069fa:	3138      	adds	r1, #56	; 0x38
 80069fc:	f007 fff4 	bl	800e9e8 <memcpy>
    memset(checksum,0,3);
 8006a00:	2203      	movs	r2, #3
 8006a02:	2100      	movs	r1, #0
 8006a04:	0038      	movs	r0, r7
 8006a06:	f007 fe1d 	bl	800e644 <memset>
    memset(DataString,0,300);
 8006a0a:	2296      	movs	r2, #150	; 0x96
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	0052      	lsls	r2, r2, #1
 8006a10:	0030      	movs	r0, r6
 8006a12:	f007 fe17 	bl	800e644 <memset>
	strcat(DataString,Head);strcat(DataString,",");
 8006a16:	0030      	movs	r0, r6
 8006a18:	f7f9 fb76 	bl	8000108 <strlen>
 8006a1c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006a1e:	1830      	adds	r0, r6, r0
 8006a20:	252c      	movs	r5, #44	; 0x2c
 8006a22:	f007 fed5 	bl	800e7d0 <stpcpy>
	strcat(DataString,IMEI);strcat(DataString,",");
 8006a26:	9906      	ldr	r1, [sp, #24]
	strcat(DataString,Head);strcat(DataString,",");
 8006a28:	7005      	strb	r5, [r0, #0]
	strcat(DataString,IMEI);strcat(DataString,",");
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	f007 fed0 	bl	800e7d0 <stpcpy>
	strcat(DataString,Regno);strcat(DataString,",");
 8006a30:	4659      	mov	r1, fp
	strcat(DataString,IMEI);strcat(DataString,",");
 8006a32:	7005      	strb	r5, [r0, #0]
	strcat(DataString,Regno);strcat(DataString,",");
 8006a34:	3001      	adds	r0, #1
 8006a36:	f007 fecb 	bl	800e7d0 <stpcpy>
	strcat(DataString,gpsDataRet);strcat(DataString,",");
 8006a3a:	9909      	ldr	r1, [sp, #36]	; 0x24
	strcat(DataString,Regno);strcat(DataString,",");
 8006a3c:	7005      	strb	r5, [r0, #0]
	strcat(DataString,gpsDataRet);strcat(DataString,",");
 8006a3e:	3001      	adds	r0, #1
 8006a40:	f007 fec6 	bl	800e7d0 <stpcpy>
	strcat(DataString,simop);strcat(DataString,",");
 8006a44:	9905      	ldr	r1, [sp, #20]
	strcat(DataString,gpsDataRet);strcat(DataString,",");
 8006a46:	7005      	strb	r5, [r0, #0]
	strcat(DataString,simop);strcat(DataString,",");
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f007 fec1 	bl	800e7d0 <stpcpy>
 	strcat(DataString,StatusStrng);strcat(DataString,",");
 8006a4e:	990a      	ldr	r1, [sp, #40]	; 0x28
	strcat(DataString,simop);strcat(DataString,",");
 8006a50:	7005      	strb	r5, [r0, #0]
 	strcat(DataString,StatusStrng);strcat(DataString,",");
 8006a52:	3001      	adds	r0, #1
 8006a54:	f007 febc 	bl	800e7d0 <stpcpy>
 	strcat(DataString,gsminfo);strcat(DataString,",");
 8006a58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 	strcat(DataString,StatusStrng);strcat(DataString,",");
 8006a5a:	7005      	strb	r5, [r0, #0]
 	strcat(DataString,gsminfo);strcat(DataString,",");
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f007 feb7 	bl	800e7d0 <stpcpy>
 	strcat(DataString,Dig_io);//strcat(DataString,"\0");
 8006a62:	990c      	ldr	r1, [sp, #48]	; 0x30
 	strcat(DataString,gsminfo);strcat(DataString,",");
 8006a64:	7005      	strb	r5, [r0, #0]
 	strcat(DataString,Dig_io);//strcat(DataString,"\0");
 8006a66:	3001      	adds	r0, #1
 8006a68:	f007 ffab 	bl	800e9c2 <strcpy>
 8006a6c:	7833      	ldrb	r3, [r6, #0]
    int c = 0;
 8006a6e:	2200      	movs	r2, #0
    while (*s)
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <TestRun+0x378>
 8006a74:	0031      	movs	r1, r6
        c ^= *s++;
 8006a76:	3101      	adds	r1, #1
 8006a78:	405a      	eors	r2, r3
    while (*s)
 8006a7a:	780b      	ldrb	r3, [r1, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1fa      	bne.n	8006a76 <TestRun+0x36e>
    sprintf(checksum, "%02x",nmea0183_checksum(DataString));
 8006a80:	4641      	mov	r1, r8
 8006a82:	0038      	movs	r0, r7
 8006a84:	f007 fd72 	bl	800e56c <siprintf>
    strcat(DataString,checksum);
 8006a88:	0030      	movs	r0, r6
 8006a8a:	f7f9 fb3d 	bl	8000108 <strlen>
 8006a8e:	0039      	movs	r1, r7
 8006a90:	1830      	adds	r0, r6, r0
 8006a92:	f007 fe9d 	bl	800e7d0 <stpcpy>
    strcat(DataString,",*\0");
 8006a96:	9907      	ldr	r1, [sp, #28]
 8006a98:	2203      	movs	r2, #3
 8006a9a:	3138      	adds	r1, #56	; 0x38
 8006a9c:	f007 ffa4 	bl	800e9e8 <memcpy>
    if (debug==1){
 8006aa0:	4653      	mov	r3, sl
 8006aa2:	681a      	ldr	r2, [r3, #0]
    if(ServerConnected==1){
 8006aa4:	4b3f      	ldr	r3, [pc, #252]	; (8006ba4 <TestRun+0x49c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d100      	bne.n	8006aae <TestRun+0x3a6>
 8006aac:	e08d      	b.n	8006bca <TestRun+0x4c2>
    	if (debug==1){
 8006aae:	2a01      	cmp	r2, #1
 8006ab0:	d100      	bne.n	8006ab4 <TestRun+0x3ac>
 8006ab2:	e12b      	b.n	8006d0c <TestRun+0x604>
    	WriteQdata((uint8_t*)DataString, strlen(DataString)+1);
 8006ab4:	0030      	movs	r0, r6
 8006ab6:	f7f9 fb27 	bl	8000108 <strlen>
 8006aba:	3001      	adds	r0, #1
 8006abc:	b282      	uxth	r2, r0
	if (len<255){
 8006abe:	2afe      	cmp	r2, #254	; 0xfe
 8006ac0:	d800      	bhi.n	8006ac4 <TestRun+0x3bc>
 8006ac2:	e094      	b.n	8006bee <TestRun+0x4e6>
    	RunCnt++;
 8006ac4:	4a38      	ldr	r2, [pc, #224]	; (8006ba8 <TestRun+0x4a0>)
 8006ac6:	6813      	ldr	r3, [r2, #0]
 8006ac8:	3301      	adds	r3, #1
    	if(RunCnt>10){
 8006aca:	2b0a      	cmp	r3, #10
 8006acc:	dd00      	ble.n	8006ad0 <TestRun+0x3c8>
    		RunCnt=0;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	6013      	str	r3, [r2, #0]
 8006ad2:	f000 fde7 	bl	80076a4 <HAL_GetTick>
	TimeCount=tic();
 8006ad6:	4b35      	ldr	r3, [pc, #212]	; (8006bac <TestRun+0x4a4>)
 	seqNo=seqNo+1;
 8006ad8:	9a08      	ldr	r2, [sp, #32]
	TimeCount=tic();
 8006ada:	6018      	str	r0, [r3, #0]
 	seqNo=seqNo+1;
 8006adc:	6813      	ldr	r3, [r2, #0]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	6013      	str	r3, [r2, #0]
}
 8006ae2:	e065      	b.n	8006bb0 <TestRun+0x4a8>
 8006ae4:	2000415c 	.word	0x2000415c
 8006ae8:	20004ab4 	.word	0x20004ab4
 8006aec:	20004a80 	.word	0x20004a80
 8006af0:	08012420 	.word	0x08012420
 8006af4:	200049e8 	.word	0x200049e8
 8006af8:	00001388 	.word	0x00001388
 8006afc:	00000a0d 	.word	0x00000a0d
 8006b00:	50000400 	.word	0x50000400
 8006b04:	20001ee0 	.word	0x20001ee0
 8006b08:	20000304 	.word	0x20000304
 8006b0c:	20000090 	.word	0x20000090
 8006b10:	20003f6c 	.word	0x20003f6c
 8006b14:	20000308 	.word	0x20000308
 8006b18:	200000b4 	.word	0x200000b4
 8006b1c:	200004bc 	.word	0x200004bc
 8006b20:	20001ea4 	.word	0x20001ea4
 8006b24:	20003fd8 	.word	0x20003fd8
 8006b28:	41300000 	.word	0x41300000
 8006b2c:	40e00000 	.word	0x40e00000
 8006b30:	50000c00 	.word	0x50000c00
 8006b34:	20001e84 	.word	0x20001e84
 8006b38:	20001f00 	.word	0x20001f00
 8006b3c:	200004c8 	.word	0x200004c8
 8006b40:	20003f20 	.word	0x20003f20
 8006b44:	20003fa4 	.word	0x20003fa4
 8006b48:	20004ab8 	.word	0x20004ab8
 8006b4c:	08012180 	.word	0x08012180
 8006b50:	20003fe4 	.word	0x20003fe4
 8006b54:	080124d0 	.word	0x080124d0
 8006b58:	080128ac 	.word	0x080128ac
 8006b5c:	080124e8 	.word	0x080124e8
 8006b60:	080124dc 	.word	0x080124dc
 8006b64:	080124e0 	.word	0x080124e0
 8006b68:	200000c4 	.word	0x200000c4
 8006b6c:	2000035c 	.word	0x2000035c
 8006b70:	20001e04 	.word	0x20001e04
 8006b74:	20003f54 	.word	0x20003f54
 8006b78:	2000454c 	.word	0x2000454c
 8006b7c:	20001e70 	.word	0x20001e70
 8006b80:	20003f8c 	.word	0x20003f8c
 8006b84:	20004598 	.word	0x20004598
 8006b88:	20000494 	.word	0x20000494
 8006b8c:	08012200 	.word	0x08012200
 8006b90:	200040e4 	.word	0x200040e4
 8006b94:	200000b8 	.word	0x200000b8
 8006b98:	08013388 	.word	0x08013388
 8006b9c:	08013394 	.word	0x08013394
 8006ba0:	20003fe0 	.word	0x20003fe0
 8006ba4:	20003f84 	.word	0x20003f84
 8006ba8:	20003f68 	.word	0x20003f68
 8006bac:	20003fa0 	.word	0x20003fa0
 8006bb0:	b011      	add	sp, #68	; 0x44
 8006bb2:	bcf0      	pop	{r4, r5, r6, r7}
 8006bb4:	46bb      	mov	fp, r7
 8006bb6:	46b2      	mov	sl, r6
 8006bb8:	46a9      	mov	r9, r5
 8006bba:	46a0      	mov	r8, r4
 8006bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_GPIO_WritePin(DO_LED_PWR_GPIO_Port, DO_LED_PWR_Pin, GPIO_PIN_SET);
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	4862      	ldr	r0, [pc, #392]	; (8006d4c <TestRun+0x644>)
 8006bc4:	f001 fc3c 	bl	8008440 <HAL_GPIO_WritePin>
}
 8006bc8:	e634      	b.n	8006834 <TestRun+0x12c>
    		ProcessTCPAll( ReadMDataS);
 8006bca:	4c61      	ldr	r4, [pc, #388]	; (8006d50 <TestRun+0x648>)
 8006bcc:	e002      	b.n	8006bd4 <TestRun+0x4cc>
 8006bce:	0020      	movs	r0, r4
 8006bd0:	f7fd fb50 	bl	8004274 <ProcessTCPAll>
    	while(ReadQdata()>0){
 8006bd4:	f7fe f9fc 	bl	8004fd0 <ReadQdata>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	dcf8      	bgt.n	8006bce <TestRun+0x4c6>
 8006bdc:	f000 fd62 	bl	80076a4 <HAL_GetTick>
     	ProcessTCPAll(DataString);
 8006be0:	0030      	movs	r0, r6
 8006be2:	f7fd fb47 	bl	8004274 <ProcessTCPAll>
     	RunCnt=0;
 8006be6:	2200      	movs	r2, #0
 8006be8:	4b5a      	ldr	r3, [pc, #360]	; (8006d54 <TestRun+0x64c>)
 8006bea:	601a      	str	r2, [r3, #0]
 8006bec:	e771      	b.n	8006ad2 <TestRun+0x3ca>
		SPI_flash_Page_Program(WrtAdd, data,len);
 8006bee:	4c5a      	ldr	r4, [pc, #360]	; (8006d58 <TestRun+0x650>)
 8006bf0:	0031      	movs	r1, r6
 8006bf2:	0020      	movs	r0, r4
 8006bf4:	f7fe f94a 	bl	8004e8c <SPI_flash_Page_Program>
	int addi=(WrtAdd[0]*256*256)+(WrtAdd[1]*256)+(WrtAdd[2])+inc;
 8006bf8:	7823      	ldrb	r3, [r4, #0]
 8006bfa:	7862      	ldrb	r2, [r4, #1]
 8006bfc:	021b      	lsls	r3, r3, #8
 8006bfe:	189b      	adds	r3, r3, r2
 8006c00:	78a2      	ldrb	r2, [r4, #2]
 8006c02:	021b      	lsls	r3, r3, #8
 8006c04:	189b      	adds	r3, r3, r2
 8006c06:	3301      	adds	r3, #1
 8006c08:	33ff      	adds	r3, #255	; 0xff
	WrtAdd[0]=addi/(256*256);
 8006c0a:	141a      	asrs	r2, r3, #16
 8006c0c:	7022      	strb	r2, [r4, #0]
	WrtAdd[1]=(addi%(256*256))/256;
 8006c0e:	121a      	asrs	r2, r3, #8
 8006c10:	7062      	strb	r2, [r4, #1]
	WrtAdd[2]=(addi)%256;
 8006c12:	70a3      	strb	r3, [r4, #2]
}
 8006c14:	e756      	b.n	8006ac4 <TestRun+0x3bc>
		memset(DataString,0,300);
 8006c16:	2296      	movs	r2, #150	; 0x96
 8006c18:	2100      	movs	r1, #0
 8006c1a:	0052      	lsls	r2, r2, #1
 8006c1c:	0030      	movs	r0, r6
 8006c1e:	f007 fd11 	bl	800e644 <memset>
		strcat(DataString,"Head:");
 8006c22:	0030      	movs	r0, r6
 8006c24:	f7f9 fa70 	bl	8000108 <strlen>
 8006c28:	0007      	movs	r7, r0
 8006c2a:	2205      	movs	r2, #5
 8006c2c:	494b      	ldr	r1, [pc, #300]	; (8006d5c <TestRun+0x654>)
 8006c2e:	1830      	adds	r0, r6, r0
 8006c30:	f007 feda 	bl	800e9e8 <memcpy>
		strcat(DataString,Head);strcat(DataString,"\nRegno:");
 8006c34:	494a      	ldr	r1, [pc, #296]	; (8006d60 <TestRun+0x658>)
		strcat(DataString,"Head:");
 8006c36:	1d78      	adds	r0, r7, #5
		strcat(DataString,Head);strcat(DataString,"\nRegno:");
 8006c38:	1830      	adds	r0, r6, r0
 8006c3a:	910d      	str	r1, [sp, #52]	; 0x34
 8006c3c:	f007 fdc8 	bl	800e7d0 <stpcpy>
 8006c40:	0007      	movs	r7, r0
 8006c42:	2208      	movs	r2, #8
 8006c44:	4947      	ldr	r1, [pc, #284]	; (8006d64 <TestRun+0x65c>)
 8006c46:	f007 fecf 	bl	800e9e8 <memcpy>
		strcat(DataString,Regno);strcat(DataString,"\nGPSDS:");
 8006c4a:	4b47      	ldr	r3, [pc, #284]	; (8006d68 <TestRun+0x660>)
 8006c4c:	1df8      	adds	r0, r7, #7
 8006c4e:	0019      	movs	r1, r3
 8006c50:	469b      	mov	fp, r3
 8006c52:	f007 fdbd 	bl	800e7d0 <stpcpy>
 8006c56:	0007      	movs	r7, r0
 8006c58:	2208      	movs	r2, #8
 8006c5a:	4944      	ldr	r1, [pc, #272]	; (8006d6c <TestRun+0x664>)
 8006c5c:	f007 fec4 	bl	800e9e8 <memcpy>
		strcat(DataString,gpsDataRet);strcat(DataString,"\nIMEI:");
 8006c60:	4943      	ldr	r1, [pc, #268]	; (8006d70 <TestRun+0x668>)
 8006c62:	1df8      	adds	r0, r7, #7
 8006c64:	9109      	str	r1, [sp, #36]	; 0x24
 8006c66:	f007 fdb3 	bl	800e7d0 <stpcpy>
 8006c6a:	0007      	movs	r7, r0
 8006c6c:	2206      	movs	r2, #6
 8006c6e:	4941      	ldr	r1, [pc, #260]	; (8006d74 <TestRun+0x66c>)
 8006c70:	f007 feba 	bl	800e9e8 <memcpy>
		strcat(DataString,IMEI);strcat(DataString,"\nSIMOP:");
 8006c74:	4940      	ldr	r1, [pc, #256]	; (8006d78 <TestRun+0x670>)
 8006c76:	1db8      	adds	r0, r7, #6
 8006c78:	9106      	str	r1, [sp, #24]
 8006c7a:	f007 fda9 	bl	800e7d0 <stpcpy>
 8006c7e:	0007      	movs	r7, r0
 8006c80:	2208      	movs	r2, #8
 8006c82:	493e      	ldr	r1, [pc, #248]	; (8006d7c <TestRun+0x674>)
 8006c84:	f007 feb0 	bl	800e9e8 <memcpy>
		strcat(DataString,simop);strcat(DataString,"\nStratusString:");
 8006c88:	9905      	ldr	r1, [sp, #20]
 8006c8a:	1df8      	adds	r0, r7, #7
 8006c8c:	f007 fda0 	bl	800e7d0 <stpcpy>
 8006c90:	0007      	movs	r7, r0
 8006c92:	2210      	movs	r2, #16
 8006c94:	493a      	ldr	r1, [pc, #232]	; (8006d80 <TestRun+0x678>)
 8006c96:	f007 fea7 	bl	800e9e8 <memcpy>
		strcat(DataString,StatusStrng);strcat(DataString,"\nGsminfo:");
 8006c9a:	0038      	movs	r0, r7
 8006c9c:	4939      	ldr	r1, [pc, #228]	; (8006d84 <TestRun+0x67c>)
 8006c9e:	300f      	adds	r0, #15
 8006ca0:	910a      	str	r1, [sp, #40]	; 0x28
 8006ca2:	f007 fd95 	bl	800e7d0 <stpcpy>
 8006ca6:	0007      	movs	r7, r0
 8006ca8:	2209      	movs	r2, #9
 8006caa:	4937      	ldr	r1, [pc, #220]	; (8006d88 <TestRun+0x680>)
 8006cac:	f007 fe9c 	bl	800e9e8 <memcpy>
		strcat(DataString,gsminfo);strcat(DataString,"\nDig_io:");
 8006cb0:	0038      	movs	r0, r7
 8006cb2:	4936      	ldr	r1, [pc, #216]	; (8006d8c <TestRun+0x684>)
 8006cb4:	3009      	adds	r0, #9
 8006cb6:	910b      	str	r1, [sp, #44]	; 0x2c
 8006cb8:	f007 fd8a 	bl	800e7d0 <stpcpy>
 8006cbc:	0007      	movs	r7, r0
 8006cbe:	2208      	movs	r2, #8
 8006cc0:	4933      	ldr	r1, [pc, #204]	; (8006d90 <TestRun+0x688>)
 8006cc2:	f007 fe91 	bl	800e9e8 <memcpy>
		strcat(DataString,Dig_io);strcat(DataString,",\n\0");
 8006cc6:	0038      	movs	r0, r7
 8006cc8:	4932      	ldr	r1, [pc, #200]	; (8006d94 <TestRun+0x68c>)
 8006cca:	3008      	adds	r0, #8
 8006ccc:	910c      	str	r1, [sp, #48]	; 0x30
 8006cce:	f007 fd7f 	bl	800e7d0 <stpcpy>
 8006cd2:	4b31      	ldr	r3, [pc, #196]	; (8006d98 <TestRun+0x690>)
 8006cd4:	2203      	movs	r2, #3
 8006cd6:	0019      	movs	r1, r3
 8006cd8:	3134      	adds	r1, #52	; 0x34
 8006cda:	9307      	str	r3, [sp, #28]
 8006cdc:	f007 fe84 	bl	800e9e8 <memcpy>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ce0:	464b      	mov	r3, r9
 8006ce2:	220c      	movs	r2, #12
 8006ce4:	681b      	ldr	r3, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8006ce6:	0030      	movs	r0, r6
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ce8:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8006cea:	f7f9 fa0d 	bl	8000108 <strlen>
 8006cee:	002b      	movs	r3, r5
 8006cf0:	0031      	movs	r1, r6
 8006cf2:	b282      	uxth	r2, r0
 8006cf4:	4648      	mov	r0, r9
 8006cf6:	f003 fdcf 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8006cfa:	4b28      	ldr	r3, [pc, #160]	; (8006d9c <TestRun+0x694>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8006cfc:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8006cfe:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8006d00:	0021      	movs	r1, r4
 8006d02:	230a      	movs	r3, #10
 8006d04:	4648      	mov	r0, r9
 8006d06:	f003 fdc7 	bl	800a898 <HAL_UART_Transmit>
}
 8006d0a:	e62f      	b.n	800696c <TestRun+0x264>
	__HAL_UART_CLEAR_IT(&huart3, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006d0c:	464b      	mov	r3, r9
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	320b      	adds	r2, #11
 8006d12:	621a      	str	r2, [r3, #32]
	HAL_UART_Transmit(&huart3, (uint8_t *) _out, strlen(_out), 5000);
 8006d14:	4648      	mov	r0, r9
 8006d16:	4922      	ldr	r1, [pc, #136]	; (8006da0 <TestRun+0x698>)
 8006d18:	4b22      	ldr	r3, [pc, #136]	; (8006da4 <TestRun+0x69c>)
 8006d1a:	321b      	adds	r2, #27
 8006d1c:	f003 fdbc 	bl	800a898 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 8006d20:	4b1e      	ldr	r3, [pc, #120]	; (8006d9c <TestRun+0x694>)
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8006d22:	2202      	movs	r2, #2
	char newline[2] = "\r\n";
 8006d24:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *) newline, 2, 10);
 8006d26:	0021      	movs	r1, r4
 8006d28:	230a      	movs	r3, #10
 8006d2a:	4648      	mov	r0, r9
 8006d2c:	f003 fdb4 	bl	800a898 <HAL_UART_Transmit>
}
 8006d30:	e6c0      	b.n	8006ab4 <TestRun+0x3ac>
		Debug_Tx("GSMUART error rebooting device");
 8006d32:	481d      	ldr	r0, [pc, #116]	; (8006da8 <TestRun+0x6a0>)
 8006d34:	f7fc faa8 	bl	8003288 <Debug_Tx>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006d38:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d3c:	4b1b      	ldr	r3, [pc, #108]	; (8006dac <TestRun+0x6a4>)
 8006d3e:	4a1c      	ldr	r2, [pc, #112]	; (8006db0 <TestRun+0x6a8>)
 8006d40:	60da      	str	r2, [r3, #12]
 8006d42:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006d46:	46c0      	nop			; (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8006d48:	e7fd      	b.n	8006d46 <TestRun+0x63e>
 8006d4a:	46c0      	nop			; (mov r8, r8)
 8006d4c:	50000c00 	.word	0x50000c00
 8006d50:	20002f20 	.word	0x20002f20
 8006d54:	20003f68 	.word	0x20003f68
 8006d58:	200000c0 	.word	0x200000c0
 8006d5c:	08013338 	.word	0x08013338
 8006d60:	20001e04 	.word	0x20001e04
 8006d64:	08013340 	.word	0x08013340
 8006d68:	20003f54 	.word	0x20003f54
 8006d6c:	08013348 	.word	0x08013348
 8006d70:	2000454c 	.word	0x2000454c
 8006d74:	08013350 	.word	0x08013350
 8006d78:	20001e70 	.word	0x20001e70
 8006d7c:	08013358 	.word	0x08013358
 8006d80:	08013360 	.word	0x08013360
 8006d84:	20003f8c 	.word	0x20003f8c
 8006d88:	08013370 	.word	0x08013370
 8006d8c:	20004598 	.word	0x20004598
 8006d90:	0801337c 	.word	0x0801337c
 8006d94:	20000494 	.word	0x20000494
 8006d98:	08012200 	.word	0x08012200
 8006d9c:	00000a0d 	.word	0x00000a0d
 8006da0:	0801339c 	.word	0x0801339c
 8006da4:	00001388 	.word	0x00001388
 8006da8:	08013318 	.word	0x08013318
 8006dac:	e000ed00 	.word	0xe000ed00
 8006db0:	05fa0004 	.word	0x05fa0004

08006db4 <StartDefaultTask>:
{
 8006db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006db6:	46c6      	mov	lr, r8
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8006db8:	27fa      	movs	r7, #250	; 0xfa
 8006dba:	2516      	movs	r5, #22
 8006dbc:	2601      	movs	r6, #1
 8006dbe:	b500      	push	{lr}
 8006dc0:	4c79      	ldr	r4, [pc, #484]	; (8006fa8 <StartDefaultTask+0x1f4>)
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	446d      	add	r5, sp
 8006dc6:	00bf      	lsls	r7, r7, #2
 8006dc8:	2301      	movs	r3, #1
 8006dca:	9500      	str	r5, [sp, #0]
 8006dcc:	2275      	movs	r2, #117	; 0x75
 8006dce:	21d0      	movs	r1, #208	; 0xd0
 8006dd0:	0020      	movs	r0, r4
 8006dd2:	9702      	str	r7, [sp, #8]
 8006dd4:	9601      	str	r6, [sp, #4]
 8006dd6:	f001 fdb3 	bl	8008940 <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8006dda:	782b      	ldrb	r3, [r5, #0]
		Data = 0;
 8006ddc:	2517      	movs	r5, #23
 8006dde:	446d      	add	r5, sp
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8006de0:	2b68      	cmp	r3, #104	; 0x68
 8006de2:	d100      	bne.n	8006de6 <StartDefaultTask+0x32>
 8006de4:	e0af      	b.n	8006f46 <StartDefaultTask+0x192>
		Data = 0;
 8006de6:	2300      	movs	r3, #0
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8006de8:	226b      	movs	r2, #107	; 0x6b
		Data = 0;
 8006dea:	702b      	strb	r3, [r5, #0]
 8006dec:	4698      	mov	r8, r3
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8006dee:	21d0      	movs	r1, #208	; 0xd0
 8006df0:	3301      	adds	r3, #1
 8006df2:	0020      	movs	r0, r4
 8006df4:	9702      	str	r7, [sp, #8]
 8006df6:	9601      	str	r6, [sp, #4]
 8006df8:	9500      	str	r5, [sp, #0]
 8006dfa:	f001 fc67 	bl	80086cc <HAL_I2C_Mem_Write>
				Data = 0x07;
 8006dfe:	2307      	movs	r3, #7
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8006e00:	2219      	movs	r2, #25
				Data = 0x07;
 8006e02:	702b      	strb	r3, [r5, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8006e04:	21d0      	movs	r1, #208	; 0xd0
 8006e06:	3b06      	subs	r3, #6
 8006e08:	0020      	movs	r0, r4
 8006e0a:	9702      	str	r7, [sp, #8]
 8006e0c:	9601      	str	r6, [sp, #4]
 8006e0e:	9500      	str	r5, [sp, #0]
 8006e10:	f001 fc5c 	bl	80086cc <HAL_I2C_Mem_Write>
				Data = 0x00;
 8006e14:	4643      	mov	r3, r8
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8006e16:	221c      	movs	r2, #28
				Data = 0x00;
 8006e18:	702b      	strb	r3, [r5, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8006e1a:	21d0      	movs	r1, #208	; 0xd0
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	0020      	movs	r0, r4
 8006e20:	9702      	str	r7, [sp, #8]
 8006e22:	9601      	str	r6, [sp, #4]
 8006e24:	9500      	str	r5, [sp, #0]
 8006e26:	f001 fc51 	bl	80086cc <HAL_I2C_Mem_Write>
				Data = 0x00;
 8006e2a:	4643      	mov	r3, r8
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8006e2c:	221b      	movs	r2, #27
				Data = 0x00;
 8006e2e:	702b      	strb	r3, [r5, #0]
				HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8006e30:	21d0      	movs	r1, #208	; 0xd0
 8006e32:	0020      	movs	r0, r4
 8006e34:	9702      	str	r7, [sp, #8]
 8006e36:	9601      	str	r6, [sp, #4]
 8006e38:	9500      	str	r5, [sp, #0]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	f001 fc46 	bl	80086cc <HAL_I2C_Mem_Write>
		Debug_Tx("ACC Interface ");
 8006e40:	485a      	ldr	r0, [pc, #360]	; (8006fac <StartDefaultTask+0x1f8>)
 8006e42:	f7fc fa21 	bl	8003288 <Debug_Tx>
	ACC_GYRO_data[0]=0;
 8006e46:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(DO_GPS_VCC_EN_GPIO_Port, DO_GPS_VCC_EN_Pin, GPIO_PIN_SET);
 8006e48:	2180      	movs	r1, #128	; 0x80
 8006e4a:	20a0      	movs	r0, #160	; 0xa0
 8006e4c:	4b58      	ldr	r3, [pc, #352]	; (8006fb0 <StartDefaultTask+0x1fc>)
 8006e4e:	0209      	lsls	r1, r1, #8
 8006e50:	601a      	str	r2, [r3, #0]
	ACC_GYRO_data[1]=0;
 8006e52:	605a      	str	r2, [r3, #4]
	ACC_GYRO_data[2]=0;
 8006e54:	609a      	str	r2, [r3, #8]
	ACC_GYRO_data[3]=0;
 8006e56:	60da      	str	r2, [r3, #12]
	ACC_GYRO_data[4]=0;
 8006e58:	611a      	str	r2, [r3, #16]
	ACC_GYRO_data[5]=0;
 8006e5a:	615a      	str	r2, [r3, #20]
 8006e5c:	05c0      	lsls	r0, r0, #23
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f001 faee 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_SET);
 8006e64:	2201      	movs	r2, #1
 8006e66:	2140      	movs	r1, #64	; 0x40
 8006e68:	4852      	ldr	r0, [pc, #328]	; (8006fb4 <StartDefaultTask+0x200>)
 8006e6a:	f001 fae9 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_SET);
 8006e6e:	2201      	movs	r2, #1
 8006e70:	2180      	movs	r1, #128	; 0x80
 8006e72:	4850      	ldr	r0, [pc, #320]	; (8006fb4 <StartDefaultTask+0x200>)
 8006e74:	f001 fae4 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_ADC_Start_DMA(&hadc1, ADCvalue, 4);
 8006e78:	2204      	movs	r2, #4
 8006e7a:	494f      	ldr	r1, [pc, #316]	; (8006fb8 <StartDefaultTask+0x204>)
 8006e7c:	484f      	ldr	r0, [pc, #316]	; (8006fbc <StartDefaultTask+0x208>)
 8006e7e:	f000 ff51 	bl	8007d24 <HAL_ADC_Start_DMA>
		HAL_GPIO_WritePin(DO_5V_OUT_EN_GPIO_Port, DO_5V_OUT_EN_Pin, GPIO_PIN_SET);
 8006e82:	2201      	movs	r2, #1
 8006e84:	2120      	movs	r1, #32
 8006e86:	484e      	ldr	r0, [pc, #312]	; (8006fc0 <StartDefaultTask+0x20c>)
 8006e88:	f001 fada 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_GPS_VCC_EN_GPIO_Port, DO_GPS_VCC_EN_Pin, GPIO_PIN_SET);
 8006e8c:	2180      	movs	r1, #128	; 0x80
 8006e8e:	20a0      	movs	r0, #160	; 0xa0
 8006e90:	2201      	movs	r2, #1
 8006e92:	0209      	lsls	r1, r1, #8
 8006e94:	05c0      	lsls	r0, r0, #23
 8006e96:	f001 fad3 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_GSM_VCC_EN_GPIO_Port, DO_GSM_VCC_EN_Pin, GPIO_PIN_SET);
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	2140      	movs	r1, #64	; 0x40
 8006e9e:	4845      	ldr	r0, [pc, #276]	; (8006fb4 <StartDefaultTask+0x200>)
 8006ea0:	f001 face 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_PWRKEY_GPIO_Port, DO_PWRKEY_Pin, GPIO_PIN_SET);
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	2180      	movs	r1, #128	; 0x80
 8006ea8:	4842      	ldr	r0, [pc, #264]	; (8006fb4 <StartDefaultTask+0x200>)
 8006eaa:	f001 fac9 	bl	8008440 <HAL_GPIO_WritePin>
GSMBuff[0]=0;
 8006eae:	2300      	movs	r3, #0
 memset((char*)gpsData,0,1000);
 8006eb0:	22fa      	movs	r2, #250	; 0xfa
GSMBuff[0]=0;
 8006eb2:	4c44      	ldr	r4, [pc, #272]	; (8006fc4 <StartDefaultTask+0x210>)
 memset((char*)gpsData,0,1000);
 8006eb4:	4d44      	ldr	r5, [pc, #272]	; (8006fc8 <StartDefaultTask+0x214>)
GSMBuff[0]=0;
 8006eb6:	7023      	strb	r3, [r4, #0]
 memset((char*)gpsData,0,1000);
 8006eb8:	2100      	movs	r1, #0
 8006eba:	0028      	movs	r0, r5
 8006ebc:	0092      	lsls	r2, r2, #2
 8006ebe:	f007 fbc1 	bl	800e644 <memset>
__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ec2:	260c      	movs	r6, #12
HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8006ec4:	22e1      	movs	r2, #225	; 0xe1
__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ec6:	4841      	ldr	r0, [pc, #260]	; (8006fcc <StartDefaultTask+0x218>)
HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8006ec8:	0029      	movs	r1, r5
__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006eca:	6803      	ldr	r3, [r0, #0]
HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8006ecc:	0092      	lsls	r2, r2, #2
__HAL_UART_CLEAR_IT(&huart2, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ece:	621e      	str	r6, [r3, #32]
HAL_UART_Receive_DMA(&huart2, gpsData, 900);
 8006ed0:	f003 feb0 	bl	800ac34 <HAL_UART_Receive_DMA>
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ed4:	483e      	ldr	r0, [pc, #248]	; (8006fd0 <StartDefaultTask+0x21c>)
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8006ed6:	0021      	movs	r1, r4
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006ed8:	6803      	ldr	r3, [r0, #0]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8006eda:	2201      	movs	r2, #1
__HAL_UART_CLEAR_IT(&huart1, UART_CLEAR_NEF|UART_CLEAR_OREF);
 8006edc:	621e      	str	r6, [r3, #32]
HAL_UART_Receive_DMA(&huart1, GSMBuff, 1);
 8006ede:	f003 fea9 	bl	800ac34 <HAL_UART_Receive_DMA>
initGPS();
 8006ee2:	f7fe fa89 	bl	80053f8 <initGPS>
initFirstRun();
 8006ee6:	f7ff f891 	bl	800600c <initFirstRun>
InitMEMQ();
 8006eea:	f7fe f909 	bl	8005100 <InitMEMQ>
HAL_Delay(10000);
 8006eee:	4839      	ldr	r0, [pc, #228]	; (8006fd4 <StartDefaultTask+0x220>)
 8006ef0:	f000 fbde 	bl	80076b0 <HAL_Delay>
InitGSM();
 8006ef4:	f7fd fc6c 	bl	80047d0 <InitGSM>
TestMEM();
 8006ef8:	f7fe fb1c 	bl	8005534 <TestMEM>
 memset(IMEI,0,20);
 8006efc:	4c36      	ldr	r4, [pc, #216]	; (8006fd8 <StartDefaultTask+0x224>)
 8006efe:	2214      	movs	r2, #20
 8006f00:	2100      	movs	r1, #0
 8006f02:	0020      	movs	r0, r4
 8006f04:	f007 fb9e 	bl	800e644 <memset>
 memset(Regno,0,20);
 8006f08:	4d34      	ldr	r5, [pc, #208]	; (8006fdc <StartDefaultTask+0x228>)
 8006f0a:	2214      	movs	r2, #20
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	0028      	movs	r0, r5
 8006f10:	f007 fb98 	bl	800e644 <memset>
strcpy(IMEI,GSMIMEI());
 8006f14:	f7fc fe52 	bl	8003bbc <GSMIMEI>
 8006f18:	0001      	movs	r1, r0
 8006f1a:	0020      	movs	r0, r4
 8006f1c:	f007 fd51 	bl	800e9c2 <strcpy>
 strcpy(Regno,readRegNo());
 8006f20:	f7fe fa14 	bl	800534c <readRegNo>
 8006f24:	0001      	movs	r1, r0
 8006f26:	0028      	movs	r0, r5
 8006f28:	f007 fd4b 	bl	800e9c2 <strcpy>
 Debug_Tx("IMEI:");
 8006f2c:	482c      	ldr	r0, [pc, #176]	; (8006fe0 <StartDefaultTask+0x22c>)
 8006f2e:	f7fc f9ab 	bl	8003288 <Debug_Tx>
	  Debug_Tx(IMEI);
 8006f32:	0020      	movs	r0, r4
 8006f34:	f7fc f9a8 	bl	8003288 <Debug_Tx>
StartTCPConnection();
 8006f38:	f7fc ff52 	bl	8003de0 <StartTCPConnection>
  GSMSigQuality();
 8006f3c:	f7fc fd82 	bl	8003a44 <GSMSigQuality>
 TestRun();
 8006f40:	f7ff fbe2 	bl	8006708 <TestRun>
while (1){//DownloadFile();
 8006f44:	e7fa      	b.n	8006f3c <StartDefaultTask+0x188>
		Data = 0;
 8006f46:	2300      	movs	r3, #0
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8006f48:	226b      	movs	r2, #107	; 0x6b
		Data = 0;
 8006f4a:	702b      	strb	r3, [r5, #0]
 8006f4c:	4698      	mov	r8, r3
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8006f4e:	21d0      	movs	r1, #208	; 0xd0
 8006f50:	0033      	movs	r3, r6
 8006f52:	0020      	movs	r0, r4
 8006f54:	9702      	str	r7, [sp, #8]
 8006f56:	9601      	str	r6, [sp, #4]
 8006f58:	9500      	str	r5, [sp, #0]
 8006f5a:	f001 fbb7 	bl	80086cc <HAL_I2C_Mem_Write>
		Data = 0x07;
 8006f5e:	2307      	movs	r3, #7
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8006f60:	2219      	movs	r2, #25
		Data = 0x07;
 8006f62:	702b      	strb	r3, [r5, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8006f64:	21d0      	movs	r1, #208	; 0xd0
 8006f66:	0033      	movs	r3, r6
 8006f68:	0020      	movs	r0, r4
 8006f6a:	9702      	str	r7, [sp, #8]
 8006f6c:	9601      	str	r6, [sp, #4]
 8006f6e:	9500      	str	r5, [sp, #0]
 8006f70:	f001 fbac 	bl	80086cc <HAL_I2C_Mem_Write>
		Data = 0x00;
 8006f74:	4643      	mov	r3, r8
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8006f76:	221c      	movs	r2, #28
		Data = 0x00;
 8006f78:	702b      	strb	r3, [r5, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8006f7a:	21d0      	movs	r1, #208	; 0xd0
 8006f7c:	0033      	movs	r3, r6
 8006f7e:	0020      	movs	r0, r4
 8006f80:	9702      	str	r7, [sp, #8]
 8006f82:	9601      	str	r6, [sp, #4]
 8006f84:	9500      	str	r5, [sp, #0]
 8006f86:	f001 fba1 	bl	80086cc <HAL_I2C_Mem_Write>
		Data = 0x00;
 8006f8a:	4643      	mov	r3, r8
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8006f8c:	221b      	movs	r2, #27
		Data = 0x00;
 8006f8e:	702b      	strb	r3, [r5, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8006f90:	21d0      	movs	r1, #208	; 0xd0
 8006f92:	0033      	movs	r3, r6
 8006f94:	0020      	movs	r0, r4
 8006f96:	9702      	str	r7, [sp, #8]
 8006f98:	9601      	str	r6, [sp, #4]
 8006f9a:	9500      	str	r5, [sp, #0]
 8006f9c:	f001 fb96 	bl	80086cc <HAL_I2C_Mem_Write>
		Debug_Tx("ACC Interface OK");
 8006fa0:	4810      	ldr	r0, [pc, #64]	; (8006fe4 <StartDefaultTask+0x230>)
 8006fa2:	f7fc f971 	bl	8003288 <Debug_Tx>
 8006fa6:	e74e      	b.n	8006e46 <StartDefaultTask+0x92>
 8006fa8:	200047bc 	.word	0x200047bc
 8006fac:	080133d8 	.word	0x080133d8
 8006fb0:	200002ec 	.word	0x200002ec
 8006fb4:	50000800 	.word	0x50000800
 8006fb8:	20000308 	.word	0x20000308
 8006fbc:	200045e8 	.word	0x200045e8
 8006fc0:	50000400 	.word	0x50000400
 8006fc4:	2000054c 	.word	0x2000054c
 8006fc8:	20004164 	.word	0x20004164
 8006fcc:	20004954 	.word	0x20004954
 8006fd0:	200048c0 	.word	0x200048c0
 8006fd4:	00002710 	.word	0x00002710
 8006fd8:	20001e70 	.word	0x20001e70
 8006fdc:	20003f54 	.word	0x20003f54
 8006fe0:	080133e8 	.word	0x080133e8
 8006fe4:	080133c4 	.word	0x080133c4

08006fe8 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006fe8:	b672      	cpsid	i
  while (1)
 8006fea:	e7fe      	b.n	8006fea <Error_Handler+0x2>

08006fec <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fec:	2201      	movs	r2, #1
 8006fee:	4b0f      	ldr	r3, [pc, #60]	; (800702c <HAL_MspInit+0x40>)
{
 8006ff0:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ff2:	6c19      	ldr	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8006ff4:	2002      	movs	r0, #2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ff6:	4311      	orrs	r1, r2
 8006ff8:	6419      	str	r1, [r3, #64]	; 0x40
 8006ffa:	6c19      	ldr	r1, [r3, #64]	; 0x40
{
 8006ffc:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ffe:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8007000:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007002:	9200      	str	r2, [sp, #0]
 8007004:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007006:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007008:	0549      	lsls	r1, r1, #21
 800700a:	430a      	orrs	r2, r1
 800700c:	63da      	str	r2, [r3, #60]	; 0x3c
 800700e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8007010:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8007012:	400b      	ands	r3, r1
 8007014:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8007016:	2103      	movs	r1, #3
 8007018:	4240      	negs	r0, r0
  __HAL_RCC_PWR_CLK_ENABLE();
 800701a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800701c:	f000 fedc 	bl	8007dd8 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8007020:	20c0      	movs	r0, #192	; 0xc0
 8007022:	00c0      	lsls	r0, r0, #3
 8007024:	f000 fb56 	bl	80076d4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007028:	b003      	add	sp, #12
 800702a:	bd00      	pop	{pc}
 800702c:	40021000 	.word	0x40021000

08007030 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007030:	b570      	push	{r4, r5, r6, lr}
 8007032:	0004      	movs	r4, r0
 8007034:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007036:	2214      	movs	r2, #20
 8007038:	2100      	movs	r1, #0
 800703a:	a803      	add	r0, sp, #12
 800703c:	f007 fb02 	bl	800e644 <memset>
  if(hadc->Instance==ADC1)
 8007040:	4b26      	ldr	r3, [pc, #152]	; (80070dc <HAL_ADC_MspInit+0xac>)
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	429a      	cmp	r2, r3
 8007046:	d001      	beq.n	800704c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8007048:	b008      	add	sp, #32
 800704a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 800704c:	2180      	movs	r1, #128	; 0x80
 800704e:	4b24      	ldr	r3, [pc, #144]	; (80070e0 <HAL_ADC_MspInit+0xb0>)
 8007050:	0349      	lsls	r1, r1, #13
 8007052:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007054:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8007056:	430a      	orrs	r2, r1
 8007058:	641a      	str	r2, [r3, #64]	; 0x40
 800705a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = AI_ADC1_Pin|AI_ADC2_Pin;
 800705c:	2503      	movs	r5, #3
    __HAL_RCC_ADC_CLK_ENABLE();
 800705e:	400a      	ands	r2, r1
 8007060:	9200      	str	r2, [sp, #0]
 8007062:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007064:	2201      	movs	r2, #1
 8007066:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007068:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800706a:	4311      	orrs	r1, r2
 800706c:	6359      	str	r1, [r3, #52]	; 0x34
 800706e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007070:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007072:	400a      	ands	r2, r1
 8007074:	9201      	str	r2, [sp, #4]
 8007076:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007078:	2202      	movs	r2, #2
 800707a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800707c:	4311      	orrs	r1, r2
 800707e:	6359      	str	r1, [r3, #52]	; 0x34
 8007080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007082:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007084:	401a      	ands	r2, r3
 8007086:	9202      	str	r2, [sp, #8]
 8007088:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AI_ADC1_Pin|AI_ADC2_Pin;
 800708a:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800708c:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800708e:	f001 f8cb 	bl	8008228 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = EXT_B_SENSE_Pin|INT_B_SENSE_Pin;
 8007092:	4b14      	ldr	r3, [pc, #80]	; (80070e4 <HAL_ADC_MspInit+0xb4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007094:	4814      	ldr	r0, [pc, #80]	; (80070e8 <HAL_ADC_MspInit+0xb8>)
 8007096:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = EXT_B_SENSE_Pin|INT_B_SENSE_Pin;
 8007098:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800709a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800709c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800709e:	f001 f8c3 	bl	8008228 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80070a2:	4d12      	ldr	r5, [pc, #72]	; (80070ec <HAL_ADC_MspInit+0xbc>)
 80070a4:	4b12      	ldr	r3, [pc, #72]	; (80070f0 <HAL_ADC_MspInit+0xc0>)
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80070a6:	0028      	movs	r0, r5
    hdma_adc1.Instance = DMA1_Channel1;
 80070a8:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80070aa:	2305      	movs	r3, #5
 80070ac:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80070ae:	337b      	adds	r3, #123	; 0x7b
 80070b0:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80070b2:	3381      	adds	r3, #129	; 0x81
 80070b4:	33ff      	adds	r3, #255	; 0xff
 80070b6:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80070b8:	2380      	movs	r3, #128	; 0x80
 80070ba:	011b      	lsls	r3, r3, #4
 80070bc:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80070be:	2320      	movs	r3, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80070c0:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80070c2:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80070c4:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80070c6:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80070c8:	f000 fee4 	bl	8007e94 <HAL_DMA_Init>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	d102      	bne.n	80070d6 <HAL_ADC_MspInit+0xa6>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80070d0:	6525      	str	r5, [r4, #80]	; 0x50
 80070d2:	62ac      	str	r4, [r5, #40]	; 0x28
}
 80070d4:	e7b8      	b.n	8007048 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 80070d6:	f7ff ff87 	bl	8006fe8 <Error_Handler>
 80070da:	e7f9      	b.n	80070d0 <HAL_ADC_MspInit+0xa0>
 80070dc:	40012400 	.word	0x40012400
 80070e0:	40021000 	.word	0x40021000
 80070e4:	00000402 	.word	0x00000402
 80070e8:	50000400 	.word	0x50000400
 80070ec:	2000464c 	.word	0x2000464c
 80070f0:	40020008 	.word	0x40020008

080070f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80070f4:	b510      	push	{r4, lr}
 80070f6:	0004      	movs	r4, r0
 80070f8:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070fa:	2214      	movs	r2, #20
 80070fc:	2100      	movs	r1, #0
 80070fe:	a802      	add	r0, sp, #8
 8007100:	f007 faa0 	bl	800e644 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007104:	221c      	movs	r2, #28
 8007106:	2100      	movs	r1, #0
 8007108:	a807      	add	r0, sp, #28
 800710a:	f007 fa9b 	bl	800e644 <memset>
  if(hi2c->Instance==I2C1)
 800710e:	4b18      	ldr	r3, [pc, #96]	; (8007170 <HAL_I2C_MspInit+0x7c>)
 8007110:	6822      	ldr	r2, [r4, #0]
 8007112:	429a      	cmp	r2, r3
 8007114:	d001      	beq.n	800711a <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007116:	b00e      	add	sp, #56	; 0x38
 8007118:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800711a:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800711c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800711e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007120:	f002 f97a 	bl	8009418 <HAL_RCCEx_PeriphCLKConfig>
 8007124:	2800      	cmp	r0, #0
 8007126:	d120      	bne.n	800716a <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007128:	2302      	movs	r3, #2
 800712a:	4c12      	ldr	r4, [pc, #72]	; (8007174 <HAL_I2C_MspInit+0x80>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800712c:	4812      	ldr	r0, [pc, #72]	; (8007178 <HAL_I2C_MspInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800712e:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007130:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007132:	431a      	orrs	r2, r3
 8007134:	6362      	str	r2, [r4, #52]	; 0x34
 8007136:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8007138:	4013      	ands	r3, r2
 800713a:	9300      	str	r3, [sp, #0]
 800713c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800713e:	23c0      	movs	r3, #192	; 0xc0
 8007140:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007142:	3bae      	subs	r3, #174	; 0xae
 8007144:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007146:	3b11      	subs	r3, #17
 8007148:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800714a:	2300      	movs	r3, #0
 800714c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800714e:	3306      	adds	r3, #6
 8007150:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007152:	f001 f869 	bl	8008228 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007156:	2280      	movs	r2, #128	; 0x80
 8007158:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800715a:	0392      	lsls	r2, r2, #14
 800715c:	4313      	orrs	r3, r2
 800715e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007160:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007162:	4013      	ands	r3, r2
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	9b01      	ldr	r3, [sp, #4]
}
 8007168:	e7d5      	b.n	8007116 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 800716a:	f7ff ff3d 	bl	8006fe8 <Error_Handler>
 800716e:	e7db      	b.n	8007128 <HAL_I2C_MspInit+0x34>
 8007170:	40005400 	.word	0x40005400
 8007174:	40021000 	.word	0x40021000
 8007178:	50000400 	.word	0x50000400

0800717c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800717c:	b510      	push	{r4, lr}
 800717e:	0004      	movs	r4, r0
 8007180:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007182:	2214      	movs	r2, #20
 8007184:	2100      	movs	r1, #0
 8007186:	a803      	add	r0, sp, #12
 8007188:	f007 fa5c 	bl	800e644 <memset>
  if(hspi->Instance==SPI1)
 800718c:	4b10      	ldr	r3, [pc, #64]	; (80071d0 <HAL_SPI_MspInit+0x54>)
 800718e:	6822      	ldr	r2, [r4, #0]
 8007190:	429a      	cmp	r2, r3
 8007192:	d001      	beq.n	8007198 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007194:	b008      	add	sp, #32
 8007196:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007198:	2180      	movs	r1, #128	; 0x80
 800719a:	4b0e      	ldr	r3, [pc, #56]	; (80071d4 <HAL_SPI_MspInit+0x58>)
 800719c:	0149      	lsls	r1, r1, #5
 800719e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071a0:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80071a2:	430a      	orrs	r2, r1
 80071a4:	641a      	str	r2, [r3, #64]	; 0x40
 80071a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071a8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_ENABLE();
 80071aa:	400a      	ands	r2, r1
 80071ac:	9201      	str	r2, [sp, #4]
 80071ae:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071b0:	2201      	movs	r2, #1
 80071b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80071b4:	4311      	orrs	r1, r2
 80071b6:	6359      	str	r1, [r3, #52]	; 0x34
 80071b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ba:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071bc:	401a      	ands	r2, r3
 80071be:	9202      	str	r2, [sp, #8]
 80071c0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI_CLK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 80071c2:	23e0      	movs	r3, #224	; 0xe0
 80071c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071c6:	3bde      	subs	r3, #222	; 0xde
 80071c8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ca:	f001 f82d 	bl	8008228 <HAL_GPIO_Init>
}
 80071ce:	e7e1      	b.n	8007194 <HAL_SPI_MspInit+0x18>
 80071d0:	40013000 	.word	0x40013000
 80071d4:	40021000 	.word	0x40021000

080071d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80071d8:	b500      	push	{lr}
  if(htim_base->Instance==TIM6)
 80071da:	4b0c      	ldr	r3, [pc, #48]	; (800720c <HAL_TIM_Base_MspInit+0x34>)
 80071dc:	6802      	ldr	r2, [r0, #0]
{
 80071de:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM6)
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d001      	beq.n	80071e8 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80071e4:	b003      	add	sp, #12
 80071e6:	bd00      	pop	{pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071e8:	2310      	movs	r3, #16
 80071ea:	4a09      	ldr	r2, [pc, #36]	; (8007210 <HAL_TIM_Base_MspInit+0x38>)
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80071ec:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071ee:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80071f0:	4319      	orrs	r1, r3
 80071f2:	63d1      	str	r1, [r2, #60]	; 0x3c
 80071f4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80071f6:	2103      	movs	r1, #3
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071f8:	4013      	ands	r3, r2
 80071fa:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 80071fc:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80071fe:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 8007200:	f000 fdea 	bl	8007dd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8007204:	2011      	movs	r0, #17
 8007206:	f000 fe19 	bl	8007e3c <HAL_NVIC_EnableIRQ>
}
 800720a:	e7eb      	b.n	80071e4 <HAL_TIM_Base_MspInit+0xc>
 800720c:	40001000 	.word	0x40001000
 8007210:	40021000 	.word	0x40021000

08007214 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007214:	b570      	push	{r4, r5, r6, lr}
 8007216:	0004      	movs	r4, r0
 8007218:	b092      	sub	sp, #72	; 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800721a:	2214      	movs	r2, #20
 800721c:	2100      	movs	r1, #0
 800721e:	a806      	add	r0, sp, #24
 8007220:	f007 fa10 	bl	800e644 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007224:	221c      	movs	r2, #28
 8007226:	2100      	movs	r1, #0
 8007228:	a80b      	add	r0, sp, #44	; 0x2c
 800722a:	f007 fa0b 	bl	800e644 <memset>
  if(huart->Instance==USART1)
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	4a6f      	ldr	r2, [pc, #444]	; (80073f0 <HAL_UART_MspInit+0x1dc>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d008      	beq.n	8007248 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8007236:	4a6f      	ldr	r2, [pc, #444]	; (80073f4 <HAL_UART_MspInit+0x1e0>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d04c      	beq.n	80072d6 <HAL_UART_MspInit+0xc2>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 800723c:	4a6e      	ldr	r2, [pc, #440]	; (80073f8 <HAL_UART_MspInit+0x1e4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d100      	bne.n	8007244 <HAL_UART_MspInit+0x30>
 8007242:	e08c      	b.n	800735e <HAL_UART_MspInit+0x14a>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8007244:	b012      	add	sp, #72	; 0x48
 8007246:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007248:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800724a:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800724c:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800724e:	f002 f8e3 	bl	8009418 <HAL_RCCEx_PeriphCLKConfig>
 8007252:	2800      	cmp	r0, #0
 8007254:	d000      	beq.n	8007258 <HAL_UART_MspInit+0x44>
 8007256:	e0bf      	b.n	80073d8 <HAL_UART_MspInit+0x1c4>
    __HAL_RCC_USART1_CLK_ENABLE();
 8007258:	2180      	movs	r1, #128	; 0x80
 800725a:	4b68      	ldr	r3, [pc, #416]	; (80073fc <HAL_UART_MspInit+0x1e8>)
 800725c:	01c9      	lsls	r1, r1, #7
 800725e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007260:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 8007262:	430a      	orrs	r2, r1
 8007264:	641a      	str	r2, [r3, #64]	; 0x40
 8007266:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007268:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 800726a:	400a      	ands	r2, r1
 800726c:	9200      	str	r2, [sp, #0]
 800726e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007270:	2201      	movs	r2, #1
 8007272:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007274:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007276:	4311      	orrs	r1, r2
 8007278:	6359      	str	r1, [r3, #52]	; 0x34
 800727a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800727c:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800727e:	4013      	ands	r3, r2
 8007280:	9301      	str	r3, [sp, #4]
 8007282:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = mcu_TXD_GSM_Pin|mcu_RXD_GSM_Pin;
 8007284:	23c0      	movs	r3, #192	; 0xc0
 8007286:	00db      	lsls	r3, r3, #3
 8007288:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800728a:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800728c:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800728e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007290:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8007292:	920a      	str	r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007294:	f000 ffc8 	bl	8008228 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8007298:	4d59      	ldr	r5, [pc, #356]	; (8007400 <HAL_UART_MspInit+0x1ec>)
 800729a:	4b5a      	ldr	r3, [pc, #360]	; (8007404 <HAL_UART_MspInit+0x1f0>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800729c:	0028      	movs	r0, r5
    hdma_usart1_rx.Instance = DMA1_Channel2;
 800729e:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80072a0:	2332      	movs	r3, #50	; 0x32
 80072a2:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80072a4:	334e      	adds	r3, #78	; 0x4e
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072a6:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80072a8:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80072aa:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80072ac:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80072ae:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80072b0:	61ee      	str	r6, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80072b2:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80072b4:	f000 fdee 	bl	8007e94 <HAL_DMA_Init>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	d000      	beq.n	80072be <HAL_UART_MspInit+0xaa>
 80072bc:	e089      	b.n	80073d2 <HAL_UART_MspInit+0x1be>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80072be:	2380      	movs	r3, #128	; 0x80
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80072c0:	2200      	movs	r2, #0
 80072c2:	2103      	movs	r1, #3
 80072c4:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80072c6:	50e5      	str	r5, [r4, r3]
 80072c8:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80072ca:	f000 fd85 	bl	8007dd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80072ce:	201b      	movs	r0, #27
 80072d0:	f000 fdb4 	bl	8007e3c <HAL_NVIC_EnableIRQ>
 80072d4:	e7b6      	b.n	8007244 <HAL_UART_MspInit+0x30>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80072d6:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80072d8:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80072da:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80072dc:	f002 f89c 	bl	8009418 <HAL_RCCEx_PeriphCLKConfig>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	d17c      	bne.n	80073de <HAL_UART_MspInit+0x1ca>
    __HAL_RCC_USART2_CLK_ENABLE();
 80072e4:	2180      	movs	r1, #128	; 0x80
 80072e6:	4b45      	ldr	r3, [pc, #276]	; (80073fc <HAL_UART_MspInit+0x1e8>)
 80072e8:	0289      	lsls	r1, r1, #10
 80072ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072ec:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 80072ee:	430a      	orrs	r2, r1
 80072f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80072f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f4:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80072f6:	400a      	ands	r2, r1
 80072f8:	9202      	str	r2, [sp, #8]
 80072fa:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072fc:	2201      	movs	r2, #1
 80072fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007300:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007302:	4311      	orrs	r1, r2
 8007304:	6359      	str	r1, [r3, #52]	; 0x34
 8007306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007308:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800730a:	4013      	ands	r3, r2
 800730c:	9303      	str	r3, [sp, #12]
 800730e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = mcu_TXD_GPS_Pin|mcu_RXD_GPS_Pin;
 8007310:	230c      	movs	r3, #12
 8007312:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007314:	3b0a      	subs	r3, #10
 8007316:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007318:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800731a:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800731c:	920a      	str	r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800731e:	f000 ff83 	bl	8008228 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel3;
 8007322:	4d39      	ldr	r5, [pc, #228]	; (8007408 <HAL_UART_MspInit+0x1f4>)
 8007324:	4b39      	ldr	r3, [pc, #228]	; (800740c <HAL_UART_MspInit+0x1f8>)
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007326:	0028      	movs	r0, r5
    hdma_usart2_rx.Instance = DMA1_Channel3;
 8007328:	602b      	str	r3, [r5, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800732a:	2334      	movs	r3, #52	; 0x34
 800732c:	606b      	str	r3, [r5, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800732e:	334c      	adds	r3, #76	; 0x4c
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007330:	60ae      	str	r6, [r5, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007332:	60ee      	str	r6, [r5, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007334:	612b      	str	r3, [r5, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007336:	616e      	str	r6, [r5, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007338:	61ae      	str	r6, [r5, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800733a:	61ee      	str	r6, [r5, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800733c:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800733e:	f000 fda9 	bl	8007e94 <HAL_DMA_Init>
 8007342:	2800      	cmp	r0, #0
 8007344:	d14e      	bne.n	80073e4 <HAL_UART_MspInit+0x1d0>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8007346:	2380      	movs	r3, #128	; 0x80
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8007348:	2200      	movs	r2, #0
 800734a:	2103      	movs	r1, #3
 800734c:	201c      	movs	r0, #28
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800734e:	50e5      	str	r5, [r4, r3]
 8007350:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8007352:	f000 fd41 	bl	8007dd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007356:	201c      	movs	r0, #28
 8007358:	f000 fd70 	bl	8007e3c <HAL_NVIC_EnableIRQ>
 800735c:	e772      	b.n	8007244 <HAL_UART_MspInit+0x30>
    __HAL_RCC_USART3_CLK_ENABLE();
 800735e:	2180      	movs	r1, #128	; 0x80
 8007360:	4b26      	ldr	r3, [pc, #152]	; (80073fc <HAL_UART_MspInit+0x1e8>)
 8007362:	02c9      	lsls	r1, r1, #11
 8007364:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007366:	482a      	ldr	r0, [pc, #168]	; (8007410 <HAL_UART_MspInit+0x1fc>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8007368:	430a      	orrs	r2, r1
 800736a:	63da      	str	r2, [r3, #60]	; 0x3c
 800736c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800736e:	400a      	ands	r2, r1
 8007370:	9204      	str	r2, [sp, #16]
 8007372:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007374:	2202      	movs	r2, #2
 8007376:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007378:	4311      	orrs	r1, r2
 800737a:	6359      	str	r1, [r3, #52]	; 0x34
 800737c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800737e:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007380:	4013      	ands	r3, r2
 8007382:	9305      	str	r3, [sp, #20]
 8007384:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = mcu_RXD_232_Pin|MCU_TXD_232_Pin;
 8007386:	2305      	movs	r3, #5
 8007388:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800738a:	3b01      	subs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800738c:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800738e:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007390:	f000 ff4a 	bl	8008228 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel4;
 8007394:	4d1f      	ldr	r5, [pc, #124]	; (8007414 <HAL_UART_MspInit+0x200>)
 8007396:	4b20      	ldr	r3, [pc, #128]	; (8007418 <HAL_UART_MspInit+0x204>)
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007398:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_tx.Instance = DMA1_Channel4;
 800739a:	602b      	str	r3, [r5, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800739c:	2337      	movs	r3, #55	; 0x37
 800739e:	606b      	str	r3, [r5, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80073a0:	3b27      	subs	r3, #39	; 0x27
 80073a2:	60ab      	str	r3, [r5, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073a4:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80073a6:	0028      	movs	r0, r5
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80073a8:	60eb      	str	r3, [r5, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80073aa:	612a      	str	r2, [r5, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80073ac:	616b      	str	r3, [r5, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80073ae:	61ab      	str	r3, [r5, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80073b0:	61eb      	str	r3, [r5, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80073b2:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80073b4:	f000 fd6e 	bl	8007e94 <HAL_DMA_Init>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	d116      	bne.n	80073ea <HAL_UART_MspInit+0x1d6>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80073bc:	2200      	movs	r2, #0
 80073be:	2103      	movs	r1, #3
 80073c0:	201d      	movs	r0, #29
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80073c2:	67e5      	str	r5, [r4, #124]	; 0x7c
 80073c4:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80073c6:	f000 fd07 	bl	8007dd8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80073ca:	201d      	movs	r0, #29
 80073cc:	f000 fd36 	bl	8007e3c <HAL_NVIC_EnableIRQ>
}
 80073d0:	e738      	b.n	8007244 <HAL_UART_MspInit+0x30>
      Error_Handler();
 80073d2:	f7ff fe09 	bl	8006fe8 <Error_Handler>
 80073d6:	e772      	b.n	80072be <HAL_UART_MspInit+0xaa>
      Error_Handler();
 80073d8:	f7ff fe06 	bl	8006fe8 <Error_Handler>
 80073dc:	e73c      	b.n	8007258 <HAL_UART_MspInit+0x44>
      Error_Handler();
 80073de:	f7ff fe03 	bl	8006fe8 <Error_Handler>
 80073e2:	e77f      	b.n	80072e4 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80073e4:	f7ff fe00 	bl	8006fe8 <Error_Handler>
 80073e8:	e7ad      	b.n	8007346 <HAL_UART_MspInit+0x132>
      Error_Handler();
 80073ea:	f7ff fdfd 	bl	8006fe8 <Error_Handler>
 80073ee:	e7e5      	b.n	80073bc <HAL_UART_MspInit+0x1a8>
 80073f0:	40013800 	.word	0x40013800
 80073f4:	40004400 	.word	0x40004400
 80073f8:	40004800 	.word	0x40004800
 80073fc:	40021000 	.word	0x40021000
 8007400:	200046a8 	.word	0x200046a8
 8007404:	4002001c 	.word	0x4002001c
 8007408:	20004704 	.word	0x20004704
 800740c:	40020030 	.word	0x40020030
 8007410:	50000400 	.word	0x50000400
 8007414:	20004760 	.word	0x20004760
 8007418:	40020044 	.word	0x40020044

0800741c <HAL_InitTick>:
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800741c:	2180      	movs	r1, #128	; 0x80
 800741e:	4b21      	ldr	r3, [pc, #132]	; (80074a4 <HAL_InitTick+0x88>)
{
 8007420:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007422:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007424:	0109      	lsls	r1, r1, #4
 8007426:	430a      	orrs	r2, r1
 8007428:	641a      	str	r2, [r3, #64]	; 0x40
 800742a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
{
 800742c:	b086      	sub	sp, #24
  __HAL_RCC_TIM1_CLK_ENABLE();
 800742e:	400b      	ands	r3, r1
 8007430:	9301      	str	r3, [sp, #4]
{
 8007432:	0006      	movs	r6, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007434:	4669      	mov	r1, sp
 8007436:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8007438:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800743a:	f001 ffd3 	bl	80093e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800743e:	9b05      	ldr	r3, [sp, #20]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d117      	bne.n	8007474 <HAL_InitTick+0x58>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007444:	f001 ffba 	bl	80093bc <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8007448:	4c17      	ldr	r4, [pc, #92]	; (80074a8 <HAL_InitTick+0x8c>)
 800744a:	4b18      	ldr	r3, [pc, #96]	; (80074ac <HAL_InitTick+0x90>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800744c:	4918      	ldr	r1, [pc, #96]	; (80074b0 <HAL_InitTick+0x94>)
  htim1.Instance = TIM1;
 800744e:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8007450:	4b18      	ldr	r3, [pc, #96]	; (80074b4 <HAL_InitTick+0x98>)
 8007452:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007454:	f7f8 fe74 	bl	8000140 <__udivsi3>
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8007458:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800745a:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 800745c:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim1);
 800745e:	0020      	movs	r0, r4
  htim1.Init.ClockDivision = 0;
 8007460:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007462:	60a3      	str	r3, [r4, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007464:	61a3      	str	r3, [r4, #24]
  status = HAL_TIM_Base_Init(&htim1);
 8007466:	f002 fd71 	bl	8009f4c <HAL_TIM_Base_Init>
 800746a:	1e05      	subs	r5, r0, #0
  if (status == HAL_OK)
 800746c:	d006      	beq.n	800747c <HAL_InitTick+0x60>
    }
  }

 /* Return function status */
  return status;
}
 800746e:	0028      	movs	r0, r5
 8007470:	b006      	add	sp, #24
 8007472:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8007474:	f001 ffa2 	bl	80093bc <HAL_RCC_GetPCLK1Freq>
 8007478:	0040      	lsls	r0, r0, #1
 800747a:	e7e5      	b.n	8007448 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim1);
 800747c:	0020      	movs	r0, r4
 800747e:	f002 fc25 	bl	8009ccc <HAL_TIM_Base_Start_IT>
 8007482:	1e05      	subs	r5, r0, #0
    if (status == HAL_OK)
 8007484:	d1f3      	bne.n	800746e <HAL_InitTick+0x52>
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8007486:	200d      	movs	r0, #13
 8007488:	f000 fcd8 	bl	8007e3c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800748c:	2e03      	cmp	r6, #3
 800748e:	d901      	bls.n	8007494 <HAL_InitTick+0x78>
        status = HAL_ERROR;
 8007490:	2501      	movs	r5, #1
 8007492:	e7ec      	b.n	800746e <HAL_InitTick+0x52>
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8007494:	2200      	movs	r2, #0
 8007496:	0031      	movs	r1, r6
 8007498:	200d      	movs	r0, #13
 800749a:	f000 fc9d 	bl	8007dd8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800749e:	4b06      	ldr	r3, [pc, #24]	; (80074b8 <HAL_InitTick+0x9c>)
 80074a0:	601e      	str	r6, [r3, #0]
 80074a2:	e7e4      	b.n	800746e <HAL_InitTick+0x52>
 80074a4:	40021000 	.word	0x40021000
 80074a8:	20004ad8 	.word	0x20004ad8
 80074ac:	40012c00 	.word	0x40012c00
 80074b0:	000f4240 	.word	0x000f4240
 80074b4:	000003e7 	.word	0x000003e7
 80074b8:	200000ec 	.word	0x200000ec

080074bc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80074bc:	e7fe      	b.n	80074bc <NMI_Handler>
 80074be:	46c0      	nop			; (mov r8, r8)

080074c0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80074c0:	e7fe      	b.n	80074c0 <HardFault_Handler>
 80074c2:	46c0      	nop			; (mov r8, r8)

080074c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80074c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80074c6:	4802      	ldr	r0, [pc, #8]	; (80074d0 <DMA1_Channel1_IRQHandler+0xc>)
 80074c8:	f000 fe20 	bl	800810c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80074cc:	bd10      	pop	{r4, pc}
 80074ce:	46c0      	nop			; (mov r8, r8)
 80074d0:	2000464c 	.word	0x2000464c

080074d4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80074d4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80074d6:	4803      	ldr	r0, [pc, #12]	; (80074e4 <DMA1_Channel2_3_IRQHandler+0x10>)
 80074d8:	f000 fe18 	bl	800810c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80074dc:	4802      	ldr	r0, [pc, #8]	; (80074e8 <DMA1_Channel2_3_IRQHandler+0x14>)
 80074de:	f000 fe15 	bl	800810c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80074e2:	bd10      	pop	{r4, pc}
 80074e4:	200046a8 	.word	0x200046a8
 80074e8:	20004704 	.word	0x20004704

080074ec <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 80074ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80074ee:	4803      	ldr	r0, [pc, #12]	; (80074fc <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x10>)
 80074f0:	f000 fe0c 	bl	800810c <HAL_DMA_IRQHandler>
  // Handle DMAMUX
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc1);
 80074f4:	4802      	ldr	r0, [pc, #8]	; (8007500 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 80074f6:	f000 fe65 	bl	80081c4 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 80074fa:	bd10      	pop	{r4, pc}
 80074fc:	20004760 	.word	0x20004760
 8007500:	2000464c 	.word	0x2000464c

08007504 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8007504:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007506:	4802      	ldr	r0, [pc, #8]	; (8007510 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8007508:	f002 fc1a 	bl	8009d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800750c:	bd10      	pop	{r4, pc}
 800750e:	46c0      	nop			; (mov r8, r8)
 8007510:	20004ad8 	.word	0x20004ad8

08007514 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8007514:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007516:	4802      	ldr	r0, [pc, #8]	; (8007520 <TIM6_IRQHandler+0xc>)
 8007518:	f002 fc12 	bl	8009d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800751c:	bd10      	pop	{r4, pc}
 800751e:	46c0      	nop			; (mov r8, r8)
 8007520:	20004874 	.word	0x20004874

08007524 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8007524:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007526:	4802      	ldr	r0, [pc, #8]	; (8007530 <USART1_IRQHandler+0xc>)
 8007528:	f002 fe02 	bl	800a130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800752c:	bd10      	pop	{r4, pc}
 800752e:	46c0      	nop			; (mov r8, r8)
 8007530:	200048c0 	.word	0x200048c0

08007534 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8007534:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007536:	4802      	ldr	r0, [pc, #8]	; (8007540 <USART2_IRQHandler+0xc>)
 8007538:	f002 fdfa 	bl	800a130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800753c:	bd10      	pop	{r4, pc}
 800753e:	46c0      	nop			; (mov r8, r8)
 8007540:	20004954 	.word	0x20004954

08007544 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8007544:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007546:	4802      	ldr	r0, [pc, #8]	; (8007550 <USART3_4_IRQHandler+0xc>)
 8007548:	f002 fdf2 	bl	800a130 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 800754c:	bd10      	pop	{r4, pc}
 800754e:	46c0      	nop			; (mov r8, r8)
 8007550:	200049e8 	.word	0x200049e8

08007554 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8007554:	2001      	movs	r0, #1
 8007556:	4770      	bx	lr

08007558 <_kill>:

int _kill(int pid, int sig)
{
 8007558:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800755a:	f007 fa05 	bl	800e968 <__errno>
 800755e:	2316      	movs	r3, #22
 8007560:	6003      	str	r3, [r0, #0]
  return -1;
 8007562:	2001      	movs	r0, #1
}
 8007564:	4240      	negs	r0, r0
 8007566:	bd10      	pop	{r4, pc}

08007568 <_exit>:

void _exit (int status)
{
 8007568:	b510      	push	{r4, lr}
  errno = EINVAL;
 800756a:	f007 f9fd 	bl	800e968 <__errno>
 800756e:	2316      	movs	r3, #22
 8007570:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8007572:	e7fe      	b.n	8007572 <_exit+0xa>

08007574 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007578:	dd07      	ble.n	800758a <_read+0x16>
 800757a:	000c      	movs	r4, r1
 800757c:	188d      	adds	r5, r1, r2
  {
    *ptr++ = __io_getchar();
 800757e:	e000      	b.n	8007582 <_read+0xe>
 8007580:	bf00      	nop
 8007582:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007584:	3401      	adds	r4, #1
 8007586:	42ac      	cmp	r4, r5
 8007588:	d1f9      	bne.n	800757e <_read+0xa>
  }

  return len;
}
 800758a:	0030      	movs	r0, r6
 800758c:	bd70      	pop	{r4, r5, r6, pc}
 800758e:	46c0      	nop			; (mov r8, r8)

08007590 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007590:	b570      	push	{r4, r5, r6, lr}
 8007592:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007594:	dd07      	ble.n	80075a6 <_write+0x16>
 8007596:	000c      	movs	r4, r1
 8007598:	188d      	adds	r5, r1, r2
  {
    __io_putchar(*ptr++);
 800759a:	7820      	ldrb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800759c:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 800759e:	e000      	b.n	80075a2 <_write+0x12>
 80075a0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80075a2:	42ac      	cmp	r4, r5
 80075a4:	d1f9      	bne.n	800759a <_write+0xa>
  }
  return len;
}
 80075a6:	0030      	movs	r0, r6
 80075a8:	bd70      	pop	{r4, r5, r6, pc}
 80075aa:	46c0      	nop			; (mov r8, r8)

080075ac <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 80075ac:	2001      	movs	r0, #1
}
 80075ae:	4240      	negs	r0, r0
 80075b0:	4770      	bx	lr
 80075b2:	46c0      	nop			; (mov r8, r8)

080075b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80075b4:	2380      	movs	r3, #128	; 0x80
 80075b6:	019b      	lsls	r3, r3, #6
  return 0;
}
 80075b8:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80075ba:	604b      	str	r3, [r1, #4]
}
 80075bc:	4770      	bx	lr
 80075be:	46c0      	nop			; (mov r8, r8)

080075c0 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80075c0:	2001      	movs	r0, #1
 80075c2:	4770      	bx	lr

080075c4 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80075c4:	2000      	movs	r0, #0
 80075c6:	4770      	bx	lr

080075c8 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80075c8:	490c      	ldr	r1, [pc, #48]	; (80075fc <_sbrk+0x34>)
 80075ca:	4a0d      	ldr	r2, [pc, #52]	; (8007600 <_sbrk+0x38>)
{
 80075cc:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80075ce:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80075d0:	490c      	ldr	r1, [pc, #48]	; (8007604 <_sbrk+0x3c>)
{
 80075d2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80075d4:	6808      	ldr	r0, [r1, #0]
 80075d6:	2800      	cmp	r0, #0
 80075d8:	d004      	beq.n	80075e4 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80075da:	18c3      	adds	r3, r0, r3
 80075dc:	4293      	cmp	r3, r2
 80075de:	d806      	bhi.n	80075ee <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80075e0:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80075e2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80075e4:	4808      	ldr	r0, [pc, #32]	; (8007608 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 80075e6:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 80075e8:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d9f8      	bls.n	80075e0 <_sbrk+0x18>
    errno = ENOMEM;
 80075ee:	f007 f9bb 	bl	800e968 <__errno>
 80075f2:	230c      	movs	r3, #12
 80075f4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80075f6:	2001      	movs	r0, #1
 80075f8:	4240      	negs	r0, r0
 80075fa:	e7f2      	b.n	80075e2 <_sbrk+0x1a>
 80075fc:	00000400 	.word	0x00000400
 8007600:	20009000 	.word	0x20009000
 8007604:	20004b24 	.word	0x20004b24
 8007608:	20006658 	.word	0x20006658

0800760c <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800760c:	4770      	bx	lr
 800760e:	46c0      	nop			; (mov r8, r8)

08007610 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007610:	480d      	ldr	r0, [pc, #52]	; (8007648 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007612:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007614:	f7ff fffa 	bl	800760c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007618:	480c      	ldr	r0, [pc, #48]	; (800764c <LoopForever+0x6>)
  ldr r1, =_edata
 800761a:	490d      	ldr	r1, [pc, #52]	; (8007650 <LoopForever+0xa>)
  ldr r2, =_sidata
 800761c:	4a0d      	ldr	r2, [pc, #52]	; (8007654 <LoopForever+0xe>)
  movs r3, #0
 800761e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007620:	e002      	b.n	8007628 <LoopCopyDataInit>

08007622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007626:	3304      	adds	r3, #4

08007628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800762a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800762c:	d3f9      	bcc.n	8007622 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800762e:	4a0a      	ldr	r2, [pc, #40]	; (8007658 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007630:	4c0a      	ldr	r4, [pc, #40]	; (800765c <LoopForever+0x16>)
  movs r3, #0
 8007632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007634:	e001      	b.n	800763a <LoopFillZerobss>

08007636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007638:	3204      	adds	r2, #4

0800763a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800763a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800763c:	d3fb      	bcc.n	8007636 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800763e:	f007 f999 	bl	800e974 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8007642:	f7fe f82d 	bl	80056a0 <main>

08007646 <LoopForever>:

LoopForever:
  b LoopForever
 8007646:	e7fe      	b.n	8007646 <LoopForever>
  ldr   r0, =_estack
 8007648:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800764c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007650:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8007654:	08013a40 	.word	0x08013a40
  ldr r2, =_sbss
 8007658:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 800765c:	20006654 	.word	0x20006654

08007660 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007660:	e7fe      	b.n	8007660 <ADC1_IRQHandler>
	...

08007664 <HAL_Init>:
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007664:	2380      	movs	r3, #128	; 0x80
 8007666:	4a08      	ldr	r2, [pc, #32]	; (8007688 <HAL_Init+0x24>)
 8007668:	005b      	lsls	r3, r3, #1
 800766a:	6811      	ldr	r1, [r2, #0]
{
 800766c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800766e:	430b      	orrs	r3, r1
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007670:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007672:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007674:	f7ff fed2 	bl	800741c <HAL_InitTick>
 8007678:	1e04      	subs	r4, r0, #0
 800767a:	d002      	beq.n	8007682 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800767c:	2401      	movs	r4, #1
  HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800767e:	0020      	movs	r0, r4
 8007680:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8007682:	f7ff fcb3 	bl	8006fec <HAL_MspInit>
 8007686:	e7fa      	b.n	800767e <HAL_Init+0x1a>
 8007688:	40022000 	.word	0x40022000

0800768c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800768c:	4a03      	ldr	r2, [pc, #12]	; (800769c <HAL_IncTick+0x10>)
 800768e:	4b04      	ldr	r3, [pc, #16]	; (80076a0 <HAL_IncTick+0x14>)
 8007690:	6811      	ldr	r1, [r2, #0]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	185b      	adds	r3, r3, r1
 8007696:	6013      	str	r3, [r2, #0]
}
 8007698:	4770      	bx	lr
 800769a:	46c0      	nop			; (mov r8, r8)
 800769c:	20004b28 	.word	0x20004b28
 80076a0:	200000e8 	.word	0x200000e8

080076a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80076a4:	4b01      	ldr	r3, [pc, #4]	; (80076ac <HAL_GetTick+0x8>)
 80076a6:	6818      	ldr	r0, [r3, #0]
}
 80076a8:	4770      	bx	lr
 80076aa:	46c0      	nop			; (mov r8, r8)
 80076ac:	20004b28 	.word	0x20004b28

080076b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80076b0:	b570      	push	{r4, r5, r6, lr}
 80076b2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80076b4:	f7ff fff6 	bl	80076a4 <HAL_GetTick>
 80076b8:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80076ba:	1c63      	adds	r3, r4, #1
 80076bc:	d002      	beq.n	80076c4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80076be:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <HAL_Delay+0x20>)
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80076c4:	f7ff ffee 	bl	80076a4 <HAL_GetTick>
 80076c8:	1b40      	subs	r0, r0, r5
 80076ca:	42a0      	cmp	r0, r4
 80076cc:	d3fa      	bcc.n	80076c4 <HAL_Delay+0x14>
  {
  }
}
 80076ce:	bd70      	pop	{r4, r5, r6, pc}
 80076d0:	200000e8 	.word	0x200000e8

080076d4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80076d4:	4a03      	ldr	r2, [pc, #12]	; (80076e4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x10>)
 80076d6:	4904      	ldr	r1, [pc, #16]	; (80076e8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x14>)
 80076d8:	6813      	ldr	r3, [r2, #0]
 80076da:	400b      	ands	r3, r1
 80076dc:	4303      	orrs	r3, r0
 80076de:	6013      	str	r3, [r2, #0]
}
 80076e0:	4770      	bx	lr
 80076e2:	46c0      	nop			; (mov r8, r8)
 80076e4:	40010000 	.word	0x40010000
 80076e8:	fffff9ff 	.word	0xfffff9ff

080076ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80076ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076ee:	46d6      	mov	lr, sl
 80076f0:	464f      	mov	r7, r9
 80076f2:	4646      	mov	r6, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80076f4:	2300      	movs	r3, #0
{
 80076f6:	b5c0      	push	{r6, r7, lr}
 80076f8:	b082      	sub	sp, #8
 80076fa:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 80076fc:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80076fe:	d100      	bne.n	8007702 <HAL_ADC_Init+0x16>
 8007700:	e0d8      	b.n	80078b4 <HAL_ADC_Init+0x1c8>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007702:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8007704:	2d00      	cmp	r5, #0
 8007706:	d100      	bne.n	800770a <HAL_ADC_Init+0x1e>
 8007708:	e0a8      	b.n	800785c <HAL_ADC_Init+0x170>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800770a:	2380      	movs	r3, #128	; 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800770c:	6825      	ldr	r5, [r4, #0]
 800770e:	055b      	lsls	r3, r3, #21
 8007710:	68aa      	ldr	r2, [r5, #8]
 8007712:	421a      	tst	r2, r3
 8007714:	d115      	bne.n	8007742 <HAL_ADC_Init+0x56>
  MODIFY_REG(ADCx->CR,
 8007716:	68aa      	ldr	r2, [r5, #8]
 8007718:	497d      	ldr	r1, [pc, #500]	; (8007910 <HAL_ADC_Init+0x224>)
 800771a:	400a      	ands	r2, r1
 800771c:	4313      	orrs	r3, r2
 800771e:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007720:	4b7c      	ldr	r3, [pc, #496]	; (8007914 <HAL_ADC_Init+0x228>)
 8007722:	497d      	ldr	r1, [pc, #500]	; (8007918 <HAL_ADC_Init+0x22c>)
 8007724:	6818      	ldr	r0, [r3, #0]
 8007726:	f7f8 fd0b 	bl	8000140 <__udivsi3>
 800772a:	3001      	adds	r0, #1
 800772c:	0040      	lsls	r0, r0, #1
 800772e:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8007730:	9b01      	ldr	r3, [sp, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <HAL_ADC_Init+0x56>
    {
      wait_loop_index--;
 8007736:	9b01      	ldr	r3, [sp, #4]
 8007738:	3b01      	subs	r3, #1
 800773a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800773c:	9b01      	ldr	r3, [sp, #4]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1f9      	bne.n	8007736 <HAL_ADC_Init+0x4a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007742:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007744:	2000      	movs	r0, #0
 8007746:	00db      	lsls	r3, r3, #3
 8007748:	d400      	bmi.n	800774c <HAL_ADC_Init+0x60>
 800774a:	e07a      	b.n	8007842 <HAL_ADC_Init+0x156>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800774c:	68ab      	ldr	r3, [r5, #8]
 800774e:	075b      	lsls	r3, r3, #29
 8007750:	d50b      	bpl.n	800776a <HAL_ADC_Init+0x7e>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007752:	6da3      	ldr	r3, [r4, #88]	; 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007754:	2210      	movs	r2, #16

    tmp_hal_status = HAL_ERROR;
 8007756:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007758:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800775a:	4313      	orrs	r3, r2
 800775c:	65a3      	str	r3, [r4, #88]	; 0x58
  }

  return tmp_hal_status;
}
 800775e:	b002      	add	sp, #8
 8007760:	bce0      	pop	{r5, r6, r7}
 8007762:	46ba      	mov	sl, r7
 8007764:	46b1      	mov	r9, r6
 8007766:	46a8      	mov	r8, r5
 8007768:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800776a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800776c:	06db      	lsls	r3, r3, #27
 800776e:	d4f1      	bmi.n	8007754 <HAL_ADC_Init+0x68>
    ADC_STATE_CLR_SET(hadc->State,
 8007770:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007772:	4a6a      	ldr	r2, [pc, #424]	; (800791c <HAL_ADC_Init+0x230>)
 8007774:	4013      	ands	r3, r2
 8007776:	3206      	adds	r2, #6
 8007778:	32ff      	adds	r2, #255	; 0xff
 800777a:	4313      	orrs	r3, r2
 800777c:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800777e:	68ab      	ldr	r3, [r5, #8]
 8007780:	07db      	lsls	r3, r3, #31
 8007782:	d471      	bmi.n	8007868 <HAL_ADC_Init+0x17c>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8007784:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8007786:	68a2      	ldr	r2, [r4, #8]
 8007788:	1e7b      	subs	r3, r7, #1
 800778a:	419f      	sbcs	r7, r3
 800778c:	68e3      	ldr	r3, [r4, #12]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800778e:	7ea6      	ldrb	r6, [r4, #26]
 8007790:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8007792:	7e23      	ldrb	r3, [r4, #24]
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007794:	6921      	ldr	r1, [r4, #16]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8007796:	039b      	lsls	r3, r3, #14
 8007798:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800779a:	7e63      	ldrb	r3, [r4, #25]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800779c:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800779e:	03db      	lsls	r3, r3, #15
 80077a0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80077a2:	0373      	lsls	r3, r6, #13
 80077a4:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80077a6:	2900      	cmp	r1, #0
 80077a8:	da00      	bge.n	80077ac <HAL_ADC_Init+0xc0>
 80077aa:	e09f      	b.n	80078ec <HAL_ADC_Init+0x200>
 80077ac:	2380      	movs	r3, #128	; 0x80
 80077ae:	039b      	lsls	r3, r3, #14
 80077b0:	469c      	mov	ip, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80077b2:	232c      	movs	r3, #44	; 0x2c
 80077b4:	5ce3      	ldrb	r3, [r4, r3]
 80077b6:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80077b8:	4313      	orrs	r3, r2
 80077ba:	433b      	orrs	r3, r7
 80077bc:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80077be:	2720      	movs	r7, #32
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80077c0:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80077c2:	5de2      	ldrb	r2, [r4, r7]
 80077c4:	2a01      	cmp	r2, #1
 80077c6:	d100      	bne.n	80077ca <HAL_ADC_Init+0xde>
 80077c8:	e094      	b.n	80078f4 <HAL_ADC_Init+0x208>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80077ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80077cc:	2a00      	cmp	r2, #0
 80077ce:	d005      	beq.n	80077dc <HAL_ADC_Init+0xf0>
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80077d0:	26e0      	movs	r6, #224	; 0xe0
 80077d2:	0076      	lsls	r6, r6, #1
 80077d4:	4032      	ands	r2, r6
 80077d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077d8:	4332      	orrs	r2, r6
 80077da:	4313      	orrs	r3, r2
      if (hadc->Init.OversamplingMode == ENABLE)
 80077dc:	273c      	movs	r7, #60	; 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 80077de:	68ea      	ldr	r2, [r5, #12]
 80077e0:	4e4f      	ldr	r6, [pc, #316]	; (8007920 <HAL_ADC_Init+0x234>)
 80077e2:	4032      	ands	r2, r6
 80077e4:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80077e6:	6866      	ldr	r6, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 80077e8:	60eb      	str	r3, [r5, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80077ea:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 80077ec:	5de7      	ldrb	r7, [r4, r7]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80077ee:	0fb3      	lsrs	r3, r6, #30
 80077f0:	079b      	lsls	r3, r3, #30
 80077f2:	469a      	mov	sl, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 80077f4:	46bc      	mov	ip, r7
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80077f6:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 80077f8:	2f01      	cmp	r7, #1
 80077fa:	d109      	bne.n	8007810 <HAL_ADC_Init+0x124>
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80077fc:	6c67      	ldr	r7, [r4, #68]	; 0x44
 80077fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007800:	433b      	orrs	r3, r7
 8007802:	431a      	orrs	r2, r3
 8007804:	4653      	mov	r3, sl
 8007806:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8007808:	433a      	orrs	r2, r7
 800780a:	431a      	orrs	r2, r3
 800780c:	4663      	mov	r3, ip
 800780e:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 8007810:	692b      	ldr	r3, [r5, #16]
 8007812:	4f44      	ldr	r7, [pc, #272]	; (8007924 <HAL_ADC_Init+0x238>)
 8007814:	403b      	ands	r3, r7
 8007816:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8007818:	2280      	movs	r2, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 800781a:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800781c:	0073      	lsls	r3, r6, #1
 800781e:	085b      	lsrs	r3, r3, #1
 8007820:	05d2      	lsls	r2, r2, #23
 8007822:	4293      	cmp	r3, r2
 8007824:	d021      	beq.n	800786a <HAL_ADC_Init+0x17e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8007826:	2380      	movs	r3, #128	; 0x80
 8007828:	061b      	lsls	r3, r3, #24
 800782a:	429e      	cmp	r6, r3
 800782c:	d01d      	beq.n	800786a <HAL_ADC_Init+0x17e>
        MODIFY_REG(ADC1_COMMON->CCR,
 800782e:	4a3e      	ldr	r2, [pc, #248]	; (8007928 <HAL_ADC_Init+0x23c>)
 8007830:	4f3e      	ldr	r7, [pc, #248]	; (800792c <HAL_ADC_Init+0x240>)
 8007832:	6813      	ldr	r3, [r2, #0]
 8007834:	403b      	ands	r3, r7
 8007836:	27f0      	movs	r7, #240	; 0xf0
 8007838:	03bf      	lsls	r7, r7, #14
 800783a:	403e      	ands	r6, r7
 800783c:	4333      	orrs	r3, r6
 800783e:	6013      	str	r3, [r2, #0]
 8007840:	e013      	b.n	800786a <HAL_ADC_Init+0x17e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007842:	2210      	movs	r2, #16
 8007844:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8007846:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007848:	4313      	orrs	r3, r2
 800784a:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800784c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800784e:	3a0f      	subs	r2, #15
 8007850:	4313      	orrs	r3, r2
 8007852:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007854:	68ab      	ldr	r3, [r5, #8]
 8007856:	075b      	lsls	r3, r3, #29
 8007858:	d587      	bpl.n	800776a <HAL_ADC_Init+0x7e>
 800785a:	e77a      	b.n	8007752 <HAL_ADC_Init+0x66>
    HAL_ADC_MspInit(hadc);
 800785c:	f7ff fbe8 	bl	8007030 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 8007860:	2354      	movs	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8007862:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8007864:	54e5      	strb	r5, [r4, r3]
 8007866:	e750      	b.n	800770a <HAL_ADC_Init+0x1e>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8007868:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(ADCx->SMPR,
 800786a:	2607      	movs	r6, #7
 800786c:	2770      	movs	r7, #112	; 0x70
 800786e:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8007870:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8007872:	43b3      	bics	r3, r6
 8007874:	4313      	orrs	r3, r2
 8007876:	616b      	str	r3, [r5, #20]
 8007878:	696e      	ldr	r6, [r5, #20]
 800787a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800787c:	43be      	bics	r6, r7
 800787e:	011b      	lsls	r3, r3, #4
 8007880:	4333      	orrs	r3, r6
 8007882:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8007884:	2900      	cmp	r1, #0
 8007886:	d117      	bne.n	80078b8 <HAL_ADC_Init+0x1cc>
      SET_BIT(hadc->Instance->CHSELR,
 8007888:	2310      	movs	r3, #16
 800788a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800788c:	425b      	negs	r3, r3
 800788e:	430b      	orrs	r3, r1
 8007890:	62ab      	str	r3, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8007892:	2307      	movs	r3, #7
 8007894:	6969      	ldr	r1, [r5, #20]
 8007896:	400b      	ands	r3, r1
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8007898:	429a      	cmp	r2, r3
 800789a:	d01e      	beq.n	80078da <HAL_ADC_Init+0x1ee>
      ADC_STATE_CLR_SET(hadc->State,
 800789c:	2212      	movs	r2, #18
 800789e:	6da3      	ldr	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 80078a0:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 80078a2:	4393      	bics	r3, r2
 80078a4:	3a02      	subs	r2, #2
 80078a6:	4313      	orrs	r3, r2
 80078a8:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078aa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80078ac:	3a0f      	subs	r2, #15
 80078ae:	4313      	orrs	r3, r2
 80078b0:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 80078b2:	e754      	b.n	800775e <HAL_ADC_Init+0x72>
    return HAL_ERROR;
 80078b4:	2001      	movs	r0, #1
 80078b6:	e752      	b.n	800775e <HAL_ADC_Init+0x72>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80078b8:	2380      	movs	r3, #128	; 0x80
 80078ba:	039b      	lsls	r3, r3, #14
 80078bc:	4299      	cmp	r1, r3
 80078be:	d1e8      	bne.n	8007892 <HAL_ADC_Init+0x1a6>
      MODIFY_REG(hadc->Instance->CHSELR,
 80078c0:	211c      	movs	r1, #28
 80078c2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80078c4:	69e3      	ldr	r3, [r4, #28]
 80078c6:	3b01      	subs	r3, #1
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4019      	ands	r1, r3
 80078cc:	2310      	movs	r3, #16
 80078ce:	425b      	negs	r3, r3
 80078d0:	408b      	lsls	r3, r1
 80078d2:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80078d4:	430b      	orrs	r3, r1
 80078d6:	62ab      	str	r3, [r5, #40]	; 0x28
 80078d8:	e7db      	b.n	8007892 <HAL_ADC_Init+0x1a6>
      ADC_CLEAR_ERRORCODE(hadc);
 80078da:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80078dc:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80078de:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80078e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078e2:	4393      	bics	r3, r2
 80078e4:	3a02      	subs	r2, #2
 80078e6:	4313      	orrs	r3, r2
 80078e8:	65a3      	str	r3, [r4, #88]	; 0x58
 80078ea:	e738      	b.n	800775e <HAL_ADC_Init+0x72>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80078ec:	004b      	lsls	r3, r1, #1
 80078ee:	085b      	lsrs	r3, r3, #1
 80078f0:	469c      	mov	ip, r3
 80078f2:	e75e      	b.n	80077b2 <HAL_ADC_Init+0xc6>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80078f4:	2e00      	cmp	r6, #0
 80078f6:	d103      	bne.n	8007900 <HAL_ADC_Init+0x214>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80078f8:	2280      	movs	r2, #128	; 0x80
 80078fa:	0252      	lsls	r2, r2, #9
 80078fc:	4313      	orrs	r3, r2
 80078fe:	e764      	b.n	80077ca <HAL_ADC_Init+0xde>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007900:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8007902:	433e      	orrs	r6, r7
 8007904:	65a6      	str	r6, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007906:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 8007908:	4332      	orrs	r2, r6
 800790a:	65e2      	str	r2, [r4, #92]	; 0x5c
 800790c:	e75d      	b.n	80077ca <HAL_ADC_Init+0xde>
 800790e:	46c0      	nop			; (mov r8, r8)
 8007910:	6fffffe8 	.word	0x6fffffe8
 8007914:	200000e4 	.word	0x200000e4
 8007918:	00030d40 	.word	0x00030d40
 800791c:	fffffefd 	.word	0xfffffefd
 8007920:	fffe0201 	.word	0xfffe0201
 8007924:	1ffffc02 	.word	0x1ffffc02
 8007928:	40012708 	.word	0x40012708
 800792c:	ffc3ffff 	.word	0xffc3ffff

08007930 <HAL_ADC_ConvCpltCallback>:
 8007930:	4770      	bx	lr
 8007932:	46c0      	nop			; (mov r8, r8)

08007934 <HAL_ADC_ConvHalfCpltCallback>:
 8007934:	4770      	bx	lr
 8007936:	46c0      	nop			; (mov r8, r8)

08007938 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007938:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800793a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800793c:	f7ff fffa 	bl	8007934 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007940:	bd10      	pop	{r4, pc}
 8007942:	46c0      	nop			; (mov r8, r8)

08007944 <HAL_ADC_ErrorCallback>:
 8007944:	4770      	bx	lr
 8007946:	46c0      	nop			; (mov r8, r8)

08007948 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007948:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800794a:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800794c:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800794e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007950:	4313      	orrs	r3, r2
 8007952:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007954:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8007956:	3a3c      	subs	r2, #60	; 0x3c
 8007958:	4313      	orrs	r3, r2
 800795a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800795c:	f7ff fff2 	bl	8007944 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007960:	bd10      	pop	{r4, pc}
 8007962:	46c0      	nop			; (mov r8, r8)

08007964 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007964:	2150      	movs	r1, #80	; 0x50
{
 8007966:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007968:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800796a:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800796c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800796e:	4211      	tst	r1, r2
 8007970:	d10d      	bne.n	800798e <ADC_DMAConvCplt+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007972:	2380      	movs	r3, #128	; 0x80
 8007974:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4313      	orrs	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800797a:	22c0      	movs	r2, #192	; 0xc0
 800797c:	6583      	str	r3, [r0, #88]	; 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800797e:	6803      	ldr	r3, [r0, #0]
 8007980:	0112      	lsls	r2, r2, #4
 8007982:	68d9      	ldr	r1, [r3, #12]
 8007984:	4211      	tst	r1, r2
 8007986:	d00a      	beq.n	800799e <ADC_DMAConvCplt+0x3a>
    HAL_ADC_ConvCpltCallback(hadc);
 8007988:	f7ff ffd2 	bl	8007930 <HAL_ADC_ConvCpltCallback>
}
 800798c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800798e:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8007990:	06d2      	lsls	r2, r2, #27
 8007992:	d416      	bmi.n	80079c2 <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007994:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8007996:	0018      	movs	r0, r3
 8007998:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800799a:	4790      	blx	r2
}
 800799c:	e7f6      	b.n	800798c <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800799e:	7e82      	ldrb	r2, [r0, #26]
 80079a0:	2a00      	cmp	r2, #0
 80079a2:	d1f1      	bne.n	8007988 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	0712      	lsls	r2, r2, #28
 80079a8:	d5ee      	bpl.n	8007988 <ADC_DMAConvCplt+0x24>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80079aa:	689a      	ldr	r2, [r3, #8]
 80079ac:	0752      	lsls	r2, r2, #29
 80079ae:	d50b      	bpl.n	80079c8 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079b0:	2220      	movs	r2, #32
 80079b2:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80079b4:	4313      	orrs	r3, r2
 80079b6:	6583      	str	r3, [r0, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079b8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80079ba:	3a1f      	subs	r2, #31
 80079bc:	4313      	orrs	r3, r2
 80079be:	65c3      	str	r3, [r0, #92]	; 0x5c
 80079c0:	e7e2      	b.n	8007988 <ADC_DMAConvCplt+0x24>
      HAL_ADC_ErrorCallback(hadc);
 80079c2:	f7ff ffbf 	bl	8007944 <HAL_ADC_ErrorCallback>
 80079c6:	e7e1      	b.n	800798c <ADC_DMAConvCplt+0x28>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80079c8:	210c      	movs	r1, #12
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	438a      	bics	r2, r1
 80079ce:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80079d0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80079d2:	4a03      	ldr	r2, [pc, #12]	; (80079e0 <ADC_DMAConvCplt+0x7c>)
 80079d4:	4013      	ands	r3, r2
 80079d6:	3204      	adds	r2, #4
 80079d8:	32ff      	adds	r2, #255	; 0xff
 80079da:	4313      	orrs	r3, r2
 80079dc:	6583      	str	r3, [r0, #88]	; 0x58
 80079de:	e7d3      	b.n	8007988 <ADC_DMAConvCplt+0x24>
 80079e0:	fffffefe 	.word	0xfffffefe

080079e4 <HAL_ADC_ConfigChannel>:
{
 80079e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079e6:	4645      	mov	r5, r8
 80079e8:	46de      	mov	lr, fp
 80079ea:	4657      	mov	r7, sl
 80079ec:	464e      	mov	r6, r9
  __IO uint32_t wait_loop_index = 0UL;
 80079ee:	2300      	movs	r3, #0
{
 80079f0:	b5e0      	push	{r5, r6, r7, lr}
 80079f2:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80079f4:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 80079f6:	3354      	adds	r3, #84	; 0x54
 80079f8:	5cc2      	ldrb	r2, [r0, r3]
{
 80079fa:	0004      	movs	r4, r0
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80079fc:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 80079fe:	2a01      	cmp	r2, #1
 8007a00:	d100      	bne.n	8007a04 <HAL_ADC_ConfigChannel+0x20>
 8007a02:	e091      	b.n	8007b28 <HAL_ADC_ConfigChannel+0x144>
 8007a04:	2001      	movs	r0, #1
 8007a06:	2204      	movs	r2, #4
 8007a08:	54e0      	strb	r0, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a0a:	6823      	ldr	r3, [r4, #0]
 8007a0c:	689e      	ldr	r6, [r3, #8]
 8007a0e:	4232      	tst	r2, r6
 8007a10:	d00d      	beq.n	8007a2e <HAL_ADC_ConfigChannel+0x4a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a14:	321c      	adds	r2, #28
 8007a16:	4313      	orrs	r3, r2
 8007a18:	65a3      	str	r3, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 8007a1a:	2354      	movs	r3, #84	; 0x54
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	54e2      	strb	r2, [r4, r3]
}
 8007a20:	b005      	add	sp, #20
 8007a22:	bcf0      	pop	{r4, r5, r6, r7}
 8007a24:	46bb      	mov	fp, r7
 8007a26:	46b2      	mov	sl, r6
 8007a28:	46a9      	mov	r9, r5
 8007a2a:	46a0      	mov	r8, r4
 8007a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8007a2e:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007a30:	4395      	bics	r5, r2
    if (pConfig->Rank != ADC_RANK_NONE)
 8007a32:	2e02      	cmp	r6, #2
 8007a34:	d05c      	beq.n	8007af0 <HAL_ADC_ConfigChannel+0x10c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007a36:	2780      	movs	r7, #128	; 0x80
 8007a38:	063f      	lsls	r7, r7, #24
 8007a3a:	42bd      	cmp	r5, r7
 8007a3c:	d051      	beq.n	8007ae2 <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007a3e:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8007a40:	270f      	movs	r7, #15
 8007a42:	46aa      	mov	sl, r5
 8007a44:	251f      	movs	r5, #31
 8007a46:	46ac      	mov	ip, r5
 8007a48:	4035      	ands	r5, r6
 8007a4a:	40af      	lsls	r7, r5
 8007a4c:	46a9      	mov	r9, r5
 8007a4e:	43fd      	mvns	r5, r7
 8007a50:	9500      	str	r5, [sp, #0]
 8007a52:	4655      	mov	r5, sl
 8007a54:	43bd      	bics	r5, r7
 8007a56:	46a8      	mov	r8, r5
 8007a58:	680d      	ldr	r5, [r1, #0]
 8007a5a:	9701      	str	r7, [sp, #4]
 8007a5c:	036f      	lsls	r7, r5, #13
 8007a5e:	d16c      	bne.n	8007b3a <HAL_ADC_ConfigChannel+0x156>
 8007a60:	4660      	mov	r0, ip
 8007a62:	0eaa      	lsrs	r2, r5, #26
 8007a64:	4010      	ands	r0, r2
 8007a66:	0002      	movs	r2, r0
 8007a68:	4648      	mov	r0, r9
 8007a6a:	4082      	lsls	r2, r0
 8007a6c:	4640      	mov	r0, r8
 8007a6e:	4310      	orrs	r0, r2
 8007a70:	4680      	mov	r8, r0
 8007a72:	4642      	mov	r2, r8
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007a74:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007a76:	6622      	str	r2, [r4, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007a78:	69e2      	ldr	r2, [r4, #28]
 8007a7a:	3601      	adds	r6, #1
 8007a7c:	4296      	cmp	r6, r2
 8007a7e:	d808      	bhi.n	8007a92 <HAL_ADC_ConfigChannel+0xae>
  MODIFY_REG(ADCx->CHSELR,
 8007a80:	464e      	mov	r6, r9
 8007a82:	00aa      	lsls	r2, r5, #2
 8007a84:	0f12      	lsrs	r2, r2, #28
 8007a86:	40b2      	lsls	r2, r6
 8007a88:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007a8a:	9e00      	ldr	r6, [sp, #0]
 8007a8c:	4030      	ands	r0, r6
 8007a8e:	4302      	orrs	r2, r0
 8007a90:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8007a92:	0228      	lsls	r0, r5, #8
 8007a94:	688a      	ldr	r2, [r1, #8]
 8007a96:	0001      	movs	r1, r0
 8007a98:	695e      	ldr	r6, [r3, #20]
 8007a9a:	4002      	ands	r2, r0
 8007a9c:	4866      	ldr	r0, [pc, #408]	; (8007c38 <HAL_ADC_ConfigChannel+0x254>)
 8007a9e:	438e      	bics	r6, r1
 8007aa0:	4002      	ands	r2, r0
 8007aa2:	4332      	orrs	r2, r6
 8007aa4:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007aa6:	2d00      	cmp	r5, #0
 8007aa8:	db01      	blt.n	8007aae <HAL_ADC_ConfigChannel+0xca>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007aaa:	2000      	movs	r0, #0
}
 8007aac:	e7b5      	b.n	8007a1a <HAL_ADC_ConfigChannel+0x36>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007aae:	21e0      	movs	r1, #224	; 0xe0
 8007ab0:	4862      	ldr	r0, [pc, #392]	; (8007c3c <HAL_ADC_ConfigChannel+0x258>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007ab2:	4a63      	ldr	r2, [pc, #396]	; (8007c40 <HAL_ADC_ConfigChannel+0x25c>)
 8007ab4:	6803      	ldr	r3, [r0, #0]
 8007ab6:	0449      	lsls	r1, r1, #17
 8007ab8:	4019      	ands	r1, r3
 8007aba:	4295      	cmp	r5, r2
 8007abc:	d051      	beq.n	8007b62 <HAL_ADC_ConfigChannel+0x17e>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007abe:	4a61      	ldr	r2, [pc, #388]	; (8007c44 <HAL_ADC_ConfigChannel+0x260>)
 8007ac0:	4295      	cmp	r5, r2
 8007ac2:	d045      	beq.n	8007b50 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007ac4:	4a60      	ldr	r2, [pc, #384]	; (8007c48 <HAL_ADC_ConfigChannel+0x264>)
 8007ac6:	4295      	cmp	r5, r2
 8007ac8:	d1ef      	bne.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007aca:	2280      	movs	r2, #128	; 0x80
 8007acc:	03d2      	lsls	r2, r2, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007ace:	4213      	tst	r3, r2
 8007ad0:	d1eb      	bne.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007ad2:	6803      	ldr	r3, [r0, #0]
 8007ad4:	4d5d      	ldr	r5, [pc, #372]	; (8007c4c <HAL_ADC_ConfigChannel+0x268>)
 8007ad6:	402b      	ands	r3, r5
 8007ad8:	430b      	orrs	r3, r1
 8007ada:	431a      	orrs	r2, r3
 8007adc:	6002      	str	r2, [r0, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007ade:	2000      	movs	r0, #0
}
 8007ae0:	e79b      	b.n	8007a1a <HAL_ADC_ConfigChannel+0x36>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8007ae2:	680d      	ldr	r5, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007ae4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007ae6:	036a      	lsls	r2, r5, #13
 8007ae8:	0b52      	lsrs	r2, r2, #13
 8007aea:	4302      	orrs	r2, r0
 8007aec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007aee:	e7d0      	b.n	8007a92 <HAL_ADC_ConfigChannel+0xae>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007af0:	2280      	movs	r2, #128	; 0x80
 8007af2:	0612      	lsls	r2, r2, #24
 8007af4:	4295      	cmp	r5, r2
 8007af6:	d019      	beq.n	8007b2c <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8007af8:	680a      	ldr	r2, [r1, #0]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007afa:	2a00      	cmp	r2, #0
 8007afc:	dad5      	bge.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007afe:	494f      	ldr	r1, [pc, #316]	; (8007c3c <HAL_ADC_ConfigChannel+0x258>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007b00:	484f      	ldr	r0, [pc, #316]	; (8007c40 <HAL_ADC_ConfigChannel+0x25c>)
 8007b02:	680b      	ldr	r3, [r1, #0]
 8007b04:	4282      	cmp	r2, r0
 8007b06:	d029      	beq.n	8007b5c <HAL_ADC_ConfigChannel+0x178>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8007b08:	484e      	ldr	r0, [pc, #312]	; (8007c44 <HAL_ADC_ConfigChannel+0x260>)
 8007b0a:	4282      	cmp	r2, r0
 8007b0c:	d04c      	beq.n	8007ba8 <HAL_ADC_ConfigChannel+0x1c4>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007b0e:	484e      	ldr	r0, [pc, #312]	; (8007c48 <HAL_ADC_ConfigChannel+0x264>)
 8007b10:	4282      	cmp	r2, r0
 8007b12:	d1ca      	bne.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b14:	20c0      	movs	r0, #192	; 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007b16:	680a      	ldr	r2, [r1, #0]
 8007b18:	0440      	lsls	r0, r0, #17
 8007b1a:	4003      	ands	r3, r0
 8007b1c:	484b      	ldr	r0, [pc, #300]	; (8007c4c <HAL_ADC_ConfigChannel+0x268>)
 8007b1e:	4002      	ands	r2, r0
 8007b20:	4313      	orrs	r3, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b22:	2000      	movs	r0, #0
 8007b24:	600b      	str	r3, [r1, #0]
 8007b26:	e778      	b.n	8007a1a <HAL_ADC_ConfigChannel+0x36>
  __HAL_LOCK(hadc);
 8007b28:	2002      	movs	r0, #2
 8007b2a:	e779      	b.n	8007a20 <HAL_ADC_ConfigChannel+0x3c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8007b2c:	680a      	ldr	r2, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007b2e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8007b30:	0350      	lsls	r0, r2, #13
 8007b32:	0b40      	lsrs	r0, r0, #13
 8007b34:	4381      	bics	r1, r0
 8007b36:	6299      	str	r1, [r3, #40]	; 0x28
}
 8007b38:	e7df      	b.n	8007afa <HAL_ADC_ConfigChannel+0x116>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007b3a:	4228      	tst	r0, r5
 8007b3c:	d199      	bne.n	8007a72 <HAL_ADC_ConfigChannel+0x8e>
 8007b3e:	2702      	movs	r7, #2
 8007b40:	422f      	tst	r7, r5
 8007b42:	d02d      	beq.n	8007ba0 <HAL_ADC_ConfigChannel+0x1bc>
 8007b44:	464a      	mov	r2, r9
 8007b46:	4090      	lsls	r0, r2
 8007b48:	4642      	mov	r2, r8
 8007b4a:	4302      	orrs	r2, r0
 8007b4c:	4690      	mov	r8, r2
 8007b4e:	e790      	b.n	8007a72 <HAL_ADC_ConfigChannel+0x8e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007b50:	2280      	movs	r2, #128	; 0x80
 8007b52:	0452      	lsls	r2, r2, #17
 8007b54:	4213      	tst	r3, r2
 8007b56:	d0bc      	beq.n	8007ad2 <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e75e      	b.n	8007a1a <HAL_ADC_ConfigChannel+0x36>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007b5c:	20a0      	movs	r0, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007b5e:	680a      	ldr	r2, [r1, #0]
 8007b60:	e7da      	b.n	8007b18 <HAL_ADC_ConfigChannel+0x134>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007b62:	2280      	movs	r2, #128	; 0x80
 8007b64:	0412      	lsls	r2, r2, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007b66:	4213      	tst	r3, r2
 8007b68:	d19f      	bne.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
 8007b6a:	6803      	ldr	r3, [r0, #0]
 8007b6c:	4d37      	ldr	r5, [pc, #220]	; (8007c4c <HAL_ADC_ConfigChannel+0x268>)
 8007b6e:	402b      	ands	r3, r5
 8007b70:	430b      	orrs	r3, r1
 8007b72:	431a      	orrs	r2, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007b74:	4b36      	ldr	r3, [pc, #216]	; (8007c50 <HAL_ADC_ConfigChannel+0x26c>)
 8007b76:	6002      	str	r2, [r0, #0]
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	4936      	ldr	r1, [pc, #216]	; (8007c54 <HAL_ADC_ConfigChannel+0x270>)
 8007b7c:	f7f8 fae0 	bl	8000140 <__udivsi3>
 8007b80:	3001      	adds	r0, #1
 8007b82:	0043      	lsls	r3, r0, #1
 8007b84:	181b      	adds	r3, r3, r0
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d08c      	beq.n	8007aaa <HAL_ADC_ConfigChannel+0xc6>
            wait_loop_index--;
 8007b90:	9b03      	ldr	r3, [sp, #12]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8007b96:	9b03      	ldr	r3, [sp, #12]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1f9      	bne.n	8007b90 <HAL_ADC_ConfigChannel+0x1ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	e73c      	b.n	8007a1a <HAL_ADC_ConfigChannel+0x36>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007ba0:	422a      	tst	r2, r5
 8007ba2:	d005      	beq.n	8007bb0 <HAL_ADC_ConfigChannel+0x1cc>
 8007ba4:	003a      	movs	r2, r7
 8007ba6:	e75f      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007ba8:	20c0      	movs	r0, #192	; 0xc0
 8007baa:	680a      	ldr	r2, [r1, #0]
 8007bac:	0400      	lsls	r0, r0, #16
 8007bae:	e7b4      	b.n	8007b1a <HAL_ADC_ConfigChannel+0x136>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007bb0:	072a      	lsls	r2, r5, #28
 8007bb2:	d501      	bpl.n	8007bb8 <HAL_ADC_ConfigChannel+0x1d4>
 8007bb4:	2203      	movs	r2, #3
 8007bb6:	e757      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bb8:	06ea      	lsls	r2, r5, #27
 8007bba:	d501      	bpl.n	8007bc0 <HAL_ADC_ConfigChannel+0x1dc>
 8007bbc:	2204      	movs	r2, #4
 8007bbe:	e753      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bc0:	06aa      	lsls	r2, r5, #26
 8007bc2:	d501      	bpl.n	8007bc8 <HAL_ADC_ConfigChannel+0x1e4>
 8007bc4:	2205      	movs	r2, #5
 8007bc6:	e74f      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bc8:	066a      	lsls	r2, r5, #25
 8007bca:	d501      	bpl.n	8007bd0 <HAL_ADC_ConfigChannel+0x1ec>
 8007bcc:	2206      	movs	r2, #6
 8007bce:	e74b      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bd0:	062a      	lsls	r2, r5, #24
 8007bd2:	d501      	bpl.n	8007bd8 <HAL_ADC_ConfigChannel+0x1f4>
 8007bd4:	2207      	movs	r2, #7
 8007bd6:	e747      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bd8:	05ea      	lsls	r2, r5, #23
 8007bda:	d501      	bpl.n	8007be0 <HAL_ADC_ConfigChannel+0x1fc>
 8007bdc:	2208      	movs	r2, #8
 8007bde:	e743      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007be0:	05aa      	lsls	r2, r5, #22
 8007be2:	d501      	bpl.n	8007be8 <HAL_ADC_ConfigChannel+0x204>
 8007be4:	2209      	movs	r2, #9
 8007be6:	e73f      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007be8:	056a      	lsls	r2, r5, #21
 8007bea:	d501      	bpl.n	8007bf0 <HAL_ADC_ConfigChannel+0x20c>
 8007bec:	220a      	movs	r2, #10
 8007bee:	e73b      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bf0:	052a      	lsls	r2, r5, #20
 8007bf2:	d501      	bpl.n	8007bf8 <HAL_ADC_ConfigChannel+0x214>
 8007bf4:	220b      	movs	r2, #11
 8007bf6:	e737      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007bf8:	04ea      	lsls	r2, r5, #19
 8007bfa:	d501      	bpl.n	8007c00 <HAL_ADC_ConfigChannel+0x21c>
 8007bfc:	220c      	movs	r2, #12
 8007bfe:	e733      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c00:	04aa      	lsls	r2, r5, #18
 8007c02:	d501      	bpl.n	8007c08 <HAL_ADC_ConfigChannel+0x224>
 8007c04:	220d      	movs	r2, #13
 8007c06:	e72f      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c08:	046a      	lsls	r2, r5, #17
 8007c0a:	d501      	bpl.n	8007c10 <HAL_ADC_ConfigChannel+0x22c>
 8007c0c:	220e      	movs	r2, #14
 8007c0e:	e72b      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c10:	042a      	lsls	r2, r5, #16
 8007c12:	d504      	bpl.n	8007c1e <HAL_ADC_ConfigChannel+0x23a>
 8007c14:	4652      	mov	r2, sl
 8007c16:	9801      	ldr	r0, [sp, #4]
 8007c18:	4302      	orrs	r2, r0
 8007c1a:	4690      	mov	r8, r2
 8007c1c:	e729      	b.n	8007a72 <HAL_ADC_ConfigChannel+0x8e>
 8007c1e:	03ea      	lsls	r2, r5, #15
 8007c20:	d501      	bpl.n	8007c26 <HAL_ADC_ConfigChannel+0x242>
 8007c22:	2210      	movs	r2, #16
 8007c24:	e720      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c26:	03aa      	lsls	r2, r5, #14
 8007c28:	d501      	bpl.n	8007c2e <HAL_ADC_ConfigChannel+0x24a>
 8007c2a:	2211      	movs	r2, #17
 8007c2c:	e71c      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c2e:	036a      	lsls	r2, r5, #13
 8007c30:	d400      	bmi.n	8007c34 <HAL_ADC_ConfigChannel+0x250>
 8007c32:	e71e      	b.n	8007a72 <HAL_ADC_ConfigChannel+0x8e>
 8007c34:	2212      	movs	r2, #18
 8007c36:	e717      	b.n	8007a68 <HAL_ADC_ConfigChannel+0x84>
 8007c38:	07ffff00 	.word	0x07ffff00
 8007c3c:	40012708 	.word	0x40012708
 8007c40:	b0001000 	.word	0xb0001000
 8007c44:	b8004000 	.word	0xb8004000
 8007c48:	b4002000 	.word	0xb4002000
 8007c4c:	fe3fffff 	.word	0xfe3fffff
 8007c50:	200000e4 	.word	0x200000e4
 8007c54:	00030d40 	.word	0x00030d40

08007c58 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8007c58:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c5a:	2201      	movs	r2, #1
{
 8007c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c5e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8007c60:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007c62:	6803      	ldr	r3, [r0, #0]
{
 8007c64:	0004      	movs	r4, r0
 8007c66:	6899      	ldr	r1, [r3, #8]
 8007c68:	420a      	tst	r2, r1
 8007c6a:	d11f      	bne.n	8007cac <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007c6c:	6898      	ldr	r0, [r3, #8]
 8007c6e:	4928      	ldr	r1, [pc, #160]	; (8007d10 <ADC_Enable+0xb8>)
 8007c70:	4208      	tst	r0, r1
 8007c72:	d11e      	bne.n	8007cb2 <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 8007c74:	6899      	ldr	r1, [r3, #8]
 8007c76:	4827      	ldr	r0, [pc, #156]	; (8007d14 <ADC_Enable+0xbc>)
 8007c78:	4001      	ands	r1, r0
 8007c7a:	430a      	orrs	r2, r1
 8007c7c:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007c7e:	4b26      	ldr	r3, [pc, #152]	; (8007d18 <ADC_Enable+0xc0>)
 8007c80:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8007c82:	021b      	lsls	r3, r3, #8
 8007c84:	d50f      	bpl.n	8007ca6 <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007c86:	4b25      	ldr	r3, [pc, #148]	; (8007d1c <ADC_Enable+0xc4>)
 8007c88:	4925      	ldr	r1, [pc, #148]	; (8007d20 <ADC_Enable+0xc8>)
 8007c8a:	6818      	ldr	r0, [r3, #0]
 8007c8c:	f7f8 fa58 	bl	8000140 <__udivsi3>
 8007c90:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8007c92:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8007c94:	9b01      	ldr	r3, [sp, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d005      	beq.n	8007ca6 <ADC_Enable+0x4e>
        wait_loop_index--;
 8007c9a:	9b01      	ldr	r3, [sp, #4]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8007ca0:	9b01      	ldr	r3, [sp, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1f9      	bne.n	8007c9a <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8007ca6:	7e63      	ldrb	r3, [r4, #25]
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d10b      	bne.n	8007cc4 <ADC_Enable+0x6c>
  return HAL_OK;
 8007cac:	2000      	movs	r0, #0
}
 8007cae:	b003      	add	sp, #12
 8007cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cb2:	2110      	movs	r1, #16
 8007cb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8007cb6:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007cbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8007cc2:	e7f4      	b.n	8007cae <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 8007cc4:	f7ff fcee 	bl	80076a4 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007cc8:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8007cca:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	07d2      	lsls	r2, r2, #31
 8007cd0:	d4ec      	bmi.n	8007cac <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007cd2:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 8007cd4:	4f0f      	ldr	r7, [pc, #60]	; (8007d14 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007cd6:	689a      	ldr	r2, [r3, #8]
 8007cd8:	4215      	tst	r5, r2
 8007cda:	d103      	bne.n	8007ce4 <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 8007cdc:	689a      	ldr	r2, [r3, #8]
 8007cde:	403a      	ands	r2, r7
 8007ce0:	432a      	orrs	r2, r5
 8007ce2:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007ce4:	f7ff fcde 	bl	80076a4 <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ce8:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007cea:	1b80      	subs	r0, r0, r6
 8007cec:	2802      	cmp	r0, #2
 8007cee:	d902      	bls.n	8007cf6 <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	4215      	tst	r5, r2
 8007cf4:	d003      	beq.n	8007cfe <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	4215      	tst	r5, r2
 8007cfa:	d0ec      	beq.n	8007cd6 <ADC_Enable+0x7e>
 8007cfc:	e7d6      	b.n	8007cac <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cfe:	2210      	movs	r2, #16
 8007d00:	6da3      	ldr	r3, [r4, #88]	; 0x58
            return HAL_ERROR;
 8007d02:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d04:	4313      	orrs	r3, r2
 8007d06:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d08:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007d0a:	432b      	orrs	r3, r5
 8007d0c:	65e3      	str	r3, [r4, #92]	; 0x5c
            return HAL_ERROR;
 8007d0e:	e7ce      	b.n	8007cae <ADC_Enable+0x56>
 8007d10:	80000017 	.word	0x80000017
 8007d14:	7fffffe8 	.word	0x7fffffe8
 8007d18:	40012708 	.word	0x40012708
 8007d1c:	200000e4 	.word	0x200000e4
 8007d20:	00030d40 	.word	0x00030d40

08007d24 <HAL_ADC_Start_DMA>:
{
 8007d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d26:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007d28:	6805      	ldr	r5, [r0, #0]
{
 8007d2a:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007d2c:	68ae      	ldr	r6, [r5, #8]
 8007d2e:	4688      	mov	r8, r1
 8007d30:	0017      	movs	r7, r2
    tmp_hal_status = HAL_BUSY;
 8007d32:	2002      	movs	r0, #2
{
 8007d34:	b500      	push	{lr}
 8007d36:	0776      	lsls	r6, r6, #29
 8007d38:	d414      	bmi.n	8007d64 <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 8007d3a:	2254      	movs	r2, #84	; 0x54
 8007d3c:	5ca3      	ldrb	r3, [r4, r2]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d010      	beq.n	8007d64 <HAL_ADC_Start_DMA+0x40>
 8007d42:	2301      	movs	r3, #1
 8007d44:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8007d46:	68ea      	ldr	r2, [r5, #12]
 8007d48:	4213      	tst	r3, r2
 8007d4a:	d106      	bne.n	8007d5a <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d4c:	68aa      	ldr	r2, [r5, #8]
 8007d4e:	4213      	tst	r3, r2
 8007d50:	d131      	bne.n	8007db6 <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8007d52:	2201      	movs	r2, #1
 8007d54:	68eb      	ldr	r3, [r5, #12]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8007d5a:	0020      	movs	r0, r4
 8007d5c:	f7ff ff7c 	bl	8007c58 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007d60:	2800      	cmp	r0, #0
 8007d62:	d002      	beq.n	8007d6a <HAL_ADC_Start_DMA+0x46>
}
 8007d64:	bc80      	pop	{r7}
 8007d66:	46b8      	mov	r8, r7
 8007d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8007d6a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007d6c:	4b15      	ldr	r3, [pc, #84]	; (8007dc4 <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007d6e:	6d25      	ldr	r5, [r4, #80]	; 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8007d70:	401a      	ands	r2, r3
 8007d72:	2380      	movs	r3, #128	; 0x80
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	4313      	orrs	r3, r2
 8007d78:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007d7a:	4b13      	ldr	r3, [pc, #76]	; (8007dc8 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 8007d7c:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007d7e:	62eb      	str	r3, [r5, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007d80:	4b12      	ldr	r3, [pc, #72]	; (8007dcc <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d82:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007d84:	632b      	str	r3, [r5, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007d86:	4b12      	ldr	r3, [pc, #72]	; (8007dd0 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007d88:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007d8a:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007d8c:	231c      	movs	r3, #28
 8007d8e:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8007d90:	3338      	adds	r3, #56	; 0x38
 8007d92:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d94:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007d96:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007d9c:	4642      	mov	r2, r8
 8007d9e:	003b      	movs	r3, r7
 8007da0:	3140      	adds	r1, #64	; 0x40
 8007da2:	f000 f8ef 	bl	8007f84 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007da6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007da8:	490a      	ldr	r1, [pc, #40]	; (8007dd4 <HAL_ADC_Start_DMA+0xb0>)
 8007daa:	6893      	ldr	r3, [r2, #8]
 8007dac:	400b      	ands	r3, r1
 8007dae:	2104      	movs	r1, #4
 8007db0:	430b      	orrs	r3, r1
 8007db2:	6093      	str	r3, [r2, #8]
}
 8007db4:	e7d6      	b.n	8007d64 <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 8007db6:	68ab      	ldr	r3, [r5, #8]
 8007db8:	4a06      	ldr	r2, [pc, #24]	; (8007dd4 <HAL_ADC_Start_DMA+0xb0>)
 8007dba:	4013      	ands	r3, r2
 8007dbc:	4303      	orrs	r3, r0
 8007dbe:	60ab      	str	r3, [r5, #8]
}
 8007dc0:	e7c7      	b.n	8007d52 <HAL_ADC_Start_DMA+0x2e>
 8007dc2:	46c0      	nop			; (mov r8, r8)
 8007dc4:	fffff0fe 	.word	0xfffff0fe
 8007dc8:	08007965 	.word	0x08007965
 8007dcc:	08007939 	.word	0x08007939
 8007dd0:	08007949 	.word	0x08007949
 8007dd4:	7fffffe8 	.word	0x7fffffe8

08007dd8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007dd8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	db14      	blt.n	8007e08 <HAL_NVIC_SetPriority+0x30>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007dde:	4b15      	ldr	r3, [pc, #84]	; (8007e34 <HAL_NVIC_SetPriority+0x5c>)
 8007de0:	2203      	movs	r2, #3
 8007de2:	469c      	mov	ip, r3
 8007de4:	23ff      	movs	r3, #255	; 0xff
 8007de6:	0884      	lsrs	r4, r0, #2
 8007de8:	4002      	ands	r2, r0
 8007dea:	0018      	movs	r0, r3
 8007dec:	26c0      	movs	r6, #192	; 0xc0
 8007dee:	00d2      	lsls	r2, r2, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007df0:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007df2:	4090      	lsls	r0, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007df4:	400b      	ands	r3, r1
 8007df6:	4093      	lsls	r3, r2
 8007df8:	00a4      	lsls	r4, r4, #2
 8007dfa:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007dfc:	00b6      	lsls	r6, r6, #2
 8007dfe:	59a5      	ldr	r5, [r4, r6]
 8007e00:	4385      	bics	r5, r0
 8007e02:	432b      	orrs	r3, r5
 8007e04:	51a3      	str	r3, [r4, r6]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8007e06:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007e08:	4a0b      	ldr	r2, [pc, #44]	; (8007e38 <HAL_NVIC_SetPriority+0x60>)
 8007e0a:	230f      	movs	r3, #15
 8007e0c:	4694      	mov	ip, r2
 8007e0e:	2203      	movs	r2, #3
 8007e10:	4003      	ands	r3, r0
 8007e12:	4010      	ands	r0, r2
 8007e14:	32fc      	adds	r2, #252	; 0xfc
 8007e16:	0015      	movs	r5, r2
 8007e18:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007e1a:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007e1c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007e1e:	400a      	ands	r2, r1
 8007e20:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007e22:	3b08      	subs	r3, #8
 8007e24:	089b      	lsrs	r3, r3, #2
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	4463      	add	r3, ip
 8007e2a:	69dc      	ldr	r4, [r3, #28]
 8007e2c:	43ac      	bics	r4, r5
 8007e2e:	4322      	orrs	r2, r4
 8007e30:	61da      	str	r2, [r3, #28]
 8007e32:	e7e8      	b.n	8007e06 <HAL_NVIC_SetPriority+0x2e>
 8007e34:	e000e100 	.word	0xe000e100
 8007e38:	e000ed00 	.word	0xe000ed00

08007e3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	db05      	blt.n	8007e4c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e40:	221f      	movs	r2, #31
 8007e42:	2301      	movs	r3, #1
 8007e44:	4002      	ands	r2, r0
 8007e46:	4093      	lsls	r3, r2
 8007e48:	4a01      	ldr	r2, [pc, #4]	; (8007e50 <HAL_NVIC_EnableIRQ+0x14>)
 8007e4a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007e4c:	4770      	bx	lr
 8007e4e:	46c0      	nop			; (mov r8, r8)
 8007e50:	e000e100 	.word	0xe000e100

08007e54 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e54:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e56:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8007e58:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 8007e5a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007e5c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8007e5e:	2c00      	cmp	r4, #0
 8007e60:	d002      	beq.n	8007e68 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e62:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8007e64:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8007e66:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007e68:	241c      	movs	r4, #28
 8007e6a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8007e6c:	4e08      	ldr	r6, [pc, #32]	; (8007e90 <DMA_SetConfig+0x3c>)
 8007e6e:	4025      	ands	r5, r4
 8007e70:	3c1b      	subs	r4, #27
 8007e72:	40ac      	lsls	r4, r5
 8007e74:	6877      	ldr	r7, [r6, #4]
 8007e76:	433c      	orrs	r4, r7
 8007e78:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007e7a:	6804      	ldr	r4, [r0, #0]
 8007e7c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e7e:	6883      	ldr	r3, [r0, #8]
 8007e80:	2b10      	cmp	r3, #16
 8007e82:	d002      	beq.n	8007e8a <DMA_SetConfig+0x36>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8007e84:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8007e86:	60e2      	str	r2, [r4, #12]
  }
}
 8007e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = DstAddress;
 8007e8a:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8007e8c:	60e1      	str	r1, [r4, #12]
 8007e8e:	e7fb      	b.n	8007e88 <DMA_SetConfig+0x34>
 8007e90:	40020000 	.word	0x40020000

08007e94 <HAL_DMA_Init>:
{
 8007e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e96:	46c6      	mov	lr, r8
 8007e98:	0004      	movs	r4, r0
 8007e9a:	b500      	push	{lr}
  if (hdma == NULL)
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d062      	beq.n	8007f66 <HAL_DMA_Init+0xd2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007ea0:	6805      	ldr	r5, [r0, #0]
 8007ea2:	4b32      	ldr	r3, [pc, #200]	; (8007f6c <HAL_DMA_Init+0xd8>)
 8007ea4:	2114      	movs	r1, #20
 8007ea6:	18e8      	adds	r0, r5, r3
 8007ea8:	f7f8 f94a 	bl	8000140 <__udivsi3>
 8007eac:	0083      	lsls	r3, r0, #2
 8007eae:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	2325      	movs	r3, #37	; 0x25
 8007eb4:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007eb6:	682b      	ldr	r3, [r5, #0]
 8007eb8:	4a2d      	ldr	r2, [pc, #180]	; (8007f70 <HAL_DMA_Init+0xdc>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007eba:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007ec0:	68e3      	ldr	r3, [r4, #12]
 8007ec2:	6921      	ldr	r1, [r4, #16]
 8007ec4:	4333      	orrs	r3, r6
 8007ec6:	430b      	orrs	r3, r1
 8007ec8:	6961      	ldr	r1, [r4, #20]
 8007eca:	682a      	ldr	r2, [r5, #0]
 8007ecc:	430b      	orrs	r3, r1
 8007ece:	69a1      	ldr	r1, [r4, #24]
 8007ed0:	430b      	orrs	r3, r1
 8007ed2:	69e1      	ldr	r1, [r4, #28]
 8007ed4:	430b      	orrs	r3, r1
 8007ed6:	6a21      	ldr	r1, [r4, #32]
 8007ed8:	430b      	orrs	r3, r1
 8007eda:	4313      	orrs	r3, r2
 8007edc:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007ede:	4b25      	ldr	r3, [pc, #148]	; (8007f74 <HAL_DMA_Init+0xe0>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007ee0:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007ee2:	469c      	mov	ip, r3
 8007ee4:	4460      	add	r0, ip
 8007ee6:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007ee8:	20ff      	movs	r0, #255	; 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007eea:	4b23      	ldr	r3, [pc, #140]	; (8007f78 <HAL_DMA_Init+0xe4>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007eec:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007eee:	64a3      	str	r3, [r4, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007ef0:	6467      	str	r7, [r4, #68]	; 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007ef2:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ef4:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007ef6:	f7f8 f923 	bl	8000140 <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007efa:	231f      	movs	r3, #31
 8007efc:	2201      	movs	r2, #1
 8007efe:	4003      	ands	r3, r0
 8007f00:	0010      	movs	r0, r2
 8007f02:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007f04:	2380      	movs	r3, #128	; 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007f06:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007f08:	01db      	lsls	r3, r3, #7
 8007f0a:	429e      	cmp	r6, r3
 8007f0c:	d021      	beq.n	8007f52 <HAL_DMA_Init+0xbe>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007f0e:	233f      	movs	r3, #63	; 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f10:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007f12:	6861      	ldr	r1, [r4, #4]
 8007f14:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007f16:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007f18:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f1a:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007f1c:	2903      	cmp	r1, #3
 8007f1e:	d81d      	bhi.n	8007f5c <HAL_DMA_Init+0xc8>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007f20:	2003      	movs	r0, #3
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f22:	4916      	ldr	r1, [pc, #88]	; (8007f7c <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f24:	4d16      	ldr	r5, [pc, #88]	; (8007f80 <HAL_DMA_Init+0xec>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f26:	1859      	adds	r1, r3, r1
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	4003      	ands	r3, r0
 8007f2c:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007f2e:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007f30:	0089      	lsls	r1, r1, #2
 8007f32:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f34:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007f36:	65a2      	str	r2, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007f38:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f3a:	606a      	str	r2, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f3c:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007f3e:	2225      	movs	r2, #37	; 0x25
 8007f40:	2101      	movs	r1, #1
  return HAL_OK;
 8007f42:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f44:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8007f46:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8007f48:	3a01      	subs	r2, #1
 8007f4a:	54a3      	strb	r3, [r4, r2]
}
 8007f4c:	bc80      	pop	{r7}
 8007f4e:	46b8      	mov	r8, r7
 8007f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007f52:	2300      	movs	r3, #0
 8007f54:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007f56:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f58:	4643      	mov	r3, r8
 8007f5a:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8007f60:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007f62:	65a3      	str	r3, [r4, #88]	; 0x58
 8007f64:	e7ea      	b.n	8007f3c <HAL_DMA_Init+0xa8>
    return HAL_ERROR;
 8007f66:	2001      	movs	r0, #1
 8007f68:	e7f0      	b.n	8007f4c <HAL_DMA_Init+0xb8>
 8007f6a:	46c0      	nop			; (mov r8, r8)
 8007f6c:	bffdfff8 	.word	0xbffdfff8
 8007f70:	ffff800f 	.word	0xffff800f
 8007f74:	10008200 	.word	0x10008200
 8007f78:	40020880 	.word	0x40020880
 8007f7c:	1000823f 	.word	0x1000823f
 8007f80:	40020940 	.word	0x40020940

08007f84 <HAL_DMA_Start_IT>:
{
 8007f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f86:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8007f88:	2024      	movs	r0, #36	; 0x24
 8007f8a:	5c25      	ldrb	r5, [r4, r0]
 8007f8c:	2d01      	cmp	r5, #1
 8007f8e:	d035      	beq.n	8007ffc <HAL_DMA_Start_IT+0x78>
 8007f90:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8007f92:	2625      	movs	r6, #37	; 0x25
  __HAL_LOCK(hdma);
 8007f94:	5425      	strb	r5, [r4, r0]
  if (hdma->State == HAL_DMA_STATE_READY)
 8007f96:	5da5      	ldrb	r5, [r4, r6]
 8007f98:	b2ef      	uxtb	r7, r5
 8007f9a:	2d01      	cmp	r5, #1
 8007f9c:	d005      	beq.n	8007faa <HAL_DMA_Start_IT+0x26>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007f9e:	2380      	movs	r3, #128	; 0x80
 8007fa0:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	5423      	strb	r3, [r4, r0]
    status = HAL_ERROR;
 8007fa6:	2001      	movs	r0, #1
}
 8007fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8007faa:	3822      	subs	r0, #34	; 0x22
 8007fac:	55a0      	strb	r0, [r4, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007fae:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8007fb0:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007fb2:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8007fb4:	6828      	ldr	r0, [r5, #0]
 8007fb6:	43b8      	bics	r0, r7
 8007fb8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007fba:	0020      	movs	r0, r4
 8007fbc:	f7ff ff4a 	bl	8007e54 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8007fc0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d01c      	beq.n	8008000 <HAL_DMA_Start_IT+0x7c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007fc6:	220e      	movs	r2, #14
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007fce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007fd0:	6813      	ldr	r3, [r2, #0]
 8007fd2:	03db      	lsls	r3, r3, #15
 8007fd4:	d504      	bpl.n	8007fe0 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007fd6:	2380      	movs	r3, #128	; 0x80
 8007fd8:	6811      	ldr	r1, [r2, #0]
 8007fda:	005b      	lsls	r3, r3, #1
 8007fdc:	430b      	orrs	r3, r1
 8007fde:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8007fe0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d004      	beq.n	8007ff0 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007fe6:	2280      	movs	r2, #128	; 0x80
 8007fe8:	6819      	ldr	r1, [r3, #0]
 8007fea:	0052      	lsls	r2, r2, #1
 8007fec:	430a      	orrs	r2, r1
 8007fee:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ff4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	602b      	str	r3, [r5, #0]
 8007ffa:	e7d5      	b.n	8007fa8 <HAL_DMA_Start_IT+0x24>
  __HAL_LOCK(hdma);
 8007ffc:	2002      	movs	r0, #2
 8007ffe:	e7d3      	b.n	8007fa8 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008000:	2204      	movs	r2, #4
 8008002:	682b      	ldr	r3, [r5, #0]
 8008004:	4393      	bics	r3, r2
 8008006:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008008:	682b      	ldr	r3, [r5, #0]
 800800a:	3206      	adds	r2, #6
 800800c:	4313      	orrs	r3, r2
 800800e:	602b      	str	r3, [r5, #0]
 8008010:	e7dd      	b.n	8007fce <HAL_DMA_Start_IT+0x4a>
 8008012:	46c0      	nop			; (mov r8, r8)

08008014 <HAL_DMA_Abort>:
{
 8008014:	b570      	push	{r4, r5, r6, lr}
  if (NULL == hdma)
 8008016:	2800      	cmp	r0, #0
 8008018:	d034      	beq.n	8008084 <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800801a:	2325      	movs	r3, #37	; 0x25
 800801c:	5cc3      	ldrb	r3, [r0, r3]
 800801e:	2b02      	cmp	r3, #2
 8008020:	d129      	bne.n	8008076 <HAL_DMA_Abort+0x62>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008022:	210e      	movs	r1, #14
 8008024:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008026:	4c18      	ldr	r4, [pc, #96]	; (8008088 <HAL_DMA_Abort+0x74>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008028:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800802a:	261c      	movs	r6, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800802c:	438b      	bics	r3, r1
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800802e:	6c41      	ldr	r1, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008030:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008032:	680b      	ldr	r3, [r1, #0]
 8008034:	4023      	ands	r3, r4
 8008036:	600b      	str	r3, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8008038:	2301      	movs	r3, #1
 800803a:	6811      	ldr	r1, [r2, #0]
 800803c:	4399      	bics	r1, r3
 800803e:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8008040:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008042:	4912      	ldr	r1, [pc, #72]	; (800808c <HAL_DMA_Abort+0x78>)
 8008044:	4032      	ands	r2, r6
 8008046:	4093      	lsls	r3, r2
 8008048:	684d      	ldr	r5, [r1, #4]
 800804a:	432b      	orrs	r3, r5
 800804c:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800804e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8008050:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008052:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8008054:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008056:	2b00      	cmp	r3, #0
 8008058:	d005      	beq.n	8008066 <HAL_DMA_Abort+0x52>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	4022      	ands	r2, r4
 800805e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008060:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8008062:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008064:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8008066:	2325      	movs	r3, #37	; 0x25
 8008068:	2201      	movs	r2, #1
 800806a:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 800806c:	2200      	movs	r2, #0
 800806e:	3b01      	subs	r3, #1
 8008070:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8008072:	2000      	movs	r0, #0
}
 8008074:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008076:	2304      	movs	r3, #4
    __HAL_UNLOCK(hdma);
 8008078:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800807a:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 800807c:	3320      	adds	r3, #32
 800807e:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8008080:	2001      	movs	r0, #1
 8008082:	e7f7      	b.n	8008074 <HAL_DMA_Abort+0x60>
    return HAL_ERROR;
 8008084:	2001      	movs	r0, #1
 8008086:	e7f5      	b.n	8008074 <HAL_DMA_Abort+0x60>
 8008088:	fffffeff 	.word	0xfffffeff
 800808c:	40020000 	.word	0x40020000

08008090 <HAL_DMA_Abort_IT>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008090:	2325      	movs	r3, #37	; 0x25
{
 8008092:	b570      	push	{r4, r5, r6, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8008094:	5cc3      	ldrb	r3, [r0, r3]
 8008096:	2b02      	cmp	r3, #2
 8008098:	d003      	beq.n	80080a2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800809a:	2304      	movs	r3, #4
 800809c:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 800809e:	2001      	movs	r0, #1
}
 80080a0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080a2:	210e      	movs	r1, #14
 80080a4:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80080a6:	261c      	movs	r6, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080a8:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80080aa:	4c16      	ldr	r4, [pc, #88]	; (8008104 <HAL_DMA_Abort_IT+0x74>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080ac:	438b      	bics	r3, r1
 80080ae:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80080b0:	2301      	movs	r3, #1
 80080b2:	6811      	ldr	r1, [r2, #0]
 80080b4:	4399      	bics	r1, r3
 80080b6:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80080b8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80080ba:	680a      	ldr	r2, [r1, #0]
 80080bc:	4022      	ands	r2, r4
 80080be:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80080c0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80080c2:	4911      	ldr	r1, [pc, #68]	; (8008108 <HAL_DMA_Abort_IT+0x78>)
 80080c4:	4032      	ands	r2, r6
 80080c6:	4093      	lsls	r3, r2
 80080c8:	684d      	ldr	r5, [r1, #4]
 80080ca:	432b      	orrs	r3, r5
 80080cc:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80080ce:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80080d0:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80080d2:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80080d4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d005      	beq.n	80080e6 <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	4022      	ands	r2, r4
 80080de:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80080e0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80080e2:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80080e4:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80080e6:	2325      	movs	r3, #37	; 0x25
 80080e8:	2201      	movs	r2, #1
 80080ea:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 80080ec:	2200      	movs	r2, #0
 80080ee:	3b01      	subs	r3, #1
 80080f0:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 80080f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d002      	beq.n	80080fe <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 80080f8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80080fa:	2000      	movs	r0, #0
 80080fc:	e7d0      	b.n	80080a0 <HAL_DMA_Abort_IT+0x10>
 80080fe:	2000      	movs	r0, #0
 8008100:	e7ce      	b.n	80080a0 <HAL_DMA_Abort_IT+0x10>
 8008102:	46c0      	nop			; (mov r8, r8)
 8008104:	fffffeff 	.word	0xfffffeff
 8008108:	40020000 	.word	0x40020000

0800810c <HAL_DMA_IRQHandler>:
{
 800810c:	b570      	push	{r4, r5, r6, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800810e:	211c      	movs	r1, #28
 8008110:	2404      	movs	r4, #4
  uint32_t flag_it = DMA1->ISR;
 8008112:	4b2b      	ldr	r3, [pc, #172]	; (80081c0 <HAL_DMA_IRQHandler+0xb4>)
  uint32_t source_it = hdma->Instance->CCR;
 8008114:	6806      	ldr	r6, [r0, #0]
  uint32_t flag_it = DMA1->ISR;
 8008116:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008118:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800811a:	6835      	ldr	r5, [r6, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800811c:	400b      	ands	r3, r1
 800811e:	0021      	movs	r1, r4
 8008120:	4099      	lsls	r1, r3
 8008122:	420a      	tst	r2, r1
 8008124:	d010      	beq.n	8008148 <HAL_DMA_IRQHandler+0x3c>
 8008126:	422c      	tst	r4, r5
 8008128:	d00e      	beq.n	8008148 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800812a:	6833      	ldr	r3, [r6, #0]
 800812c:	069b      	lsls	r3, r3, #26
 800812e:	d402      	bmi.n	8008136 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008130:	6833      	ldr	r3, [r6, #0]
 8008132:	43a3      	bics	r3, r4
 8008134:	6033      	str	r3, [r6, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8008136:	4b22      	ldr	r3, [pc, #136]	; (80081c0 <HAL_DMA_IRQHandler+0xb4>)
 8008138:	685a      	ldr	r2, [r3, #4]
 800813a:	4311      	orrs	r1, r2
 800813c:	6059      	str	r1, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800813e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008140:	2b00      	cmp	r3, #0
 8008142:	d000      	beq.n	8008146 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 8008144:	4798      	blx	r3
}
 8008146:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8008148:	2402      	movs	r4, #2
 800814a:	0021      	movs	r1, r4
 800814c:	4099      	lsls	r1, r3
 800814e:	420a      	tst	r2, r1
 8008150:	d017      	beq.n	8008182 <HAL_DMA_IRQHandler+0x76>
 8008152:	422c      	tst	r4, r5
 8008154:	d015      	beq.n	8008182 <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008156:	6833      	ldr	r3, [r6, #0]
 8008158:	069b      	lsls	r3, r3, #26
 800815a:	d406      	bmi.n	800816a <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800815c:	220a      	movs	r2, #10
 800815e:	6833      	ldr	r3, [r6, #0]
 8008160:	4393      	bics	r3, r2
 8008162:	6033      	str	r3, [r6, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8008164:	2325      	movs	r3, #37	; 0x25
 8008166:	3a09      	subs	r2, #9
 8008168:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800816a:	4b15      	ldr	r3, [pc, #84]	; (80081c0 <HAL_DMA_IRQHandler+0xb4>)
 800816c:	685a      	ldr	r2, [r3, #4]
 800816e:	4311      	orrs	r1, r2
 8008170:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 8008172:	2200      	movs	r2, #0
 8008174:	2324      	movs	r3, #36	; 0x24
 8008176:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8008178:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800817a:	2b00      	cmp	r3, #0
 800817c:	d0e3      	beq.n	8008146 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 800817e:	4798      	blx	r3
  return;
 8008180:	e7e1      	b.n	8008146 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008182:	2108      	movs	r1, #8
 8008184:	000c      	movs	r4, r1
 8008186:	409c      	lsls	r4, r3
 8008188:	4222      	tst	r2, r4
 800818a:	d0dc      	beq.n	8008146 <HAL_DMA_IRQHandler+0x3a>
 800818c:	4229      	tst	r1, r5
 800818e:	d0da      	beq.n	8008146 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008190:	6832      	ldr	r2, [r6, #0]
 8008192:	3106      	adds	r1, #6
 8008194:	438a      	bics	r2, r1
 8008196:	6032      	str	r2, [r6, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8008198:	2201      	movs	r2, #1
 800819a:	0015      	movs	r5, r2
 800819c:	409d      	lsls	r5, r3
 800819e:	002b      	movs	r3, r5
 80081a0:	4907      	ldr	r1, [pc, #28]	; (80081c0 <HAL_DMA_IRQHandler+0xb4>)
 80081a2:	684c      	ldr	r4, [r1, #4]
 80081a4:	4323      	orrs	r3, r4
 80081a6:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80081a8:	2325      	movs	r3, #37	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80081aa:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80081ac:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 80081ae:	2200      	movs	r2, #0
 80081b0:	3b01      	subs	r3, #1
 80081b2:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 80081b4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d0c5      	beq.n	8008146 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80081ba:	4798      	blx	r3
  return;
 80081bc:	e7c3      	b.n	8008146 <HAL_DMA_IRQHandler+0x3a>
 80081be:	46c0      	nop			; (mov r8, r8)
 80081c0:	40020000 	.word	0x40020000

080081c4 <HAL_DMAEx_MUX_IRQHandler>:
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 80081c4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80081c6:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80081c8:	6819      	ldr	r1, [r3, #0]
{
 80081ca:	b570      	push	{r4, r5, r6, lr}
 80081cc:	0004      	movs	r4, r0
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 80081ce:	420a      	tst	r2, r1
 80081d0:	d00f      	beq.n	80081f2 <HAL_DMAEx_MUX_IRQHandler+0x2e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80081d2:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80081d4:	4d13      	ldr	r5, [pc, #76]	; (8008224 <HAL_DMAEx_MUX_IRQHandler+0x60>)
 80081d6:	6801      	ldr	r1, [r0, #0]
 80081d8:	4029      	ands	r1, r5
 80081da:	6001      	str	r1, [r0, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 80081de:	2380      	movs	r3, #128	; 0x80
 80081e0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4313      	orrs	r3, r2
 80081e6:	63e3      	str	r3, [r4, #60]	; 0x3c

    if (hdma->XferErrorCallback != NULL)
 80081e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <HAL_DMAEx_MUX_IRQHandler+0x2e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80081ee:	0020      	movs	r0, r4
 80081f0:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 80081f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d013      	beq.n	8008220 <HAL_DMAEx_MUX_IRQHandler+0x5c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80081f8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80081fa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80081fc:	6810      	ldr	r0, [r2, #0]
 80081fe:	4201      	tst	r1, r0
 8008200:	d00e      	beq.n	8008220 <HAL_DMAEx_MUX_IRQHandler+0x5c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	4d07      	ldr	r5, [pc, #28]	; (8008224 <HAL_DMAEx_MUX_IRQHandler+0x60>)
 8008206:	4028      	ands	r0, r5
 8008208:	6018      	str	r0, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 800820a:	2380      	movs	r3, #128	; 0x80
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800820c:	6051      	str	r1, [r2, #4]
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 800820e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008210:	00db      	lsls	r3, r3, #3
 8008212:	4313      	orrs	r3, r2
 8008214:	63e3      	str	r3, [r4, #60]	; 0x3c

      if (hdma->XferErrorCallback != NULL)
 8008216:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008218:	2b00      	cmp	r3, #0
 800821a:	d001      	beq.n	8008220 <HAL_DMAEx_MUX_IRQHandler+0x5c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800821c:	0020      	movs	r0, r4
 800821e:	4798      	blx	r3
      }
    }
  }
}
 8008220:	bd70      	pop	{r4, r5, r6, pc}
 8008222:	46c0      	nop			; (mov r8, r8)
 8008224:	fffffeff 	.word	0xfffffeff

08008228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800822a:	46de      	mov	lr, fp
 800822c:	4657      	mov	r7, sl
 800822e:	464e      	mov	r6, r9
 8008230:	4645      	mov	r5, r8
 8008232:	b5e0      	push	{r5, r6, r7, lr}
 8008234:	468b      	mov	fp, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008236:	6809      	ldr	r1, [r1, #0]
 8008238:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800823a:	2300      	movs	r3, #0
{
 800823c:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800823e:	2900      	cmp	r1, #0
 8008240:	d07a      	beq.n	8008338 <HAL_GPIO_Init+0x110>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008242:	2601      	movs	r6, #1
 8008244:	000c      	movs	r4, r1
 8008246:	409e      	lsls	r6, r3
 8008248:	4034      	ands	r4, r6
 800824a:	46a2      	mov	sl, r4

    if (iocurrent != 0x00u)
 800824c:	4231      	tst	r1, r6
 800824e:	d06d      	beq.n	800832c <HAL_GPIO_Init+0x104>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008250:	465c      	mov	r4, fp
 8008252:	2503      	movs	r5, #3
 8008254:	6864      	ldr	r4, [r4, #4]
 8008256:	4025      	ands	r5, r4
 8008258:	46ac      	mov	ip, r5
 800825a:	3d01      	subs	r5, #1
 800825c:	2d01      	cmp	r5, #1
 800825e:	d800      	bhi.n	8008262 <HAL_GPIO_Init+0x3a>
 8008260:	e071      	b.n	8008346 <HAL_GPIO_Init+0x11e>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008262:	4665      	mov	r5, ip
 8008264:	2d03      	cmp	r5, #3
 8008266:	d000      	beq.n	800826a <HAL_GPIO_Init+0x42>
 8008268:	e0b4      	b.n	80083d4 <HAL_GPIO_Init+0x1ac>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800826a:	4666      	mov	r6, ip
 800826c:	4096      	lsls	r6, r2
 800826e:	43f5      	mvns	r5, r6
 8008270:	9500      	str	r5, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
        GPIOx->AFR[position >> 3u] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008272:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008274:	9d00      	ldr	r5, [sp, #0]
 8008276:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008278:	432e      	orrs	r6, r5
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800827a:	25c0      	movs	r5, #192	; 0xc0
 800827c:	02ad      	lsls	r5, r5, #10
      GPIOx->MODER = temp;
 800827e:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008280:	422c      	tst	r4, r5
 8008282:	d053      	beq.n	800832c <HAL_GPIO_Init+0x104>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008284:	4e67      	ldr	r6, [pc, #412]	; (8008424 <HAL_GPIO_Init+0x1fc>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8008286:	2703      	movs	r7, #3
 8008288:	46b4      	mov	ip, r6
        temp = EXTI->EXTICR[position >> 2u];
 800828a:	089d      	lsrs	r5, r3, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800828c:	401f      	ands	r7, r3
 800828e:	00ff      	lsls	r7, r7, #3
 8008290:	00ad      	lsls	r5, r5, #2
 8008292:	4465      	add	r5, ip
 8008294:	46bc      	mov	ip, r7
        temp = EXTI->EXTICR[position >> 2u];
 8008296:	6e2e      	ldr	r6, [r5, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8008298:	270f      	movs	r7, #15
        temp = EXTI->EXTICR[position >> 2u];
 800829a:	46b1      	mov	r9, r6
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800829c:	4666      	mov	r6, ip
 800829e:	40b7      	lsls	r7, r6
 80082a0:	003e      	movs	r6, r7
 80082a2:	464f      	mov	r7, r9
 80082a4:	43b7      	bics	r7, r6
 80082a6:	46b9      	mov	r9, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80082a8:	27a0      	movs	r7, #160	; 0xa0
 80082aa:	05ff      	lsls	r7, r7, #23
 80082ac:	42b8      	cmp	r0, r7
 80082ae:	d012      	beq.n	80082d6 <HAL_GPIO_Init+0xae>
 80082b0:	4f5d      	ldr	r7, [pc, #372]	; (8008428 <HAL_GPIO_Init+0x200>)
 80082b2:	42b8      	cmp	r0, r7
 80082b4:	d100      	bne.n	80082b8 <HAL_GPIO_Init+0x90>
 80082b6:	e0a5      	b.n	8008404 <HAL_GPIO_Init+0x1dc>
 80082b8:	4f5c      	ldr	r7, [pc, #368]	; (800842c <HAL_GPIO_Init+0x204>)
 80082ba:	42b8      	cmp	r0, r7
 80082bc:	d100      	bne.n	80082c0 <HAL_GPIO_Init+0x98>
 80082be:	e0a9      	b.n	8008414 <HAL_GPIO_Init+0x1ec>
 80082c0:	4f5b      	ldr	r7, [pc, #364]	; (8008430 <HAL_GPIO_Init+0x208>)
 80082c2:	42b8      	cmp	r0, r7
 80082c4:	d100      	bne.n	80082c8 <HAL_GPIO_Init+0xa0>
 80082c6:	e096      	b.n	80083f6 <HAL_GPIO_Init+0x1ce>
 80082c8:	4666      	mov	r6, ip
 80082ca:	2705      	movs	r7, #5
 80082cc:	40b7      	lsls	r7, r6
 80082ce:	003e      	movs	r6, r7
 80082d0:	464f      	mov	r7, r9
 80082d2:	4337      	orrs	r7, r6
 80082d4:	46b9      	mov	r9, r7
        EXTI->EXTICR[position >> 2u] = temp;
 80082d6:	464e      	mov	r6, r9
 80082d8:	662e      	str	r6, [r5, #96]	; 0x60

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
 80082da:	4656      	mov	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80082dc:	2780      	movs	r7, #128	; 0x80
        temp &= ~(iocurrent);
 80082de:	43f6      	mvns	r6, r6
        temp = EXTI->RTSR1;
 80082e0:	4d50      	ldr	r5, [pc, #320]	; (8008424 <HAL_GPIO_Init+0x1fc>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80082e2:	037f      	lsls	r7, r7, #13
        temp &= ~(iocurrent);
 80082e4:	46b0      	mov	r8, r6
        temp = EXTI->RTSR1;
 80082e6:	682d      	ldr	r5, [r5, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80082e8:	423c      	tst	r4, r7
 80082ea:	d000      	beq.n	80082ee <HAL_GPIO_Init+0xc6>
 80082ec:	e080      	b.n	80083f0 <HAL_GPIO_Init+0x1c8>
        temp &= ~(iocurrent);
 80082ee:	4035      	ands	r5, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80082f0:	2780      	movs	r7, #128	; 0x80
        EXTI->RTSR1 = temp;
 80082f2:	4e4c      	ldr	r6, [pc, #304]	; (8008424 <HAL_GPIO_Init+0x1fc>)
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80082f4:	03bf      	lsls	r7, r7, #14
        EXTI->RTSR1 = temp;
 80082f6:	6035      	str	r5, [r6, #0]
        temp = EXTI->FTSR1;
 80082f8:	6875      	ldr	r5, [r6, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80082fa:	423c      	tst	r4, r7
 80082fc:	d000      	beq.n	8008300 <HAL_GPIO_Init+0xd8>
 80082fe:	e074      	b.n	80083ea <HAL_GPIO_Init+0x1c2>
        temp &= ~(iocurrent);
 8008300:	4646      	mov	r6, r8
 8008302:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8008304:	4e47      	ldr	r6, [pc, #284]	; (8008424 <HAL_GPIO_Init+0x1fc>)
 8008306:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008308:	2584      	movs	r5, #132	; 0x84
 800830a:	5975      	ldr	r5, [r6, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800830c:	03a7      	lsls	r7, r4, #14
 800830e:	d469      	bmi.n	80083e4 <HAL_GPIO_Init+0x1bc>
        temp &= ~(iocurrent);
 8008310:	4646      	mov	r6, r8
 8008312:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8008314:	2784      	movs	r7, #132	; 0x84
 8008316:	4e43      	ldr	r6, [pc, #268]	; (8008424 <HAL_GPIO_Init+0x1fc>)
 8008318:	51f5      	str	r5, [r6, r7]

        temp = EXTI->IMR1;
 800831a:	2580      	movs	r5, #128	; 0x80
 800831c:	5975      	ldr	r5, [r6, r5]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800831e:	03e4      	lsls	r4, r4, #15
 8008320:	d45d      	bmi.n	80083de <HAL_GPIO_Init+0x1b6>
        temp &= ~(iocurrent);
 8008322:	4646      	mov	r6, r8
 8008324:	402e      	ands	r6, r5
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8008326:	2580      	movs	r5, #128	; 0x80
 8008328:	4c3e      	ldr	r4, [pc, #248]	; (8008424 <HAL_GPIO_Init+0x1fc>)
 800832a:	5166      	str	r6, [r4, r5]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800832c:	000c      	movs	r4, r1
      }
    }

    position++;
 800832e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008330:	40dc      	lsrs	r4, r3
 8008332:	3202      	adds	r2, #2
 8008334:	2c00      	cmp	r4, #0
 8008336:	d184      	bne.n	8008242 <HAL_GPIO_Init+0x1a>
  }
}
 8008338:	b003      	add	sp, #12
 800833a:	bcf0      	pop	{r4, r5, r6, r7}
 800833c:	46bb      	mov	fp, r7
 800833e:	46b2      	mov	sl, r6
 8008340:	46a9      	mov	r9, r5
 8008342:	46a0      	mov	r8, r4
 8008344:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8008346:	6885      	ldr	r5, [r0, #8]
 8008348:	46a9      	mov	r9, r5
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800834a:	2503      	movs	r5, #3
 800834c:	4095      	lsls	r5, r2
 800834e:	46a8      	mov	r8, r5
 8008350:	43ed      	mvns	r5, r5
 8008352:	464f      	mov	r7, r9
 8008354:	9500      	str	r5, [sp, #0]
 8008356:	4645      	mov	r5, r8
 8008358:	43af      	bics	r7, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 800835a:	465d      	mov	r5, fp
 800835c:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800835e:	46b9      	mov	r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008360:	002f      	movs	r7, r5
 8008362:	4097      	lsls	r7, r2
 8008364:	46b8      	mov	r8, r7
 8008366:	464f      	mov	r7, r9
 8008368:	4645      	mov	r5, r8
 800836a:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 800836c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800836e:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008370:	002f      	movs	r7, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008372:	2501      	movs	r5, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008374:	43b7      	bics	r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008376:	0926      	lsrs	r6, r4, #4
 8008378:	402e      	ands	r6, r5
 800837a:	409e      	lsls	r6, r3
 800837c:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 800837e:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8008380:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008382:	9d00      	ldr	r5, [sp, #0]
 8008384:	402e      	ands	r6, r5
 8008386:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8008388:	465e      	mov	r6, fp
 800838a:	68b6      	ldr	r6, [r6, #8]
 800838c:	4647      	mov	r7, r8
 800838e:	4096      	lsls	r6, r2
 8008390:	433e      	orrs	r6, r7
        GPIOx->PUPDR = temp;
 8008392:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008394:	4667      	mov	r7, ip
 8008396:	4666      	mov	r6, ip
 8008398:	4096      	lsls	r6, r2
 800839a:	2f02      	cmp	r7, #2
 800839c:	d000      	beq.n	80083a0 <HAL_GPIO_Init+0x178>
 800839e:	e768      	b.n	8008272 <HAL_GPIO_Init+0x4a>
        temp = GPIOx->AFR[position >> 3u];
 80083a0:	08dd      	lsrs	r5, r3, #3
 80083a2:	00ad      	lsls	r5, r5, #2
 80083a4:	46ac      	mov	ip, r5
 80083a6:	4484      	add	ip, r0
 80083a8:	4665      	mov	r5, ip
 80083aa:	6a2f      	ldr	r7, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80083ac:	2507      	movs	r5, #7
 80083ae:	401d      	ands	r5, r3
 80083b0:	00ad      	lsls	r5, r5, #2
 80083b2:	46a8      	mov	r8, r5
        temp = GPIOx->AFR[position >> 3u];
 80083b4:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80083b6:	250f      	movs	r5, #15
 80083b8:	4647      	mov	r7, r8
 80083ba:	40bd      	lsls	r5, r7
 80083bc:	9f01      	ldr	r7, [sp, #4]
 80083be:	43af      	bics	r7, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80083c0:	465d      	mov	r5, fp
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80083c2:	9701      	str	r7, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80083c4:	4647      	mov	r7, r8
 80083c6:	692d      	ldr	r5, [r5, #16]
 80083c8:	40bd      	lsls	r5, r7
 80083ca:	9f01      	ldr	r7, [sp, #4]
 80083cc:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3u] = temp;
 80083ce:	4665      	mov	r5, ip
 80083d0:	622f      	str	r7, [r5, #32]
 80083d2:	e74e      	b.n	8008272 <HAL_GPIO_Init+0x4a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80083d4:	2503      	movs	r5, #3
 80083d6:	4095      	lsls	r5, r2
 80083d8:	43ed      	mvns	r5, r5
 80083da:	9500      	str	r5, [sp, #0]
 80083dc:	e7d0      	b.n	8008380 <HAL_GPIO_Init+0x158>
          temp |= iocurrent;
 80083de:	4656      	mov	r6, sl
 80083e0:	432e      	orrs	r6, r5
 80083e2:	e7a0      	b.n	8008326 <HAL_GPIO_Init+0xfe>
          temp |= iocurrent;
 80083e4:	4657      	mov	r7, sl
 80083e6:	433d      	orrs	r5, r7
 80083e8:	e794      	b.n	8008314 <HAL_GPIO_Init+0xec>
          temp |= iocurrent;
 80083ea:	4657      	mov	r7, sl
 80083ec:	433d      	orrs	r5, r7
 80083ee:	e789      	b.n	8008304 <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 80083f0:	4657      	mov	r7, sl
 80083f2:	433d      	orrs	r5, r7
 80083f4:	e77c      	b.n	80082f0 <HAL_GPIO_Init+0xc8>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80083f6:	4667      	mov	r7, ip
 80083f8:	2603      	movs	r6, #3
 80083fa:	40be      	lsls	r6, r7
 80083fc:	464f      	mov	r7, r9
 80083fe:	4337      	orrs	r7, r6
 8008400:	46b9      	mov	r9, r7
 8008402:	e768      	b.n	80082d6 <HAL_GPIO_Init+0xae>
 8008404:	4666      	mov	r6, ip
 8008406:	2701      	movs	r7, #1
 8008408:	40b7      	lsls	r7, r6
 800840a:	003e      	movs	r6, r7
 800840c:	464f      	mov	r7, r9
 800840e:	4337      	orrs	r7, r6
 8008410:	46b9      	mov	r9, r7
 8008412:	e760      	b.n	80082d6 <HAL_GPIO_Init+0xae>
 8008414:	4667      	mov	r7, ip
 8008416:	2602      	movs	r6, #2
 8008418:	40be      	lsls	r6, r7
 800841a:	464f      	mov	r7, r9
 800841c:	4337      	orrs	r7, r6
 800841e:	46b9      	mov	r9, r7
 8008420:	e759      	b.n	80082d6 <HAL_GPIO_Init+0xae>
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	40021800 	.word	0x40021800
 8008428:	50000400 	.word	0x50000400
 800842c:	50000800 	.word	0x50000800
 8008430:	50000c00 	.word	0x50000c00

08008434 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008434:	6900      	ldr	r0, [r0, #16]
 8008436:	4008      	ands	r0, r1
 8008438:	1e43      	subs	r3, r0, #1
 800843a:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 800843c:	b2c0      	uxtb	r0, r0
}
 800843e:	4770      	bx	lr

08008440 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008440:	2a00      	cmp	r2, #0
 8008442:	d001      	beq.n	8008448 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008444:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008446:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008448:	6281      	str	r1, [r0, #40]	; 0x28
}
 800844a:	e7fc      	b.n	8008446 <HAL_GPIO_WritePin+0x6>

0800844c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800844c:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800844e:	0013      	movs	r3, r2
 8008450:	400b      	ands	r3, r1
 8008452:	041b      	lsls	r3, r3, #16
 8008454:	4391      	bics	r1, r2
 8008456:	430b      	orrs	r3, r1
 8008458:	6183      	str	r3, [r0, #24]
}
 800845a:	4770      	bx	lr

0800845c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800845c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800845e:	0017      	movs	r7, r2
  uint32_t error_code = 0;
  uint32_t tickstart = Tickstart;
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008460:	2210      	movs	r2, #16
{
 8008462:	46c6      	mov	lr, r8
 8008464:	000c      	movs	r4, r1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008466:	0011      	movs	r1, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8008468:	6803      	ldr	r3, [r0, #0]
{
 800846a:	0005      	movs	r5, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800846c:	699e      	ldr	r6, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800846e:	2000      	movs	r0, #0
{
 8008470:	b500      	push	{lr}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008472:	4031      	ands	r1, r6
 8008474:	4232      	tst	r2, r6
 8008476:	d011      	beq.n	800849c <I2C_IsErrorOccurred+0x40>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008478:	61da      	str	r2, [r3, #28]
      if (Timeout != HAL_MAX_DELAY)
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
          tmp2 = hi2c->Mode;
 800847a:	3232      	adds	r2, #50	; 0x32
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800847c:	2620      	movs	r6, #32
          tmp2 = hi2c->Mode;
 800847e:	4690      	mov	r8, r2
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008480:	699a      	ldr	r2, [r3, #24]
 8008482:	4216      	tst	r6, r2
 8008484:	d104      	bne.n	8008490 <I2C_IsErrorOccurred+0x34>
      if (Timeout != HAL_MAX_DELAY)
 8008486:	1c61      	adds	r1, r4, #1
 8008488:	d145      	bne.n	8008516 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800848a:	699a      	ldr	r2, [r3, #24]
 800848c:	4216      	tst	r6, r2
 800848e:	d0fc      	beq.n	800848a <I2C_IsErrorOccurred+0x2e>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008490:	2220      	movs	r2, #32
 8008492:	2100      	movs	r1, #0
 8008494:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008496:	2204      	movs	r2, #4

    status = HAL_ERROR;
 8008498:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 800849a:	4311      	orrs	r1, r2
  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800849c:	2480      	movs	r4, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 800849e:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80084a0:	0064      	lsls	r4, r4, #1
 80084a2:	4222      	tst	r2, r4
 80084a4:	d02c      	beq.n	8008500 <I2C_IsErrorOccurred+0xa4>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80084a6:	2001      	movs	r0, #1

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80084a8:	61dc      	str	r4, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80084aa:	4301      	orrs	r1, r0

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80084ac:	0550      	lsls	r0, r2, #21
 80084ae:	d504      	bpl.n	80084ba <I2C_IsErrorOccurred+0x5e>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80084b0:	2008      	movs	r0, #8
 80084b2:	4301      	orrs	r1, r0

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80084b4:	2080      	movs	r0, #128	; 0x80
 80084b6:	00c0      	lsls	r0, r0, #3
 80084b8:	61d8      	str	r0, [r3, #28]

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80084ba:	0592      	lsls	r2, r2, #22
 80084bc:	d504      	bpl.n	80084c8 <I2C_IsErrorOccurred+0x6c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80084be:	2202      	movs	r2, #2
 80084c0:	4311      	orrs	r1, r2

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80084c2:	32ff      	adds	r2, #255	; 0xff
 80084c4:	32ff      	adds	r2, #255	; 0xff
 80084c6:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80084c8:	699a      	ldr	r2, [r3, #24]
 80084ca:	0792      	lsls	r2, r2, #30
 80084cc:	d501      	bpl.n	80084d2 <I2C_IsErrorOccurred+0x76>
    hi2c->Instance->TXDR = 0x00U;
 80084ce:	2200      	movs	r2, #0
 80084d0:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084d2:	2201      	movs	r2, #1
 80084d4:	6998      	ldr	r0, [r3, #24]
 80084d6:	4202      	tst	r2, r0
 80084d8:	d019      	beq.n	800850e <I2C_IsErrorOccurred+0xb2>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80084da:	685a      	ldr	r2, [r3, #4]
 80084dc:	4822      	ldr	r0, [pc, #136]	; (8008568 <I2C_IsErrorOccurred+0x10c>)
 80084de:	4002      	ands	r2, r0
 80084e0:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80084e2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80084e4:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80084e6:	430b      	orrs	r3, r1
 80084e8:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80084ea:	2341      	movs	r3, #65	; 0x41
 80084ec:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80084ee:	2300      	movs	r3, #0

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084f0:	2001      	movs	r0, #1
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80084f2:	3222      	adds	r2, #34	; 0x22
 80084f4:	54ab      	strb	r3, [r5, r2]
    __HAL_UNLOCK(hi2c);
 80084f6:	3a02      	subs	r2, #2
 80084f8:	54ab      	strb	r3, [r5, r2]
  }

  return status;
}
 80084fa:	bc80      	pop	{r7}
 80084fc:	46b8      	mov	r8, r7
 80084fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008500:	0554      	lsls	r4, r2, #21
 8008502:	d4d5      	bmi.n	80084b0 <I2C_IsErrorOccurred+0x54>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008504:	0592      	lsls	r2, r2, #22
 8008506:	d4da      	bmi.n	80084be <I2C_IsErrorOccurred+0x62>
  if (status != HAL_OK)
 8008508:	2800      	cmp	r0, #0
 800850a:	d0f6      	beq.n	80084fa <I2C_IsErrorOccurred+0x9e>
 800850c:	e7dc      	b.n	80084c8 <I2C_IsErrorOccurred+0x6c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800850e:	6998      	ldr	r0, [r3, #24]
 8008510:	4302      	orrs	r2, r0
 8008512:	619a      	str	r2, [r3, #24]
 8008514:	e7e1      	b.n	80084da <I2C_IsErrorOccurred+0x7e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008516:	f7ff f8c5 	bl	80076a4 <HAL_GetTick>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800851a:	682b      	ldr	r3, [r5, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800851c:	1bc0      	subs	r0, r0, r7
 800851e:	42a0      	cmp	r0, r4
 8008520:	d801      	bhi.n	8008526 <I2C_IsErrorOccurred+0xca>
 8008522:	2c00      	cmp	r4, #0
 8008524:	d1ac      	bne.n	8008480 <I2C_IsErrorOccurred+0x24>
          tmp2 = hi2c->Mode;
 8008526:	4642      	mov	r2, r8
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008528:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800852a:	5caa      	ldrb	r2, [r5, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800852c:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 800852e:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008530:	0409      	lsls	r1, r1, #16
 8008532:	d50c      	bpl.n	800854e <I2C_IsErrorOccurred+0xf2>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008534:	2180      	movs	r1, #128	; 0x80
 8008536:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008538:	4208      	tst	r0, r1
 800853a:	d108      	bne.n	800854e <I2C_IsErrorOccurred+0xf2>
              (tmp1 != I2C_CR2_STOP) && \
 800853c:	2a20      	cmp	r2, #32
 800853e:	d006      	beq.n	800854e <I2C_IsErrorOccurred+0xf2>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008540:	685a      	ldr	r2, [r3, #4]
 8008542:	4311      	orrs	r1, r2
 8008544:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 8008546:	f7ff f8ad 	bl	80076a4 <HAL_GetTick>
 800854a:	0007      	movs	r7, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800854c:	682b      	ldr	r3, [r5, #0]
 800854e:	699a      	ldr	r2, [r3, #24]
 8008550:	4216      	tst	r6, r2
 8008552:	d195      	bne.n	8008480 <I2C_IsErrorOccurred+0x24>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008554:	f7ff f8a6 	bl	80076a4 <HAL_GetTick>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008558:	682b      	ldr	r3, [r5, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800855a:	1bc0      	subs	r0, r0, r7
 800855c:	2819      	cmp	r0, #25
 800855e:	d9f6      	bls.n	800854e <I2C_IsErrorOccurred+0xf2>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8008560:	2120      	movs	r1, #32
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008562:	699a      	ldr	r2, [r3, #24]
 8008564:	e797      	b.n	8008496 <I2C_IsErrorOccurred+0x3a>
 8008566:	46c0      	nop			; (mov r8, r8)
 8008568:	fe00e800 	.word	0xfe00e800

0800856c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800856c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856e:	0004      	movs	r4, r0
 8008570:	000d      	movs	r5, r1
 8008572:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008574:	2702      	movs	r7, #2
 8008576:	e008      	b.n	800858a <I2C_WaitOnTXISFlagUntilTimeout+0x1e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008578:	0032      	movs	r2, r6
 800857a:	0029      	movs	r1, r5
 800857c:	0020      	movs	r0, r4
 800857e:	f7ff ff6d 	bl	800845c <I2C_IsErrorOccurred>
 8008582:	2800      	cmp	r0, #0
 8008584:	d107      	bne.n	8008596 <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8008586:	1c6b      	adds	r3, r5, #1
 8008588:	d107      	bne.n	800859a <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	421f      	tst	r7, r3
 8008590:	d0f2      	beq.n	8008578 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
  return HAL_OK;
 8008592:	2000      	movs	r0, #0
}
 8008594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8008596:	2001      	movs	r0, #1
 8008598:	e7fc      	b.n	8008594 <I2C_WaitOnTXISFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800859a:	f7ff f883 	bl	80076a4 <HAL_GetTick>
 800859e:	1b80      	subs	r0, r0, r6
 80085a0:	42a8      	cmp	r0, r5
 80085a2:	d801      	bhi.n	80085a8 <I2C_WaitOnTXISFlagUntilTimeout+0x3c>
 80085a4:	2d00      	cmp	r5, #0
 80085a6:	d1f0      	bne.n	800858a <I2C_WaitOnTXISFlagUntilTimeout+0x1e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085a8:	2220      	movs	r2, #32
 80085aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 80085ac:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085ae:	4313      	orrs	r3, r2
 80085b0:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80085b2:	2341      	movs	r3, #65	; 0x41
 80085b4:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80085b6:	2300      	movs	r3, #0
 80085b8:	3222      	adds	r2, #34	; 0x22
 80085ba:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 80085bc:	3a02      	subs	r2, #2
 80085be:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 80085c0:	e7e8      	b.n	8008594 <I2C_WaitOnTXISFlagUntilTimeout+0x28>
 80085c2:	46c0      	nop			; (mov r8, r8)

080085c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	0005      	movs	r5, r0
 80085c8:	000c      	movs	r4, r1
 80085ca:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085cc:	2720      	movs	r7, #32
 80085ce:	e00d      	b.n	80085ec <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80085d0:	0032      	movs	r2, r6
 80085d2:	0021      	movs	r1, r4
 80085d4:	0028      	movs	r0, r5
 80085d6:	f7ff ff41 	bl	800845c <I2C_IsErrorOccurred>
 80085da:	2800      	cmp	r0, #0
 80085dc:	d119      	bne.n	8008612 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085de:	f7ff f861 	bl	80076a4 <HAL_GetTick>
 80085e2:	1b80      	subs	r0, r0, r6
 80085e4:	42a0      	cmp	r0, r4
 80085e6:	d807      	bhi.n	80085f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 80085e8:	2c00      	cmp	r4, #0
 80085ea:	d005      	beq.n	80085f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80085ec:	682b      	ldr	r3, [r5, #0]
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	421f      	tst	r7, r3
 80085f2:	d0ed      	beq.n	80085d0 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
  return HAL_OK;
 80085f4:	2000      	movs	r0, #0
}
 80085f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085f8:	2220      	movs	r2, #32
 80085fa:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80085fc:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085fe:	4313      	orrs	r3, r2
 8008600:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008602:	2341      	movs	r3, #65	; 0x41
 8008604:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008606:	2300      	movs	r3, #0
 8008608:	3222      	adds	r2, #34	; 0x22
 800860a:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 800860c:	3a02      	subs	r2, #2
 800860e:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8008610:	e7f1      	b.n	80085f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
      return HAL_ERROR;
 8008612:	2001      	movs	r0, #1
 8008614:	e7ef      	b.n	80085f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8008616:	46c0      	nop			; (mov r8, r8)

08008618 <HAL_I2C_Init>:
{
 8008618:	b510      	push	{r4, lr}
 800861a:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 800861c:	d04d      	beq.n	80086ba <HAL_I2C_Init+0xa2>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800861e:	2341      	movs	r3, #65	; 0x41
 8008620:	5cc3      	ldrb	r3, [r0, r3]
 8008622:	b2da      	uxtb	r2, r3
 8008624:	2b00      	cmp	r3, #0
 8008626:	d043      	beq.n	80086b0 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8008628:	2341      	movs	r3, #65	; 0x41
 800862a:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800862c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800862e:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	438a      	bics	r2, r1
 8008636:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008638:	4921      	ldr	r1, [pc, #132]	; (80086c0 <HAL_I2C_Init+0xa8>)
 800863a:	6862      	ldr	r2, [r4, #4]
 800863c:	400a      	ands	r2, r1
 800863e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008640:	689a      	ldr	r2, [r3, #8]
 8008642:	4920      	ldr	r1, [pc, #128]	; (80086c4 <HAL_I2C_Init+0xac>)
 8008644:	400a      	ands	r2, r1
 8008646:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008648:	68e2      	ldr	r2, [r4, #12]
 800864a:	2a01      	cmp	r2, #1
 800864c:	d02a      	beq.n	80086a4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800864e:	2184      	movs	r1, #132	; 0x84
 8008650:	68a0      	ldr	r0, [r4, #8]
 8008652:	0209      	lsls	r1, r1, #8
 8008654:	4301      	orrs	r1, r0
 8008656:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008658:	2a02      	cmp	r2, #2
 800865a:	d102      	bne.n	8008662 <HAL_I2C_Init+0x4a>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800865c:	2280      	movs	r2, #128	; 0x80
 800865e:	0112      	lsls	r2, r2, #4
 8008660:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008662:	6859      	ldr	r1, [r3, #4]
 8008664:	4a18      	ldr	r2, [pc, #96]	; (80086c8 <HAL_I2C_Init+0xb0>)
  return HAL_OK;
 8008666:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008668:	430a      	orrs	r2, r1
 800866a:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	4915      	ldr	r1, [pc, #84]	; (80086c4 <HAL_I2C_Init+0xac>)
 8008670:	400a      	ands	r2, r1
 8008672:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008674:	6961      	ldr	r1, [r4, #20]
 8008676:	6922      	ldr	r2, [r4, #16]
 8008678:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 800867a:	69a1      	ldr	r1, [r4, #24]
 800867c:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800867e:	430a      	orrs	r2, r1
 8008680:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008682:	6a21      	ldr	r1, [r4, #32]
 8008684:	69e2      	ldr	r2, [r4, #28]
 8008686:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8008688:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800868a:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	430a      	orrs	r2, r1
 8008690:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008692:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8008694:	2241      	movs	r2, #65	; 0x41
 8008696:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008698:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800869a:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800869c:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 800869e:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80086a0:	54a3      	strb	r3, [r4, r2]
}
 80086a2:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80086a4:	2280      	movs	r2, #128	; 0x80
 80086a6:	68a1      	ldr	r1, [r4, #8]
 80086a8:	0212      	lsls	r2, r2, #8
 80086aa:	430a      	orrs	r2, r1
 80086ac:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80086ae:	e7d8      	b.n	8008662 <HAL_I2C_Init+0x4a>
    hi2c->Lock = HAL_UNLOCKED;
 80086b0:	3340      	adds	r3, #64	; 0x40
 80086b2:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80086b4:	f7fe fd1e 	bl	80070f4 <HAL_I2C_MspInit>
 80086b8:	e7b6      	b.n	8008628 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 80086ba:	2001      	movs	r0, #1
 80086bc:	e7f1      	b.n	80086a2 <HAL_I2C_Init+0x8a>
 80086be:	46c0      	nop			; (mov r8, r8)
 80086c0:	f0ffffff 	.word	0xf0ffffff
 80086c4:	ffff7fff 	.word	0xffff7fff
 80086c8:	02008000 	.word	0x02008000

080086cc <HAL_I2C_Mem_Write>:
{
 80086cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ce:	4645      	mov	r5, r8
 80086d0:	46de      	mov	lr, fp
 80086d2:	4657      	mov	r7, sl
 80086d4:	464e      	mov	r6, r9
 80086d6:	b5e0      	push	{r5, r6, r7, lr}
 80086d8:	b083      	sub	sp, #12
 80086da:	4699      	mov	r9, r3
 80086dc:	ab0c      	add	r3, sp, #48	; 0x30
 80086de:	9201      	str	r2, [sp, #4]
 80086e0:	cb04      	ldmia	r3!, {r2}
 80086e2:	0004      	movs	r4, r0
 80086e4:	881b      	ldrh	r3, [r3, #0]
 80086e6:	4688      	mov	r8, r1
 80086e8:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80086ea:	2341      	movs	r3, #65	; 0x41
 80086ec:	5cc3      	ldrb	r3, [r0, r3]
{
 80086ee:	4692      	mov	sl, r2
 80086f0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 80086f2:	2b20      	cmp	r3, #32
 80086f4:	d000      	beq.n	80086f8 <HAL_I2C_Mem_Write+0x2c>
 80086f6:	e0a7      	b.n	8008848 <HAL_I2C_Mem_Write+0x17c>
    if ((pData == NULL) || (Size == 0U))
 80086f8:	2a00      	cmp	r2, #0
 80086fa:	d100      	bne.n	80086fe <HAL_I2C_Mem_Write+0x32>
 80086fc:	e099      	b.n	8008832 <HAL_I2C_Mem_Write+0x166>
 80086fe:	465b      	mov	r3, fp
 8008700:	2b00      	cmp	r3, #0
 8008702:	d100      	bne.n	8008706 <HAL_I2C_Mem_Write+0x3a>
 8008704:	e095      	b.n	8008832 <HAL_I2C_Mem_Write+0x166>
    __HAL_LOCK(hi2c);
 8008706:	2340      	movs	r3, #64	; 0x40
 8008708:	5cc2      	ldrb	r2, [r0, r3]
 800870a:	2a01      	cmp	r2, #1
 800870c:	d100      	bne.n	8008710 <HAL_I2C_Mem_Write+0x44>
 800870e:	e09b      	b.n	8008848 <HAL_I2C_Mem_Write+0x17c>
 8008710:	2201      	movs	r2, #1
 8008712:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8008714:	f7fe ffc6 	bl	80076a4 <HAL_GetTick>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008718:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 800871a:	0007      	movs	r7, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800871c:	0236      	lsls	r6, r6, #8
 800871e:	e005      	b.n	800872c <HAL_I2C_Mem_Write+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008720:	f7fe ffc0 	bl	80076a4 <HAL_GetTick>
 8008724:	1bc0      	subs	r0, r0, r7
 8008726:	2819      	cmp	r0, #25
 8008728:	d900      	bls.n	800872c <HAL_I2C_Mem_Write+0x60>
 800872a:	e08f      	b.n	800884c <HAL_I2C_Mem_Write+0x180>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800872c:	6822      	ldr	r2, [r4, #0]
 800872e:	6993      	ldr	r3, [r2, #24]
 8008730:	0019      	movs	r1, r3
 8008732:	4031      	ands	r1, r6
 8008734:	4233      	tst	r3, r6
 8008736:	d1f3      	bne.n	8008720 <HAL_I2C_Mem_Write+0x54>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008738:	2341      	movs	r3, #65	; 0x41
 800873a:	2021      	movs	r0, #33	; 0x21
 800873c:	54e0      	strb	r0, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800873e:	3301      	adds	r3, #1
 8008740:	301f      	adds	r0, #31
 8008742:	54e0      	strb	r0, [r4, r3]
    hi2c->pBuffPtr  = pData;
 8008744:	4653      	mov	r3, sl
 8008746:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8008748:	465b      	mov	r3, fp
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800874a:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800874c:	8563      	strh	r3, [r4, #42]	; 0x2a
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800874e:	4643      	mov	r3, r8
 8008750:	059b      	lsls	r3, r3, #22
 8008752:	0d9b      	lsrs	r3, r3, #22
 8008754:	4698      	mov	r8, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008756:	464b      	mov	r3, r9
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008758:	4874      	ldr	r0, [pc, #464]	; (800892c <HAL_I2C_Mem_Write+0x260>)
    hi2c->XferISR   = NULL;
 800875a:	6361      	str	r1, [r4, #52]	; 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 800875c:	6851      	ldr	r1, [r2, #4]
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800875e:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8008760:	4001      	ands	r1, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008762:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8008764:	430b      	orrs	r3, r1
 8008766:	4641      	mov	r1, r8
 8008768:	430b      	orrs	r3, r1
 800876a:	4971      	ldr	r1, [pc, #452]	; (8008930 <HAL_I2C_Mem_Write+0x264>)
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800876c:	0020      	movs	r0, r4
  MODIFY_REG(hi2c->Instance->CR2, \
 800876e:	430b      	orrs	r3, r1
 8008770:	6053      	str	r3, [r2, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008772:	0029      	movs	r1, r5
 8008774:	003a      	movs	r2, r7
 8008776:	f7ff fef9 	bl	800856c <I2C_WaitOnTXISFlagUntilTimeout>
 800877a:	2800      	cmp	r0, #0
 800877c:	d000      	beq.n	8008780 <HAL_I2C_Mem_Write+0xb4>
 800877e:	e0ab      	b.n	80088d8 <HAL_I2C_Mem_Write+0x20c>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008780:	464b      	mov	r3, r9
 8008782:	2b01      	cmp	r3, #1
 8008784:	d000      	beq.n	8008788 <HAL_I2C_Mem_Write+0xbc>
 8008786:	e06e      	b.n	8008866 <HAL_I2C_Mem_Write+0x19a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008788:	466b      	mov	r3, sp
 800878a:	6822      	ldr	r2, [r4, #0]
 800878c:	791b      	ldrb	r3, [r3, #4]
 800878e:	6293      	str	r3, [r2, #40]	; 0x28
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008790:	2680      	movs	r6, #128	; 0x80
 8008792:	e002      	b.n	800879a <HAL_I2C_Mem_Write+0xce>
    if (Timeout != HAL_MAX_DELAY)
 8008794:	1c6b      	adds	r3, r5, #1
 8008796:	d000      	beq.n	800879a <HAL_I2C_Mem_Write+0xce>
 8008798:	e08c      	b.n	80088b4 <HAL_I2C_Mem_Write+0x1e8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800879a:	6993      	ldr	r3, [r2, #24]
 800879c:	421e      	tst	r6, r3
 800879e:	d0f9      	beq.n	8008794 <HAL_I2C_Mem_Write+0xc8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80087a2:	2bff      	cmp	r3, #255	; 0xff
 80087a4:	d800      	bhi.n	80087a8 <HAL_I2C_Mem_Write+0xdc>
 80087a6:	e09c      	b.n	80088e2 <HAL_I2C_Mem_Write+0x216>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80087a8:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 80087aa:	4962      	ldr	r1, [pc, #392]	; (8008934 <HAL_I2C_Mem_Write+0x268>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80087ac:	8523      	strh	r3, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 80087ae:	6853      	ldr	r3, [r2, #4]
 80087b0:	400b      	ands	r3, r1
 80087b2:	4641      	mov	r1, r8
 80087b4:	430b      	orrs	r3, r1
 80087b6:	4960      	ldr	r1, [pc, #384]	; (8008938 <HAL_I2C_Mem_Write+0x26c>)
 80087b8:	430b      	orrs	r3, r1
 80087ba:	6053      	str	r3, [r2, #4]
 80087bc:	4b5d      	ldr	r3, [pc, #372]	; (8008934 <HAL_I2C_Mem_Write+0x268>)
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80087be:	2680      	movs	r6, #128	; 0x80
  MODIFY_REG(hi2c->Instance->CR2, \
 80087c0:	4699      	mov	r9, r3
 80087c2:	2380      	movs	r3, #128	; 0x80
 80087c4:	049b      	lsls	r3, r3, #18
 80087c6:	469a      	mov	sl, r3
 80087c8:	e003      	b.n	80087d2 <HAL_I2C_Mem_Write+0x106>
    } while (hi2c->XferCount > 0U);
 80087ca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d100      	bne.n	80087d2 <HAL_I2C_Mem_Write+0x106>
 80087d0:	e097      	b.n	8008902 <HAL_I2C_Mem_Write+0x236>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087d2:	003a      	movs	r2, r7
 80087d4:	0029      	movs	r1, r5
 80087d6:	0020      	movs	r0, r4
 80087d8:	f7ff fec8 	bl	800856c <I2C_WaitOnTXISFlagUntilTimeout>
 80087dc:	2800      	cmp	r0, #0
 80087de:	d140      	bne.n	8008862 <HAL_I2C_Mem_Write+0x196>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80087e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087e2:	6822      	ldr	r2, [r4, #0]
 80087e4:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80087e6:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80087e8:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80087ea:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80087ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80087ee:	3b01      	subs	r3, #1
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80087f4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80087f6:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80087f8:	3b01      	subs	r3, #1
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80087fe:	2900      	cmp	r1, #0
 8008800:	d0e3      	beq.n	80087ca <HAL_I2C_Mem_Write+0xfe>
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1e1      	bne.n	80087ca <HAL_I2C_Mem_Write+0xfe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008806:	6993      	ldr	r3, [r2, #24]
 8008808:	421e      	tst	r6, r3
 800880a:	d104      	bne.n	8008816 <HAL_I2C_Mem_Write+0x14a>
    if (Timeout != HAL_MAX_DELAY)
 800880c:	1c6b      	adds	r3, r5, #1
 800880e:	d139      	bne.n	8008884 <HAL_I2C_Mem_Write+0x1b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008810:	6993      	ldr	r3, [r2, #24]
 8008812:	421e      	tst	r6, r3
 8008814:	d0fa      	beq.n	800880c <HAL_I2C_Mem_Write+0x140>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008816:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008818:	2bff      	cmp	r3, #255	; 0xff
 800881a:	d93c      	bls.n	8008896 <HAL_I2C_Mem_Write+0x1ca>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800881c:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 800881e:	4649      	mov	r1, r9
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008820:	8523      	strh	r3, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8008822:	6853      	ldr	r3, [r2, #4]
 8008824:	400b      	ands	r3, r1
 8008826:	4641      	mov	r1, r8
 8008828:	430b      	orrs	r3, r1
 800882a:	4943      	ldr	r1, [pc, #268]	; (8008938 <HAL_I2C_Mem_Write+0x26c>)
 800882c:	430b      	orrs	r3, r1
 800882e:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008830:	e7cb      	b.n	80087ca <HAL_I2C_Mem_Write+0xfe>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008832:	2380      	movs	r3, #128	; 0x80
      return  HAL_ERROR;
 8008834:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008836:	009b      	lsls	r3, r3, #2
 8008838:	6463      	str	r3, [r4, #68]	; 0x44
}
 800883a:	b003      	add	sp, #12
 800883c:	bcf0      	pop	{r4, r5, r6, r7}
 800883e:	46bb      	mov	fp, r7
 8008840:	46b2      	mov	sl, r6
 8008842:	46a9      	mov	r9, r5
 8008844:	46a0      	mov	r8, r4
 8008846:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8008848:	2002      	movs	r0, #2
 800884a:	e7f6      	b.n	800883a <HAL_I2C_Mem_Write+0x16e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800884c:	2220      	movs	r2, #32
 800884e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008850:	4313      	orrs	r3, r2
 8008852:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008854:	2341      	movs	r3, #65	; 0x41
 8008856:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008858:	2300      	movs	r3, #0
 800885a:	3222      	adds	r2, #34	; 0x22
 800885c:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 800885e:	3a02      	subs	r2, #2
 8008860:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8008862:	2001      	movs	r0, #1
 8008864:	e7e9      	b.n	800883a <HAL_I2C_Mem_Write+0x16e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008866:	9e01      	ldr	r6, [sp, #4]
 8008868:	6823      	ldr	r3, [r4, #0]
 800886a:	0a32      	lsrs	r2, r6, #8
 800886c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800886e:	0029      	movs	r1, r5
 8008870:	003a      	movs	r2, r7
 8008872:	0020      	movs	r0, r4
 8008874:	f7ff fe7a 	bl	800856c <I2C_WaitOnTXISFlagUntilTimeout>
 8008878:	2800      	cmp	r0, #0
 800887a:	d12d      	bne.n	80088d8 <HAL_I2C_Mem_Write+0x20c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800887c:	6822      	ldr	r2, [r4, #0]
 800887e:	b2f3      	uxtb	r3, r6
 8008880:	6293      	str	r3, [r2, #40]	; 0x28
 8008882:	e785      	b.n	8008790 <HAL_I2C_Mem_Write+0xc4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008884:	f7fe ff0e 	bl	80076a4 <HAL_GetTick>
 8008888:	1bc0      	subs	r0, r0, r7
 800888a:	4285      	cmp	r5, r0
 800888c:	d3de      	bcc.n	800884c <HAL_I2C_Mem_Write+0x180>
 800888e:	2d00      	cmp	r5, #0
 8008890:	d0dc      	beq.n	800884c <HAL_I2C_Mem_Write+0x180>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008892:	6822      	ldr	r2, [r4, #0]
 8008894:	e7bc      	b.n	8008810 <HAL_I2C_Mem_Write+0x144>
  MODIFY_REG(hi2c->Instance->CR2, \
 8008896:	4648      	mov	r0, r9
          hi2c->XferSize = hi2c->XferCount;
 8008898:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 800889a:	6853      	ldr	r3, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 800889c:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 800889e:	4003      	ands	r3, r0
 80088a0:	4640      	mov	r0, r8
          hi2c->XferSize = hi2c->XferCount;
 80088a2:	8521      	strh	r1, [r4, #40]	; 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80088a4:	b2c9      	uxtb	r1, r1
 80088a6:	0409      	lsls	r1, r1, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80088a8:	4303      	orrs	r3, r0
 80088aa:	430b      	orrs	r3, r1
 80088ac:	4651      	mov	r1, sl
 80088ae:	430b      	orrs	r3, r1
 80088b0:	6053      	str	r3, [r2, #4]
}
 80088b2:	e78a      	b.n	80087ca <HAL_I2C_Mem_Write+0xfe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088b4:	f7fe fef6 	bl	80076a4 <HAL_GetTick>
 80088b8:	1bc0      	subs	r0, r0, r7
 80088ba:	4285      	cmp	r5, r0
 80088bc:	d303      	bcc.n	80088c6 <HAL_I2C_Mem_Write+0x1fa>
 80088be:	2d00      	cmp	r5, #0
 80088c0:	d001      	beq.n	80088c6 <HAL_I2C_Mem_Write+0x1fa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088c2:	6822      	ldr	r2, [r4, #0]
 80088c4:	e769      	b.n	800879a <HAL_I2C_Mem_Write+0xce>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088c6:	2220      	movs	r2, #32
 80088c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80088ca:	4313      	orrs	r3, r2
 80088cc:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80088ce:	2341      	movs	r3, #65	; 0x41
 80088d0:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80088d2:	2200      	movs	r2, #0
 80088d4:	3301      	adds	r3, #1
 80088d6:	54e2      	strb	r2, [r4, r3]
      __HAL_UNLOCK(hi2c);
 80088d8:	2340      	movs	r3, #64	; 0x40
 80088da:	2200      	movs	r2, #0
      return HAL_ERROR;
 80088dc:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 80088de:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 80088e0:	e7ab      	b.n	800883a <HAL_I2C_Mem_Write+0x16e>
      hi2c->XferSize = hi2c->XferCount;
 80088e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80088e4:	4813      	ldr	r0, [pc, #76]	; (8008934 <HAL_I2C_Mem_Write+0x268>)
 80088e6:	6851      	ldr	r1, [r2, #4]
      hi2c->XferSize = hi2c->XferCount;
 80088e8:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80088ea:	4001      	ands	r1, r0
 80088ec:	4640      	mov	r0, r8
      hi2c->XferSize = hi2c->XferCount;
 80088ee:	8523      	strh	r3, [r4, #40]	; 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80088f0:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80088f2:	4301      	orrs	r1, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80088f4:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80088f6:	430b      	orrs	r3, r1
 80088f8:	2180      	movs	r1, #128	; 0x80
 80088fa:	0489      	lsls	r1, r1, #18
 80088fc:	430b      	orrs	r3, r1
 80088fe:	6053      	str	r3, [r2, #4]
}
 8008900:	e75c      	b.n	80087bc <HAL_I2C_Mem_Write+0xf0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008902:	003a      	movs	r2, r7
 8008904:	0029      	movs	r1, r5
 8008906:	0020      	movs	r0, r4
 8008908:	f7ff fe5c 	bl	80085c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800890c:	2800      	cmp	r0, #0
 800890e:	d1a8      	bne.n	8008862 <HAL_I2C_Mem_Write+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008910:	2120      	movs	r1, #32
 8008912:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8008914:	4d09      	ldr	r5, [pc, #36]	; (800893c <HAL_I2C_Mem_Write+0x270>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008916:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	402a      	ands	r2, r5
 800891c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800891e:	2341      	movs	r3, #65	; 0x41
 8008920:	54e1      	strb	r1, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008922:	3301      	adds	r3, #1
 8008924:	54e0      	strb	r0, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8008926:	3b02      	subs	r3, #2
 8008928:	54e0      	strb	r0, [r4, r3]
    return HAL_OK;
 800892a:	e786      	b.n	800883a <HAL_I2C_Mem_Write+0x16e>
 800892c:	fc009800 	.word	0xfc009800
 8008930:	01002000 	.word	0x01002000
 8008934:	fc009c00 	.word	0xfc009c00
 8008938:	01ff0000 	.word	0x01ff0000
 800893c:	fe00e800 	.word	0xfe00e800

08008940 <HAL_I2C_Mem_Read>:
{
 8008940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008942:	4645      	mov	r5, r8
 8008944:	46de      	mov	lr, fp
 8008946:	4657      	mov	r7, sl
 8008948:	464e      	mov	r6, r9
 800894a:	b5e0      	push	{r5, r6, r7, lr}
 800894c:	b083      	sub	sp, #12
 800894e:	4699      	mov	r9, r3
 8008950:	ab0c      	add	r3, sp, #48	; 0x30
 8008952:	9201      	str	r2, [sp, #4]
 8008954:	cb04      	ldmia	r3!, {r2}
 8008956:	0005      	movs	r5, r0
 8008958:	881b      	ldrh	r3, [r3, #0]
 800895a:	4688      	mov	r8, r1
 800895c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800895e:	2341      	movs	r3, #65	; 0x41
 8008960:	5cc3      	ldrb	r3, [r0, r3]
{
 8008962:	4692      	mov	sl, r2
 8008964:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008966:	2b20      	cmp	r3, #32
 8008968:	d000      	beq.n	800896c <HAL_I2C_Mem_Read+0x2c>
 800896a:	e090      	b.n	8008a8e <HAL_I2C_Mem_Read+0x14e>
    if ((pData == NULL) || (Size == 0U))
 800896c:	2a00      	cmp	r2, #0
 800896e:	d100      	bne.n	8008972 <HAL_I2C_Mem_Read+0x32>
 8008970:	e082      	b.n	8008a78 <HAL_I2C_Mem_Read+0x138>
 8008972:	465b      	mov	r3, fp
 8008974:	2b00      	cmp	r3, #0
 8008976:	d100      	bne.n	800897a <HAL_I2C_Mem_Read+0x3a>
 8008978:	e07e      	b.n	8008a78 <HAL_I2C_Mem_Read+0x138>
    __HAL_LOCK(hi2c);
 800897a:	2340      	movs	r3, #64	; 0x40
 800897c:	5cc2      	ldrb	r2, [r0, r3]
 800897e:	2a01      	cmp	r2, #1
 8008980:	d100      	bne.n	8008984 <HAL_I2C_Mem_Read+0x44>
 8008982:	e084      	b.n	8008a8e <HAL_I2C_Mem_Read+0x14e>
 8008984:	2201      	movs	r2, #1
 8008986:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8008988:	f7fe fe8c 	bl	80076a4 <HAL_GetTick>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800898c:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 800898e:	0007      	movs	r7, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008990:	0236      	lsls	r6, r6, #8
 8008992:	e005      	b.n	80089a0 <HAL_I2C_Mem_Read+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008994:	f7fe fe86 	bl	80076a4 <HAL_GetTick>
 8008998:	1bc0      	subs	r0, r0, r7
 800899a:	2819      	cmp	r0, #25
 800899c:	d900      	bls.n	80089a0 <HAL_I2C_Mem_Read+0x60>
 800899e:	e07f      	b.n	8008aa0 <HAL_I2C_Mem_Read+0x160>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80089a0:	682a      	ldr	r2, [r5, #0]
 80089a2:	6993      	ldr	r3, [r2, #24]
 80089a4:	0019      	movs	r1, r3
 80089a6:	4031      	ands	r1, r6
 80089a8:	4233      	tst	r3, r6
 80089aa:	d1f3      	bne.n	8008994 <HAL_I2C_Mem_Read+0x54>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80089ac:	2341      	movs	r3, #65	; 0x41
 80089ae:	2022      	movs	r0, #34	; 0x22
 80089b0:	54e8      	strb	r0, [r5, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80089b2:	3301      	adds	r3, #1
 80089b4:	301e      	adds	r0, #30
 80089b6:	54e8      	strb	r0, [r5, r3]
    hi2c->pBuffPtr  = pData;
 80089b8:	4653      	mov	r3, sl
 80089ba:	626b      	str	r3, [r5, #36]	; 0x24
    hi2c->XferCount = Size;
 80089bc:	465b      	mov	r3, fp
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089be:	6469      	str	r1, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 80089c0:	856b      	strh	r3, [r5, #42]	; 0x2a
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80089c2:	4643      	mov	r3, r8
 80089c4:	059b      	lsls	r3, r3, #22
 80089c6:	0d9b      	lsrs	r3, r3, #22
 80089c8:	4698      	mov	r8, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80089ca:	464b      	mov	r3, r9
  MODIFY_REG(hi2c->Instance->CR2, \
 80089cc:	4877      	ldr	r0, [pc, #476]	; (8008bac <HAL_I2C_Mem_Read+0x26c>)
    hi2c->XferISR   = NULL;
 80089ce:	6369      	str	r1, [r5, #52]	; 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 80089d0:	6851      	ldr	r1, [r2, #4]
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80089d2:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80089d4:	4001      	ands	r1, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80089d6:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80089d8:	430b      	orrs	r3, r1
 80089da:	4641      	mov	r1, r8
 80089dc:	430b      	orrs	r3, r1
 80089de:	2180      	movs	r1, #128	; 0x80
 80089e0:	0189      	lsls	r1, r1, #6
 80089e2:	430b      	orrs	r3, r1
 80089e4:	6053      	str	r3, [r2, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80089e6:	0021      	movs	r1, r4
 80089e8:	003a      	movs	r2, r7
 80089ea:	0028      	movs	r0, r5
 80089ec:	f7ff fdbe 	bl	800856c <I2C_WaitOnTXISFlagUntilTimeout>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d000      	beq.n	80089f6 <HAL_I2C_Mem_Read+0xb6>
 80089f4:	e0d3      	b.n	8008b9e <HAL_I2C_Mem_Read+0x25e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80089f6:	464b      	mov	r3, r9
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d000      	beq.n	80089fe <HAL_I2C_Mem_Read+0xbe>
 80089fc:	e07a      	b.n	8008af4 <HAL_I2C_Mem_Read+0x1b4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80089fe:	466b      	mov	r3, sp
 8008a00:	682a      	ldr	r2, [r5, #0]
 8008a02:	791b      	ldrb	r3, [r3, #4]
 8008a04:	6293      	str	r3, [r2, #40]	; 0x28
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a06:	2640      	movs	r6, #64	; 0x40
 8008a08:	e002      	b.n	8008a10 <HAL_I2C_Mem_Read+0xd0>
    if (Timeout != HAL_MAX_DELAY)
 8008a0a:	1c63      	adds	r3, r4, #1
 8008a0c:	d000      	beq.n	8008a10 <HAL_I2C_Mem_Read+0xd0>
 8008a0e:	e0a5      	b.n	8008b5c <HAL_I2C_Mem_Read+0x21c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a10:	6993      	ldr	r3, [r2, #24]
 8008a12:	421e      	tst	r6, r3
 8008a14:	d0f9      	beq.n	8008a0a <HAL_I2C_Mem_Read+0xca>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a16:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8008a18:	2bff      	cmp	r3, #255	; 0xff
 8008a1a:	d800      	bhi.n	8008a1e <HAL_I2C_Mem_Read+0xde>
 8008a1c:	e0a7      	b.n	8008b6e <HAL_I2C_Mem_Read+0x22e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a1e:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a20:	4962      	ldr	r1, [pc, #392]	; (8008bac <HAL_I2C_Mem_Read+0x26c>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a22:	852b      	strh	r3, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a24:	6853      	ldr	r3, [r2, #4]
 8008a26:	400b      	ands	r3, r1
 8008a28:	4641      	mov	r1, r8
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	4960      	ldr	r1, [pc, #384]	; (8008bb0 <HAL_I2C_Mem_Read+0x270>)
 8008a2e:	430b      	orrs	r3, r1
 8008a30:	6053      	str	r3, [r2, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a32:	2380      	movs	r3, #128	; 0x80
 8008a34:	4699      	mov	r9, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a36:	4b5f      	ldr	r3, [pc, #380]	; (8008bb4 <HAL_I2C_Mem_Read+0x274>)
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a38:	2604      	movs	r6, #4
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a3a:	469a      	mov	sl, r3
 8008a3c:	e001      	b.n	8008a42 <HAL_I2C_Mem_Read+0x102>
    if (Timeout != HAL_MAX_DELAY)
 8008a3e:	1c63      	adds	r3, r4, #1
 8008a40:	d127      	bne.n	8008a92 <HAL_I2C_Mem_Read+0x152>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a42:	6993      	ldr	r3, [r2, #24]
 8008a44:	421e      	tst	r6, r3
 8008a46:	d0fa      	beq.n	8008a3e <HAL_I2C_Mem_Read+0xfe>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008a48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008a4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a4c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8008a4e:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8008a50:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8008a52:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8008a54:	3301      	adds	r3, #1
      hi2c->XferCount--;
 8008a56:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8008a58:	626b      	str	r3, [r5, #36]	; 0x24
      hi2c->XferSize--;
 8008a5a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      hi2c->XferCount--;
 8008a5c:	856a      	strh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8008a5e:	3b01      	subs	r3, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a60:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008a66:	2a00      	cmp	r2, #0
 8008a68:	d001      	beq.n	8008a6e <HAL_I2C_Mem_Read+0x12e>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d02c      	beq.n	8008ac8 <HAL_I2C_Mem_Read+0x188>
    } while (hi2c->XferCount > 0U);
 8008a6e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d04e      	beq.n	8008b12 <HAL_I2C_Mem_Read+0x1d2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a74:	682a      	ldr	r2, [r5, #0]
 8008a76:	e7e4      	b.n	8008a42 <HAL_I2C_Mem_Read+0x102>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008a78:	2380      	movs	r3, #128	; 0x80
      return  HAL_ERROR;
 8008a7a:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	646b      	str	r3, [r5, #68]	; 0x44
}
 8008a80:	b003      	add	sp, #12
 8008a82:	bcf0      	pop	{r4, r5, r6, r7}
 8008a84:	46bb      	mov	fp, r7
 8008a86:	46b2      	mov	sl, r6
 8008a88:	46a9      	mov	r9, r5
 8008a8a:	46a0      	mov	r8, r4
 8008a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8008a8e:	2002      	movs	r0, #2
 8008a90:	e7f6      	b.n	8008a80 <HAL_I2C_Mem_Read+0x140>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a92:	f7fe fe07 	bl	80076a4 <HAL_GetTick>
 8008a96:	1bc0      	subs	r0, r0, r7
 8008a98:	4284      	cmp	r4, r0
 8008a9a:	d301      	bcc.n	8008aa0 <HAL_I2C_Mem_Read+0x160>
 8008a9c:	2c00      	cmp	r4, #0
 8008a9e:	d1e9      	bne.n	8008a74 <HAL_I2C_Mem_Read+0x134>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          return HAL_ERROR;
 8008aa4:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008aaa:	2341      	movs	r3, #65	; 0x41
 8008aac:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	3222      	adds	r2, #34	; 0x22
 8008ab2:	54ab      	strb	r3, [r5, r2]
        __HAL_UNLOCK(hi2c);
 8008ab4:	3a02      	subs	r2, #2
 8008ab6:	54ab      	strb	r3, [r5, r2]
        return HAL_ERROR;
 8008ab8:	e7e2      	b.n	8008a80 <HAL_I2C_Mem_Read+0x140>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008aba:	f7fe fdf3 	bl	80076a4 <HAL_GetTick>
 8008abe:	1bc0      	subs	r0, r0, r7
 8008ac0:	4284      	cmp	r4, r0
 8008ac2:	d3ed      	bcc.n	8008aa0 <HAL_I2C_Mem_Read+0x160>
 8008ac4:	2c00      	cmp	r4, #0
 8008ac6:	d0eb      	beq.n	8008aa0 <HAL_I2C_Mem_Read+0x160>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ac8:	682a      	ldr	r2, [r5, #0]
 8008aca:	e001      	b.n	8008ad0 <HAL_I2C_Mem_Read+0x190>
    if (Timeout != HAL_MAX_DELAY)
 8008acc:	1c63      	adds	r3, r4, #1
 8008ace:	d1f4      	bne.n	8008aba <HAL_I2C_Mem_Read+0x17a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008ad0:	4649      	mov	r1, r9
 8008ad2:	6993      	ldr	r3, [r2, #24]
 8008ad4:	4219      	tst	r1, r3
 8008ad6:	d0f9      	beq.n	8008acc <HAL_I2C_Mem_Read+0x18c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ad8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8008ada:	2bff      	cmp	r3, #255	; 0xff
 8008adc:	d92e      	bls.n	8008b3c <HAL_I2C_Mem_Read+0x1fc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ade:	23ff      	movs	r3, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8008ae0:	4651      	mov	r1, sl
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ae2:	852b      	strh	r3, [r5, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8008ae4:	6853      	ldr	r3, [r2, #4]
 8008ae6:	400b      	ands	r3, r1
 8008ae8:	4641      	mov	r1, r8
 8008aea:	430b      	orrs	r3, r1
 8008aec:	4932      	ldr	r1, [pc, #200]	; (8008bb8 <HAL_I2C_Mem_Read+0x278>)
 8008aee:	430b      	orrs	r3, r1
 8008af0:	6053      	str	r3, [r2, #4]
}
 8008af2:	e7bc      	b.n	8008a6e <HAL_I2C_Mem_Read+0x12e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008af4:	9e01      	ldr	r6, [sp, #4]
 8008af6:	682b      	ldr	r3, [r5, #0]
 8008af8:	0a32      	lsrs	r2, r6, #8
 8008afa:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008afc:	0021      	movs	r1, r4
 8008afe:	003a      	movs	r2, r7
 8008b00:	0028      	movs	r0, r5
 8008b02:	f7ff fd33 	bl	800856c <I2C_WaitOnTXISFlagUntilTimeout>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d149      	bne.n	8008b9e <HAL_I2C_Mem_Read+0x25e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008b0a:	682a      	ldr	r2, [r5, #0]
 8008b0c:	b2f3      	uxtb	r3, r6
 8008b0e:	6293      	str	r3, [r2, #40]	; 0x28
 8008b10:	e779      	b.n	8008a06 <HAL_I2C_Mem_Read+0xc6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b12:	003a      	movs	r2, r7
 8008b14:	0021      	movs	r1, r4
 8008b16:	0028      	movs	r0, r5
 8008b18:	f7ff fd54 	bl	80085c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d143      	bne.n	8008ba8 <HAL_I2C_Mem_Read+0x268>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b20:	2120      	movs	r1, #32
 8008b22:	682b      	ldr	r3, [r5, #0]
    I2C_RESET_CR2(hi2c);
 8008b24:	4c25      	ldr	r4, [pc, #148]	; (8008bbc <HAL_I2C_Mem_Read+0x27c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b26:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008b28:	685a      	ldr	r2, [r3, #4]
 8008b2a:	4022      	ands	r2, r4
 8008b2c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008b2e:	2341      	movs	r3, #65	; 0x41
 8008b30:	54e9      	strb	r1, [r5, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008b32:	3301      	adds	r3, #1
 8008b34:	54e8      	strb	r0, [r5, r3]
    __HAL_UNLOCK(hi2c);
 8008b36:	3b02      	subs	r3, #2
 8008b38:	54e8      	strb	r0, [r5, r3]
    return HAL_OK;
 8008b3a:	e7a1      	b.n	8008a80 <HAL_I2C_Mem_Read+0x140>
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b3c:	4640      	mov	r0, r8
          hi2c->XferSize = hi2c->XferCount;
 8008b3e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b40:	6851      	ldr	r1, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	852b      	strh	r3, [r5, #40]	; 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b4a:	4303      	orrs	r3, r0
 8008b4c:	4650      	mov	r0, sl
 8008b4e:	4001      	ands	r1, r0
 8008b50:	430b      	orrs	r3, r1
 8008b52:	2180      	movs	r1, #128	; 0x80
 8008b54:	0489      	lsls	r1, r1, #18
 8008b56:	430b      	orrs	r3, r1
 8008b58:	6053      	str	r3, [r2, #4]
}
 8008b5a:	e788      	b.n	8008a6e <HAL_I2C_Mem_Read+0x12e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b5c:	f7fe fda2 	bl	80076a4 <HAL_GetTick>
 8008b60:	1bc0      	subs	r0, r0, r7
 8008b62:	4284      	cmp	r4, r0
 8008b64:	d312      	bcc.n	8008b8c <HAL_I2C_Mem_Read+0x24c>
 8008b66:	2c00      	cmp	r4, #0
 8008b68:	d010      	beq.n	8008b8c <HAL_I2C_Mem_Read+0x24c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b6a:	682a      	ldr	r2, [r5, #0]
 8008b6c:	e750      	b.n	8008a10 <HAL_I2C_Mem_Read+0xd0>
      hi2c->XferSize = hi2c->XferCount;
 8008b6e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b70:	480e      	ldr	r0, [pc, #56]	; (8008bac <HAL_I2C_Mem_Read+0x26c>)
 8008b72:	6851      	ldr	r1, [r2, #4]
      hi2c->XferSize = hi2c->XferCount;
 8008b74:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b76:	4001      	ands	r1, r0
 8008b78:	4640      	mov	r0, r8
      hi2c->XferSize = hi2c->XferCount;
 8008b7a:	852b      	strh	r3, [r5, #40]	; 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b7c:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b7e:	4301      	orrs	r1, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b80:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b82:	430b      	orrs	r3, r1
 8008b84:	490e      	ldr	r1, [pc, #56]	; (8008bc0 <HAL_I2C_Mem_Read+0x280>)
 8008b86:	430b      	orrs	r3, r1
 8008b88:	6053      	str	r3, [r2, #4]
}
 8008b8a:	e752      	b.n	8008a32 <HAL_I2C_Mem_Read+0xf2>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b8c:	2220      	movs	r2, #32
 8008b8e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8008b90:	4313      	orrs	r3, r2
 8008b92:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b94:	2341      	movs	r3, #65	; 0x41
 8008b96:	54ea      	strb	r2, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b98:	2200      	movs	r2, #0
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	54ea      	strb	r2, [r5, r3]
      __HAL_UNLOCK(hi2c);
 8008b9e:	2340      	movs	r3, #64	; 0x40
 8008ba0:	2200      	movs	r2, #0
      return HAL_ERROR;
 8008ba2:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 8008ba4:	54ea      	strb	r2, [r5, r3]
      return HAL_ERROR;
 8008ba6:	e76b      	b.n	8008a80 <HAL_I2C_Mem_Read+0x140>
      return HAL_ERROR;
 8008ba8:	2001      	movs	r0, #1
 8008baa:	e769      	b.n	8008a80 <HAL_I2C_Mem_Read+0x140>
 8008bac:	fc009800 	.word	0xfc009800
 8008bb0:	01ff2400 	.word	0x01ff2400
 8008bb4:	fc009c00 	.word	0xfc009c00
 8008bb8:	01ff0000 	.word	0x01ff0000
 8008bbc:	fe00e800 	.word	0xfe00e800
 8008bc0:	02002400 	.word	0x02002400

08008bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bc6:	2441      	movs	r4, #65	; 0x41
 8008bc8:	5d03      	ldrb	r3, [r0, r4]
{
 8008bca:	468c      	mov	ip, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bcc:	b2dd      	uxtb	r5, r3
 8008bce:	2b20      	cmp	r3, #32
 8008bd0:	d11a      	bne.n	8008c08 <HAL_I2CEx_ConfigAnalogFilter+0x44>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bd2:	2640      	movs	r6, #64	; 0x40
 8008bd4:	5d83      	ldrb	r3, [r0, r6]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d016      	beq.n	8008c08 <HAL_I2CEx_ConfigAnalogFilter+0x44>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bda:	2324      	movs	r3, #36	; 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008bdc:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bde:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 8008be0:	6803      	ldr	r3, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008be2:	490a      	ldr	r1, [pc, #40]	; (8008c0c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	43ba      	bics	r2, r7
 8008be8:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	400a      	ands	r2, r1
 8008bee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008bf0:	4662      	mov	r2, ip
 8008bf2:	6819      	ldr	r1, [r3, #0]
 8008bf4:	4311      	orrs	r1, r2
 8008bf6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	433a      	orrs	r2, r7
 8008bfc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bfe:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8008c00:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 8008c02:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8008c04:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8008c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8008c08:	2002      	movs	r0, #2
 8008c0a:	e7fc      	b.n	8008c06 <HAL_I2CEx_ConfigAnalogFilter+0x42>
 8008c0c:	ffffefff 	.word	0xffffefff

08008c10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c12:	46ce      	mov	lr, r9
 8008c14:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c16:	2441      	movs	r4, #65	; 0x41
{
 8008c18:	b580      	push	{r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c1a:	5d03      	ldrb	r3, [r0, r4]
 8008c1c:	b2dd      	uxtb	r5, r3
 8008c1e:	2b20      	cmp	r3, #32
 8008c20:	d11f      	bne.n	8008c62 <HAL_I2CEx_ConfigDigitalFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c22:	2640      	movs	r6, #64	; 0x40
 8008c24:	5d83      	ldrb	r3, [r0, r6]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d01b      	beq.n	8008c62 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c2a:	2324      	movs	r3, #36	; 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c2c:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c2e:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 8008c30:	6802      	ldr	r2, [r0, #0]
 8008c32:	46b9      	mov	r9, r7
 8008c34:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008c36:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8008c38:	43bb      	bics	r3, r7
 8008c3a:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8008c3c:	6813      	ldr	r3, [r2, #0]
 8008c3e:	4698      	mov	r8, r3
    tmpreg &= ~(I2C_CR1_DNF);
 8008c40:	4647      	mov	r7, r8
 8008c42:	4b09      	ldr	r3, [pc, #36]	; (8008c68 <HAL_I2CEx_ConfigDigitalFilter+0x58>)
 8008c44:	401f      	ands	r7, r3
    tmpreg |= DigitalFilter << 8U;
 8008c46:	4339      	orrs	r1, r7

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008c48:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c4a:	4649      	mov	r1, r9
 8008c4c:	6813      	ldr	r3, [r2, #0]
 8008c4e:	430b      	orrs	r3, r1
 8008c50:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c52:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8008c54:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 8008c56:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8008c58:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8008c5a:	bcc0      	pop	{r6, r7}
 8008c5c:	46b9      	mov	r9, r7
 8008c5e:	46b0      	mov	r8, r6
 8008c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8008c62:	2002      	movs	r0, #2
 8008c64:	e7f9      	b.n	8008c5a <HAL_I2CEx_ConfigDigitalFilter+0x4a>
 8008c66:	46c0      	nop			; (mov r8, r8)
 8008c68:	fffff0ff 	.word	0xfffff0ff

08008c6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008c6c:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008c6e:	4c13      	ldr	r4, [pc, #76]	; (8008cbc <HAL_PWREx_ControlVoltageScaling+0x50>)
 8008c70:	4a13      	ldr	r2, [pc, #76]	; (8008cc0 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8008c72:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8008c74:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008c76:	4013      	ands	r3, r2
 8008c78:	4303      	orrs	r3, r0
 8008c7a:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008c7c:	2380      	movs	r3, #128	; 0x80
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4298      	cmp	r0, r3
 8008c82:	d001      	beq.n	8008c88 <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 8008c84:	0028      	movs	r0, r5
 8008c86:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008c88:	4b0e      	ldr	r3, [pc, #56]	; (8008cc4 <HAL_PWREx_ControlVoltageScaling+0x58>)
 8008c8a:	490f      	ldr	r1, [pc, #60]	; (8008cc8 <HAL_PWREx_ControlVoltageScaling+0x5c>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	0058      	lsls	r0, r3, #1
 8008c90:	18c0      	adds	r0, r0, r3
 8008c92:	0040      	lsls	r0, r0, #1
 8008c94:	f7f7 fa54 	bl	8000140 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008c98:	2280      	movs	r2, #128	; 0x80
 8008c9a:	6963      	ldr	r3, [r4, #20]
 8008c9c:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008c9e:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ca0:	4213      	tst	r3, r2
 8008ca2:	d102      	bne.n	8008caa <HAL_PWREx_ControlVoltageScaling+0x3e>
 8008ca4:	e7ee      	b.n	8008c84 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	d005      	beq.n	8008cb6 <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008caa:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 8008cac:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008cae:	4213      	tst	r3, r2
 8008cb0:	d1f9      	bne.n	8008ca6 <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8008cb2:	2500      	movs	r5, #0
 8008cb4:	e7e6      	b.n	8008c84 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8008cb6:	2503      	movs	r5, #3
 8008cb8:	e7e4      	b.n	8008c84 <HAL_PWREx_ControlVoltageScaling+0x18>
 8008cba:	46c0      	nop			; (mov r8, r8)
 8008cbc:	40007000 	.word	0x40007000
 8008cc0:	fffff9ff 	.word	0xfffff9ff
 8008cc4:	200000e4 	.word	0x200000e4
 8008cc8:	000f4240 	.word	0x000f4240

08008ccc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cce:	46ce      	mov	lr, r9
 8008cd0:	4647      	mov	r7, r8
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	0004      	movs	r4, r0
 8008cd6:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	d100      	bne.n	8008cde <HAL_RCC_OscConfig+0x12>
 8008cdc:	e0f4      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cde:	6803      	ldr	r3, [r0, #0]
 8008ce0:	07da      	lsls	r2, r3, #31
 8008ce2:	d531      	bpl.n	8008d48 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ce4:	2238      	movs	r2, #56	; 0x38
 8008ce6:	49c7      	ldr	r1, [pc, #796]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008ce8:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008cea:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cec:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008cee:	2a10      	cmp	r2, #16
 8008cf0:	d100      	bne.n	8008cf4 <HAL_RCC_OscConfig+0x28>
 8008cf2:	e0ef      	b.n	8008ed4 <HAL_RCC_OscConfig+0x208>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8008cf4:	2a08      	cmp	r2, #8
 8008cf6:	d100      	bne.n	8008cfa <HAL_RCC_OscConfig+0x2e>
 8008cf8:	e0f0      	b.n	8008edc <HAL_RCC_OscConfig+0x210>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008cfa:	2280      	movs	r2, #128	; 0x80
 8008cfc:	6863      	ldr	r3, [r4, #4]
 8008cfe:	0252      	lsls	r2, r2, #9
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d100      	bne.n	8008d06 <HAL_RCC_OscConfig+0x3a>
 8008d04:	e0fd      	b.n	8008f02 <HAL_RCC_OscConfig+0x236>
 8008d06:	21a0      	movs	r1, #160	; 0xa0
 8008d08:	02c9      	lsls	r1, r1, #11
 8008d0a:	428b      	cmp	r3, r1
 8008d0c:	d100      	bne.n	8008d10 <HAL_RCC_OscConfig+0x44>
 8008d0e:	e1d0      	b.n	80090b2 <HAL_RCC_OscConfig+0x3e6>
 8008d10:	4dbc      	ldr	r5, [pc, #752]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008d12:	49bd      	ldr	r1, [pc, #756]	; (8009008 <HAL_RCC_OscConfig+0x33c>)
 8008d14:	682a      	ldr	r2, [r5, #0]
 8008d16:	400a      	ands	r2, r1
 8008d18:	602a      	str	r2, [r5, #0]
 8008d1a:	682a      	ldr	r2, [r5, #0]
 8008d1c:	49bb      	ldr	r1, [pc, #748]	; (800900c <HAL_RCC_OscConfig+0x340>)
 8008d1e:	400a      	ands	r2, r1
 8008d20:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d000      	beq.n	8008d28 <HAL_RCC_OscConfig+0x5c>
 8008d26:	e0f0      	b.n	8008f0a <HAL_RCC_OscConfig+0x23e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d28:	f7fe fcbc 	bl	80076a4 <HAL_GetTick>

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008d2c:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8008d2e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008d30:	02bf      	lsls	r7, r7, #10
 8008d32:	e005      	b.n	8008d40 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d34:	f7fe fcb6 	bl	80076a4 <HAL_GetTick>
 8008d38:	1b80      	subs	r0, r0, r6
 8008d3a:	2864      	cmp	r0, #100	; 0x64
 8008d3c:	d900      	bls.n	8008d40 <HAL_RCC_OscConfig+0x74>
 8008d3e:	e138      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008d40:	682b      	ldr	r3, [r5, #0]
 8008d42:	423b      	tst	r3, r7
 8008d44:	d1f6      	bne.n	8008d34 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008d46:	6823      	ldr	r3, [r4, #0]
 8008d48:	079a      	lsls	r2, r3, #30
 8008d4a:	d52b      	bpl.n	8008da4 <HAL_RCC_OscConfig+0xd8>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d4c:	2338      	movs	r3, #56	; 0x38
 8008d4e:	4aad      	ldr	r2, [pc, #692]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008d50:	6891      	ldr	r1, [r2, #8]
 8008d52:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d54:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008d56:	2b10      	cmp	r3, #16
 8008d58:	d100      	bne.n	8008d5c <HAL_RCC_OscConfig+0x90>
 8008d5a:	e0e7      	b.n	8008f2c <HAL_RCC_OscConfig+0x260>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d000      	beq.n	8008d62 <HAL_RCC_OscConfig+0x96>
 8008d60:	e0e9      	b.n	8008f36 <HAL_RCC_OscConfig+0x26a>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d62:	6813      	ldr	r3, [r2, #0]
 8008d64:	055b      	lsls	r3, r3, #21
 8008d66:	d500      	bpl.n	8008d6a <HAL_RCC_OscConfig+0x9e>
 8008d68:	e0aa      	b.n	8008ec0 <HAL_RCC_OscConfig+0x1f4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d6a:	6851      	ldr	r1, [r2, #4]
 8008d6c:	6963      	ldr	r3, [r4, #20]
 8008d6e:	48a8      	ldr	r0, [pc, #672]	; (8009010 <HAL_RCC_OscConfig+0x344>)
 8008d70:	021b      	lsls	r3, r3, #8
 8008d72:	4001      	ands	r1, r0
 8008d74:	430b      	orrs	r3, r1
 8008d76:	6053      	str	r3, [r2, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008d78:	4aa2      	ldr	r2, [pc, #648]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008d7a:	49a6      	ldr	r1, [pc, #664]	; (8009014 <HAL_RCC_OscConfig+0x348>)
 8008d7c:	6813      	ldr	r3, [r2, #0]
 8008d7e:	400b      	ands	r3, r1
 8008d80:	6921      	ldr	r1, [r4, #16]
 8008d82:	430b      	orrs	r3, r1
 8008d84:	6013      	str	r3, [r2, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008d86:	6813      	ldr	r3, [r2, #0]
 8008d88:	4aa3      	ldr	r2, [pc, #652]	; (8009018 <HAL_RCC_OscConfig+0x34c>)
 8008d8a:	049b      	lsls	r3, r3, #18
 8008d8c:	0f5b      	lsrs	r3, r3, #29
 8008d8e:	40da      	lsrs	r2, r3
 8008d90:	49a2      	ldr	r1, [pc, #648]	; (800901c <HAL_RCC_OscConfig+0x350>)
 8008d92:	600a      	str	r2, [r1, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008d94:	4ba2      	ldr	r3, [pc, #648]	; (8009020 <HAL_RCC_OscConfig+0x354>)
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	f7fe fb40 	bl	800741c <HAL_InitTick>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	d000      	beq.n	8008da2 <HAL_RCC_OscConfig+0xd6>
 8008da0:	e092      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	071a      	lsls	r2, r3, #28
 8008da6:	d46d      	bmi.n	8008e84 <HAL_RCC_OscConfig+0x1b8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008da8:	075b      	lsls	r3, r3, #29
 8008daa:	d545      	bpl.n	8008e38 <HAL_RCC_OscConfig+0x16c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008dac:	2338      	movs	r3, #56	; 0x38
 8008dae:	4a95      	ldr	r2, [pc, #596]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008db0:	6891      	ldr	r1, [r2, #8]
 8008db2:	400b      	ands	r3, r1
 8008db4:	2b20      	cmp	r3, #32
 8008db6:	d100      	bne.n	8008dba <HAL_RCC_OscConfig+0xee>
 8008db8:	e0e3      	b.n	8008f82 <HAL_RCC_OscConfig+0x2b6>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008dba:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8008dbc:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008dbe:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8008dc0:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8008dc2:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008dc4:	4219      	tst	r1, r3
 8008dc6:	d108      	bne.n	8008dda <HAL_RCC_OscConfig+0x10e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008dc8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8008dca:	4319      	orrs	r1, r3
 8008dcc:	63d1      	str	r1, [r2, #60]	; 0x3c
 8008dce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	9301      	str	r3, [sp, #4]
 8008dd4:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	4699      	mov	r9, r3
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008dda:	2780      	movs	r7, #128	; 0x80
 8008ddc:	4e91      	ldr	r6, [pc, #580]	; (8009024 <HAL_RCC_OscConfig+0x358>)
 8008dde:	007f      	lsls	r7, r7, #1
 8008de0:	6833      	ldr	r3, [r6, #0]
 8008de2:	423b      	tst	r3, r7
 8008de4:	d100      	bne.n	8008de8 <HAL_RCC_OscConfig+0x11c>
 8008de6:	e0d5      	b.n	8008f94 <HAL_RCC_OscConfig+0x2c8>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d100      	bne.n	8008df0 <HAL_RCC_OscConfig+0x124>
 8008dee:	e123      	b.n	8009038 <HAL_RCC_OscConfig+0x36c>
 8008df0:	2b05      	cmp	r3, #5
 8008df2:	d100      	bne.n	8008df6 <HAL_RCC_OscConfig+0x12a>
 8008df4:	e1ba      	b.n	800916c <HAL_RCC_OscConfig+0x4a0>
 8008df6:	2101      	movs	r1, #1
 8008df8:	4e82      	ldr	r6, [pc, #520]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008dfa:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 8008dfc:	438a      	bics	r2, r1
 8008dfe:	65f2      	str	r2, [r6, #92]	; 0x5c
 8008e00:	6df2      	ldr	r2, [r6, #92]	; 0x5c
 8008e02:	3103      	adds	r1, #3
 8008e04:	438a      	bics	r2, r1
 8008e06:	65f2      	str	r2, [r6, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d000      	beq.n	8008e0e <HAL_RCC_OscConfig+0x142>
 8008e0c:	e118      	b.n	8009040 <HAL_RCC_OscConfig+0x374>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e0e:	f7fe fc49 	bl	80076a4 <HAL_GetTick>

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e12:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8008e14:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e16:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e18:	4d83      	ldr	r5, [pc, #524]	; (8009028 <HAL_RCC_OscConfig+0x35c>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e1a:	e005      	b.n	8008e28 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e1c:	f7fe fc42 	bl	80076a4 <HAL_GetTick>
 8008e20:	1bc0      	subs	r0, r0, r7
 8008e22:	42a8      	cmp	r0, r5
 8008e24:	d900      	bls.n	8008e28 <HAL_RCC_OscConfig+0x15c>
 8008e26:	e0c4      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e28:	4642      	mov	r2, r8
 8008e2a:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8008e2c:	421a      	tst	r2, r3
 8008e2e:	d1f5      	bne.n	8008e1c <HAL_RCC_OscConfig+0x150>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008e30:	464b      	mov	r3, r9
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d100      	bne.n	8008e38 <HAL_RCC_OscConfig+0x16c>
 8008e36:	e155      	b.n	80090e4 <HAL_RCC_OscConfig+0x418>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008e38:	69e3      	ldr	r3, [r4, #28]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d020      	beq.n	8008e80 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e3e:	2238      	movs	r2, #56	; 0x38
 8008e40:	4d70      	ldr	r5, [pc, #448]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008e42:	68a9      	ldr	r1, [r5, #8]
 8008e44:	400a      	ands	r2, r1
 8008e46:	2a10      	cmp	r2, #16
 8008e48:	d100      	bne.n	8008e4c <HAL_RCC_OscConfig+0x180>
 8008e4a:	e10b      	b.n	8009064 <HAL_RCC_OscConfig+0x398>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008e4c:	2b02      	cmp	r3, #2
 8008e4e:	d100      	bne.n	8008e52 <HAL_RCC_OscConfig+0x186>
 8008e50:	e14e      	b.n	80090f0 <HAL_RCC_OscConfig+0x424>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e52:	682b      	ldr	r3, [r5, #0]
 8008e54:	4a75      	ldr	r2, [pc, #468]	; (800902c <HAL_RCC_OscConfig+0x360>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e56:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8008e58:	4013      	ands	r3, r2
 8008e5a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008e5c:	f7fe fc22 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e60:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8008e62:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e64:	e005      	b.n	8008e72 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e66:	f7fe fc1d 	bl	80076a4 <HAL_GetTick>
 8008e6a:	1b00      	subs	r0, r0, r4
 8008e6c:	2802      	cmp	r0, #2
 8008e6e:	d900      	bls.n	8008e72 <HAL_RCC_OscConfig+0x1a6>
 8008e70:	e09f      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e72:	682b      	ldr	r3, [r5, #0]
 8008e74:	4233      	tst	r3, r6
 8008e76:	d1f6      	bne.n	8008e66 <HAL_RCC_OscConfig+0x19a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8008e78:	68eb      	ldr	r3, [r5, #12]
 8008e7a:	4a6d      	ldr	r2, [pc, #436]	; (8009030 <HAL_RCC_OscConfig+0x364>)
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	60eb      	str	r3, [r5, #12]
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8008e80:	2000      	movs	r0, #0
 8008e82:	e022      	b.n	8008eca <HAL_RCC_OscConfig+0x1fe>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008e84:	2238      	movs	r2, #56	; 0x38
 8008e86:	4d5f      	ldr	r5, [pc, #380]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008e88:	68a9      	ldr	r1, [r5, #8]
 8008e8a:	400a      	ands	r2, r1
 8008e8c:	2a18      	cmp	r2, #24
 8008e8e:	d02f      	beq.n	8008ef0 <HAL_RCC_OscConfig+0x224>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008e90:	69a3      	ldr	r3, [r4, #24]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d100      	bne.n	8008e98 <HAL_RCC_OscConfig+0x1cc>
 8008e96:	e08e      	b.n	8008fb6 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_LSI_ENABLE();
 8008e98:	2201      	movs	r2, #1
 8008e9a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e9c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8008ea2:	f7fe fbff 	bl	80076a4 <HAL_GetTick>
 8008ea6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ea8:	e005      	b.n	8008eb6 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008eaa:	f7fe fbfb 	bl	80076a4 <HAL_GetTick>
 8008eae:	1b80      	subs	r0, r0, r6
 8008eb0:	2802      	cmp	r0, #2
 8008eb2:	d900      	bls.n	8008eb6 <HAL_RCC_OscConfig+0x1ea>
 8008eb4:	e07d      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008eb6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8008eb8:	421f      	tst	r7, r3
 8008eba:	d0f6      	beq.n	8008eaa <HAL_RCC_OscConfig+0x1de>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	e773      	b.n	8008da8 <HAL_RCC_OscConfig+0xdc>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ec0:	68e3      	ldr	r3, [r4, #12]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d000      	beq.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
 8008ec6:	e750      	b.n	8008d6a <HAL_RCC_OscConfig+0x9e>
    return HAL_ERROR;
 8008ec8:	2001      	movs	r0, #1
}
 8008eca:	b003      	add	sp, #12
 8008ecc:	bcc0      	pop	{r6, r7}
 8008ece:	46b9      	mov	r9, r7
 8008ed0:	46b0      	mov	r8, r6
 8008ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ed4:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008ed6:	0789      	lsls	r1, r1, #30
 8008ed8:	d000      	beq.n	8008edc <HAL_RCC_OscConfig+0x210>
 8008eda:	e70e      	b.n	8008cfa <HAL_RCC_OscConfig+0x2e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008edc:	4a49      	ldr	r2, [pc, #292]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008ede:	6812      	ldr	r2, [r2, #0]
 8008ee0:	0392      	lsls	r2, r2, #14
 8008ee2:	d400      	bmi.n	8008ee6 <HAL_RCC_OscConfig+0x21a>
 8008ee4:	e730      	b.n	8008d48 <HAL_RCC_OscConfig+0x7c>
 8008ee6:	6862      	ldr	r2, [r4, #4]
 8008ee8:	2a00      	cmp	r2, #0
 8008eea:	d000      	beq.n	8008eee <HAL_RCC_OscConfig+0x222>
 8008eec:	e72c      	b.n	8008d48 <HAL_RCC_OscConfig+0x7c>
 8008eee:	e7eb      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008ef0:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8008ef2:	0792      	lsls	r2, r2, #30
 8008ef4:	d400      	bmi.n	8008ef8 <HAL_RCC_OscConfig+0x22c>
 8008ef6:	e757      	b.n	8008da8 <HAL_RCC_OscConfig+0xdc>
 8008ef8:	69a2      	ldr	r2, [r4, #24]
 8008efa:	2a00      	cmp	r2, #0
 8008efc:	d000      	beq.n	8008f00 <HAL_RCC_OscConfig+0x234>
 8008efe:	e753      	b.n	8008da8 <HAL_RCC_OscConfig+0xdc>
 8008f00:	e7e2      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f02:	4a40      	ldr	r2, [pc, #256]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008f04:	6811      	ldr	r1, [r2, #0]
 8008f06:	430b      	orrs	r3, r1
 8008f08:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008f0a:	f7fe fbcb 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f0e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8008f10:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f12:	4f3c      	ldr	r7, [pc, #240]	; (8009004 <HAL_RCC_OscConfig+0x338>)
 8008f14:	02b6      	lsls	r6, r6, #10
 8008f16:	e004      	b.n	8008f22 <HAL_RCC_OscConfig+0x256>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008f18:	f7fe fbc4 	bl	80076a4 <HAL_GetTick>
 8008f1c:	1b40      	subs	r0, r0, r5
 8008f1e:	2864      	cmp	r0, #100	; 0x64
 8008f20:	d847      	bhi.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	4233      	tst	r3, r6
 8008f26:	d0f7      	beq.n	8008f18 <HAL_RCC_OscConfig+0x24c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	e70d      	b.n	8008d48 <HAL_RCC_OscConfig+0x7c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f2c:	3b0d      	subs	r3, #13
 8008f2e:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d100      	bne.n	8008f36 <HAL_RCC_OscConfig+0x26a>
 8008f34:	e0c7      	b.n	80090c6 <HAL_RCC_OscConfig+0x3fa>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f36:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008f38:	4d32      	ldr	r5, [pc, #200]	; (8009004 <HAL_RCC_OscConfig+0x338>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d04e      	beq.n	8008fdc <HAL_RCC_OscConfig+0x310>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008f3e:	682b      	ldr	r3, [r5, #0]
 8008f40:	4a34      	ldr	r2, [pc, #208]	; (8009014 <HAL_RCC_OscConfig+0x348>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f42:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008f44:	4013      	ands	r3, r2
 8008f46:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f48:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8008f4e:	2380      	movs	r3, #128	; 0x80
 8008f50:	682a      	ldr	r2, [r5, #0]
 8008f52:	005b      	lsls	r3, r3, #1
 8008f54:	4313      	orrs	r3, r2
 8008f56:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008f58:	f7fe fba4 	bl	80076a4 <HAL_GetTick>
 8008f5c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f5e:	e004      	b.n	8008f6a <HAL_RCC_OscConfig+0x29e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f60:	f7fe fba0 	bl	80076a4 <HAL_GetTick>
 8008f64:	1b80      	subs	r0, r0, r6
 8008f66:	2802      	cmp	r0, #2
 8008f68:	d823      	bhi.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f6a:	682b      	ldr	r3, [r5, #0]
 8008f6c:	423b      	tst	r3, r7
 8008f6e:	d0f7      	beq.n	8008f60 <HAL_RCC_OscConfig+0x294>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f70:	686a      	ldr	r2, [r5, #4]
 8008f72:	6963      	ldr	r3, [r4, #20]
 8008f74:	4926      	ldr	r1, [pc, #152]	; (8009010 <HAL_RCC_OscConfig+0x344>)
 8008f76:	021b      	lsls	r3, r3, #8
 8008f78:	400a      	ands	r2, r1
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	e710      	b.n	8008da4 <HAL_RCC_OscConfig+0xd8>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008f82:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8008f84:	079b      	lsls	r3, r3, #30
 8008f86:	d400      	bmi.n	8008f8a <HAL_RCC_OscConfig+0x2be>
 8008f88:	e756      	b.n	8008e38 <HAL_RCC_OscConfig+0x16c>
 8008f8a:	68a3      	ldr	r3, [r4, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d000      	beq.n	8008f92 <HAL_RCC_OscConfig+0x2c6>
 8008f90:	e752      	b.n	8008e38 <HAL_RCC_OscConfig+0x16c>
 8008f92:	e799      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f94:	6833      	ldr	r3, [r6, #0]
 8008f96:	433b      	orrs	r3, r7
 8008f98:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8008f9a:	f7fe fb83 	bl	80076a4 <HAL_GetTick>
 8008f9e:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008fa0:	6833      	ldr	r3, [r6, #0]
 8008fa2:	423b      	tst	r3, r7
 8008fa4:	d000      	beq.n	8008fa8 <HAL_RCC_OscConfig+0x2dc>
 8008fa6:	e71f      	b.n	8008de8 <HAL_RCC_OscConfig+0x11c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fa8:	f7fe fb7c 	bl	80076a4 <HAL_GetTick>
 8008fac:	1b40      	subs	r0, r0, r5
 8008fae:	2802      	cmp	r0, #2
 8008fb0:	d9f6      	bls.n	8008fa0 <HAL_RCC_OscConfig+0x2d4>
            return HAL_TIMEOUT;
 8008fb2:	2003      	movs	r0, #3
 8008fb4:	e789      	b.n	8008eca <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_LSI_DISABLE();
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fba:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8008fbc:	4393      	bics	r3, r2
 8008fbe:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8008fc0:	f7fe fb70 	bl	80076a4 <HAL_GetTick>
 8008fc4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fc6:	e004      	b.n	8008fd2 <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fc8:	f7fe fb6c 	bl	80076a4 <HAL_GetTick>
 8008fcc:	1b80      	subs	r0, r0, r6
 8008fce:	2802      	cmp	r0, #2
 8008fd0:	d8ef      	bhi.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008fd2:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8008fd4:	421f      	tst	r7, r3
 8008fd6:	d1f7      	bne.n	8008fc8 <HAL_RCC_OscConfig+0x2fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	e6e5      	b.n	8008da8 <HAL_RCC_OscConfig+0xdc>
        __HAL_RCC_HSI_DISABLE();
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	4a15      	ldr	r2, [pc, #84]	; (8009034 <HAL_RCC_OscConfig+0x368>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008fe0:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008fe6:	f7fe fb5d 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008fea:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8008fec:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008fee:	e004      	b.n	8008ffa <HAL_RCC_OscConfig+0x32e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ff0:	f7fe fb58 	bl	80076a4 <HAL_GetTick>
 8008ff4:	1b80      	subs	r0, r0, r6
 8008ff6:	2802      	cmp	r0, #2
 8008ff8:	d8db      	bhi.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ffa:	682b      	ldr	r3, [r5, #0]
 8008ffc:	423b      	tst	r3, r7
 8008ffe:	d1f7      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x324>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	e6cf      	b.n	8008da4 <HAL_RCC_OscConfig+0xd8>
 8009004:	40021000 	.word	0x40021000
 8009008:	fffeffff 	.word	0xfffeffff
 800900c:	fffbffff 	.word	0xfffbffff
 8009010:	ffff80ff 	.word	0xffff80ff
 8009014:	ffffc7ff 	.word	0xffffc7ff
 8009018:	00f42400 	.word	0x00f42400
 800901c:	200000e4 	.word	0x200000e4
 8009020:	200000ec 	.word	0x200000ec
 8009024:	40007000 	.word	0x40007000
 8009028:	00001388 	.word	0x00001388
 800902c:	feffffff 	.word	0xfeffffff
 8009030:	effefffc 	.word	0xeffefffc
 8009034:	fffffeff 	.word	0xfffffeff
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009038:	4951      	ldr	r1, [pc, #324]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
 800903a:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800903c:	4313      	orrs	r3, r2
 800903e:	65cb      	str	r3, [r1, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8009040:	f7fe fb30 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009044:	4b4e      	ldr	r3, [pc, #312]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
        tickstart = HAL_GetTick();
 8009046:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009048:	4698      	mov	r8, r3
 800904a:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800904c:	4d4d      	ldr	r5, [pc, #308]	; (8009184 <HAL_RCC_OscConfig+0x4b8>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800904e:	e004      	b.n	800905a <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009050:	f7fe fb28 	bl	80076a4 <HAL_GetTick>
 8009054:	1b80      	subs	r0, r0, r6
 8009056:	42a8      	cmp	r0, r5
 8009058:	d8ab      	bhi.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800905a:	4643      	mov	r3, r8
 800905c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800905e:	421f      	tst	r7, r3
 8009060:	d0f6      	beq.n	8009050 <HAL_RCC_OscConfig+0x384>
 8009062:	e6e5      	b.n	8008e30 <HAL_RCC_OscConfig+0x164>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009064:	2b01      	cmp	r3, #1
 8009066:	d100      	bne.n	800906a <HAL_RCC_OscConfig+0x39e>
 8009068:	e72e      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800906a:	2303      	movs	r3, #3
        temp_pllckcfg = RCC->PLLCFGR;
 800906c:	68ea      	ldr	r2, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800906e:	6a21      	ldr	r1, [r4, #32]
 8009070:	4013      	ands	r3, r2
 8009072:	428b      	cmp	r3, r1
 8009074:	d000      	beq.n	8009078 <HAL_RCC_OscConfig+0x3ac>
 8009076:	e727      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009078:	2370      	movs	r3, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800907a:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800907c:	4013      	ands	r3, r2
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800907e:	428b      	cmp	r3, r1
 8009080:	d000      	beq.n	8009084 <HAL_RCC_OscConfig+0x3b8>
 8009082:	e721      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009084:	21fe      	movs	r1, #254	; 0xfe
 8009086:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009088:	01c9      	lsls	r1, r1, #7
 800908a:	4011      	ands	r1, r2
 800908c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800908e:	4299      	cmp	r1, r3
 8009090:	d000      	beq.n	8009094 <HAL_RCC_OscConfig+0x3c8>
 8009092:	e719      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009094:	23f8      	movs	r3, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009096:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009098:	039b      	lsls	r3, r3, #14
 800909a:	4013      	ands	r3, r2
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800909c:	428b      	cmp	r3, r1
 800909e:	d000      	beq.n	80090a2 <HAL_RCC_OscConfig+0x3d6>
 80090a0:	e712      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80090a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80090a4:	0f52      	lsrs	r2, r2, #29
 80090a6:	0752      	lsls	r2, r2, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d000      	beq.n	80090ae <HAL_RCC_OscConfig+0x3e2>
 80090ac:	e70c      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
  return HAL_OK;
 80090ae:	2000      	movs	r0, #0
 80090b0:	e70b      	b.n	8008eca <HAL_RCC_OscConfig+0x1fe>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090b2:	2180      	movs	r1, #128	; 0x80
 80090b4:	4b32      	ldr	r3, [pc, #200]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
 80090b6:	02c9      	lsls	r1, r1, #11
 80090b8:	6818      	ldr	r0, [r3, #0]
 80090ba:	4301      	orrs	r1, r0
 80090bc:	6019      	str	r1, [r3, #0]
 80090be:	6819      	ldr	r1, [r3, #0]
 80090c0:	430a      	orrs	r2, r1
 80090c2:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80090c4:	e721      	b.n	8008f0a <HAL_RCC_OscConfig+0x23e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090c6:	6813      	ldr	r3, [r2, #0]
 80090c8:	055b      	lsls	r3, r3, #21
 80090ca:	d503      	bpl.n	80090d4 <HAL_RCC_OscConfig+0x408>
 80090cc:	68e3      	ldr	r3, [r4, #12]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d100      	bne.n	80090d4 <HAL_RCC_OscConfig+0x408>
 80090d2:	e6f9      	b.n	8008ec8 <HAL_RCC_OscConfig+0x1fc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d4:	6851      	ldr	r1, [r2, #4]
 80090d6:	6963      	ldr	r3, [r4, #20]
 80090d8:	482b      	ldr	r0, [pc, #172]	; (8009188 <HAL_RCC_OscConfig+0x4bc>)
 80090da:	021b      	lsls	r3, r3, #8
 80090dc:	4001      	ands	r1, r0
 80090de:	430b      	orrs	r3, r1
 80090e0:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80090e2:	e657      	b.n	8008d94 <HAL_RCC_OscConfig+0xc8>
        __HAL_RCC_PWR_CLK_DISABLE();
 80090e4:	4a26      	ldr	r2, [pc, #152]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
 80090e6:	4929      	ldr	r1, [pc, #164]	; (800918c <HAL_RCC_OscConfig+0x4c0>)
 80090e8:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80090ea:	400b      	ands	r3, r1
 80090ec:	63d3      	str	r3, [r2, #60]	; 0x3c
 80090ee:	e6a3      	b.n	8008e38 <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_PLL_DISABLE();
 80090f0:	682b      	ldr	r3, [r5, #0]
 80090f2:	4a27      	ldr	r2, [pc, #156]	; (8009190 <HAL_RCC_OscConfig+0x4c4>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090f4:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80090f6:	4013      	ands	r3, r2
 80090f8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80090fa:	f7fe fad3 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090fe:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8009100:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009102:	e005      	b.n	8009110 <HAL_RCC_OscConfig+0x444>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009104:	f7fe face 	bl	80076a4 <HAL_GetTick>
 8009108:	1b80      	subs	r0, r0, r6
 800910a:	2802      	cmp	r0, #2
 800910c:	d900      	bls.n	8009110 <HAL_RCC_OscConfig+0x444>
 800910e:	e750      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	423b      	tst	r3, r7
 8009114:	d1f6      	bne.n	8009104 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009116:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009118:	6a23      	ldr	r3, [r4, #32]
 800911a:	68ea      	ldr	r2, [r5, #12]
 800911c:	430b      	orrs	r3, r1
 800911e:	491d      	ldr	r1, [pc, #116]	; (8009194 <HAL_RCC_OscConfig+0x4c8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009120:	4e17      	ldr	r6, [pc, #92]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009122:	400a      	ands	r2, r1
 8009124:	4313      	orrs	r3, r2
 8009126:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009128:	4313      	orrs	r3, r2
 800912a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800912c:	4313      	orrs	r3, r2
 800912e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8009130:	0212      	lsls	r2, r2, #8
 8009132:	4313      	orrs	r3, r2
 8009134:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8009136:	2380      	movs	r3, #128	; 0x80
 8009138:	682a      	ldr	r2, [r5, #0]
 800913a:	045b      	lsls	r3, r3, #17
 800913c:	4313      	orrs	r3, r2
 800913e:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009140:	2380      	movs	r3, #128	; 0x80
 8009142:	68ea      	ldr	r2, [r5, #12]
 8009144:	055b      	lsls	r3, r3, #21
 8009146:	4313      	orrs	r3, r2
 8009148:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800914a:	f7fe faab 	bl	80076a4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800914e:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8009150:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009152:	04ad      	lsls	r5, r5, #18
 8009154:	e005      	b.n	8009162 <HAL_RCC_OscConfig+0x496>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009156:	f7fe faa5 	bl	80076a4 <HAL_GetTick>
 800915a:	1b00      	subs	r0, r0, r4
 800915c:	2802      	cmp	r0, #2
 800915e:	d900      	bls.n	8009162 <HAL_RCC_OscConfig+0x496>
 8009160:	e727      	b.n	8008fb2 <HAL_RCC_OscConfig+0x2e6>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009162:	6833      	ldr	r3, [r6, #0]
 8009164:	422b      	tst	r3, r5
 8009166:	d0f6      	beq.n	8009156 <HAL_RCC_OscConfig+0x48a>
  return HAL_OK;
 8009168:	2000      	movs	r0, #0
 800916a:	e6ae      	b.n	8008eca <HAL_RCC_OscConfig+0x1fe>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800916c:	2104      	movs	r1, #4
 800916e:	4b04      	ldr	r3, [pc, #16]	; (8009180 <HAL_RCC_OscConfig+0x4b4>)
 8009170:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009172:	430a      	orrs	r2, r1
 8009174:	65da      	str	r2, [r3, #92]	; 0x5c
 8009176:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009178:	3903      	subs	r1, #3
 800917a:	430a      	orrs	r2, r1
 800917c:	65da      	str	r2, [r3, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800917e:	e75f      	b.n	8009040 <HAL_RCC_OscConfig+0x374>
 8009180:	40021000 	.word	0x40021000
 8009184:	00001388 	.word	0x00001388
 8009188:	ffff80ff 	.word	0xffff80ff
 800918c:	efffffff 	.word	0xefffffff
 8009190:	feffffff 	.word	0xfeffffff
 8009194:	1fc1808c 	.word	0x1fc1808c

08009198 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009198:	2338      	movs	r3, #56	; 0x38
 800919a:	4a21      	ldr	r2, [pc, #132]	; (8009220 <HAL_RCC_GetSysClockFreq+0x88>)
{
 800919c:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800919e:	6891      	ldr	r1, [r2, #8]
 80091a0:	420b      	tst	r3, r1
 80091a2:	d105      	bne.n	80091b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80091a4:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80091a6:	481f      	ldr	r0, [pc, #124]	; (8009224 <HAL_RCC_GetSysClockFreq+0x8c>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80091a8:	049b      	lsls	r3, r3, #18
 80091aa:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80091ac:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 80091ae:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80091b0:	6891      	ldr	r1, [r2, #8]
 80091b2:	4019      	ands	r1, r3
 80091b4:	2908      	cmp	r1, #8
 80091b6:	d012      	beq.n	80091de <HAL_RCC_GetSysClockFreq+0x46>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80091b8:	6891      	ldr	r1, [r2, #8]
 80091ba:	4019      	ands	r1, r3
 80091bc:	2910      	cmp	r1, #16
 80091be:	d010      	beq.n	80091e2 <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80091c0:	6891      	ldr	r1, [r2, #8]
 80091c2:	4019      	ands	r1, r3
 80091c4:	2920      	cmp	r1, #32
 80091c6:	d022      	beq.n	800920e <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80091c8:	6892      	ldr	r2, [r2, #8]
 80091ca:	4013      	ands	r3, r2
    sysclockfreq = 0U;
 80091cc:	3b18      	subs	r3, #24
 80091ce:	0018      	movs	r0, r3
 80091d0:	4243      	negs	r3, r0
 80091d2:	4158      	adcs	r0, r3
 80091d4:	23fa      	movs	r3, #250	; 0xfa
 80091d6:	4240      	negs	r0, r0
 80091d8:	01db      	lsls	r3, r3, #7
 80091da:	4018      	ands	r0, r3
 80091dc:	e7e7      	b.n	80091ae <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 80091de:	4812      	ldr	r0, [pc, #72]	; (8009228 <HAL_RCC_GetSysClockFreq+0x90>)
 80091e0:	e7e5      	b.n	80091ae <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80091e2:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80091e4:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80091e6:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80091e8:	68d4      	ldr	r4, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80091ea:	0649      	lsls	r1, r1, #25
 80091ec:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80091ee:	0464      	lsls	r4, r4, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80091f0:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80091f2:	0e64      	lsrs	r4, r4, #25
    switch (pllsource)
 80091f4:	079b      	lsls	r3, r3, #30
 80091f6:	d00d      	beq.n	8009214 <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80091f8:	480a      	ldr	r0, [pc, #40]	; (8009224 <HAL_RCC_GetSysClockFreq+0x8c>)
 80091fa:	f7f6 ffa1 	bl	8000140 <__udivsi3>
 80091fe:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8009200:	4b07      	ldr	r3, [pc, #28]	; (8009220 <HAL_RCC_GetSysClockFreq+0x88>)
 8009202:	68d9      	ldr	r1, [r3, #12]
 8009204:	0f49      	lsrs	r1, r1, #29
 8009206:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8009208:	f7f6 ff9a 	bl	8000140 <__udivsi3>
 800920c:	e7cf      	b.n	80091ae <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 800920e:	2080      	movs	r0, #128	; 0x80
 8009210:	0200      	lsls	r0, r0, #8
 8009212:	e7cc      	b.n	80091ae <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009214:	4804      	ldr	r0, [pc, #16]	; (8009228 <HAL_RCC_GetSysClockFreq+0x90>)
 8009216:	f7f6 ff93 	bl	8000140 <__udivsi3>
 800921a:	4360      	muls	r0, r4
        break;
 800921c:	e7f0      	b.n	8009200 <HAL_RCC_GetSysClockFreq+0x68>
 800921e:	46c0      	nop			; (mov r8, r8)
 8009220:	40021000 	.word	0x40021000
 8009224:	00f42400 	.word	0x00f42400
 8009228:	007a1200 	.word	0x007a1200

0800922c <HAL_RCC_ClockConfig>:
{
 800922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922e:	46ce      	mov	lr, r9
 8009230:	4647      	mov	r7, r8
 8009232:	0005      	movs	r5, r0
 8009234:	000c      	movs	r4, r1
 8009236:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 8009238:	2800      	cmp	r0, #0
 800923a:	d026      	beq.n	800928a <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800923c:	2207      	movs	r2, #7
 800923e:	4e57      	ldr	r6, [pc, #348]	; (800939c <HAL_RCC_ClockConfig+0x170>)
 8009240:	6833      	ldr	r3, [r6, #0]
 8009242:	4013      	ands	r3, r2
 8009244:	428b      	cmp	r3, r1
 8009246:	d35e      	bcc.n	8009306 <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009248:	682b      	ldr	r3, [r5, #0]
 800924a:	079a      	lsls	r2, r3, #30
 800924c:	d50e      	bpl.n	800926c <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800924e:	075a      	lsls	r2, r3, #29
 8009250:	d505      	bpl.n	800925e <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009252:	22e0      	movs	r2, #224	; 0xe0
 8009254:	4952      	ldr	r1, [pc, #328]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
 8009256:	01d2      	lsls	r2, r2, #7
 8009258:	6888      	ldr	r0, [r1, #8]
 800925a:	4302      	orrs	r2, r0
 800925c:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800925e:	4950      	ldr	r1, [pc, #320]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
 8009260:	4850      	ldr	r0, [pc, #320]	; (80093a4 <HAL_RCC_ClockConfig+0x178>)
 8009262:	688a      	ldr	r2, [r1, #8]
 8009264:	4002      	ands	r2, r0
 8009266:	68a8      	ldr	r0, [r5, #8]
 8009268:	4302      	orrs	r2, r0
 800926a:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800926c:	07db      	lsls	r3, r3, #31
 800926e:	d52b      	bpl.n	80092c8 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009270:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009272:	4a4b      	ldr	r2, [pc, #300]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009274:	2b01      	cmp	r3, #1
 8009276:	d100      	bne.n	800927a <HAL_RCC_ClockConfig+0x4e>
 8009278:	e07c      	b.n	8009374 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800927a:	2b02      	cmp	r3, #2
 800927c:	d007      	beq.n	800928e <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800927e:	2b00      	cmp	r3, #0
 8009280:	d000      	beq.n	8009284 <HAL_RCC_ClockConfig+0x58>
 8009282:	e07d      	b.n	8009380 <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009284:	6812      	ldr	r2, [r2, #0]
 8009286:	0552      	lsls	r2, r2, #21
 8009288:	d404      	bmi.n	8009294 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800928a:	2001      	movs	r0, #1
 800928c:	e037      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800928e:	6812      	ldr	r2, [r2, #0]
 8009290:	0192      	lsls	r2, r2, #6
 8009292:	d5fa      	bpl.n	800928a <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009294:	2107      	movs	r1, #7
 8009296:	4e42      	ldr	r6, [pc, #264]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
 8009298:	68b2      	ldr	r2, [r6, #8]
 800929a:	438a      	bics	r2, r1
 800929c:	4313      	orrs	r3, r2
 800929e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80092a0:	f7fe fa00 	bl	80076a4 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092a4:	2338      	movs	r3, #56	; 0x38
 80092a6:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092a8:	4b3f      	ldr	r3, [pc, #252]	; (80093a8 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 80092aa:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092ac:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092ae:	e004      	b.n	80092ba <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092b0:	f7fe f9f8 	bl	80076a4 <HAL_GetTick>
 80092b4:	1bc0      	subs	r0, r0, r7
 80092b6:	4548      	cmp	r0, r9
 80092b8:	d83b      	bhi.n	8009332 <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092ba:	4643      	mov	r3, r8
 80092bc:	68b2      	ldr	r2, [r6, #8]
 80092be:	401a      	ands	r2, r3
 80092c0:	686b      	ldr	r3, [r5, #4]
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d1f3      	bne.n	80092b0 <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092c8:	2207      	movs	r2, #7
 80092ca:	4e34      	ldr	r6, [pc, #208]	; (800939c <HAL_RCC_ClockConfig+0x170>)
 80092cc:	6833      	ldr	r3, [r6, #0]
 80092ce:	4013      	ands	r3, r2
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d838      	bhi.n	8009346 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092d4:	682b      	ldr	r3, [r5, #0]
 80092d6:	075b      	lsls	r3, r3, #29
 80092d8:	d42d      	bmi.n	8009336 <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80092da:	f7ff ff5d 	bl	8009198 <HAL_RCC_GetSysClockFreq>
 80092de:	4b30      	ldr	r3, [pc, #192]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
 80092e0:	4a32      	ldr	r2, [pc, #200]	; (80093ac <HAL_RCC_ClockConfig+0x180>)
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	4932      	ldr	r1, [pc, #200]	; (80093b0 <HAL_RCC_ClockConfig+0x184>)
 80092e6:	051b      	lsls	r3, r3, #20
 80092e8:	0f1b      	lsrs	r3, r3, #28
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	589b      	ldr	r3, [r3, r2]
 80092ee:	221f      	movs	r2, #31
 80092f0:	4013      	ands	r3, r2
 80092f2:	40d8      	lsrs	r0, r3
  return HAL_InitTick(uwTickPrio);
 80092f4:	4b2f      	ldr	r3, [pc, #188]	; (80093b4 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80092f6:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80092f8:	6818      	ldr	r0, [r3, #0]
 80092fa:	f7fe f88f 	bl	800741c <HAL_InitTick>
}
 80092fe:	bcc0      	pop	{r6, r7}
 8009300:	46b9      	mov	r9, r7
 8009302:	46b0      	mov	r8, r6
 8009304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009306:	6833      	ldr	r3, [r6, #0]
 8009308:	4393      	bics	r3, r2
 800930a:	430b      	orrs	r3, r1
 800930c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800930e:	f7fe f9c9 	bl	80076a4 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009312:	2307      	movs	r3, #7
 8009314:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009316:	4b24      	ldr	r3, [pc, #144]	; (80093a8 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8009318:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800931a:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800931c:	4642      	mov	r2, r8
 800931e:	6833      	ldr	r3, [r6, #0]
 8009320:	4013      	ands	r3, r2
 8009322:	42a3      	cmp	r3, r4
 8009324:	d100      	bne.n	8009328 <HAL_RCC_ClockConfig+0xfc>
 8009326:	e78f      	b.n	8009248 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009328:	f7fe f9bc 	bl	80076a4 <HAL_GetTick>
 800932c:	1bc0      	subs	r0, r0, r7
 800932e:	4548      	cmp	r0, r9
 8009330:	d9f4      	bls.n	800931c <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 8009332:	2003      	movs	r0, #3
 8009334:	e7e3      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009336:	4a1a      	ldr	r2, [pc, #104]	; (80093a0 <HAL_RCC_ClockConfig+0x174>)
 8009338:	491f      	ldr	r1, [pc, #124]	; (80093b8 <HAL_RCC_ClockConfig+0x18c>)
 800933a:	6893      	ldr	r3, [r2, #8]
 800933c:	400b      	ands	r3, r1
 800933e:	68e9      	ldr	r1, [r5, #12]
 8009340:	430b      	orrs	r3, r1
 8009342:	6093      	str	r3, [r2, #8]
 8009344:	e7c9      	b.n	80092da <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009346:	6833      	ldr	r3, [r6, #0]
 8009348:	4393      	bics	r3, r2
 800934a:	4323      	orrs	r3, r4
 800934c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800934e:	f7fe f9a9 	bl	80076a4 <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009352:	2307      	movs	r3, #7
 8009354:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009356:	4b14      	ldr	r3, [pc, #80]	; (80093a8 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8009358:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800935a:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800935c:	4642      	mov	r2, r8
 800935e:	6833      	ldr	r3, [r6, #0]
 8009360:	4013      	ands	r3, r2
 8009362:	42a3      	cmp	r3, r4
 8009364:	d0b6      	beq.n	80092d4 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009366:	f7fe f99d 	bl	80076a4 <HAL_GetTick>
 800936a:	1bc0      	subs	r0, r0, r7
 800936c:	4548      	cmp	r0, r9
 800936e:	d9f5      	bls.n	800935c <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8009370:	2003      	movs	r0, #3
 8009372:	e7c4      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009374:	6812      	ldr	r2, [r2, #0]
 8009376:	0392      	lsls	r2, r2, #14
 8009378:	d500      	bpl.n	800937c <HAL_RCC_ClockConfig+0x150>
 800937a:	e78b      	b.n	8009294 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800937c:	2001      	movs	r0, #1
 800937e:	e7be      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8009380:	2b03      	cmp	r3, #3
 8009382:	d005      	beq.n	8009390 <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009384:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009386:	0792      	lsls	r2, r2, #30
 8009388:	d500      	bpl.n	800938c <HAL_RCC_ClockConfig+0x160>
 800938a:	e783      	b.n	8009294 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 800938c:	2001      	movs	r0, #1
 800938e:	e7b6      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009390:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8009392:	0792      	lsls	r2, r2, #30
 8009394:	d500      	bpl.n	8009398 <HAL_RCC_ClockConfig+0x16c>
 8009396:	e77d      	b.n	8009294 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8009398:	2001      	movs	r0, #1
 800939a:	e7b0      	b.n	80092fe <HAL_RCC_ClockConfig+0xd2>
 800939c:	40022000 	.word	0x40022000
 80093a0:	40021000 	.word	0x40021000
 80093a4:	fffff0ff 	.word	0xfffff0ff
 80093a8:	00001388 	.word	0x00001388
 80093ac:	080134a4 	.word	0x080134a4
 80093b0:	200000e4 	.word	0x200000e4
 80093b4:	200000ec 	.word	0x200000ec
 80093b8:	ffff8fff 	.word	0xffff8fff

080093bc <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80093bc:	4b06      	ldr	r3, [pc, #24]	; (80093d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80093be:	4907      	ldr	r1, [pc, #28]	; (80093dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80093c0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80093c2:	4a07      	ldr	r2, [pc, #28]	; (80093e0 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80093c4:	045b      	lsls	r3, r3, #17
 80093c6:	0f5b      	lsrs	r3, r3, #29
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	585b      	ldr	r3, [r3, r1]
 80093cc:	211f      	movs	r1, #31
 80093ce:	6810      	ldr	r0, [r2, #0]
 80093d0:	400b      	ands	r3, r1
 80093d2:	40d8      	lsrs	r0, r3
}
 80093d4:	4770      	bx	lr
 80093d6:	46c0      	nop			; (mov r8, r8)
 80093d8:	40021000 	.word	0x40021000
 80093dc:	080134e4 	.word	0x080134e4
 80093e0:	200000e4 	.word	0x200000e4

080093e4 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80093e4:	2307      	movs	r3, #7
{
 80093e6:	b530      	push	{r4, r5, lr}

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80093e8:	25f0      	movs	r5, #240	; 0xf0
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80093ea:	4a09      	ldr	r2, [pc, #36]	; (8009410 <HAL_RCC_GetClockConfig+0x2c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80093ec:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80093ee:	6894      	ldr	r4, [r2, #8]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80093f0:	012d      	lsls	r5, r5, #4
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80093f2:	401c      	ands	r4, r3
 80093f4:	6044      	str	r4, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80093f6:	6894      	ldr	r4, [r2, #8]
 80093f8:	402c      	ands	r4, r5
 80093fa:	6084      	str	r4, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80093fc:	24e0      	movs	r4, #224	; 0xe0
 80093fe:	6892      	ldr	r2, [r2, #8]
 8009400:	01e4      	lsls	r4, r4, #7
 8009402:	4022      	ands	r2, r4
 8009404:	60c2      	str	r2, [r0, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009406:	4a03      	ldr	r2, [pc, #12]	; (8009414 <HAL_RCC_GetClockConfig+0x30>)
 8009408:	6812      	ldr	r2, [r2, #0]
 800940a:	4013      	ands	r3, r2
 800940c:	600b      	str	r3, [r1, #0]
}
 800940e:	bd30      	pop	{r4, r5, pc}
 8009410:	40021000 	.word	0x40021000
 8009414:	40022000 	.word	0x40022000

08009418 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800941a:	46ce      	mov	lr, r9
 800941c:	4647      	mov	r7, r8
 800941e:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009420:	6803      	ldr	r3, [r0, #0]
{
 8009422:	0004      	movs	r4, r0
 8009424:	b083      	sub	sp, #12
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009426:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009428:	039a      	lsls	r2, r3, #14
 800942a:	d550      	bpl.n	80094ce <HAL_RCCEx_PeriphCLKConfig+0xb6>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800942c:	2280      	movs	r2, #128	; 0x80
 800942e:	4b56      	ldr	r3, [pc, #344]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8009430:	0552      	lsls	r2, r2, #21
 8009432:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8009434:	4680      	mov	r8, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009436:	4211      	tst	r1, r2
 8009438:	d100      	bne.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x24>
 800943a:	e082      	b.n	8009542 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800943c:	2780      	movs	r7, #128	; 0x80
 800943e:	4d53      	ldr	r5, [pc, #332]	; (800958c <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8009440:	007f      	lsls	r7, r7, #1
 8009442:	682b      	ldr	r3, [r5, #0]
 8009444:	433b      	orrs	r3, r7
 8009446:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009448:	f7fe f92c 	bl	80076a4 <HAL_GetTick>
 800944c:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800944e:	e005      	b.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009450:	f7fe f928 	bl	80076a4 <HAL_GetTick>
 8009454:	1b80      	subs	r0, r0, r6
 8009456:	2802      	cmp	r0, #2
 8009458:	d900      	bls.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800945a:	e07c      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	423b      	tst	r3, r7
 8009460:	d0f6      	beq.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009462:	4d49      	ldr	r5, [pc, #292]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8009464:	23c0      	movs	r3, #192	; 0xc0
 8009466:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	0011      	movs	r1, r2
 800946c:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800946e:	421a      	tst	r2, r3
 8009470:	d021      	beq.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8009472:	69a0      	ldr	r0, [r4, #24]
 8009474:	4288      	cmp	r0, r1
 8009476:	d01f      	beq.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009478:	2180      	movs	r1, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800947a:	6deb      	ldr	r3, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 800947c:	6dee      	ldr	r6, [r5, #92]	; 0x5c
 800947e:	0249      	lsls	r1, r1, #9
 8009480:	4331      	orrs	r1, r6
 8009482:	65e9      	str	r1, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009484:	6de9      	ldr	r1, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009486:	4a42      	ldr	r2, [pc, #264]	; (8009590 <HAL_RCCEx_PeriphCLKConfig+0x178>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009488:	4e42      	ldr	r6, [pc, #264]	; (8009594 <HAL_RCCEx_PeriphCLKConfig+0x17c>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800948a:	401a      	ands	r2, r3
        __HAL_RCC_BACKUPRESET_RELEASE();
 800948c:	4031      	ands	r1, r6
 800948e:	65e9      	str	r1, [r5, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009490:	65ea      	str	r2, [r5, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009492:	07db      	lsls	r3, r3, #31
 8009494:	d400      	bmi.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8009496:	e075      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009498:	f7fe f904 	bl	80076a4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800949c:	4b3e      	ldr	r3, [pc, #248]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x180>)
        tickstart = HAL_GetTick();
 800949e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094a0:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094a2:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094a4:	e004      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094a6:	f7fe f8fd 	bl	80076a4 <HAL_GetTick>
 80094aa:	1b80      	subs	r0, r0, r6
 80094ac:	4548      	cmp	r0, r9
 80094ae:	d852      	bhi.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x13e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80094b0:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80094b2:	421f      	tst	r7, r3
 80094b4:	d0f7      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80094b6:	69a1      	ldr	r1, [r4, #24]
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094b8:	4a33      	ldr	r2, [pc, #204]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80094ba:	4835      	ldr	r0, [pc, #212]	; (8009590 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80094bc:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80094be:	4003      	ands	r3, r0
 80094c0:	430b      	orrs	r3, r1
 80094c2:	65d3      	str	r3, [r2, #92]	; 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80094c4:	4643      	mov	r3, r8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80094c6:	2000      	movs	r0, #0
    if (pwrclkchanged == SET)
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d048      	beq.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80094cc:	6823      	ldr	r3, [r4, #0]
 80094ce:	07da      	lsls	r2, r3, #31
 80094d0:	d506      	bpl.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80094d2:	2503      	movs	r5, #3
 80094d4:	492c      	ldr	r1, [pc, #176]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80094d6:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80094d8:	43aa      	bics	r2, r5
 80094da:	6865      	ldr	r5, [r4, #4]
 80094dc:	432a      	orrs	r2, r5
 80094de:	654a      	str	r2, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80094e0:	079a      	lsls	r2, r3, #30
 80094e2:	d506      	bpl.n	80094f2 <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80094e4:	250c      	movs	r5, #12
 80094e6:	4928      	ldr	r1, [pc, #160]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80094e8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80094ea:	43aa      	bics	r2, r5
 80094ec:	68a5      	ldr	r5, [r4, #8]
 80094ee:	432a      	orrs	r2, r5
 80094f0:	654a      	str	r2, [r1, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80094f2:	069a      	lsls	r2, r3, #26
 80094f4:	d506      	bpl.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80094f6:	4924      	ldr	r1, [pc, #144]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80094f8:	4d28      	ldr	r5, [pc, #160]	; (800959c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80094fa:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80094fc:	402a      	ands	r2, r5
 80094fe:	68e5      	ldr	r5, [r4, #12]
 8009500:	432a      	orrs	r2, r5
 8009502:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009504:	045a      	lsls	r2, r3, #17
 8009506:	d50a      	bpl.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009508:	491f      	ldr	r1, [pc, #124]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 800950a:	6965      	ldr	r5, [r4, #20]
 800950c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800950e:	0092      	lsls	r2, r2, #2
 8009510:	0892      	lsrs	r2, r2, #2
 8009512:	432a      	orrs	r2, r5
 8009514:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8009516:	2280      	movs	r2, #128	; 0x80
 8009518:	05d2      	lsls	r2, r2, #23
 800951a:	4295      	cmp	r5, r2
 800951c:	d026      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x154>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800951e:	051b      	lsls	r3, r3, #20
 8009520:	d50a      	bpl.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8009522:	4a19      	ldr	r2, [pc, #100]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8009524:	6921      	ldr	r1, [r4, #16]
 8009526:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009528:	4c1d      	ldr	r4, [pc, #116]	; (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800952a:	4023      	ands	r3, r4
 800952c:	430b      	orrs	r3, r1
 800952e:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8009530:	2380      	movs	r3, #128	; 0x80
 8009532:	01db      	lsls	r3, r3, #7
 8009534:	4299      	cmp	r1, r3
 8009536:	d01f      	beq.n	8009578 <HAL_RCCEx_PeriphCLKConfig+0x160>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8009538:	b003      	add	sp, #12
 800953a:	bcc0      	pop	{r6, r7}
 800953c:	46b9      	mov	r9, r7
 800953e:	46b0      	mov	r8, r6
 8009540:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8009542:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8009544:	4311      	orrs	r1, r2
 8009546:	63d9      	str	r1, [r3, #60]	; 0x3c
 8009548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800954a:	4013      	ands	r3, r2
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8009550:	2301      	movs	r3, #1
 8009552:	4698      	mov	r8, r3
 8009554:	e772      	b.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x24>
    if (pwrclkchanged == SET)
 8009556:	4643      	mov	r3, r8
      status = ret;
 8009558:	2003      	movs	r0, #3
    if (pwrclkchanged == SET)
 800955a:	2b01      	cmp	r3, #1
 800955c:	d1b6      	bne.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xb4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800955e:	4a0a      	ldr	r2, [pc, #40]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8009560:	4910      	ldr	r1, [pc, #64]	; (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8009562:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8009564:	400b      	ands	r3, r1
 8009566:	63d3      	str	r3, [r2, #60]	; 0x3c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009568:	6823      	ldr	r3, [r4, #0]
 800956a:	e7b0      	b.n	80094ce <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800956c:	2280      	movs	r2, #128	; 0x80
 800956e:	68cd      	ldr	r5, [r1, #12]
 8009570:	0252      	lsls	r2, r2, #9
 8009572:	432a      	orrs	r2, r5
 8009574:	60ca      	str	r2, [r1, #12]
 8009576:	e7d2      	b.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009578:	2380      	movs	r3, #128	; 0x80
 800957a:	68d1      	ldr	r1, [r2, #12]
 800957c:	025b      	lsls	r3, r3, #9
 800957e:	430b      	orrs	r3, r1
 8009580:	60d3      	str	r3, [r2, #12]
  return status;
 8009582:	e7d9      	b.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8009584:	0001      	movs	r1, r0
 8009586:	e797      	b.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8009588:	40021000 	.word	0x40021000
 800958c:	40007000 	.word	0x40007000
 8009590:	fffffcff 	.word	0xfffffcff
 8009594:	fffeffff 	.word	0xfffeffff
 8009598:	00001388 	.word	0x00001388
 800959c:	ffffcfff 	.word	0xffffcfff
 80095a0:	ffff3fff 	.word	0xffff3fff
 80095a4:	efffffff 	.word	0xefffffff

080095a8 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80095a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095aa:	46de      	mov	lr, fp
 80095ac:	4657      	mov	r7, sl
 80095ae:	464e      	mov	r6, r9
 80095b0:	4645      	mov	r5, r8
 80095b2:	b5e0      	push	{r5, r6, r7, lr}
 80095b4:	b083      	sub	sp, #12
 80095b6:	001e      	movs	r6, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80095b8:	466b      	mov	r3, sp
 80095ba:	1cdf      	adds	r7, r3, #3
 80095bc:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80095be:	0015      	movs	r5, r2
 80095c0:	4681      	mov	r9, r0
 80095c2:	000c      	movs	r4, r1
  __IO uint8_t  tmpreg8 = 0;
 80095c4:	703b      	strb	r3, [r7, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80095c6:	f7fe f86d 	bl	80076a4 <HAL_GetTick>
 80095ca:	1976      	adds	r6, r6, r5
 80095cc:	1a33      	subs	r3, r6, r0
 80095ce:	4698      	mov	r8, r3
  tmp_tickstart = HAL_GetTick();
 80095d0:	f7fe f868 	bl	80076a4 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095d4:	464b      	mov	r3, r9
 80095d6:	681b      	ldr	r3, [r3, #0]
  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);

  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095d8:	26c0      	movs	r6, #192	; 0xc0
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095da:	469a      	mov	sl, r3
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095dc:	4b34      	ldr	r3, [pc, #208]	; (80096b0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x108>)
  tmp_tickstart = HAL_GetTick();
 80095de:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095e0:	681b      	ldr	r3, [r3, #0]
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095e2:	00f6      	lsls	r6, r6, #3
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095e4:	009a      	lsls	r2, r3, #2
 80095e6:	18d2      	adds	r2, r2, r3
 80095e8:	00d3      	lsls	r3, r2, #3
 80095ea:	1a9b      	subs	r3, r3, r2
 80095ec:	4642      	mov	r2, r8
 80095ee:	0d1b      	lsrs	r3, r3, #20
 80095f0:	4353      	muls	r3, r2
  while ((hspi->Instance->SR & Fifo) != State)
 80095f2:	4652      	mov	r2, sl
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095f4:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 80095f6:	e001      	b.n	80095fc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 80095f8:	1c6b      	adds	r3, r5, #1
 80095fa:	d10b      	bne.n	8009614 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 80095fc:	6893      	ldr	r3, [r2, #8]
 80095fe:	4223      	tst	r3, r4
 8009600:	d01d      	beq.n	800963e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x96>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009602:	42b4      	cmp	r4, r6
 8009604:	d1f8      	bne.n	80095f8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x50>
      tmpreg8 = *ptmpreg8;
 8009606:	4653      	mov	r3, sl
 8009608:	7b1b      	ldrb	r3, [r3, #12]
 800960a:	b2db      	uxtb	r3, r3
 800960c:	703b      	strb	r3, [r7, #0]
      UNUSED(tmpreg8);
 800960e:	783b      	ldrb	r3, [r7, #0]
    if (Timeout != HAL_MAX_DELAY)
 8009610:	1c6b      	adds	r3, r5, #1
 8009612:	d0f3      	beq.n	80095fc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009614:	f7fe f846 	bl	80076a4 <HAL_GetTick>
 8009618:	465b      	mov	r3, fp
 800961a:	1ac0      	subs	r0, r0, r3
 800961c:	4540      	cmp	r0, r8
 800961e:	d216      	bcs.n	800964e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009620:	9b01      	ldr	r3, [sp, #4]
      {
        tmp_timeout = 0U;
 8009622:	1e5a      	subs	r2, r3, #1
 8009624:	4193      	sbcs	r3, r2
 8009626:	4642      	mov	r2, r8
 8009628:	425b      	negs	r3, r3
 800962a:	401a      	ands	r2, r3
      }
      count--;
 800962c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800962e:	4690      	mov	r8, r2
      count--;
 8009630:	3b01      	subs	r3, #1
 8009632:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009634:	464b      	mov	r3, r9
 8009636:	681a      	ldr	r2, [r3, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8009638:	6893      	ldr	r3, [r2, #8]
 800963a:	4223      	tst	r3, r4
 800963c:	d1e1      	bne.n	8009602 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
    }
  }

  return HAL_OK;
 800963e:	2000      	movs	r0, #0
}
 8009640:	b003      	add	sp, #12
 8009642:	bcf0      	pop	{r4, r5, r6, r7}
 8009644:	46bb      	mov	fp, r7
 8009646:	46b2      	mov	sl, r6
 8009648:	46a9      	mov	r9, r5
 800964a:	46a0      	mov	r8, r4
 800964c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800964e:	464b      	mov	r3, r9
 8009650:	21e0      	movs	r1, #224	; 0xe0
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	685a      	ldr	r2, [r3, #4]
 8009656:	438a      	bics	r2, r1
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009658:	4649      	mov	r1, r9
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800965a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800965c:	2282      	movs	r2, #130	; 0x82
 800965e:	6849      	ldr	r1, [r1, #4]
 8009660:	0052      	lsls	r2, r2, #1
 8009662:	4291      	cmp	r1, r2
 8009664:	d015      	beq.n	8009692 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xea>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009666:	464a      	mov	r2, r9
 8009668:	2180      	movs	r1, #128	; 0x80
 800966a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800966c:	0189      	lsls	r1, r1, #6
 800966e:	428a      	cmp	r2, r1
 8009670:	d106      	bne.n	8009680 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd8>
          SPI_RESET_CRC(hspi);
 8009672:	6819      	ldr	r1, [r3, #0]
 8009674:	480f      	ldr	r0, [pc, #60]	; (80096b4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x10c>)
 8009676:	4001      	ands	r1, r0
 8009678:	6019      	str	r1, [r3, #0]
 800967a:	6819      	ldr	r1, [r3, #0]
 800967c:	430a      	orrs	r2, r1
 800967e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009680:	235d      	movs	r3, #93	; 0x5d
 8009682:	2201      	movs	r2, #1
 8009684:	4649      	mov	r1, r9
 8009686:	54ca      	strb	r2, [r1, r3]
        __HAL_UNLOCK(hspi);
 8009688:	2200      	movs	r2, #0
 800968a:	3b01      	subs	r3, #1
        return HAL_TIMEOUT;
 800968c:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 800968e:	54ca      	strb	r2, [r1, r3]
        return HAL_TIMEOUT;
 8009690:	e7d6      	b.n	8009640 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009692:	464a      	mov	r2, r9
 8009694:	2180      	movs	r1, #128	; 0x80
 8009696:	6892      	ldr	r2, [r2, #8]
 8009698:	0209      	lsls	r1, r1, #8
 800969a:	428a      	cmp	r2, r1
 800969c:	d003      	beq.n	80096a6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xfe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800969e:	2180      	movs	r1, #128	; 0x80
 80096a0:	00c9      	lsls	r1, r1, #3
 80096a2:	428a      	cmp	r2, r1
 80096a4:	d1df      	bne.n	8009666 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          __HAL_SPI_DISABLE(hspi);
 80096a6:	2140      	movs	r1, #64	; 0x40
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	438a      	bics	r2, r1
 80096ac:	601a      	str	r2, [r3, #0]
 80096ae:	e7da      	b.n	8009666 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
 80096b0:	200000e4 	.word	0x200000e4
 80096b4:	ffffdfff 	.word	0xffffdfff

080096b8 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80096b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ba:	46c6      	mov	lr, r8
 80096bc:	b500      	push	{lr}
 80096be:	000c      	movs	r4, r1
 80096c0:	0016      	movs	r6, r2
 80096c2:	b082      	sub	sp, #8
 80096c4:	0007      	movs	r7, r0
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80096c6:	f7fd ffed 	bl	80076a4 <HAL_GetTick>
 80096ca:	1936      	adds	r6, r6, r4
 80096cc:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 80096ce:	f7fd ffe9 	bl	80076a4 <HAL_GetTick>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096d2:	2580      	movs	r5, #128	; 0x80
  tmp_tickstart = HAL_GetTick();
 80096d4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80096d6:	4b26      	ldr	r3, [pc, #152]	; (8009770 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb8>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	015b      	lsls	r3, r3, #5
 80096dc:	0d1b      	lsrs	r3, r3, #20
 80096de:	4373      	muls	r3, r6
 80096e0:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096e2:	683a      	ldr	r2, [r7, #0]
 80096e4:	e001      	b.n	80096ea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
    if (Timeout != HAL_MAX_DELAY)
 80096e6:	1c63      	adds	r3, r4, #1
 80096e8:	d107      	bne.n	80096fa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096ea:	6893      	ldr	r3, [r2, #8]
 80096ec:	421d      	tst	r5, r3
 80096ee:	d1fa      	bne.n	80096e6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  return HAL_OK;
 80096f0:	2000      	movs	r0, #0
}
 80096f2:	b002      	add	sp, #8
 80096f4:	bc80      	pop	{r7}
 80096f6:	46b8      	mov	r8, r7
 80096f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096fa:	f7fd ffd3 	bl	80076a4 <HAL_GetTick>
 80096fe:	4643      	mov	r3, r8
 8009700:	1ac0      	subs	r0, r0, r3
 8009702:	42b0      	cmp	r0, r6
 8009704:	d208      	bcs.n	8009718 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x60>
      if (count == 0U)
 8009706:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8009708:	1e5a      	subs	r2, r3, #1
 800970a:	4193      	sbcs	r3, r2
 800970c:	425b      	negs	r3, r3
 800970e:	401e      	ands	r6, r3
      count--;
 8009710:	9b01      	ldr	r3, [sp, #4]
 8009712:	3b01      	subs	r3, #1
 8009714:	9301      	str	r3, [sp, #4]
 8009716:	e7e4      	b.n	80096e2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009718:	21e0      	movs	r1, #224	; 0xe0
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	685a      	ldr	r2, [r3, #4]
 800971e:	438a      	bics	r2, r1
 8009720:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009722:	2282      	movs	r2, #130	; 0x82
 8009724:	6879      	ldr	r1, [r7, #4]
 8009726:	0052      	lsls	r2, r2, #1
 8009728:	4291      	cmp	r1, r2
 800972a:	d013      	beq.n	8009754 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800972c:	2180      	movs	r1, #128	; 0x80
 800972e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009730:	0189      	lsls	r1, r1, #6
 8009732:	428a      	cmp	r2, r1
 8009734:	d106      	bne.n	8009744 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
          SPI_RESET_CRC(hspi);
 8009736:	6819      	ldr	r1, [r3, #0]
 8009738:	480e      	ldr	r0, [pc, #56]	; (8009774 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 800973a:	4001      	ands	r1, r0
 800973c:	6019      	str	r1, [r3, #0]
 800973e:	6819      	ldr	r1, [r3, #0]
 8009740:	430a      	orrs	r2, r1
 8009742:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009744:	235d      	movs	r3, #93	; 0x5d
 8009746:	2201      	movs	r2, #1
 8009748:	54fa      	strb	r2, [r7, r3]
        __HAL_UNLOCK(hspi);
 800974a:	2200      	movs	r2, #0
 800974c:	3b01      	subs	r3, #1
        return HAL_TIMEOUT;
 800974e:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8009750:	54fa      	strb	r2, [r7, r3]
        return HAL_TIMEOUT;
 8009752:	e7ce      	b.n	80096f2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009754:	2180      	movs	r1, #128	; 0x80
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	0209      	lsls	r1, r1, #8
 800975a:	428a      	cmp	r2, r1
 800975c:	d003      	beq.n	8009766 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800975e:	2180      	movs	r1, #128	; 0x80
 8009760:	00c9      	lsls	r1, r1, #3
 8009762:	428a      	cmp	r2, r1
 8009764:	d1e2      	bne.n	800972c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x74>
          __HAL_SPI_DISABLE(hspi);
 8009766:	2140      	movs	r1, #64	; 0x40
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	438a      	bics	r2, r1
 800976c:	601a      	str	r2, [r3, #0]
 800976e:	e7dd      	b.n	800972c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x74>
 8009770:	200000e4 	.word	0x200000e4
 8009774:	ffffdfff 	.word	0xffffdfff

08009778 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009778:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800977a:	0013      	movs	r3, r2
{
 800977c:	000d      	movs	r5, r1
 800977e:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009780:	000a      	movs	r2, r1
 8009782:	21c0      	movs	r1, #192	; 0xc0
 8009784:	0149      	lsls	r1, r1, #5
{
 8009786:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009788:	f7ff ff0e 	bl	80095a8 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800978c:	2800      	cmp	r0, #0
 800978e:	d10f      	bne.n	80097b0 <SPI_EndRxTxTransaction+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009790:	0032      	movs	r2, r6
 8009792:	0029      	movs	r1, r5
 8009794:	0020      	movs	r0, r4
 8009796:	f7ff ff8f 	bl	80096b8 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800979a:	2800      	cmp	r0, #0
 800979c:	d108      	bne.n	80097b0 <SPI_EndRxTxTransaction+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800979e:	21c0      	movs	r1, #192	; 0xc0
 80097a0:	0033      	movs	r3, r6
 80097a2:	002a      	movs	r2, r5
 80097a4:	0020      	movs	r0, r4
 80097a6:	00c9      	lsls	r1, r1, #3
 80097a8:	f7ff fefe 	bl	80095a8 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	d004      	beq.n	80097ba <SPI_EndRxTxTransaction+0x42>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097b0:	2220      	movs	r2, #32
    return HAL_TIMEOUT;
 80097b2:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80097b4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80097b6:	4313      	orrs	r3, r2
 80097b8:	6623      	str	r3, [r4, #96]	; 0x60
  }

  return HAL_OK;
}
 80097ba:	bd70      	pop	{r4, r5, r6, pc}

080097bc <HAL_SPI_Init>:
{
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	46de      	mov	lr, fp
 80097c0:	4657      	mov	r7, sl
 80097c2:	464e      	mov	r6, r9
 80097c4:	4645      	mov	r5, r8
 80097c6:	0004      	movs	r4, r0
 80097c8:	b5e0      	push	{r5, r6, r7, lr}
  if (hspi == NULL)
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d100      	bne.n	80097d0 <HAL_SPI_Init+0x14>
 80097ce:	e094      	b.n	80098fa <HAL_SPI_Init+0x13e>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80097d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80097d2:	2d00      	cmp	r5, #0
 80097d4:	d06b      	beq.n	80098ae <HAL_SPI_Init+0xf2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80097d6:	2300      	movs	r3, #0
 80097d8:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80097da:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80097dc:	2300      	movs	r3, #0
 80097de:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80097e0:	335d      	adds	r3, #93	; 0x5d
 80097e2:	5ce3      	ldrb	r3, [r4, r3]
 80097e4:	b2da      	uxtb	r2, r3
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d06e      	beq.n	80098c8 <HAL_SPI_Init+0x10c>
  hspi->State = HAL_SPI_STATE_BUSY;
 80097ea:	235d      	movs	r3, #93	; 0x5d
 80097ec:	2202      	movs	r2, #2
  __HAL_SPI_DISABLE(hspi);
 80097ee:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 80097f0:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 80097f2:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097f4:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80097f6:	6813      	ldr	r3, [r2, #0]
 80097f8:	438b      	bics	r3, r1
 80097fa:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097fc:	23e0      	movs	r3, #224	; 0xe0
 80097fe:	00db      	lsls	r3, r3, #3
 8009800:	4298      	cmp	r0, r3
 8009802:	d968      	bls.n	80098d6 <HAL_SPI_Init+0x11a>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009804:	23f0      	movs	r3, #240	; 0xf0
 8009806:	011b      	lsls	r3, r3, #4
 8009808:	4298      	cmp	r0, r3
 800980a:	d000      	beq.n	800980e <HAL_SPI_Init+0x52>
 800980c:	e077      	b.n	80098fe <HAL_SPI_Init+0x142>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800980e:	2380      	movs	r3, #128	; 0x80
 8009810:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8009812:	019b      	lsls	r3, r3, #6
 8009814:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009816:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009818:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800981a:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800981c:	2682      	movs	r6, #130	; 0x82
 800981e:	2784      	movs	r7, #132	; 0x84
 8009820:	6863      	ldr	r3, [r4, #4]
 8009822:	0076      	lsls	r6, r6, #1
 8009824:	4033      	ands	r3, r6
 8009826:	68a6      	ldr	r6, [r4, #8]
 8009828:	023f      	lsls	r7, r7, #8
 800982a:	403e      	ands	r6, r7
 800982c:	2702      	movs	r7, #2
 800982e:	4333      	orrs	r3, r6
 8009830:	6926      	ldr	r6, [r4, #16]
 8009832:	69a1      	ldr	r1, [r4, #24]
 8009834:	403e      	ands	r6, r7
 8009836:	4333      	orrs	r3, r6
 8009838:	2601      	movs	r6, #1
 800983a:	6967      	ldr	r7, [r4, #20]
 800983c:	46b2      	mov	sl, r6
 800983e:	4037      	ands	r7, r6
 8009840:	433b      	orrs	r3, r7
 8009842:	2780      	movs	r7, #128	; 0x80
 8009844:	00bf      	lsls	r7, r7, #2
 8009846:	400f      	ands	r7, r1
 8009848:	433b      	orrs	r3, r7
 800984a:	69e7      	ldr	r7, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800984c:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800984e:	46b8      	mov	r8, r7
 8009850:	2738      	movs	r7, #56	; 0x38
 8009852:	46b9      	mov	r9, r7
 8009854:	4647      	mov	r7, r8
 8009856:	464e      	mov	r6, r9
 8009858:	4037      	ands	r7, r6
 800985a:	6a26      	ldr	r6, [r4, #32]
 800985c:	433b      	orrs	r3, r7
 800985e:	46b0      	mov	r8, r6
 8009860:	2680      	movs	r6, #128	; 0x80
 8009862:	4647      	mov	r7, r8
 8009864:	4037      	ands	r7, r6
 8009866:	4666      	mov	r6, ip
 8009868:	433b      	orrs	r3, r7
 800986a:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800986c:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800986e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009870:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009872:	4033      	ands	r3, r6
 8009874:	26f0      	movs	r6, #240	; 0xf0
 8009876:	0136      	lsls	r6, r6, #4
 8009878:	4030      	ands	r0, r6
 800987a:	4303      	orrs	r3, r0
 800987c:	2004      	movs	r0, #4
 800987e:	4001      	ands	r1, r0
 8009880:	430b      	orrs	r3, r1
 8009882:	2110      	movs	r1, #16
 8009884:	4029      	ands	r1, r5
 8009886:	430b      	orrs	r3, r1
 8009888:	4659      	mov	r1, fp
 800988a:	430b      	orrs	r3, r1
 800988c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800988e:	69d3      	ldr	r3, [r2, #28]
 8009890:	491c      	ldr	r1, [pc, #112]	; (8009904 <HAL_SPI_Init+0x148>)
  return HAL_OK;
 8009892:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009894:	400b      	ands	r3, r1
 8009896:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009898:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800989a:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800989c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800989e:	335d      	adds	r3, #93	; 0x5d
 80098a0:	54e2      	strb	r2, [r4, r3]
}
 80098a2:	bcf0      	pop	{r4, r5, r6, r7}
 80098a4:	46bb      	mov	fp, r7
 80098a6:	46b2      	mov	sl, r6
 80098a8:	46a9      	mov	r9, r5
 80098aa:	46a0      	mov	r8, r4
 80098ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098ae:	2382      	movs	r3, #130	; 0x82
 80098b0:	6842      	ldr	r2, [r0, #4]
 80098b2:	005b      	lsls	r3, r3, #1
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d091      	beq.n	80097dc <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098b8:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80098ba:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098bc:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80098be:	335d      	adds	r3, #93	; 0x5d
 80098c0:	5ce3      	ldrb	r3, [r4, r3]
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d190      	bne.n	80097ea <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 80098c8:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 80098ca:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80098cc:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 80098ce:	f7fd fc55 	bl	800717c <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80098d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80098d4:	e789      	b.n	80097ea <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80098d6:	4298      	cmp	r0, r3
 80098d8:	d006      	beq.n	80098e8 <HAL_SPI_Init+0x12c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80098da:	2380      	movs	r3, #128	; 0x80
 80098dc:	015b      	lsls	r3, r3, #5
 80098de:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	469c      	mov	ip, r3
 80098e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80098e6:	e799      	b.n	800981c <HAL_SPI_Init+0x60>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80098e8:	2380      	movs	r3, #128	; 0x80
 80098ea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80098ec:	019b      	lsls	r3, r3, #6
 80098ee:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80098f0:	2380      	movs	r3, #128	; 0x80
 80098f2:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80098f4:	468c      	mov	ip, r1
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80098f6:	469b      	mov	fp, r3
 80098f8:	e790      	b.n	800981c <HAL_SPI_Init+0x60>
    return HAL_ERROR;
 80098fa:	2001      	movs	r0, #1
 80098fc:	e7d1      	b.n	80098a2 <HAL_SPI_Init+0xe6>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80098fe:	2300      	movs	r3, #0
 8009900:	469b      	mov	fp, r3
 8009902:	e7ed      	b.n	80098e0 <HAL_SPI_Init+0x124>
 8009904:	fffff7ff 	.word	0xfffff7ff

08009908 <HAL_SPI_Transmit>:
{
 8009908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800990a:	46c6      	mov	lr, r8
 800990c:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 800990e:	235c      	movs	r3, #92	; 0x5c
{
 8009910:	b500      	push	{lr}
 8009912:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8009914:	5cc2      	ldrb	r2, [r0, r3]
{
 8009916:	0004      	movs	r4, r0
 8009918:	000d      	movs	r5, r1
 800991a:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800991c:	2a01      	cmp	r2, #1
 800991e:	d060      	beq.n	80099e2 <HAL_SPI_Transmit+0xda>
 8009920:	2201      	movs	r2, #1
 8009922:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8009924:	f7fd febe 	bl	80076a4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8009928:	225d      	movs	r2, #93	; 0x5d
 800992a:	5ca3      	ldrb	r3, [r4, r2]
  tickstart = HAL_GetTick();
 800992c:	0007      	movs	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800992e:	b2d8      	uxtb	r0, r3
 8009930:	2b01      	cmp	r3, #1
 8009932:	d00a      	beq.n	800994a <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8009934:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8009936:	235d      	movs	r3, #93	; 0x5d
 8009938:	2201      	movs	r2, #1
 800993a:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 800993c:	2200      	movs	r2, #0
 800993e:	3b01      	subs	r3, #1
 8009940:	54e2      	strb	r2, [r4, r3]
}
 8009942:	b002      	add	sp, #8
 8009944:	bc80      	pop	{r7}
 8009946:	46b8      	mov	r8, r7
 8009948:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((pData == NULL) || (Size == 0U))
 800994a:	2d00      	cmp	r5, #0
 800994c:	d0f3      	beq.n	8009936 <HAL_SPI_Transmit+0x2e>
 800994e:	4643      	mov	r3, r8
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0f0      	beq.n	8009936 <HAL_SPI_Transmit+0x2e>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009954:	2303      	movs	r3, #3
 8009956:	54a3      	strb	r3, [r4, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009958:	2300      	movs	r3, #0
  hspi->TxXferSize  = Size;
 800995a:	4642      	mov	r2, r8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800995c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferSize  = Size;
 800995e:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009960:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8009962:	2244      	movs	r2, #68	; 0x44
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009964:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009966:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009968:	52a3      	strh	r3, [r4, r2]
  hspi->RxXferCount = 0U;
 800996a:	3202      	adds	r2, #2
 800996c:	52a3      	strh	r3, [r4, r2]
  hspi->TxISR       = NULL;
 800996e:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009970:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009972:	2380      	movs	r3, #128	; 0x80
 8009974:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8009976:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009978:	021b      	lsls	r3, r3, #8
 800997a:	429a      	cmp	r2, r3
 800997c:	d05a      	beq.n	8009a34 <HAL_SPI_Transmit+0x12c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800997e:	2340      	movs	r3, #64	; 0x40
 8009980:	6802      	ldr	r2, [r0, #0]
 8009982:	4213      	tst	r3, r2
 8009984:	d102      	bne.n	800998c <HAL_SPI_Transmit+0x84>
    __HAL_SPI_ENABLE(hspi);
 8009986:	6802      	ldr	r2, [r0, #0]
 8009988:	4313      	orrs	r3, r2
 800998a:	6003      	str	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800998c:	23e0      	movs	r3, #224	; 0xe0
 800998e:	68e2      	ldr	r2, [r4, #12]
 8009990:	00db      	lsls	r3, r3, #3
 8009992:	429a      	cmp	r2, r3
 8009994:	d927      	bls.n	80099e6 <HAL_SPI_Transmit+0xde>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009996:	6863      	ldr	r3, [r4, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d055      	beq.n	8009a48 <HAL_SPI_Transmit+0x140>
 800999c:	4643      	mov	r3, r8
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d052      	beq.n	8009a48 <HAL_SPI_Transmit+0x140>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80099a2:	2202      	movs	r2, #2
    while (hspi->TxXferCount > 0U)
 80099a4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80099a6:	4690      	mov	r8, r2
    while (hspi->TxXferCount > 0U)
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10d      	bne.n	80099c8 <HAL_SPI_Transmit+0xc0>
 80099ac:	e05f      	b.n	8009a6e <HAL_SPI_Transmit+0x166>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80099ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80099b0:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80099b2:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80099b4:	60c2      	str	r2, [r0, #12]
        hspi->TxXferCount--;
 80099b6:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80099b8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80099ba:	3d01      	subs	r5, #1
 80099bc:	b2ad      	uxth	r5, r5
 80099be:	87e5      	strh	r5, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 80099c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d053      	beq.n	8009a6e <HAL_SPI_Transmit+0x166>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80099c6:	6820      	ldr	r0, [r4, #0]
 80099c8:	4642      	mov	r2, r8
 80099ca:	6883      	ldr	r3, [r0, #8]
 80099cc:	421a      	tst	r2, r3
 80099ce:	d1ee      	bne.n	80099ae <HAL_SPI_Transmit+0xa6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099d0:	f7fd fe68 	bl	80076a4 <HAL_GetTick>
 80099d4:	1bc0      	subs	r0, r0, r7
 80099d6:	42b0      	cmp	r0, r6
 80099d8:	d3f2      	bcc.n	80099c0 <HAL_SPI_Transmit+0xb8>
 80099da:	1c73      	adds	r3, r6, #1
 80099dc:	d0f0      	beq.n	80099c0 <HAL_SPI_Transmit+0xb8>
          errorcode = HAL_TIMEOUT;
 80099de:	2003      	movs	r0, #3
 80099e0:	e7a9      	b.n	8009936 <HAL_SPI_Transmit+0x2e>
  __HAL_LOCK(hspi);
 80099e2:	2002      	movs	r0, #2
 80099e4:	e7ad      	b.n	8009942 <HAL_SPI_Transmit+0x3a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d036      	beq.n	8009a5a <HAL_SPI_Transmit+0x152>
 80099ec:	4643      	mov	r3, r8
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d033      	beq.n	8009a5a <HAL_SPI_Transmit+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80099f2:	2202      	movs	r2, #2
    while (hspi->TxXferCount > 0U)
 80099f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80099f6:	4690      	mov	r8, r2
    while (hspi->TxXferCount > 0U)
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10d      	bne.n	8009a18 <HAL_SPI_Transmit+0x110>
 80099fc:	e037      	b.n	8009a6e <HAL_SPI_Transmit+0x166>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80099fe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009a00:	7812      	ldrb	r2, [r2, #0]
 8009a02:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8009a04:	8fe5      	ldrh	r5, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8009a08:	3d01      	subs	r5, #1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a0a:	3301      	adds	r3, #1
        hspi->TxXferCount--;
 8009a0c:	b2ad      	uxth	r5, r5
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a0e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8009a10:	87e5      	strh	r5, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8009a12:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d02a      	beq.n	8009a6e <HAL_SPI_Transmit+0x166>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009a18:	4641      	mov	r1, r8
 8009a1a:	6823      	ldr	r3, [r4, #0]
 8009a1c:	689a      	ldr	r2, [r3, #8]
 8009a1e:	4211      	tst	r1, r2
 8009a20:	d1ed      	bne.n	80099fe <HAL_SPI_Transmit+0xf6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a22:	f7fd fe3f 	bl	80076a4 <HAL_GetTick>
 8009a26:	1bc0      	subs	r0, r0, r7
 8009a28:	42b0      	cmp	r0, r6
 8009a2a:	d3f2      	bcc.n	8009a12 <HAL_SPI_Transmit+0x10a>
 8009a2c:	1c73      	adds	r3, r6, #1
 8009a2e:	d0f0      	beq.n	8009a12 <HAL_SPI_Transmit+0x10a>
          errorcode = HAL_TIMEOUT;
 8009a30:	2003      	movs	r0, #3
 8009a32:	e780      	b.n	8009936 <HAL_SPI_Transmit+0x2e>
    __HAL_SPI_DISABLE(hspi);
 8009a34:	2240      	movs	r2, #64	; 0x40
 8009a36:	6803      	ldr	r3, [r0, #0]
 8009a38:	4393      	bics	r3, r2
 8009a3a:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 8009a3c:	2380      	movs	r3, #128	; 0x80
 8009a3e:	6802      	ldr	r2, [r0, #0]
 8009a40:	01db      	lsls	r3, r3, #7
 8009a42:	4313      	orrs	r3, r2
 8009a44:	6003      	str	r3, [r0, #0]
 8009a46:	e79a      	b.n	800997e <HAL_SPI_Transmit+0x76>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a48:	882b      	ldrh	r3, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a4a:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a4c:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 8009a4e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a50:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8009a52:	3b01      	subs	r3, #1
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8009a58:	e7a3      	b.n	80099a2 <HAL_SPI_Transmit+0x9a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009a5a:	782b      	ldrb	r3, [r5, #0]
 8009a5c:	7303      	strb	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009a60:	3301      	adds	r3, #1
 8009a62:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8009a64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009a66:	3b01      	subs	r3, #1
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8009a6c:	e7c1      	b.n	80099f2 <HAL_SPI_Transmit+0xea>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a6e:	003a      	movs	r2, r7
 8009a70:	0031      	movs	r1, r6
 8009a72:	0020      	movs	r0, r4
 8009a74:	f7ff fe80 	bl	8009778 <SPI_EndRxTxTransaction>
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	d001      	beq.n	8009a80 <HAL_SPI_Transmit+0x178>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a7c:	2320      	movs	r3, #32
 8009a7e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a80:	68a3      	ldr	r3, [r4, #8]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d106      	bne.n	8009a94 <HAL_SPI_Transmit+0x18c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a86:	9301      	str	r3, [sp, #4]
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	68da      	ldr	r2, [r3, #12]
 8009a8c:	9201      	str	r2, [sp, #4]
 8009a8e:	689b      	ldr	r3, [r3, #8]
 8009a90:	9301      	str	r3, [sp, #4]
 8009a92:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a94:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009a96:	1e43      	subs	r3, r0, #1
 8009a98:	4198      	sbcs	r0, r3
    errorcode = HAL_BUSY;
 8009a9a:	b2c0      	uxtb	r0, r0
error:
 8009a9c:	e74b      	b.n	8009936 <HAL_SPI_Transmit+0x2e>
 8009a9e:	46c0      	nop			; (mov r8, r8)

08009aa0 <HAL_SPI_TransmitReceive>:
{
 8009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa2:	4647      	mov	r7, r8
 8009aa4:	46ce      	mov	lr, r9
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8009aaa:	235c      	movs	r3, #92	; 0x5c
{
 8009aac:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8009aae:	5cc2      	ldrb	r2, [r0, r3]
{
 8009ab0:	0004      	movs	r4, r0
 8009ab2:	4688      	mov	r8, r1
 8009ab4:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8009ab6:	2a01      	cmp	r2, #1
 8009ab8:	d100      	bne.n	8009abc <HAL_SPI_TransmitReceive+0x1c>
 8009aba:	e095      	b.n	8009be8 <HAL_SPI_TransmitReceive+0x148>
 8009abc:	2201      	movs	r2, #1
 8009abe:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8009ac0:	f7fd fdf0 	bl	80076a4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8009ac4:	235d      	movs	r3, #93	; 0x5d
 8009ac6:	5ce3      	ldrb	r3, [r4, r3]
  tickstart = HAL_GetTick();
 8009ac8:	0006      	movs	r6, r0
  tmp_mode            = hspi->Init.Mode;
 8009aca:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 8009acc:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d013      	beq.n	8009afa <HAL_SPI_TransmitReceive+0x5a>
 8009ad2:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8009ad4:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ad6:	005b      	lsls	r3, r3, #1
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d009      	beq.n	8009af0 <HAL_SPI_TransmitReceive+0x50>
  hspi->State = HAL_SPI_STATE_READY;
 8009adc:	235d      	movs	r3, #93	; 0x5d
 8009ade:	2201      	movs	r2, #1
 8009ae0:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	54e2      	strb	r2, [r4, r3]
}
 8009ae8:	bcc0      	pop	{r6, r7}
 8009aea:	46b9      	mov	r9, r7
 8009aec:	46b0      	mov	r8, r6
 8009aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009af0:	68a3      	ldr	r3, [r4, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d1f2      	bne.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
 8009af6:	2904      	cmp	r1, #4
 8009af8:	d1f0      	bne.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009afa:	4643      	mov	r3, r8
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d075      	beq.n	8009bec <HAL_SPI_TransmitReceive+0x14c>
 8009b00:	464b      	mov	r3, r9
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d072      	beq.n	8009bec <HAL_SPI_TransmitReceive+0x14c>
 8009b06:	2f00      	cmp	r7, #0
 8009b08:	d070      	beq.n	8009bec <HAL_SPI_TransmitReceive+0x14c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009b0a:	235d      	movs	r3, #93	; 0x5d
 8009b0c:	5ce1      	ldrb	r1, [r4, r3]
 8009b0e:	2904      	cmp	r1, #4
 8009b10:	d001      	beq.n	8009b16 <HAL_SPI_TransmitReceive+0x76>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009b12:	2105      	movs	r1, #5
 8009b14:	54e1      	strb	r1, [r4, r3]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009b16:	4649      	mov	r1, r9
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b18:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009b1a:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009b1c:	2146      	movs	r1, #70	; 0x46
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b1e:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8009b20:	5267      	strh	r7, [r4, r1]
  hspi->RxXferSize  = Size;
 8009b22:	3902      	subs	r1, #2
 8009b24:	5267      	strh	r7, [r4, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009b26:	4641      	mov	r1, r8
  hspi->RxISR       = NULL;
 8009b28:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009b2a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b2c:	23e0      	movs	r3, #224	; 0xe0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009b2e:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b30:	68e1      	ldr	r1, [r4, #12]
  hspi->TxXferCount = Size;
 8009b32:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009b34:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b36:	00db      	lsls	r3, r3, #3
 8009b38:	4299      	cmp	r1, r3
 8009b3a:	d965      	bls.n	8009c08 <HAL_SPI_TransmitReceive+0x168>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009b3c:	6823      	ldr	r3, [r4, #0]
 8009b3e:	4862      	ldr	r0, [pc, #392]	; (8009cc8 <HAL_SPI_TransmitReceive+0x228>)
 8009b40:	6859      	ldr	r1, [r3, #4]
 8009b42:	4001      	ands	r1, r0
 8009b44:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b46:	2140      	movs	r1, #64	; 0x40
 8009b48:	6818      	ldr	r0, [r3, #0]
 8009b4a:	4201      	tst	r1, r0
 8009b4c:	d102      	bne.n	8009b54 <HAL_SPI_TransmitReceive+0xb4>
    __HAL_SPI_ENABLE(hspi);
 8009b4e:	6818      	ldr	r0, [r3, #0]
 8009b50:	4301      	orrs	r1, r0
 8009b52:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b54:	2a00      	cmp	r2, #0
 8009b56:	d000      	beq.n	8009b5a <HAL_SPI_TransmitReceive+0xba>
 8009b58:	e0af      	b.n	8009cba <HAL_SPI_TransmitReceive+0x21a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b5a:	4642      	mov	r2, r8
 8009b5c:	8812      	ldrh	r2, [r2, #0]
 8009b5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b60:	4643      	mov	r3, r8
 8009b62:	3302      	adds	r3, #2
 8009b64:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8009b66:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009b68:	3b01      	subs	r3, #1
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b72:	3301      	adds	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b74:	2746      	movs	r7, #70	; 0x46
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b76:	4698      	mov	r8, r3
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d102      	bne.n	8009b84 <HAL_SPI_TransmitReceive+0xe4>
 8009b7e:	5be3      	ldrh	r3, [r4, r7]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d035      	beq.n	8009bf0 <HAL_SPI_TransmitReceive+0x150>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b84:	4641      	mov	r1, r8
 8009b86:	6823      	ldr	r3, [r4, #0]
 8009b88:	689a      	ldr	r2, [r3, #8]
 8009b8a:	4211      	tst	r1, r2
 8009b8c:	d010      	beq.n	8009bb0 <HAL_SPI_TransmitReceive+0x110>
 8009b8e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8009b90:	2a00      	cmp	r2, #0
 8009b92:	d00d      	beq.n	8009bb0 <HAL_SPI_TransmitReceive+0x110>
 8009b94:	464a      	mov	r2, r9
 8009b96:	2a01      	cmp	r2, #1
 8009b98:	d10a      	bne.n	8009bb0 <HAL_SPI_TransmitReceive+0x110>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009b9c:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b9e:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ba0:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ba2:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8009ba4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8009ba6:	3a01      	subs	r2, #1
 8009ba8:	b292      	uxth	r2, r2
 8009baa:	87e2      	strh	r2, [r4, #62]	; 0x3e
        txallowed = 0U;
 8009bac:	2200      	movs	r2, #0
 8009bae:	4691      	mov	r9, r2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	0008      	movs	r0, r1
 8009bb4:	689a      	ldr	r2, [r3, #8]
 8009bb6:	4010      	ands	r0, r2
 8009bb8:	4211      	tst	r1, r2
 8009bba:	d00c      	beq.n	8009bd6 <HAL_SPI_TransmitReceive+0x136>
 8009bbc:	5be2      	ldrh	r2, [r4, r7]
 8009bbe:	2a00      	cmp	r2, #0
 8009bc0:	d009      	beq.n	8009bd6 <HAL_SPI_TransmitReceive+0x136>
        txallowed = 1U;
 8009bc2:	4681      	mov	r9, r0
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009bc4:	68da      	ldr	r2, [r3, #12]
 8009bc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009bc8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009bca:	3302      	adds	r3, #2
 8009bcc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8009bce:	5be3      	ldrh	r3, [r4, r7]
 8009bd0:	3b01      	subs	r3, #1
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	53e3      	strh	r3, [r4, r7]
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009bd6:	f7fd fd65 	bl	80076a4 <HAL_GetTick>
 8009bda:	1b80      	subs	r0, r0, r6
 8009bdc:	42a8      	cmp	r0, r5
 8009bde:	d3cb      	bcc.n	8009b78 <HAL_SPI_TransmitReceive+0xd8>
 8009be0:	1c6b      	adds	r3, r5, #1
 8009be2:	d0c9      	beq.n	8009b78 <HAL_SPI_TransmitReceive+0xd8>
        errorcode = HAL_TIMEOUT;
 8009be4:	2003      	movs	r0, #3
 8009be6:	e779      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
  __HAL_LOCK(hspi);
 8009be8:	2002      	movs	r0, #2
 8009bea:	e77d      	b.n	8009ae8 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_ERROR;
 8009bec:	2001      	movs	r0, #1
 8009bee:	e775      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009bf0:	0032      	movs	r2, r6
 8009bf2:	0029      	movs	r1, r5
 8009bf4:	0020      	movs	r0, r4
 8009bf6:	f7ff fdbf 	bl	8009778 <SPI_EndRxTxTransaction>
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	d100      	bne.n	8009c00 <HAL_SPI_TransmitReceive+0x160>
 8009bfe:	e76d      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c00:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8009c02:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c04:	6623      	str	r3, [r4, #96]	; 0x60
 8009c06:	e769      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c08:	2180      	movs	r1, #128	; 0x80
 8009c0a:	6823      	ldr	r3, [r4, #0]
 8009c0c:	0149      	lsls	r1, r1, #5
 8009c0e:	6858      	ldr	r0, [r3, #4]
 8009c10:	4301      	orrs	r1, r0
 8009c12:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c14:	2140      	movs	r1, #64	; 0x40
 8009c16:	6818      	ldr	r0, [r3, #0]
 8009c18:	4201      	tst	r1, r0
 8009c1a:	d102      	bne.n	8009c22 <HAL_SPI_TransmitReceive+0x182>
    __HAL_SPI_ENABLE(hspi);
 8009c1c:	6818      	ldr	r0, [r3, #0]
 8009c1e:	4301      	orrs	r1, r0
 8009c20:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	d14d      	bne.n	8009cc2 <HAL_SPI_TransmitReceive+0x222>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009c26:	4642      	mov	r2, r8
 8009c28:	7812      	ldrb	r2, [r2, #0]
 8009c2a:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009c2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009c2e:	3301      	adds	r3, #1
 8009c30:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8009c32:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009c34:	3b01      	subs	r3, #1
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	4699      	mov	r9, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009c3e:	3301      	adds	r3, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c40:	2746      	movs	r7, #70	; 0x46
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009c42:	4698      	mov	r8, r3
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c44:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d102      	bne.n	8009c50 <HAL_SPI_TransmitReceive+0x1b0>
 8009c4a:	5be3      	ldrh	r3, [r4, r7]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d0cf      	beq.n	8009bf0 <HAL_SPI_TransmitReceive+0x150>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009c50:	4641      	mov	r1, r8
 8009c52:	6823      	ldr	r3, [r4, #0]
 8009c54:	689a      	ldr	r2, [r3, #8]
 8009c56:	4211      	tst	r1, r2
 8009c58:	d012      	beq.n	8009c80 <HAL_SPI_TransmitReceive+0x1e0>
 8009c5a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8009c5c:	2a00      	cmp	r2, #0
 8009c5e:	d00f      	beq.n	8009c80 <HAL_SPI_TransmitReceive+0x1e0>
 8009c60:	464a      	mov	r2, r9
 8009c62:	2a01      	cmp	r2, #1
 8009c64:	d10c      	bne.n	8009c80 <HAL_SPI_TransmitReceive+0x1e0>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009c66:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009c68:	7812      	ldrb	r2, [r2, #0]
 8009c6a:	731a      	strb	r2, [r3, #12]
        txallowed = 0U;
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	4691      	mov	r9, r2
        hspi->pTxBuffPtr++;
 8009c70:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009c72:	3301      	adds	r3, #1
 8009c74:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8009c76:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	2101      	movs	r1, #1
 8009c82:	0008      	movs	r0, r1
 8009c84:	689a      	ldr	r2, [r3, #8]
 8009c86:	4010      	ands	r0, r2
 8009c88:	4211      	tst	r1, r2
 8009c8a:	d00d      	beq.n	8009ca8 <HAL_SPI_TransmitReceive+0x208>
 8009c8c:	5be2      	ldrh	r2, [r4, r7]
 8009c8e:	2a00      	cmp	r2, #0
 8009c90:	d00a      	beq.n	8009ca8 <HAL_SPI_TransmitReceive+0x208>
        txallowed = 1U;
 8009c92:	4681      	mov	r9, r0
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009c94:	7b1b      	ldrb	r3, [r3, #12]
 8009c96:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009c98:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 8009c9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c9c:	3301      	adds	r3, #1
 8009c9e:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8009ca0:	5be3      	ldrh	r3, [r4, r7]
 8009ca2:	3b01      	subs	r3, #1
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	53e3      	strh	r3, [r4, r7]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009ca8:	f7fd fcfc 	bl	80076a4 <HAL_GetTick>
 8009cac:	1b80      	subs	r0, r0, r6
 8009cae:	42a8      	cmp	r0, r5
 8009cb0:	d3c8      	bcc.n	8009c44 <HAL_SPI_TransmitReceive+0x1a4>
 8009cb2:	1c6b      	adds	r3, r5, #1
 8009cb4:	d0c6      	beq.n	8009c44 <HAL_SPI_TransmitReceive+0x1a4>
        errorcode = HAL_TIMEOUT;
 8009cb6:	2003      	movs	r0, #3
 8009cb8:	e710      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cba:	2f01      	cmp	r7, #1
 8009cbc:	d000      	beq.n	8009cc0 <HAL_SPI_TransmitReceive+0x220>
 8009cbe:	e756      	b.n	8009b6e <HAL_SPI_TransmitReceive+0xce>
 8009cc0:	e74b      	b.n	8009b5a <HAL_SPI_TransmitReceive+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cc2:	2f01      	cmp	r7, #1
 8009cc4:	d1b9      	bne.n	8009c3a <HAL_SPI_TransmitReceive+0x19a>
 8009cc6:	e7ae      	b.n	8009c26 <HAL_SPI_TransmitReceive+0x186>
 8009cc8:	ffffefff 	.word	0xffffefff

08009ccc <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ccc:	223d      	movs	r2, #61	; 0x3d
 8009cce:	5c81      	ldrb	r1, [r0, r2]
{
 8009cd0:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8009cd2:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8009cd4:	2901      	cmp	r1, #1
 8009cd6:	d112      	bne.n	8009cfe <HAL_TIM_Base_Start_IT+0x32>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cd8:	3101      	adds	r1, #1
 8009cda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68da      	ldr	r2, [r3, #12]
 8009ce0:	4302      	orrs	r2, r0
 8009ce2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ce4:	4a0e      	ldr	r2, [pc, #56]	; (8009d20 <HAL_TIM_Base_Start_IT+0x54>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d00a      	beq.n	8009d00 <HAL_TIM_Base_Start_IT+0x34>
 8009cea:	4a0e      	ldr	r2, [pc, #56]	; (8009d24 <HAL_TIM_Base_Start_IT+0x58>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d007      	beq.n	8009d00 <HAL_TIM_Base_Start_IT+0x34>
 8009cf0:	4a0d      	ldr	r2, [pc, #52]	; (8009d28 <HAL_TIM_Base_Start_IT+0x5c>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d004      	beq.n	8009d00 <HAL_TIM_Base_Start_IT+0x34>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	4302      	orrs	r2, r0
  }

  /* Return function status */
  return HAL_OK;
 8009cfa:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8009cfc:	601a      	str	r2, [r3, #0]
}
 8009cfe:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d00:	689a      	ldr	r2, [r3, #8]
 8009d02:	490a      	ldr	r1, [pc, #40]	; (8009d2c <HAL_TIM_Base_Start_IT+0x60>)
 8009d04:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d06:	2a06      	cmp	r2, #6
 8009d08:	d008      	beq.n	8009d1c <HAL_TIM_Base_Start_IT+0x50>
 8009d0a:	3907      	subs	r1, #7
 8009d0c:	428a      	cmp	r2, r1
 8009d0e:	d005      	beq.n	8009d1c <HAL_TIM_Base_Start_IT+0x50>
      __HAL_TIM_ENABLE(htim);
 8009d10:	2101      	movs	r1, #1
 8009d12:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8009d14:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8009d16:	430a      	orrs	r2, r1
 8009d18:	601a      	str	r2, [r3, #0]
 8009d1a:	e7f0      	b.n	8009cfe <HAL_TIM_Base_Start_IT+0x32>
  return HAL_OK;
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	e7ee      	b.n	8009cfe <HAL_TIM_Base_Start_IT+0x32>
 8009d20:	40012c00 	.word	0x40012c00
 8009d24:	40000400 	.word	0x40000400
 8009d28:	40014000 	.word	0x40014000
 8009d2c:	00010007 	.word	0x00010007

08009d30 <HAL_TIM_OC_DelayElapsedCallback>:
 8009d30:	4770      	bx	lr
 8009d32:	46c0      	nop			; (mov r8, r8)

08009d34 <HAL_TIM_IC_CaptureCallback>:
 8009d34:	4770      	bx	lr
 8009d36:	46c0      	nop			; (mov r8, r8)

08009d38 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009d38:	4770      	bx	lr
 8009d3a:	46c0      	nop			; (mov r8, r8)

08009d3c <HAL_TIM_TriggerCallback>:
 8009d3c:	4770      	bx	lr
 8009d3e:	46c0      	nop			; (mov r8, r8)

08009d40 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d40:	2202      	movs	r2, #2
 8009d42:	6803      	ldr	r3, [r0, #0]
{
 8009d44:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d46:	6919      	ldr	r1, [r3, #16]
{
 8009d48:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d4a:	420a      	tst	r2, r1
 8009d4c:	d003      	beq.n	8009d56 <HAL_TIM_IRQHandler+0x16>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d4e:	68d9      	ldr	r1, [r3, #12]
 8009d50:	420a      	tst	r2, r1
 8009d52:	d000      	beq.n	8009d56 <HAL_TIM_IRQHandler+0x16>
 8009d54:	e06e      	b.n	8009e34 <HAL_TIM_IRQHandler+0xf4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d56:	2204      	movs	r2, #4
 8009d58:	6919      	ldr	r1, [r3, #16]
 8009d5a:	420a      	tst	r2, r1
 8009d5c:	d002      	beq.n	8009d64 <HAL_TIM_IRQHandler+0x24>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009d5e:	68d9      	ldr	r1, [r3, #12]
 8009d60:	420a      	tst	r2, r1
 8009d62:	d154      	bne.n	8009e0e <HAL_TIM_IRQHandler+0xce>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d64:	2208      	movs	r2, #8
 8009d66:	6919      	ldr	r1, [r3, #16]
 8009d68:	420a      	tst	r2, r1
 8009d6a:	d002      	beq.n	8009d72 <HAL_TIM_IRQHandler+0x32>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d6c:	68d9      	ldr	r1, [r3, #12]
 8009d6e:	420a      	tst	r2, r1
 8009d70:	d13c      	bne.n	8009dec <HAL_TIM_IRQHandler+0xac>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d72:	2210      	movs	r2, #16
 8009d74:	6919      	ldr	r1, [r3, #16]
 8009d76:	420a      	tst	r2, r1
 8009d78:	d002      	beq.n	8009d80 <HAL_TIM_IRQHandler+0x40>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d7a:	68d9      	ldr	r1, [r3, #12]
 8009d7c:	420a      	tst	r2, r1
 8009d7e:	d122      	bne.n	8009dc6 <HAL_TIM_IRQHandler+0x86>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d80:	2201      	movs	r2, #1
 8009d82:	6919      	ldr	r1, [r3, #16]
 8009d84:	420a      	tst	r2, r1
 8009d86:	d002      	beq.n	8009d8e <HAL_TIM_IRQHandler+0x4e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d88:	68d9      	ldr	r1, [r3, #12]
 8009d8a:	420a      	tst	r2, r1
 8009d8c:	d168      	bne.n	8009e60 <HAL_TIM_IRQHandler+0x120>
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d8e:	2280      	movs	r2, #128	; 0x80
 8009d90:	6919      	ldr	r1, [r3, #16]
 8009d92:	420a      	tst	r2, r1
 8009d94:	d002      	beq.n	8009d9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d96:	68d9      	ldr	r1, [r3, #12]
 8009d98:	420a      	tst	r2, r1
 8009d9a:	d168      	bne.n	8009e6e <HAL_TIM_IRQHandler+0x12e>
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009d9c:	691a      	ldr	r2, [r3, #16]
 8009d9e:	05d2      	lsls	r2, r2, #23
 8009da0:	d502      	bpl.n	8009da8 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009da2:	68da      	ldr	r2, [r3, #12]
 8009da4:	0612      	lsls	r2, r2, #24
 8009da6:	d46a      	bmi.n	8009e7e <HAL_TIM_IRQHandler+0x13e>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009da8:	2240      	movs	r2, #64	; 0x40
 8009daa:	6919      	ldr	r1, [r3, #16]
 8009dac:	420a      	tst	r2, r1
 8009dae:	d002      	beq.n	8009db6 <HAL_TIM_IRQHandler+0x76>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009db0:	68d9      	ldr	r1, [r3, #12]
 8009db2:	420a      	tst	r2, r1
 8009db4:	d16a      	bne.n	8009e8c <HAL_TIM_IRQHandler+0x14c>
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009db6:	2220      	movs	r2, #32
 8009db8:	6919      	ldr	r1, [r3, #16]
 8009dba:	420a      	tst	r2, r1
 8009dbc:	d002      	beq.n	8009dc4 <HAL_TIM_IRQHandler+0x84>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009dbe:	68d9      	ldr	r1, [r3, #12]
 8009dc0:	420a      	tst	r2, r1
 8009dc2:	d147      	bne.n	8009e54 <HAL_TIM_IRQHandler+0x114>
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009dc4:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009dc6:	3a21      	subs	r2, #33	; 0x21
 8009dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009dca:	3219      	adds	r2, #25
 8009dcc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009dce:	69da      	ldr	r2, [r3, #28]
 8009dd0:	23c0      	movs	r3, #192	; 0xc0
 8009dd2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009dd4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009dd6:	421a      	tst	r2, r3
 8009dd8:	d168      	bne.n	8009eac <HAL_TIM_IRQHandler+0x16c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dda:	f7ff ffa9 	bl	8009d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dde:	0020      	movs	r0, r4
 8009de0:	f7ff ffaa 	bl	8009d38 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009de4:	2300      	movs	r3, #0
 8009de6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009de8:	6823      	ldr	r3, [r4, #0]
 8009dea:	e7c9      	b.n	8009d80 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009dec:	3a11      	subs	r2, #17
 8009dee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009df0:	320d      	adds	r2, #13
 8009df2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009df4:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8009df6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009df8:	079b      	lsls	r3, r3, #30
 8009dfa:	d154      	bne.n	8009ea6 <HAL_TIM_IRQHandler+0x166>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dfc:	f7ff ff98 	bl	8009d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e00:	0020      	movs	r0, r4
 8009e02:	f7ff ff99 	bl	8009d38 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e06:	2300      	movs	r3, #0
 8009e08:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e0a:	6823      	ldr	r3, [r4, #0]
 8009e0c:	e7b1      	b.n	8009d72 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009e0e:	3a09      	subs	r2, #9
 8009e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e12:	3207      	adds	r2, #7
 8009e14:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e16:	699a      	ldr	r2, [r3, #24]
 8009e18:	23c0      	movs	r3, #192	; 0xc0
 8009e1a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009e1c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e1e:	421a      	tst	r2, r3
 8009e20:	d13e      	bne.n	8009ea0 <HAL_TIM_IRQHandler+0x160>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e22:	f7ff ff85 	bl	8009d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e26:	0020      	movs	r0, r4
 8009e28:	f7ff ff86 	bl	8009d38 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e30:	6823      	ldr	r3, [r4, #0]
 8009e32:	e797      	b.n	8009d64 <HAL_TIM_IRQHandler+0x24>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009e34:	3a05      	subs	r2, #5
 8009e36:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e38:	3204      	adds	r2, #4
 8009e3a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e3c:	699b      	ldr	r3, [r3, #24]
 8009e3e:	079b      	lsls	r3, r3, #30
 8009e40:	d12b      	bne.n	8009e9a <HAL_TIM_IRQHandler+0x15a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e42:	f7ff ff75 	bl	8009d30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e46:	0020      	movs	r0, r4
 8009e48:	f7ff ff76 	bl	8009d38 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009e50:	6823      	ldr	r3, [r4, #0]
 8009e52:	e780      	b.n	8009d56 <HAL_TIM_IRQHandler+0x16>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e54:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8009e56:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e58:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8009e5a:	f000 f8e1 	bl	800a020 <HAL_TIMEx_CommutCallback>
}
 8009e5e:	e7b1      	b.n	8009dc4 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009e60:	3a03      	subs	r2, #3
 8009e62:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e64:	0020      	movs	r0, r4
 8009e66:	f7fc f8c5 	bl	8005ff4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009e6a:	6823      	ldr	r3, [r4, #0]
 8009e6c:	e78f      	b.n	8009d8e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009e6e:	3a02      	subs	r2, #2
 8009e70:	3aff      	subs	r2, #255	; 0xff
 8009e72:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009e74:	0020      	movs	r0, r4
 8009e76:	f000 f8d5 	bl	800a024 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009e7a:	6823      	ldr	r3, [r4, #0]
 8009e7c:	e78e      	b.n	8009d9c <HAL_TIM_IRQHandler+0x5c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e7e:	4a0d      	ldr	r2, [pc, #52]	; (8009eb4 <HAL_TIM_IRQHandler+0x174>)
      HAL_TIMEx_Break2Callback(htim);
 8009e80:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e82:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009e84:	f000 f8d0 	bl	800a028 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e88:	6823      	ldr	r3, [r4, #0]
 8009e8a:	e78d      	b.n	8009da8 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009e8c:	3a81      	subs	r2, #129	; 0x81
 8009e8e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009e90:	0020      	movs	r0, r4
 8009e92:	f7ff ff53 	bl	8009d3c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	e78d      	b.n	8009db6 <HAL_TIM_IRQHandler+0x76>
          HAL_TIM_IC_CaptureCallback(htim);
 8009e9a:	f7ff ff4b 	bl	8009d34 <HAL_TIM_IC_CaptureCallback>
 8009e9e:	e7d5      	b.n	8009e4c <HAL_TIM_IRQHandler+0x10c>
        HAL_TIM_IC_CaptureCallback(htim);
 8009ea0:	f7ff ff48 	bl	8009d34 <HAL_TIM_IC_CaptureCallback>
 8009ea4:	e7c2      	b.n	8009e2c <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8009ea6:	f7ff ff45 	bl	8009d34 <HAL_TIM_IC_CaptureCallback>
 8009eaa:	e7ac      	b.n	8009e06 <HAL_TIM_IRQHandler+0xc6>
        HAL_TIM_IC_CaptureCallback(htim);
 8009eac:	f7ff ff42 	bl	8009d34 <HAL_TIM_IC_CaptureCallback>
 8009eb0:	e798      	b.n	8009de4 <HAL_TIM_IRQHandler+0xa4>
 8009eb2:	46c0      	nop			; (mov r8, r8)
 8009eb4:	fffffeff 	.word	0xfffffeff

08009eb8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009eb8:	4a1d      	ldr	r2, [pc, #116]	; (8009f30 <TIM_Base_SetConfig+0x78>)
  tmpcr1 = TIMx->CR1;
 8009eba:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ebc:	4290      	cmp	r0, r2
 8009ebe:	d023      	beq.n	8009f08 <TIM_Base_SetConfig+0x50>
 8009ec0:	4a1c      	ldr	r2, [pc, #112]	; (8009f34 <TIM_Base_SetConfig+0x7c>)
 8009ec2:	4290      	cmp	r0, r2
 8009ec4:	d017      	beq.n	8009ef6 <TIM_Base_SetConfig+0x3e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ec6:	4a1c      	ldr	r2, [pc, #112]	; (8009f38 <TIM_Base_SetConfig+0x80>)
 8009ec8:	4290      	cmp	r0, r2
 8009eca:	d018      	beq.n	8009efe <TIM_Base_SetConfig+0x46>
 8009ecc:	4a1b      	ldr	r2, [pc, #108]	; (8009f3c <TIM_Base_SetConfig+0x84>)
 8009ece:	4290      	cmp	r0, r2
 8009ed0:	d01e      	beq.n	8009f10 <TIM_Base_SetConfig+0x58>
 8009ed2:	4a1b      	ldr	r2, [pc, #108]	; (8009f40 <TIM_Base_SetConfig+0x88>)
 8009ed4:	4290      	cmp	r0, r2
 8009ed6:	d01b      	beq.n	8009f10 <TIM_Base_SetConfig+0x58>
 8009ed8:	4a1a      	ldr	r2, [pc, #104]	; (8009f44 <TIM_Base_SetConfig+0x8c>)
 8009eda:	4290      	cmp	r0, r2
 8009edc:	d018      	beq.n	8009f10 <TIM_Base_SetConfig+0x58>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ede:	2280      	movs	r2, #128	; 0x80
 8009ee0:	4393      	bics	r3, r2
 8009ee2:	694a      	ldr	r2, [r1, #20]
 8009ee4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8009ee6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ee8:	688b      	ldr	r3, [r1, #8]
 8009eea:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009eec:	680b      	ldr	r3, [r1, #0]
 8009eee:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	6143      	str	r3, [r0, #20]
}
 8009ef4:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ef6:	2270      	movs	r2, #112	; 0x70
 8009ef8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8009efa:	684a      	ldr	r2, [r1, #4]
 8009efc:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8009efe:	4a12      	ldr	r2, [pc, #72]	; (8009f48 <TIM_Base_SetConfig+0x90>)
 8009f00:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f02:	68ca      	ldr	r2, [r1, #12]
 8009f04:	4313      	orrs	r3, r2
 8009f06:	e7ea      	b.n	8009ede <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f08:	2270      	movs	r2, #112	; 0x70
 8009f0a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8009f0c:	684a      	ldr	r2, [r1, #4]
 8009f0e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f10:	4a0d      	ldr	r2, [pc, #52]	; (8009f48 <TIM_Base_SetConfig+0x90>)
 8009f12:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f14:	68ca      	ldr	r2, [r1, #12]
 8009f16:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f18:	2280      	movs	r2, #128	; 0x80
 8009f1a:	4393      	bics	r3, r2
 8009f1c:	694a      	ldr	r2, [r1, #20]
 8009f1e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8009f20:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f22:	688b      	ldr	r3, [r1, #8]
 8009f24:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009f26:	680b      	ldr	r3, [r1, #0]
 8009f28:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8009f2a:	690b      	ldr	r3, [r1, #16]
 8009f2c:	6303      	str	r3, [r0, #48]	; 0x30
 8009f2e:	e7df      	b.n	8009ef0 <TIM_Base_SetConfig+0x38>
 8009f30:	40012c00 	.word	0x40012c00
 8009f34:	40000400 	.word	0x40000400
 8009f38:	40002000 	.word	0x40002000
 8009f3c:	40014000 	.word	0x40014000
 8009f40:	40014400 	.word	0x40014400
 8009f44:	40014800 	.word	0x40014800
 8009f48:	fffffcff 	.word	0xfffffcff

08009f4c <HAL_TIM_Base_Init>:
{
 8009f4c:	b570      	push	{r4, r5, r6, lr}
 8009f4e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8009f50:	d02a      	beq.n	8009fa8 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8009f52:	233d      	movs	r3, #61	; 0x3d
 8009f54:	5cc3      	ldrb	r3, [r0, r3]
 8009f56:	b2da      	uxtb	r2, r3
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d020      	beq.n	8009f9e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f60:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8009f62:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f64:	c901      	ldmia	r1!, {r0}
 8009f66:	f7ff ffa7 	bl	8009eb8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	2248      	movs	r2, #72	; 0x48
  return HAL_OK;
 8009f6e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f70:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f72:	3a0a      	subs	r2, #10
 8009f74:	54a3      	strb	r3, [r4, r2]
 8009f76:	3201      	adds	r2, #1
 8009f78:	54a3      	strb	r3, [r4, r2]
 8009f7a:	3201      	adds	r2, #1
 8009f7c:	54a3      	strb	r3, [r4, r2]
 8009f7e:	3201      	adds	r2, #1
 8009f80:	54a3      	strb	r3, [r4, r2]
 8009f82:	3201      	adds	r2, #1
 8009f84:	54a3      	strb	r3, [r4, r2]
 8009f86:	3201      	adds	r2, #1
 8009f88:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f8a:	3201      	adds	r2, #1
 8009f8c:	54a3      	strb	r3, [r4, r2]
 8009f8e:	3201      	adds	r2, #1
 8009f90:	54a3      	strb	r3, [r4, r2]
 8009f92:	3201      	adds	r2, #1
 8009f94:	54a3      	strb	r3, [r4, r2]
 8009f96:	3201      	adds	r2, #1
 8009f98:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8009f9a:	5563      	strb	r3, [r4, r5]
}
 8009f9c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8009f9e:	333c      	adds	r3, #60	; 0x3c
 8009fa0:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8009fa2:	f7fd f919 	bl	80071d8 <HAL_TIM_Base_MspInit>
 8009fa6:	e7d9      	b.n	8009f5c <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8009fa8:	2001      	movs	r0, #1
 8009faa:	e7f7      	b.n	8009f9c <HAL_TIM_Base_Init+0x50>

08009fac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fac:	233c      	movs	r3, #60	; 0x3c
{
 8009fae:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8009fb0:	5cc3      	ldrb	r3, [r0, r3]
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d02a      	beq.n	800a00c <HAL_TIMEx_MasterConfigSynchronization+0x60>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fb6:	233d      	movs	r3, #61	; 0x3d
 8009fb8:	2202      	movs	r2, #2
 8009fba:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fbc:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009fbe:	4d14      	ldr	r5, [pc, #80]	; (800a010 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
  tmpcr2 = htim->Instance->CR2;
 8009fc0:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009fc2:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009fc4:	42aa      	cmp	r2, r5
 8009fc6:	d017      	beq.n	8009ff8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fc8:	2570      	movs	r5, #112	; 0x70
 8009fca:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fcc:	680d      	ldr	r5, [r1, #0]
 8009fce:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009fd0:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fd2:	4b10      	ldr	r3, [pc, #64]	; (800a014 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d002      	beq.n	8009fde <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8009fd8:	4b0f      	ldr	r3, [pc, #60]	; (800a018 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d104      	bne.n	8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009fde:	2380      	movs	r3, #128	; 0x80
 8009fe0:	439c      	bics	r4, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009fe2:	688b      	ldr	r3, [r1, #8]
 8009fe4:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009fe6:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009fe8:	233d      	movs	r3, #61	; 0x3d
 8009fea:	2201      	movs	r2, #1
 8009fec:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8009fee:	2200      	movs	r2, #0
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8009ff4:	2000      	movs	r0, #0
}
 8009ff6:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009ff8:	4d08      	ldr	r5, [pc, #32]	; (800a01c <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 8009ffa:	402b      	ands	r3, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ffc:	684d      	ldr	r5, [r1, #4]
 8009ffe:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800a000:	2570      	movs	r5, #112	; 0x70
 800a002:	43ab      	bics	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a004:	680d      	ldr	r5, [r1, #0]
 800a006:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800a008:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a00a:	e7e8      	b.n	8009fde <HAL_TIMEx_MasterConfigSynchronization+0x32>
  __HAL_LOCK(htim);
 800a00c:	2002      	movs	r0, #2
 800a00e:	e7f2      	b.n	8009ff6 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 800a010:	40012c00 	.word	0x40012c00
 800a014:	40000400 	.word	0x40000400
 800a018:	40014000 	.word	0x40014000
 800a01c:	ff0fffff 	.word	0xff0fffff

0800a020 <HAL_TIMEx_CommutCallback>:
 800a020:	4770      	bx	lr
 800a022:	46c0      	nop			; (mov r8, r8)

0800a024 <HAL_TIMEx_BreakCallback>:
 800a024:	4770      	bx	lr
 800a026:	46c0      	nop			; (mov r8, r8)

0800a028 <HAL_TIMEx_Break2Callback>:
 800a028:	4770      	bx	lr
 800a02a:	46c0      	nop			; (mov r8, r8)

0800a02c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a02c:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a02e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a032:	2201      	movs	r2, #1
 800a034:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a038:	6801      	ldr	r1, [r0, #0]
 800a03a:	4d13      	ldr	r5, [pc, #76]	; (800a088 <UART_EndRxTransfer+0x5c>)
 800a03c:	680b      	ldr	r3, [r1, #0]
 800a03e:	402b      	ands	r3, r5
 800a040:	600b      	str	r3, [r1, #0]
 800a042:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a046:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a04a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a04e:	6802      	ldr	r2, [r0, #0]
 800a050:	4c0e      	ldr	r4, [pc, #56]	; (800a08c <UART_EndRxTransfer+0x60>)
 800a052:	6893      	ldr	r3, [r2, #8]
 800a054:	4023      	ands	r3, r4
 800a056:	6093      	str	r3, [r2, #8]
 800a058:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a05c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d10a      	bne.n	800a078 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a062:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a066:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a06a:	2410      	movs	r4, #16
 800a06c:	6802      	ldr	r2, [r0, #0]
 800a06e:	6813      	ldr	r3, [r2, #0]
 800a070:	43a3      	bics	r3, r4
 800a072:	6013      	str	r3, [r2, #0]
 800a074:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a078:	238c      	movs	r3, #140	; 0x8c
 800a07a:	2220      	movs	r2, #32
 800a07c:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a07e:	2300      	movs	r3, #0
 800a080:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a082:	6743      	str	r3, [r0, #116]	; 0x74
}
 800a084:	bd30      	pop	{r4, r5, pc}
 800a086:	46c0      	nop			; (mov r8, r8)
 800a088:	fffffedf 	.word	0xfffffedf
 800a08c:	effffffe 	.word	0xeffffffe

0800a090 <HAL_UART_RxHalfCpltCallback>:
 800a090:	4770      	bx	lr
 800a092:	46c0      	nop			; (mov r8, r8)

0800a094 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a096:	2188      	movs	r1, #136	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a098:	238c      	movs	r3, #140	; 0x8c
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a09a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a09c:	5865      	ldr	r5, [r4, r1]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a09e:	58e0      	ldr	r0, [r4, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	0612      	lsls	r2, r2, #24
 800a0a6:	d501      	bpl.n	800a0ac <UART_DMAError+0x18>
 800a0a8:	2d21      	cmp	r5, #33	; 0x21
 800a0aa:	d014      	beq.n	800a0d6 <UART_DMAError+0x42>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a0ac:	689b      	ldr	r3, [r3, #8]
 800a0ae:	065b      	lsls	r3, r3, #25
 800a0b0:	d501      	bpl.n	800a0b6 <UART_DMAError+0x22>
 800a0b2:	2822      	cmp	r0, #34	; 0x22
 800a0b4:	d008      	beq.n	800a0c8 <UART_DMAError+0x34>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a0b6:	2290      	movs	r2, #144	; 0x90
 800a0b8:	2110      	movs	r1, #16
 800a0ba:	58a3      	ldr	r3, [r4, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a0bc:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a0be:	430b      	orrs	r3, r1
 800a0c0:	50a3      	str	r3, [r4, r2]
  HAL_UART_ErrorCallback(huart);
 800a0c2:	f7fb ff55 	bl	8005f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->RxXferCount = 0U;
 800a0c8:	235e      	movs	r3, #94	; 0x5e
 800a0ca:	2200      	movs	r2, #0
    UART_EndRxTransfer(huart);
 800a0cc:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 800a0ce:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 800a0d0:	f7ff ffac 	bl	800a02c <UART_EndRxTransfer>
 800a0d4:	e7ef      	b.n	800a0b6 <UART_DMAError+0x22>
    huart->TxXferCount = 0U;
 800a0d6:	2356      	movs	r3, #86	; 0x56
 800a0d8:	2200      	movs	r2, #0
 800a0da:	52e2      	strh	r2, [r4, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0dc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0e0:	3201      	adds	r2, #1
 800a0e2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a0e6:	27c0      	movs	r7, #192	; 0xc0
 800a0e8:	6825      	ldr	r5, [r4, #0]
 800a0ea:	682b      	ldr	r3, [r5, #0]
 800a0ec:	43bb      	bics	r3, r7
 800a0ee:	602b      	str	r3, [r5, #0]
 800a0f0:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0f4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0f8:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a0fc:	6822      	ldr	r2, [r4, #0]
 800a0fe:	4e05      	ldr	r6, [pc, #20]	; (800a114 <UART_DMAError+0x80>)
 800a100:	6893      	ldr	r3, [r2, #8]
 800a102:	4033      	ands	r3, r6
 800a104:	6093      	str	r3, [r2, #8]
 800a106:	f385 8810 	msr	PRIMASK, r5
  huart->gState = HAL_UART_STATE_READY;
 800a10a:	2320      	movs	r3, #32
 800a10c:	5063      	str	r3, [r4, r1]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a10e:	6823      	ldr	r3, [r4, #0]
}
 800a110:	e7cc      	b.n	800a0ac <UART_DMAError+0x18>
 800a112:	46c0      	nop			; (mov r8, r8)
 800a114:	ff7fffff 	.word	0xff7fffff

0800a118 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800a118:	2300      	movs	r3, #0
 800a11a:	225e      	movs	r2, #94	; 0x5e
{
 800a11c:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a11e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800a120:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 800a122:	3a08      	subs	r2, #8
 800a124:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a126:	f7fb ff23 	bl	8005f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a12a:	bd10      	pop	{r4, pc}

0800a12c <HAL_UARTEx_RxEventCallback>:
}
 800a12c:	4770      	bx	lr
 800a12e:	46c0      	nop			; (mov r8, r8)

0800a130 <HAL_UART_IRQHandler>:
{
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	4645      	mov	r5, r8
 800a134:	46de      	mov	lr, fp
 800a136:	4657      	mov	r7, sl
 800a138:	464e      	mov	r6, r9
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a13a:	6802      	ldr	r2, [r0, #0]
{
 800a13c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a13e:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a140:	4db3      	ldr	r5, [pc, #716]	; (800a410 <HAL_UART_IRQHandler+0x2e0>)
{
 800a142:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a144:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a146:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 800a148:	422b      	tst	r3, r5
 800a14a:	d100      	bne.n	800a14e <HAL_UART_IRQHandler+0x1e>
 800a14c:	e0cb      	b.n	800a2e6 <HAL_UART_IRQHandler+0x1b6>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a14e:	4eb1      	ldr	r6, [pc, #708]	; (800a414 <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a150:	4db1      	ldr	r5, [pc, #708]	; (800a418 <HAL_UART_IRQHandler+0x2e8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a152:	400e      	ands	r6, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a154:	4005      	ands	r5, r0
 800a156:	4335      	orrs	r5, r6
 800a158:	d157      	bne.n	800a20a <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a15a:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800a15c:	2d01      	cmp	r5, #1
 800a15e:	d026      	beq.n	800a1ae <HAL_UART_IRQHandler+0x7e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a160:	2580      	movs	r5, #128	; 0x80
 800a162:	036d      	lsls	r5, r5, #13
 800a164:	422b      	tst	r3, r5
 800a166:	d002      	beq.n	800a16e <HAL_UART_IRQHandler+0x3e>
 800a168:	024e      	lsls	r6, r1, #9
 800a16a:	d500      	bpl.n	800a16e <HAL_UART_IRQHandler+0x3e>
 800a16c:	e0e2      	b.n	800a334 <HAL_UART_IRQHandler+0x204>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a16e:	2280      	movs	r2, #128	; 0x80
 800a170:	421a      	tst	r2, r3
 800a172:	d006      	beq.n	800a182 <HAL_UART_IRQHandler+0x52>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a174:	2580      	movs	r5, #128	; 0x80
 800a176:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a178:	4002      	ands	r2, r0
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a17a:	4029      	ands	r1, r5
 800a17c:	430a      	orrs	r2, r1
 800a17e:	d000      	beq.n	800a182 <HAL_UART_IRQHandler+0x52>
 800a180:	e0d1      	b.n	800a326 <HAL_UART_IRQHandler+0x1f6>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a182:	2240      	movs	r2, #64	; 0x40
 800a184:	421a      	tst	r2, r3
 800a186:	d002      	beq.n	800a18e <HAL_UART_IRQHandler+0x5e>
 800a188:	4202      	tst	r2, r0
 800a18a:	d000      	beq.n	800a18e <HAL_UART_IRQHandler+0x5e>
 800a18c:	e0db      	b.n	800a346 <HAL_UART_IRQHandler+0x216>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a18e:	021a      	lsls	r2, r3, #8
 800a190:	d502      	bpl.n	800a198 <HAL_UART_IRQHandler+0x68>
 800a192:	0042      	lsls	r2, r0, #1
 800a194:	d500      	bpl.n	800a198 <HAL_UART_IRQHandler+0x68>
 800a196:	e0ea      	b.n	800a36e <HAL_UART_IRQHandler+0x23e>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a198:	01db      	lsls	r3, r3, #7
 800a19a:	d502      	bpl.n	800a1a2 <HAL_UART_IRQHandler+0x72>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	da00      	bge.n	800a1a2 <HAL_UART_IRQHandler+0x72>
 800a1a0:	e12d      	b.n	800a3fe <HAL_UART_IRQHandler+0x2ce>
}
 800a1a2:	bcf0      	pop	{r4, r5, r6, r7}
 800a1a4:	46bb      	mov	fp, r7
 800a1a6:	46b2      	mov	sl, r6
 800a1a8:	46a9      	mov	r9, r5
 800a1aa:	46a0      	mov	r8, r4
 800a1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a1ae:	2610      	movs	r6, #16
 800a1b0:	421e      	tst	r6, r3
 800a1b2:	d0d5      	beq.n	800a160 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a1b4:	4206      	tst	r6, r0
 800a1b6:	d0d3      	beq.n	800a160 <HAL_UART_IRQHandler+0x30>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1b8:	2340      	movs	r3, #64	; 0x40
 800a1ba:	0018      	movs	r0, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1bc:	6216      	str	r6, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1be:	6892      	ldr	r2, [r2, #8]
 800a1c0:	4010      	ands	r0, r2
 800a1c2:	4213      	tst	r3, r2
 800a1c4:	d100      	bne.n	800a1c8 <HAL_UART_IRQHandler+0x98>
 800a1c6:	e0dd      	b.n	800a384 <HAL_UART_IRQHandler+0x254>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a1c8:	2280      	movs	r2, #128	; 0x80
 800a1ca:	4694      	mov	ip, r2
 800a1cc:	58a2      	ldr	r2, [r4, r2]
 800a1ce:	6810      	ldr	r0, [r2, #0]
 800a1d0:	6842      	ldr	r2, [r0, #4]
 800a1d2:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800a1d4:	2a00      	cmp	r2, #0
 800a1d6:	d0e4      	beq.n	800a1a2 <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a1d8:	215c      	movs	r1, #92	; 0x5c
 800a1da:	468b      	mov	fp, r1
 800a1dc:	5a61      	ldrh	r1, [r4, r1]
 800a1de:	4291      	cmp	r1, r2
 800a1e0:	d9df      	bls.n	800a1a2 <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 800a1e2:	275e      	movs	r7, #94	; 0x5e
 800a1e4:	53e2      	strh	r2, [r4, r7]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	0017      	movs	r7, r2
 800a1ea:	6800      	ldr	r0, [r0, #0]
 800a1ec:	4007      	ands	r7, r0
 800a1ee:	46b8      	mov	r8, r7
 800a1f0:	4202      	tst	r2, r0
 800a1f2:	d100      	bne.n	800a1f6 <HAL_UART_IRQHandler+0xc6>
 800a1f4:	e118      	b.n	800a428 <HAL_UART_IRQHandler+0x2f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a1fa:	335c      	adds	r3, #92	; 0x5c
 800a1fc:	5ae3      	ldrh	r3, [r4, r3]
 800a1fe:	0020      	movs	r0, r4
 800a200:	1ac9      	subs	r1, r1, r3
 800a202:	b289      	uxth	r1, r1
 800a204:	f7ff ff92 	bl	800a12c <HAL_UARTEx_RxEventCallback>
 800a208:	e7cb      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a20a:	2501      	movs	r5, #1
 800a20c:	421d      	tst	r5, r3
 800a20e:	d008      	beq.n	800a222 <HAL_UART_IRQHandler+0xf2>
 800a210:	05c7      	lsls	r7, r0, #23
 800a212:	d506      	bpl.n	800a222 <HAL_UART_IRQHandler+0xf2>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a214:	2790      	movs	r7, #144	; 0x90
 800a216:	46bc      	mov	ip, r7
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a218:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a21a:	59e7      	ldr	r7, [r4, r7]
 800a21c:	433d      	orrs	r5, r7
 800a21e:	4667      	mov	r7, ip
 800a220:	51e5      	str	r5, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a222:	2502      	movs	r5, #2
 800a224:	421d      	tst	r5, r3
 800a226:	d06d      	beq.n	800a304 <HAL_UART_IRQHandler+0x1d4>
 800a228:	07cf      	lsls	r7, r1, #31
 800a22a:	d50b      	bpl.n	800a244 <HAL_UART_IRQHandler+0x114>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a22c:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a22e:	358e      	adds	r5, #142	; 0x8e
 800a230:	2704      	movs	r7, #4
 800a232:	46ac      	mov	ip, r5
 800a234:	5965      	ldr	r5, [r4, r5]
 800a236:	46b8      	mov	r8, r7
 800a238:	433d      	orrs	r5, r7
 800a23a:	4667      	mov	r7, ip
 800a23c:	51e5      	str	r5, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a23e:	4645      	mov	r5, r8
 800a240:	421d      	tst	r5, r3
 800a242:	d163      	bne.n	800a30c <HAL_UART_IRQHandler+0x1dc>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a244:	2708      	movs	r7, #8
 800a246:	421f      	tst	r7, r3
 800a248:	d008      	beq.n	800a25c <HAL_UART_IRQHandler+0x12c>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a24a:	2520      	movs	r5, #32
 800a24c:	4005      	ands	r5, r0
 800a24e:	4335      	orrs	r5, r6
 800a250:	d004      	beq.n	800a25c <HAL_UART_IRQHandler+0x12c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a252:	2690      	movs	r6, #144	; 0x90
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a254:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a256:	59a5      	ldr	r5, [r4, r6]
 800a258:	433d      	orrs	r5, r7
 800a25a:	51a5      	str	r5, [r4, r6]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a25c:	2580      	movs	r5, #128	; 0x80
 800a25e:	012d      	lsls	r5, r5, #4
 800a260:	422b      	tst	r3, r5
 800a262:	d007      	beq.n	800a274 <HAL_UART_IRQHandler+0x144>
 800a264:	0146      	lsls	r6, r0, #5
 800a266:	d505      	bpl.n	800a274 <HAL_UART_IRQHandler+0x144>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a268:	2690      	movs	r6, #144	; 0x90
 800a26a:	2720      	movs	r7, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a26c:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a26e:	59a5      	ldr	r5, [r4, r6]
 800a270:	433d      	orrs	r5, r7
 800a272:	51a5      	str	r5, [r4, r6]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a274:	2590      	movs	r5, #144	; 0x90
 800a276:	5965      	ldr	r5, [r4, r5]
 800a278:	2d00      	cmp	r5, #0
 800a27a:	d100      	bne.n	800a27e <HAL_UART_IRQHandler+0x14e>
 800a27c:	e791      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a27e:	2520      	movs	r5, #32
 800a280:	421d      	tst	r5, r3
 800a282:	d005      	beq.n	800a290 <HAL_UART_IRQHandler+0x160>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a284:	2380      	movs	r3, #128	; 0x80
 800a286:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a288:	4005      	ands	r5, r0
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a28a:	400b      	ands	r3, r1
 800a28c:	431d      	orrs	r5, r3
 800a28e:	d172      	bne.n	800a376 <HAL_UART_IRQHandler+0x246>
      errorcode = huart->ErrorCode;
 800a290:	2690      	movs	r6, #144	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a292:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a294:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 800a296:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a298:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a29a:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a29c:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 800a29e:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a2a0:	431d      	orrs	r5, r3
 800a2a2:	d100      	bne.n	800a2a6 <HAL_UART_IRQHandler+0x176>
 800a2a4:	e0af      	b.n	800a406 <HAL_UART_IRQHandler+0x2d6>
        UART_EndRxTransfer(huart);
 800a2a6:	f7ff fec1 	bl	800a02c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	421f      	tst	r7, r3
 800a2b0:	d045      	beq.n	800a33e <HAL_UART_IRQHandler+0x20e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2b2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2bc:	6822      	ldr	r2, [r4, #0]
 800a2be:	6893      	ldr	r3, [r2, #8]
 800a2c0:	43bb      	bics	r3, r7
 800a2c2:	6093      	str	r3, [r2, #8]
 800a2c4:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800a2c8:	2580      	movs	r5, #128	; 0x80
 800a2ca:	5960      	ldr	r0, [r4, r5]
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	d036      	beq.n	800a33e <HAL_UART_IRQHandler+0x20e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2d0:	4b52      	ldr	r3, [pc, #328]	; (800a41c <HAL_UART_IRQHandler+0x2ec>)
 800a2d2:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2d4:	f7fd fedc 	bl	8008090 <HAL_DMA_Abort_IT>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	d100      	bne.n	800a2de <HAL_UART_IRQHandler+0x1ae>
 800a2dc:	e761      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2de:	5960      	ldr	r0, [r4, r5]
 800a2e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a2e2:	4798      	blx	r3
 800a2e4:	e75d      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a2e6:	2520      	movs	r5, #32
 800a2e8:	421d      	tst	r5, r3
 800a2ea:	d100      	bne.n	800a2ee <HAL_UART_IRQHandler+0x1be>
 800a2ec:	e735      	b.n	800a15a <HAL_UART_IRQHandler+0x2a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2ee:	2680      	movs	r6, #128	; 0x80
 800a2f0:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a2f2:	4005      	ands	r5, r0
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2f4:	400e      	ands	r6, r1
 800a2f6:	4335      	orrs	r5, r6
 800a2f8:	d100      	bne.n	800a2fc <HAL_UART_IRQHandler+0x1cc>
 800a2fa:	e72e      	b.n	800a15a <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800a2fc:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d115      	bne.n	800a32e <HAL_UART_IRQHandler+0x1fe>
 800a302:	e74e      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a304:	075d      	lsls	r5, r3, #29
 800a306:	d59d      	bpl.n	800a244 <HAL_UART_IRQHandler+0x114>
 800a308:	07cd      	lsls	r5, r1, #31
 800a30a:	d59b      	bpl.n	800a244 <HAL_UART_IRQHandler+0x114>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a30c:	2504      	movs	r5, #4
 800a30e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a310:	358c      	adds	r5, #140	; 0x8c
 800a312:	46a9      	mov	r9, r5
 800a314:	5965      	ldr	r5, [r4, r5]
 800a316:	46a8      	mov	r8, r5
 800a318:	2502      	movs	r5, #2
 800a31a:	4647      	mov	r7, r8
 800a31c:	432f      	orrs	r7, r5
 800a31e:	003d      	movs	r5, r7
 800a320:	464f      	mov	r7, r9
 800a322:	51e5      	str	r5, [r4, r7]
 800a324:	e78e      	b.n	800a244 <HAL_UART_IRQHandler+0x114>
    if (huart->TxISR != NULL)
 800a326:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d100      	bne.n	800a32e <HAL_UART_IRQHandler+0x1fe>
 800a32c:	e739      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 800a32e:	0020      	movs	r0, r4
 800a330:	4798      	blx	r3
 800a332:	e736      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_WakeupCallback(huart);
 800a334:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a336:	6215      	str	r5, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800a338:	f000 fcca 	bl	800acd0 <HAL_UARTEx_WakeupCallback>
    return;
 800a33c:	e731      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
            HAL_UART_ErrorCallback(huart);
 800a33e:	0020      	movs	r0, r4
 800a340:	f7fb fe16 	bl	8005f70 <HAL_UART_ErrorCallback>
 800a344:	e72d      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a346:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a34a:	2301      	movs	r3, #1
 800a34c:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a350:	6821      	ldr	r1, [r4, #0]
 800a352:	680b      	ldr	r3, [r1, #0]
 800a354:	4393      	bics	r3, r2
 800a356:	600b      	str	r3, [r1, #0]
 800a358:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a35c:	2388      	movs	r3, #136	; 0x88
 800a35e:	3a20      	subs	r2, #32
 800a360:	50e2      	str	r2, [r4, r3]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a362:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a364:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 800a366:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800a368:	f7fb fe00 	bl	8005f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a36c:	e719      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a36e:	0020      	movs	r0, r4
 800a370:	f000 fcb2 	bl	800acd8 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800a374:	e715      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
        if (huart->RxISR != NULL)
 800a376:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d089      	beq.n	800a290 <HAL_UART_IRQHandler+0x160>
          huart->RxISR(huart);
 800a37c:	0020      	movs	r0, r4
 800a37e:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a380:	6822      	ldr	r2, [r4, #0]
 800a382:	e785      	b.n	800a290 <HAL_UART_IRQHandler+0x160>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a384:	235c      	movs	r3, #92	; 0x5c
 800a386:	225e      	movs	r2, #94	; 0x5e
 800a388:	5ae1      	ldrh	r1, [r4, r3]
 800a38a:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 800a38c:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a38e:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 800a390:	2a00      	cmp	r2, #0
 800a392:	d100      	bne.n	800a396 <HAL_UART_IRQHandler+0x266>
 800a394:	e705      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a396:	1ac9      	subs	r1, r1, r3
 800a398:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a39a:	2900      	cmp	r1, #0
 800a39c:	d100      	bne.n	800a3a0 <HAL_UART_IRQHandler+0x270>
 800a39e:	e700      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3a0:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3a4:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3a8:	6822      	ldr	r2, [r4, #0]
 800a3aa:	6813      	ldr	r3, [r2, #0]
 800a3ac:	4698      	mov	r8, r3
 800a3ae:	4647      	mov	r7, r8
 800a3b0:	4b1b      	ldr	r3, [pc, #108]	; (800a420 <HAL_UART_IRQHandler+0x2f0>)
 800a3b2:	401f      	ands	r7, r3
 800a3b4:	6017      	str	r7, [r2, #0]
 800a3b6:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3ba:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3be:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3c2:	6822      	ldr	r2, [r4, #0]
 800a3c4:	6893      	ldr	r3, [r2, #8]
 800a3c6:	4698      	mov	r8, r3
 800a3c8:	4647      	mov	r7, r8
 800a3ca:	4b16      	ldr	r3, [pc, #88]	; (800a424 <HAL_UART_IRQHandler+0x2f4>)
 800a3cc:	401f      	ands	r7, r3
 800a3ce:	6097      	str	r7, [r2, #8]
 800a3d0:	f389 8810 	msr	PRIMASK, r9
        huart->RxState = HAL_UART_STATE_READY;
 800a3d4:	238c      	movs	r3, #140	; 0x8c
 800a3d6:	2220      	movs	r2, #32
 800a3d8:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3da:	66e0      	str	r0, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800a3dc:	6760      	str	r0, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3de:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3e2:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3e6:	6822      	ldr	r2, [r4, #0]
 800a3e8:	6813      	ldr	r3, [r2, #0]
 800a3ea:	43b3      	bics	r3, r6
 800a3ec:	6013      	str	r3, [r2, #0]
 800a3ee:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3f2:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a3f4:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3f6:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a3f8:	f7ff fe98 	bl	800a12c <HAL_UARTEx_RxEventCallback>
 800a3fc:	e6d1      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a3fe:	0020      	movs	r0, r4
 800a400:	f000 fc68 	bl	800acd4 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800a404:	e6cd      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
        HAL_UART_ErrorCallback(huart);
 800a406:	f7fb fdb3 	bl	8005f70 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a40a:	51a5      	str	r5, [r4, r6]
 800a40c:	e6c9      	b.n	800a1a2 <HAL_UART_IRQHandler+0x72>
 800a40e:	46c0      	nop			; (mov r8, r8)
 800a410:	0000080f 	.word	0x0000080f
 800a414:	10000001 	.word	0x10000001
 800a418:	04000120 	.word	0x04000120
 800a41c:	0800a119 	.word	0x0800a119
 800a420:	fffffedf 	.word	0xfffffedf
 800a424:	effffffe 	.word	0xeffffffe
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a428:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a42c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a430:	6820      	ldr	r0, [r4, #0]
 800a432:	4f17      	ldr	r7, [pc, #92]	; (800a490 <HAL_UART_IRQHandler+0x360>)
 800a434:	6801      	ldr	r1, [r0, #0]
 800a436:	4039      	ands	r1, r7
 800a438:	6001      	str	r1, [r0, #0]
 800a43a:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a43e:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a442:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a446:	6820      	ldr	r0, [r4, #0]
 800a448:	6881      	ldr	r1, [r0, #8]
 800a44a:	43a9      	bics	r1, r5
 800a44c:	6081      	str	r1, [r0, #8]
 800a44e:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a452:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a456:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a45a:	6820      	ldr	r0, [r4, #0]
 800a45c:	6881      	ldr	r1, [r0, #8]
 800a45e:	4399      	bics	r1, r3
 800a460:	6081      	str	r1, [r0, #8]
 800a462:	f389 8810 	msr	PRIMASK, r9
          huart->RxState = HAL_UART_STATE_READY;
 800a466:	334c      	adds	r3, #76	; 0x4c
 800a468:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a46a:	4643      	mov	r3, r8
 800a46c:	66e3      	str	r3, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a46e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a472:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a476:	6822      	ldr	r2, [r4, #0]
 800a478:	6813      	ldr	r3, [r2, #0]
 800a47a:	43b3      	bics	r3, r6
 800a47c:	6013      	str	r3, [r2, #0]
 800a47e:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a482:	4663      	mov	r3, ip
 800a484:	58e0      	ldr	r0, [r4, r3]
 800a486:	f7fd fdc5 	bl	8008014 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a48a:	465b      	mov	r3, fp
 800a48c:	5ae1      	ldrh	r1, [r4, r3]
 800a48e:	e6b2      	b.n	800a1f6 <HAL_UART_IRQHandler+0xc6>
 800a490:	fffffeff 	.word	0xfffffeff

0800a494 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a494:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a496:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800a498:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a49a:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a49c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d002      	beq.n	800a4a8 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800a4a2:	f7ff fdf5 	bl	800a090 <HAL_UART_RxHalfCpltCallback>
}
 800a4a6:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a4a8:	335b      	adds	r3, #91	; 0x5b
 800a4aa:	5ac1      	ldrh	r1, [r0, r3]
 800a4ac:	0849      	lsrs	r1, r1, #1
 800a4ae:	f7ff fe3d 	bl	800a12c <HAL_UARTEx_RxEventCallback>
 800a4b2:	e7f8      	b.n	800a4a6 <UART_DMARxHalfCplt+0x12>

0800a4b4 <UART_DMAReceiveCplt>:
{
 800a4b4:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a4b6:	681b      	ldr	r3, [r3, #0]
{
 800a4b8:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	2320      	movs	r3, #32
 800a4be:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4c0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a4c2:	4011      	ands	r1, r2
 800a4c4:	4213      	tst	r3, r2
 800a4c6:	d127      	bne.n	800a518 <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 800a4c8:	225e      	movs	r2, #94	; 0x5e
 800a4ca:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4cc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4d0:	3a5d      	subs	r2, #93	; 0x5d
 800a4d2:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4d6:	6804      	ldr	r4, [r0, #0]
 800a4d8:	4e1c      	ldr	r6, [pc, #112]	; (800a54c <UART_DMAReceiveCplt+0x98>)
 800a4da:	6821      	ldr	r1, [r4, #0]
 800a4dc:	4031      	ands	r1, r6
 800a4de:	6021      	str	r1, [r4, #0]
 800a4e0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4e4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4e8:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ec:	6804      	ldr	r4, [r0, #0]
 800a4ee:	68a1      	ldr	r1, [r4, #8]
 800a4f0:	4391      	bics	r1, r2
 800a4f2:	60a1      	str	r1, [r4, #8]
 800a4f4:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4f8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4fc:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a500:	2540      	movs	r5, #64	; 0x40
 800a502:	6801      	ldr	r1, [r0, #0]
 800a504:	688a      	ldr	r2, [r1, #8]
 800a506:	43aa      	bics	r2, r5
 800a508:	608a      	str	r2, [r1, #8]
 800a50a:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 800a50e:	228c      	movs	r2, #140	; 0x8c
 800a510:	5083      	str	r3, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a512:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800a514:	2b01      	cmp	r3, #1
 800a516:	d00c      	beq.n	800a532 <UART_DMAReceiveCplt+0x7e>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a518:	2300      	movs	r3, #0
 800a51a:	6703      	str	r3, [r0, #112]	; 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a51c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d002      	beq.n	800a528 <UART_DMAReceiveCplt+0x74>
    HAL_UART_RxCpltCallback(huart);
 800a522:	f7fb fe81 	bl	8006228 <HAL_UART_RxCpltCallback>
}
 800a526:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a528:	335b      	adds	r3, #91	; 0x5b
 800a52a:	5ac1      	ldrh	r1, [r0, r3]
 800a52c:	f7ff fdfe 	bl	800a12c <HAL_UARTEx_RxEventCallback>
 800a530:	e7f9      	b.n	800a526 <UART_DMAReceiveCplt+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a532:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a536:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a53a:	2410      	movs	r4, #16
 800a53c:	6802      	ldr	r2, [r0, #0]
 800a53e:	6813      	ldr	r3, [r2, #0]
 800a540:	43a3      	bics	r3, r4
 800a542:	6013      	str	r3, [r2, #0]
 800a544:	f381 8810 	msr	PRIMASK, r1
}
 800a548:	e7e6      	b.n	800a518 <UART_DMAReceiveCplt+0x64>
 800a54a:	46c0      	nop			; (mov r8, r8)
 800a54c:	fffffeff 	.word	0xfffffeff

0800a550 <UART_SetConfig>:
{
 800a550:	b570      	push	{r4, r5, r6, lr}
 800a552:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a554:	6925      	ldr	r5, [r4, #16]
 800a556:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a558:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a55a:	432a      	orrs	r2, r5
 800a55c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a55e:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a560:	69c0      	ldr	r0, [r0, #28]
 800a562:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a564:	4d4d      	ldr	r5, [pc, #308]	; (800a69c <UART_SetConfig+0x14c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a566:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a568:	4029      	ands	r1, r5
 800a56a:	430a      	orrs	r2, r1
 800a56c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a56e:	685a      	ldr	r2, [r3, #4]
 800a570:	494b      	ldr	r1, [pc, #300]	; (800a6a0 <UART_SetConfig+0x150>)
    tmpreg |= huart->Init.OneBitSampling;
 800a572:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a574:	400a      	ands	r2, r1
 800a576:	68e1      	ldr	r1, [r4, #12]
 800a578:	430a      	orrs	r2, r1
 800a57a:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a57c:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a57e:	6899      	ldr	r1, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800a580:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a582:	4d48      	ldr	r5, [pc, #288]	; (800a6a4 <UART_SetConfig+0x154>)
 800a584:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a586:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a588:	430a      	orrs	r2, r1
 800a58a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a58c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a58e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a590:	43aa      	bics	r2, r5
 800a592:	430a      	orrs	r2, r1
 800a594:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a596:	4a44      	ldr	r2, [pc, #272]	; (800a6a8 <UART_SetConfig+0x158>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d035      	beq.n	800a608 <UART_SetConfig+0xb8>
 800a59c:	4a43      	ldr	r2, [pc, #268]	; (800a6ac <UART_SetConfig+0x15c>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d00c      	beq.n	800a5bc <UART_SetConfig+0x6c>
 800a5a2:	4a43      	ldr	r2, [pc, #268]	; (800a6b0 <UART_SetConfig+0x160>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d036      	beq.n	800a616 <UART_SetConfig+0xc6>
 800a5a8:	4a42      	ldr	r2, [pc, #264]	; (800a6b4 <UART_SetConfig+0x164>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d033      	beq.n	800a616 <UART_SetConfig+0xc6>
    switch (clocksource)
 800a5ae:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 800a5b0:	4b41      	ldr	r3, [pc, #260]	; (800a6b8 <UART_SetConfig+0x168>)
 800a5b2:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800a5b8:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800a5ba:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5bc:	4b3f      	ldr	r3, [pc, #252]	; (800a6bc <UART_SetConfig+0x16c>)
 800a5be:	4a40      	ldr	r2, [pc, #256]	; (800a6c0 <UART_SetConfig+0x170>)
 800a5c0:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 800a5c2:	230c      	movs	r3, #12
 800a5c4:	402b      	ands	r3, r5
 800a5c6:	5cd2      	ldrb	r2, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5c8:	2380      	movs	r3, #128	; 0x80
 800a5ca:	021b      	lsls	r3, r3, #8
 800a5cc:	4298      	cmp	r0, r3
 800a5ce:	d02f      	beq.n	800a630 <UART_SetConfig+0xe0>
    switch (clocksource)
 800a5d0:	2a04      	cmp	r2, #4
 800a5d2:	d056      	beq.n	800a682 <UART_SetConfig+0x132>
 800a5d4:	d851      	bhi.n	800a67a <UART_SetConfig+0x12a>
 800a5d6:	2a00      	cmp	r2, #0
 800a5d8:	d021      	beq.n	800a61e <UART_SetConfig+0xce>
 800a5da:	2a02      	cmp	r2, #2
 800a5dc:	d1e7      	bne.n	800a5ae <UART_SetConfig+0x5e>
        pclk = (uint32_t) HSI_VALUE;
 800a5de:	4839      	ldr	r0, [pc, #228]	; (800a6c4 <UART_SetConfig+0x174>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5e0:	4b39      	ldr	r3, [pc, #228]	; (800a6c8 <UART_SetConfig+0x178>)
 800a5e2:	0049      	lsls	r1, r1, #1
 800a5e4:	5ac9      	ldrh	r1, [r1, r3]
 800a5e6:	f7f5 fdab 	bl	8000140 <__udivsi3>
 800a5ea:	6865      	ldr	r5, [r4, #4]
 800a5ec:	086b      	lsrs	r3, r5, #1
 800a5ee:	18c0      	adds	r0, r0, r3
 800a5f0:	0029      	movs	r1, r5
 800a5f2:	f7f5 fda5 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5f6:	0002      	movs	r2, r0
 800a5f8:	4b34      	ldr	r3, [pc, #208]	; (800a6cc <UART_SetConfig+0x17c>)
 800a5fa:	3a10      	subs	r2, #16
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	d8d6      	bhi.n	800a5ae <UART_SetConfig+0x5e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a600:	6823      	ldr	r3, [r4, #0]
 800a602:	60d8      	str	r0, [r3, #12]
 800a604:	2000      	movs	r0, #0
 800a606:	e7d3      	b.n	800a5b0 <UART_SetConfig+0x60>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a608:	4b2c      	ldr	r3, [pc, #176]	; (800a6bc <UART_SetConfig+0x16c>)
 800a60a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a60c:	2303      	movs	r3, #3
 800a60e:	4013      	ands	r3, r2
 800a610:	3b01      	subs	r3, #1
 800a612:	2b02      	cmp	r3, #2
 800a614:	d909      	bls.n	800a62a <UART_SetConfig+0xda>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a616:	2380      	movs	r3, #128	; 0x80
 800a618:	021b      	lsls	r3, r3, #8
 800a61a:	4298      	cmp	r0, r3
 800a61c:	d03a      	beq.n	800a694 <UART_SetConfig+0x144>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a61e:	f7fe fecd 	bl	80093bc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800a622:	2800      	cmp	r0, #0
 800a624:	d0ee      	beq.n	800a604 <UART_SetConfig+0xb4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a626:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a628:	e7da      	b.n	800a5e0 <UART_SetConfig+0x90>
 800a62a:	4a29      	ldr	r2, [pc, #164]	; (800a6d0 <UART_SetConfig+0x180>)
 800a62c:	5cd2      	ldrb	r2, [r2, r3]
 800a62e:	e7cb      	b.n	800a5c8 <UART_SetConfig+0x78>
    switch (clocksource)
 800a630:	2a04      	cmp	r2, #4
 800a632:	d029      	beq.n	800a688 <UART_SetConfig+0x138>
 800a634:	d81e      	bhi.n	800a674 <UART_SetConfig+0x124>
 800a636:	2a00      	cmp	r2, #0
 800a638:	d02c      	beq.n	800a694 <UART_SetConfig+0x144>
 800a63a:	2a02      	cmp	r2, #2
 800a63c:	d1b7      	bne.n	800a5ae <UART_SetConfig+0x5e>
 800a63e:	4821      	ldr	r0, [pc, #132]	; (800a6c4 <UART_SetConfig+0x174>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a640:	4b21      	ldr	r3, [pc, #132]	; (800a6c8 <UART_SetConfig+0x178>)
 800a642:	0049      	lsls	r1, r1, #1
 800a644:	5ac9      	ldrh	r1, [r1, r3]
 800a646:	f7f5 fd7b 	bl	8000140 <__udivsi3>
 800a64a:	6865      	ldr	r5, [r4, #4]
 800a64c:	0040      	lsls	r0, r0, #1
 800a64e:	086b      	lsrs	r3, r5, #1
 800a650:	18c0      	adds	r0, r0, r3
 800a652:	0029      	movs	r1, r5
 800a654:	f7f5 fd74 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a658:	0002      	movs	r2, r0
 800a65a:	4b1c      	ldr	r3, [pc, #112]	; (800a6cc <UART_SetConfig+0x17c>)
 800a65c:	3a10      	subs	r2, #16
 800a65e:	429a      	cmp	r2, r3
 800a660:	d8a5      	bhi.n	800a5ae <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a662:	4b1c      	ldr	r3, [pc, #112]	; (800a6d4 <UART_SetConfig+0x184>)
        huart->Instance->BRR = brrtemp;
 800a664:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a666:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a668:	0700      	lsls	r0, r0, #28
 800a66a:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800a66c:	4303      	orrs	r3, r0
 800a66e:	60d3      	str	r3, [r2, #12]
 800a670:	2000      	movs	r0, #0
 800a672:	e79d      	b.n	800a5b0 <UART_SetConfig+0x60>
    switch (clocksource)
 800a674:	2a08      	cmp	r2, #8
 800a676:	d0e3      	beq.n	800a640 <UART_SetConfig+0xf0>
 800a678:	e799      	b.n	800a5ae <UART_SetConfig+0x5e>
    switch (clocksource)
 800a67a:	0018      	movs	r0, r3
 800a67c:	2a08      	cmp	r2, #8
 800a67e:	d0af      	beq.n	800a5e0 <UART_SetConfig+0x90>
 800a680:	e795      	b.n	800a5ae <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 800a682:	f7fe fd89 	bl	8009198 <HAL_RCC_GetSysClockFreq>
        break;
 800a686:	e7cc      	b.n	800a622 <UART_SetConfig+0xd2>
        pclk = HAL_RCC_GetSysClockFreq();
 800a688:	f7fe fd86 	bl	8009198 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800a68c:	2800      	cmp	r0, #0
 800a68e:	d0b9      	beq.n	800a604 <UART_SetConfig+0xb4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a690:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a692:	e7d5      	b.n	800a640 <UART_SetConfig+0xf0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a694:	f7fe fe92 	bl	80093bc <HAL_RCC_GetPCLK1Freq>
        break;
 800a698:	e7f8      	b.n	800a68c <UART_SetConfig+0x13c>
 800a69a:	46c0      	nop			; (mov r8, r8)
 800a69c:	cfff69f3 	.word	0xcfff69f3
 800a6a0:	ffffcfff 	.word	0xffffcfff
 800a6a4:	11fff4ff 	.word	0x11fff4ff
 800a6a8:	40013800 	.word	0x40013800
 800a6ac:	40004400 	.word	0x40004400
 800a6b0:	40004800 	.word	0x40004800
 800a6b4:	40004c00 	.word	0x40004c00
 800a6b8:	00010001 	.word	0x00010001
 800a6bc:	40021000 	.word	0x40021000
 800a6c0:	08013508 	.word	0x08013508
 800a6c4:	00f42400 	.word	0x00f42400
 800a6c8:	08013518 	.word	0x08013518
 800a6cc:	0000ffef 	.word	0x0000ffef
 800a6d0:	08013504 	.word	0x08013504
 800a6d4:	0000fff0 	.word	0x0000fff0

0800a6d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 800a6da:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6dc:	07da      	lsls	r2, r3, #31
 800a6de:	d506      	bpl.n	800a6ee <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6e0:	6801      	ldr	r1, [r0, #0]
 800a6e2:	4c28      	ldr	r4, [pc, #160]	; (800a784 <UART_AdvFeatureConfig+0xac>)
 800a6e4:	684a      	ldr	r2, [r1, #4]
 800a6e6:	4022      	ands	r2, r4
 800a6e8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a6ea:	4322      	orrs	r2, r4
 800a6ec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6ee:	079a      	lsls	r2, r3, #30
 800a6f0:	d506      	bpl.n	800a700 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6f2:	6801      	ldr	r1, [r0, #0]
 800a6f4:	4c24      	ldr	r4, [pc, #144]	; (800a788 <UART_AdvFeatureConfig+0xb0>)
 800a6f6:	684a      	ldr	r2, [r1, #4]
 800a6f8:	4022      	ands	r2, r4
 800a6fa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a6fc:	4322      	orrs	r2, r4
 800a6fe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a700:	075a      	lsls	r2, r3, #29
 800a702:	d506      	bpl.n	800a712 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a704:	6801      	ldr	r1, [r0, #0]
 800a706:	4c21      	ldr	r4, [pc, #132]	; (800a78c <UART_AdvFeatureConfig+0xb4>)
 800a708:	684a      	ldr	r2, [r1, #4]
 800a70a:	4022      	ands	r2, r4
 800a70c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a70e:	4322      	orrs	r2, r4
 800a710:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a712:	071a      	lsls	r2, r3, #28
 800a714:	d506      	bpl.n	800a724 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a716:	6801      	ldr	r1, [r0, #0]
 800a718:	4c1d      	ldr	r4, [pc, #116]	; (800a790 <UART_AdvFeatureConfig+0xb8>)
 800a71a:	684a      	ldr	r2, [r1, #4]
 800a71c:	4022      	ands	r2, r4
 800a71e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a720:	4322      	orrs	r2, r4
 800a722:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a724:	06da      	lsls	r2, r3, #27
 800a726:	d506      	bpl.n	800a736 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a728:	6801      	ldr	r1, [r0, #0]
 800a72a:	4c1a      	ldr	r4, [pc, #104]	; (800a794 <UART_AdvFeatureConfig+0xbc>)
 800a72c:	688a      	ldr	r2, [r1, #8]
 800a72e:	4022      	ands	r2, r4
 800a730:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a732:	4322      	orrs	r2, r4
 800a734:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a736:	069a      	lsls	r2, r3, #26
 800a738:	d506      	bpl.n	800a748 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a73a:	6801      	ldr	r1, [r0, #0]
 800a73c:	4c16      	ldr	r4, [pc, #88]	; (800a798 <UART_AdvFeatureConfig+0xc0>)
 800a73e:	688a      	ldr	r2, [r1, #8]
 800a740:	4022      	ands	r2, r4
 800a742:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a744:	4322      	orrs	r2, r4
 800a746:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a748:	065a      	lsls	r2, r3, #25
 800a74a:	d50a      	bpl.n	800a762 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a74c:	6801      	ldr	r1, [r0, #0]
 800a74e:	4d13      	ldr	r5, [pc, #76]	; (800a79c <UART_AdvFeatureConfig+0xc4>)
 800a750:	684a      	ldr	r2, [r1, #4]
 800a752:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a754:	402a      	ands	r2, r5
 800a756:	4322      	orrs	r2, r4
 800a758:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a75a:	2280      	movs	r2, #128	; 0x80
 800a75c:	0352      	lsls	r2, r2, #13
 800a75e:	4294      	cmp	r4, r2
 800a760:	d009      	beq.n	800a776 <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a762:	061b      	lsls	r3, r3, #24
 800a764:	d506      	bpl.n	800a774 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a766:	6802      	ldr	r2, [r0, #0]
 800a768:	490d      	ldr	r1, [pc, #52]	; (800a7a0 <UART_AdvFeatureConfig+0xc8>)
 800a76a:	6853      	ldr	r3, [r2, #4]
 800a76c:	400b      	ands	r3, r1
 800a76e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a770:	430b      	orrs	r3, r1
 800a772:	6053      	str	r3, [r2, #4]
}
 800a774:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a776:	684a      	ldr	r2, [r1, #4]
 800a778:	4c0a      	ldr	r4, [pc, #40]	; (800a7a4 <UART_AdvFeatureConfig+0xcc>)
 800a77a:	4022      	ands	r2, r4
 800a77c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a77e:	4322      	orrs	r2, r4
 800a780:	604a      	str	r2, [r1, #4]
 800a782:	e7ee      	b.n	800a762 <UART_AdvFeatureConfig+0x8a>
 800a784:	fffdffff 	.word	0xfffdffff
 800a788:	fffeffff 	.word	0xfffeffff
 800a78c:	fffbffff 	.word	0xfffbffff
 800a790:	ffff7fff 	.word	0xffff7fff
 800a794:	ffffefff 	.word	0xffffefff
 800a798:	ffffdfff 	.word	0xffffdfff
 800a79c:	ffefffff 	.word	0xffefffff
 800a7a0:	fff7ffff 	.word	0xfff7ffff
 800a7a4:	ff9fffff 	.word	0xff9fffff

0800a7a8 <UART_WaitOnFlagUntilTimeout>:
{
 800a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7aa:	4657      	mov	r7, sl
 800a7ac:	464e      	mov	r6, r9
 800a7ae:	4645      	mov	r5, r8
 800a7b0:	46de      	mov	lr, fp
 800a7b2:	b5e0      	push	{r5, r6, r7, lr}
 800a7b4:	0016      	movs	r6, r2
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a7b6:	2204      	movs	r2, #4
 800a7b8:	4692      	mov	sl, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7ba:	2280      	movs	r2, #128	; 0x80
 800a7bc:	0112      	lsls	r2, r2, #4
{
 800a7be:	4699      	mov	r9, r3
 800a7c0:	4680      	mov	r8, r0
 800a7c2:	000d      	movs	r5, r1
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7c4:	4693      	mov	fp, r2
{
 800a7c6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7c8:	6803      	ldr	r3, [r0, #0]
 800a7ca:	e001      	b.n	800a7d0 <UART_WaitOnFlagUntilTimeout+0x28>
    if (Timeout != HAL_MAX_DELAY)
 800a7cc:	1c7a      	adds	r2, r7, #1
 800a7ce:	d10d      	bne.n	800a7ec <UART_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7d0:	69dc      	ldr	r4, [r3, #28]
 800a7d2:	402c      	ands	r4, r5
 800a7d4:	1b64      	subs	r4, r4, r5
 800a7d6:	4262      	negs	r2, r4
 800a7d8:	4154      	adcs	r4, r2
 800a7da:	42b4      	cmp	r4, r6
 800a7dc:	d0f6      	beq.n	800a7cc <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 800a7de:	2000      	movs	r0, #0
}
 800a7e0:	bcf0      	pop	{r4, r5, r6, r7}
 800a7e2:	46bb      	mov	fp, r7
 800a7e4:	46b2      	mov	sl, r6
 800a7e6:	46a9      	mov	r9, r5
 800a7e8:	46a0      	mov	r8, r4
 800a7ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7ec:	f7fc ff5a 	bl	80076a4 <HAL_GetTick>
 800a7f0:	464b      	mov	r3, r9
 800a7f2:	1ac0      	subs	r0, r0, r3
 800a7f4:	42b8      	cmp	r0, r7
 800a7f6:	d831      	bhi.n	800a85c <UART_WaitOnFlagUntilTimeout+0xb4>
 800a7f8:	2f00      	cmp	r7, #0
 800a7fa:	d02f      	beq.n	800a85c <UART_WaitOnFlagUntilTimeout+0xb4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a7fc:	4643      	mov	r3, r8
 800a7fe:	4651      	mov	r1, sl
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	4211      	tst	r1, r2
 800a806:	d0e3      	beq.n	800a7d0 <UART_WaitOnFlagUntilTimeout+0x28>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a808:	4659      	mov	r1, fp
 800a80a:	69da      	ldr	r2, [r3, #28]
 800a80c:	420a      	tst	r2, r1
 800a80e:	d0df      	beq.n	800a7d0 <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a810:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a812:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a816:	2201      	movs	r2, #1
 800a818:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a81c:	4643      	mov	r3, r8
 800a81e:	6819      	ldr	r1, [r3, #0]
 800a820:	4c1c      	ldr	r4, [pc, #112]	; (800a894 <UART_WaitOnFlagUntilTimeout+0xec>)
 800a822:	680b      	ldr	r3, [r1, #0]
 800a824:	4023      	ands	r3, r4
 800a826:	600b      	str	r3, [r1, #0]
 800a828:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a82c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a830:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a834:	4643      	mov	r3, r8
 800a836:	6819      	ldr	r1, [r3, #0]
 800a838:	688b      	ldr	r3, [r1, #8]
 800a83a:	4393      	bics	r3, r2
 800a83c:	608b      	str	r3, [r1, #8]
 800a83e:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 800a842:	2320      	movs	r3, #32
 800a844:	4641      	mov	r1, r8
 800a846:	3287      	adds	r2, #135	; 0x87
 800a848:	508b      	str	r3, [r1, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800a84a:	3204      	adds	r2, #4
 800a84c:	508b      	str	r3, [r1, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a84e:	3204      	adds	r2, #4
 800a850:	508b      	str	r3, [r1, r2]
          __HAL_UNLOCK(huart);
 800a852:	2200      	movs	r2, #0
 800a854:	3364      	adds	r3, #100	; 0x64
          return HAL_TIMEOUT;
 800a856:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800a858:	54ca      	strb	r2, [r1, r3]
          return HAL_TIMEOUT;
 800a85a:	e7c1      	b.n	800a7e0 <UART_WaitOnFlagUntilTimeout+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a85c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a860:	2201      	movs	r2, #1
 800a862:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a866:	4643      	mov	r3, r8
 800a868:	6819      	ldr	r1, [r3, #0]
 800a86a:	4c0a      	ldr	r4, [pc, #40]	; (800a894 <UART_WaitOnFlagUntilTimeout+0xec>)
 800a86c:	680b      	ldr	r3, [r1, #0]
 800a86e:	4023      	ands	r3, r4
 800a870:	600b      	str	r3, [r1, #0]
 800a872:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a876:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a87a:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a87e:	4643      	mov	r3, r8
 800a880:	6819      	ldr	r1, [r3, #0]
 800a882:	688b      	ldr	r3, [r1, #8]
 800a884:	4393      	bics	r3, r2
 800a886:	608b      	str	r3, [r1, #8]
 800a888:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 800a88c:	2320      	movs	r3, #32
 800a88e:	4641      	mov	r1, r8
 800a890:	3287      	adds	r2, #135	; 0x87
 800a892:	e7db      	b.n	800a84c <UART_WaitOnFlagUntilTimeout+0xa4>
 800a894:	fffffe5f 	.word	0xfffffe5f

0800a898 <HAL_UART_Transmit>:
{
 800a898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a89a:	4647      	mov	r7, r8
 800a89c:	46ce      	mov	lr, r9
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	001f      	movs	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800a8a2:	2388      	movs	r3, #136	; 0x88
 800a8a4:	58c3      	ldr	r3, [r0, r3]
{
 800a8a6:	0004      	movs	r4, r0
 800a8a8:	000d      	movs	r5, r1
 800a8aa:	0016      	movs	r6, r2
 800a8ac:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800a8ae:	2b20      	cmp	r3, #32
 800a8b0:	d14d      	bne.n	800a94e <HAL_UART_Transmit+0xb6>
    if ((pData == NULL) || (Size == 0U))
 800a8b2:	2900      	cmp	r1, #0
 800a8b4:	d045      	beq.n	800a942 <HAL_UART_Transmit+0xaa>
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	d043      	beq.n	800a942 <HAL_UART_Transmit+0xaa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8ba:	2380      	movs	r3, #128	; 0x80
 800a8bc:	6882      	ldr	r2, [r0, #8]
 800a8be:	015b      	lsls	r3, r3, #5
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d104      	bne.n	800a8ce <HAL_UART_Transmit+0x36>
 800a8c4:	6903      	ldr	r3, [r0, #16]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d101      	bne.n	800a8ce <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 800a8ca:	07cb      	lsls	r3, r1, #31
 800a8cc:	d439      	bmi.n	800a942 <HAL_UART_Transmit+0xaa>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8ce:	2390      	movs	r3, #144	; 0x90
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8d4:	3b08      	subs	r3, #8
 800a8d6:	3221      	adds	r2, #33	; 0x21
 800a8d8:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 800a8da:	f7fc fee3 	bl	80076a4 <HAL_GetTick>
    huart->TxXferSize  = Size;
 800a8de:	2354      	movs	r3, #84	; 0x54
 800a8e0:	52e6      	strh	r6, [r4, r3]
    huart->TxXferCount = Size;
 800a8e2:	3302      	adds	r3, #2
      pdata16bits = NULL;
 800a8e4:	2100      	movs	r1, #0
    huart->TxXferCount = Size;
 800a8e6:	52e6      	strh	r6, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8e8:	2380      	movs	r3, #128	; 0x80
 800a8ea:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 800a8ec:	4680      	mov	r8, r0
      pdata16bits = NULL;
 800a8ee:	4689      	mov	r9, r1
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8f0:	015b      	lsls	r3, r3, #5
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d03c      	beq.n	800a970 <HAL_UART_Transmit+0xd8>
    while (huart->TxXferCount > 0U)
 800a8f6:	2356      	movs	r3, #86	; 0x56
 800a8f8:	5ae3      	ldrh	r3, [r4, r3]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d02b      	beq.n	800a956 <HAL_UART_Transmit+0xbe>
      huart->TxXferCount--;
 800a8fe:	2656      	movs	r6, #86	; 0x56
 800a900:	e00a      	b.n	800a918 <HAL_UART_Transmit+0x80>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a902:	782a      	ldrb	r2, [r5, #0]
 800a904:	6823      	ldr	r3, [r4, #0]
        pdata8bits++;
 800a906:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a908:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 800a90a:	5ba2      	ldrh	r2, [r4, r6]
 800a90c:	3a01      	subs	r2, #1
 800a90e:	b292      	uxth	r2, r2
 800a910:	53a2      	strh	r2, [r4, r6]
    while (huart->TxXferCount > 0U)
 800a912:	5ba3      	ldrh	r3, [r4, r6]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d01e      	beq.n	800a956 <HAL_UART_Transmit+0xbe>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a918:	4643      	mov	r3, r8
 800a91a:	2200      	movs	r2, #0
 800a91c:	2180      	movs	r1, #128	; 0x80
 800a91e:	0020      	movs	r0, r4
 800a920:	9700      	str	r7, [sp, #0]
 800a922:	f7ff ff41 	bl	800a7a8 <UART_WaitOnFlagUntilTimeout>
 800a926:	2800      	cmp	r0, #0
 800a928:	d113      	bne.n	800a952 <HAL_UART_Transmit+0xba>
      if (pdata8bits == NULL)
 800a92a:	2d00      	cmp	r5, #0
 800a92c:	d1e9      	bne.n	800a902 <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a92e:	464b      	mov	r3, r9
 800a930:	881b      	ldrh	r3, [r3, #0]
 800a932:	6822      	ldr	r2, [r4, #0]
 800a934:	05db      	lsls	r3, r3, #23
 800a936:	0ddb      	lsrs	r3, r3, #23
 800a938:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 800a93a:	2302      	movs	r3, #2
 800a93c:	469c      	mov	ip, r3
 800a93e:	44e1      	add	r9, ip
 800a940:	e7e3      	b.n	800a90a <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 800a942:	2001      	movs	r0, #1
}
 800a944:	b003      	add	sp, #12
 800a946:	bcc0      	pop	{r6, r7}
 800a948:	46b9      	mov	r9, r7
 800a94a:	46b0      	mov	r8, r6
 800a94c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800a94e:	2002      	movs	r0, #2
 800a950:	e7f8      	b.n	800a944 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 800a952:	2003      	movs	r0, #3
 800a954:	e7f6      	b.n	800a944 <HAL_UART_Transmit+0xac>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a956:	4643      	mov	r3, r8
 800a958:	2200      	movs	r2, #0
 800a95a:	2140      	movs	r1, #64	; 0x40
 800a95c:	0020      	movs	r0, r4
 800a95e:	9700      	str	r7, [sp, #0]
 800a960:	f7ff ff22 	bl	800a7a8 <UART_WaitOnFlagUntilTimeout>
 800a964:	2800      	cmp	r0, #0
 800a966:	d1f4      	bne.n	800a952 <HAL_UART_Transmit+0xba>
    huart->gState = HAL_UART_STATE_READY;
 800a968:	2388      	movs	r3, #136	; 0x88
 800a96a:	2220      	movs	r2, #32
 800a96c:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 800a96e:	e7e9      	b.n	800a944 <HAL_UART_Transmit+0xac>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a970:	6923      	ldr	r3, [r4, #16]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d1bf      	bne.n	800a8f6 <HAL_UART_Transmit+0x5e>
 800a976:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 800a978:	2500      	movs	r5, #0
 800a97a:	e7bc      	b.n	800a8f6 <HAL_UART_Transmit+0x5e>

0800a97c <HAL_UART_Receive>:
{
 800a97c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a97e:	464f      	mov	r7, r9
 800a980:	4646      	mov	r6, r8
 800a982:	46d6      	mov	lr, sl
 800a984:	b5c0      	push	{r6, r7, lr}
 800a986:	001f      	movs	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800a988:	238c      	movs	r3, #140	; 0x8c
 800a98a:	58c3      	ldr	r3, [r0, r3]
{
 800a98c:	0004      	movs	r4, r0
 800a98e:	000d      	movs	r5, r1
 800a990:	0016      	movs	r6, r2
 800a992:	b082      	sub	sp, #8
  if (huart->RxState == HAL_UART_STATE_READY)
 800a994:	2b20      	cmp	r3, #32
 800a996:	d15a      	bne.n	800aa4e <HAL_UART_Receive+0xd2>
    if ((pData == NULL) || (Size == 0U))
 800a998:	2900      	cmp	r1, #0
 800a99a:	d051      	beq.n	800aa40 <HAL_UART_Receive+0xc4>
 800a99c:	2a00      	cmp	r2, #0
 800a99e:	d04f      	beq.n	800aa40 <HAL_UART_Receive+0xc4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9a0:	2380      	movs	r3, #128	; 0x80
 800a9a2:	6882      	ldr	r2, [r0, #8]
 800a9a4:	015b      	lsls	r3, r3, #5
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d104      	bne.n	800a9b4 <HAL_UART_Receive+0x38>
 800a9aa:	6903      	ldr	r3, [r0, #16]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d101      	bne.n	800a9b4 <HAL_UART_Receive+0x38>
      if ((((uint32_t)pData) & 1U) != 0U)
 800a9b0:	07cb      	lsls	r3, r1, #31
 800a9b2:	d445      	bmi.n	800aa40 <HAL_UART_Receive+0xc4>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	2290      	movs	r2, #144	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9b8:	2122      	movs	r1, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ba:	50a3      	str	r3, [r4, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9bc:	3a04      	subs	r2, #4
 800a9be:	50a1      	str	r1, [r4, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9c0:	66e3      	str	r3, [r4, #108]	; 0x6c
    tickstart = HAL_GetTick();
 800a9c2:	f7fc fe6f 	bl	80076a4 <HAL_GetTick>
    huart->RxXferSize  = Size;
 800a9c6:	235c      	movs	r3, #92	; 0x5c
    UART_MASK_COMPUTATION(huart);
 800a9c8:	2280      	movs	r2, #128	; 0x80
    huart->RxXferSize  = Size;
 800a9ca:	52e6      	strh	r6, [r4, r3]
    huart->RxXferCount = Size;
 800a9cc:	3302      	adds	r3, #2
 800a9ce:	52e6      	strh	r6, [r4, r3]
    UART_MASK_COMPUTATION(huart);
 800a9d0:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800a9d2:	4681      	mov	r9, r0
    UART_MASK_COMPUTATION(huart);
 800a9d4:	0152      	lsls	r2, r2, #5
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d051      	beq.n	800aa7e <HAL_UART_Receive+0x102>
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d139      	bne.n	800aa52 <HAL_UART_Receive+0xd6>
 800a9de:	6923      	ldr	r3, [r4, #16]
 800a9e0:	425a      	negs	r2, r3
 800a9e2:	4153      	adcs	r3, r2
 800a9e4:	01db      	lsls	r3, r3, #7
 800a9e6:	4698      	mov	r8, r3
 800a9e8:	237f      	movs	r3, #127	; 0x7f
 800a9ea:	469c      	mov	ip, r3
 800a9ec:	44e0      	add	r8, ip
 800a9ee:	2360      	movs	r3, #96	; 0x60
 800a9f0:	4642      	mov	r2, r8
 800a9f2:	52e2      	strh	r2, [r4, r3]
      pdata16bits = NULL;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	469a      	mov	sl, r3
    while (huart->RxXferCount > 0U)
 800a9f8:	235e      	movs	r3, #94	; 0x5e
 800a9fa:	5ae3      	ldrh	r3, [r4, r3]
      huart->RxXferCount--;
 800a9fc:	265e      	movs	r6, #94	; 0x5e
    while (huart->RxXferCount > 0U)
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d109      	bne.n	800aa16 <HAL_UART_Receive+0x9a>
 800aa02:	e035      	b.n	800aa70 <HAL_UART_Receive+0xf4>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800aa04:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800aa06:	3501      	adds	r5, #1
      huart->RxXferCount--;
 800aa08:	5ba2      	ldrh	r2, [r4, r6]
 800aa0a:	3a01      	subs	r2, #1
 800aa0c:	b292      	uxth	r2, r2
 800aa0e:	53a2      	strh	r2, [r4, r6]
    while (huart->RxXferCount > 0U)
 800aa10:	5ba3      	ldrh	r3, [r4, r6]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d02c      	beq.n	800aa70 <HAL_UART_Receive+0xf4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800aa16:	464b      	mov	r3, r9
 800aa18:	2200      	movs	r2, #0
 800aa1a:	2120      	movs	r1, #32
 800aa1c:	0020      	movs	r0, r4
 800aa1e:	9700      	str	r7, [sp, #0]
 800aa20:	f7ff fec2 	bl	800a7a8 <UART_WaitOnFlagUntilTimeout>
 800aa24:	2800      	cmp	r0, #0
 800aa26:	d128      	bne.n	800aa7a <HAL_UART_Receive+0xfe>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800aa28:	4642      	mov	r2, r8
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa2e:	4013      	ands	r3, r2
      if (pdata8bits == NULL)
 800aa30:	2d00      	cmp	r5, #0
 800aa32:	d1e7      	bne.n	800aa04 <HAL_UART_Receive+0x88>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800aa34:	4652      	mov	r2, sl
 800aa36:	8013      	strh	r3, [r2, #0]
        pdata16bits++;
 800aa38:	2302      	movs	r3, #2
 800aa3a:	469c      	mov	ip, r3
 800aa3c:	44e2      	add	sl, ip
 800aa3e:	e7e3      	b.n	800aa08 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 800aa40:	2001      	movs	r0, #1
}
 800aa42:	b002      	add	sp, #8
 800aa44:	bce0      	pop	{r5, r6, r7}
 800aa46:	46ba      	mov	sl, r7
 800aa48:	46b1      	mov	r9, r6
 800aa4a:	46a8      	mov	r8, r5
 800aa4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800aa4e:	2002      	movs	r0, #2
 800aa50:	e7f7      	b.n	800aa42 <HAL_UART_Receive+0xc6>
    UART_MASK_COMPUTATION(huart);
 800aa52:	2280      	movs	r2, #128	; 0x80
 800aa54:	2100      	movs	r1, #0
 800aa56:	0552      	lsls	r2, r2, #21
 800aa58:	4688      	mov	r8, r1
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d1c7      	bne.n	800a9ee <HAL_UART_Receive+0x72>
 800aa5e:	6923      	ldr	r3, [r4, #16]
 800aa60:	425a      	negs	r2, r3
 800aa62:	4153      	adcs	r3, r2
 800aa64:	019b      	lsls	r3, r3, #6
 800aa66:	4698      	mov	r8, r3
 800aa68:	233f      	movs	r3, #63	; 0x3f
 800aa6a:	469c      	mov	ip, r3
 800aa6c:	44e0      	add	r8, ip
 800aa6e:	e7be      	b.n	800a9ee <HAL_UART_Receive+0x72>
    huart->RxState = HAL_UART_STATE_READY;
 800aa70:	238c      	movs	r3, #140	; 0x8c
 800aa72:	2220      	movs	r2, #32
    return HAL_OK;
 800aa74:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_READY;
 800aa76:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 800aa78:	e7e3      	b.n	800aa42 <HAL_UART_Receive+0xc6>
        return HAL_TIMEOUT;
 800aa7a:	2003      	movs	r0, #3
 800aa7c:	e7e1      	b.n	800aa42 <HAL_UART_Receive+0xc6>
    UART_MASK_COMPUTATION(huart);
 800aa7e:	6923      	ldr	r3, [r4, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d106      	bne.n	800aa92 <HAL_UART_Receive+0x116>
 800aa84:	2260      	movs	r2, #96	; 0x60
 800aa86:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <HAL_UART_Receive+0x128>)
 800aa88:	46aa      	mov	sl, r5
 800aa8a:	4698      	mov	r8, r3
      pdata8bits  = NULL;
 800aa8c:	2500      	movs	r5, #0
 800aa8e:	52a3      	strh	r3, [r4, r2]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa90:	e7b2      	b.n	800a9f8 <HAL_UART_Receive+0x7c>
    UART_MASK_COMPUTATION(huart);
 800aa92:	2360      	movs	r3, #96	; 0x60
 800aa94:	22ff      	movs	r2, #255	; 0xff
 800aa96:	52e2      	strh	r2, [r4, r3]
 800aa98:	339f      	adds	r3, #159	; 0x9f
 800aa9a:	4698      	mov	r8, r3
      pdata16bits = NULL;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	469a      	mov	sl, r3
 800aaa0:	e7aa      	b.n	800a9f8 <HAL_UART_Receive+0x7c>
 800aaa2:	46c0      	nop			; (mov r8, r8)
 800aaa4:	000001ff 	.word	0x000001ff

0800aaa8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	2390      	movs	r3, #144	; 0x90
{
 800aaac:	b530      	push	{r4, r5, lr}
 800aaae:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab0:	50c2      	str	r2, [r0, r3]
{
 800aab2:	b083      	sub	sp, #12
  tickstart = HAL_GetTick();
 800aab4:	f7fc fdf6 	bl	80076a4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aab8:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800aaba:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aabc:	6811      	ldr	r1, [r2, #0]
 800aabe:	0709      	lsls	r1, r1, #28
 800aac0:	d40f      	bmi.n	800aae2 <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aac2:	6812      	ldr	r2, [r2, #0]
 800aac4:	0752      	lsls	r2, r2, #29
 800aac6:	d41b      	bmi.n	800ab00 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 800aac8:	2320      	movs	r3, #32
 800aaca:	2288      	movs	r2, #136	; 0x88
 800aacc:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800aace:	3204      	adds	r2, #4
 800aad0:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aad2:	2300      	movs	r3, #0
  return HAL_OK;
 800aad4:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800aad6:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aad8:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aada:	6723      	str	r3, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 800aadc:	54a3      	strb	r3, [r4, r2]
}
 800aade:	b003      	add	sp, #12
 800aae0:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aae2:	2180      	movs	r1, #128	; 0x80
 800aae4:	4b0d      	ldr	r3, [pc, #52]	; (800ab1c <UART_CheckIdleState+0x74>)
 800aae6:	2200      	movs	r2, #0
 800aae8:	9300      	str	r3, [sp, #0]
 800aaea:	0389      	lsls	r1, r1, #14
 800aaec:	0003      	movs	r3, r0
 800aaee:	0020      	movs	r0, r4
 800aaf0:	f7ff fe5a 	bl	800a7a8 <UART_WaitOnFlagUntilTimeout>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	d10e      	bne.n	800ab16 <UART_CheckIdleState+0x6e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aaf8:	6822      	ldr	r2, [r4, #0]
 800aafa:	6812      	ldr	r2, [r2, #0]
 800aafc:	0752      	lsls	r2, r2, #29
 800aafe:	d5e3      	bpl.n	800aac8 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab00:	2180      	movs	r1, #128	; 0x80
 800ab02:	4b06      	ldr	r3, [pc, #24]	; (800ab1c <UART_CheckIdleState+0x74>)
 800ab04:	2200      	movs	r2, #0
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	0020      	movs	r0, r4
 800ab0a:	002b      	movs	r3, r5
 800ab0c:	03c9      	lsls	r1, r1, #15
 800ab0e:	f7ff fe4b 	bl	800a7a8 <UART_WaitOnFlagUntilTimeout>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	d0d8      	beq.n	800aac8 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 800ab16:	2003      	movs	r0, #3
 800ab18:	e7e1      	b.n	800aade <UART_CheckIdleState+0x36>
 800ab1a:	46c0      	nop			; (mov r8, r8)
 800ab1c:	01ffffff 	.word	0x01ffffff

0800ab20 <HAL_UART_Init>:
{
 800ab20:	b510      	push	{r4, lr}
 800ab22:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800ab24:	d028      	beq.n	800ab78 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ab26:	2388      	movs	r3, #136	; 0x88
 800ab28:	58c3      	ldr	r3, [r0, r3]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d026      	beq.n	800ab7c <HAL_UART_Init+0x5c>
  huart->gState = HAL_UART_STATE_BUSY;
 800ab2e:	2388      	movs	r3, #136	; 0x88
 800ab30:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800ab32:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800ab34:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 800ab36:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab38:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800ab3a:	6813      	ldr	r3, [r2, #0]
 800ab3c:	438b      	bics	r3, r1
 800ab3e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab40:	f7ff fd06 	bl	800a550 <UART_SetConfig>
 800ab44:	2801      	cmp	r0, #1
 800ab46:	d017      	beq.n	800ab78 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d110      	bne.n	800ab70 <HAL_UART_Init+0x50>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab4e:	6823      	ldr	r3, [r4, #0]
 800ab50:	490d      	ldr	r1, [pc, #52]	; (800ab88 <HAL_UART_Init+0x68>)
 800ab52:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800ab54:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab56:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab58:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab5c:	689a      	ldr	r2, [r3, #8]
 800ab5e:	438a      	bics	r2, r1
 800ab60:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	3929      	subs	r1, #41	; 0x29
 800ab66:	430a      	orrs	r2, r1
 800ab68:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ab6a:	f7ff ff9d 	bl	800aaa8 <UART_CheckIdleState>
}
 800ab6e:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800ab70:	0020      	movs	r0, r4
 800ab72:	f7ff fdb1 	bl	800a6d8 <UART_AdvFeatureConfig>
 800ab76:	e7ea      	b.n	800ab4e <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 800ab78:	2001      	movs	r0, #1
 800ab7a:	e7f8      	b.n	800ab6e <HAL_UART_Init+0x4e>
    huart->Lock = HAL_UNLOCKED;
 800ab7c:	2284      	movs	r2, #132	; 0x84
 800ab7e:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 800ab80:	f7fc fb48 	bl	8007214 <HAL_UART_MspInit>
 800ab84:	e7d3      	b.n	800ab2e <HAL_UART_Init+0xe>
 800ab86:	46c0      	nop			; (mov r8, r8)
 800ab88:	ffffb7ff 	.word	0xffffb7ff

0800ab8c <UART_Start_Receive_DMA>:
{
 800ab8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8e:	0013      	movs	r3, r2
  huart->RxXferSize = Size;
 800ab90:	225c      	movs	r2, #92	; 0x5c
  huart->pRxBuffPtr = pData;
 800ab92:	6581      	str	r1, [r0, #88]	; 0x58
{
 800ab94:	000d      	movs	r5, r1
  huart->RxXferSize = Size;
 800ab96:	5283      	strh	r3, [r0, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab98:	2122      	movs	r1, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab9a:	2790      	movs	r7, #144	; 0x90
 800ab9c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab9e:	268c      	movs	r6, #140	; 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aba0:	51c2      	str	r2, [r0, r7]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aba2:	5181      	str	r1, [r0, r6]
  if (huart->hdmarx != NULL)
 800aba4:	315e      	adds	r1, #94	; 0x5e
{
 800aba6:	0004      	movs	r4, r0
  if (huart->hdmarx != NULL)
 800aba8:	5840      	ldr	r0, [r0, r1]
 800abaa:	2800      	cmp	r0, #0
 800abac:	d00d      	beq.n	800abca <UART_Start_Receive_DMA+0x3e>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800abae:	491e      	ldr	r1, [pc, #120]	; (800ac28 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 800abb0:	6382      	str	r2, [r0, #56]	; 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800abb2:	62c1      	str	r1, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800abb4:	491d      	ldr	r1, [pc, #116]	; (800ac2c <UART_Start_Receive_DMA+0xa0>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800abb6:	002a      	movs	r2, r5
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800abb8:	6301      	str	r1, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800abba:	491d      	ldr	r1, [pc, #116]	; (800ac30 <UART_Start_Receive_DMA+0xa4>)
 800abbc:	6341      	str	r1, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800abbe:	6821      	ldr	r1, [r4, #0]
 800abc0:	3124      	adds	r1, #36	; 0x24
 800abc2:	f7fd f9df 	bl	8007f84 <HAL_DMA_Start_IT>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d127      	bne.n	800ac1a <UART_Start_Receive_DMA+0x8e>
  if (huart->Init.Parity != UART_PARITY_NONE)
 800abca:	6923      	ldr	r3, [r4, #16]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d117      	bne.n	800ac00 <UART_Start_Receive_DMA+0x74>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abd0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abd4:	2301      	movs	r3, #1
 800abd6:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abda:	6821      	ldr	r1, [r4, #0]
 800abdc:	688a      	ldr	r2, [r1, #8]
 800abde:	431a      	orrs	r2, r3
 800abe0:	608a      	str	r2, [r1, #8]
 800abe2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abe6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abea:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abee:	2040      	movs	r0, #64	; 0x40
 800abf0:	6822      	ldr	r2, [r4, #0]
 800abf2:	6893      	ldr	r3, [r2, #8]
 800abf4:	4303      	orrs	r3, r0
 800abf6:	6093      	str	r3, [r2, #8]
 800abf8:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 800abfc:	2000      	movs	r0, #0
}
 800abfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac00:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac04:	2301      	movs	r3, #1
 800ac06:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac0a:	6822      	ldr	r2, [r4, #0]
 800ac0c:	33ff      	adds	r3, #255	; 0xff
 800ac0e:	6810      	ldr	r0, [r2, #0]
 800ac10:	4303      	orrs	r3, r0
 800ac12:	6013      	str	r3, [r2, #0]
 800ac14:	f381 8810 	msr	PRIMASK, r1
}
 800ac18:	e7da      	b.n	800abd0 <UART_Start_Receive_DMA+0x44>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ac1a:	2310      	movs	r3, #16
 800ac1c:	51e3      	str	r3, [r4, r7]
      huart->RxState = HAL_UART_STATE_READY;
 800ac1e:	3310      	adds	r3, #16
      return HAL_ERROR;
 800ac20:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800ac22:	51a3      	str	r3, [r4, r6]
      return HAL_ERROR;
 800ac24:	e7eb      	b.n	800abfe <UART_Start_Receive_DMA+0x72>
 800ac26:	46c0      	nop			; (mov r8, r8)
 800ac28:	0800a4b5 	.word	0x0800a4b5
 800ac2c:	0800a495 	.word	0x0800a495
 800ac30:	0800a095 	.word	0x0800a095

0800ac34 <HAL_UART_Receive_DMA>:
{
 800ac34:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac36:	208c      	movs	r0, #140	; 0x8c
 800ac38:	5818      	ldr	r0, [r3, r0]
{
 800ac3a:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac3c:	2820      	cmp	r0, #32
 800ac3e:	d127      	bne.n	800ac90 <HAL_UART_Receive_DMA+0x5c>
    if ((pData == NULL) || (Size == 0U))
 800ac40:	2900      	cmp	r1, #0
 800ac42:	d023      	beq.n	800ac8c <HAL_UART_Receive_DMA+0x58>
 800ac44:	2a00      	cmp	r2, #0
 800ac46:	d021      	beq.n	800ac8c <HAL_UART_Receive_DMA+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac48:	2080      	movs	r0, #128	; 0x80
 800ac4a:	689c      	ldr	r4, [r3, #8]
 800ac4c:	0140      	lsls	r0, r0, #5
 800ac4e:	4284      	cmp	r4, r0
 800ac50:	d105      	bne.n	800ac5e <HAL_UART_Receive_DMA+0x2a>
 800ac52:	6918      	ldr	r0, [r3, #16]
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d102      	bne.n	800ac5e <HAL_UART_Receive_DMA+0x2a>
      return HAL_ERROR;
 800ac58:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 800ac5a:	07cc      	lsls	r4, r1, #31
 800ac5c:	d417      	bmi.n	800ac8e <HAL_UART_Receive_DMA+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac5e:	2000      	movs	r0, #0
 800ac60:	66d8      	str	r0, [r3, #108]	; 0x6c
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac62:	6818      	ldr	r0, [r3, #0]
 800ac64:	6840      	ldr	r0, [r0, #4]
 800ac66:	0200      	lsls	r0, r0, #8
 800ac68:	d50c      	bpl.n	800ac84 <HAL_UART_Receive_DMA+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac6a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac6e:	2001      	movs	r0, #1
 800ac70:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac74:	2080      	movs	r0, #128	; 0x80
 800ac76:	681c      	ldr	r4, [r3, #0]
 800ac78:	04c0      	lsls	r0, r0, #19
 800ac7a:	6825      	ldr	r5, [r4, #0]
 800ac7c:	4328      	orrs	r0, r5
 800ac7e:	6020      	str	r0, [r4, #0]
 800ac80:	f38c 8810 	msr	PRIMASK, ip
    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ac84:	0018      	movs	r0, r3
 800ac86:	f7ff ff81 	bl	800ab8c <UART_Start_Receive_DMA>
 800ac8a:	e000      	b.n	800ac8e <HAL_UART_Receive_DMA+0x5a>
      return HAL_ERROR;
 800ac8c:	2001      	movs	r0, #1
}
 800ac8e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800ac90:	2002      	movs	r0, #2
 800ac92:	e7fc      	b.n	800ac8e <HAL_UART_Receive_DMA+0x5a>

0800ac94 <UARTEx_SetNbDataToProcess.part.0>:
  * @note The RX FIFO depth and the TX FIFO depth is extracted from
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 800ac94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac96:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac98:	4f0b      	ldr	r7, [pc, #44]	; (800acc8 <UARTEx_SetNbDataToProcess.part.0+0x34>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac9a:	689c      	ldr	r4, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac9c:	689b      	ldr	r3, [r3, #8]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 800ac9e:	0005      	movs	r5, r0
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aca0:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aca2:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aca4:	4e09      	ldr	r6, [pc, #36]	; (800accc <UARTEx_SetNbDataToProcess.part.0+0x38>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aca6:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aca8:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acaa:	f7f5 fad3 	bl	8000254 <__divsi3>
 800acae:	236a      	movs	r3, #106	; 0x6a
 800acb0:	52e8      	strh	r0, [r5, r3]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800acb2:	0123      	lsls	r3, r4, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800acb4:	0f5b      	lsrs	r3, r3, #29
 800acb6:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 800acb8:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800acba:	00c0      	lsls	r0, r0, #3
 800acbc:	f7f5 faca 	bl	8000254 <__divsi3>
 800acc0:	2368      	movs	r3, #104	; 0x68
 800acc2:	52e8      	strh	r0, [r5, r3]
  }
}
 800acc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acc6:	46c0      	nop			; (mov r8, r8)
 800acc8:	08013538 	.word	0x08013538
 800accc:	08013530 	.word	0x08013530

0800acd0 <HAL_UARTEx_WakeupCallback>:
}
 800acd0:	4770      	bx	lr
 800acd2:	46c0      	nop			; (mov r8, r8)

0800acd4 <HAL_UARTEx_RxFifoFullCallback>:
 800acd4:	4770      	bx	lr
 800acd6:	46c0      	nop			; (mov r8, r8)

0800acd8 <HAL_UARTEx_TxFifoEmptyCallback>:
 800acd8:	4770      	bx	lr
 800acda:	46c0      	nop			; (mov r8, r8)

0800acdc <HAL_UARTEx_DisableFifoMode>:
{
 800acdc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800acde:	2484      	movs	r4, #132	; 0x84
 800ace0:	5d03      	ldrb	r3, [r0, r4]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d012      	beq.n	800ad0c <HAL_UARTEx_DisableFifoMode+0x30>
  huart->gState = HAL_UART_STATE_BUSY;
 800ace6:	2588      	movs	r5, #136	; 0x88
 800ace8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800acea:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800acec:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acee:	6803      	ldr	r3, [r0, #0]
 800acf0:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800acf2:	6819      	ldr	r1, [r3, #0]
 800acf4:	43b1      	bics	r1, r6
 800acf6:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800acf8:	4905      	ldr	r1, [pc, #20]	; (800ad10 <HAL_UARTEx_DisableFifoMode+0x34>)
 800acfa:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800acfc:	2100      	movs	r1, #0
 800acfe:	6641      	str	r1, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad00:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800ad02:	2320      	movs	r3, #32
 800ad04:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 800ad06:	5501      	strb	r1, [r0, r4]
  return HAL_OK;
 800ad08:	2000      	movs	r0, #0
}
 800ad0a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 800ad0c:	2002      	movs	r0, #2
 800ad0e:	e7fc      	b.n	800ad0a <HAL_UARTEx_DisableFifoMode+0x2e>
 800ad10:	dfffffff 	.word	0xdfffffff

0800ad14 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 800ad14:	2384      	movs	r3, #132	; 0x84
{
 800ad16:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800ad18:	5cc3      	ldrb	r3, [r0, r3]
{
 800ad1a:	0004      	movs	r4, r0
 800ad1c:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d01e      	beq.n	800ad60 <HAL_UARTEx_SetTxFifoThreshold+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800ad22:	2388      	movs	r3, #136	; 0x88
 800ad24:	2124      	movs	r1, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad26:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ad28:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad2a:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	3923      	subs	r1, #35	; 0x23
 800ad30:	438b      	bics	r3, r1
 800ad32:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad34:	68ab      	ldr	r3, [r5, #8]
 800ad36:	00db      	lsls	r3, r3, #3
 800ad38:	08d9      	lsrs	r1, r3, #3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad3a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad3c:	4311      	orrs	r1, r2
 800ad3e:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d00a      	beq.n	800ad5a <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800ad44:	f7ff ffa6 	bl	800ac94 <UARTEx_SetNbDataToProcess.part.0>
  huart->gState = HAL_UART_STATE_READY;
 800ad48:	2388      	movs	r3, #136	; 0x88
 800ad4a:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad4c:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800ad4e:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 800ad50:	2200      	movs	r2, #0
  return HAL_OK;
 800ad52:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800ad54:	3b04      	subs	r3, #4
 800ad56:	54e2      	strb	r2, [r4, r3]
}
 800ad58:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800ad5a:	4b02      	ldr	r3, [pc, #8]	; (800ad64 <HAL_UARTEx_SetTxFifoThreshold+0x50>)
 800ad5c:	6683      	str	r3, [r0, #104]	; 0x68
 800ad5e:	e7f3      	b.n	800ad48 <HAL_UARTEx_SetTxFifoThreshold+0x34>
  __HAL_LOCK(huart);
 800ad60:	2002      	movs	r0, #2
 800ad62:	e7f9      	b.n	800ad58 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 800ad64:	00010001 	.word	0x00010001

0800ad68 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800ad68:	2384      	movs	r3, #132	; 0x84
{
 800ad6a:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800ad6c:	5cc3      	ldrb	r3, [r0, r3]
{
 800ad6e:	0004      	movs	r4, r0
 800ad70:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d01e      	beq.n	800adb4 <HAL_UARTEx_SetRxFifoThreshold+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800ad76:	2388      	movs	r3, #136	; 0x88
 800ad78:	2124      	movs	r1, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad7a:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ad7c:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad7e:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800ad80:	682b      	ldr	r3, [r5, #0]
 800ad82:	3923      	subs	r1, #35	; 0x23
 800ad84:	438b      	bics	r3, r1
 800ad86:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad88:	68a9      	ldr	r1, [r5, #8]
 800ad8a:	4b0b      	ldr	r3, [pc, #44]	; (800adb8 <HAL_UARTEx_SetRxFifoThreshold+0x50>)
 800ad8c:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad8e:	6e43      	ldr	r3, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad90:	4311      	orrs	r1, r2
 800ad92:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00a      	beq.n	800adae <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800ad98:	f7ff ff7c 	bl	800ac94 <UARTEx_SetNbDataToProcess.part.0>
  huart->gState = HAL_UART_STATE_READY;
 800ad9c:	2388      	movs	r3, #136	; 0x88
 800ad9e:	2220      	movs	r2, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ada0:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 800ada2:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 800ada4:	2200      	movs	r2, #0
  return HAL_OK;
 800ada6:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800ada8:	3b04      	subs	r3, #4
 800adaa:	54e2      	strb	r2, [r4, r3]
}
 800adac:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800adae:	4b03      	ldr	r3, [pc, #12]	; (800adbc <HAL_UARTEx_SetRxFifoThreshold+0x54>)
 800adb0:	6683      	str	r3, [r0, #104]	; 0x68
 800adb2:	e7f3      	b.n	800ad9c <HAL_UARTEx_SetRxFifoThreshold+0x34>
  __HAL_LOCK(huart);
 800adb4:	2002      	movs	r0, #2
 800adb6:	e7f9      	b.n	800adac <HAL_UARTEx_SetRxFifoThreshold+0x44>
 800adb8:	f1ffffff 	.word	0xf1ffffff
 800adbc:	00010001 	.word	0x00010001

0800adc0 <SysTick_Handler>:
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
  /* Clear overflow flag */
  SysTick->CTRL;
 800adc0:	4b04      	ldr	r3, [pc, #16]	; (800add4 <SysTick_Handler+0x14>)
void SysTick_Handler (void) {
 800adc2:	b510      	push	{r4, lr}
  SysTick->CTRL;
 800adc4:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800adc6:	f001 f8a7 	bl	800bf18 <xTaskGetSchedulerState>
 800adca:	2801      	cmp	r0, #1
 800adcc:	d001      	beq.n	800add2 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
 800adce:	f001 fb81 	bl	800c4d4 <xPortSysTickHandler>
  }
}
 800add2:	bd10      	pop	{r4, pc}
 800add4:	e000e010 	.word	0xe000e010

0800add8 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800addc:	2b00      	cmp	r3, #0
 800adde:	d106      	bne.n	800adee <osKernelInitialize+0x16>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800ade0:	4b06      	ldr	r3, [pc, #24]	; (800adfc <osKernelInitialize+0x24>)
 800ade2:	6818      	ldr	r0, [r3, #0]
 800ade4:	2800      	cmp	r0, #0
 800ade6:	d105      	bne.n	800adf4 <osKernelInitialize+0x1c>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ade8:	2201      	movs	r2, #1
 800adea:	601a      	str	r2, [r3, #0]
      stat = osError;
    }
  }

  return (stat);
}
 800adec:	4770      	bx	lr
    stat = osErrorISR;
 800adee:	2006      	movs	r0, #6
 800adf0:	4240      	negs	r0, r0
 800adf2:	e7fb      	b.n	800adec <osKernelInitialize+0x14>
      stat = osError;
 800adf4:	2001      	movs	r0, #1
 800adf6:	4240      	negs	r0, r0
  return (stat);
 800adf8:	e7f8      	b.n	800adec <osKernelInitialize+0x14>
 800adfa:	46c0      	nop			; (mov r8, r8)
 800adfc:	20004dd4 	.word	0x20004dd4

0800ae00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae00:	b510      	push	{r4, lr}
 800ae02:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d111      	bne.n	800ae2e <osKernelStart+0x2e>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800ae0a:	4a0a      	ldr	r2, [pc, #40]	; (800ae34 <osKernelStart+0x34>)
 800ae0c:	6813      	ldr	r3, [r2, #0]
 800ae0e:	2b01      	cmp	r3, #1
 800ae10:	d10a      	bne.n	800ae28 <osKernelStart+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ae12:	4909      	ldr	r1, [pc, #36]	; (800ae38 <osKernelStart+0x38>)
 800ae14:	69cb      	ldr	r3, [r1, #28]
 800ae16:	021b      	lsls	r3, r3, #8
 800ae18:	0a1b      	lsrs	r3, r3, #8
 800ae1a:	61cb      	str	r3, [r1, #28]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	6013      	str	r3, [r2, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae20:	f000 fdc6 	bl	800b9b0 <vTaskStartScheduler>
      stat = osOK;
 800ae24:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 800ae26:	bd10      	pop	{r4, pc}
      stat = osError;
 800ae28:	2001      	movs	r0, #1
 800ae2a:	4240      	negs	r0, r0
  return (stat);
 800ae2c:	e7fb      	b.n	800ae26 <osKernelStart+0x26>
    stat = osErrorISR;
 800ae2e:	2006      	movs	r0, #6
 800ae30:	4240      	negs	r0, r0
 800ae32:	e7f8      	b.n	800ae26 <osKernelStart+0x26>
 800ae34:	20004dd4 	.word	0x20004dd4
 800ae38:	e000ed00 	.word	0xe000ed00

0800ae3c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae3e:	0014      	movs	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae40:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae42:	b087      	sub	sp, #28
 800ae44:	0005      	movs	r5, r0
  hTask = NULL;
 800ae46:	9205      	str	r2, [sp, #20]
 800ae48:	f3ef 8205 	mrs	r2, IPSR
  return(result);
 800ae4c:	2000      	movs	r0, #0

  if (!IS_IRQ() && (func != NULL)) {
 800ae4e:	2a00      	cmp	r2, #0
 800ae50:	d124      	bne.n	800ae9c <osThreadNew+0x60>
 800ae52:	2d00      	cmp	r5, #0
 800ae54:	d022      	beq.n	800ae9c <osThreadNew+0x60>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 800ae56:	2c00      	cmp	r4, #0
 800ae58:	d028      	beq.n	800aeac <osThreadNew+0x70>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800ae5a:	69a3      	ldr	r3, [r4, #24]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d11f      	bne.n	800aea0 <osThreadNew+0x64>
 800ae60:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ae62:	6862      	ldr	r2, [r4, #4]
 800ae64:	07d2      	lsls	r2, r2, #31
 800ae66:	d41f      	bmi.n	800aea8 <osThreadNew+0x6c>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 800ae68:	6966      	ldr	r6, [r4, #20]
    stack = configMINIMAL_STACK_SIZE;
 800ae6a:	2280      	movs	r2, #128	; 0x80
      if (attr->stack_size > 0U) {
 800ae6c:	2e00      	cmp	r6, #0
 800ae6e:	d000      	beq.n	800ae72 <osThreadNew+0x36>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ae70:	08b2      	lsrs	r2, r6, #2
      if (attr->name != NULL) {
 800ae72:	6820      	ldr	r0, [r4, #0]
 800ae74:	4684      	mov	ip, r0
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ae76:	68a0      	ldr	r0, [r4, #8]
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	d027      	beq.n	800aecc <osThreadNew+0x90>
 800ae7c:	68e7      	ldr	r7, [r4, #12]
 800ae7e:	2fa7      	cmp	r7, #167	; 0xa7
 800ae80:	d912      	bls.n	800aea8 <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ae82:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ae84:	2c00      	cmp	r4, #0
 800ae86:	d00f      	beq.n	800aea8 <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ae88:	2e00      	cmp	r6, #0
 800ae8a:	d00d      	beq.n	800aea8 <osThreadNew+0x6c>
      mem = 0;
    }

    if (mem == 1) {
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ae8c:	9002      	str	r0, [sp, #8]
 800ae8e:	9300      	str	r3, [sp, #0]
 800ae90:	0028      	movs	r0, r5
 800ae92:	000b      	movs	r3, r1
 800ae94:	9401      	str	r4, [sp, #4]
 800ae96:	4661      	mov	r1, ip
 800ae98:	f000 fd2e 	bl	800b8f8 <xTaskCreateStatic>
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 800ae9c:	b007      	add	sp, #28
 800ae9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aea0:	1e5a      	subs	r2, r3, #1
 800aea2:	2a37      	cmp	r2, #55	; 0x37
 800aea4:	d9dd      	bls.n	800ae62 <osThreadNew+0x26>
 800aea6:	e7f9      	b.n	800ae9c <osThreadNew+0x60>
        return (NULL);
 800aea8:	2000      	movs	r0, #0
 800aeaa:	e7f7      	b.n	800ae9c <osThreadNew+0x60>
 800aeac:	2280      	movs	r2, #128	; 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 800aeae:	2318      	movs	r3, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800aeb0:	a805      	add	r0, sp, #20
 800aeb2:	9001      	str	r0, [sp, #4]
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	0028      	movs	r0, r5
 800aeb8:	000b      	movs	r3, r1
 800aeba:	0021      	movs	r1, r4
 800aebc:	f000 fd44 	bl	800b948 <xTaskCreate>
 800aec0:	0003      	movs	r3, r0
 800aec2:	2000      	movs	r0, #0
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d1e9      	bne.n	800ae9c <osThreadNew+0x60>
  return ((osThreadId_t)hTask);
 800aec8:	9805      	ldr	r0, [sp, #20]
 800aeca:	e7e7      	b.n	800ae9c <osThreadNew+0x60>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800aecc:	68e6      	ldr	r6, [r4, #12]
 800aece:	2e00      	cmp	r6, #0
 800aed0:	d1e4      	bne.n	800ae9c <osThreadNew+0x60>
 800aed2:	6924      	ldr	r4, [r4, #16]
 800aed4:	2c00      	cmp	r4, #0
 800aed6:	d1e1      	bne.n	800ae9c <osThreadNew+0x60>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800aed8:	4664      	mov	r4, ip
 800aeda:	b292      	uxth	r2, r2
 800aedc:	e7e8      	b.n	800aeb0 <osThreadNew+0x74>
 800aede:	46c0      	nop			; (mov r8, r8)

0800aee0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800aee0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aee2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d107      	bne.n	800aefa <osDelay+0x1a>
    stat = osErrorISR;
  }
  else {
    stat = osOK;
 800aeea:	2400      	movs	r4, #0

    if (ticks != 0U) {
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d101      	bne.n	800aef4 <osDelay+0x14>
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800aef0:	0020      	movs	r0, r4
 800aef2:	bd10      	pop	{r4, pc}
      vTaskDelay(ticks);
 800aef4:	f000 ff00 	bl	800bcf8 <vTaskDelay>
 800aef8:	e7fa      	b.n	800aef0 <osDelay+0x10>
    stat = osErrorISR;
 800aefa:	2406      	movs	r4, #6
 800aefc:	4264      	negs	r4, r4
 800aefe:	e7f7      	b.n	800aef0 <osDelay+0x10>

0800af00 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800af00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af02:	0014      	movs	r4, r2
 800af04:	b083      	sub	sp, #12
 800af06:	f3ef 8505 	mrs	r5, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800af0a:	2d00      	cmp	r5, #0
 800af0c:	d113      	bne.n	800af36 <osMessageQueueNew+0x36>
 800af0e:	2800      	cmp	r0, #0
 800af10:	d011      	beq.n	800af36 <osMessageQueueNew+0x36>
 800af12:	2900      	cmp	r1, #0
 800af14:	d00f      	beq.n	800af36 <osMessageQueueNew+0x36>
    mem = -1;

    if (attr != NULL) {
 800af16:	2a00      	cmp	r2, #0
 800af18:	d021      	beq.n	800af5e <osMessageQueueNew+0x5e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af1a:	6893      	ldr	r3, [r2, #8]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00e      	beq.n	800af3e <osMessageQueueNew+0x3e>
 800af20:	68d2      	ldr	r2, [r2, #12]
 800af22:	2a4f      	cmp	r2, #79	; 0x4f
 800af24:	d907      	bls.n	800af36 <osMessageQueueNew+0x36>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af26:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800af28:	2a00      	cmp	r2, #0
 800af2a:	d004      	beq.n	800af36 <osMessageQueueNew+0x36>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800af2c:	000e      	movs	r6, r1
 800af2e:	4346      	muls	r6, r0
 800af30:	6967      	ldr	r7, [r4, #20]
 800af32:	42b7      	cmp	r7, r6
 800af34:	d21d      	bcs.n	800af72 <osMessageQueueNew+0x72>
  hQueue = NULL;
 800af36:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800af38:	0028      	movs	r0, r5
 800af3a:	b003      	add	sp, #12
 800af3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800af3e:	68d3      	ldr	r3, [r2, #12]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d1f8      	bne.n	800af36 <osMessageQueueNew+0x36>
 800af44:	6913      	ldr	r3, [r2, #16]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d1f5      	bne.n	800af36 <osMessageQueueNew+0x36>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800af4a:	6953      	ldr	r3, [r2, #20]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d1f2      	bne.n	800af36 <osMessageQueueNew+0x36>
          hQueue = xQueueCreate (msg_count, msg_size);
 800af50:	2200      	movs	r2, #0
 800af52:	f000 f99b 	bl	800b28c <xQueueGenericCreate>
 800af56:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800af58:	d0ed      	beq.n	800af36 <osMessageQueueNew+0x36>
        name = attr->name;
 800af5a:	6824      	ldr	r4, [r4, #0]
 800af5c:	e004      	b.n	800af68 <osMessageQueueNew+0x68>
          hQueue = xQueueCreate (msg_count, msg_size);
 800af5e:	2200      	movs	r2, #0
 800af60:	f000 f994 	bl	800b28c <xQueueGenericCreate>
 800af64:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800af66:	d0e6      	beq.n	800af36 <osMessageQueueNew+0x36>
      vQueueAddToRegistry (hQueue, name);
 800af68:	0021      	movs	r1, r4
 800af6a:	0028      	movs	r0, r5
 800af6c:	f000 fb28 	bl	800b5c0 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 800af70:	e7e2      	b.n	800af38 <osMessageQueueNew+0x38>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800af72:	9500      	str	r5, [sp, #0]
 800af74:	f000 f954 	bl	800b220 <xQueueGenericCreateStatic>
 800af78:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800af7a:	d0dc      	beq.n	800af36 <osMessageQueueNew+0x36>
        name = attr->name;
 800af7c:	6824      	ldr	r4, [r4, #0]
 800af7e:	e7f3      	b.n	800af68 <osMessageQueueNew+0x68>

0800af80 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af80:	4b03      	ldr	r3, [pc, #12]	; (800af90 <vApplicationGetIdleTaskMemory+0x10>)
 800af82:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af84:	4b03      	ldr	r3, [pc, #12]	; (800af94 <vApplicationGetIdleTaskMemory+0x14>)
 800af86:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af88:	2380      	movs	r3, #128	; 0x80
 800af8a:	6013      	str	r3, [r2, #0]
}
 800af8c:	4770      	bx	lr
 800af8e:	46c0      	nop			; (mov r8, r8)
 800af90:	20004d2c 	.word	0x20004d2c
 800af94:	20004b2c 	.word	0x20004b2c

0800af98 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af98:	4b03      	ldr	r3, [pc, #12]	; (800afa8 <vApplicationGetTimerTaskMemory+0x10>)
 800af9a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af9c:	4b03      	ldr	r3, [pc, #12]	; (800afac <vApplicationGetTimerTaskMemory+0x14>)
 800af9e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800afa0:	2380      	movs	r3, #128	; 0x80
 800afa2:	005b      	lsls	r3, r3, #1
 800afa4:	6013      	str	r3, [r2, #0]
}
 800afa6:	4770      	bx	lr
 800afa8:	200051d8 	.word	0x200051d8
 800afac:	20004dd8 	.word	0x20004dd8

0800afb0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afb0:	0003      	movs	r3, r0
 800afb2:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afb4:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afb6:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afb8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afba:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afbc:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afbe:	4252      	negs	r2, r2
 800afc0:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afc2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afc4:	4770      	bx	lr
 800afc6:	46c0      	nop			; (mov r8, r8)

0800afc8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afc8:	2300      	movs	r3, #0
 800afca:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afcc:	4770      	bx	lr
 800afce:	46c0      	nop			; (mov r8, r8)

0800afd0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800afd0:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800afd2:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800afd4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800afd6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800afd8:	689a      	ldr	r2, [r3, #8]
 800afda:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800afdc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800afde:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 800afe0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800afe2:	3301      	adds	r3, #1
 800afe4:	6003      	str	r3, [r0, #0]
}
 800afe6:	4770      	bx	lr

0800afe8 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800afe8:	0003      	movs	r3, r0
{
 800afea:	b530      	push	{r4, r5, lr}
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800afec:	680d      	ldr	r5, [r1, #0]
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800afee:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 800aff0:	1c6a      	adds	r2, r5, #1
 800aff2:	d00d      	beq.n	800b010 <vListInsert+0x28>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aff4:	001c      	movs	r4, r3
 800aff6:	685b      	ldr	r3, [r3, #4]
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	42aa      	cmp	r2, r5
 800affc:	d9fa      	bls.n	800aff4 <vListInsert+0xc>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800affe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b000:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800b002:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
 800b004:	608c      	str	r4, [r1, #8]
	( pxList->uxNumberOfItems )++;
 800b006:	3301      	adds	r3, #1
	pxIterator->pxNext = pxNewListItem;
 800b008:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 800b00a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800b00c:	6003      	str	r3, [r0, #0]
}
 800b00e:	bd30      	pop	{r4, r5, pc}
		pxIterator = pxList->xListEnd.pxPrevious;
 800b010:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800b012:	6863      	ldr	r3, [r4, #4]
 800b014:	e7f3      	b.n	800affe <vListInsert+0x16>
 800b016:	46c0      	nop			; (mov r8, r8)

0800b018 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b018:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b01a:	6841      	ldr	r1, [r0, #4]
 800b01c:	6882      	ldr	r2, [r0, #8]
 800b01e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b020:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b022:	6859      	ldr	r1, [r3, #4]
 800b024:	4281      	cmp	r1, r0
 800b026:	d006      	beq.n	800b036 <uxListRemove+0x1e>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b028:	2200      	movs	r2, #0
 800b02a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	3a01      	subs	r2, #1
 800b030:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b032:	6818      	ldr	r0, [r3, #0]
}
 800b034:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b036:	605a      	str	r2, [r3, #4]
 800b038:	e7f6      	b.n	800b028 <uxListRemove+0x10>
 800b03a:	46c0      	nop			; (mov r8, r8)

0800b03c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b03c:	b570      	push	{r4, r5, r6, lr}
 800b03e:	0016      	movs	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b040:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 800b042:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b044:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b046:	2a00      	cmp	r2, #0
 800b048:	d106      	bne.n	800b058 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b04a:	6806      	ldr	r6, [r0, #0]
 800b04c:	2e00      	cmp	r6, #0
 800b04e:	d028      	beq.n	800b0a2 <prvCopyDataToQueue+0x66>
 800b050:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 800b052:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b054:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 800b056:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800b058:	2e00      	cmp	r6, #0
 800b05a:	d10e      	bne.n	800b07a <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b05c:	6840      	ldr	r0, [r0, #4]
 800b05e:	f003 fcc3 	bl	800e9e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b062:	6863      	ldr	r3, [r4, #4]
 800b064:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b066:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b068:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b06a:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d3ef      	bcc.n	800b050 <prvCopyDataToQueue+0x14>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b070:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 800b072:	2000      	movs	r0, #0
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b074:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b076:	3501      	adds	r5, #1
 800b078:	e7ec      	b.n	800b054 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b07a:	68c0      	ldr	r0, [r0, #12]
 800b07c:	f003 fcb4 	bl	800e9e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b080:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b082:	68e3      	ldr	r3, [r4, #12]
 800b084:	4251      	negs	r1, r2
 800b086:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b088:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b08a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d202      	bcs.n	800b096 <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b090:	68a3      	ldr	r3, [r4, #8]
 800b092:	185b      	adds	r3, r3, r1
 800b094:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800b096:	2e02      	cmp	r6, #2
 800b098:	d1da      	bne.n	800b050 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b09a:	2d00      	cmp	r5, #0
 800b09c:	d1d9      	bne.n	800b052 <prvCopyDataToQueue+0x16>
 800b09e:	3501      	adds	r5, #1
 800b0a0:	e7d7      	b.n	800b052 <prvCopyDataToQueue+0x16>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b0a2:	6880      	ldr	r0, [r0, #8]
 800b0a4:	f000 ff48 	bl	800bf38 <xTaskPriorityDisinherit>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0a8:	3501      	adds	r5, #1
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b0aa:	60a6      	str	r6, [r4, #8]
 800b0ac:	e7d2      	b.n	800b054 <prvCopyDataToQueue+0x18>
 800b0ae:	46c0      	nop			; (mov r8, r8)

0800b0b0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b0b0:	b570      	push	{r4, r5, r6, lr}
 800b0b2:	0005      	movs	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b0b4:	f001 f9c4 	bl	800c440 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b0b8:	2345      	movs	r3, #69	; 0x45
 800b0ba:	5cec      	ldrb	r4, [r5, r3]
 800b0bc:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0be:	2c00      	cmp	r4, #0
 800b0c0:	dd16      	ble.n	800b0f0 <prvUnlockQueue+0x40>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0c2:	002e      	movs	r6, r5
 800b0c4:	3624      	adds	r6, #36	; 0x24
 800b0c6:	e004      	b.n	800b0d2 <prvUnlockQueue+0x22>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b0c8:	3c01      	subs	r4, #1
 800b0ca:	b2e2      	uxtb	r2, r4
 800b0cc:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0ce:	2a00      	cmp	r2, #0
 800b0d0:	d00e      	beq.n	800b0f0 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d00b      	beq.n	800b0f0 <prvUnlockQueue+0x40>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0d8:	0030      	movs	r0, r6
 800b0da:	f000 fe91 	bl	800be00 <xTaskRemoveFromEventList>
 800b0de:	2800      	cmp	r0, #0
 800b0e0:	d0f2      	beq.n	800b0c8 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 800b0e2:	3c01      	subs	r4, #1
 800b0e4:	f000 ff12 	bl	800bf0c <vTaskMissedYield>
			--cTxLock;
 800b0e8:	b2e2      	uxtb	r2, r4
 800b0ea:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0ec:	2a00      	cmp	r2, #0
 800b0ee:	d1f0      	bne.n	800b0d2 <prvUnlockQueue+0x22>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b0f0:	2345      	movs	r3, #69	; 0x45
 800b0f2:	22ff      	movs	r2, #255	; 0xff
 800b0f4:	54ea      	strb	r2, [r5, r3]
	}
	taskEXIT_CRITICAL();
 800b0f6:	f001 f9af 	bl	800c458 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b0fa:	f001 f9a1 	bl	800c440 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b0fe:	2344      	movs	r3, #68	; 0x44
 800b100:	5cec      	ldrb	r4, [r5, r3]
 800b102:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b104:	2c00      	cmp	r4, #0
 800b106:	dd16      	ble.n	800b136 <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b108:	002e      	movs	r6, r5
 800b10a:	3610      	adds	r6, #16
 800b10c:	e004      	b.n	800b118 <prvUnlockQueue+0x68>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b10e:	3c01      	subs	r4, #1
 800b110:	b2e2      	uxtb	r2, r4
 800b112:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b114:	2a00      	cmp	r2, #0
 800b116:	d00e      	beq.n	800b136 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b118:	692b      	ldr	r3, [r5, #16]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d00b      	beq.n	800b136 <prvUnlockQueue+0x86>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b11e:	0030      	movs	r0, r6
 800b120:	f000 fe6e 	bl	800be00 <xTaskRemoveFromEventList>
 800b124:	2800      	cmp	r0, #0
 800b126:	d0f2      	beq.n	800b10e <prvUnlockQueue+0x5e>
					vTaskMissedYield();
 800b128:	3c01      	subs	r4, #1
 800b12a:	f000 feef 	bl	800bf0c <vTaskMissedYield>
				--cRxLock;
 800b12e:	b2e2      	uxtb	r2, r4
 800b130:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b132:	2a00      	cmp	r2, #0
 800b134:	d1f0      	bne.n	800b118 <prvUnlockQueue+0x68>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b136:	2344      	movs	r3, #68	; 0x44
 800b138:	22ff      	movs	r2, #255	; 0xff
 800b13a:	54ea      	strb	r2, [r5, r3]
	}
	taskEXIT_CRITICAL();
 800b13c:	f001 f98c 	bl	800c458 <vPortExitCritical>
}
 800b140:	bd70      	pop	{r4, r5, r6, pc}
 800b142:	46c0      	nop			; (mov r8, r8)

0800b144 <xQueueGenericCreate.part.0>:
	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
 800b144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b146:	0006      	movs	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b148:	0008      	movs	r0, r1
 800b14a:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b14c:	3050      	adds	r0, #80	; 0x50
	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
 800b14e:	000d      	movs	r5, r1
 800b150:	0017      	movs	r7, r2
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b152:	f001 fa3d 	bl	800c5d0 <pvPortMalloc>
 800b156:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 800b158:	d027      	beq.n	800b1aa <xQueueGenericCreate.part.0+0x66>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b15a:	2346      	movs	r3, #70	; 0x46
 800b15c:	2200      	movs	r2, #0
 800b15e:	54c2      	strb	r2, [r0, r3]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800b160:	0003      	movs	r3, r0
 800b162:	2d00      	cmp	r5, #0
 800b164:	d123      	bne.n	800b1ae <xQueueGenericCreate.part.0+0x6a>
 800b166:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800b168:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b16a:	6425      	str	r5, [r4, #64]	; 0x40
	taskENTER_CRITICAL();
 800b16c:	f001 f968 	bl	800c440 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b170:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b172:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b174:	6821      	ldr	r1, [r4, #0]
 800b176:	4353      	muls	r3, r2
 800b178:	18c8      	adds	r0, r1, r3
 800b17a:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b17c:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b17e:	1a9b      	subs	r3, r3, r2
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b180:	6061      	str	r1, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 800b182:	2244      	movs	r2, #68	; 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b184:	18c9      	adds	r1, r1, r3
		pxQueue->cRxLock = queueUNLOCKED;
 800b186:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b188:	63a0      	str	r0, [r4, #56]	; 0x38
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b18a:	0020      	movs	r0, r4
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b18c:	60e1      	str	r1, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b18e:	54a3      	strb	r3, [r4, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800b190:	3201      	adds	r2, #1
 800b192:	54a3      	strb	r3, [r4, r2]
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b194:	3010      	adds	r0, #16
 800b196:	f7ff ff0b 	bl	800afb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b19a:	0020      	movs	r0, r4
 800b19c:	3024      	adds	r0, #36	; 0x24
 800b19e:	f7ff ff07 	bl	800afb0 <vListInitialise>
	taskEXIT_CRITICAL();
 800b1a2:	f001 f959 	bl	800c458 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 800b1a6:	234c      	movs	r3, #76	; 0x4c
 800b1a8:	54e7      	strb	r7, [r4, r3]
	}
 800b1aa:	0020      	movs	r0, r4
 800b1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1ae:	3350      	adds	r3, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b1b0:	e7d9      	b.n	800b166 <xQueueGenericCreate.part.0+0x22>
 800b1b2:	46c0      	nop			; (mov r8, r8)

0800b1b4 <xQueueGenericReset>:
{
 800b1b4:	b570      	push	{r4, r5, r6, lr}
 800b1b6:	0004      	movs	r4, r0
 800b1b8:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	d01b      	beq.n	800b1f6 <xQueueGenericReset+0x42>
	taskENTER_CRITICAL();
 800b1be:	f001 f93f 	bl	800c440 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b1c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b1c6:	6822      	ldr	r2, [r4, #0]
 800b1c8:	434b      	muls	r3, r1
 800b1ca:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1cc:	1a5b      	subs	r3, r3, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1ce:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1d0:	18d2      	adds	r2, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1d2:	60a0      	str	r0, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1d4:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b1d6:	23ff      	movs	r3, #255	; 0xff
 800b1d8:	2244      	movs	r2, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1da:	2000      	movs	r0, #0
 800b1dc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800b1de:	54a3      	strb	r3, [r4, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800b1e0:	3201      	adds	r2, #1
 800b1e2:	54a3      	strb	r3, [r4, r2]
		if( xNewQueue == pdFALSE )
 800b1e4:	2d00      	cmp	r5, #0
 800b1e6:	d108      	bne.n	800b1fa <xQueueGenericReset+0x46>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1e8:	6923      	ldr	r3, [r4, #16]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d10e      	bne.n	800b20c <xQueueGenericReset+0x58>
	taskEXIT_CRITICAL();
 800b1ee:	f001 f933 	bl	800c458 <vPortExitCritical>
}
 800b1f2:	2001      	movs	r0, #1
 800b1f4:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxQueue );
 800b1f6:	b672      	cpsid	i
 800b1f8:	e7fe      	b.n	800b1f8 <xQueueGenericReset+0x44>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1fa:	0020      	movs	r0, r4
 800b1fc:	3010      	adds	r0, #16
 800b1fe:	f7ff fed7 	bl	800afb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b202:	0020      	movs	r0, r4
 800b204:	3024      	adds	r0, #36	; 0x24
 800b206:	f7ff fed3 	bl	800afb0 <vListInitialise>
 800b20a:	e7f0      	b.n	800b1ee <xQueueGenericReset+0x3a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b20c:	0020      	movs	r0, r4
 800b20e:	3010      	adds	r0, #16
 800b210:	f000 fdf6 	bl	800be00 <xTaskRemoveFromEventList>
 800b214:	2800      	cmp	r0, #0
 800b216:	d0ea      	beq.n	800b1ee <xQueueGenericReset+0x3a>
					queueYIELD_IF_USING_PREEMPTION();
 800b218:	f001 f906 	bl	800c428 <vPortYield>
 800b21c:	e7e7      	b.n	800b1ee <xQueueGenericReset+0x3a>
 800b21e:	46c0      	nop			; (mov r8, r8)

0800b220 <xQueueGenericCreateStatic>:
	{
 800b220:	b570      	push	{r4, r5, r6, lr}
 800b222:	b082      	sub	sp, #8
 800b224:	ac06      	add	r4, sp, #24
 800b226:	001d      	movs	r5, r3
 800b228:	7824      	ldrb	r4, [r4, #0]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b22a:	2800      	cmp	r0, #0
 800b22c:	d101      	bne.n	800b232 <xQueueGenericCreateStatic+0x12>
 800b22e:	b672      	cpsid	i
 800b230:	e7fe      	b.n	800b230 <xQueueGenericCreateStatic+0x10>
		configASSERT( pxStaticQueue != NULL );
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00a      	beq.n	800b24c <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b236:	2a00      	cmp	r2, #0
 800b238:	d00c      	beq.n	800b254 <xQueueGenericCreateStatic+0x34>
 800b23a:	2900      	cmp	r1, #0
 800b23c:	d008      	beq.n	800b250 <xQueueGenericCreateStatic+0x30>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b23e:	2350      	movs	r3, #80	; 0x50
 800b240:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b242:	9b01      	ldr	r3, [sp, #4]
 800b244:	2b50      	cmp	r3, #80	; 0x50
 800b246:	d00f      	beq.n	800b268 <xQueueGenericCreateStatic+0x48>
 800b248:	b672      	cpsid	i
 800b24a:	e7fe      	b.n	800b24a <xQueueGenericCreateStatic+0x2a>
		configASSERT( pxStaticQueue != NULL );
 800b24c:	b672      	cpsid	i
 800b24e:	e7fe      	b.n	800b24e <xQueueGenericCreateStatic+0x2e>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b250:	b672      	cpsid	i
 800b252:	e7fe      	b.n	800b252 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b254:	2900      	cmp	r1, #0
 800b256:	d117      	bne.n	800b288 <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b258:	2350      	movs	r3, #80	; 0x50
 800b25a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b25c:	9b01      	ldr	r3, [sp, #4]
 800b25e:	2b50      	cmp	r3, #80	; 0x50
 800b260:	d1f2      	bne.n	800b248 <xQueueGenericCreateStatic+0x28>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b262:	002a      	movs	r2, r5
 800b264:	9b01      	ldr	r3, [sp, #4]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800b266:	e000      	b.n	800b26a <xQueueGenericCreateStatic+0x4a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b268:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b26a:	2346      	movs	r3, #70	; 0x46
 800b26c:	2601      	movs	r6, #1
 800b26e:	54ee      	strb	r6, [r5, r3]
	pxNewQueue->uxLength = uxQueueLength;
 800b270:	63e8      	str	r0, [r5, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b272:	6429      	str	r1, [r5, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b274:	0028      	movs	r0, r5
 800b276:	2101      	movs	r1, #1
 800b278:	602a      	str	r2, [r5, #0]
 800b27a:	f7ff ff9b 	bl	800b1b4 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800b27e:	234c      	movs	r3, #76	; 0x4c
	}
 800b280:	0028      	movs	r0, r5
		pxNewQueue->ucQueueType = ucQueueType;
 800b282:	54ec      	strb	r4, [r5, r3]
	}
 800b284:	b002      	add	sp, #8
 800b286:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b288:	b672      	cpsid	i
 800b28a:	e7fe      	b.n	800b28a <xQueueGenericCreateStatic+0x6a>

0800b28c <xQueueGenericCreate>:
	{
 800b28c:	b510      	push	{r4, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b28e:	2800      	cmp	r0, #0
 800b290:	d101      	bne.n	800b296 <xQueueGenericCreate+0xa>
 800b292:	b672      	cpsid	i
 800b294:	e7fe      	b.n	800b294 <xQueueGenericCreate+0x8>
 800b296:	f7ff ff55 	bl	800b144 <xQueueGenericCreate.part.0>
	}
 800b29a:	bd10      	pop	{r4, pc}

0800b29c <xQueueGenericSend>:
{
 800b29c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b29e:	46ce      	mov	lr, r9
 800b2a0:	4647      	mov	r7, r8
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b085      	sub	sp, #20
 800b2a6:	0004      	movs	r4, r0
 800b2a8:	4689      	mov	r9, r1
 800b2aa:	001d      	movs	r5, r3
 800b2ac:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d04c      	beq.n	800b34c <xQueueGenericSend+0xb0>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b2b2:	2900      	cmp	r1, #0
 800b2b4:	d045      	beq.n	800b342 <xQueueGenericSend+0xa6>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b2b6:	2d02      	cmp	r5, #2
 800b2b8:	d104      	bne.n	800b2c4 <xQueueGenericSend+0x28>
 800b2ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	d001      	beq.n	800b2c4 <xQueueGenericSend+0x28>
 800b2c0:	b672      	cpsid	i
 800b2c2:	e7fe      	b.n	800b2c2 <xQueueGenericSend+0x26>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b2c4:	f000 fe28 	bl	800bf18 <xTaskGetSchedulerState>
 800b2c8:	1e06      	subs	r6, r0, #0
 800b2ca:	d041      	beq.n	800b350 <xQueueGenericSend+0xb4>
 800b2cc:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	2744      	movs	r7, #68	; 0x44
 800b2d2:	4698      	mov	r8, r3
		taskENTER_CRITICAL();
 800b2d4:	f001 f8b4 	bl	800c440 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b2d8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b2da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d352      	bcc.n	800b386 <xQueueGenericSend+0xea>
 800b2e0:	2d02      	cmp	r5, #2
 800b2e2:	d050      	beq.n	800b386 <xQueueGenericSend+0xea>
				if( xTicksToWait == ( TickType_t ) 0 )
 800b2e4:	9b01      	ldr	r3, [sp, #4]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d05f      	beq.n	800b3aa <xQueueGenericSend+0x10e>
				else if( xEntryTimeSet == pdFALSE )
 800b2ea:	2e00      	cmp	r6, #0
 800b2ec:	d047      	beq.n	800b37e <xQueueGenericSend+0xe2>
		taskEXIT_CRITICAL();
 800b2ee:	f001 f8b3 	bl	800c458 <vPortExitCritical>
		vTaskSuspendAll();
 800b2f2:	f000 fb9d 	bl	800ba30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b2f6:	f001 f8a3 	bl	800c440 <vPortEnterCritical>
 800b2fa:	5de3      	ldrb	r3, [r4, r7]
 800b2fc:	b25b      	sxtb	r3, r3
 800b2fe:	3301      	adds	r3, #1
 800b300:	d101      	bne.n	800b306 <xQueueGenericSend+0x6a>
 800b302:	4643      	mov	r3, r8
 800b304:	55e3      	strb	r3, [r4, r7]
 800b306:	2345      	movs	r3, #69	; 0x45
 800b308:	5ce2      	ldrb	r2, [r4, r3]
 800b30a:	b252      	sxtb	r2, r2
 800b30c:	3201      	adds	r2, #1
 800b30e:	d101      	bne.n	800b314 <xQueueGenericSend+0x78>
 800b310:	4642      	mov	r2, r8
 800b312:	54e2      	strb	r2, [r4, r3]
 800b314:	f001 f8a0 	bl	800c458 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b318:	a901      	add	r1, sp, #4
 800b31a:	a802      	add	r0, sp, #8
 800b31c:	f000 fdbc 	bl	800be98 <xTaskCheckForTimeOut>
 800b320:	2800      	cmp	r0, #0
 800b322:	d146      	bne.n	800b3b2 <xQueueGenericSend+0x116>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b324:	f001 f88c 	bl	800c440 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b328:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b32a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d014      	beq.n	800b35a <xQueueGenericSend+0xbe>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800b330:	f001 f892 	bl	800c458 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800b334:	0020      	movs	r0, r4
 800b336:	f7ff febb 	bl	800b0b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b33a:	f000 fcd1 	bl	800bce0 <xTaskResumeAll>
 800b33e:	2601      	movs	r6, #1
 800b340:	e7c8      	b.n	800b2d4 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b342:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800b344:	2b00      	cmp	r3, #0
 800b346:	d0b6      	beq.n	800b2b6 <xQueueGenericSend+0x1a>
 800b348:	b672      	cpsid	i
 800b34a:	e7fe      	b.n	800b34a <xQueueGenericSend+0xae>
	configASSERT( pxQueue );
 800b34c:	b672      	cpsid	i
 800b34e:	e7fe      	b.n	800b34e <xQueueGenericSend+0xb2>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b350:	9b01      	ldr	r3, [sp, #4]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d0bb      	beq.n	800b2ce <xQueueGenericSend+0x32>
 800b356:	b672      	cpsid	i
 800b358:	e7fe      	b.n	800b358 <xQueueGenericSend+0xbc>
	taskEXIT_CRITICAL();
 800b35a:	f001 f87d 	bl	800c458 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b35e:	0020      	movs	r0, r4
 800b360:	9901      	ldr	r1, [sp, #4]
 800b362:	3010      	adds	r0, #16
 800b364:	f000 fd22 	bl	800bdac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b368:	0020      	movs	r0, r4
 800b36a:	f7ff fea1 	bl	800b0b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b36e:	f000 fcb7 	bl	800bce0 <xTaskResumeAll>
 800b372:	2800      	cmp	r0, #0
 800b374:	d1e3      	bne.n	800b33e <xQueueGenericSend+0xa2>
					portYIELD_WITHIN_API();
 800b376:	f001 f857 	bl	800c428 <vPortYield>
 800b37a:	2601      	movs	r6, #1
 800b37c:	e7aa      	b.n	800b2d4 <xQueueGenericSend+0x38>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b37e:	a802      	add	r0, sp, #8
 800b380:	f000 fd7e 	bl	800be80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b384:	e7b3      	b.n	800b2ee <xQueueGenericSend+0x52>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b386:	002a      	movs	r2, r5
 800b388:	4649      	mov	r1, r9
 800b38a:	0020      	movs	r0, r4
 800b38c:	f7ff fe56 	bl	800b03c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b390:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b392:	2b00      	cmp	r3, #0
 800b394:	d117      	bne.n	800b3c6 <xQueueGenericSend+0x12a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b396:	2800      	cmp	r0, #0
 800b398:	d112      	bne.n	800b3c0 <xQueueGenericSend+0x124>
				taskEXIT_CRITICAL();
 800b39a:	f001 f85d 	bl	800c458 <vPortExitCritical>
				return pdPASS;
 800b39e:	2001      	movs	r0, #1
}
 800b3a0:	b005      	add	sp, #20
 800b3a2:	bcc0      	pop	{r6, r7}
 800b3a4:	46b9      	mov	r9, r7
 800b3a6:	46b0      	mov	r8, r6
 800b3a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 800b3aa:	f001 f855 	bl	800c458 <vPortExitCritical>
					return errQUEUE_FULL;
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	e7f6      	b.n	800b3a0 <xQueueGenericSend+0x104>
			prvUnlockQueue( pxQueue );
 800b3b2:	0020      	movs	r0, r4
 800b3b4:	f7ff fe7c 	bl	800b0b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b3b8:	f000 fc92 	bl	800bce0 <xTaskResumeAll>
			return errQUEUE_FULL;
 800b3bc:	2000      	movs	r0, #0
 800b3be:	e7ef      	b.n	800b3a0 <xQueueGenericSend+0x104>
							queueYIELD_IF_USING_PREEMPTION();
 800b3c0:	f001 f832 	bl	800c428 <vPortYield>
 800b3c4:	e7e9      	b.n	800b39a <xQueueGenericSend+0xfe>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b3c6:	0020      	movs	r0, r4
 800b3c8:	3024      	adds	r0, #36	; 0x24
 800b3ca:	f000 fd19 	bl	800be00 <xTaskRemoveFromEventList>
 800b3ce:	e7e2      	b.n	800b396 <xQueueGenericSend+0xfa>

0800b3d0 <xQueueGenericSendFromISR>:
{
 800b3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3d2:	464f      	mov	r7, r9
 800b3d4:	4646      	mov	r6, r8
 800b3d6:	46d6      	mov	lr, sl
 800b3d8:	0004      	movs	r4, r0
 800b3da:	b5c0      	push	{r6, r7, lr}
 800b3dc:	001d      	movs	r5, r3
 800b3de:	000f      	movs	r7, r1
 800b3e0:	0016      	movs	r6, r2
	configASSERT( pxQueue );
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	d037      	beq.n	800b456 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3e6:	2900      	cmp	r1, #0
 800b3e8:	d017      	beq.n	800b41a <xQueueGenericSendFromISR+0x4a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b3ea:	2d02      	cmp	r5, #2
 800b3ec:	d104      	bne.n	800b3f8 <xQueueGenericSendFromISR+0x28>
 800b3ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d017      	beq.n	800b424 <xQueueGenericSendFromISR+0x54>
 800b3f4:	b672      	cpsid	i
 800b3f6:	e7fe      	b.n	800b3f6 <xQueueGenericSendFromISR+0x26>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b3f8:	f001 f83c 	bl	800c474 <ulSetInterruptMaskFromISR>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b3fc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b3fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b400:	4680      	mov	r8, r0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b402:	429a      	cmp	r2, r3
 800b404:	d312      	bcc.n	800b42c <xQueueGenericSendFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 800b406:	2500      	movs	r5, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800b408:	4640      	mov	r0, r8
 800b40a:	f001 f837 	bl	800c47c <vClearInterruptMaskFromISR>
}
 800b40e:	0028      	movs	r0, r5
 800b410:	bce0      	pop	{r5, r6, r7}
 800b412:	46ba      	mov	sl, r7
 800b414:	46b1      	mov	r9, r6
 800b416:	46a8      	mov	r8, r5
 800b418:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b41a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d0e4      	beq.n	800b3ea <xQueueGenericSendFromISR+0x1a>
 800b420:	b672      	cpsid	i
 800b422:	e7fe      	b.n	800b422 <xQueueGenericSendFromISR+0x52>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b424:	f001 f826 	bl	800c474 <ulSetInterruptMaskFromISR>
 800b428:	4680      	mov	r8, r0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b42a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800b42c:	2345      	movs	r3, #69	; 0x45
 800b42e:	469a      	mov	sl, r3
 800b430:	5ce3      	ldrb	r3, [r4, r3]
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b432:	002a      	movs	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 800b434:	b25b      	sxtb	r3, r3
 800b436:	4699      	mov	r9, r3
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b438:	0039      	movs	r1, r7
 800b43a:	0020      	movs	r0, r4
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b43c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b43e:	f7ff fdfd 	bl	800b03c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800b442:	464b      	mov	r3, r9
 800b444:	3301      	adds	r3, #1
 800b446:	d008      	beq.n	800b45a <xQueueGenericSendFromISR+0x8a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b448:	464b      	mov	r3, r9
 800b44a:	4652      	mov	r2, sl
 800b44c:	3301      	adds	r3, #1
 800b44e:	b25b      	sxtb	r3, r3
			xReturn = pdPASS;
 800b450:	2501      	movs	r5, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b452:	54a3      	strb	r3, [r4, r2]
 800b454:	e7d8      	b.n	800b408 <xQueueGenericSendFromISR+0x38>
	configASSERT( pxQueue );
 800b456:	b672      	cpsid	i
 800b458:	e7fe      	b.n	800b458 <xQueueGenericSendFromISR+0x88>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b45a:	6a63      	ldr	r3, [r4, #36]	; 0x24
			xReturn = pdPASS;
 800b45c:	2501      	movs	r5, #1
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d0d2      	beq.n	800b408 <xQueueGenericSendFromISR+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b462:	0020      	movs	r0, r4
 800b464:	3024      	adds	r0, #36	; 0x24
 800b466:	f000 fccb 	bl	800be00 <xTaskRemoveFromEventList>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	d0cc      	beq.n	800b408 <xQueueGenericSendFromISR+0x38>
							if( pxHigherPriorityTaskWoken != NULL )
 800b46e:	2e00      	cmp	r6, #0
 800b470:	d0ca      	beq.n	800b408 <xQueueGenericSendFromISR+0x38>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b472:	6035      	str	r5, [r6, #0]
 800b474:	e7c8      	b.n	800b408 <xQueueGenericSendFromISR+0x38>
 800b476:	46c0      	nop			; (mov r8, r8)

0800b478 <xQueueReceive>:
{
 800b478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b47a:	46ce      	mov	lr, r9
 800b47c:	4647      	mov	r7, r8
 800b47e:	b580      	push	{r7, lr}
 800b480:	b085      	sub	sp, #20
 800b482:	0004      	movs	r4, r0
 800b484:	000d      	movs	r5, r1
 800b486:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800b488:	2800      	cmp	r0, #0
 800b48a:	d100      	bne.n	800b48e <xQueueReceive+0x16>
 800b48c:	e074      	b.n	800b578 <xQueueReceive+0x100>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b48e:	2900      	cmp	r1, #0
 800b490:	d04a      	beq.n	800b528 <xQueueReceive+0xb0>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b492:	f000 fd41 	bl	800bf18 <xTaskGetSchedulerState>
 800b496:	2800      	cmp	r0, #0
 800b498:	d04b      	beq.n	800b532 <xQueueReceive+0xba>
		taskENTER_CRITICAL();
 800b49a:	f000 ffd1 	bl	800c440 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b49e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b4a0:	4699      	mov	r9, r3
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d16a      	bne.n	800b57c <xQueueReceive+0x104>
				if( xTicksToWait == ( TickType_t ) 0 )
 800b4a6:	9b01      	ldr	r3, [sp, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d035      	beq.n	800b518 <xQueueReceive+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4ac:	a802      	add	r0, sp, #8
 800b4ae:	f000 fce7 	bl	800be80 <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	2744      	movs	r7, #68	; 0x44
 800b4b6:	4698      	mov	r8, r3
 800b4b8:	2645      	movs	r6, #69	; 0x45
		taskEXIT_CRITICAL();
 800b4ba:	f000 ffcd 	bl	800c458 <vPortExitCritical>
		vTaskSuspendAll();
 800b4be:	f000 fab7 	bl	800ba30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b4c2:	f000 ffbd 	bl	800c440 <vPortEnterCritical>
 800b4c6:	5de3      	ldrb	r3, [r4, r7]
 800b4c8:	b25b      	sxtb	r3, r3
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	d101      	bne.n	800b4d2 <xQueueReceive+0x5a>
 800b4ce:	4643      	mov	r3, r8
 800b4d0:	55e3      	strb	r3, [r4, r7]
 800b4d2:	5da3      	ldrb	r3, [r4, r6]
 800b4d4:	b25b      	sxtb	r3, r3
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	d101      	bne.n	800b4de <xQueueReceive+0x66>
 800b4da:	4643      	mov	r3, r8
 800b4dc:	55a3      	strb	r3, [r4, r6]
 800b4de:	f000 ffbb 	bl	800c458 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b4e2:	a901      	add	r1, sp, #4
 800b4e4:	a802      	add	r0, sp, #8
 800b4e6:	f000 fcd7 	bl	800be98 <xTaskCheckForTimeOut>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d126      	bne.n	800b53c <xQueueReceive+0xc4>
	taskENTER_CRITICAL();
 800b4ee:	f000 ffa7 	bl	800c440 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b4f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d02e      	beq.n	800b556 <xQueueReceive+0xde>
	taskEXIT_CRITICAL();
 800b4f8:	f000 ffae 	bl	800c458 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800b4fc:	0020      	movs	r0, r4
 800b4fe:	f7ff fdd7 	bl	800b0b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b502:	f000 fbed 	bl	800bce0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800b506:	f000 ff9b 	bl	800c440 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b50a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b50c:	4699      	mov	r9, r3
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d134      	bne.n	800b57c <xQueueReceive+0x104>
				if( xTicksToWait == ( TickType_t ) 0 )
 800b512:	9b01      	ldr	r3, [sp, #4]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d1d0      	bne.n	800b4ba <xQueueReceive+0x42>
					taskEXIT_CRITICAL();
 800b518:	f000 ff9e 	bl	800c458 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800b51c:	2000      	movs	r0, #0
}
 800b51e:	b005      	add	sp, #20
 800b520:	bcc0      	pop	{r6, r7}
 800b522:	46b9      	mov	r9, r7
 800b524:	46b0      	mov	r8, r6
 800b526:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b528:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d0b1      	beq.n	800b492 <xQueueReceive+0x1a>
 800b52e:	b672      	cpsid	i
 800b530:	e7fe      	b.n	800b530 <xQueueReceive+0xb8>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b532:	9b01      	ldr	r3, [sp, #4]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d0b0      	beq.n	800b49a <xQueueReceive+0x22>
 800b538:	b672      	cpsid	i
 800b53a:	e7fe      	b.n	800b53a <xQueueReceive+0xc2>
			prvUnlockQueue( pxQueue );
 800b53c:	0020      	movs	r0, r4
 800b53e:	f7ff fdb7 	bl	800b0b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b542:	f000 fbcd 	bl	800bce0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 800b546:	f000 ff7b 	bl	800c440 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b54a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d0e3      	beq.n	800b518 <xQueueReceive+0xa0>
	taskEXIT_CRITICAL();
 800b550:	f000 ff82 	bl	800c458 <vPortExitCritical>
		taskENTER_CRITICAL();
 800b554:	e7d7      	b.n	800b506 <xQueueReceive+0x8e>
	taskEXIT_CRITICAL();
 800b556:	f000 ff7f 	bl	800c458 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b55a:	0020      	movs	r0, r4
 800b55c:	9901      	ldr	r1, [sp, #4]
 800b55e:	3024      	adds	r0, #36	; 0x24
 800b560:	f000 fc24 	bl	800bdac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b564:	0020      	movs	r0, r4
 800b566:	f7ff fda3 	bl	800b0b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b56a:	f000 fbb9 	bl	800bce0 <xTaskResumeAll>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d1c9      	bne.n	800b506 <xQueueReceive+0x8e>
					portYIELD_WITHIN_API();
 800b572:	f000 ff59 	bl	800c428 <vPortYield>
		taskENTER_CRITICAL();
 800b576:	e7c6      	b.n	800b506 <xQueueReceive+0x8e>
	configASSERT( ( pxQueue ) );
 800b578:	b672      	cpsid	i
 800b57a:	e7fe      	b.n	800b57a <xQueueReceive+0x102>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b57c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b57e:	2a00      	cmp	r2, #0
 800b580:	d00a      	beq.n	800b598 <xQueueReceive+0x120>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b582:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b584:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b586:	1889      	adds	r1, r1, r2
 800b588:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b58a:	4299      	cmp	r1, r3
 800b58c:	d301      	bcc.n	800b592 <xQueueReceive+0x11a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b58e:	6821      	ldr	r1, [r4, #0]
 800b590:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b592:	0028      	movs	r0, r5
 800b594:	f003 fa28 	bl	800e9e8 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b598:	464b      	mov	r3, r9
 800b59a:	3b01      	subs	r3, #1
 800b59c:	63a3      	str	r3, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b59e:	6923      	ldr	r3, [r4, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d103      	bne.n	800b5ac <xQueueReceive+0x134>
				taskEXIT_CRITICAL();
 800b5a4:	f000 ff58 	bl	800c458 <vPortExitCritical>
				return pdPASS;
 800b5a8:	2001      	movs	r0, #1
 800b5aa:	e7b8      	b.n	800b51e <xQueueReceive+0xa6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5ac:	0020      	movs	r0, r4
 800b5ae:	3010      	adds	r0, #16
 800b5b0:	f000 fc26 	bl	800be00 <xTaskRemoveFromEventList>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	d0f5      	beq.n	800b5a4 <xQueueReceive+0x12c>
						queueYIELD_IF_USING_PREEMPTION();
 800b5b8:	f000 ff36 	bl	800c428 <vPortYield>
 800b5bc:	e7f2      	b.n	800b5a4 <xQueueReceive+0x12c>
 800b5be:	46c0      	nop			; (mov r8, r8)

0800b5c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b5c0:	b530      	push	{r4, r5, lr}
 800b5c2:	4d08      	ldr	r5, [pc, #32]	; (800b5e4 <vQueueAddToRegistry+0x24>)
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	002a      	movs	r2, r5
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b5c8:	6814      	ldr	r4, [r2, #0]
 800b5ca:	2c00      	cmp	r4, #0
 800b5cc:	d004      	beq.n	800b5d8 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	3208      	adds	r2, #8
 800b5d2:	2b08      	cmp	r3, #8
 800b5d4:	d1f8      	bne.n	800b5c8 <vQueueAddToRegistry+0x8>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b5d6:	bd30      	pop	{r4, r5, pc}
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b5d8:	00db      	lsls	r3, r3, #3
 800b5da:	50e9      	str	r1, [r5, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b5dc:	18ed      	adds	r5, r5, r3
 800b5de:	6068      	str	r0, [r5, #4]
				break;
 800b5e0:	e7f9      	b.n	800b5d6 <vQueueAddToRegistry+0x16>
 800b5e2:	46c0      	nop			; (mov r8, r8)
 800b5e4:	20005280 	.word	0x20005280

0800b5e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b5e8:	b570      	push	{r4, r5, r6, lr}
 800b5ea:	0004      	movs	r4, r0
 800b5ec:	0016      	movs	r6, r2
 800b5ee:	000d      	movs	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b5f0:	f000 ff26 	bl	800c440 <vPortEnterCritical>
 800b5f4:	2244      	movs	r2, #68	; 0x44
 800b5f6:	5ca3      	ldrb	r3, [r4, r2]
 800b5f8:	b25b      	sxtb	r3, r3
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	d101      	bne.n	800b602 <vQueueWaitForMessageRestricted+0x1a>
 800b5fe:	2300      	movs	r3, #0
 800b600:	54a3      	strb	r3, [r4, r2]
 800b602:	2245      	movs	r2, #69	; 0x45
 800b604:	5ca3      	ldrb	r3, [r4, r2]
 800b606:	b25b      	sxtb	r3, r3
 800b608:	3301      	adds	r3, #1
 800b60a:	d101      	bne.n	800b610 <vQueueWaitForMessageRestricted+0x28>
 800b60c:	2300      	movs	r3, #0
 800b60e:	54a3      	strb	r3, [r4, r2]
 800b610:	f000 ff22 	bl	800c458 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b614:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b616:	2b00      	cmp	r3, #0
 800b618:	d003      	beq.n	800b622 <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b61a:	0020      	movs	r0, r4
 800b61c:	f7ff fd48 	bl	800b0b0 <prvUnlockQueue>
	}
 800b620:	bd70      	pop	{r4, r5, r6, pc}
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b622:	0020      	movs	r0, r4
 800b624:	0032      	movs	r2, r6
 800b626:	0029      	movs	r1, r5
 800b628:	3024      	adds	r0, #36	; 0x24
 800b62a:	f000 fbd1 	bl	800bdd0 <vTaskPlaceOnEventListRestricted>
 800b62e:	e7f4      	b.n	800b61a <vQueueWaitForMessageRestricted+0x32>

0800b630 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b630:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b632:	46c6      	mov	lr, r8
 800b634:	b500      	push	{lr}
 800b636:	0005      	movs	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b638:	f000 ff02 	bl	800c440 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b63c:	4a32      	ldr	r2, [pc, #200]	; (800b708 <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 800b63e:	4f33      	ldr	r7, [pc, #204]	; (800b70c <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 800b640:	6813      	ldr	r3, [r2, #0]
 800b642:	3301      	adds	r3, #1
 800b644:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d02b      	beq.n	800b6a4 <prvAddNewTaskToReadyList+0x74>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b64c:	4c30      	ldr	r4, [pc, #192]	; (800b710 <prvAddNewTaskToReadyList+0xe0>)
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d01f      	beq.n	800b694 <prvAddNewTaskToReadyList+0x64>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b654:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800b656:	4e2f      	ldr	r6, [pc, #188]	; (800b714 <prvAddNewTaskToReadyList+0xe4>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b658:	492f      	ldr	r1, [pc, #188]	; (800b718 <prvAddNewTaskToReadyList+0xe8>)
 800b65a:	680b      	ldr	r3, [r1, #0]
 800b65c:	3301      	adds	r3, #1
 800b65e:	600b      	str	r3, [r1, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b660:	646b      	str	r3, [r5, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b662:	4b2e      	ldr	r3, [pc, #184]	; (800b71c <prvAddNewTaskToReadyList+0xec>)
 800b664:	6819      	ldr	r1, [r3, #0]
 800b666:	4291      	cmp	r1, r2
 800b668:	d200      	bcs.n	800b66c <prvAddNewTaskToReadyList+0x3c>
 800b66a:	601a      	str	r2, [r3, #0]
 800b66c:	0093      	lsls	r3, r2, #2
 800b66e:	189b      	adds	r3, r3, r2
 800b670:	0098      	lsls	r0, r3, #2
 800b672:	1d29      	adds	r1, r5, #4
 800b674:	1830      	adds	r0, r6, r0
 800b676:	f7ff fcab 	bl	800afd0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b67a:	f000 feed 	bl	800c458 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b67e:	6823      	ldr	r3, [r4, #0]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d004      	beq.n	800b68e <prvAddNewTaskToReadyList+0x5e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b688:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d312      	bcc.n	800b6b4 <prvAddNewTaskToReadyList+0x84>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b68e:	bc80      	pop	{r7}
 800b690:	46b8      	mov	r8, r7
 800b692:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800b698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d800      	bhi.n	800b6a0 <prvAddNewTaskToReadyList+0x70>
					pxCurrentTCB = pxNewTCB;
 800b69e:	603d      	str	r5, [r7, #0]
 800b6a0:	4e1c      	ldr	r6, [pc, #112]	; (800b714 <prvAddNewTaskToReadyList+0xe4>)
 800b6a2:	e7d9      	b.n	800b658 <prvAddNewTaskToReadyList+0x28>
			pxCurrentTCB = pxNewTCB;
 800b6a4:	603d      	str	r5, [r7, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b6a6:	6813      	ldr	r3, [r2, #0]
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d006      	beq.n	800b6ba <prvAddNewTaskToReadyList+0x8a>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b6ac:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800b6ae:	4e19      	ldr	r6, [pc, #100]	; (800b714 <prvAddNewTaskToReadyList+0xe4>)
 800b6b0:	4c17      	ldr	r4, [pc, #92]	; (800b710 <prvAddNewTaskToReadyList+0xe0>)
 800b6b2:	e7d1      	b.n	800b658 <prvAddNewTaskToReadyList+0x28>
			taskYIELD_IF_USING_PREEMPTION();
 800b6b4:	f000 feb8 	bl	800c428 <vPortYield>
}
 800b6b8:	e7e9      	b.n	800b68e <prvAddNewTaskToReadyList+0x5e>
 800b6ba:	238c      	movs	r3, #140	; 0x8c
 800b6bc:	4e15      	ldr	r6, [pc, #84]	; (800b714 <prvAddNewTaskToReadyList+0xe4>)
 800b6be:	00db      	lsls	r3, r3, #3
 800b6c0:	4698      	mov	r8, r3
 800b6c2:	0034      	movs	r4, r6
 800b6c4:	44b0      	add	r8, r6
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b6c6:	0020      	movs	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6c8:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b6ca:	f7ff fc71 	bl	800afb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6ce:	45a0      	cmp	r8, r4
 800b6d0:	d1f9      	bne.n	800b6c6 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b6d2:	4b13      	ldr	r3, [pc, #76]	; (800b720 <prvAddNewTaskToReadyList+0xf0>)
 800b6d4:	4698      	mov	r8, r3
 800b6d6:	0018      	movs	r0, r3
 800b6d8:	f7ff fc6a 	bl	800afb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b6dc:	4c11      	ldr	r4, [pc, #68]	; (800b724 <prvAddNewTaskToReadyList+0xf4>)
 800b6de:	0020      	movs	r0, r4
 800b6e0:	f7ff fc66 	bl	800afb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b6e4:	4810      	ldr	r0, [pc, #64]	; (800b728 <prvAddNewTaskToReadyList+0xf8>)
 800b6e6:	f7ff fc63 	bl	800afb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b6ea:	4810      	ldr	r0, [pc, #64]	; (800b72c <prvAddNewTaskToReadyList+0xfc>)
 800b6ec:	f7ff fc60 	bl	800afb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b6f0:	480f      	ldr	r0, [pc, #60]	; (800b730 <prvAddNewTaskToReadyList+0x100>)
 800b6f2:	f7ff fc5d 	bl	800afb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b6f6:	4642      	mov	r2, r8
 800b6f8:	4b0e      	ldr	r3, [pc, #56]	; (800b734 <prvAddNewTaskToReadyList+0x104>)
 800b6fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b6fc:	4b0e      	ldr	r3, [pc, #56]	; (800b738 <prvAddNewTaskToReadyList+0x108>)
		prvAddTaskToReadyList( pxNewTCB );
 800b6fe:	6aea      	ldr	r2, [r5, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b700:	601c      	str	r4, [r3, #0]
 800b702:	4c03      	ldr	r4, [pc, #12]	; (800b710 <prvAddNewTaskToReadyList+0xe0>)
}
 800b704:	e7a8      	b.n	800b658 <prvAddNewTaskToReadyList+0x28>
 800b706:	46c0      	nop			; (mov r8, r8)
 800b708:	2000572c 	.word	0x2000572c
 800b70c:	200052c0 	.word	0x200052c0
 800b710:	20005788 	.word	0x20005788
 800b714:	200052cc 	.word	0x200052cc
 800b718:	20005738 	.word	0x20005738
 800b71c:	2000573c 	.word	0x2000573c
 800b720:	20005740 	.word	0x20005740
 800b724:	20005754 	.word	0x20005754
 800b728:	20005774 	.word	0x20005774
 800b72c:	200057a0 	.word	0x200057a0
 800b730:	2000578c 	.word	0x2000578c
 800b734:	200052c4 	.word	0x200052c4
 800b738:	200052c8 	.word	0x200052c8

0800b73c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73e:	0006      	movs	r6, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b740:	4b14      	ldr	r3, [pc, #80]	; (800b794 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b742:	4c15      	ldr	r4, [pc, #84]	; (800b798 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 800b744:	681f      	ldr	r7, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b746:	6820      	ldr	r0, [r4, #0]
{
 800b748:	000d      	movs	r5, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b74a:	3004      	adds	r0, #4
 800b74c:	f7ff fc64 	bl	800b018 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b750:	1c73      	adds	r3, r6, #1
 800b752:	d017      	beq.n	800b784 <prvAddCurrentTaskToDelayedList+0x48>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b754:	6823      	ldr	r3, [r4, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b756:	19be      	adds	r6, r7, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b758:	605e      	str	r6, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800b75a:	42b7      	cmp	r7, r6
 800b75c:	d80b      	bhi.n	800b776 <prvAddCurrentTaskToDelayedList+0x3a>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b75e:	4b0f      	ldr	r3, [pc, #60]	; (800b79c <prvAddCurrentTaskToDelayedList+0x60>)
 800b760:	6818      	ldr	r0, [r3, #0]
 800b762:	6821      	ldr	r1, [r4, #0]
 800b764:	3104      	adds	r1, #4
 800b766:	f7ff fc3f 	bl	800afe8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 800b76a:	4b0d      	ldr	r3, [pc, #52]	; (800b7a0 <prvAddCurrentTaskToDelayedList+0x64>)
 800b76c:	681a      	ldr	r2, [r3, #0]
 800b76e:	42b2      	cmp	r2, r6
 800b770:	d900      	bls.n	800b774 <prvAddCurrentTaskToDelayedList+0x38>
				{
					xNextTaskUnblockTime = xTimeToWake;
 800b772:	601e      	str	r6, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b776:	4b0b      	ldr	r3, [pc, #44]	; (800b7a4 <prvAddCurrentTaskToDelayedList+0x68>)
 800b778:	6818      	ldr	r0, [r3, #0]
 800b77a:	6821      	ldr	r1, [r4, #0]
 800b77c:	3104      	adds	r1, #4
 800b77e:	f7ff fc33 	bl	800afe8 <vListInsert>
 800b782:	e7f7      	b.n	800b774 <prvAddCurrentTaskToDelayedList+0x38>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b784:	2d00      	cmp	r5, #0
 800b786:	d0e5      	beq.n	800b754 <prvAddCurrentTaskToDelayedList+0x18>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b788:	6821      	ldr	r1, [r4, #0]
 800b78a:	4807      	ldr	r0, [pc, #28]	; (800b7a8 <prvAddCurrentTaskToDelayedList+0x6c>)
 800b78c:	3104      	adds	r1, #4
 800b78e:	f7ff fc1f 	bl	800afd0 <vListInsertEnd>
 800b792:	e7ef      	b.n	800b774 <prvAddCurrentTaskToDelayedList+0x38>
 800b794:	200057b4 	.word	0x200057b4
 800b798:	200052c0 	.word	0x200052c0
 800b79c:	200052c4 	.word	0x200052c4
 800b7a0:	20005768 	.word	0x20005768
 800b7a4:	200052c8 	.word	0x200052c8
 800b7a8:	2000578c 	.word	0x2000578c

0800b7ac <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800b7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ae:	46d6      	mov	lr, sl
 800b7b0:	464f      	mov	r7, r9
 800b7b2:	4646      	mov	r6, r8
 800b7b4:	b5c0      	push	{r6, r7, lr}
 800b7b6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b7b8:	0094      	lsls	r4, r2, #2
 800b7ba:	0022      	movs	r2, r4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800b7bc:	4681      	mov	r9, r0
 800b7be:	000f      	movs	r7, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b7c0:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800b7c2:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800b7c4:	469a      	mov	sl, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b7c6:	f002 ff3d 	bl	800e644 <memset>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b7ca:	2207      	movs	r2, #7
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b7cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800b7ce:	3c04      	subs	r4, #4
 800b7d0:	191b      	adds	r3, r3, r4
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b7d2:	4393      	bics	r3, r2
 800b7d4:	4698      	mov	r8, r3
	if( pcName != NULL )
 800b7d6:	2f00      	cmp	r7, #0
 800b7d8:	d040      	beq.n	800b85c <prvInitialiseNewTask.constprop.0+0xb0>
 800b7da:	002b      	movs	r3, r5
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b7dc:	2400      	movs	r4, #0
 800b7de:	3334      	adds	r3, #52	; 0x34
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b7e0:	5d3e      	ldrb	r6, [r7, r4]
 800b7e2:	551e      	strb	r6, [r3, r4]
			if( pcName[ x ] == ( char ) 0x00 )
 800b7e4:	2e00      	cmp	r6, #0
 800b7e6:	d002      	beq.n	800b7ee <prvInitialiseNewTask.constprop.0+0x42>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b7e8:	3401      	adds	r4, #1
 800b7ea:	2c10      	cmp	r4, #16
 800b7ec:	d1f8      	bne.n	800b7e0 <prvInitialiseNewTask.constprop.0+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b7ee:	2343      	movs	r3, #67	; 0x43
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	54ea      	strb	r2, [r5, r3]
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b7f4:	9c08      	ldr	r4, [sp, #32]
 800b7f6:	2c37      	cmp	r4, #55	; 0x37
 800b7f8:	d900      	bls.n	800b7fc <prvInitialiseNewTask.constprop.0+0x50>
 800b7fa:	2437      	movs	r4, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 800b7fc:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b7fe:	1d28      	adds	r0, r5, #4
	pxNewTCB->uxPriority = uxPriority;
 800b800:	62ec      	str	r4, [r5, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800b802:	64ec      	str	r4, [r5, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b804:	652e      	str	r6, [r5, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b806:	f7ff fbdf 	bl	800afc8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b80a:	0028      	movs	r0, r5
 800b80c:	3018      	adds	r0, #24
 800b80e:	f7ff fbdb 	bl	800afc8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b812:	2338      	movs	r3, #56	; 0x38
 800b814:	1b1b      	subs	r3, r3, r4
 800b816:	61ab      	str	r3, [r5, #24]
		pxNewTCB->ulNotifiedValue = 0;
 800b818:	23a0      	movs	r3, #160	; 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b81a:	0028      	movs	r0, r5
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b81c:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b81e:	626d      	str	r5, [r5, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800b820:	50ee      	str	r6, [r5, r3]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b822:	3304      	adds	r3, #4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b824:	224c      	movs	r2, #76	; 0x4c
 800b826:	2100      	movs	r1, #0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b828:	54ee      	strb	r6, [r5, r3]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b82a:	3054      	adds	r0, #84	; 0x54
 800b82c:	f002 ff0a 	bl	800e644 <memset>
 800b830:	4b0c      	ldr	r3, [pc, #48]	; (800b864 <prvInitialiseNewTask.constprop.0+0xb8>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b832:	4649      	mov	r1, r9
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b834:	001a      	movs	r2, r3
 800b836:	65ab      	str	r3, [r5, #88]	; 0x58
 800b838:	3268      	adds	r2, #104	; 0x68
 800b83a:	33d0      	adds	r3, #208	; 0xd0
 800b83c:	65ea      	str	r2, [r5, #92]	; 0x5c
 800b83e:	662b      	str	r3, [r5, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b840:	4652      	mov	r2, sl
 800b842:	4640      	mov	r0, r8
 800b844:	f000 fdde 	bl	800c404 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 800b848:	9b09      	ldr	r3, [sp, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b84a:	6028      	str	r0, [r5, #0]
	if( pxCreatedTask != NULL )
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d000      	beq.n	800b852 <prvInitialiseNewTask.constprop.0+0xa6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b850:	601d      	str	r5, [r3, #0]
}
 800b852:	bce0      	pop	{r5, r6, r7}
 800b854:	46ba      	mov	sl, r7
 800b856:	46b1      	mov	r9, r6
 800b858:	46a8      	mov	r8, r5
 800b85a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b85c:	2334      	movs	r3, #52	; 0x34
 800b85e:	54ef      	strb	r7, [r5, r3]
 800b860:	e7c8      	b.n	800b7f4 <prvInitialiseNewTask.constprop.0+0x48>
 800b862:	46c0      	nop			; (mov r8, r8)
 800b864:	20006510 	.word	0x20006510

0800b868 <prvIdleTask>:
{
 800b868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86a:	4647      	mov	r7, r8
 800b86c:	46ce      	mov	lr, r9
 800b86e:	4b1e      	ldr	r3, [pc, #120]	; (800b8e8 <prvIdleTask+0x80>)
 800b870:	b580      	push	{r7, lr}
 800b872:	4698      	mov	r8, r3
 800b874:	4b1d      	ldr	r3, [pc, #116]	; (800b8ec <prvIdleTask+0x84>)
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b876:	27a5      	movs	r7, #165	; 0xa5
 800b878:	4699      	mov	r9, r3
 800b87a:	4d1d      	ldr	r5, [pc, #116]	; (800b8f0 <prvIdleTask+0x88>)
 800b87c:	4e1d      	ldr	r6, [pc, #116]	; (800b8f4 <prvIdleTask+0x8c>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b87e:	682b      	ldr	r3, [r5, #0]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d025      	beq.n	800b8d0 <prvIdleTask+0x68>
			taskENTER_CRITICAL();
 800b884:	f000 fddc 	bl	800c440 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b888:	4643      	mov	r3, r8
 800b88a:	68db      	ldr	r3, [r3, #12]
 800b88c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b88e:	1d20      	adds	r0, r4, #4
 800b890:	f7ff fbc2 	bl	800b018 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b894:	6833      	ldr	r3, [r6, #0]
 800b896:	3b01      	subs	r3, #1
 800b898:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b89a:	682b      	ldr	r3, [r5, #0]
 800b89c:	3b01      	subs	r3, #1
 800b89e:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 800b8a0:	f000 fdda 	bl	800c458 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b8a4:	0020      	movs	r0, r4
 800b8a6:	3054      	adds	r0, #84	; 0x54
 800b8a8:	f002 ffb2 	bl	800e810 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b8ac:	5de3      	ldrb	r3, [r4, r7]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d005      	beq.n	800b8be <prvIdleTask+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b8b2:	2b01      	cmp	r3, #1
 800b8b4:	d013      	beq.n	800b8de <prvIdleTask+0x76>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b8b6:	2b02      	cmp	r3, #2
 800b8b8:	d0e1      	beq.n	800b87e <prvIdleTask+0x16>
 800b8ba:	b672      	cpsid	i
 800b8bc:	e7fe      	b.n	800b8bc <prvIdleTask+0x54>
				vPortFree( pxTCB->pxStack );
 800b8be:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800b8c0:	f000 ff1a 	bl	800c6f8 <vPortFree>
				vPortFree( pxTCB );
 800b8c4:	0020      	movs	r0, r4
 800b8c6:	f000 ff17 	bl	800c6f8 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b8ca:	682b      	ldr	r3, [r5, #0]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d1d9      	bne.n	800b884 <prvIdleTask+0x1c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b8d0:	464b      	mov	r3, r9
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	2b01      	cmp	r3, #1
 800b8d6:	d9d2      	bls.n	800b87e <prvIdleTask+0x16>
				taskYIELD();
 800b8d8:	f000 fda6 	bl	800c428 <vPortYield>
 800b8dc:	e7cf      	b.n	800b87e <prvIdleTask+0x16>
				vPortFree( pxTCB );
 800b8de:	0020      	movs	r0, r4
 800b8e0:	f000 ff0a 	bl	800c6f8 <vPortFree>
 800b8e4:	e7cb      	b.n	800b87e <prvIdleTask+0x16>
 800b8e6:	46c0      	nop			; (mov r8, r8)
 800b8e8:	200057a0 	.word	0x200057a0
 800b8ec:	200052cc 	.word	0x200052cc
 800b8f0:	20005730 	.word	0x20005730
 800b8f4:	2000572c 	.word	0x2000572c

0800b8f8 <xTaskCreateStatic>:
	{
 800b8f8:	b570      	push	{r4, r5, r6, lr}
 800b8fa:	b086      	sub	sp, #24
		configASSERT( puxStackBuffer != NULL );
 800b8fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b8fe:	2c00      	cmp	r4, #0
 800b900:	d00b      	beq.n	800b91a <xTaskCreateStatic+0x22>
		configASSERT( pxTaskBuffer != NULL );
 800b902:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b904:	2c00      	cmp	r4, #0
 800b906:	d006      	beq.n	800b916 <xTaskCreateStatic+0x1e>
			volatile size_t xSize = sizeof( StaticTask_t );
 800b908:	24a8      	movs	r4, #168	; 0xa8
 800b90a:	9405      	str	r4, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b90c:	9c05      	ldr	r4, [sp, #20]
 800b90e:	2ca8      	cmp	r4, #168	; 0xa8
 800b910:	d005      	beq.n	800b91e <xTaskCreateStatic+0x26>
 800b912:	b672      	cpsid	i
 800b914:	e7fe      	b.n	800b914 <xTaskCreateStatic+0x1c>
		configASSERT( pxTaskBuffer != NULL );
 800b916:	b672      	cpsid	i
 800b918:	e7fe      	b.n	800b918 <xTaskCreateStatic+0x20>
		configASSERT( puxStackBuffer != NULL );
 800b91a:	b672      	cpsid	i
 800b91c:	e7fe      	b.n	800b91c <xTaskCreateStatic+0x24>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b91e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b920:	9c05      	ldr	r4, [sp, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b922:	9c0c      	ldr	r4, [sp, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b924:	9e0c      	ldr	r6, [sp, #48]	; 0x30
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b926:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b928:	24a5      	movs	r4, #165	; 0xa5
 800b92a:	2502      	movs	r5, #2
 800b92c:	5535      	strb	r5, [r6, r4]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b92e:	ac04      	add	r4, sp, #16
 800b930:	9401      	str	r4, [sp, #4]
 800b932:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b934:	9602      	str	r6, [sp, #8]
 800b936:	9400      	str	r4, [sp, #0]
 800b938:	f7ff ff38 	bl	800b7ac <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b93c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b93e:	f7ff fe77 	bl	800b630 <prvAddNewTaskToReadyList>
		return xReturn;
 800b942:	9804      	ldr	r0, [sp, #16]
	}
 800b944:	b006      	add	sp, #24
 800b946:	bd70      	pop	{r4, r5, r6, pc}

0800b948 <xTaskCreate>:
	{
 800b948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b94a:	46ce      	mov	lr, r9
 800b94c:	4647      	mov	r7, r8
 800b94e:	b580      	push	{r7, lr}
 800b950:	0007      	movs	r7, r0
 800b952:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b954:	0090      	lsls	r0, r2, #2
	{
 800b956:	4688      	mov	r8, r1
 800b958:	0015      	movs	r5, r2
 800b95a:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b95c:	f000 fe38 	bl	800c5d0 <pvPortMalloc>
 800b960:	1e04      	subs	r4, r0, #0
			if( pxStack != NULL )
 800b962:	d01c      	beq.n	800b99e <xTaskCreate+0x56>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b964:	20a8      	movs	r0, #168	; 0xa8
 800b966:	f000 fe33 	bl	800c5d0 <pvPortMalloc>
 800b96a:	1e06      	subs	r6, r0, #0
				if( pxNewTCB != NULL )
 800b96c:	d01a      	beq.n	800b9a4 <xTaskCreate+0x5c>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b96e:	23a5      	movs	r3, #165	; 0xa5
 800b970:	2200      	movs	r2, #0
					pxNewTCB->pxStack = pxStack;
 800b972:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b974:	54c2      	strb	r2, [r0, r3]
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b978:	002a      	movs	r2, r5
 800b97a:	9301      	str	r3, [sp, #4]
 800b97c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b97e:	4641      	mov	r1, r8
 800b980:	9002      	str	r0, [sp, #8]
 800b982:	9300      	str	r3, [sp, #0]
 800b984:	0038      	movs	r0, r7
 800b986:	464b      	mov	r3, r9
 800b988:	f7ff ff10 	bl	800b7ac <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b98c:	0030      	movs	r0, r6
 800b98e:	f7ff fe4f 	bl	800b630 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b992:	2001      	movs	r0, #1
	}
 800b994:	b005      	add	sp, #20
 800b996:	bcc0      	pop	{r6, r7}
 800b998:	46b9      	mov	r9, r7
 800b99a:	46b0      	mov	r8, r6
 800b99c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b99e:	2001      	movs	r0, #1
 800b9a0:	4240      	negs	r0, r0
		return xReturn;
 800b9a2:	e7f7      	b.n	800b994 <xTaskCreate+0x4c>
					vPortFree( pxStack );
 800b9a4:	0020      	movs	r0, r4
 800b9a6:	f000 fea7 	bl	800c6f8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b9aa:	2001      	movs	r0, #1
 800b9ac:	4240      	negs	r0, r0
 800b9ae:	e7f1      	b.n	800b994 <xTaskCreate+0x4c>

0800b9b0 <vTaskStartScheduler>:
{
 800b9b0:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b9b2:	2400      	movs	r4, #0
{
 800b9b4:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b9b6:	aa07      	add	r2, sp, #28
 800b9b8:	a906      	add	r1, sp, #24
 800b9ba:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b9bc:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b9be:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b9c0:	f7ff fade 	bl	800af80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b9c4:	9b05      	ldr	r3, [sp, #20]
 800b9c6:	9a07      	ldr	r2, [sp, #28]
 800b9c8:	9302      	str	r3, [sp, #8]
 800b9ca:	9b06      	ldr	r3, [sp, #24]
 800b9cc:	4911      	ldr	r1, [pc, #68]	; (800ba14 <vTaskStartScheduler+0x64>)
 800b9ce:	9301      	str	r3, [sp, #4]
 800b9d0:	4811      	ldr	r0, [pc, #68]	; (800ba18 <vTaskStartScheduler+0x68>)
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	9400      	str	r4, [sp, #0]
 800b9d6:	f7ff ff8f 	bl	800b8f8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800b9da:	2800      	cmp	r0, #0
 800b9dc:	d013      	beq.n	800ba06 <vTaskStartScheduler+0x56>
			xReturn = xTimerCreateTimerTask();
 800b9de:	f000 fb17 	bl	800c010 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800b9e2:	2801      	cmp	r0, #1
 800b9e4:	d111      	bne.n	800ba0a <vTaskStartScheduler+0x5a>
		portDISABLE_INTERRUPTS();
 800b9e6:	b672      	cpsid	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b9e8:	4b0c      	ldr	r3, [pc, #48]	; (800ba1c <vTaskStartScheduler+0x6c>)
 800b9ea:	4a0d      	ldr	r2, [pc, #52]	; (800ba20 <vTaskStartScheduler+0x70>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	3354      	adds	r3, #84	; 0x54
 800b9f0:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	4b0b      	ldr	r3, [pc, #44]	; (800ba24 <vTaskStartScheduler+0x74>)
 800b9f6:	4252      	negs	r2, r2
 800b9f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ba28 <vTaskStartScheduler+0x78>)
 800b9fc:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b9fe:	4b0b      	ldr	r3, [pc, #44]	; (800ba2c <vTaskStartScheduler+0x7c>)
 800ba00:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800ba02:	f000 fd93 	bl	800c52c <xPortStartScheduler>
}
 800ba06:	b008      	add	sp, #32
 800ba08:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ba0a:	3001      	adds	r0, #1
 800ba0c:	d1fb      	bne.n	800ba06 <vTaskStartScheduler+0x56>
 800ba0e:	b672      	cpsid	i
 800ba10:	e7fe      	b.n	800ba10 <vTaskStartScheduler+0x60>
 800ba12:	46c0      	nop			; (mov r8, r8)
 800ba14:	08013540 	.word	0x08013540
 800ba18:	0800b869 	.word	0x0800b869
 800ba1c:	200052c0 	.word	0x200052c0
 800ba20:	200002b8 	.word	0x200002b8
 800ba24:	20005768 	.word	0x20005768
 800ba28:	20005788 	.word	0x20005788
 800ba2c:	200057b4 	.word	0x200057b4

0800ba30 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800ba30:	4a02      	ldr	r2, [pc, #8]	; (800ba3c <vTaskSuspendAll+0xc>)
 800ba32:	6813      	ldr	r3, [r2, #0]
 800ba34:	3301      	adds	r3, #1
 800ba36:	6013      	str	r3, [r2, #0]
}
 800ba38:	4770      	bx	lr
 800ba3a:	46c0      	nop			; (mov r8, r8)
 800ba3c:	20005734 	.word	0x20005734

0800ba40 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800ba40:	4b01      	ldr	r3, [pc, #4]	; (800ba48 <xTaskGetTickCount+0x8>)
 800ba42:	6818      	ldr	r0, [r3, #0]
}
 800ba44:	4770      	bx	lr
 800ba46:	46c0      	nop			; (mov r8, r8)
 800ba48:	200057b4 	.word	0x200057b4

0800ba4c <xTaskIncrementTick>:
{
 800ba4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba4e:	46de      	mov	lr, fp
 800ba50:	4657      	mov	r7, sl
 800ba52:	464e      	mov	r6, r9
 800ba54:	4645      	mov	r5, r8
 800ba56:	b5e0      	push	{r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba58:	4b51      	ldr	r3, [pc, #324]	; (800bba0 <xTaskIncrementTick+0x154>)
{
 800ba5a:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d148      	bne.n	800baf4 <xTaskIncrementTick+0xa8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ba62:	4b50      	ldr	r3, [pc, #320]	; (800bba4 <xTaskIncrementTick+0x158>)
 800ba64:	681d      	ldr	r5, [r3, #0]
 800ba66:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800ba68:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ba6a:	2d00      	cmp	r5, #0
 800ba6c:	d050      	beq.n	800bb10 <xTaskIncrementTick+0xc4>
 800ba6e:	4b4e      	ldr	r3, [pc, #312]	; (800bba8 <xTaskIncrementTick+0x15c>)
 800ba70:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba72:	9b01      	ldr	r3, [sp, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	429d      	cmp	r5, r3
 800ba78:	d351      	bcc.n	800bb1e <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba7a:	4f4c      	ldr	r7, [pc, #304]	; (800bbac <xTaskIncrementTick+0x160>)
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d100      	bne.n	800ba86 <xTaskIncrementTick+0x3a>
 800ba84:	e078      	b.n	800bb78 <xTaskIncrementTick+0x12c>
BaseType_t xSwitchRequired = pdFALSE;
 800ba86:	2300      	movs	r3, #0
 800ba88:	4698      	mov	r8, r3
 800ba8a:	4b49      	ldr	r3, [pc, #292]	; (800bbb0 <xTaskIncrementTick+0x164>)
 800ba8c:	469a      	mov	sl, r3
 800ba8e:	4b49      	ldr	r3, [pc, #292]	; (800bbb4 <xTaskIncrementTick+0x168>)
 800ba90:	469b      	mov	fp, r3
					prvAddTaskToReadyList( pxTCB );
 800ba92:	4b49      	ldr	r3, [pc, #292]	; (800bbb8 <xTaskIncrementTick+0x16c>)
 800ba94:	4699      	mov	r9, r3
 800ba96:	e024      	b.n	800bae2 <xTaskIncrementTick+0x96>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba98:	1d26      	adds	r6, r4, #4
 800ba9a:	0030      	movs	r0, r6
 800ba9c:	f7ff fabc 	bl	800b018 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800baa0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d003      	beq.n	800baae <xTaskIncrementTick+0x62>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baa6:	0020      	movs	r0, r4
 800baa8:	3018      	adds	r0, #24
 800baaa:	f7ff fab5 	bl	800b018 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800baae:	464a      	mov	r2, r9
 800bab0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bab2:	6812      	ldr	r2, [r2, #0]
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d901      	bls.n	800babc <xTaskIncrementTick+0x70>
 800bab8:	464a      	mov	r2, r9
 800baba:	6013      	str	r3, [r2, #0]
 800babc:	0098      	lsls	r0, r3, #2
 800babe:	18c0      	adds	r0, r0, r3
 800bac0:	0080      	lsls	r0, r0, #2
 800bac2:	0031      	movs	r1, r6
 800bac4:	4450      	add	r0, sl
 800bac6:	f7ff fa83 	bl	800afd0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800baca:	465b      	mov	r3, fp
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d301      	bcc.n	800bada <xTaskIncrementTick+0x8e>
							xSwitchRequired = pdTRUE;
 800bad6:	2301      	movs	r3, #1
 800bad8:	4698      	mov	r8, r3
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d050      	beq.n	800bb84 <xTaskIncrementTick+0x138>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	68db      	ldr	r3, [r3, #12]
 800bae6:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bae8:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800baea:	429d      	cmp	r5, r3
 800baec:	d2d4      	bcs.n	800ba98 <xTaskIncrementTick+0x4c>
						xNextTaskUnblockTime = xItemValue;
 800baee:	9a01      	ldr	r2, [sp, #4]
 800baf0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800baf2:	e01a      	b.n	800bb2a <xTaskIncrementTick+0xde>
		++xPendedTicks;
 800baf4:	4a31      	ldr	r2, [pc, #196]	; (800bbbc <xTaskIncrementTick+0x170>)
 800baf6:	6813      	ldr	r3, [r2, #0]
 800baf8:	3301      	adds	r3, #1
 800bafa:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800bafc:	2300      	movs	r3, #0
 800bafe:	4698      	mov	r8, r3
}
 800bb00:	4640      	mov	r0, r8
 800bb02:	b003      	add	sp, #12
 800bb04:	bcf0      	pop	{r4, r5, r6, r7}
 800bb06:	46bb      	mov	fp, r7
 800bb08:	46b2      	mov	sl, r6
 800bb0a:	46a9      	mov	r9, r5
 800bb0c:	46a0      	mov	r8, r4
 800bb0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			taskSWITCH_DELAYED_LISTS();
 800bb10:	4b26      	ldr	r3, [pc, #152]	; (800bbac <xTaskIncrementTick+0x160>)
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	6812      	ldr	r2, [r2, #0]
 800bb16:	2a00      	cmp	r2, #0
 800bb18:	d01a      	beq.n	800bb50 <xTaskIncrementTick+0x104>
 800bb1a:	b672      	cpsid	i
 800bb1c:	e7fe      	b.n	800bb1c <xTaskIncrementTick+0xd0>
BaseType_t xSwitchRequired = pdFALSE;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	4698      	mov	r8, r3
 800bb22:	4b23      	ldr	r3, [pc, #140]	; (800bbb0 <xTaskIncrementTick+0x164>)
 800bb24:	469a      	mov	sl, r3
 800bb26:	4b23      	ldr	r3, [pc, #140]	; (800bbb4 <xTaskIncrementTick+0x168>)
 800bb28:	469b      	mov	fp, r3
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bb2a:	465b      	mov	r3, fp
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb30:	0093      	lsls	r3, r2, #2
 800bb32:	189b      	adds	r3, r3, r2
 800bb34:	4652      	mov	r2, sl
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	58d3      	ldr	r3, [r2, r3]
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d901      	bls.n	800bb42 <xTaskIncrementTick+0xf6>
				xSwitchRequired = pdTRUE;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	4698      	mov	r8, r3
			if( xYieldPending != pdFALSE )
 800bb42:	4b1f      	ldr	r3, [pc, #124]	; (800bbc0 <xTaskIncrementTick+0x174>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d0da      	beq.n	800bb00 <xTaskIncrementTick+0xb4>
				xSwitchRequired = pdTRUE;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	4698      	mov	r8, r3
 800bb4e:	e7d7      	b.n	800bb00 <xTaskIncrementTick+0xb4>
			taskSWITCH_DELAYED_LISTS();
 800bb50:	4a1c      	ldr	r2, [pc, #112]	; (800bbc4 <xTaskIncrementTick+0x178>)
 800bb52:	6819      	ldr	r1, [r3, #0]
 800bb54:	6810      	ldr	r0, [r2, #0]
 800bb56:	6018      	str	r0, [r3, #0]
 800bb58:	6011      	str	r1, [r2, #0]
 800bb5a:	491b      	ldr	r1, [pc, #108]	; (800bbc8 <xTaskIncrementTick+0x17c>)
 800bb5c:	680a      	ldr	r2, [r1, #0]
 800bb5e:	3201      	adds	r2, #1
 800bb60:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb62:	681a      	ldr	r2, [r3, #0]
 800bb64:	6812      	ldr	r2, [r2, #0]
 800bb66:	2a00      	cmp	r2, #0
 800bb68:	d111      	bne.n	800bb8e <xTaskIncrementTick+0x142>
		xNextTaskUnblockTime = portMAX_DELAY;
 800bb6a:	4b0f      	ldr	r3, [pc, #60]	; (800bba8 <xTaskIncrementTick+0x15c>)
 800bb6c:	001a      	movs	r2, r3
 800bb6e:	9301      	str	r3, [sp, #4]
 800bb70:	2301      	movs	r3, #1
 800bb72:	425b      	negs	r3, r3
 800bb74:	6013      	str	r3, [r2, #0]
 800bb76:	e77c      	b.n	800ba72 <xTaskIncrementTick+0x26>
BaseType_t xSwitchRequired = pdFALSE;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	4698      	mov	r8, r3
 800bb7c:	4b0c      	ldr	r3, [pc, #48]	; (800bbb0 <xTaskIncrementTick+0x164>)
 800bb7e:	469a      	mov	sl, r3
 800bb80:	4b0c      	ldr	r3, [pc, #48]	; (800bbb4 <xTaskIncrementTick+0x168>)
 800bb82:	469b      	mov	fp, r3
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb84:	2301      	movs	r3, #1
 800bb86:	9a01      	ldr	r2, [sp, #4]
 800bb88:	425b      	negs	r3, r3
 800bb8a:	6013      	str	r3, [r2, #0]
					break;
 800bb8c:	e7cd      	b.n	800bb2a <xTaskIncrementTick+0xde>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb8e:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb90:	4a05      	ldr	r2, [pc, #20]	; (800bba8 <xTaskIncrementTick+0x15c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb92:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb94:	9201      	str	r2, [sp, #4]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	6013      	str	r3, [r2, #0]
}
 800bb9c:	e769      	b.n	800ba72 <xTaskIncrementTick+0x26>
 800bb9e:	46c0      	nop			; (mov r8, r8)
 800bba0:	20005734 	.word	0x20005734
 800bba4:	200057b4 	.word	0x200057b4
 800bba8:	20005768 	.word	0x20005768
 800bbac:	200052c4 	.word	0x200052c4
 800bbb0:	200052cc 	.word	0x200052cc
 800bbb4:	200052c0 	.word	0x200052c0
 800bbb8:	2000573c 	.word	0x2000573c
 800bbbc:	20005770 	.word	0x20005770
 800bbc0:	200057b8 	.word	0x200057b8
 800bbc4:	200052c8 	.word	0x200052c8
 800bbc8:	2000576c 	.word	0x2000576c

0800bbcc <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 800bbcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbce:	46de      	mov	lr, fp
 800bbd0:	4657      	mov	r7, sl
 800bbd2:	464e      	mov	r6, r9
 800bbd4:	4645      	mov	r5, r8
 800bbd6:	b5e0      	push	{r5, r6, r7, lr}
	taskENTER_CRITICAL();
 800bbd8:	f000 fc32 	bl	800c440 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800bbdc:	4b36      	ldr	r3, [pc, #216]	; (800bcb8 <xTaskResumeAll.part.0+0xec>)
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	3a01      	subs	r2, #1
 800bbe2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d154      	bne.n	800bc94 <xTaskResumeAll.part.0+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bbea:	4b34      	ldr	r3, [pc, #208]	; (800bcbc <xTaskResumeAll.part.0+0xf0>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d050      	beq.n	800bc94 <xTaskResumeAll.part.0+0xc8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bbf2:	4e33      	ldr	r6, [pc, #204]	; (800bcc0 <xTaskResumeAll.part.0+0xf4>)
 800bbf4:	6833      	ldr	r3, [r6, #0]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d05a      	beq.n	800bcb0 <xTaskResumeAll.part.0+0xe4>
 800bbfa:	4b32      	ldr	r3, [pc, #200]	; (800bcc4 <xTaskResumeAll.part.0+0xf8>)
 800bbfc:	4f32      	ldr	r7, [pc, #200]	; (800bcc8 <xTaskResumeAll.part.0+0xfc>)
 800bbfe:	4699      	mov	r9, r3
 800bc00:	4b32      	ldr	r3, [pc, #200]	; (800bccc <xTaskResumeAll.part.0+0x100>)
 800bc02:	4698      	mov	r8, r3
 800bc04:	4b32      	ldr	r3, [pc, #200]	; (800bcd0 <xTaskResumeAll.part.0+0x104>)
 800bc06:	469a      	mov	sl, r3
						xYieldPending = pdTRUE;
 800bc08:	2301      	movs	r3, #1
 800bc0a:	469b      	mov	fp, r3
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc0c:	68f3      	ldr	r3, [r6, #12]
 800bc0e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc10:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc12:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc14:	3018      	adds	r0, #24
 800bc16:	f7ff f9ff 	bl	800b018 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc1a:	0028      	movs	r0, r5
 800bc1c:	f7ff f9fc 	bl	800b018 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc20:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bc22:	683a      	ldr	r2, [r7, #0]
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d900      	bls.n	800bc2a <xTaskResumeAll.part.0+0x5e>
 800bc28:	603b      	str	r3, [r7, #0]
 800bc2a:	0098      	lsls	r0, r3, #2
 800bc2c:	18c0      	adds	r0, r0, r3
 800bc2e:	0080      	lsls	r0, r0, #2
 800bc30:	0029      	movs	r1, r5
 800bc32:	4448      	add	r0, r9
 800bc34:	f7ff f9cc 	bl	800afd0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc38:	4643      	mov	r3, r8
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bc3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d302      	bcc.n	800bc4a <xTaskResumeAll.part.0+0x7e>
						xYieldPending = pdTRUE;
 800bc44:	4653      	mov	r3, sl
 800bc46:	465a      	mov	r2, fp
 800bc48:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc4a:	6833      	ldr	r3, [r6, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d1dd      	bne.n	800bc0c <xTaskResumeAll.part.0+0x40>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc50:	4b20      	ldr	r3, [pc, #128]	; (800bcd4 <xTaskResumeAll.part.0+0x108>)
 800bc52:	681a      	ldr	r2, [r3, #0]
 800bc54:	6812      	ldr	r2, [r2, #0]
 800bc56:	2a00      	cmp	r2, #0
 800bc58:	d026      	beq.n	800bca8 <xTaskResumeAll.part.0+0xdc>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bc5e:	68db      	ldr	r3, [r3, #12]
 800bc60:	685a      	ldr	r2, [r3, #4]
 800bc62:	4b1d      	ldr	r3, [pc, #116]	; (800bcd8 <xTaskResumeAll.part.0+0x10c>)
 800bc64:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bc66:	4e1d      	ldr	r6, [pc, #116]	; (800bcdc <xTaskResumeAll.part.0+0x110>)
 800bc68:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800bc6a:	2c00      	cmp	r4, #0
 800bc6c:	d00a      	beq.n	800bc84 <xTaskResumeAll.part.0+0xb8>
								xYieldPending = pdTRUE;
 800bc6e:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 800bc70:	f7ff feec 	bl	800ba4c <xTaskIncrementTick>
 800bc74:	2800      	cmp	r0, #0
 800bc76:	d001      	beq.n	800bc7c <xTaskResumeAll.part.0+0xb0>
								xYieldPending = pdTRUE;
 800bc78:	4653      	mov	r3, sl
 800bc7a:	601d      	str	r5, [r3, #0]
							--xPendedCounts;
 800bc7c:	3c01      	subs	r4, #1
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bc7e:	2c00      	cmp	r4, #0
 800bc80:	d1f6      	bne.n	800bc70 <xTaskResumeAll.part.0+0xa4>
						xPendedTicks = 0;
 800bc82:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800bc84:	4653      	mov	r3, sl
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d003      	beq.n	800bc94 <xTaskResumeAll.part.0+0xc8>
					taskYIELD_IF_USING_PREEMPTION();
 800bc8c:	f000 fbcc 	bl	800c428 <vPortYield>
						xAlreadyYielded = pdTRUE;
 800bc90:	2401      	movs	r4, #1
 800bc92:	e000      	b.n	800bc96 <xTaskResumeAll.part.0+0xca>
BaseType_t xAlreadyYielded = pdFALSE;
 800bc94:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800bc96:	f000 fbdf 	bl	800c458 <vPortExitCritical>
}
 800bc9a:	0020      	movs	r0, r4
 800bc9c:	bcf0      	pop	{r4, r5, r6, r7}
 800bc9e:	46bb      	mov	fp, r7
 800bca0:	46b2      	mov	sl, r6
 800bca2:	46a9      	mov	r9, r5
 800bca4:	46a0      	mov	r8, r4
 800bca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 800bca8:	4b0b      	ldr	r3, [pc, #44]	; (800bcd8 <xTaskResumeAll.part.0+0x10c>)
 800bcaa:	3a01      	subs	r2, #1
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	e7da      	b.n	800bc66 <xTaskResumeAll.part.0+0x9a>
 800bcb0:	4b07      	ldr	r3, [pc, #28]	; (800bcd0 <xTaskResumeAll.part.0+0x104>)
 800bcb2:	469a      	mov	sl, r3
 800bcb4:	e7d7      	b.n	800bc66 <xTaskResumeAll.part.0+0x9a>
 800bcb6:	46c0      	nop			; (mov r8, r8)
 800bcb8:	20005734 	.word	0x20005734
 800bcbc:	2000572c 	.word	0x2000572c
 800bcc0:	20005774 	.word	0x20005774
 800bcc4:	200052cc 	.word	0x200052cc
 800bcc8:	2000573c 	.word	0x2000573c
 800bccc:	200052c0 	.word	0x200052c0
 800bcd0:	200057b8 	.word	0x200057b8
 800bcd4:	200052c4 	.word	0x200052c4
 800bcd8:	20005768 	.word	0x20005768
 800bcdc:	20005770 	.word	0x20005770

0800bce0 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 800bce0:	4b04      	ldr	r3, [pc, #16]	; (800bcf4 <xTaskResumeAll+0x14>)
{
 800bce2:	b510      	push	{r4, lr}
	configASSERT( uxSchedulerSuspended );
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d101      	bne.n	800bcee <xTaskResumeAll+0xe>
 800bcea:	b672      	cpsid	i
 800bcec:	e7fe      	b.n	800bcec <xTaskResumeAll+0xc>
 800bcee:	f7ff ff6d 	bl	800bbcc <xTaskResumeAll.part.0>
}
 800bcf2:	bd10      	pop	{r4, pc}
 800bcf4:	20005734 	.word	0x20005734

0800bcf8 <vTaskDelay>:
	{
 800bcf8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d014      	beq.n	800bd28 <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 800bcfe:	4c0c      	ldr	r4, [pc, #48]	; (800bd30 <vTaskDelay+0x38>)
 800bd00:	6823      	ldr	r3, [r4, #0]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d001      	beq.n	800bd0a <vTaskDelay+0x12>
 800bd06:	b672      	cpsid	i
 800bd08:	e7fe      	b.n	800bd08 <vTaskDelay+0x10>
	++uxSchedulerSuspended;
 800bd0a:	6823      	ldr	r3, [r4, #0]
 800bd0c:	3301      	adds	r3, #1
 800bd0e:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bd10:	2100      	movs	r1, #0
 800bd12:	f7ff fd13 	bl	800b73c <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 800bd16:	6823      	ldr	r3, [r4, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d101      	bne.n	800bd20 <vTaskDelay+0x28>
 800bd1c:	b672      	cpsid	i
 800bd1e:	e7fe      	b.n	800bd1e <vTaskDelay+0x26>
 800bd20:	f7ff ff54 	bl	800bbcc <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 800bd24:	2800      	cmp	r0, #0
 800bd26:	d101      	bne.n	800bd2c <vTaskDelay+0x34>
			portYIELD_WITHIN_API();
 800bd28:	f000 fb7e 	bl	800c428 <vPortYield>
	}
 800bd2c:	bd10      	pop	{r4, pc}
 800bd2e:	46c0      	nop			; (mov r8, r8)
 800bd30:	20005734 	.word	0x20005734

0800bd34 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bd34:	4b17      	ldr	r3, [pc, #92]	; (800bd94 <vTaskSwitchContext+0x60>)
{
 800bd36:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d003      	beq.n	800bd46 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 800bd3e:	2201      	movs	r2, #1
 800bd40:	4b15      	ldr	r3, [pc, #84]	; (800bd98 <vTaskSwitchContext+0x64>)
 800bd42:	601a      	str	r2, [r3, #0]
}
 800bd44:	bd30      	pop	{r4, r5, pc}
		xYieldPending = pdFALSE;
 800bd46:	4a14      	ldr	r2, [pc, #80]	; (800bd98 <vTaskSwitchContext+0x64>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd48:	4c14      	ldr	r4, [pc, #80]	; (800bd9c <vTaskSwitchContext+0x68>)
		xYieldPending = pdFALSE;
 800bd4a:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd4c:	6823      	ldr	r3, [r4, #0]
 800bd4e:	4814      	ldr	r0, [pc, #80]	; (800bda0 <vTaskSwitchContext+0x6c>)
 800bd50:	e002      	b.n	800bd58 <vTaskSwitchContext+0x24>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d019      	beq.n	800bd8a <vTaskSwitchContext+0x56>
 800bd56:	3b01      	subs	r3, #1
 800bd58:	0099      	lsls	r1, r3, #2
 800bd5a:	18ca      	adds	r2, r1, r3
 800bd5c:	0092      	lsls	r2, r2, #2
 800bd5e:	5882      	ldr	r2, [r0, r2]
 800bd60:	2a00      	cmp	r2, #0
 800bd62:	d0f6      	beq.n	800bd52 <vTaskSwitchContext+0x1e>
 800bd64:	18c9      	adds	r1, r1, r3
 800bd66:	0089      	lsls	r1, r1, #2
 800bd68:	1845      	adds	r5, r0, r1
 800bd6a:	686a      	ldr	r2, [r5, #4]
 800bd6c:	3108      	adds	r1, #8
 800bd6e:	6852      	ldr	r2, [r2, #4]
 800bd70:	1840      	adds	r0, r0, r1
 800bd72:	606a      	str	r2, [r5, #4]
 800bd74:	4282      	cmp	r2, r0
 800bd76:	d00a      	beq.n	800bd8e <vTaskSwitchContext+0x5a>
 800bd78:	68d1      	ldr	r1, [r2, #12]
 800bd7a:	4a0a      	ldr	r2, [pc, #40]	; (800bda4 <vTaskSwitchContext+0x70>)
 800bd7c:	6011      	str	r1, [r2, #0]
 800bd7e:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bd80:	6813      	ldr	r3, [r2, #0]
 800bd82:	4a09      	ldr	r2, [pc, #36]	; (800bda8 <vTaskSwitchContext+0x74>)
 800bd84:	3354      	adds	r3, #84	; 0x54
 800bd86:	6013      	str	r3, [r2, #0]
}
 800bd88:	e7dc      	b.n	800bd44 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd8a:	b672      	cpsid	i
 800bd8c:	e7fe      	b.n	800bd8c <vTaskSwitchContext+0x58>
 800bd8e:	6852      	ldr	r2, [r2, #4]
 800bd90:	606a      	str	r2, [r5, #4]
 800bd92:	e7f1      	b.n	800bd78 <vTaskSwitchContext+0x44>
 800bd94:	20005734 	.word	0x20005734
 800bd98:	200057b8 	.word	0x200057b8
 800bd9c:	2000573c 	.word	0x2000573c
 800bda0:	200052cc 	.word	0x200052cc
 800bda4:	200052c0 	.word	0x200052c0
 800bda8:	200002b8 	.word	0x200002b8

0800bdac <vTaskPlaceOnEventList>:
{
 800bdac:	b510      	push	{r4, lr}
 800bdae:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	d009      	beq.n	800bdc8 <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bdb4:	4b05      	ldr	r3, [pc, #20]	; (800bdcc <vTaskPlaceOnEventList+0x20>)
 800bdb6:	6819      	ldr	r1, [r3, #0]
 800bdb8:	3118      	adds	r1, #24
 800bdba:	f7ff f915 	bl	800afe8 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bdbe:	2101      	movs	r1, #1
 800bdc0:	0020      	movs	r0, r4
 800bdc2:	f7ff fcbb 	bl	800b73c <prvAddCurrentTaskToDelayedList>
}
 800bdc6:	bd10      	pop	{r4, pc}
	configASSERT( pxEventList );
 800bdc8:	b672      	cpsid	i
 800bdca:	e7fe      	b.n	800bdca <vTaskPlaceOnEventList+0x1e>
 800bdcc:	200052c0 	.word	0x200052c0

0800bdd0 <vTaskPlaceOnEventListRestricted>:
	{
 800bdd0:	b570      	push	{r4, r5, r6, lr}
 800bdd2:	000d      	movs	r5, r1
 800bdd4:	0014      	movs	r4, r2
		configASSERT( pxEventList );
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	d00d      	beq.n	800bdf6 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bdda:	4b08      	ldr	r3, [pc, #32]	; (800bdfc <vTaskPlaceOnEventListRestricted+0x2c>)
 800bddc:	6819      	ldr	r1, [r3, #0]
 800bdde:	3118      	adds	r1, #24
 800bde0:	f7ff f8f6 	bl	800afd0 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800bde4:	2c00      	cmp	r4, #0
 800bde6:	d001      	beq.n	800bdec <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
 800bde8:	2501      	movs	r5, #1
 800bdea:	426d      	negs	r5, r5
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bdec:	0028      	movs	r0, r5
 800bdee:	0021      	movs	r1, r4
 800bdf0:	f7ff fca4 	bl	800b73c <prvAddCurrentTaskToDelayedList>
	}
 800bdf4:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
 800bdf6:	b672      	cpsid	i
 800bdf8:	e7fe      	b.n	800bdf8 <vTaskPlaceOnEventListRestricted+0x28>
 800bdfa:	46c0      	nop			; (mov r8, r8)
 800bdfc:	200052c0 	.word	0x200052c0

0800be00 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be00:	68c3      	ldr	r3, [r0, #12]
{
 800be02:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be04:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800be06:	2c00      	cmp	r4, #0
 800be08:	d02b      	beq.n	800be62 <xTaskRemoveFromEventList+0x62>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800be0a:	0025      	movs	r5, r4
 800be0c:	3518      	adds	r5, #24
 800be0e:	0028      	movs	r0, r5
 800be10:	f7ff f902 	bl	800b018 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be14:	4b14      	ldr	r3, [pc, #80]	; (800be68 <xTaskRemoveFromEventList+0x68>)
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d00f      	beq.n	800be3c <xTaskRemoveFromEventList+0x3c>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800be1c:	0029      	movs	r1, r5
 800be1e:	4813      	ldr	r0, [pc, #76]	; (800be6c <xTaskRemoveFromEventList+0x6c>)
 800be20:	f7ff f8d6 	bl	800afd0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be24:	4b12      	ldr	r3, [pc, #72]	; (800be70 <xTaskRemoveFromEventList+0x70>)
 800be26:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800be28:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 800be2a:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800be2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be2e:	429a      	cmp	r2, r3
 800be30:	d903      	bls.n	800be3a <xTaskRemoveFromEventList+0x3a>
		xYieldPending = pdTRUE;
 800be32:	2201      	movs	r2, #1
 800be34:	4b0f      	ldr	r3, [pc, #60]	; (800be74 <xTaskRemoveFromEventList+0x74>)
		xReturn = pdTRUE;
 800be36:	3001      	adds	r0, #1
		xYieldPending = pdTRUE;
 800be38:	601a      	str	r2, [r3, #0]
}
 800be3a:	bd70      	pop	{r4, r5, r6, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800be3c:	1d25      	adds	r5, r4, #4
 800be3e:	0028      	movs	r0, r5
 800be40:	f7ff f8ea 	bl	800b018 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800be44:	4a0c      	ldr	r2, [pc, #48]	; (800be78 <xTaskRemoveFromEventList+0x78>)
 800be46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800be48:	6811      	ldr	r1, [r2, #0]
 800be4a:	428b      	cmp	r3, r1
 800be4c:	d900      	bls.n	800be50 <xTaskRemoveFromEventList+0x50>
 800be4e:	6013      	str	r3, [r2, #0]
 800be50:	0098      	lsls	r0, r3, #2
 800be52:	18c0      	adds	r0, r0, r3
 800be54:	4b09      	ldr	r3, [pc, #36]	; (800be7c <xTaskRemoveFromEventList+0x7c>)
 800be56:	0080      	lsls	r0, r0, #2
 800be58:	0029      	movs	r1, r5
 800be5a:	18c0      	adds	r0, r0, r3
 800be5c:	f7ff f8b8 	bl	800afd0 <vListInsertEnd>
 800be60:	e7e0      	b.n	800be24 <xTaskRemoveFromEventList+0x24>
	configASSERT( pxUnblockedTCB );
 800be62:	b672      	cpsid	i
 800be64:	e7fe      	b.n	800be64 <xTaskRemoveFromEventList+0x64>
 800be66:	46c0      	nop			; (mov r8, r8)
 800be68:	20005734 	.word	0x20005734
 800be6c:	20005774 	.word	0x20005774
 800be70:	200052c0 	.word	0x200052c0
 800be74:	200057b8 	.word	0x200057b8
 800be78:	2000573c 	.word	0x2000573c
 800be7c:	200052cc 	.word	0x200052cc

0800be80 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800be80:	4b03      	ldr	r3, [pc, #12]	; (800be90 <vTaskInternalSetTimeOutState+0x10>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800be86:	4b03      	ldr	r3, [pc, #12]	; (800be94 <vTaskInternalSetTimeOutState+0x14>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	6043      	str	r3, [r0, #4]
}
 800be8c:	4770      	bx	lr
 800be8e:	46c0      	nop			; (mov r8, r8)
 800be90:	2000576c 	.word	0x2000576c
 800be94:	200057b4 	.word	0x200057b4

0800be98 <xTaskCheckForTimeOut>:
{
 800be98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be9a:	46c6      	mov	lr, r8
 800be9c:	0004      	movs	r4, r0
 800be9e:	000d      	movs	r5, r1
 800bea0:	b500      	push	{lr}
	configASSERT( pxTimeOut );
 800bea2:	2800      	cmp	r0, #0
 800bea4:	d025      	beq.n	800bef2 <xTaskCheckForTimeOut+0x5a>
	configASSERT( pxTicksToWait );
 800bea6:	2900      	cmp	r1, #0
 800bea8:	d021      	beq.n	800beee <xTaskCheckForTimeOut+0x56>
	taskENTER_CRITICAL();
 800beaa:	f000 fac9 	bl	800c440 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800beae:	4a15      	ldr	r2, [pc, #84]	; (800bf04 <xTaskCheckForTimeOut+0x6c>)
			if( *pxTicksToWait == portMAX_DELAY )
 800beb0:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800beb2:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800beb4:	1c58      	adds	r0, r3, #1
 800beb6:	d01e      	beq.n	800bef6 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800beb8:	4f13      	ldr	r7, [pc, #76]	; (800bf08 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800beba:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bebc:	683e      	ldr	r6, [r7, #0]
 800bebe:	46b0      	mov	r8, r6
 800bec0:	6826      	ldr	r6, [r4, #0]
 800bec2:	4546      	cmp	r6, r8
 800bec4:	d002      	beq.n	800becc <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
 800bec6:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bec8:	4288      	cmp	r0, r1
 800beca:	d90a      	bls.n	800bee2 <xTaskCheckForTimeOut+0x4a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800becc:	1a0e      	subs	r6, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bece:	42b3      	cmp	r3, r6
 800bed0:	d913      	bls.n	800befa <xTaskCheckForTimeOut+0x62>
			xReturn = pdFALSE;
 800bed2:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 800bed4:	1a5b      	subs	r3, r3, r1
 800bed6:	181b      	adds	r3, r3, r0
 800bed8:	602b      	str	r3, [r5, #0]
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	6023      	str	r3, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bede:	6813      	ldr	r3, [r2, #0]
 800bee0:	6063      	str	r3, [r4, #4]
	taskEXIT_CRITICAL();
 800bee2:	f000 fab9 	bl	800c458 <vPortExitCritical>
}
 800bee6:	0030      	movs	r0, r6
 800bee8:	bc80      	pop	{r7}
 800beea:	46b8      	mov	r8, r7
 800beec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( pxTicksToWait );
 800beee:	b672      	cpsid	i
 800bef0:	e7fe      	b.n	800bef0 <xTaskCheckForTimeOut+0x58>
	configASSERT( pxTimeOut );
 800bef2:	b672      	cpsid	i
 800bef4:	e7fe      	b.n	800bef4 <xTaskCheckForTimeOut+0x5c>
				xReturn = pdFALSE;
 800bef6:	2600      	movs	r6, #0
 800bef8:	e7f3      	b.n	800bee2 <xTaskCheckForTimeOut+0x4a>
			*pxTicksToWait = 0;
 800befa:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 800befc:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 800befe:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 800bf00:	e7ef      	b.n	800bee2 <xTaskCheckForTimeOut+0x4a>
 800bf02:	46c0      	nop			; (mov r8, r8)
 800bf04:	200057b4 	.word	0x200057b4
 800bf08:	2000576c 	.word	0x2000576c

0800bf0c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	4b01      	ldr	r3, [pc, #4]	; (800bf14 <vTaskMissedYield+0x8>)
 800bf10:	601a      	str	r2, [r3, #0]
}
 800bf12:	4770      	bx	lr
 800bf14:	200057b8 	.word	0x200057b8

0800bf18 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800bf18:	4b05      	ldr	r3, [pc, #20]	; (800bf30 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bf1a:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d004      	beq.n	800bf2c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf22:	4b04      	ldr	r3, [pc, #16]	; (800bf34 <xTaskGetSchedulerState+0x1c>)
 800bf24:	6818      	ldr	r0, [r3, #0]
 800bf26:	4243      	negs	r3, r0
 800bf28:	4158      	adcs	r0, r3
 800bf2a:	0040      	lsls	r0, r0, #1
	}
 800bf2c:	4770      	bx	lr
 800bf2e:	46c0      	nop			; (mov r8, r8)
 800bf30:	20005788 	.word	0x20005788
 800bf34:	20005734 	.word	0x20005734

0800bf38 <xTaskPriorityDisinherit>:
	{
 800bf38:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	d010      	beq.n	800bf60 <xTaskPriorityDisinherit+0x28>
			configASSERT( pxTCB == pxCurrentTCB );
 800bf3e:	4b16      	ldr	r3, [pc, #88]	; (800bf98 <xTaskPriorityDisinherit+0x60>)
 800bf40:	681c      	ldr	r4, [r3, #0]
 800bf42:	4284      	cmp	r4, r0
 800bf44:	d001      	beq.n	800bf4a <xTaskPriorityDisinherit+0x12>
 800bf46:	b672      	cpsid	i
 800bf48:	e7fe      	b.n	800bf48 <xTaskPriorityDisinherit+0x10>
			configASSERT( pxTCB->uxMutexesHeld );
 800bf4a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d009      	beq.n	800bf64 <xTaskPriorityDisinherit+0x2c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf50:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bf52:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 800bf54:	3b01      	subs	r3, #1
 800bf56:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bf58:	4291      	cmp	r1, r2
 800bf5a:	d001      	beq.n	800bf60 <xTaskPriorityDisinherit+0x28>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d003      	beq.n	800bf68 <xTaskPriorityDisinherit+0x30>
	BaseType_t xReturn = pdFALSE;
 800bf60:	2000      	movs	r0, #0
	}
 800bf62:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB->uxMutexesHeld );
 800bf64:	b672      	cpsid	i
 800bf66:	e7fe      	b.n	800bf66 <xTaskPriorityDisinherit+0x2e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf68:	1d25      	adds	r5, r4, #4
 800bf6a:	0028      	movs	r0, r5
 800bf6c:	f7ff f854 	bl	800b018 <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf70:	2238      	movs	r2, #56	; 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf72:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf74:	1ad2      	subs	r2, r2, r3
 800bf76:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800bf78:	4a08      	ldr	r2, [pc, #32]	; (800bf9c <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bf7a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800bf7c:	6811      	ldr	r1, [r2, #0]
 800bf7e:	428b      	cmp	r3, r1
 800bf80:	d900      	bls.n	800bf84 <xTaskPriorityDisinherit+0x4c>
 800bf82:	6013      	str	r3, [r2, #0]
 800bf84:	0098      	lsls	r0, r3, #2
 800bf86:	18c0      	adds	r0, r0, r3
 800bf88:	4b05      	ldr	r3, [pc, #20]	; (800bfa0 <xTaskPriorityDisinherit+0x68>)
 800bf8a:	0080      	lsls	r0, r0, #2
 800bf8c:	18c0      	adds	r0, r0, r3
 800bf8e:	0029      	movs	r1, r5
 800bf90:	f7ff f81e 	bl	800afd0 <vListInsertEnd>
					xReturn = pdTRUE;
 800bf94:	2001      	movs	r0, #1
		return xReturn;
 800bf96:	e7e4      	b.n	800bf62 <xTaskPriorityDisinherit+0x2a>
 800bf98:	200052c0 	.word	0x200052c0
 800bf9c:	2000573c 	.word	0x2000573c
 800bfa0:	200052cc 	.word	0x200052cc

0800bfa4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bfa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfa6:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bfa8:	f000 fa4a 	bl	800c440 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bfac:	4c10      	ldr	r4, [pc, #64]	; (800bff0 <prvCheckForValidListAndQueue+0x4c>)
 800bfae:	6825      	ldr	r5, [r4, #0]
 800bfb0:	2d00      	cmp	r5, #0
 800bfb2:	d003      	beq.n	800bfbc <prvCheckForValidListAndQueue+0x18>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bfb4:	f000 fa50 	bl	800c458 <vPortExitCritical>
}
 800bfb8:	b003      	add	sp, #12
 800bfba:	bdf0      	pop	{r4, r5, r6, r7, pc}
			vListInitialise( &xActiveTimerList1 );
 800bfbc:	4f0d      	ldr	r7, [pc, #52]	; (800bff4 <prvCheckForValidListAndQueue+0x50>)
 800bfbe:	0038      	movs	r0, r7
 800bfc0:	f7fe fff6 	bl	800afb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bfc4:	4e0c      	ldr	r6, [pc, #48]	; (800bff8 <prvCheckForValidListAndQueue+0x54>)
 800bfc6:	0030      	movs	r0, r6
 800bfc8:	f7fe fff2 	bl	800afb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bfcc:	4b0b      	ldr	r3, [pc, #44]	; (800bffc <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bfce:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 800bfd0:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bfd2:	4b0b      	ldr	r3, [pc, #44]	; (800c000 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bfd4:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 800bfd6:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bfd8:	4a0a      	ldr	r2, [pc, #40]	; (800c004 <prvCheckForValidListAndQueue+0x60>)
 800bfda:	4b0b      	ldr	r3, [pc, #44]	; (800c008 <prvCheckForValidListAndQueue+0x64>)
 800bfdc:	9500      	str	r5, [sp, #0]
 800bfde:	f7ff f91f 	bl	800b220 <xQueueGenericCreateStatic>
 800bfe2:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800bfe4:	2800      	cmp	r0, #0
 800bfe6:	d0e5      	beq.n	800bfb4 <prvCheckForValidListAndQueue+0x10>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bfe8:	4908      	ldr	r1, [pc, #32]	; (800c00c <prvCheckForValidListAndQueue+0x68>)
 800bfea:	f7ff fae9 	bl	800b5c0 <vQueueAddToRegistry>
 800bfee:	e7e1      	b.n	800bfb4 <prvCheckForValidListAndQueue+0x10>
 800bff0:	200058e0 	.word	0x200058e0
 800bff4:	20005864 	.word	0x20005864
 800bff8:	20005878 	.word	0x20005878
 800bffc:	200057bc 	.word	0x200057bc
 800c000:	200057c0 	.word	0x200057c0
 800c004:	200057c4 	.word	0x200057c4
 800c008:	20005890 	.word	0x20005890
 800c00c:	08013548 	.word	0x08013548

0800c010 <xTimerCreateTimerTask>:
{
 800c010:	b500      	push	{lr}
 800c012:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 800c014:	f7ff ffc6 	bl	800bfa4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800c018:	4b10      	ldr	r3, [pc, #64]	; (800c05c <xTimerCreateTimerTask+0x4c>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d01a      	beq.n	800c056 <xTimerCreateTimerTask+0x46>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c020:	2300      	movs	r3, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c022:	aa07      	add	r2, sp, #28
 800c024:	a906      	add	r1, sp, #24
 800c026:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c028:	9305      	str	r3, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c02a:	9306      	str	r3, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c02c:	f7fe ffb4 	bl	800af98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c030:	9b05      	ldr	r3, [sp, #20]
 800c032:	9a07      	ldr	r2, [sp, #28]
 800c034:	9302      	str	r3, [sp, #8]
 800c036:	9b06      	ldr	r3, [sp, #24]
 800c038:	4909      	ldr	r1, [pc, #36]	; (800c060 <xTimerCreateTimerTask+0x50>)
 800c03a:	9301      	str	r3, [sp, #4]
 800c03c:	2302      	movs	r3, #2
 800c03e:	4809      	ldr	r0, [pc, #36]	; (800c064 <xTimerCreateTimerTask+0x54>)
 800c040:	9300      	str	r3, [sp, #0]
 800c042:	2300      	movs	r3, #0
 800c044:	f7ff fc58 	bl	800b8f8 <xTaskCreateStatic>
 800c048:	4b07      	ldr	r3, [pc, #28]	; (800c068 <xTimerCreateTimerTask+0x58>)
 800c04a:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800c04c:	2800      	cmp	r0, #0
 800c04e:	d002      	beq.n	800c056 <xTimerCreateTimerTask+0x46>
}
 800c050:	2001      	movs	r0, #1
 800c052:	b009      	add	sp, #36	; 0x24
 800c054:	bd00      	pop	{pc}
	configASSERT( xReturn );
 800c056:	b672      	cpsid	i
 800c058:	e7fe      	b.n	800c058 <xTimerCreateTimerTask+0x48>
 800c05a:	46c0      	nop			; (mov r8, r8)
 800c05c:	200058e0 	.word	0x200058e0
 800c060:	08013550 	.word	0x08013550
 800c064:	0800c149 	.word	0x0800c149
 800c068:	200058e4 	.word	0x200058e4

0800c06c <xTimerGenericCommand>:
{
 800c06c:	b570      	push	{r4, r5, r6, lr}
 800c06e:	001c      	movs	r4, r3
 800c070:	b084      	sub	sp, #16
	configASSERT( xTimer );
 800c072:	2800      	cmp	r0, #0
 800c074:	d016      	beq.n	800c0a4 <xTimerGenericCommand+0x38>
	if( xTimerQueue != NULL )
 800c076:	4e13      	ldr	r6, [pc, #76]	; (800c0c4 <xTimerGenericCommand+0x58>)
 800c078:	6835      	ldr	r5, [r6, #0]
 800c07a:	2d00      	cmp	r5, #0
 800c07c:	d00f      	beq.n	800c09e <xTimerGenericCommand+0x32>
		xMessage.xMessageID = xCommandID;
 800c07e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c080:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c082:	9002      	str	r0, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c084:	2905      	cmp	r1, #5
 800c086:	dc0f      	bgt.n	800c0a8 <xTimerGenericCommand+0x3c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c088:	f7ff ff46 	bl	800bf18 <xTaskGetSchedulerState>
 800c08c:	2802      	cmp	r0, #2
 800c08e:	d012      	beq.n	800c0b6 <xTimerGenericCommand+0x4a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c090:	2300      	movs	r3, #0
 800c092:	2200      	movs	r2, #0
 800c094:	4669      	mov	r1, sp
 800c096:	6830      	ldr	r0, [r6, #0]
 800c098:	f7ff f900 	bl	800b29c <xQueueGenericSend>
 800c09c:	e000      	b.n	800c0a0 <xTimerGenericCommand+0x34>
BaseType_t xReturn = pdFAIL;
 800c09e:	2000      	movs	r0, #0
}
 800c0a0:	b004      	add	sp, #16
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( xTimer );
 800c0a4:	b672      	cpsid	i
 800c0a6:	e7fe      	b.n	800c0a6 <xTimerGenericCommand+0x3a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	0022      	movs	r2, r4
 800c0ac:	4669      	mov	r1, sp
 800c0ae:	0028      	movs	r0, r5
 800c0b0:	f7ff f98e 	bl	800b3d0 <xQueueGenericSendFromISR>
 800c0b4:	e7f4      	b.n	800c0a0 <xTimerGenericCommand+0x34>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	4669      	mov	r1, sp
 800c0ba:	6830      	ldr	r0, [r6, #0]
 800c0bc:	9a08      	ldr	r2, [sp, #32]
 800c0be:	f7ff f8ed 	bl	800b29c <xQueueGenericSend>
 800c0c2:	e7ed      	b.n	800c0a0 <xTimerGenericCommand+0x34>
 800c0c4:	200058e0 	.word	0x200058e0

0800c0c8 <prvSwitchTimerLists>:
{
 800c0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0ca:	4647      	mov	r7, r8
 800c0cc:	46ce      	mov	lr, r9
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0ce:	2328      	movs	r3, #40	; 0x28
{
 800c0d0:	b580      	push	{r7, lr}
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0d2:	4698      	mov	r8, r3
 800c0d4:	2704      	movs	r7, #4
 800c0d6:	4e1a      	ldr	r6, [pc, #104]	; (800c140 <prvSwitchTimerLists+0x78>)
{
 800c0d8:	b083      	sub	sp, #12
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0da:	e00e      	b.n	800c0fa <prvSwitchTimerLists+0x32>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c0dc:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0de:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c0e0:	681a      	ldr	r2, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0e2:	1d25      	adds	r5, r4, #4
 800c0e4:	0028      	movs	r0, r5
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c0e6:	4691      	mov	r9, r2
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0e8:	f7fe ff96 	bl	800b018 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0ec:	6a23      	ldr	r3, [r4, #32]
 800c0ee:	0020      	movs	r0, r4
 800c0f0:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0f2:	4643      	mov	r3, r8
 800c0f4:	5ce3      	ldrb	r3, [r4, r3]
 800c0f6:	421f      	tst	r7, r3
 800c0f8:	d10c      	bne.n	800c114 <prvSwitchTimerLists+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0fa:	6833      	ldr	r3, [r6, #0]
 800c0fc:	681a      	ldr	r2, [r3, #0]
 800c0fe:	2a00      	cmp	r2, #0
 800c100:	d1ec      	bne.n	800c0dc <prvSwitchTimerLists+0x14>
	pxCurrentTimerList = pxOverflowTimerList;
 800c102:	4a10      	ldr	r2, [pc, #64]	; (800c144 <prvSwitchTimerLists+0x7c>)
 800c104:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c106:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800c108:	6031      	str	r1, [r6, #0]
}
 800c10a:	b003      	add	sp, #12
 800c10c:	bcc0      	pop	{r6, r7}
 800c10e:	46b9      	mov	r9, r7
 800c110:	46b0      	mov	r8, r6
 800c112:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c114:	69a3      	ldr	r3, [r4, #24]
 800c116:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 800c118:	4599      	cmp	r9, r3
 800c11a:	d206      	bcs.n	800c12a <prvSwitchTimerLists+0x62>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c11c:	0029      	movs	r1, r5
 800c11e:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c120:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c122:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c124:	f7fe ff60 	bl	800afe8 <vListInsert>
 800c128:	e7e7      	b.n	800c0fa <prvSwitchTimerLists+0x32>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c12a:	2300      	movs	r3, #0
 800c12c:	464a      	mov	r2, r9
 800c12e:	2100      	movs	r1, #0
 800c130:	0020      	movs	r0, r4
 800c132:	9300      	str	r3, [sp, #0]
 800c134:	f7ff ff9a 	bl	800c06c <xTimerGenericCommand>
				configASSERT( xResult );
 800c138:	2800      	cmp	r0, #0
 800c13a:	d1de      	bne.n	800c0fa <prvSwitchTimerLists+0x32>
 800c13c:	b672      	cpsid	i
 800c13e:	e7fe      	b.n	800c13e <prvSwitchTimerLists+0x76>
 800c140:	200057bc 	.word	0x200057bc
 800c144:	200057c0 	.word	0x200057c0

0800c148 <prvTimerTask>:
{
 800c148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c14a:	4645      	mov	r5, r8
 800c14c:	4657      	mov	r7, sl
 800c14e:	464e      	mov	r6, r9
 800c150:	46de      	mov	lr, fp
 800c152:	b5e0      	push	{r5, r6, r7, lr}
 800c154:	4b8f      	ldr	r3, [pc, #572]	; (800c394 <prvTimerTask+0x24c>)
 800c156:	b089      	sub	sp, #36	; 0x24
 800c158:	4699      	mov	r9, r3
 800c15a:	4b8f      	ldr	r3, [pc, #572]	; (800c398 <prvTimerTask+0x250>)
 800c15c:	4f8f      	ldr	r7, [pc, #572]	; (800c39c <prvTimerTask+0x254>)
 800c15e:	9303      	str	r3, [sp, #12]
 800c160:	4b8f      	ldr	r3, [pc, #572]	; (800c3a0 <prvTimerTask+0x258>)
 800c162:	4d90      	ldr	r5, [pc, #576]	; (800c3a4 <prvTimerTask+0x25c>)
 800c164:	9302      	str	r3, [sp, #8]
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c166:	2328      	movs	r3, #40	; 0x28
 800c168:	4698      	mov	r8, r3
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c16a:	464b      	mov	r3, r9
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	681e      	ldr	r6, [r3, #0]
 800c170:	2e00      	cmp	r6, #0
 800c172:	d100      	bne.n	800c176 <prvTimerTask+0x2e>
 800c174:	e090      	b.n	800c298 <prvTimerTask+0x150>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c176:	68db      	ldr	r3, [r3, #12]
 800c178:	681e      	ldr	r6, [r3, #0]
	vTaskSuspendAll();
 800c17a:	f7ff fc59 	bl	800ba30 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800c17e:	f7ff fc5f 	bl	800ba40 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800c182:	683b      	ldr	r3, [r7, #0]
	xTimeNow = xTaskGetTickCount();
 800c184:	0004      	movs	r4, r0
	if( xTimeNow < xLastTime )
 800c186:	4283      	cmp	r3, r0
 800c188:	d900      	bls.n	800c18c <prvTimerTask+0x44>
 800c18a:	e09f      	b.n	800c2cc <prvTimerTask+0x184>
	xLastTime = xTimeNow;
 800c18c:	6038      	str	r0, [r7, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c18e:	4286      	cmp	r6, r0
 800c190:	d800      	bhi.n	800c194 <prvTimerTask+0x4c>
 800c192:	e0a4      	b.n	800c2de <prvTimerTask+0x196>
 800c194:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c196:	6828      	ldr	r0, [r5, #0]
 800c198:	1b31      	subs	r1, r6, r4
 800c19a:	f7ff fa25 	bl	800b5e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c19e:	f7ff fd9f 	bl	800bce0 <xTaskResumeAll>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d100      	bne.n	800c1a8 <prvTimerTask+0x60>
 800c1a6:	e08e      	b.n	800c2c6 <prvTimerTask+0x17e>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c1a8:	2302      	movs	r3, #2
 800c1aa:	469b      	mov	fp, r3
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	469a      	mov	sl, r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	6828      	ldr	r0, [r5, #0]
 800c1b4:	a904      	add	r1, sp, #16
 800c1b6:	f7ff f95f 	bl	800b478 <xQueueReceive>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	d0d5      	beq.n	800c16a <prvTimerTask+0x22>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c1be:	9b04      	ldr	r3, [sp, #16]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	db61      	blt.n	800c288 <prvTimerTask+0x140>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c1c4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c1c6:	6963      	ldr	r3, [r4, #20]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <prvTimerTask+0x8a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c1cc:	1d20      	adds	r0, r4, #4
 800c1ce:	f7fe ff23 	bl	800b018 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800c1d2:	f7ff fc35 	bl	800ba40 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800c1d6:	683b      	ldr	r3, [r7, #0]
	xTimeNow = xTaskGetTickCount();
 800c1d8:	0006      	movs	r6, r0
	if( xTimeNow < xLastTime )
 800c1da:	4298      	cmp	r0, r3
 800c1dc:	d37c      	bcc.n	800c2d8 <prvTimerTask+0x190>
			switch( xMessage.xMessageID )
 800c1de:	9b04      	ldr	r3, [sp, #16]
	xLastTime = xTimeNow;
 800c1e0:	603e      	str	r6, [r7, #0]
			switch( xMessage.xMessageID )
 800c1e2:	2b09      	cmp	r3, #9
 800c1e4:	d8e4      	bhi.n	800c1b0 <prvTimerTask+0x68>
 800c1e6:	9a02      	ldr	r2, [sp, #8]
 800c1e8:	009b      	lsls	r3, r3, #2
 800c1ea:	58d3      	ldr	r3, [r2, r3]
 800c1ec:	469f      	mov	pc, r3
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c1ee:	4643      	mov	r3, r8
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	5ce3      	ldrb	r3, [r4, r3]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	4642      	mov	r2, r8
 800c1f8:	54a3      	strb	r3, [r4, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c1fa:	69a1      	ldr	r1, [r4, #24]
 800c1fc:	9b05      	ldr	r3, [sp, #20]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c1fe:	6124      	str	r4, [r4, #16]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c200:	185a      	adds	r2, r3, r1
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c202:	6062      	str	r2, [r4, #4]
	if( xNextExpiryTime <= xTimeNow )
 800c204:	42b2      	cmp	r2, r6
 800c206:	d900      	bls.n	800c20a <prvTimerTask+0xc2>
 800c208:	e085      	b.n	800c316 <prvTimerTask+0x1ce>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c20a:	1af3      	subs	r3, r6, r3
 800c20c:	4299      	cmp	r1, r3
 800c20e:	d900      	bls.n	800c212 <prvTimerTask+0xca>
 800c210:	e0a3      	b.n	800c35a <prvTimerTask+0x212>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c212:	6a23      	ldr	r3, [r4, #32]
 800c214:	0020      	movs	r0, r4
 800c216:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c218:	4643      	mov	r3, r8
 800c21a:	5ce3      	ldrb	r3, [r4, r3]
 800c21c:	075b      	lsls	r3, r3, #29
 800c21e:	d5c7      	bpl.n	800c1b0 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c220:	69a3      	ldr	r3, [r4, #24]
 800c222:	9a05      	ldr	r2, [sp, #20]
 800c224:	2100      	movs	r1, #0
 800c226:	18d2      	adds	r2, r2, r3
 800c228:	2300      	movs	r3, #0
 800c22a:	0020      	movs	r0, r4
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	f7ff ff1d 	bl	800c06c <xTimerGenericCommand>
							configASSERT( xResult );
 800c232:	2800      	cmp	r0, #0
 800c234:	d1bc      	bne.n	800c1b0 <prvTimerTask+0x68>
 800c236:	b672      	cpsid	i
 800c238:	e7fe      	b.n	800c238 <prvTimerTask+0xf0>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c23a:	4643      	mov	r3, r8
 800c23c:	2201      	movs	r2, #1
 800c23e:	5ce3      	ldrb	r3, [r4, r3]
 800c240:	4313      	orrs	r3, r2
 800c242:	4642      	mov	r2, r8
 800c244:	54a3      	strb	r3, [r4, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c246:	9b05      	ldr	r3, [sp, #20]
 800c248:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d100      	bne.n	800c250 <prvTimerTask+0x108>
 800c24e:	e098      	b.n	800c382 <prvTimerTask+0x23a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c250:	199b      	adds	r3, r3, r6
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c252:	6063      	str	r3, [r4, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c254:	6124      	str	r4, [r4, #16]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c256:	1d21      	adds	r1, r4, #4
	if( xNextExpiryTime <= xTimeNow )
 800c258:	42b3      	cmp	r3, r6
 800c25a:	d867      	bhi.n	800c32c <prvTimerTask+0x1e4>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	6818      	ldr	r0, [r3, #0]
 800c260:	f7fe fec2 	bl	800afe8 <vListInsert>
	return xProcessTimerNow;
 800c264:	e7a4      	b.n	800c1b0 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c266:	4643      	mov	r3, r8
 800c268:	4652      	mov	r2, sl
 800c26a:	5ce3      	ldrb	r3, [r4, r3]
 800c26c:	4393      	bics	r3, r2
 800c26e:	4642      	mov	r2, r8
 800c270:	54a3      	strb	r3, [r4, r2]
					break;
 800c272:	e79d      	b.n	800c1b0 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c274:	4643      	mov	r3, r8
 800c276:	465a      	mov	r2, fp
 800c278:	5ce3      	ldrb	r3, [r4, r3]
 800c27a:	421a      	tst	r2, r3
 800c27c:	d05b      	beq.n	800c336 <prvTimerTask+0x1ee>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c27e:	4652      	mov	r2, sl
 800c280:	4393      	bics	r3, r2
 800c282:	4642      	mov	r2, r8
 800c284:	54a3      	strb	r3, [r4, r2]
 800c286:	e793      	b.n	800c1b0 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c288:	9b05      	ldr	r3, [sp, #20]
 800c28a:	9907      	ldr	r1, [sp, #28]
 800c28c:	9806      	ldr	r0, [sp, #24]
 800c28e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c290:	9b04      	ldr	r3, [sp, #16]
 800c292:	2b00      	cmp	r3, #0
 800c294:	db8c      	blt.n	800c1b0 <prvTimerTask+0x68>
 800c296:	e795      	b.n	800c1c4 <prvTimerTask+0x7c>
	vTaskSuspendAll();
 800c298:	f7ff fbca 	bl	800ba30 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800c29c:	f7ff fbd0 	bl	800ba40 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800c2a0:	683b      	ldr	r3, [r7, #0]
	xTimeNow = xTaskGetTickCount();
 800c2a2:	0004      	movs	r4, r0
	if( xTimeNow < xLastTime )
 800c2a4:	4283      	cmp	r3, r0
 800c2a6:	d811      	bhi.n	800c2cc <prvTimerTask+0x184>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2a8:	9b03      	ldr	r3, [sp, #12]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c2aa:	6828      	ldr	r0, [r5, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2ac:	681b      	ldr	r3, [r3, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c2ae:	1b31      	subs	r1, r6, r4
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2b0:	681a      	ldr	r2, [r3, #0]
	xLastTime = xTimeNow;
 800c2b2:	603c      	str	r4, [r7, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2b4:	4253      	negs	r3, r2
 800c2b6:	415a      	adcs	r2, r3
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c2b8:	f7ff f996 	bl	800b5e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c2bc:	f7ff fd10 	bl	800bce0 <xTaskResumeAll>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	d000      	beq.n	800c2c6 <prvTimerTask+0x17e>
 800c2c4:	e770      	b.n	800c1a8 <prvTimerTask+0x60>
					portYIELD_WITHIN_API();
 800c2c6:	f000 f8af 	bl	800c428 <vPortYield>
 800c2ca:	e76d      	b.n	800c1a8 <prvTimerTask+0x60>
		prvSwitchTimerLists();
 800c2cc:	f7ff fefc 	bl	800c0c8 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800c2d0:	603c      	str	r4, [r7, #0]
			( void ) xTaskResumeAll();
 800c2d2:	f7ff fd05 	bl	800bce0 <xTaskResumeAll>
 800c2d6:	e767      	b.n	800c1a8 <prvTimerTask+0x60>
		prvSwitchTimerLists();
 800c2d8:	f7ff fef6 	bl	800c0c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c2dc:	e77f      	b.n	800c1de <prvTimerTask+0x96>
				( void ) xTaskResumeAll();
 800c2de:	f7ff fcff 	bl	800bce0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2e2:	464b      	mov	r3, r9
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	68db      	ldr	r3, [r3, #12]
 800c2ea:	469a      	mov	sl, r3
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c2ec:	2304      	movs	r3, #4
 800c2ee:	4453      	add	r3, sl
 800c2f0:	0018      	movs	r0, r3
 800c2f2:	469b      	mov	fp, r3
 800c2f4:	f7fe fe90 	bl	800b018 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c2f8:	4653      	mov	r3, sl
 800c2fa:	4642      	mov	r2, r8
 800c2fc:	5c9b      	ldrb	r3, [r3, r2]
 800c2fe:	075a      	lsls	r2, r3, #29
 800c300:	d41d      	bmi.n	800c33e <prvTimerTask+0x1f6>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c302:	2201      	movs	r2, #1
 800c304:	4641      	mov	r1, r8
 800c306:	4393      	bics	r3, r2
 800c308:	4652      	mov	r2, sl
 800c30a:	5453      	strb	r3, [r2, r1]
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c30c:	4653      	mov	r3, sl
 800c30e:	4650      	mov	r0, sl
 800c310:	6a1b      	ldr	r3, [r3, #32]
 800c312:	4798      	blx	r3
}
 800c314:	e748      	b.n	800c1a8 <prvTimerTask+0x60>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c316:	42b3      	cmp	r3, r6
 800c318:	d902      	bls.n	800c320 <prvTimerTask+0x1d8>
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d800      	bhi.n	800c320 <prvTimerTask+0x1d8>
 800c31e:	e778      	b.n	800c212 <prvTimerTask+0xca>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c320:	464b      	mov	r3, r9
 800c322:	1d21      	adds	r1, r4, #4
 800c324:	6818      	ldr	r0, [r3, #0]
 800c326:	f7fe fe5f 	bl	800afe8 <vListInsert>
	return xProcessTimerNow;
 800c32a:	e741      	b.n	800c1b0 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c32c:	464b      	mov	r3, r9
 800c32e:	6818      	ldr	r0, [r3, #0]
 800c330:	f7fe fe5a 	bl	800afe8 <vListInsert>
 800c334:	e73c      	b.n	800c1b0 <prvTimerTask+0x68>
							vPortFree( pxTimer );
 800c336:	0020      	movs	r0, r4
 800c338:	f000 f9de 	bl	800c6f8 <vPortFree>
 800c33c:	e738      	b.n	800c1b0 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c33e:	4653      	mov	r3, sl
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c340:	4651      	mov	r1, sl
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c342:	699a      	ldr	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c344:	6109      	str	r1, [r1, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c346:	18b3      	adds	r3, r6, r2
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c348:	604b      	str	r3, [r1, #4]
	if( xNextExpiryTime <= xTimeNow )
 800c34a:	42a3      	cmp	r3, r4
 800c34c:	d90b      	bls.n	800c366 <prvTimerTask+0x21e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c34e:	464b      	mov	r3, r9
 800c350:	4659      	mov	r1, fp
 800c352:	6818      	ldr	r0, [r3, #0]
 800c354:	f7fe fe48 	bl	800afe8 <vListInsert>
	return xProcessTimerNow;
 800c358:	e7d8      	b.n	800c30c <prvTimerTask+0x1c4>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c35a:	9b03      	ldr	r3, [sp, #12]
 800c35c:	1d21      	adds	r1, r4, #4
 800c35e:	6818      	ldr	r0, [r3, #0]
 800c360:	f7fe fe42 	bl	800afe8 <vListInsert>
	return xProcessTimerNow;
 800c364:	e724      	b.n	800c1b0 <prvTimerTask+0x68>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c366:	1ba4      	subs	r4, r4, r6
 800c368:	42a2      	cmp	r2, r4
 800c36a:	d80c      	bhi.n	800c386 <prvTimerTask+0x23e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c36c:	2300      	movs	r3, #0
 800c36e:	0032      	movs	r2, r6
 800c370:	2100      	movs	r1, #0
 800c372:	4650      	mov	r0, sl
 800c374:	9300      	str	r3, [sp, #0]
 800c376:	f7ff fe79 	bl	800c06c <xTimerGenericCommand>
			configASSERT( xResult );
 800c37a:	2800      	cmp	r0, #0
 800c37c:	d1c6      	bne.n	800c30c <prvTimerTask+0x1c4>
 800c37e:	b672      	cpsid	i
 800c380:	e7fe      	b.n	800c380 <prvTimerTask+0x238>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c382:	b672      	cpsid	i
 800c384:	e7fe      	b.n	800c384 <prvTimerTask+0x23c>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c386:	9b03      	ldr	r3, [sp, #12]
 800c388:	4659      	mov	r1, fp
 800c38a:	6818      	ldr	r0, [r3, #0]
 800c38c:	f7fe fe2c 	bl	800afe8 <vListInsert>
	return xProcessTimerNow;
 800c390:	e7bc      	b.n	800c30c <prvTimerTask+0x1c4>
 800c392:	46c0      	nop			; (mov r8, r8)
 800c394:	200057bc 	.word	0x200057bc
 800c398:	200057c0 	.word	0x200057c0
 800c39c:	2000588c 	.word	0x2000588c
 800c3a0:	08013558 	.word	0x08013558
 800c3a4:	200058e0 	.word	0x200058e0

0800c3a8 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 800c3a8:	2300      	movs	r3, #0
{
 800c3aa:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 800c3ac:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c3ae:	4b06      	ldr	r3, [pc, #24]	; (800c3c8 <prvTaskExitError+0x20>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	d001      	beq.n	800c3ba <prvTaskExitError+0x12>
 800c3b6:	b672      	cpsid	i
 800c3b8:	e7fe      	b.n	800c3b8 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 800c3ba:	b672      	cpsid	i
	while( ulDummy == 0 )
 800c3bc:	9b01      	ldr	r3, [sp, #4]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d0fc      	beq.n	800c3bc <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c3c2:	b002      	add	sp, #8
 800c3c4:	4770      	bx	lr
 800c3c6:	46c0      	nop			; (mov r8, r8)
 800c3c8:	200000f0 	.word	0x200000f0
 800c3cc:	00000000 	.word	0x00000000

0800c3d0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800c3d0:	4a0b      	ldr	r2, [pc, #44]	; (800c400 <pxCurrentTCBConst2>)
 800c3d2:	6813      	ldr	r3, [r2, #0]
 800c3d4:	6818      	ldr	r0, [r3, #0]
 800c3d6:	3020      	adds	r0, #32
 800c3d8:	f380 8809 	msr	PSP, r0
 800c3dc:	2002      	movs	r0, #2
 800c3de:	f380 8814 	msr	CONTROL, r0
 800c3e2:	f3bf 8f6f 	isb	sy
 800c3e6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800c3e8:	46ae      	mov	lr, r5
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	bc04      	pop	{r2}
 800c3ee:	b662      	cpsie	i
 800c3f0:	4718      	bx	r3
 800c3f2:	46c0      	nop			; (mov r8, r8)
 800c3f4:	46c0      	nop			; (mov r8, r8)
 800c3f6:	46c0      	nop			; (mov r8, r8)
 800c3f8:	46c0      	nop			; (mov r8, r8)
 800c3fa:	46c0      	nop			; (mov r8, r8)
 800c3fc:	46c0      	nop			; (mov r8, r8)
 800c3fe:	46c0      	nop			; (mov r8, r8)

0800c400 <pxCurrentTCBConst2>:
 800c400:	200052c0 	.word	0x200052c0

0800c404 <pxPortInitialiseStack>:
{
 800c404:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c406:	2480      	movs	r4, #128	; 0x80
 800c408:	1f03      	subs	r3, r0, #4
 800c40a:	0464      	lsls	r4, r4, #17
 800c40c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800c40e:	3b04      	subs	r3, #4
 800c410:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c412:	4903      	ldr	r1, [pc, #12]	; (800c420 <pxPortInitialiseStack+0x1c>)
 800c414:	3b04      	subs	r3, #4
 800c416:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c418:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800c41a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c41c:	601a      	str	r2, [r3, #0]
}
 800c41e:	bd10      	pop	{r4, pc}
 800c420:	0800c3a9 	.word	0x0800c3a9

0800c424 <SVC_Handler>:
}
 800c424:	4770      	bx	lr
 800c426:	46c0      	nop			; (mov r8, r8)

0800c428 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c428:	2280      	movs	r2, #128	; 0x80
 800c42a:	4b04      	ldr	r3, [pc, #16]	; (800c43c <vPortYield+0x14>)
 800c42c:	0552      	lsls	r2, r2, #21
 800c42e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800c430:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800c434:	f3bf 8f6f 	isb	sy
}
 800c438:	4770      	bx	lr
 800c43a:	46c0      	nop			; (mov r8, r8)
 800c43c:	e000ed04 	.word	0xe000ed04

0800c440 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
 800c440:	b672      	cpsid	i
	uxCriticalNesting++;
 800c442:	4a04      	ldr	r2, [pc, #16]	; (800c454 <vPortEnterCritical+0x14>)
 800c444:	6813      	ldr	r3, [r2, #0]
 800c446:	3301      	adds	r3, #1
 800c448:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 800c44a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800c44e:	f3bf 8f6f 	isb	sy
}
 800c452:	4770      	bx	lr
 800c454:	200000f0 	.word	0x200000f0

0800c458 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 800c458:	4a05      	ldr	r2, [pc, #20]	; (800c470 <vPortExitCritical+0x18>)
 800c45a:	6813      	ldr	r3, [r2, #0]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d101      	bne.n	800c464 <vPortExitCritical+0xc>
 800c460:	b672      	cpsid	i
 800c462:	e7fe      	b.n	800c462 <vPortExitCritical+0xa>
	uxCriticalNesting--;
 800c464:	3b01      	subs	r3, #1
 800c466:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d100      	bne.n	800c46e <vPortExitCritical+0x16>
	{
		portENABLE_INTERRUPTS();
 800c46c:	b662      	cpsie	i
	}
}
 800c46e:	4770      	bx	lr
 800c470:	200000f0 	.word	0x200000f0

0800c474 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800c474:	f3ef 8010 	mrs	r0, PRIMASK
 800c478:	b672      	cpsid	i
 800c47a:	4770      	bx	lr

0800c47c <vClearInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800c47c:	f380 8810 	msr	PRIMASK, r0
 800c480:	4770      	bx	lr
 800c482:	46c0      	nop			; (mov r8, r8)
	...

0800c490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c490:	f3ef 8009 	mrs	r0, PSP
 800c494:	4b0e      	ldr	r3, [pc, #56]	; (800c4d0 <pxCurrentTCBConst>)
 800c496:	681a      	ldr	r2, [r3, #0]
 800c498:	3820      	subs	r0, #32
 800c49a:	6010      	str	r0, [r2, #0]
 800c49c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800c49e:	4644      	mov	r4, r8
 800c4a0:	464d      	mov	r5, r9
 800c4a2:	4656      	mov	r6, sl
 800c4a4:	465f      	mov	r7, fp
 800c4a6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800c4a8:	b508      	push	{r3, lr}
 800c4aa:	b672      	cpsid	i
 800c4ac:	f7ff fc42 	bl	800bd34 <vTaskSwitchContext>
 800c4b0:	b662      	cpsie	i
 800c4b2:	bc0c      	pop	{r2, r3}
 800c4b4:	6811      	ldr	r1, [r2, #0]
 800c4b6:	6808      	ldr	r0, [r1, #0]
 800c4b8:	3010      	adds	r0, #16
 800c4ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800c4bc:	46a0      	mov	r8, r4
 800c4be:	46a9      	mov	r9, r5
 800c4c0:	46b2      	mov	sl, r6
 800c4c2:	46bb      	mov	fp, r7
 800c4c4:	f380 8809 	msr	PSP, r0
 800c4c8:	3820      	subs	r0, #32
 800c4ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800c4cc:	4718      	bx	r3
 800c4ce:	46c0      	nop			; (mov r8, r8)

0800c4d0 <pxCurrentTCBConst>:
 800c4d0:	200052c0 	.word	0x200052c0

0800c4d4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c4d4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800c4d6:	f7ff ffcd 	bl	800c474 <ulSetInterruptMaskFromISR>
 800c4da:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c4dc:	f7ff fab6 	bl	800ba4c <xTaskIncrementTick>
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	d003      	beq.n	800c4ec <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c4e4:	2280      	movs	r2, #128	; 0x80
 800c4e6:	4b03      	ldr	r3, [pc, #12]	; (800c4f4 <xPortSysTickHandler+0x20>)
 800c4e8:	0552      	lsls	r2, r2, #21
 800c4ea:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800c4ec:	0020      	movs	r0, r4
 800c4ee:	f7ff ffc5 	bl	800c47c <vClearInterruptMaskFromISR>
}
 800c4f2:	bd10      	pop	{r4, pc}
 800c4f4:	e000ed04 	.word	0xe000ed04

0800c4f8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4f8:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4fa:	21fa      	movs	r1, #250	; 0xfa
{
 800c4fc:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4fe:	4a07      	ldr	r2, [pc, #28]	; (800c51c <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c500:	4c07      	ldr	r4, [pc, #28]	; (800c520 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c502:	0089      	lsls	r1, r1, #2
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c504:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c506:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c508:	4b06      	ldr	r3, [pc, #24]	; (800c524 <vPortSetupTimerInterrupt+0x2c>)
 800c50a:	6818      	ldr	r0, [r3, #0]
 800c50c:	f7f3 fe18 	bl	8000140 <__udivsi3>
 800c510:	4b05      	ldr	r3, [pc, #20]	; (800c528 <vPortSetupTimerInterrupt+0x30>)
 800c512:	3801      	subs	r0, #1
 800c514:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800c516:	2307      	movs	r3, #7
 800c518:	6023      	str	r3, [r4, #0]
}
 800c51a:	bd10      	pop	{r4, pc}
 800c51c:	e000e018 	.word	0xe000e018
 800c520:	e000e010 	.word	0xe000e010
 800c524:	200000e4 	.word	0x200000e4
 800c528:	e000e014 	.word	0xe000e014

0800c52c <xPortStartScheduler>:
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c52c:	22ff      	movs	r2, #255	; 0xff
 800c52e:	4b11      	ldr	r3, [pc, #68]	; (800c574 <xPortStartScheduler+0x48>)
 800c530:	0412      	lsls	r2, r2, #16
 800c532:	6819      	ldr	r1, [r3, #0]
{
 800c534:	b530      	push	{r4, r5, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c536:	430a      	orrs	r2, r1
 800c538:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c53a:	22ff      	movs	r2, #255	; 0xff
	uxCriticalNesting = 0;
 800c53c:	2500      	movs	r5, #0
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c53e:	6819      	ldr	r1, [r3, #0]
 800c540:	0612      	lsls	r2, r2, #24
 800c542:	430a      	orrs	r2, r1
{
 800c544:	b083      	sub	sp, #12
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c546:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800c548:	f7ff ffd6 	bl	800c4f8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800c54c:	4c0a      	ldr	r4, [pc, #40]	; (800c578 <xPortStartScheduler+0x4c>)
 800c54e:	6025      	str	r5, [r4, #0]
	vPortStartFirstTask();
 800c550:	f7ff ff3e 	bl	800c3d0 <vPortStartFirstTask>
	vTaskSwitchContext();
 800c554:	f7ff fbee 	bl	800bd34 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 800c558:	6823      	ldr	r3, [r4, #0]
volatile uint32_t ulDummy = 0UL;
 800c55a:	9501      	str	r5, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800c55c:	3301      	adds	r3, #1
 800c55e:	d001      	beq.n	800c564 <xPortStartScheduler+0x38>
 800c560:	b672      	cpsid	i
 800c562:	e7fe      	b.n	800c562 <xPortStartScheduler+0x36>
	portDISABLE_INTERRUPTS();
 800c564:	b672      	cpsid	i
	while( ulDummy == 0 )
 800c566:	9b01      	ldr	r3, [sp, #4]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d0fc      	beq.n	800c566 <xPortStartScheduler+0x3a>
}
 800c56c:	2000      	movs	r0, #0
 800c56e:	b003      	add	sp, #12
 800c570:	bd30      	pop	{r4, r5, pc}
 800c572:	46c0      	nop			; (mov r8, r8)
 800c574:	e000ed20 	.word	0xe000ed20
 800c578:	200000f0 	.word	0x200000f0

0800c57c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c57c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c57e:	4b12      	ldr	r3, [pc, #72]	; (800c5c8 <prvInsertBlockIntoFreeList+0x4c>)
 800c580:	001a      	movs	r2, r3
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4283      	cmp	r3, r0
 800c586:	d3fb      	bcc.n	800c580 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c588:	6851      	ldr	r1, [r2, #4]
 800c58a:	1854      	adds	r4, r2, r1
 800c58c:	42a0      	cmp	r0, r4
 800c58e:	d012      	beq.n	800c5b6 <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c590:	6841      	ldr	r1, [r0, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c592:	1844      	adds	r4, r0, r1
 800c594:	42a3      	cmp	r3, r4
 800c596:	d005      	beq.n	800c5a4 <prvInsertBlockIntoFreeList+0x28>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c598:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c59a:	4282      	cmp	r2, r0
 800c59c:	d000      	beq.n	800c5a0 <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c59e:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c5a0:	bd10      	pop	{r4, pc}
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c5a2:	0010      	movs	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c5a4:	4c09      	ldr	r4, [pc, #36]	; (800c5cc <prvInsertBlockIntoFreeList+0x50>)
 800c5a6:	6824      	ldr	r4, [r4, #0]
 800c5a8:	42a3      	cmp	r3, r4
 800c5aa:	d0f5      	beq.n	800c598 <prvInsertBlockIntoFreeList+0x1c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c5ac:	685c      	ldr	r4, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c5ae:	681b      	ldr	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c5b0:	1861      	adds	r1, r4, r1
 800c5b2:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c5b4:	e7f0      	b.n	800c598 <prvInsertBlockIntoFreeList+0x1c>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c5b6:	6840      	ldr	r0, [r0, #4]
 800c5b8:	1809      	adds	r1, r1, r0
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c5ba:	1850      	adds	r0, r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c5bc:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c5be:	4283      	cmp	r3, r0
 800c5c0:	d0ef      	beq.n	800c5a2 <prvInsertBlockIntoFreeList+0x26>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c5c2:	6013      	str	r3, [r2, #0]
	if( pxIterator != pxBlockToInsert )
 800c5c4:	e7ec      	b.n	800c5a0 <prvInsertBlockIntoFreeList+0x24>
 800c5c6:	46c0      	nop			; (mov r8, r8)
 800c5c8:	20006500 	.word	0x20006500
 800c5cc:	200058e8 	.word	0x200058e8

0800c5d0 <pvPortMalloc>:
{
 800c5d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5d2:	46c6      	mov	lr, r8
 800c5d4:	b500      	push	{lr}
 800c5d6:	0004      	movs	r4, r0
	vTaskSuspendAll();
 800c5d8:	f7ff fa2a 	bl	800ba30 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800c5dc:	4b3f      	ldr	r3, [pc, #252]	; (800c6dc <pvPortMalloc+0x10c>)
 800c5de:	469c      	mov	ip, r3
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d054      	beq.n	800c690 <pvPortMalloc+0xc0>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c5e6:	4b3e      	ldr	r3, [pc, #248]	; (800c6e0 <pvPortMalloc+0x110>)
 800c5e8:	681d      	ldr	r5, [r3, #0]
 800c5ea:	4225      	tst	r5, r4
 800c5ec:	d12c      	bne.n	800c648 <pvPortMalloc+0x78>
			if( xWantedSize > 0 )
 800c5ee:	2c00      	cmp	r4, #0
 800c5f0:	d02a      	beq.n	800c648 <pvPortMalloc+0x78>
				xWantedSize += xHeapStructSize;
 800c5f2:	0021      	movs	r1, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5f4:	2307      	movs	r3, #7
				xWantedSize += xHeapStructSize;
 800c5f6:	3108      	adds	r1, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5f8:	420b      	tst	r3, r1
 800c5fa:	d001      	beq.n	800c600 <pvPortMalloc+0x30>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c5fc:	4399      	bics	r1, r3
 800c5fe:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c600:	2900      	cmp	r1, #0
 800c602:	d021      	beq.n	800c648 <pvPortMalloc+0x78>
 800c604:	4f37      	ldr	r7, [pc, #220]	; (800c6e4 <pvPortMalloc+0x114>)
 800c606:	683e      	ldr	r6, [r7, #0]
 800c608:	428e      	cmp	r6, r1
 800c60a:	d31d      	bcc.n	800c648 <pvPortMalloc+0x78>
				pxBlock = xStart.pxNextFreeBlock;
 800c60c:	4836      	ldr	r0, [pc, #216]	; (800c6e8 <pvPortMalloc+0x118>)
 800c60e:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c610:	e004      	b.n	800c61c <pvPortMalloc+0x4c>
 800c612:	6823      	ldr	r3, [r4, #0]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d004      	beq.n	800c622 <pvPortMalloc+0x52>
 800c618:	0020      	movs	r0, r4
 800c61a:	001c      	movs	r4, r3
 800c61c:	6862      	ldr	r2, [r4, #4]
 800c61e:	428a      	cmp	r2, r1
 800c620:	d3f7      	bcc.n	800c612 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 800c622:	4663      	mov	r3, ip
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	42a3      	cmp	r3, r4
 800c628:	d00e      	beq.n	800c648 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c62a:	6803      	ldr	r3, [r0, #0]
 800c62c:	469c      	mov	ip, r3
 800c62e:	2308      	movs	r3, #8
 800c630:	4698      	mov	r8, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c632:	6823      	ldr	r3, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c634:	44e0      	add	r8, ip
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c636:	6003      	str	r3, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c638:	1a53      	subs	r3, r2, r1
 800c63a:	2b10      	cmp	r3, #16
 800c63c:	d911      	bls.n	800c662 <pvPortMalloc+0x92>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c63e:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c640:	0742      	lsls	r2, r0, #29
 800c642:	d009      	beq.n	800c658 <pvPortMalloc+0x88>
 800c644:	b672      	cpsid	i
 800c646:	e7fe      	b.n	800c646 <pvPortMalloc+0x76>
	( void ) xTaskResumeAll();
 800c648:	f7ff fb4a 	bl	800bce0 <xTaskResumeAll>
 800c64c:	2300      	movs	r3, #0
 800c64e:	4698      	mov	r8, r3
}
 800c650:	4640      	mov	r0, r8
 800c652:	bc80      	pop	{r7}
 800c654:	46b8      	mov	r8, r7
 800c656:	bdf0      	pop	{r4, r5, r6, r7, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c658:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c65a:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c65c:	f7ff ff8e 	bl	800c57c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c660:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c662:	4b22      	ldr	r3, [pc, #136]	; (800c6ec <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c664:	1ab6      	subs	r6, r6, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c666:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c668:	603e      	str	r6, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c66a:	428e      	cmp	r6, r1
 800c66c:	d30e      	bcc.n	800c68c <pvPortMalloc+0xbc>
					pxBlock->pxNextFreeBlock = NULL;
 800c66e:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c670:	4315      	orrs	r5, r2
					xNumberOfSuccessfulAllocations++;
 800c672:	4a1f      	ldr	r2, [pc, #124]	; (800c6f0 <pvPortMalloc+0x120>)
					pxBlock->pxNextFreeBlock = NULL;
 800c674:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800c676:	6813      	ldr	r3, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c678:	6065      	str	r5, [r4, #4]
					xNumberOfSuccessfulAllocations++;
 800c67a:	3301      	adds	r3, #1
 800c67c:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 800c67e:	f7ff fb2f 	bl	800bce0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c682:	4643      	mov	r3, r8
 800c684:	075b      	lsls	r3, r3, #29
 800c686:	d0e3      	beq.n	800c650 <pvPortMalloc+0x80>
 800c688:	b672      	cpsid	i
 800c68a:	e7fe      	b.n	800c68a <pvPortMalloc+0xba>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c68c:	601e      	str	r6, [r3, #0]
 800c68e:	e7ee      	b.n	800c66e <pvPortMalloc+0x9e>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c690:	2107      	movs	r1, #7
	uxAddress = ( size_t ) ucHeap;
 800c692:	4b18      	ldr	r3, [pc, #96]	; (800c6f4 <pvPortMalloc+0x124>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c694:	4219      	tst	r1, r3
 800c696:	d119      	bne.n	800c6cc <pvPortMalloc+0xfc>
 800c698:	22c0      	movs	r2, #192	; 0xc0
 800c69a:	0019      	movs	r1, r3
 800c69c:	0112      	lsls	r2, r2, #4
 800c69e:	189a      	adds	r2, r3, r2
	xStart.xBlockSize = ( size_t ) 0;
 800c6a0:	2000      	movs	r0, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c6a2:	4d11      	ldr	r5, [pc, #68]	; (800c6e8 <pvPortMalloc+0x118>)
	uxAddress -= xHeapStructSize;
 800c6a4:	3a08      	subs	r2, #8
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c6a6:	6029      	str	r1, [r5, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c6a8:	6068      	str	r0, [r5, #4]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6aa:	2507      	movs	r5, #7
 800c6ac:	43aa      	bics	r2, r5
	pxEnd = ( void * ) uxAddress;
 800c6ae:	4665      	mov	r5, ip
 800c6b0:	602a      	str	r2, [r5, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c6b2:	2580      	movs	r5, #128	; 0x80
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c6b4:	1ad3      	subs	r3, r2, r3
	pxEnd->pxNextFreeBlock = NULL;
 800c6b6:	6010      	str	r0, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c6b8:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c6ba:	c10c      	stmia	r1!, {r2, r3}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6bc:	4a0b      	ldr	r2, [pc, #44]	; (800c6ec <pvPortMalloc+0x11c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c6be:	062d      	lsls	r5, r5, #24
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6c0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6c2:	4a08      	ldr	r2, [pc, #32]	; (800c6e4 <pvPortMalloc+0x114>)
 800c6c4:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c6c6:	4b06      	ldr	r3, [pc, #24]	; (800c6e0 <pvPortMalloc+0x110>)
 800c6c8:	601d      	str	r5, [r3, #0]
}
 800c6ca:	e78e      	b.n	800c5ea <pvPortMalloc+0x1a>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c6cc:	22c0      	movs	r2, #192	; 0xc0
 800c6ce:	1dd8      	adds	r0, r3, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c6d0:	0112      	lsls	r2, r2, #4
 800c6d2:	189a      	adds	r2, r3, r2
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c6d4:	0003      	movs	r3, r0
 800c6d6:	438b      	bics	r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6d8:	0019      	movs	r1, r3
 800c6da:	e7e1      	b.n	800c6a0 <pvPortMalloc+0xd0>
 800c6dc:	200058e8 	.word	0x200058e8
 800c6e0:	200064ec 	.word	0x200064ec
 800c6e4:	200064f0 	.word	0x200064f0
 800c6e8:	20006500 	.word	0x20006500
 800c6ec:	200064f4 	.word	0x200064f4
 800c6f0:	200064f8 	.word	0x200064f8
 800c6f4:	200058ec 	.word	0x200058ec

0800c6f8 <vPortFree>:
{
 800c6f8:	b510      	push	{r4, lr}
	if( pv != NULL )
 800c6fa:	2800      	cmp	r0, #0
 800c6fc:	d01f      	beq.n	800c73e <vPortFree+0x46>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c6fe:	4a10      	ldr	r2, [pc, #64]	; (800c740 <vPortFree+0x48>)
 800c700:	3808      	subs	r0, #8
 800c702:	6843      	ldr	r3, [r0, #4]
 800c704:	6812      	ldr	r2, [r2, #0]
 800c706:	0004      	movs	r4, r0
 800c708:	421a      	tst	r2, r3
 800c70a:	d004      	beq.n	800c716 <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c70c:	6801      	ldr	r1, [r0, #0]
 800c70e:	2900      	cmp	r1, #0
 800c710:	d003      	beq.n	800c71a <vPortFree+0x22>
 800c712:	b672      	cpsid	i
 800c714:	e7fe      	b.n	800c714 <vPortFree+0x1c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c716:	b672      	cpsid	i
 800c718:	e7fe      	b.n	800c718 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c71a:	4393      	bics	r3, r2
 800c71c:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 800c71e:	f7ff f987 	bl	800ba30 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c722:	4a08      	ldr	r2, [pc, #32]	; (800c744 <vPortFree+0x4c>)
 800c724:	6863      	ldr	r3, [r4, #4]
 800c726:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c728:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c72a:	185b      	adds	r3, r3, r1
 800c72c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c72e:	f7ff ff25 	bl	800c57c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c732:	4a05      	ldr	r2, [pc, #20]	; (800c748 <vPortFree+0x50>)
 800c734:	6813      	ldr	r3, [r2, #0]
 800c736:	3301      	adds	r3, #1
 800c738:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 800c73a:	f7ff fad1 	bl	800bce0 <xTaskResumeAll>
}
 800c73e:	bd10      	pop	{r4, pc}
 800c740:	200064ec 	.word	0x200064ec
 800c744:	200064f0 	.word	0x200064f0
 800c748:	200064fc 	.word	0x200064fc

0800c74c <atoi>:
 800c74c:	b510      	push	{r4, lr}
 800c74e:	220a      	movs	r2, #10
 800c750:	2100      	movs	r1, #0
 800c752:	f000 ff81 	bl	800d658 <strtol>
 800c756:	bd10      	pop	{r4, pc}

0800c758 <malloc>:
 800c758:	b510      	push	{r4, lr}
 800c75a:	4b03      	ldr	r3, [pc, #12]	; (800c768 <malloc+0x10>)
 800c75c:	0001      	movs	r1, r0
 800c75e:	6818      	ldr	r0, [r3, #0]
 800c760:	f000 f826 	bl	800c7b0 <_malloc_r>
 800c764:	bd10      	pop	{r4, pc}
 800c766:	46c0      	nop			; (mov r8, r8)
 800c768:	200002b8 	.word	0x200002b8

0800c76c <sbrk_aligned>:
 800c76c:	b570      	push	{r4, r5, r6, lr}
 800c76e:	4e0f      	ldr	r6, [pc, #60]	; (800c7ac <sbrk_aligned+0x40>)
 800c770:	000d      	movs	r5, r1
 800c772:	6831      	ldr	r1, [r6, #0]
 800c774:	0004      	movs	r4, r0
 800c776:	2900      	cmp	r1, #0
 800c778:	d102      	bne.n	800c780 <sbrk_aligned+0x14>
 800c77a:	f002 f8cf 	bl	800e91c <_sbrk_r>
 800c77e:	6030      	str	r0, [r6, #0]
 800c780:	0029      	movs	r1, r5
 800c782:	0020      	movs	r0, r4
 800c784:	f002 f8ca 	bl	800e91c <_sbrk_r>
 800c788:	1c43      	adds	r3, r0, #1
 800c78a:	d00a      	beq.n	800c7a2 <sbrk_aligned+0x36>
 800c78c:	2303      	movs	r3, #3
 800c78e:	1cc5      	adds	r5, r0, #3
 800c790:	439d      	bics	r5, r3
 800c792:	42a8      	cmp	r0, r5
 800c794:	d007      	beq.n	800c7a6 <sbrk_aligned+0x3a>
 800c796:	1a29      	subs	r1, r5, r0
 800c798:	0020      	movs	r0, r4
 800c79a:	f002 f8bf 	bl	800e91c <_sbrk_r>
 800c79e:	3001      	adds	r0, #1
 800c7a0:	d101      	bne.n	800c7a6 <sbrk_aligned+0x3a>
 800c7a2:	2501      	movs	r5, #1
 800c7a4:	426d      	negs	r5, r5
 800c7a6:	0028      	movs	r0, r5
 800c7a8:	bd70      	pop	{r4, r5, r6, pc}
 800c7aa:	46c0      	nop			; (mov r8, r8)
 800c7ac:	2000650c 	.word	0x2000650c

0800c7b0 <_malloc_r>:
 800c7b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7b2:	2203      	movs	r2, #3
 800c7b4:	1ccb      	adds	r3, r1, #3
 800c7b6:	4393      	bics	r3, r2
 800c7b8:	3308      	adds	r3, #8
 800c7ba:	0006      	movs	r6, r0
 800c7bc:	001f      	movs	r7, r3
 800c7be:	2b0c      	cmp	r3, #12
 800c7c0:	d238      	bcs.n	800c834 <_malloc_r+0x84>
 800c7c2:	270c      	movs	r7, #12
 800c7c4:	42b9      	cmp	r1, r7
 800c7c6:	d837      	bhi.n	800c838 <_malloc_r+0x88>
 800c7c8:	0030      	movs	r0, r6
 800c7ca:	f000 f873 	bl	800c8b4 <__malloc_lock>
 800c7ce:	4b38      	ldr	r3, [pc, #224]	; (800c8b0 <_malloc_r+0x100>)
 800c7d0:	9300      	str	r3, [sp, #0]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	001c      	movs	r4, r3
 800c7d6:	2c00      	cmp	r4, #0
 800c7d8:	d133      	bne.n	800c842 <_malloc_r+0x92>
 800c7da:	0039      	movs	r1, r7
 800c7dc:	0030      	movs	r0, r6
 800c7de:	f7ff ffc5 	bl	800c76c <sbrk_aligned>
 800c7e2:	0004      	movs	r4, r0
 800c7e4:	1c43      	adds	r3, r0, #1
 800c7e6:	d15e      	bne.n	800c8a6 <_malloc_r+0xf6>
 800c7e8:	9b00      	ldr	r3, [sp, #0]
 800c7ea:	681c      	ldr	r4, [r3, #0]
 800c7ec:	0025      	movs	r5, r4
 800c7ee:	2d00      	cmp	r5, #0
 800c7f0:	d14e      	bne.n	800c890 <_malloc_r+0xe0>
 800c7f2:	2c00      	cmp	r4, #0
 800c7f4:	d051      	beq.n	800c89a <_malloc_r+0xea>
 800c7f6:	6823      	ldr	r3, [r4, #0]
 800c7f8:	0029      	movs	r1, r5
 800c7fa:	18e3      	adds	r3, r4, r3
 800c7fc:	0030      	movs	r0, r6
 800c7fe:	9301      	str	r3, [sp, #4]
 800c800:	f002 f88c 	bl	800e91c <_sbrk_r>
 800c804:	9b01      	ldr	r3, [sp, #4]
 800c806:	4283      	cmp	r3, r0
 800c808:	d147      	bne.n	800c89a <_malloc_r+0xea>
 800c80a:	6823      	ldr	r3, [r4, #0]
 800c80c:	0030      	movs	r0, r6
 800c80e:	1aff      	subs	r7, r7, r3
 800c810:	0039      	movs	r1, r7
 800c812:	f7ff ffab 	bl	800c76c <sbrk_aligned>
 800c816:	3001      	adds	r0, #1
 800c818:	d03f      	beq.n	800c89a <_malloc_r+0xea>
 800c81a:	6823      	ldr	r3, [r4, #0]
 800c81c:	19db      	adds	r3, r3, r7
 800c81e:	6023      	str	r3, [r4, #0]
 800c820:	9b00      	ldr	r3, [sp, #0]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d040      	beq.n	800c8aa <_malloc_r+0xfa>
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	42a2      	cmp	r2, r4
 800c82c:	d133      	bne.n	800c896 <_malloc_r+0xe6>
 800c82e:	2200      	movs	r2, #0
 800c830:	605a      	str	r2, [r3, #4]
 800c832:	e014      	b.n	800c85e <_malloc_r+0xae>
 800c834:	2b00      	cmp	r3, #0
 800c836:	dac5      	bge.n	800c7c4 <_malloc_r+0x14>
 800c838:	230c      	movs	r3, #12
 800c83a:	2500      	movs	r5, #0
 800c83c:	6033      	str	r3, [r6, #0]
 800c83e:	0028      	movs	r0, r5
 800c840:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c842:	6821      	ldr	r1, [r4, #0]
 800c844:	1bc9      	subs	r1, r1, r7
 800c846:	d420      	bmi.n	800c88a <_malloc_r+0xda>
 800c848:	290b      	cmp	r1, #11
 800c84a:	d918      	bls.n	800c87e <_malloc_r+0xce>
 800c84c:	19e2      	adds	r2, r4, r7
 800c84e:	6027      	str	r7, [r4, #0]
 800c850:	42a3      	cmp	r3, r4
 800c852:	d112      	bne.n	800c87a <_malloc_r+0xca>
 800c854:	9b00      	ldr	r3, [sp, #0]
 800c856:	601a      	str	r2, [r3, #0]
 800c858:	6863      	ldr	r3, [r4, #4]
 800c85a:	6011      	str	r1, [r2, #0]
 800c85c:	6053      	str	r3, [r2, #4]
 800c85e:	0030      	movs	r0, r6
 800c860:	0025      	movs	r5, r4
 800c862:	f000 f82f 	bl	800c8c4 <__malloc_unlock>
 800c866:	2207      	movs	r2, #7
 800c868:	350b      	adds	r5, #11
 800c86a:	1d23      	adds	r3, r4, #4
 800c86c:	4395      	bics	r5, r2
 800c86e:	1aea      	subs	r2, r5, r3
 800c870:	429d      	cmp	r5, r3
 800c872:	d0e4      	beq.n	800c83e <_malloc_r+0x8e>
 800c874:	1b5b      	subs	r3, r3, r5
 800c876:	50a3      	str	r3, [r4, r2]
 800c878:	e7e1      	b.n	800c83e <_malloc_r+0x8e>
 800c87a:	605a      	str	r2, [r3, #4]
 800c87c:	e7ec      	b.n	800c858 <_malloc_r+0xa8>
 800c87e:	6862      	ldr	r2, [r4, #4]
 800c880:	42a3      	cmp	r3, r4
 800c882:	d1d5      	bne.n	800c830 <_malloc_r+0x80>
 800c884:	9b00      	ldr	r3, [sp, #0]
 800c886:	601a      	str	r2, [r3, #0]
 800c888:	e7e9      	b.n	800c85e <_malloc_r+0xae>
 800c88a:	0023      	movs	r3, r4
 800c88c:	6864      	ldr	r4, [r4, #4]
 800c88e:	e7a2      	b.n	800c7d6 <_malloc_r+0x26>
 800c890:	002c      	movs	r4, r5
 800c892:	686d      	ldr	r5, [r5, #4]
 800c894:	e7ab      	b.n	800c7ee <_malloc_r+0x3e>
 800c896:	0013      	movs	r3, r2
 800c898:	e7c4      	b.n	800c824 <_malloc_r+0x74>
 800c89a:	230c      	movs	r3, #12
 800c89c:	0030      	movs	r0, r6
 800c89e:	6033      	str	r3, [r6, #0]
 800c8a0:	f000 f810 	bl	800c8c4 <__malloc_unlock>
 800c8a4:	e7cb      	b.n	800c83e <_malloc_r+0x8e>
 800c8a6:	6027      	str	r7, [r4, #0]
 800c8a8:	e7d9      	b.n	800c85e <_malloc_r+0xae>
 800c8aa:	605b      	str	r3, [r3, #4]
 800c8ac:	deff      	udf	#255	; 0xff
 800c8ae:	46c0      	nop			; (mov r8, r8)
 800c8b0:	20006508 	.word	0x20006508

0800c8b4 <__malloc_lock>:
 800c8b4:	b510      	push	{r4, lr}
 800c8b6:	4802      	ldr	r0, [pc, #8]	; (800c8c0 <__malloc_lock+0xc>)
 800c8b8:	f002 f881 	bl	800e9be <__retarget_lock_acquire_recursive>
 800c8bc:	bd10      	pop	{r4, pc}
 800c8be:	46c0      	nop			; (mov r8, r8)
 800c8c0:	20006650 	.word	0x20006650

0800c8c4 <__malloc_unlock>:
 800c8c4:	b510      	push	{r4, lr}
 800c8c6:	4802      	ldr	r0, [pc, #8]	; (800c8d0 <__malloc_unlock+0xc>)
 800c8c8:	f002 f87a 	bl	800e9c0 <__retarget_lock_release_recursive>
 800c8cc:	bd10      	pop	{r4, pc}
 800c8ce:	46c0      	nop			; (mov r8, r8)
 800c8d0:	20006650 	.word	0x20006650

0800c8d4 <sulp>:
 800c8d4:	b570      	push	{r4, r5, r6, lr}
 800c8d6:	0016      	movs	r6, r2
 800c8d8:	000d      	movs	r5, r1
 800c8da:	f003 fe93 	bl	8010604 <__ulp>
 800c8de:	2e00      	cmp	r6, #0
 800c8e0:	d00d      	beq.n	800c8fe <sulp+0x2a>
 800c8e2:	236b      	movs	r3, #107	; 0x6b
 800c8e4:	006a      	lsls	r2, r5, #1
 800c8e6:	0d52      	lsrs	r2, r2, #21
 800c8e8:	1a9b      	subs	r3, r3, r2
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	dd07      	ble.n	800c8fe <sulp+0x2a>
 800c8ee:	2400      	movs	r4, #0
 800c8f0:	4a03      	ldr	r2, [pc, #12]	; (800c900 <sulp+0x2c>)
 800c8f2:	051b      	lsls	r3, r3, #20
 800c8f4:	189d      	adds	r5, r3, r2
 800c8f6:	002b      	movs	r3, r5
 800c8f8:	0022      	movs	r2, r4
 800c8fa:	f7f5 fceb 	bl	80022d4 <__aeabi_dmul>
 800c8fe:	bd70      	pop	{r4, r5, r6, pc}
 800c900:	3ff00000 	.word	0x3ff00000

0800c904 <_strtod_l>:
 800c904:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c906:	b0a1      	sub	sp, #132	; 0x84
 800c908:	9219      	str	r2, [sp, #100]	; 0x64
 800c90a:	2200      	movs	r2, #0
 800c90c:	2600      	movs	r6, #0
 800c90e:	2700      	movs	r7, #0
 800c910:	9004      	str	r0, [sp, #16]
 800c912:	9107      	str	r1, [sp, #28]
 800c914:	921c      	str	r2, [sp, #112]	; 0x70
 800c916:	911b      	str	r1, [sp, #108]	; 0x6c
 800c918:	780a      	ldrb	r2, [r1, #0]
 800c91a:	2a2b      	cmp	r2, #43	; 0x2b
 800c91c:	d055      	beq.n	800c9ca <_strtod_l+0xc6>
 800c91e:	d841      	bhi.n	800c9a4 <_strtod_l+0xa0>
 800c920:	2a0d      	cmp	r2, #13
 800c922:	d83b      	bhi.n	800c99c <_strtod_l+0x98>
 800c924:	2a08      	cmp	r2, #8
 800c926:	d83b      	bhi.n	800c9a0 <_strtod_l+0x9c>
 800c928:	2a00      	cmp	r2, #0
 800c92a:	d044      	beq.n	800c9b6 <_strtod_l+0xb2>
 800c92c:	2200      	movs	r2, #0
 800c92e:	920f      	str	r2, [sp, #60]	; 0x3c
 800c930:	2100      	movs	r1, #0
 800c932:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c934:	9109      	str	r1, [sp, #36]	; 0x24
 800c936:	782a      	ldrb	r2, [r5, #0]
 800c938:	2a30      	cmp	r2, #48	; 0x30
 800c93a:	d000      	beq.n	800c93e <_strtod_l+0x3a>
 800c93c:	e085      	b.n	800ca4a <_strtod_l+0x146>
 800c93e:	786a      	ldrb	r2, [r5, #1]
 800c940:	3120      	adds	r1, #32
 800c942:	438a      	bics	r2, r1
 800c944:	2a58      	cmp	r2, #88	; 0x58
 800c946:	d000      	beq.n	800c94a <_strtod_l+0x46>
 800c948:	e075      	b.n	800ca36 <_strtod_l+0x132>
 800c94a:	9302      	str	r3, [sp, #8]
 800c94c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c94e:	4a97      	ldr	r2, [pc, #604]	; (800cbac <_strtod_l+0x2a8>)
 800c950:	9301      	str	r3, [sp, #4]
 800c952:	ab1c      	add	r3, sp, #112	; 0x70
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	9804      	ldr	r0, [sp, #16]
 800c958:	ab1d      	add	r3, sp, #116	; 0x74
 800c95a:	a91b      	add	r1, sp, #108	; 0x6c
 800c95c:	f002 ffc8 	bl	800f8f0 <__gethex>
 800c960:	230f      	movs	r3, #15
 800c962:	0002      	movs	r2, r0
 800c964:	401a      	ands	r2, r3
 800c966:	0004      	movs	r4, r0
 800c968:	9205      	str	r2, [sp, #20]
 800c96a:	4218      	tst	r0, r3
 800c96c:	d005      	beq.n	800c97a <_strtod_l+0x76>
 800c96e:	2a06      	cmp	r2, #6
 800c970:	d12d      	bne.n	800c9ce <_strtod_l+0xca>
 800c972:	1c6b      	adds	r3, r5, #1
 800c974:	931b      	str	r3, [sp, #108]	; 0x6c
 800c976:	2300      	movs	r3, #0
 800c978:	930f      	str	r3, [sp, #60]	; 0x3c
 800c97a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d002      	beq.n	800c986 <_strtod_l+0x82>
 800c980:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c982:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c984:	6013      	str	r3, [r2, #0]
 800c986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d01b      	beq.n	800c9c4 <_strtod_l+0xc0>
 800c98c:	2380      	movs	r3, #128	; 0x80
 800c98e:	0032      	movs	r2, r6
 800c990:	061b      	lsls	r3, r3, #24
 800c992:	18fb      	adds	r3, r7, r3
 800c994:	0010      	movs	r0, r2
 800c996:	0019      	movs	r1, r3
 800c998:	b021      	add	sp, #132	; 0x84
 800c99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c99c:	2a20      	cmp	r2, #32
 800c99e:	d1c5      	bne.n	800c92c <_strtod_l+0x28>
 800c9a0:	3101      	adds	r1, #1
 800c9a2:	e7b8      	b.n	800c916 <_strtod_l+0x12>
 800c9a4:	2a2d      	cmp	r2, #45	; 0x2d
 800c9a6:	d1c1      	bne.n	800c92c <_strtod_l+0x28>
 800c9a8:	3a2c      	subs	r2, #44	; 0x2c
 800c9aa:	920f      	str	r2, [sp, #60]	; 0x3c
 800c9ac:	1c4a      	adds	r2, r1, #1
 800c9ae:	921b      	str	r2, [sp, #108]	; 0x6c
 800c9b0:	784a      	ldrb	r2, [r1, #1]
 800c9b2:	2a00      	cmp	r2, #0
 800c9b4:	d1bc      	bne.n	800c930 <_strtod_l+0x2c>
 800c9b6:	9b07      	ldr	r3, [sp, #28]
 800c9b8:	931b      	str	r3, [sp, #108]	; 0x6c
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c9be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d1dd      	bne.n	800c980 <_strtod_l+0x7c>
 800c9c4:	0032      	movs	r2, r6
 800c9c6:	003b      	movs	r3, r7
 800c9c8:	e7e4      	b.n	800c994 <_strtod_l+0x90>
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	e7ed      	b.n	800c9aa <_strtod_l+0xa6>
 800c9ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	d007      	beq.n	800c9e4 <_strtod_l+0xe0>
 800c9d4:	2135      	movs	r1, #53	; 0x35
 800c9d6:	a81e      	add	r0, sp, #120	; 0x78
 800c9d8:	f003 ff05 	bl	80107e6 <__copybits>
 800c9dc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c9de:	9804      	ldr	r0, [sp, #16]
 800c9e0:	f003 face 	bl	800ff80 <_Bfree>
 800c9e4:	9805      	ldr	r0, [sp, #20]
 800c9e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c9e8:	3801      	subs	r0, #1
 800c9ea:	2804      	cmp	r0, #4
 800c9ec:	d806      	bhi.n	800c9fc <_strtod_l+0xf8>
 800c9ee:	f7f3 fb93 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c9f2:	0312      	.short	0x0312
 800c9f4:	1e1c      	.short	0x1e1c
 800c9f6:	12          	.byte	0x12
 800c9f7:	00          	.byte	0x00
 800c9f8:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800c9fa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800c9fc:	05e4      	lsls	r4, r4, #23
 800c9fe:	d502      	bpl.n	800ca06 <_strtod_l+0x102>
 800ca00:	2380      	movs	r3, #128	; 0x80
 800ca02:	061b      	lsls	r3, r3, #24
 800ca04:	431f      	orrs	r7, r3
 800ca06:	4b6a      	ldr	r3, [pc, #424]	; (800cbb0 <_strtod_l+0x2ac>)
 800ca08:	423b      	tst	r3, r7
 800ca0a:	d1b6      	bne.n	800c97a <_strtod_l+0x76>
 800ca0c:	f001 ffac 	bl	800e968 <__errno>
 800ca10:	2322      	movs	r3, #34	; 0x22
 800ca12:	6003      	str	r3, [r0, #0]
 800ca14:	e7b1      	b.n	800c97a <_strtod_l+0x76>
 800ca16:	4967      	ldr	r1, [pc, #412]	; (800cbb4 <_strtod_l+0x2b0>)
 800ca18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ca1a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800ca1c:	400a      	ands	r2, r1
 800ca1e:	4966      	ldr	r1, [pc, #408]	; (800cbb8 <_strtod_l+0x2b4>)
 800ca20:	185b      	adds	r3, r3, r1
 800ca22:	051b      	lsls	r3, r3, #20
 800ca24:	431a      	orrs	r2, r3
 800ca26:	0017      	movs	r7, r2
 800ca28:	e7e8      	b.n	800c9fc <_strtod_l+0xf8>
 800ca2a:	4f61      	ldr	r7, [pc, #388]	; (800cbb0 <_strtod_l+0x2ac>)
 800ca2c:	e7e6      	b.n	800c9fc <_strtod_l+0xf8>
 800ca2e:	2601      	movs	r6, #1
 800ca30:	4f62      	ldr	r7, [pc, #392]	; (800cbbc <_strtod_l+0x2b8>)
 800ca32:	4276      	negs	r6, r6
 800ca34:	e7e2      	b.n	800c9fc <_strtod_l+0xf8>
 800ca36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca38:	1c5a      	adds	r2, r3, #1
 800ca3a:	921b      	str	r2, [sp, #108]	; 0x6c
 800ca3c:	785b      	ldrb	r3, [r3, #1]
 800ca3e:	2b30      	cmp	r3, #48	; 0x30
 800ca40:	d0f9      	beq.n	800ca36 <_strtod_l+0x132>
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d099      	beq.n	800c97a <_strtod_l+0x76>
 800ca46:	2301      	movs	r3, #1
 800ca48:	9309      	str	r3, [sp, #36]	; 0x24
 800ca4a:	2500      	movs	r5, #0
 800ca4c:	220a      	movs	r2, #10
 800ca4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca50:	950d      	str	r5, [sp, #52]	; 0x34
 800ca52:	9310      	str	r3, [sp, #64]	; 0x40
 800ca54:	9508      	str	r5, [sp, #32]
 800ca56:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ca58:	7804      	ldrb	r4, [r0, #0]
 800ca5a:	0023      	movs	r3, r4
 800ca5c:	3b30      	subs	r3, #48	; 0x30
 800ca5e:	b2d9      	uxtb	r1, r3
 800ca60:	2909      	cmp	r1, #9
 800ca62:	d927      	bls.n	800cab4 <_strtod_l+0x1b0>
 800ca64:	2201      	movs	r2, #1
 800ca66:	4956      	ldr	r1, [pc, #344]	; (800cbc0 <_strtod_l+0x2bc>)
 800ca68:	f001 fe0f 	bl	800e68a <strncmp>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	d031      	beq.n	800cad4 <_strtod_l+0x1d0>
 800ca70:	2000      	movs	r0, #0
 800ca72:	0023      	movs	r3, r4
 800ca74:	4684      	mov	ip, r0
 800ca76:	9a08      	ldr	r2, [sp, #32]
 800ca78:	900c      	str	r0, [sp, #48]	; 0x30
 800ca7a:	9205      	str	r2, [sp, #20]
 800ca7c:	2220      	movs	r2, #32
 800ca7e:	0019      	movs	r1, r3
 800ca80:	4391      	bics	r1, r2
 800ca82:	000a      	movs	r2, r1
 800ca84:	2100      	movs	r1, #0
 800ca86:	9106      	str	r1, [sp, #24]
 800ca88:	2a45      	cmp	r2, #69	; 0x45
 800ca8a:	d000      	beq.n	800ca8e <_strtod_l+0x18a>
 800ca8c:	e0c2      	b.n	800cc14 <_strtod_l+0x310>
 800ca8e:	9b05      	ldr	r3, [sp, #20]
 800ca90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca92:	4303      	orrs	r3, r0
 800ca94:	4313      	orrs	r3, r2
 800ca96:	428b      	cmp	r3, r1
 800ca98:	d08d      	beq.n	800c9b6 <_strtod_l+0xb2>
 800ca9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ca9c:	9307      	str	r3, [sp, #28]
 800ca9e:	3301      	adds	r3, #1
 800caa0:	931b      	str	r3, [sp, #108]	; 0x6c
 800caa2:	9b07      	ldr	r3, [sp, #28]
 800caa4:	785b      	ldrb	r3, [r3, #1]
 800caa6:	2b2b      	cmp	r3, #43	; 0x2b
 800caa8:	d071      	beq.n	800cb8e <_strtod_l+0x28a>
 800caaa:	000c      	movs	r4, r1
 800caac:	2b2d      	cmp	r3, #45	; 0x2d
 800caae:	d174      	bne.n	800cb9a <_strtod_l+0x296>
 800cab0:	2401      	movs	r4, #1
 800cab2:	e06d      	b.n	800cb90 <_strtod_l+0x28c>
 800cab4:	9908      	ldr	r1, [sp, #32]
 800cab6:	2908      	cmp	r1, #8
 800cab8:	dc09      	bgt.n	800cace <_strtod_l+0x1ca>
 800caba:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cabc:	4351      	muls	r1, r2
 800cabe:	185b      	adds	r3, r3, r1
 800cac0:	930d      	str	r3, [sp, #52]	; 0x34
 800cac2:	9b08      	ldr	r3, [sp, #32]
 800cac4:	3001      	adds	r0, #1
 800cac6:	3301      	adds	r3, #1
 800cac8:	9308      	str	r3, [sp, #32]
 800caca:	901b      	str	r0, [sp, #108]	; 0x6c
 800cacc:	e7c3      	b.n	800ca56 <_strtod_l+0x152>
 800cace:	4355      	muls	r5, r2
 800cad0:	195d      	adds	r5, r3, r5
 800cad2:	e7f6      	b.n	800cac2 <_strtod_l+0x1be>
 800cad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cad6:	1c5a      	adds	r2, r3, #1
 800cad8:	921b      	str	r2, [sp, #108]	; 0x6c
 800cada:	9a08      	ldr	r2, [sp, #32]
 800cadc:	785b      	ldrb	r3, [r3, #1]
 800cade:	2a00      	cmp	r2, #0
 800cae0:	d03a      	beq.n	800cb58 <_strtod_l+0x254>
 800cae2:	900c      	str	r0, [sp, #48]	; 0x30
 800cae4:	9205      	str	r2, [sp, #20]
 800cae6:	001a      	movs	r2, r3
 800cae8:	3a30      	subs	r2, #48	; 0x30
 800caea:	2a09      	cmp	r2, #9
 800caec:	d912      	bls.n	800cb14 <_strtod_l+0x210>
 800caee:	2201      	movs	r2, #1
 800caf0:	4694      	mov	ip, r2
 800caf2:	e7c3      	b.n	800ca7c <_strtod_l+0x178>
 800caf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800caf6:	3001      	adds	r0, #1
 800caf8:	1c5a      	adds	r2, r3, #1
 800cafa:	921b      	str	r2, [sp, #108]	; 0x6c
 800cafc:	785b      	ldrb	r3, [r3, #1]
 800cafe:	2b30      	cmp	r3, #48	; 0x30
 800cb00:	d0f8      	beq.n	800caf4 <_strtod_l+0x1f0>
 800cb02:	001a      	movs	r2, r3
 800cb04:	3a31      	subs	r2, #49	; 0x31
 800cb06:	2a08      	cmp	r2, #8
 800cb08:	d83c      	bhi.n	800cb84 <_strtod_l+0x280>
 800cb0a:	900c      	str	r0, [sp, #48]	; 0x30
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800cb10:	9005      	str	r0, [sp, #20]
 800cb12:	9210      	str	r2, [sp, #64]	; 0x40
 800cb14:	001a      	movs	r2, r3
 800cb16:	1c41      	adds	r1, r0, #1
 800cb18:	3a30      	subs	r2, #48	; 0x30
 800cb1a:	2b30      	cmp	r3, #48	; 0x30
 800cb1c:	d016      	beq.n	800cb4c <_strtod_l+0x248>
 800cb1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb20:	185b      	adds	r3, r3, r1
 800cb22:	930c      	str	r3, [sp, #48]	; 0x30
 800cb24:	9b05      	ldr	r3, [sp, #20]
 800cb26:	210a      	movs	r1, #10
 800cb28:	469c      	mov	ip, r3
 800cb2a:	4484      	add	ip, r0
 800cb2c:	4563      	cmp	r3, ip
 800cb2e:	d115      	bne.n	800cb5c <_strtod_l+0x258>
 800cb30:	9905      	ldr	r1, [sp, #20]
 800cb32:	9b05      	ldr	r3, [sp, #20]
 800cb34:	3101      	adds	r1, #1
 800cb36:	1809      	adds	r1, r1, r0
 800cb38:	181b      	adds	r3, r3, r0
 800cb3a:	9105      	str	r1, [sp, #20]
 800cb3c:	2b08      	cmp	r3, #8
 800cb3e:	dc19      	bgt.n	800cb74 <_strtod_l+0x270>
 800cb40:	230a      	movs	r3, #10
 800cb42:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cb44:	434b      	muls	r3, r1
 800cb46:	2100      	movs	r1, #0
 800cb48:	18d3      	adds	r3, r2, r3
 800cb4a:	930d      	str	r3, [sp, #52]	; 0x34
 800cb4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cb4e:	0008      	movs	r0, r1
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	921b      	str	r2, [sp, #108]	; 0x6c
 800cb54:	785b      	ldrb	r3, [r3, #1]
 800cb56:	e7c6      	b.n	800cae6 <_strtod_l+0x1e2>
 800cb58:	9808      	ldr	r0, [sp, #32]
 800cb5a:	e7d0      	b.n	800cafe <_strtod_l+0x1fa>
 800cb5c:	1c5c      	adds	r4, r3, #1
 800cb5e:	2b08      	cmp	r3, #8
 800cb60:	dc04      	bgt.n	800cb6c <_strtod_l+0x268>
 800cb62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb64:	434b      	muls	r3, r1
 800cb66:	930d      	str	r3, [sp, #52]	; 0x34
 800cb68:	0023      	movs	r3, r4
 800cb6a:	e7df      	b.n	800cb2c <_strtod_l+0x228>
 800cb6c:	2c10      	cmp	r4, #16
 800cb6e:	dcfb      	bgt.n	800cb68 <_strtod_l+0x264>
 800cb70:	434d      	muls	r5, r1
 800cb72:	e7f9      	b.n	800cb68 <_strtod_l+0x264>
 800cb74:	9b05      	ldr	r3, [sp, #20]
 800cb76:	2100      	movs	r1, #0
 800cb78:	2b10      	cmp	r3, #16
 800cb7a:	dce7      	bgt.n	800cb4c <_strtod_l+0x248>
 800cb7c:	230a      	movs	r3, #10
 800cb7e:	435d      	muls	r5, r3
 800cb80:	1955      	adds	r5, r2, r5
 800cb82:	e7e3      	b.n	800cb4c <_strtod_l+0x248>
 800cb84:	2200      	movs	r2, #0
 800cb86:	920c      	str	r2, [sp, #48]	; 0x30
 800cb88:	9205      	str	r2, [sp, #20]
 800cb8a:	3201      	adds	r2, #1
 800cb8c:	e7b0      	b.n	800caf0 <_strtod_l+0x1ec>
 800cb8e:	2400      	movs	r4, #0
 800cb90:	9b07      	ldr	r3, [sp, #28]
 800cb92:	3302      	adds	r3, #2
 800cb94:	931b      	str	r3, [sp, #108]	; 0x6c
 800cb96:	9b07      	ldr	r3, [sp, #28]
 800cb98:	789b      	ldrb	r3, [r3, #2]
 800cb9a:	001a      	movs	r2, r3
 800cb9c:	3a30      	subs	r2, #48	; 0x30
 800cb9e:	2a09      	cmp	r2, #9
 800cba0:	d914      	bls.n	800cbcc <_strtod_l+0x2c8>
 800cba2:	9a07      	ldr	r2, [sp, #28]
 800cba4:	921b      	str	r2, [sp, #108]	; 0x6c
 800cba6:	2200      	movs	r2, #0
 800cba8:	e033      	b.n	800cc12 <_strtod_l+0x30e>
 800cbaa:	46c0      	nop			; (mov r8, r8)
 800cbac:	08013584 	.word	0x08013584
 800cbb0:	7ff00000 	.word	0x7ff00000
 800cbb4:	ffefffff 	.word	0xffefffff
 800cbb8:	00000433 	.word	0x00000433
 800cbbc:	7fffffff 	.word	0x7fffffff
 800cbc0:	08013580 	.word	0x08013580
 800cbc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cbc6:	1c5a      	adds	r2, r3, #1
 800cbc8:	921b      	str	r2, [sp, #108]	; 0x6c
 800cbca:	785b      	ldrb	r3, [r3, #1]
 800cbcc:	2b30      	cmp	r3, #48	; 0x30
 800cbce:	d0f9      	beq.n	800cbc4 <_strtod_l+0x2c0>
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	9206      	str	r2, [sp, #24]
 800cbd4:	001a      	movs	r2, r3
 800cbd6:	3a31      	subs	r2, #49	; 0x31
 800cbd8:	2a08      	cmp	r2, #8
 800cbda:	d81b      	bhi.n	800cc14 <_strtod_l+0x310>
 800cbdc:	3b30      	subs	r3, #48	; 0x30
 800cbde:	930e      	str	r3, [sp, #56]	; 0x38
 800cbe0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cbe2:	9306      	str	r3, [sp, #24]
 800cbe4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cbe6:	1c59      	adds	r1, r3, #1
 800cbe8:	911b      	str	r1, [sp, #108]	; 0x6c
 800cbea:	785b      	ldrb	r3, [r3, #1]
 800cbec:	001a      	movs	r2, r3
 800cbee:	3a30      	subs	r2, #48	; 0x30
 800cbf0:	2a09      	cmp	r2, #9
 800cbf2:	d93a      	bls.n	800cc6a <_strtod_l+0x366>
 800cbf4:	9a06      	ldr	r2, [sp, #24]
 800cbf6:	1a8a      	subs	r2, r1, r2
 800cbf8:	49b2      	ldr	r1, [pc, #712]	; (800cec4 <_strtod_l+0x5c0>)
 800cbfa:	9106      	str	r1, [sp, #24]
 800cbfc:	2a08      	cmp	r2, #8
 800cbfe:	dc04      	bgt.n	800cc0a <_strtod_l+0x306>
 800cc00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc02:	9206      	str	r2, [sp, #24]
 800cc04:	428a      	cmp	r2, r1
 800cc06:	dd00      	ble.n	800cc0a <_strtod_l+0x306>
 800cc08:	9106      	str	r1, [sp, #24]
 800cc0a:	2c00      	cmp	r4, #0
 800cc0c:	d002      	beq.n	800cc14 <_strtod_l+0x310>
 800cc0e:	9a06      	ldr	r2, [sp, #24]
 800cc10:	4252      	negs	r2, r2
 800cc12:	9206      	str	r2, [sp, #24]
 800cc14:	9a05      	ldr	r2, [sp, #20]
 800cc16:	2a00      	cmp	r2, #0
 800cc18:	d14d      	bne.n	800ccb6 <_strtod_l+0x3b2>
 800cc1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc1c:	4310      	orrs	r0, r2
 800cc1e:	d000      	beq.n	800cc22 <_strtod_l+0x31e>
 800cc20:	e6ab      	b.n	800c97a <_strtod_l+0x76>
 800cc22:	4662      	mov	r2, ip
 800cc24:	2a00      	cmp	r2, #0
 800cc26:	d000      	beq.n	800cc2a <_strtod_l+0x326>
 800cc28:	e6c5      	b.n	800c9b6 <_strtod_l+0xb2>
 800cc2a:	2b69      	cmp	r3, #105	; 0x69
 800cc2c:	d027      	beq.n	800cc7e <_strtod_l+0x37a>
 800cc2e:	dc23      	bgt.n	800cc78 <_strtod_l+0x374>
 800cc30:	2b49      	cmp	r3, #73	; 0x49
 800cc32:	d024      	beq.n	800cc7e <_strtod_l+0x37a>
 800cc34:	2b4e      	cmp	r3, #78	; 0x4e
 800cc36:	d000      	beq.n	800cc3a <_strtod_l+0x336>
 800cc38:	e6bd      	b.n	800c9b6 <_strtod_l+0xb2>
 800cc3a:	49a3      	ldr	r1, [pc, #652]	; (800cec8 <_strtod_l+0x5c4>)
 800cc3c:	a81b      	add	r0, sp, #108	; 0x6c
 800cc3e:	f003 f88d 	bl	800fd5c <__match>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	d100      	bne.n	800cc48 <_strtod_l+0x344>
 800cc46:	e6b6      	b.n	800c9b6 <_strtod_l+0xb2>
 800cc48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	2b28      	cmp	r3, #40	; 0x28
 800cc4e:	d12c      	bne.n	800ccaa <_strtod_l+0x3a6>
 800cc50:	499e      	ldr	r1, [pc, #632]	; (800cecc <_strtod_l+0x5c8>)
 800cc52:	aa1e      	add	r2, sp, #120	; 0x78
 800cc54:	a81b      	add	r0, sp, #108	; 0x6c
 800cc56:	f003 f895 	bl	800fd84 <__hexnan>
 800cc5a:	2805      	cmp	r0, #5
 800cc5c:	d125      	bne.n	800ccaa <_strtod_l+0x3a6>
 800cc5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cc60:	4a9b      	ldr	r2, [pc, #620]	; (800ced0 <_strtod_l+0x5cc>)
 800cc62:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800cc64:	431a      	orrs	r2, r3
 800cc66:	0017      	movs	r7, r2
 800cc68:	e687      	b.n	800c97a <_strtod_l+0x76>
 800cc6a:	220a      	movs	r2, #10
 800cc6c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800cc6e:	434a      	muls	r2, r1
 800cc70:	18d2      	adds	r2, r2, r3
 800cc72:	3a30      	subs	r2, #48	; 0x30
 800cc74:	920e      	str	r2, [sp, #56]	; 0x38
 800cc76:	e7b5      	b.n	800cbe4 <_strtod_l+0x2e0>
 800cc78:	2b6e      	cmp	r3, #110	; 0x6e
 800cc7a:	d0de      	beq.n	800cc3a <_strtod_l+0x336>
 800cc7c:	e69b      	b.n	800c9b6 <_strtod_l+0xb2>
 800cc7e:	4995      	ldr	r1, [pc, #596]	; (800ced4 <_strtod_l+0x5d0>)
 800cc80:	a81b      	add	r0, sp, #108	; 0x6c
 800cc82:	f003 f86b 	bl	800fd5c <__match>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	d100      	bne.n	800cc8c <_strtod_l+0x388>
 800cc8a:	e694      	b.n	800c9b6 <_strtod_l+0xb2>
 800cc8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc8e:	4992      	ldr	r1, [pc, #584]	; (800ced8 <_strtod_l+0x5d4>)
 800cc90:	3b01      	subs	r3, #1
 800cc92:	a81b      	add	r0, sp, #108	; 0x6c
 800cc94:	931b      	str	r3, [sp, #108]	; 0x6c
 800cc96:	f003 f861 	bl	800fd5c <__match>
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	d102      	bne.n	800cca4 <_strtod_l+0x3a0>
 800cc9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cca0:	3301      	adds	r3, #1
 800cca2:	931b      	str	r3, [sp, #108]	; 0x6c
 800cca4:	2600      	movs	r6, #0
 800cca6:	4f8a      	ldr	r7, [pc, #552]	; (800ced0 <_strtod_l+0x5cc>)
 800cca8:	e667      	b.n	800c97a <_strtod_l+0x76>
 800ccaa:	488c      	ldr	r0, [pc, #560]	; (800cedc <_strtod_l+0x5d8>)
 800ccac:	f001 fea6 	bl	800e9fc <nan>
 800ccb0:	0006      	movs	r6, r0
 800ccb2:	000f      	movs	r7, r1
 800ccb4:	e661      	b.n	800c97a <_strtod_l+0x76>
 800ccb6:	9b06      	ldr	r3, [sp, #24]
 800ccb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ccba:	1a9b      	subs	r3, r3, r2
 800ccbc:	9309      	str	r3, [sp, #36]	; 0x24
 800ccbe:	9b08      	ldr	r3, [sp, #32]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d101      	bne.n	800ccc8 <_strtod_l+0x3c4>
 800ccc4:	9b05      	ldr	r3, [sp, #20]
 800ccc6:	9308      	str	r3, [sp, #32]
 800ccc8:	9c05      	ldr	r4, [sp, #20]
 800ccca:	2c10      	cmp	r4, #16
 800cccc:	dd00      	ble.n	800ccd0 <_strtod_l+0x3cc>
 800ccce:	2410      	movs	r4, #16
 800ccd0:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ccd2:	f7f6 f9c7 	bl	8003064 <__aeabi_ui2d>
 800ccd6:	9b05      	ldr	r3, [sp, #20]
 800ccd8:	0006      	movs	r6, r0
 800ccda:	000f      	movs	r7, r1
 800ccdc:	2b09      	cmp	r3, #9
 800ccde:	dd15      	ble.n	800cd0c <_strtod_l+0x408>
 800cce0:	0022      	movs	r2, r4
 800cce2:	4b7f      	ldr	r3, [pc, #508]	; (800cee0 <_strtod_l+0x5dc>)
 800cce4:	3a09      	subs	r2, #9
 800cce6:	00d2      	lsls	r2, r2, #3
 800cce8:	189b      	adds	r3, r3, r2
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	685b      	ldr	r3, [r3, #4]
 800ccee:	f7f5 faf1 	bl	80022d4 <__aeabi_dmul>
 800ccf2:	0006      	movs	r6, r0
 800ccf4:	0028      	movs	r0, r5
 800ccf6:	000f      	movs	r7, r1
 800ccf8:	f7f6 f9b4 	bl	8003064 <__aeabi_ui2d>
 800ccfc:	0002      	movs	r2, r0
 800ccfe:	000b      	movs	r3, r1
 800cd00:	0030      	movs	r0, r6
 800cd02:	0039      	movs	r1, r7
 800cd04:	f7f4 fb8c 	bl	8001420 <__aeabi_dadd>
 800cd08:	0006      	movs	r6, r0
 800cd0a:	000f      	movs	r7, r1
 800cd0c:	9b05      	ldr	r3, [sp, #20]
 800cd0e:	2b0f      	cmp	r3, #15
 800cd10:	dc39      	bgt.n	800cd86 <_strtod_l+0x482>
 800cd12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d100      	bne.n	800cd1a <_strtod_l+0x416>
 800cd18:	e62f      	b.n	800c97a <_strtod_l+0x76>
 800cd1a:	dd24      	ble.n	800cd66 <_strtod_l+0x462>
 800cd1c:	2b16      	cmp	r3, #22
 800cd1e:	dc09      	bgt.n	800cd34 <_strtod_l+0x430>
 800cd20:	496f      	ldr	r1, [pc, #444]	; (800cee0 <_strtod_l+0x5dc>)
 800cd22:	00db      	lsls	r3, r3, #3
 800cd24:	18c9      	adds	r1, r1, r3
 800cd26:	0032      	movs	r2, r6
 800cd28:	6808      	ldr	r0, [r1, #0]
 800cd2a:	6849      	ldr	r1, [r1, #4]
 800cd2c:	003b      	movs	r3, r7
 800cd2e:	f7f5 fad1 	bl	80022d4 <__aeabi_dmul>
 800cd32:	e7bd      	b.n	800ccb0 <_strtod_l+0x3ac>
 800cd34:	2325      	movs	r3, #37	; 0x25
 800cd36:	9a05      	ldr	r2, [sp, #20]
 800cd38:	1a9b      	subs	r3, r3, r2
 800cd3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	db22      	blt.n	800cd86 <_strtod_l+0x482>
 800cd40:	240f      	movs	r4, #15
 800cd42:	9b05      	ldr	r3, [sp, #20]
 800cd44:	4d66      	ldr	r5, [pc, #408]	; (800cee0 <_strtod_l+0x5dc>)
 800cd46:	1ae4      	subs	r4, r4, r3
 800cd48:	00e1      	lsls	r1, r4, #3
 800cd4a:	1869      	adds	r1, r5, r1
 800cd4c:	0032      	movs	r2, r6
 800cd4e:	6808      	ldr	r0, [r1, #0]
 800cd50:	6849      	ldr	r1, [r1, #4]
 800cd52:	003b      	movs	r3, r7
 800cd54:	f7f5 fabe 	bl	80022d4 <__aeabi_dmul>
 800cd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd5a:	1b1c      	subs	r4, r3, r4
 800cd5c:	00e4      	lsls	r4, r4, #3
 800cd5e:	192d      	adds	r5, r5, r4
 800cd60:	682a      	ldr	r2, [r5, #0]
 800cd62:	686b      	ldr	r3, [r5, #4]
 800cd64:	e7e3      	b.n	800cd2e <_strtod_l+0x42a>
 800cd66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd68:	3316      	adds	r3, #22
 800cd6a:	db0c      	blt.n	800cd86 <_strtod_l+0x482>
 800cd6c:	9906      	ldr	r1, [sp, #24]
 800cd6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd70:	4b5b      	ldr	r3, [pc, #364]	; (800cee0 <_strtod_l+0x5dc>)
 800cd72:	1a52      	subs	r2, r2, r1
 800cd74:	00d2      	lsls	r2, r2, #3
 800cd76:	189b      	adds	r3, r3, r2
 800cd78:	0030      	movs	r0, r6
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	685b      	ldr	r3, [r3, #4]
 800cd7e:	0039      	movs	r1, r7
 800cd80:	f7f4 feae 	bl	8001ae0 <__aeabi_ddiv>
 800cd84:	e794      	b.n	800ccb0 <_strtod_l+0x3ac>
 800cd86:	9b05      	ldr	r3, [sp, #20]
 800cd88:	1b1c      	subs	r4, r3, r4
 800cd8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd8c:	18e4      	adds	r4, r4, r3
 800cd8e:	2c00      	cmp	r4, #0
 800cd90:	dd72      	ble.n	800ce78 <_strtod_l+0x574>
 800cd92:	220f      	movs	r2, #15
 800cd94:	0023      	movs	r3, r4
 800cd96:	4013      	ands	r3, r2
 800cd98:	4214      	tst	r4, r2
 800cd9a:	d00a      	beq.n	800cdb2 <_strtod_l+0x4ae>
 800cd9c:	4950      	ldr	r1, [pc, #320]	; (800cee0 <_strtod_l+0x5dc>)
 800cd9e:	00db      	lsls	r3, r3, #3
 800cda0:	18c9      	adds	r1, r1, r3
 800cda2:	0032      	movs	r2, r6
 800cda4:	6808      	ldr	r0, [r1, #0]
 800cda6:	6849      	ldr	r1, [r1, #4]
 800cda8:	003b      	movs	r3, r7
 800cdaa:	f7f5 fa93 	bl	80022d4 <__aeabi_dmul>
 800cdae:	0006      	movs	r6, r0
 800cdb0:	000f      	movs	r7, r1
 800cdb2:	230f      	movs	r3, #15
 800cdb4:	439c      	bics	r4, r3
 800cdb6:	d04a      	beq.n	800ce4e <_strtod_l+0x54a>
 800cdb8:	3326      	adds	r3, #38	; 0x26
 800cdba:	33ff      	adds	r3, #255	; 0xff
 800cdbc:	429c      	cmp	r4, r3
 800cdbe:	dd22      	ble.n	800ce06 <_strtod_l+0x502>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	9305      	str	r3, [sp, #20]
 800cdc4:	9306      	str	r3, [sp, #24]
 800cdc6:	930d      	str	r3, [sp, #52]	; 0x34
 800cdc8:	9308      	str	r3, [sp, #32]
 800cdca:	2322      	movs	r3, #34	; 0x22
 800cdcc:	2600      	movs	r6, #0
 800cdce:	9a04      	ldr	r2, [sp, #16]
 800cdd0:	4f3f      	ldr	r7, [pc, #252]	; (800ced0 <_strtod_l+0x5cc>)
 800cdd2:	6013      	str	r3, [r2, #0]
 800cdd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cdd6:	42b3      	cmp	r3, r6
 800cdd8:	d100      	bne.n	800cddc <_strtod_l+0x4d8>
 800cdda:	e5ce      	b.n	800c97a <_strtod_l+0x76>
 800cddc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800cdde:	9804      	ldr	r0, [sp, #16]
 800cde0:	f003 f8ce 	bl	800ff80 <_Bfree>
 800cde4:	9908      	ldr	r1, [sp, #32]
 800cde6:	9804      	ldr	r0, [sp, #16]
 800cde8:	f003 f8ca 	bl	800ff80 <_Bfree>
 800cdec:	9906      	ldr	r1, [sp, #24]
 800cdee:	9804      	ldr	r0, [sp, #16]
 800cdf0:	f003 f8c6 	bl	800ff80 <_Bfree>
 800cdf4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cdf6:	9804      	ldr	r0, [sp, #16]
 800cdf8:	f003 f8c2 	bl	800ff80 <_Bfree>
 800cdfc:	9905      	ldr	r1, [sp, #20]
 800cdfe:	9804      	ldr	r0, [sp, #16]
 800ce00:	f003 f8be 	bl	800ff80 <_Bfree>
 800ce04:	e5b9      	b.n	800c97a <_strtod_l+0x76>
 800ce06:	2300      	movs	r3, #0
 800ce08:	0030      	movs	r0, r6
 800ce0a:	0039      	movs	r1, r7
 800ce0c:	4d35      	ldr	r5, [pc, #212]	; (800cee4 <_strtod_l+0x5e0>)
 800ce0e:	1124      	asrs	r4, r4, #4
 800ce10:	9307      	str	r3, [sp, #28]
 800ce12:	2c01      	cmp	r4, #1
 800ce14:	dc1e      	bgt.n	800ce54 <_strtod_l+0x550>
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d001      	beq.n	800ce1e <_strtod_l+0x51a>
 800ce1a:	0006      	movs	r6, r0
 800ce1c:	000f      	movs	r7, r1
 800ce1e:	4b32      	ldr	r3, [pc, #200]	; (800cee8 <_strtod_l+0x5e4>)
 800ce20:	9a07      	ldr	r2, [sp, #28]
 800ce22:	18ff      	adds	r7, r7, r3
 800ce24:	4b2f      	ldr	r3, [pc, #188]	; (800cee4 <_strtod_l+0x5e0>)
 800ce26:	00d2      	lsls	r2, r2, #3
 800ce28:	189d      	adds	r5, r3, r2
 800ce2a:	6828      	ldr	r0, [r5, #0]
 800ce2c:	6869      	ldr	r1, [r5, #4]
 800ce2e:	0032      	movs	r2, r6
 800ce30:	003b      	movs	r3, r7
 800ce32:	f7f5 fa4f 	bl	80022d4 <__aeabi_dmul>
 800ce36:	4b26      	ldr	r3, [pc, #152]	; (800ced0 <_strtod_l+0x5cc>)
 800ce38:	4a2c      	ldr	r2, [pc, #176]	; (800ceec <_strtod_l+0x5e8>)
 800ce3a:	0006      	movs	r6, r0
 800ce3c:	400b      	ands	r3, r1
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d8be      	bhi.n	800cdc0 <_strtod_l+0x4bc>
 800ce42:	4a2b      	ldr	r2, [pc, #172]	; (800cef0 <_strtod_l+0x5ec>)
 800ce44:	4293      	cmp	r3, r2
 800ce46:	d913      	bls.n	800ce70 <_strtod_l+0x56c>
 800ce48:	2601      	movs	r6, #1
 800ce4a:	4f2a      	ldr	r7, [pc, #168]	; (800cef4 <_strtod_l+0x5f0>)
 800ce4c:	4276      	negs	r6, r6
 800ce4e:	2300      	movs	r3, #0
 800ce50:	9307      	str	r3, [sp, #28]
 800ce52:	e088      	b.n	800cf66 <_strtod_l+0x662>
 800ce54:	2201      	movs	r2, #1
 800ce56:	4214      	tst	r4, r2
 800ce58:	d004      	beq.n	800ce64 <_strtod_l+0x560>
 800ce5a:	682a      	ldr	r2, [r5, #0]
 800ce5c:	686b      	ldr	r3, [r5, #4]
 800ce5e:	f7f5 fa39 	bl	80022d4 <__aeabi_dmul>
 800ce62:	2301      	movs	r3, #1
 800ce64:	9a07      	ldr	r2, [sp, #28]
 800ce66:	1064      	asrs	r4, r4, #1
 800ce68:	3201      	adds	r2, #1
 800ce6a:	9207      	str	r2, [sp, #28]
 800ce6c:	3508      	adds	r5, #8
 800ce6e:	e7d0      	b.n	800ce12 <_strtod_l+0x50e>
 800ce70:	23d4      	movs	r3, #212	; 0xd4
 800ce72:	049b      	lsls	r3, r3, #18
 800ce74:	18cf      	adds	r7, r1, r3
 800ce76:	e7ea      	b.n	800ce4e <_strtod_l+0x54a>
 800ce78:	2c00      	cmp	r4, #0
 800ce7a:	d0e8      	beq.n	800ce4e <_strtod_l+0x54a>
 800ce7c:	4264      	negs	r4, r4
 800ce7e:	230f      	movs	r3, #15
 800ce80:	0022      	movs	r2, r4
 800ce82:	401a      	ands	r2, r3
 800ce84:	421c      	tst	r4, r3
 800ce86:	d00a      	beq.n	800ce9e <_strtod_l+0x59a>
 800ce88:	4b15      	ldr	r3, [pc, #84]	; (800cee0 <_strtod_l+0x5dc>)
 800ce8a:	00d2      	lsls	r2, r2, #3
 800ce8c:	189b      	adds	r3, r3, r2
 800ce8e:	0030      	movs	r0, r6
 800ce90:	681a      	ldr	r2, [r3, #0]
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	0039      	movs	r1, r7
 800ce96:	f7f4 fe23 	bl	8001ae0 <__aeabi_ddiv>
 800ce9a:	0006      	movs	r6, r0
 800ce9c:	000f      	movs	r7, r1
 800ce9e:	1124      	asrs	r4, r4, #4
 800cea0:	d0d5      	beq.n	800ce4e <_strtod_l+0x54a>
 800cea2:	2c1f      	cmp	r4, #31
 800cea4:	dd28      	ble.n	800cef8 <_strtod_l+0x5f4>
 800cea6:	2300      	movs	r3, #0
 800cea8:	9305      	str	r3, [sp, #20]
 800ceaa:	9306      	str	r3, [sp, #24]
 800ceac:	930d      	str	r3, [sp, #52]	; 0x34
 800ceae:	9308      	str	r3, [sp, #32]
 800ceb0:	2322      	movs	r3, #34	; 0x22
 800ceb2:	9a04      	ldr	r2, [sp, #16]
 800ceb4:	2600      	movs	r6, #0
 800ceb6:	6013      	str	r3, [r2, #0]
 800ceb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ceba:	2700      	movs	r7, #0
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d18d      	bne.n	800cddc <_strtod_l+0x4d8>
 800cec0:	e55b      	b.n	800c97a <_strtod_l+0x76>
 800cec2:	46c0      	nop			; (mov r8, r8)
 800cec4:	00004e1f 	.word	0x00004e1f
 800cec8:	080136e6 	.word	0x080136e6
 800cecc:	08013598 	.word	0x08013598
 800ced0:	7ff00000 	.word	0x7ff00000
 800ced4:	080136de 	.word	0x080136de
 800ced8:	080137ca 	.word	0x080137ca
 800cedc:	080137c6 	.word	0x080137c6
 800cee0:	08013920 	.word	0x08013920
 800cee4:	080138f8 	.word	0x080138f8
 800cee8:	fcb00000 	.word	0xfcb00000
 800ceec:	7ca00000 	.word	0x7ca00000
 800cef0:	7c900000 	.word	0x7c900000
 800cef4:	7fefffff 	.word	0x7fefffff
 800cef8:	2310      	movs	r3, #16
 800cefa:	0022      	movs	r2, r4
 800cefc:	401a      	ands	r2, r3
 800cefe:	9207      	str	r2, [sp, #28]
 800cf00:	421c      	tst	r4, r3
 800cf02:	d001      	beq.n	800cf08 <_strtod_l+0x604>
 800cf04:	335a      	adds	r3, #90	; 0x5a
 800cf06:	9307      	str	r3, [sp, #28]
 800cf08:	0030      	movs	r0, r6
 800cf0a:	0039      	movs	r1, r7
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	4dc4      	ldr	r5, [pc, #784]	; (800d220 <_strtod_l+0x91c>)
 800cf10:	2201      	movs	r2, #1
 800cf12:	4214      	tst	r4, r2
 800cf14:	d004      	beq.n	800cf20 <_strtod_l+0x61c>
 800cf16:	682a      	ldr	r2, [r5, #0]
 800cf18:	686b      	ldr	r3, [r5, #4]
 800cf1a:	f7f5 f9db 	bl	80022d4 <__aeabi_dmul>
 800cf1e:	2301      	movs	r3, #1
 800cf20:	1064      	asrs	r4, r4, #1
 800cf22:	3508      	adds	r5, #8
 800cf24:	2c00      	cmp	r4, #0
 800cf26:	d1f3      	bne.n	800cf10 <_strtod_l+0x60c>
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d001      	beq.n	800cf30 <_strtod_l+0x62c>
 800cf2c:	0006      	movs	r6, r0
 800cf2e:	000f      	movs	r7, r1
 800cf30:	9b07      	ldr	r3, [sp, #28]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d00f      	beq.n	800cf56 <_strtod_l+0x652>
 800cf36:	236b      	movs	r3, #107	; 0x6b
 800cf38:	007a      	lsls	r2, r7, #1
 800cf3a:	0d52      	lsrs	r2, r2, #21
 800cf3c:	0039      	movs	r1, r7
 800cf3e:	1a9b      	subs	r3, r3, r2
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	dd08      	ble.n	800cf56 <_strtod_l+0x652>
 800cf44:	2b1f      	cmp	r3, #31
 800cf46:	dc00      	bgt.n	800cf4a <_strtod_l+0x646>
 800cf48:	e121      	b.n	800d18e <_strtod_l+0x88a>
 800cf4a:	2600      	movs	r6, #0
 800cf4c:	2b34      	cmp	r3, #52	; 0x34
 800cf4e:	dc00      	bgt.n	800cf52 <_strtod_l+0x64e>
 800cf50:	e116      	b.n	800d180 <_strtod_l+0x87c>
 800cf52:	27dc      	movs	r7, #220	; 0xdc
 800cf54:	04bf      	lsls	r7, r7, #18
 800cf56:	2200      	movs	r2, #0
 800cf58:	2300      	movs	r3, #0
 800cf5a:	0030      	movs	r0, r6
 800cf5c:	0039      	movs	r1, r7
 800cf5e:	f7f3 fa75 	bl	800044c <__aeabi_dcmpeq>
 800cf62:	2800      	cmp	r0, #0
 800cf64:	d19f      	bne.n	800cea6 <_strtod_l+0x5a2>
 800cf66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf68:	9a08      	ldr	r2, [sp, #32]
 800cf6a:	9300      	str	r3, [sp, #0]
 800cf6c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cf6e:	9b05      	ldr	r3, [sp, #20]
 800cf70:	9804      	ldr	r0, [sp, #16]
 800cf72:	f003 f86d 	bl	8010050 <__s2b>
 800cf76:	900d      	str	r0, [sp, #52]	; 0x34
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d100      	bne.n	800cf7e <_strtod_l+0x67a>
 800cf7c:	e720      	b.n	800cdc0 <_strtod_l+0x4bc>
 800cf7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf80:	9906      	ldr	r1, [sp, #24]
 800cf82:	17da      	asrs	r2, r3, #31
 800cf84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cf86:	1a5b      	subs	r3, r3, r1
 800cf88:	401a      	ands	r2, r3
 800cf8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf8c:	9215      	str	r2, [sp, #84]	; 0x54
 800cf8e:	43db      	mvns	r3, r3
 800cf90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf92:	17db      	asrs	r3, r3, #31
 800cf94:	401a      	ands	r2, r3
 800cf96:	2300      	movs	r3, #0
 800cf98:	9218      	str	r2, [sp, #96]	; 0x60
 800cf9a:	9305      	str	r3, [sp, #20]
 800cf9c:	9306      	str	r3, [sp, #24]
 800cf9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfa0:	9804      	ldr	r0, [sp, #16]
 800cfa2:	6859      	ldr	r1, [r3, #4]
 800cfa4:	f002 ffa8 	bl	800fef8 <_Balloc>
 800cfa8:	9008      	str	r0, [sp, #32]
 800cfaa:	2800      	cmp	r0, #0
 800cfac:	d100      	bne.n	800cfb0 <_strtod_l+0x6ac>
 800cfae:	e70c      	b.n	800cdca <_strtod_l+0x4c6>
 800cfb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfb2:	300c      	adds	r0, #12
 800cfb4:	0019      	movs	r1, r3
 800cfb6:	691a      	ldr	r2, [r3, #16]
 800cfb8:	310c      	adds	r1, #12
 800cfba:	3202      	adds	r2, #2
 800cfbc:	0092      	lsls	r2, r2, #2
 800cfbe:	f001 fd13 	bl	800e9e8 <memcpy>
 800cfc2:	ab1e      	add	r3, sp, #120	; 0x78
 800cfc4:	9301      	str	r3, [sp, #4]
 800cfc6:	ab1d      	add	r3, sp, #116	; 0x74
 800cfc8:	9300      	str	r3, [sp, #0]
 800cfca:	0032      	movs	r2, r6
 800cfcc:	003b      	movs	r3, r7
 800cfce:	9804      	ldr	r0, [sp, #16]
 800cfd0:	9610      	str	r6, [sp, #64]	; 0x40
 800cfd2:	9711      	str	r7, [sp, #68]	; 0x44
 800cfd4:	f003 fb7e 	bl	80106d4 <__d2b>
 800cfd8:	901c      	str	r0, [sp, #112]	; 0x70
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	d100      	bne.n	800cfe0 <_strtod_l+0x6dc>
 800cfde:	e6f4      	b.n	800cdca <_strtod_l+0x4c6>
 800cfe0:	2101      	movs	r1, #1
 800cfe2:	9804      	ldr	r0, [sp, #16]
 800cfe4:	f003 f8c8 	bl	8010178 <__i2b>
 800cfe8:	9006      	str	r0, [sp, #24]
 800cfea:	2800      	cmp	r0, #0
 800cfec:	d100      	bne.n	800cff0 <_strtod_l+0x6ec>
 800cfee:	e6ec      	b.n	800cdca <_strtod_l+0x4c6>
 800cff0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cff2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cff4:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800cff6:	1ad4      	subs	r4, r2, r3
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	db01      	blt.n	800d000 <_strtod_l+0x6fc>
 800cffc:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800cffe:	195d      	adds	r5, r3, r5
 800d000:	9907      	ldr	r1, [sp, #28]
 800d002:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d004:	1a5b      	subs	r3, r3, r1
 800d006:	2136      	movs	r1, #54	; 0x36
 800d008:	189b      	adds	r3, r3, r2
 800d00a:	1a8a      	subs	r2, r1, r2
 800d00c:	4985      	ldr	r1, [pc, #532]	; (800d224 <_strtod_l+0x920>)
 800d00e:	2001      	movs	r0, #1
 800d010:	468c      	mov	ip, r1
 800d012:	2100      	movs	r1, #0
 800d014:	3b01      	subs	r3, #1
 800d016:	9114      	str	r1, [sp, #80]	; 0x50
 800d018:	9012      	str	r0, [sp, #72]	; 0x48
 800d01a:	4563      	cmp	r3, ip
 800d01c:	da07      	bge.n	800d02e <_strtod_l+0x72a>
 800d01e:	4661      	mov	r1, ip
 800d020:	1ac9      	subs	r1, r1, r3
 800d022:	1a52      	subs	r2, r2, r1
 800d024:	291f      	cmp	r1, #31
 800d026:	dd00      	ble.n	800d02a <_strtod_l+0x726>
 800d028:	e0b6      	b.n	800d198 <_strtod_l+0x894>
 800d02a:	4088      	lsls	r0, r1
 800d02c:	9012      	str	r0, [sp, #72]	; 0x48
 800d02e:	18ab      	adds	r3, r5, r2
 800d030:	930c      	str	r3, [sp, #48]	; 0x30
 800d032:	18a4      	adds	r4, r4, r2
 800d034:	9b07      	ldr	r3, [sp, #28]
 800d036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d038:	191c      	adds	r4, r3, r4
 800d03a:	002b      	movs	r3, r5
 800d03c:	4295      	cmp	r5, r2
 800d03e:	dd00      	ble.n	800d042 <_strtod_l+0x73e>
 800d040:	0013      	movs	r3, r2
 800d042:	42a3      	cmp	r3, r4
 800d044:	dd00      	ble.n	800d048 <_strtod_l+0x744>
 800d046:	0023      	movs	r3, r4
 800d048:	2b00      	cmp	r3, #0
 800d04a:	dd04      	ble.n	800d056 <_strtod_l+0x752>
 800d04c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d04e:	1ae4      	subs	r4, r4, r3
 800d050:	1ad2      	subs	r2, r2, r3
 800d052:	920c      	str	r2, [sp, #48]	; 0x30
 800d054:	1aed      	subs	r5, r5, r3
 800d056:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d058:	2b00      	cmp	r3, #0
 800d05a:	dd17      	ble.n	800d08c <_strtod_l+0x788>
 800d05c:	001a      	movs	r2, r3
 800d05e:	9906      	ldr	r1, [sp, #24]
 800d060:	9804      	ldr	r0, [sp, #16]
 800d062:	f003 f951 	bl	8010308 <__pow5mult>
 800d066:	9006      	str	r0, [sp, #24]
 800d068:	2800      	cmp	r0, #0
 800d06a:	d100      	bne.n	800d06e <_strtod_l+0x76a>
 800d06c:	e6ad      	b.n	800cdca <_strtod_l+0x4c6>
 800d06e:	0001      	movs	r1, r0
 800d070:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d072:	9804      	ldr	r0, [sp, #16]
 800d074:	f003 f898 	bl	80101a8 <__multiply>
 800d078:	900e      	str	r0, [sp, #56]	; 0x38
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d100      	bne.n	800d080 <_strtod_l+0x77c>
 800d07e:	e6a4      	b.n	800cdca <_strtod_l+0x4c6>
 800d080:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d082:	9804      	ldr	r0, [sp, #16]
 800d084:	f002 ff7c 	bl	800ff80 <_Bfree>
 800d088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d08a:	931c      	str	r3, [sp, #112]	; 0x70
 800d08c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d08e:	2b00      	cmp	r3, #0
 800d090:	dd00      	ble.n	800d094 <_strtod_l+0x790>
 800d092:	e087      	b.n	800d1a4 <_strtod_l+0x8a0>
 800d094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d096:	2b00      	cmp	r3, #0
 800d098:	dd08      	ble.n	800d0ac <_strtod_l+0x7a8>
 800d09a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d09c:	9908      	ldr	r1, [sp, #32]
 800d09e:	9804      	ldr	r0, [sp, #16]
 800d0a0:	f003 f932 	bl	8010308 <__pow5mult>
 800d0a4:	9008      	str	r0, [sp, #32]
 800d0a6:	2800      	cmp	r0, #0
 800d0a8:	d100      	bne.n	800d0ac <_strtod_l+0x7a8>
 800d0aa:	e68e      	b.n	800cdca <_strtod_l+0x4c6>
 800d0ac:	2c00      	cmp	r4, #0
 800d0ae:	dd08      	ble.n	800d0c2 <_strtod_l+0x7be>
 800d0b0:	0022      	movs	r2, r4
 800d0b2:	9908      	ldr	r1, [sp, #32]
 800d0b4:	9804      	ldr	r0, [sp, #16]
 800d0b6:	f003 f983 	bl	80103c0 <__lshift>
 800d0ba:	9008      	str	r0, [sp, #32]
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d100      	bne.n	800d0c2 <_strtod_l+0x7be>
 800d0c0:	e683      	b.n	800cdca <_strtod_l+0x4c6>
 800d0c2:	2d00      	cmp	r5, #0
 800d0c4:	dd08      	ble.n	800d0d8 <_strtod_l+0x7d4>
 800d0c6:	002a      	movs	r2, r5
 800d0c8:	9906      	ldr	r1, [sp, #24]
 800d0ca:	9804      	ldr	r0, [sp, #16]
 800d0cc:	f003 f978 	bl	80103c0 <__lshift>
 800d0d0:	9006      	str	r0, [sp, #24]
 800d0d2:	2800      	cmp	r0, #0
 800d0d4:	d100      	bne.n	800d0d8 <_strtod_l+0x7d4>
 800d0d6:	e678      	b.n	800cdca <_strtod_l+0x4c6>
 800d0d8:	9a08      	ldr	r2, [sp, #32]
 800d0da:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d0dc:	9804      	ldr	r0, [sp, #16]
 800d0de:	f003 f9f9 	bl	80104d4 <__mdiff>
 800d0e2:	9005      	str	r0, [sp, #20]
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	d100      	bne.n	800d0ea <_strtod_l+0x7e6>
 800d0e8:	e66f      	b.n	800cdca <_strtod_l+0x4c6>
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	68c3      	ldr	r3, [r0, #12]
 800d0ee:	9906      	ldr	r1, [sp, #24]
 800d0f0:	60c2      	str	r2, [r0, #12]
 800d0f2:	930c      	str	r3, [sp, #48]	; 0x30
 800d0f4:	f003 f9d2 	bl	801049c <__mcmp>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	da5d      	bge.n	800d1b8 <_strtod_l+0x8b4>
 800d0fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d0fe:	4333      	orrs	r3, r6
 800d100:	d000      	beq.n	800d104 <_strtod_l+0x800>
 800d102:	e088      	b.n	800d216 <_strtod_l+0x912>
 800d104:	033b      	lsls	r3, r7, #12
 800d106:	d000      	beq.n	800d10a <_strtod_l+0x806>
 800d108:	e085      	b.n	800d216 <_strtod_l+0x912>
 800d10a:	22d6      	movs	r2, #214	; 0xd6
 800d10c:	4b46      	ldr	r3, [pc, #280]	; (800d228 <_strtod_l+0x924>)
 800d10e:	04d2      	lsls	r2, r2, #19
 800d110:	403b      	ands	r3, r7
 800d112:	4293      	cmp	r3, r2
 800d114:	d97f      	bls.n	800d216 <_strtod_l+0x912>
 800d116:	9b05      	ldr	r3, [sp, #20]
 800d118:	695b      	ldr	r3, [r3, #20]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d103      	bne.n	800d126 <_strtod_l+0x822>
 800d11e:	9b05      	ldr	r3, [sp, #20]
 800d120:	691b      	ldr	r3, [r3, #16]
 800d122:	2b01      	cmp	r3, #1
 800d124:	dd77      	ble.n	800d216 <_strtod_l+0x912>
 800d126:	9905      	ldr	r1, [sp, #20]
 800d128:	2201      	movs	r2, #1
 800d12a:	9804      	ldr	r0, [sp, #16]
 800d12c:	f003 f948 	bl	80103c0 <__lshift>
 800d130:	9906      	ldr	r1, [sp, #24]
 800d132:	9005      	str	r0, [sp, #20]
 800d134:	f003 f9b2 	bl	801049c <__mcmp>
 800d138:	2800      	cmp	r0, #0
 800d13a:	dd6c      	ble.n	800d216 <_strtod_l+0x912>
 800d13c:	9907      	ldr	r1, [sp, #28]
 800d13e:	003b      	movs	r3, r7
 800d140:	4a39      	ldr	r2, [pc, #228]	; (800d228 <_strtod_l+0x924>)
 800d142:	2900      	cmp	r1, #0
 800d144:	d100      	bne.n	800d148 <_strtod_l+0x844>
 800d146:	e094      	b.n	800d272 <_strtod_l+0x96e>
 800d148:	0011      	movs	r1, r2
 800d14a:	20d6      	movs	r0, #214	; 0xd6
 800d14c:	4039      	ands	r1, r7
 800d14e:	04c0      	lsls	r0, r0, #19
 800d150:	4281      	cmp	r1, r0
 800d152:	dd00      	ble.n	800d156 <_strtod_l+0x852>
 800d154:	e08d      	b.n	800d272 <_strtod_l+0x96e>
 800d156:	23dc      	movs	r3, #220	; 0xdc
 800d158:	049b      	lsls	r3, r3, #18
 800d15a:	4299      	cmp	r1, r3
 800d15c:	dc00      	bgt.n	800d160 <_strtod_l+0x85c>
 800d15e:	e6a7      	b.n	800ceb0 <_strtod_l+0x5ac>
 800d160:	0030      	movs	r0, r6
 800d162:	0039      	movs	r1, r7
 800d164:	4b31      	ldr	r3, [pc, #196]	; (800d22c <_strtod_l+0x928>)
 800d166:	2200      	movs	r2, #0
 800d168:	f7f5 f8b4 	bl	80022d4 <__aeabi_dmul>
 800d16c:	4b2e      	ldr	r3, [pc, #184]	; (800d228 <_strtod_l+0x924>)
 800d16e:	0006      	movs	r6, r0
 800d170:	000f      	movs	r7, r1
 800d172:	420b      	tst	r3, r1
 800d174:	d000      	beq.n	800d178 <_strtod_l+0x874>
 800d176:	e631      	b.n	800cddc <_strtod_l+0x4d8>
 800d178:	2322      	movs	r3, #34	; 0x22
 800d17a:	9a04      	ldr	r2, [sp, #16]
 800d17c:	6013      	str	r3, [r2, #0]
 800d17e:	e62d      	b.n	800cddc <_strtod_l+0x4d8>
 800d180:	234b      	movs	r3, #75	; 0x4b
 800d182:	1a9a      	subs	r2, r3, r2
 800d184:	3b4c      	subs	r3, #76	; 0x4c
 800d186:	4093      	lsls	r3, r2
 800d188:	4019      	ands	r1, r3
 800d18a:	000f      	movs	r7, r1
 800d18c:	e6e3      	b.n	800cf56 <_strtod_l+0x652>
 800d18e:	2201      	movs	r2, #1
 800d190:	4252      	negs	r2, r2
 800d192:	409a      	lsls	r2, r3
 800d194:	4016      	ands	r6, r2
 800d196:	e6de      	b.n	800cf56 <_strtod_l+0x652>
 800d198:	4925      	ldr	r1, [pc, #148]	; (800d230 <_strtod_l+0x92c>)
 800d19a:	1acb      	subs	r3, r1, r3
 800d19c:	0001      	movs	r1, r0
 800d19e:	4099      	lsls	r1, r3
 800d1a0:	9114      	str	r1, [sp, #80]	; 0x50
 800d1a2:	e743      	b.n	800d02c <_strtod_l+0x728>
 800d1a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d1a8:	9804      	ldr	r0, [sp, #16]
 800d1aa:	f003 f909 	bl	80103c0 <__lshift>
 800d1ae:	901c      	str	r0, [sp, #112]	; 0x70
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	d000      	beq.n	800d1b6 <_strtod_l+0x8b2>
 800d1b4:	e76e      	b.n	800d094 <_strtod_l+0x790>
 800d1b6:	e608      	b.n	800cdca <_strtod_l+0x4c6>
 800d1b8:	970e      	str	r7, [sp, #56]	; 0x38
 800d1ba:	2800      	cmp	r0, #0
 800d1bc:	d177      	bne.n	800d2ae <_strtod_l+0x9aa>
 800d1be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1c0:	033b      	lsls	r3, r7, #12
 800d1c2:	0b1b      	lsrs	r3, r3, #12
 800d1c4:	2a00      	cmp	r2, #0
 800d1c6:	d039      	beq.n	800d23c <_strtod_l+0x938>
 800d1c8:	4a1a      	ldr	r2, [pc, #104]	; (800d234 <_strtod_l+0x930>)
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	d139      	bne.n	800d242 <_strtod_l+0x93e>
 800d1ce:	2101      	movs	r1, #1
 800d1d0:	9b07      	ldr	r3, [sp, #28]
 800d1d2:	4249      	negs	r1, r1
 800d1d4:	0032      	movs	r2, r6
 800d1d6:	0008      	movs	r0, r1
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d00b      	beq.n	800d1f4 <_strtod_l+0x8f0>
 800d1dc:	24d4      	movs	r4, #212	; 0xd4
 800d1de:	4b12      	ldr	r3, [pc, #72]	; (800d228 <_strtod_l+0x924>)
 800d1e0:	0008      	movs	r0, r1
 800d1e2:	403b      	ands	r3, r7
 800d1e4:	04e4      	lsls	r4, r4, #19
 800d1e6:	42a3      	cmp	r3, r4
 800d1e8:	d804      	bhi.n	800d1f4 <_strtod_l+0x8f0>
 800d1ea:	306c      	adds	r0, #108	; 0x6c
 800d1ec:	0d1b      	lsrs	r3, r3, #20
 800d1ee:	1ac3      	subs	r3, r0, r3
 800d1f0:	4099      	lsls	r1, r3
 800d1f2:	0008      	movs	r0, r1
 800d1f4:	4282      	cmp	r2, r0
 800d1f6:	d124      	bne.n	800d242 <_strtod_l+0x93e>
 800d1f8:	4b0f      	ldr	r3, [pc, #60]	; (800d238 <_strtod_l+0x934>)
 800d1fa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d1fc:	4299      	cmp	r1, r3
 800d1fe:	d102      	bne.n	800d206 <_strtod_l+0x902>
 800d200:	3201      	adds	r2, #1
 800d202:	d100      	bne.n	800d206 <_strtod_l+0x902>
 800d204:	e5e1      	b.n	800cdca <_strtod_l+0x4c6>
 800d206:	4b08      	ldr	r3, [pc, #32]	; (800d228 <_strtod_l+0x924>)
 800d208:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d20a:	2600      	movs	r6, #0
 800d20c:	401a      	ands	r2, r3
 800d20e:	0013      	movs	r3, r2
 800d210:	2280      	movs	r2, #128	; 0x80
 800d212:	0352      	lsls	r2, r2, #13
 800d214:	189f      	adds	r7, r3, r2
 800d216:	9b07      	ldr	r3, [sp, #28]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d1a1      	bne.n	800d160 <_strtod_l+0x85c>
 800d21c:	e5de      	b.n	800cddc <_strtod_l+0x4d8>
 800d21e:	46c0      	nop			; (mov r8, r8)
 800d220:	080135b0 	.word	0x080135b0
 800d224:	fffffc02 	.word	0xfffffc02
 800d228:	7ff00000 	.word	0x7ff00000
 800d22c:	39500000 	.word	0x39500000
 800d230:	fffffbe2 	.word	0xfffffbe2
 800d234:	000fffff 	.word	0x000fffff
 800d238:	7fefffff 	.word	0x7fefffff
 800d23c:	4333      	orrs	r3, r6
 800d23e:	d100      	bne.n	800d242 <_strtod_l+0x93e>
 800d240:	e77c      	b.n	800d13c <_strtod_l+0x838>
 800d242:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d244:	2b00      	cmp	r3, #0
 800d246:	d01d      	beq.n	800d284 <_strtod_l+0x980>
 800d248:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d24a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d24c:	4213      	tst	r3, r2
 800d24e:	d0e2      	beq.n	800d216 <_strtod_l+0x912>
 800d250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d252:	0030      	movs	r0, r6
 800d254:	0039      	movs	r1, r7
 800d256:	9a07      	ldr	r2, [sp, #28]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d017      	beq.n	800d28c <_strtod_l+0x988>
 800d25c:	f7ff fb3a 	bl	800c8d4 <sulp>
 800d260:	0002      	movs	r2, r0
 800d262:	000b      	movs	r3, r1
 800d264:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d266:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d268:	f7f4 f8da 	bl	8001420 <__aeabi_dadd>
 800d26c:	0006      	movs	r6, r0
 800d26e:	000f      	movs	r7, r1
 800d270:	e7d1      	b.n	800d216 <_strtod_l+0x912>
 800d272:	2601      	movs	r6, #1
 800d274:	4013      	ands	r3, r2
 800d276:	4a98      	ldr	r2, [pc, #608]	; (800d4d8 <_strtod_l+0xbd4>)
 800d278:	4276      	negs	r6, r6
 800d27a:	189b      	adds	r3, r3, r2
 800d27c:	4a97      	ldr	r2, [pc, #604]	; (800d4dc <_strtod_l+0xbd8>)
 800d27e:	431a      	orrs	r2, r3
 800d280:	0017      	movs	r7, r2
 800d282:	e7c8      	b.n	800d216 <_strtod_l+0x912>
 800d284:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d286:	4233      	tst	r3, r6
 800d288:	d0c5      	beq.n	800d216 <_strtod_l+0x912>
 800d28a:	e7e1      	b.n	800d250 <_strtod_l+0x94c>
 800d28c:	f7ff fb22 	bl	800c8d4 <sulp>
 800d290:	0002      	movs	r2, r0
 800d292:	000b      	movs	r3, r1
 800d294:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d296:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d298:	f7f5 fade 	bl	8002858 <__aeabi_dsub>
 800d29c:	2200      	movs	r2, #0
 800d29e:	2300      	movs	r3, #0
 800d2a0:	0006      	movs	r6, r0
 800d2a2:	000f      	movs	r7, r1
 800d2a4:	f7f3 f8d2 	bl	800044c <__aeabi_dcmpeq>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d0b4      	beq.n	800d216 <_strtod_l+0x912>
 800d2ac:	e600      	b.n	800ceb0 <_strtod_l+0x5ac>
 800d2ae:	9906      	ldr	r1, [sp, #24]
 800d2b0:	9805      	ldr	r0, [sp, #20]
 800d2b2:	f003 fa6f 	bl	8010794 <__ratio>
 800d2b6:	2380      	movs	r3, #128	; 0x80
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	05db      	lsls	r3, r3, #23
 800d2bc:	0004      	movs	r4, r0
 800d2be:	000d      	movs	r5, r1
 800d2c0:	f7f3 f8d4 	bl	800046c <__aeabi_dcmple>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	d06d      	beq.n	800d3a4 <_strtod_l+0xaa0>
 800d2c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d000      	beq.n	800d2d0 <_strtod_l+0x9cc>
 800d2ce:	e07e      	b.n	800d3ce <_strtod_l+0xaca>
 800d2d0:	2e00      	cmp	r6, #0
 800d2d2:	d158      	bne.n	800d386 <_strtod_l+0xa82>
 800d2d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2d6:	031b      	lsls	r3, r3, #12
 800d2d8:	d000      	beq.n	800d2dc <_strtod_l+0x9d8>
 800d2da:	e07f      	b.n	800d3dc <_strtod_l+0xad8>
 800d2dc:	2200      	movs	r2, #0
 800d2de:	0020      	movs	r0, r4
 800d2e0:	0029      	movs	r1, r5
 800d2e2:	4b7f      	ldr	r3, [pc, #508]	; (800d4e0 <_strtod_l+0xbdc>)
 800d2e4:	f7f3 f8b8 	bl	8000458 <__aeabi_dcmplt>
 800d2e8:	2800      	cmp	r0, #0
 800d2ea:	d158      	bne.n	800d39e <_strtod_l+0xa9a>
 800d2ec:	0020      	movs	r0, r4
 800d2ee:	0029      	movs	r1, r5
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	4b7c      	ldr	r3, [pc, #496]	; (800d4e4 <_strtod_l+0xbe0>)
 800d2f4:	f7f4 ffee 	bl	80022d4 <__aeabi_dmul>
 800d2f8:	0004      	movs	r4, r0
 800d2fa:	000d      	movs	r5, r1
 800d2fc:	2380      	movs	r3, #128	; 0x80
 800d2fe:	061b      	lsls	r3, r3, #24
 800d300:	940a      	str	r4, [sp, #40]	; 0x28
 800d302:	18eb      	adds	r3, r5, r3
 800d304:	930b      	str	r3, [sp, #44]	; 0x2c
 800d306:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d30a:	9212      	str	r2, [sp, #72]	; 0x48
 800d30c:	9313      	str	r3, [sp, #76]	; 0x4c
 800d30e:	4a76      	ldr	r2, [pc, #472]	; (800d4e8 <_strtod_l+0xbe4>)
 800d310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d312:	4013      	ands	r3, r2
 800d314:	9314      	str	r3, [sp, #80]	; 0x50
 800d316:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d318:	4b74      	ldr	r3, [pc, #464]	; (800d4ec <_strtod_l+0xbe8>)
 800d31a:	429a      	cmp	r2, r3
 800d31c:	d000      	beq.n	800d320 <_strtod_l+0xa1c>
 800d31e:	e091      	b.n	800d444 <_strtod_l+0xb40>
 800d320:	4a73      	ldr	r2, [pc, #460]	; (800d4f0 <_strtod_l+0xbec>)
 800d322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d324:	4694      	mov	ip, r2
 800d326:	4463      	add	r3, ip
 800d328:	001f      	movs	r7, r3
 800d32a:	0030      	movs	r0, r6
 800d32c:	0019      	movs	r1, r3
 800d32e:	f003 f969 	bl	8010604 <__ulp>
 800d332:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d336:	f7f4 ffcd 	bl	80022d4 <__aeabi_dmul>
 800d33a:	0032      	movs	r2, r6
 800d33c:	003b      	movs	r3, r7
 800d33e:	f7f4 f86f 	bl	8001420 <__aeabi_dadd>
 800d342:	4a69      	ldr	r2, [pc, #420]	; (800d4e8 <_strtod_l+0xbe4>)
 800d344:	4b6b      	ldr	r3, [pc, #428]	; (800d4f4 <_strtod_l+0xbf0>)
 800d346:	0006      	movs	r6, r0
 800d348:	400a      	ands	r2, r1
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d949      	bls.n	800d3e2 <_strtod_l+0xade>
 800d34e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d350:	4b69      	ldr	r3, [pc, #420]	; (800d4f8 <_strtod_l+0xbf4>)
 800d352:	429a      	cmp	r2, r3
 800d354:	d103      	bne.n	800d35e <_strtod_l+0xa5a>
 800d356:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d358:	3301      	adds	r3, #1
 800d35a:	d100      	bne.n	800d35e <_strtod_l+0xa5a>
 800d35c:	e535      	b.n	800cdca <_strtod_l+0x4c6>
 800d35e:	2601      	movs	r6, #1
 800d360:	4f65      	ldr	r7, [pc, #404]	; (800d4f8 <_strtod_l+0xbf4>)
 800d362:	4276      	negs	r6, r6
 800d364:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d366:	9804      	ldr	r0, [sp, #16]
 800d368:	f002 fe0a 	bl	800ff80 <_Bfree>
 800d36c:	9908      	ldr	r1, [sp, #32]
 800d36e:	9804      	ldr	r0, [sp, #16]
 800d370:	f002 fe06 	bl	800ff80 <_Bfree>
 800d374:	9906      	ldr	r1, [sp, #24]
 800d376:	9804      	ldr	r0, [sp, #16]
 800d378:	f002 fe02 	bl	800ff80 <_Bfree>
 800d37c:	9905      	ldr	r1, [sp, #20]
 800d37e:	9804      	ldr	r0, [sp, #16]
 800d380:	f002 fdfe 	bl	800ff80 <_Bfree>
 800d384:	e60b      	b.n	800cf9e <_strtod_l+0x69a>
 800d386:	2e01      	cmp	r6, #1
 800d388:	d103      	bne.n	800d392 <_strtod_l+0xa8e>
 800d38a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d100      	bne.n	800d392 <_strtod_l+0xa8e>
 800d390:	e58e      	b.n	800ceb0 <_strtod_l+0x5ac>
 800d392:	2300      	movs	r3, #0
 800d394:	4c59      	ldr	r4, [pc, #356]	; (800d4fc <_strtod_l+0xbf8>)
 800d396:	930a      	str	r3, [sp, #40]	; 0x28
 800d398:	940b      	str	r4, [sp, #44]	; 0x2c
 800d39a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d39c:	e01c      	b.n	800d3d8 <_strtod_l+0xad4>
 800d39e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d3a0:	4d50      	ldr	r5, [pc, #320]	; (800d4e4 <_strtod_l+0xbe0>)
 800d3a2:	e7ab      	b.n	800d2fc <_strtod_l+0x9f8>
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	0020      	movs	r0, r4
 800d3a8:	0029      	movs	r1, r5
 800d3aa:	4b4e      	ldr	r3, [pc, #312]	; (800d4e4 <_strtod_l+0xbe0>)
 800d3ac:	f7f4 ff92 	bl	80022d4 <__aeabi_dmul>
 800d3b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d3b2:	0004      	movs	r4, r0
 800d3b4:	000b      	movs	r3, r1
 800d3b6:	000d      	movs	r5, r1
 800d3b8:	2a00      	cmp	r2, #0
 800d3ba:	d104      	bne.n	800d3c6 <_strtod_l+0xac2>
 800d3bc:	2280      	movs	r2, #128	; 0x80
 800d3be:	0612      	lsls	r2, r2, #24
 800d3c0:	900a      	str	r0, [sp, #40]	; 0x28
 800d3c2:	188b      	adds	r3, r1, r2
 800d3c4:	e79e      	b.n	800d304 <_strtod_l+0xa00>
 800d3c6:	0002      	movs	r2, r0
 800d3c8:	920a      	str	r2, [sp, #40]	; 0x28
 800d3ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800d3cc:	e79b      	b.n	800d306 <_strtod_l+0xa02>
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	4c43      	ldr	r4, [pc, #268]	; (800d4e0 <_strtod_l+0xbdc>)
 800d3d2:	930a      	str	r3, [sp, #40]	; 0x28
 800d3d4:	940b      	str	r4, [sp, #44]	; 0x2c
 800d3d6:	2400      	movs	r4, #0
 800d3d8:	4d41      	ldr	r5, [pc, #260]	; (800d4e0 <_strtod_l+0xbdc>)
 800d3da:	e794      	b.n	800d306 <_strtod_l+0xa02>
 800d3dc:	2300      	movs	r3, #0
 800d3de:	4c47      	ldr	r4, [pc, #284]	; (800d4fc <_strtod_l+0xbf8>)
 800d3e0:	e7f7      	b.n	800d3d2 <_strtod_l+0xace>
 800d3e2:	23d4      	movs	r3, #212	; 0xd4
 800d3e4:	049b      	lsls	r3, r3, #18
 800d3e6:	18cf      	adds	r7, r1, r3
 800d3e8:	9b07      	ldr	r3, [sp, #28]
 800d3ea:	970e      	str	r7, [sp, #56]	; 0x38
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d1b9      	bne.n	800d364 <_strtod_l+0xa60>
 800d3f0:	4b3d      	ldr	r3, [pc, #244]	; (800d4e8 <_strtod_l+0xbe4>)
 800d3f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d3f4:	403b      	ands	r3, r7
 800d3f6:	429a      	cmp	r2, r3
 800d3f8:	d1b4      	bne.n	800d364 <_strtod_l+0xa60>
 800d3fa:	0020      	movs	r0, r4
 800d3fc:	0029      	movs	r1, r5
 800d3fe:	f7f3 f8ab 	bl	8000558 <__aeabi_d2lz>
 800d402:	f7f3 f8e5 	bl	80005d0 <__aeabi_l2d>
 800d406:	0002      	movs	r2, r0
 800d408:	000b      	movs	r3, r1
 800d40a:	0020      	movs	r0, r4
 800d40c:	0029      	movs	r1, r5
 800d40e:	f7f5 fa23 	bl	8002858 <__aeabi_dsub>
 800d412:	033b      	lsls	r3, r7, #12
 800d414:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d416:	0b1b      	lsrs	r3, r3, #12
 800d418:	4333      	orrs	r3, r6
 800d41a:	4313      	orrs	r3, r2
 800d41c:	0004      	movs	r4, r0
 800d41e:	000d      	movs	r5, r1
 800d420:	4a37      	ldr	r2, [pc, #220]	; (800d500 <_strtod_l+0xbfc>)
 800d422:	2b00      	cmp	r3, #0
 800d424:	d054      	beq.n	800d4d0 <_strtod_l+0xbcc>
 800d426:	4b37      	ldr	r3, [pc, #220]	; (800d504 <_strtod_l+0xc00>)
 800d428:	f7f3 f816 	bl	8000458 <__aeabi_dcmplt>
 800d42c:	2800      	cmp	r0, #0
 800d42e:	d000      	beq.n	800d432 <_strtod_l+0xb2e>
 800d430:	e4d4      	b.n	800cddc <_strtod_l+0x4d8>
 800d432:	0020      	movs	r0, r4
 800d434:	0029      	movs	r1, r5
 800d436:	4a34      	ldr	r2, [pc, #208]	; (800d508 <_strtod_l+0xc04>)
 800d438:	4b2a      	ldr	r3, [pc, #168]	; (800d4e4 <_strtod_l+0xbe0>)
 800d43a:	f7f3 f821 	bl	8000480 <__aeabi_dcmpgt>
 800d43e:	2800      	cmp	r0, #0
 800d440:	d090      	beq.n	800d364 <_strtod_l+0xa60>
 800d442:	e4cb      	b.n	800cddc <_strtod_l+0x4d8>
 800d444:	9b07      	ldr	r3, [sp, #28]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d02b      	beq.n	800d4a2 <_strtod_l+0xb9e>
 800d44a:	23d4      	movs	r3, #212	; 0xd4
 800d44c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d44e:	04db      	lsls	r3, r3, #19
 800d450:	429a      	cmp	r2, r3
 800d452:	d826      	bhi.n	800d4a2 <_strtod_l+0xb9e>
 800d454:	0020      	movs	r0, r4
 800d456:	0029      	movs	r1, r5
 800d458:	4a2c      	ldr	r2, [pc, #176]	; (800d50c <_strtod_l+0xc08>)
 800d45a:	4b2d      	ldr	r3, [pc, #180]	; (800d510 <_strtod_l+0xc0c>)
 800d45c:	f7f3 f806 	bl	800046c <__aeabi_dcmple>
 800d460:	2800      	cmp	r0, #0
 800d462:	d017      	beq.n	800d494 <_strtod_l+0xb90>
 800d464:	0020      	movs	r0, r4
 800d466:	0029      	movs	r1, r5
 800d468:	f7f3 f858 	bl	800051c <__aeabi_d2uiz>
 800d46c:	2800      	cmp	r0, #0
 800d46e:	d100      	bne.n	800d472 <_strtod_l+0xb6e>
 800d470:	3001      	adds	r0, #1
 800d472:	f7f5 fdf7 	bl	8003064 <__aeabi_ui2d>
 800d476:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d478:	0004      	movs	r4, r0
 800d47a:	000b      	movs	r3, r1
 800d47c:	000d      	movs	r5, r1
 800d47e:	2a00      	cmp	r2, #0
 800d480:	d122      	bne.n	800d4c8 <_strtod_l+0xbc4>
 800d482:	2280      	movs	r2, #128	; 0x80
 800d484:	0612      	lsls	r2, r2, #24
 800d486:	188b      	adds	r3, r1, r2
 800d488:	9016      	str	r0, [sp, #88]	; 0x58
 800d48a:	9317      	str	r3, [sp, #92]	; 0x5c
 800d48c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d48e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d490:	9212      	str	r2, [sp, #72]	; 0x48
 800d492:	9313      	str	r3, [sp, #76]	; 0x4c
 800d494:	22d6      	movs	r2, #214	; 0xd6
 800d496:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d498:	04d2      	lsls	r2, r2, #19
 800d49a:	189b      	adds	r3, r3, r2
 800d49c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d49e:	1a9b      	subs	r3, r3, r2
 800d4a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d4a2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d4a4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d4a6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800d4a8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800d4aa:	f003 f8ab 	bl	8010604 <__ulp>
 800d4ae:	0002      	movs	r2, r0
 800d4b0:	000b      	movs	r3, r1
 800d4b2:	0030      	movs	r0, r6
 800d4b4:	0039      	movs	r1, r7
 800d4b6:	f7f4 ff0d 	bl	80022d4 <__aeabi_dmul>
 800d4ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d4bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4be:	f7f3 ffaf 	bl	8001420 <__aeabi_dadd>
 800d4c2:	0006      	movs	r6, r0
 800d4c4:	000f      	movs	r7, r1
 800d4c6:	e78f      	b.n	800d3e8 <_strtod_l+0xae4>
 800d4c8:	0002      	movs	r2, r0
 800d4ca:	9216      	str	r2, [sp, #88]	; 0x58
 800d4cc:	9317      	str	r3, [sp, #92]	; 0x5c
 800d4ce:	e7dd      	b.n	800d48c <_strtod_l+0xb88>
 800d4d0:	4b10      	ldr	r3, [pc, #64]	; (800d514 <_strtod_l+0xc10>)
 800d4d2:	f7f2 ffc1 	bl	8000458 <__aeabi_dcmplt>
 800d4d6:	e7b2      	b.n	800d43e <_strtod_l+0xb3a>
 800d4d8:	fff00000 	.word	0xfff00000
 800d4dc:	000fffff 	.word	0x000fffff
 800d4e0:	3ff00000 	.word	0x3ff00000
 800d4e4:	3fe00000 	.word	0x3fe00000
 800d4e8:	7ff00000 	.word	0x7ff00000
 800d4ec:	7fe00000 	.word	0x7fe00000
 800d4f0:	fcb00000 	.word	0xfcb00000
 800d4f4:	7c9fffff 	.word	0x7c9fffff
 800d4f8:	7fefffff 	.word	0x7fefffff
 800d4fc:	bff00000 	.word	0xbff00000
 800d500:	94a03595 	.word	0x94a03595
 800d504:	3fdfffff 	.word	0x3fdfffff
 800d508:	35afe535 	.word	0x35afe535
 800d50c:	ffc00000 	.word	0xffc00000
 800d510:	41dfffff 	.word	0x41dfffff
 800d514:	3fcfffff 	.word	0x3fcfffff

0800d518 <_strtod_r>:
 800d518:	b510      	push	{r4, lr}
 800d51a:	4b02      	ldr	r3, [pc, #8]	; (800d524 <_strtod_r+0xc>)
 800d51c:	f7ff f9f2 	bl	800c904 <_strtod_l>
 800d520:	bd10      	pop	{r4, pc}
 800d522:	46c0      	nop			; (mov r8, r8)
 800d524:	20000100 	.word	0x20000100

0800d528 <strtod>:
 800d528:	b510      	push	{r4, lr}
 800d52a:	4c04      	ldr	r4, [pc, #16]	; (800d53c <strtod+0x14>)
 800d52c:	000a      	movs	r2, r1
 800d52e:	0001      	movs	r1, r0
 800d530:	4b03      	ldr	r3, [pc, #12]	; (800d540 <strtod+0x18>)
 800d532:	6820      	ldr	r0, [r4, #0]
 800d534:	f7ff f9e6 	bl	800c904 <_strtod_l>
 800d538:	bd10      	pop	{r4, pc}
 800d53a:	46c0      	nop			; (mov r8, r8)
 800d53c:	200002b8 	.word	0x200002b8
 800d540:	20000100 	.word	0x20000100

0800d544 <_strtol_l.constprop.0>:
 800d544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d546:	b087      	sub	sp, #28
 800d548:	001e      	movs	r6, r3
 800d54a:	9005      	str	r0, [sp, #20]
 800d54c:	9101      	str	r1, [sp, #4]
 800d54e:	9202      	str	r2, [sp, #8]
 800d550:	2b01      	cmp	r3, #1
 800d552:	d048      	beq.n	800d5e6 <_strtol_l.constprop.0+0xa2>
 800d554:	000b      	movs	r3, r1
 800d556:	2e24      	cmp	r6, #36	; 0x24
 800d558:	d845      	bhi.n	800d5e6 <_strtol_l.constprop.0+0xa2>
 800d55a:	4a3b      	ldr	r2, [pc, #236]	; (800d648 <_strtol_l.constprop.0+0x104>)
 800d55c:	2108      	movs	r1, #8
 800d55e:	4694      	mov	ip, r2
 800d560:	001a      	movs	r2, r3
 800d562:	4660      	mov	r0, ip
 800d564:	7814      	ldrb	r4, [r2, #0]
 800d566:	3301      	adds	r3, #1
 800d568:	5d00      	ldrb	r0, [r0, r4]
 800d56a:	001d      	movs	r5, r3
 800d56c:	0007      	movs	r7, r0
 800d56e:	400f      	ands	r7, r1
 800d570:	4208      	tst	r0, r1
 800d572:	d1f5      	bne.n	800d560 <_strtol_l.constprop.0+0x1c>
 800d574:	2c2d      	cmp	r4, #45	; 0x2d
 800d576:	d13d      	bne.n	800d5f4 <_strtol_l.constprop.0+0xb0>
 800d578:	2701      	movs	r7, #1
 800d57a:	781c      	ldrb	r4, [r3, #0]
 800d57c:	1c95      	adds	r5, r2, #2
 800d57e:	2e00      	cmp	r6, #0
 800d580:	d05e      	beq.n	800d640 <_strtol_l.constprop.0+0xfc>
 800d582:	2e10      	cmp	r6, #16
 800d584:	d109      	bne.n	800d59a <_strtol_l.constprop.0+0x56>
 800d586:	2c30      	cmp	r4, #48	; 0x30
 800d588:	d107      	bne.n	800d59a <_strtol_l.constprop.0+0x56>
 800d58a:	2220      	movs	r2, #32
 800d58c:	782b      	ldrb	r3, [r5, #0]
 800d58e:	4393      	bics	r3, r2
 800d590:	2b58      	cmp	r3, #88	; 0x58
 800d592:	d150      	bne.n	800d636 <_strtol_l.constprop.0+0xf2>
 800d594:	2610      	movs	r6, #16
 800d596:	786c      	ldrb	r4, [r5, #1]
 800d598:	3502      	adds	r5, #2
 800d59a:	4b2c      	ldr	r3, [pc, #176]	; (800d64c <_strtol_l.constprop.0+0x108>)
 800d59c:	0031      	movs	r1, r6
 800d59e:	18fb      	adds	r3, r7, r3
 800d5a0:	0018      	movs	r0, r3
 800d5a2:	9303      	str	r3, [sp, #12]
 800d5a4:	f7f2 fe52 	bl	800024c <__aeabi_uidivmod>
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	9104      	str	r1, [sp, #16]
 800d5ac:	2101      	movs	r1, #1
 800d5ae:	4684      	mov	ip, r0
 800d5b0:	0010      	movs	r0, r2
 800d5b2:	4249      	negs	r1, r1
 800d5b4:	0023      	movs	r3, r4
 800d5b6:	3b30      	subs	r3, #48	; 0x30
 800d5b8:	2b09      	cmp	r3, #9
 800d5ba:	d903      	bls.n	800d5c4 <_strtol_l.constprop.0+0x80>
 800d5bc:	3b11      	subs	r3, #17
 800d5be:	2b19      	cmp	r3, #25
 800d5c0:	d81d      	bhi.n	800d5fe <_strtol_l.constprop.0+0xba>
 800d5c2:	330a      	adds	r3, #10
 800d5c4:	429e      	cmp	r6, r3
 800d5c6:	dd1e      	ble.n	800d606 <_strtol_l.constprop.0+0xc2>
 800d5c8:	1c54      	adds	r4, r2, #1
 800d5ca:	d009      	beq.n	800d5e0 <_strtol_l.constprop.0+0x9c>
 800d5cc:	000a      	movs	r2, r1
 800d5ce:	4584      	cmp	ip, r0
 800d5d0:	d306      	bcc.n	800d5e0 <_strtol_l.constprop.0+0x9c>
 800d5d2:	d102      	bne.n	800d5da <_strtol_l.constprop.0+0x96>
 800d5d4:	9c04      	ldr	r4, [sp, #16]
 800d5d6:	429c      	cmp	r4, r3
 800d5d8:	db02      	blt.n	800d5e0 <_strtol_l.constprop.0+0x9c>
 800d5da:	2201      	movs	r2, #1
 800d5dc:	4370      	muls	r0, r6
 800d5de:	1818      	adds	r0, r3, r0
 800d5e0:	782c      	ldrb	r4, [r5, #0]
 800d5e2:	3501      	adds	r5, #1
 800d5e4:	e7e6      	b.n	800d5b4 <_strtol_l.constprop.0+0x70>
 800d5e6:	f001 f9bf 	bl	800e968 <__errno>
 800d5ea:	2316      	movs	r3, #22
 800d5ec:	6003      	str	r3, [r0, #0]
 800d5ee:	2000      	movs	r0, #0
 800d5f0:	b007      	add	sp, #28
 800d5f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5f4:	2c2b      	cmp	r4, #43	; 0x2b
 800d5f6:	d1c2      	bne.n	800d57e <_strtol_l.constprop.0+0x3a>
 800d5f8:	781c      	ldrb	r4, [r3, #0]
 800d5fa:	1c95      	adds	r5, r2, #2
 800d5fc:	e7bf      	b.n	800d57e <_strtol_l.constprop.0+0x3a>
 800d5fe:	0023      	movs	r3, r4
 800d600:	3b61      	subs	r3, #97	; 0x61
 800d602:	2b19      	cmp	r3, #25
 800d604:	d9dd      	bls.n	800d5c2 <_strtol_l.constprop.0+0x7e>
 800d606:	1c53      	adds	r3, r2, #1
 800d608:	d109      	bne.n	800d61e <_strtol_l.constprop.0+0xda>
 800d60a:	2322      	movs	r3, #34	; 0x22
 800d60c:	9a05      	ldr	r2, [sp, #20]
 800d60e:	9803      	ldr	r0, [sp, #12]
 800d610:	6013      	str	r3, [r2, #0]
 800d612:	9b02      	ldr	r3, [sp, #8]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d0eb      	beq.n	800d5f0 <_strtol_l.constprop.0+0xac>
 800d618:	1e6b      	subs	r3, r5, #1
 800d61a:	9301      	str	r3, [sp, #4]
 800d61c:	e007      	b.n	800d62e <_strtol_l.constprop.0+0xea>
 800d61e:	2f00      	cmp	r7, #0
 800d620:	d000      	beq.n	800d624 <_strtol_l.constprop.0+0xe0>
 800d622:	4240      	negs	r0, r0
 800d624:	9b02      	ldr	r3, [sp, #8]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d0e2      	beq.n	800d5f0 <_strtol_l.constprop.0+0xac>
 800d62a:	2a00      	cmp	r2, #0
 800d62c:	d1f4      	bne.n	800d618 <_strtol_l.constprop.0+0xd4>
 800d62e:	9b02      	ldr	r3, [sp, #8]
 800d630:	9a01      	ldr	r2, [sp, #4]
 800d632:	601a      	str	r2, [r3, #0]
 800d634:	e7dc      	b.n	800d5f0 <_strtol_l.constprop.0+0xac>
 800d636:	2430      	movs	r4, #48	; 0x30
 800d638:	2e00      	cmp	r6, #0
 800d63a:	d1ae      	bne.n	800d59a <_strtol_l.constprop.0+0x56>
 800d63c:	3608      	adds	r6, #8
 800d63e:	e7ac      	b.n	800d59a <_strtol_l.constprop.0+0x56>
 800d640:	2c30      	cmp	r4, #48	; 0x30
 800d642:	d0a2      	beq.n	800d58a <_strtol_l.constprop.0+0x46>
 800d644:	260a      	movs	r6, #10
 800d646:	e7a8      	b.n	800d59a <_strtol_l.constprop.0+0x56>
 800d648:	080135d9 	.word	0x080135d9
 800d64c:	7fffffff 	.word	0x7fffffff

0800d650 <_strtol_r>:
 800d650:	b510      	push	{r4, lr}
 800d652:	f7ff ff77 	bl	800d544 <_strtol_l.constprop.0>
 800d656:	bd10      	pop	{r4, pc}

0800d658 <strtol>:
 800d658:	b510      	push	{r4, lr}
 800d65a:	4c04      	ldr	r4, [pc, #16]	; (800d66c <strtol+0x14>)
 800d65c:	0013      	movs	r3, r2
 800d65e:	000a      	movs	r2, r1
 800d660:	0001      	movs	r1, r0
 800d662:	6820      	ldr	r0, [r4, #0]
 800d664:	f7ff ff6e 	bl	800d544 <_strtol_l.constprop.0>
 800d668:	bd10      	pop	{r4, pc}
 800d66a:	46c0      	nop			; (mov r8, r8)
 800d66c:	200002b8 	.word	0x200002b8

0800d670 <__cvt>:
 800d670:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d672:	001e      	movs	r6, r3
 800d674:	2300      	movs	r3, #0
 800d676:	0014      	movs	r4, r2
 800d678:	b08b      	sub	sp, #44	; 0x2c
 800d67a:	429e      	cmp	r6, r3
 800d67c:	da04      	bge.n	800d688 <__cvt+0x18>
 800d67e:	2180      	movs	r1, #128	; 0x80
 800d680:	0609      	lsls	r1, r1, #24
 800d682:	1873      	adds	r3, r6, r1
 800d684:	001e      	movs	r6, r3
 800d686:	232d      	movs	r3, #45	; 0x2d
 800d688:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d68a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800d68c:	7013      	strb	r3, [r2, #0]
 800d68e:	2320      	movs	r3, #32
 800d690:	2203      	movs	r2, #3
 800d692:	439f      	bics	r7, r3
 800d694:	2f46      	cmp	r7, #70	; 0x46
 800d696:	d007      	beq.n	800d6a8 <__cvt+0x38>
 800d698:	003b      	movs	r3, r7
 800d69a:	3b45      	subs	r3, #69	; 0x45
 800d69c:	4259      	negs	r1, r3
 800d69e:	414b      	adcs	r3, r1
 800d6a0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d6a2:	3a01      	subs	r2, #1
 800d6a4:	18cb      	adds	r3, r1, r3
 800d6a6:	9310      	str	r3, [sp, #64]	; 0x40
 800d6a8:	ab09      	add	r3, sp, #36	; 0x24
 800d6aa:	9304      	str	r3, [sp, #16]
 800d6ac:	ab08      	add	r3, sp, #32
 800d6ae:	9303      	str	r3, [sp, #12]
 800d6b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6b2:	9200      	str	r2, [sp, #0]
 800d6b4:	9302      	str	r3, [sp, #8]
 800d6b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6b8:	0022      	movs	r2, r4
 800d6ba:	9301      	str	r3, [sp, #4]
 800d6bc:	0033      	movs	r3, r6
 800d6be:	f001 fa55 	bl	800eb6c <_dtoa_r>
 800d6c2:	0005      	movs	r5, r0
 800d6c4:	2f47      	cmp	r7, #71	; 0x47
 800d6c6:	d102      	bne.n	800d6ce <__cvt+0x5e>
 800d6c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d6ca:	07db      	lsls	r3, r3, #31
 800d6cc:	d528      	bpl.n	800d720 <__cvt+0xb0>
 800d6ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6d0:	18eb      	adds	r3, r5, r3
 800d6d2:	9307      	str	r3, [sp, #28]
 800d6d4:	2f46      	cmp	r7, #70	; 0x46
 800d6d6:	d114      	bne.n	800d702 <__cvt+0x92>
 800d6d8:	782b      	ldrb	r3, [r5, #0]
 800d6da:	2b30      	cmp	r3, #48	; 0x30
 800d6dc:	d10c      	bne.n	800d6f8 <__cvt+0x88>
 800d6de:	2200      	movs	r2, #0
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	0020      	movs	r0, r4
 800d6e4:	0031      	movs	r1, r6
 800d6e6:	f7f2 feb1 	bl	800044c <__aeabi_dcmpeq>
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	d104      	bne.n	800d6f8 <__cvt+0x88>
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d6f2:	1a9b      	subs	r3, r3, r2
 800d6f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d6f6:	6013      	str	r3, [r2, #0]
 800d6f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d6fa:	9a07      	ldr	r2, [sp, #28]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	18d3      	adds	r3, r2, r3
 800d700:	9307      	str	r3, [sp, #28]
 800d702:	2200      	movs	r2, #0
 800d704:	2300      	movs	r3, #0
 800d706:	0020      	movs	r0, r4
 800d708:	0031      	movs	r1, r6
 800d70a:	f7f2 fe9f 	bl	800044c <__aeabi_dcmpeq>
 800d70e:	2800      	cmp	r0, #0
 800d710:	d001      	beq.n	800d716 <__cvt+0xa6>
 800d712:	9b07      	ldr	r3, [sp, #28]
 800d714:	9309      	str	r3, [sp, #36]	; 0x24
 800d716:	2230      	movs	r2, #48	; 0x30
 800d718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d71a:	9907      	ldr	r1, [sp, #28]
 800d71c:	428b      	cmp	r3, r1
 800d71e:	d306      	bcc.n	800d72e <__cvt+0xbe>
 800d720:	0028      	movs	r0, r5
 800d722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d724:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d726:	1b5b      	subs	r3, r3, r5
 800d728:	6013      	str	r3, [r2, #0]
 800d72a:	b00b      	add	sp, #44	; 0x2c
 800d72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d72e:	1c59      	adds	r1, r3, #1
 800d730:	9109      	str	r1, [sp, #36]	; 0x24
 800d732:	701a      	strb	r2, [r3, #0]
 800d734:	e7f0      	b.n	800d718 <__cvt+0xa8>

0800d736 <__exponent>:
 800d736:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d738:	1c83      	adds	r3, r0, #2
 800d73a:	b087      	sub	sp, #28
 800d73c:	9303      	str	r3, [sp, #12]
 800d73e:	0005      	movs	r5, r0
 800d740:	000c      	movs	r4, r1
 800d742:	232b      	movs	r3, #43	; 0x2b
 800d744:	7002      	strb	r2, [r0, #0]
 800d746:	2900      	cmp	r1, #0
 800d748:	da01      	bge.n	800d74e <__exponent+0x18>
 800d74a:	424c      	negs	r4, r1
 800d74c:	3302      	adds	r3, #2
 800d74e:	706b      	strb	r3, [r5, #1]
 800d750:	2c09      	cmp	r4, #9
 800d752:	dd2f      	ble.n	800d7b4 <__exponent+0x7e>
 800d754:	270a      	movs	r7, #10
 800d756:	ab04      	add	r3, sp, #16
 800d758:	1dde      	adds	r6, r3, #7
 800d75a:	0020      	movs	r0, r4
 800d75c:	0039      	movs	r1, r7
 800d75e:	9601      	str	r6, [sp, #4]
 800d760:	f7f2 fe5e 	bl	8000420 <__aeabi_idivmod>
 800d764:	3e01      	subs	r6, #1
 800d766:	3130      	adds	r1, #48	; 0x30
 800d768:	0020      	movs	r0, r4
 800d76a:	7031      	strb	r1, [r6, #0]
 800d76c:	0039      	movs	r1, r7
 800d76e:	9402      	str	r4, [sp, #8]
 800d770:	f7f2 fd70 	bl	8000254 <__divsi3>
 800d774:	9b02      	ldr	r3, [sp, #8]
 800d776:	0004      	movs	r4, r0
 800d778:	2b63      	cmp	r3, #99	; 0x63
 800d77a:	dcee      	bgt.n	800d75a <__exponent+0x24>
 800d77c:	9b01      	ldr	r3, [sp, #4]
 800d77e:	3430      	adds	r4, #48	; 0x30
 800d780:	1e9a      	subs	r2, r3, #2
 800d782:	0013      	movs	r3, r2
 800d784:	9903      	ldr	r1, [sp, #12]
 800d786:	7014      	strb	r4, [r2, #0]
 800d788:	a804      	add	r0, sp, #16
 800d78a:	3007      	adds	r0, #7
 800d78c:	4298      	cmp	r0, r3
 800d78e:	d80c      	bhi.n	800d7aa <__exponent+0x74>
 800d790:	2300      	movs	r3, #0
 800d792:	4282      	cmp	r2, r0
 800d794:	d804      	bhi.n	800d7a0 <__exponent+0x6a>
 800d796:	aa04      	add	r2, sp, #16
 800d798:	3309      	adds	r3, #9
 800d79a:	189b      	adds	r3, r3, r2
 800d79c:	9a01      	ldr	r2, [sp, #4]
 800d79e:	1a9b      	subs	r3, r3, r2
 800d7a0:	9a03      	ldr	r2, [sp, #12]
 800d7a2:	18d3      	adds	r3, r2, r3
 800d7a4:	1b58      	subs	r0, r3, r5
 800d7a6:	b007      	add	sp, #28
 800d7a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7aa:	7818      	ldrb	r0, [r3, #0]
 800d7ac:	3301      	adds	r3, #1
 800d7ae:	7008      	strb	r0, [r1, #0]
 800d7b0:	3101      	adds	r1, #1
 800d7b2:	e7e9      	b.n	800d788 <__exponent+0x52>
 800d7b4:	2330      	movs	r3, #48	; 0x30
 800d7b6:	3430      	adds	r4, #48	; 0x30
 800d7b8:	70ab      	strb	r3, [r5, #2]
 800d7ba:	70ec      	strb	r4, [r5, #3]
 800d7bc:	1d2b      	adds	r3, r5, #4
 800d7be:	e7f1      	b.n	800d7a4 <__exponent+0x6e>

0800d7c0 <_printf_float>:
 800d7c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7c2:	b095      	sub	sp, #84	; 0x54
 800d7c4:	000c      	movs	r4, r1
 800d7c6:	9208      	str	r2, [sp, #32]
 800d7c8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800d7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800d7cc:	0007      	movs	r7, r0
 800d7ce:	f001 f809 	bl	800e7e4 <_localeconv_r>
 800d7d2:	6803      	ldr	r3, [r0, #0]
 800d7d4:	0018      	movs	r0, r3
 800d7d6:	930c      	str	r3, [sp, #48]	; 0x30
 800d7d8:	f7f2 fc96 	bl	8000108 <strlen>
 800d7dc:	2300      	movs	r3, #0
 800d7de:	9312      	str	r3, [sp, #72]	; 0x48
 800d7e0:	7e23      	ldrb	r3, [r4, #24]
 800d7e2:	2207      	movs	r2, #7
 800d7e4:	930a      	str	r3, [sp, #40]	; 0x28
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	900d      	str	r0, [sp, #52]	; 0x34
 800d7ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d7ee:	682b      	ldr	r3, [r5, #0]
 800d7f0:	05c9      	lsls	r1, r1, #23
 800d7f2:	d547      	bpl.n	800d884 <_printf_float+0xc4>
 800d7f4:	189b      	adds	r3, r3, r2
 800d7f6:	4393      	bics	r3, r2
 800d7f8:	001a      	movs	r2, r3
 800d7fa:	3208      	adds	r2, #8
 800d7fc:	602a      	str	r2, [r5, #0]
 800d7fe:	681e      	ldr	r6, [r3, #0]
 800d800:	685d      	ldr	r5, [r3, #4]
 800d802:	0032      	movs	r2, r6
 800d804:	002b      	movs	r3, r5
 800d806:	64a2      	str	r2, [r4, #72]	; 0x48
 800d808:	64e3      	str	r3, [r4, #76]	; 0x4c
 800d80a:	2201      	movs	r2, #1
 800d80c:	006b      	lsls	r3, r5, #1
 800d80e:	085b      	lsrs	r3, r3, #1
 800d810:	930e      	str	r3, [sp, #56]	; 0x38
 800d812:	0030      	movs	r0, r6
 800d814:	4bab      	ldr	r3, [pc, #684]	; (800dac4 <_printf_float+0x304>)
 800d816:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d818:	4252      	negs	r2, r2
 800d81a:	f7f5 fb9f 	bl	8002f5c <__aeabi_dcmpun>
 800d81e:	2800      	cmp	r0, #0
 800d820:	d132      	bne.n	800d888 <_printf_float+0xc8>
 800d822:	2201      	movs	r2, #1
 800d824:	0030      	movs	r0, r6
 800d826:	4ba7      	ldr	r3, [pc, #668]	; (800dac4 <_printf_float+0x304>)
 800d828:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d82a:	4252      	negs	r2, r2
 800d82c:	f7f2 fe1e 	bl	800046c <__aeabi_dcmple>
 800d830:	2800      	cmp	r0, #0
 800d832:	d129      	bne.n	800d888 <_printf_float+0xc8>
 800d834:	2200      	movs	r2, #0
 800d836:	2300      	movs	r3, #0
 800d838:	0030      	movs	r0, r6
 800d83a:	0029      	movs	r1, r5
 800d83c:	f7f2 fe0c 	bl	8000458 <__aeabi_dcmplt>
 800d840:	2800      	cmp	r0, #0
 800d842:	d003      	beq.n	800d84c <_printf_float+0x8c>
 800d844:	0023      	movs	r3, r4
 800d846:	222d      	movs	r2, #45	; 0x2d
 800d848:	3343      	adds	r3, #67	; 0x43
 800d84a:	701a      	strb	r2, [r3, #0]
 800d84c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d84e:	4d9e      	ldr	r5, [pc, #632]	; (800dac8 <_printf_float+0x308>)
 800d850:	2b47      	cmp	r3, #71	; 0x47
 800d852:	d900      	bls.n	800d856 <_printf_float+0x96>
 800d854:	4d9d      	ldr	r5, [pc, #628]	; (800dacc <_printf_float+0x30c>)
 800d856:	2303      	movs	r3, #3
 800d858:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d85a:	6123      	str	r3, [r4, #16]
 800d85c:	3301      	adds	r3, #1
 800d85e:	439a      	bics	r2, r3
 800d860:	2300      	movs	r3, #0
 800d862:	6022      	str	r2, [r4, #0]
 800d864:	930b      	str	r3, [sp, #44]	; 0x2c
 800d866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d868:	0021      	movs	r1, r4
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	0038      	movs	r0, r7
 800d86e:	9b08      	ldr	r3, [sp, #32]
 800d870:	aa13      	add	r2, sp, #76	; 0x4c
 800d872:	f000 f9fb 	bl	800dc6c <_printf_common>
 800d876:	3001      	adds	r0, #1
 800d878:	d000      	beq.n	800d87c <_printf_float+0xbc>
 800d87a:	e0a3      	b.n	800d9c4 <_printf_float+0x204>
 800d87c:	2001      	movs	r0, #1
 800d87e:	4240      	negs	r0, r0
 800d880:	b015      	add	sp, #84	; 0x54
 800d882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d884:	3307      	adds	r3, #7
 800d886:	e7b6      	b.n	800d7f6 <_printf_float+0x36>
 800d888:	0032      	movs	r2, r6
 800d88a:	002b      	movs	r3, r5
 800d88c:	0030      	movs	r0, r6
 800d88e:	0029      	movs	r1, r5
 800d890:	f7f5 fb64 	bl	8002f5c <__aeabi_dcmpun>
 800d894:	2800      	cmp	r0, #0
 800d896:	d00b      	beq.n	800d8b0 <_printf_float+0xf0>
 800d898:	2d00      	cmp	r5, #0
 800d89a:	da03      	bge.n	800d8a4 <_printf_float+0xe4>
 800d89c:	0023      	movs	r3, r4
 800d89e:	222d      	movs	r2, #45	; 0x2d
 800d8a0:	3343      	adds	r3, #67	; 0x43
 800d8a2:	701a      	strb	r2, [r3, #0]
 800d8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8a6:	4d8a      	ldr	r5, [pc, #552]	; (800dad0 <_printf_float+0x310>)
 800d8a8:	2b47      	cmp	r3, #71	; 0x47
 800d8aa:	d9d4      	bls.n	800d856 <_printf_float+0x96>
 800d8ac:	4d89      	ldr	r5, [pc, #548]	; (800dad4 <_printf_float+0x314>)
 800d8ae:	e7d2      	b.n	800d856 <_printf_float+0x96>
 800d8b0:	2220      	movs	r2, #32
 800d8b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d8b4:	6863      	ldr	r3, [r4, #4]
 800d8b6:	4391      	bics	r1, r2
 800d8b8:	910e      	str	r1, [sp, #56]	; 0x38
 800d8ba:	1c5a      	adds	r2, r3, #1
 800d8bc:	d14a      	bne.n	800d954 <_printf_float+0x194>
 800d8be:	3307      	adds	r3, #7
 800d8c0:	6063      	str	r3, [r4, #4]
 800d8c2:	2380      	movs	r3, #128	; 0x80
 800d8c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d8c6:	00db      	lsls	r3, r3, #3
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	9206      	str	r2, [sp, #24]
 800d8ce:	aa12      	add	r2, sp, #72	; 0x48
 800d8d0:	9205      	str	r2, [sp, #20]
 800d8d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d8d4:	6023      	str	r3, [r4, #0]
 800d8d6:	9204      	str	r2, [sp, #16]
 800d8d8:	aa11      	add	r2, sp, #68	; 0x44
 800d8da:	9203      	str	r2, [sp, #12]
 800d8dc:	2223      	movs	r2, #35	; 0x23
 800d8de:	a908      	add	r1, sp, #32
 800d8e0:	9301      	str	r3, [sp, #4]
 800d8e2:	6863      	ldr	r3, [r4, #4]
 800d8e4:	1852      	adds	r2, r2, r1
 800d8e6:	9202      	str	r2, [sp, #8]
 800d8e8:	9300      	str	r3, [sp, #0]
 800d8ea:	0032      	movs	r2, r6
 800d8ec:	002b      	movs	r3, r5
 800d8ee:	0038      	movs	r0, r7
 800d8f0:	f7ff febe 	bl	800d670 <__cvt>
 800d8f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d8f6:	0005      	movs	r5, r0
 800d8f8:	2b47      	cmp	r3, #71	; 0x47
 800d8fa:	d109      	bne.n	800d910 <_printf_float+0x150>
 800d8fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d8fe:	1cda      	adds	r2, r3, #3
 800d900:	db02      	blt.n	800d908 <_printf_float+0x148>
 800d902:	6862      	ldr	r2, [r4, #4]
 800d904:	4293      	cmp	r3, r2
 800d906:	dd49      	ble.n	800d99c <_printf_float+0x1dc>
 800d908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d90a:	3b02      	subs	r3, #2
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	930a      	str	r3, [sp, #40]	; 0x28
 800d910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d912:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d914:	2b65      	cmp	r3, #101	; 0x65
 800d916:	d824      	bhi.n	800d962 <_printf_float+0x1a2>
 800d918:	0020      	movs	r0, r4
 800d91a:	001a      	movs	r2, r3
 800d91c:	3901      	subs	r1, #1
 800d91e:	3050      	adds	r0, #80	; 0x50
 800d920:	9111      	str	r1, [sp, #68]	; 0x44
 800d922:	f7ff ff08 	bl	800d736 <__exponent>
 800d926:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d928:	900b      	str	r0, [sp, #44]	; 0x2c
 800d92a:	1813      	adds	r3, r2, r0
 800d92c:	6123      	str	r3, [r4, #16]
 800d92e:	2a01      	cmp	r2, #1
 800d930:	dc02      	bgt.n	800d938 <_printf_float+0x178>
 800d932:	6822      	ldr	r2, [r4, #0]
 800d934:	07d2      	lsls	r2, r2, #31
 800d936:	d501      	bpl.n	800d93c <_printf_float+0x17c>
 800d938:	3301      	adds	r3, #1
 800d93a:	6123      	str	r3, [r4, #16]
 800d93c:	2323      	movs	r3, #35	; 0x23
 800d93e:	aa08      	add	r2, sp, #32
 800d940:	189b      	adds	r3, r3, r2
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d100      	bne.n	800d94a <_printf_float+0x18a>
 800d948:	e78d      	b.n	800d866 <_printf_float+0xa6>
 800d94a:	0023      	movs	r3, r4
 800d94c:	222d      	movs	r2, #45	; 0x2d
 800d94e:	3343      	adds	r3, #67	; 0x43
 800d950:	701a      	strb	r2, [r3, #0]
 800d952:	e788      	b.n	800d866 <_printf_float+0xa6>
 800d954:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d956:	2a47      	cmp	r2, #71	; 0x47
 800d958:	d1b3      	bne.n	800d8c2 <_printf_float+0x102>
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d1b1      	bne.n	800d8c2 <_printf_float+0x102>
 800d95e:	3301      	adds	r3, #1
 800d960:	e7ae      	b.n	800d8c0 <_printf_float+0x100>
 800d962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d964:	2b66      	cmp	r3, #102	; 0x66
 800d966:	d11b      	bne.n	800d9a0 <_printf_float+0x1e0>
 800d968:	6863      	ldr	r3, [r4, #4]
 800d96a:	2900      	cmp	r1, #0
 800d96c:	dd09      	ble.n	800d982 <_printf_float+0x1c2>
 800d96e:	6121      	str	r1, [r4, #16]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d102      	bne.n	800d97a <_printf_float+0x1ba>
 800d974:	6822      	ldr	r2, [r4, #0]
 800d976:	07d2      	lsls	r2, r2, #31
 800d978:	d50b      	bpl.n	800d992 <_printf_float+0x1d2>
 800d97a:	3301      	adds	r3, #1
 800d97c:	185b      	adds	r3, r3, r1
 800d97e:	6123      	str	r3, [r4, #16]
 800d980:	e007      	b.n	800d992 <_printf_float+0x1d2>
 800d982:	2b00      	cmp	r3, #0
 800d984:	d103      	bne.n	800d98e <_printf_float+0x1ce>
 800d986:	2201      	movs	r2, #1
 800d988:	6821      	ldr	r1, [r4, #0]
 800d98a:	4211      	tst	r1, r2
 800d98c:	d000      	beq.n	800d990 <_printf_float+0x1d0>
 800d98e:	1c9a      	adds	r2, r3, #2
 800d990:	6122      	str	r2, [r4, #16]
 800d992:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d994:	65a3      	str	r3, [r4, #88]	; 0x58
 800d996:	2300      	movs	r3, #0
 800d998:	930b      	str	r3, [sp, #44]	; 0x2c
 800d99a:	e7cf      	b.n	800d93c <_printf_float+0x17c>
 800d99c:	2367      	movs	r3, #103	; 0x67
 800d99e:	930a      	str	r3, [sp, #40]	; 0x28
 800d9a0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d9a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9a4:	4299      	cmp	r1, r3
 800d9a6:	db06      	blt.n	800d9b6 <_printf_float+0x1f6>
 800d9a8:	6823      	ldr	r3, [r4, #0]
 800d9aa:	6121      	str	r1, [r4, #16]
 800d9ac:	07db      	lsls	r3, r3, #31
 800d9ae:	d5f0      	bpl.n	800d992 <_printf_float+0x1d2>
 800d9b0:	3101      	adds	r1, #1
 800d9b2:	6121      	str	r1, [r4, #16]
 800d9b4:	e7ed      	b.n	800d992 <_printf_float+0x1d2>
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	2900      	cmp	r1, #0
 800d9ba:	dc01      	bgt.n	800d9c0 <_printf_float+0x200>
 800d9bc:	1892      	adds	r2, r2, r2
 800d9be:	1a52      	subs	r2, r2, r1
 800d9c0:	189b      	adds	r3, r3, r2
 800d9c2:	e7dc      	b.n	800d97e <_printf_float+0x1be>
 800d9c4:	6822      	ldr	r2, [r4, #0]
 800d9c6:	0553      	lsls	r3, r2, #21
 800d9c8:	d408      	bmi.n	800d9dc <_printf_float+0x21c>
 800d9ca:	6923      	ldr	r3, [r4, #16]
 800d9cc:	002a      	movs	r2, r5
 800d9ce:	0038      	movs	r0, r7
 800d9d0:	9908      	ldr	r1, [sp, #32]
 800d9d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d9d4:	47a8      	blx	r5
 800d9d6:	3001      	adds	r0, #1
 800d9d8:	d12a      	bne.n	800da30 <_printf_float+0x270>
 800d9da:	e74f      	b.n	800d87c <_printf_float+0xbc>
 800d9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9de:	2b65      	cmp	r3, #101	; 0x65
 800d9e0:	d800      	bhi.n	800d9e4 <_printf_float+0x224>
 800d9e2:	e0ec      	b.n	800dbbe <_printf_float+0x3fe>
 800d9e4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800d9e6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	f7f2 fd2e 	bl	800044c <__aeabi_dcmpeq>
 800d9f0:	2800      	cmp	r0, #0
 800d9f2:	d034      	beq.n	800da5e <_printf_float+0x29e>
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	0038      	movs	r0, r7
 800d9f8:	4a37      	ldr	r2, [pc, #220]	; (800dad8 <_printf_float+0x318>)
 800d9fa:	9908      	ldr	r1, [sp, #32]
 800d9fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800d9fe:	47a8      	blx	r5
 800da00:	3001      	adds	r0, #1
 800da02:	d100      	bne.n	800da06 <_printf_float+0x246>
 800da04:	e73a      	b.n	800d87c <_printf_float+0xbc>
 800da06:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800da08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da0a:	429a      	cmp	r2, r3
 800da0c:	db02      	blt.n	800da14 <_printf_float+0x254>
 800da0e:	6823      	ldr	r3, [r4, #0]
 800da10:	07db      	lsls	r3, r3, #31
 800da12:	d50d      	bpl.n	800da30 <_printf_float+0x270>
 800da14:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800da16:	0038      	movs	r0, r7
 800da18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da1c:	9908      	ldr	r1, [sp, #32]
 800da1e:	47a8      	blx	r5
 800da20:	2500      	movs	r5, #0
 800da22:	3001      	adds	r0, #1
 800da24:	d100      	bne.n	800da28 <_printf_float+0x268>
 800da26:	e729      	b.n	800d87c <_printf_float+0xbc>
 800da28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da2a:	3b01      	subs	r3, #1
 800da2c:	42ab      	cmp	r3, r5
 800da2e:	dc0a      	bgt.n	800da46 <_printf_float+0x286>
 800da30:	6823      	ldr	r3, [r4, #0]
 800da32:	079b      	lsls	r3, r3, #30
 800da34:	d500      	bpl.n	800da38 <_printf_float+0x278>
 800da36:	e116      	b.n	800dc66 <_printf_float+0x4a6>
 800da38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da3a:	68e0      	ldr	r0, [r4, #12]
 800da3c:	4298      	cmp	r0, r3
 800da3e:	db00      	blt.n	800da42 <_printf_float+0x282>
 800da40:	e71e      	b.n	800d880 <_printf_float+0xc0>
 800da42:	0018      	movs	r0, r3
 800da44:	e71c      	b.n	800d880 <_printf_float+0xc0>
 800da46:	0022      	movs	r2, r4
 800da48:	2301      	movs	r3, #1
 800da4a:	0038      	movs	r0, r7
 800da4c:	9908      	ldr	r1, [sp, #32]
 800da4e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800da50:	321a      	adds	r2, #26
 800da52:	47b0      	blx	r6
 800da54:	3001      	adds	r0, #1
 800da56:	d100      	bne.n	800da5a <_printf_float+0x29a>
 800da58:	e710      	b.n	800d87c <_printf_float+0xbc>
 800da5a:	3501      	adds	r5, #1
 800da5c:	e7e4      	b.n	800da28 <_printf_float+0x268>
 800da5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da60:	2b00      	cmp	r3, #0
 800da62:	dc3b      	bgt.n	800dadc <_printf_float+0x31c>
 800da64:	2301      	movs	r3, #1
 800da66:	0038      	movs	r0, r7
 800da68:	4a1b      	ldr	r2, [pc, #108]	; (800dad8 <_printf_float+0x318>)
 800da6a:	9908      	ldr	r1, [sp, #32]
 800da6c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800da6e:	47b0      	blx	r6
 800da70:	3001      	adds	r0, #1
 800da72:	d100      	bne.n	800da76 <_printf_float+0x2b6>
 800da74:	e702      	b.n	800d87c <_printf_float+0xbc>
 800da76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800da7a:	4313      	orrs	r3, r2
 800da7c:	d102      	bne.n	800da84 <_printf_float+0x2c4>
 800da7e:	6823      	ldr	r3, [r4, #0]
 800da80:	07db      	lsls	r3, r3, #31
 800da82:	d5d5      	bpl.n	800da30 <_printf_float+0x270>
 800da84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da86:	0038      	movs	r0, r7
 800da88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800da8a:	9908      	ldr	r1, [sp, #32]
 800da8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800da8e:	47b0      	blx	r6
 800da90:	2300      	movs	r3, #0
 800da92:	3001      	adds	r0, #1
 800da94:	d100      	bne.n	800da98 <_printf_float+0x2d8>
 800da96:	e6f1      	b.n	800d87c <_printf_float+0xbc>
 800da98:	930a      	str	r3, [sp, #40]	; 0x28
 800da9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800da9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da9e:	425b      	negs	r3, r3
 800daa0:	4293      	cmp	r3, r2
 800daa2:	dc01      	bgt.n	800daa8 <_printf_float+0x2e8>
 800daa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800daa6:	e791      	b.n	800d9cc <_printf_float+0x20c>
 800daa8:	0022      	movs	r2, r4
 800daaa:	2301      	movs	r3, #1
 800daac:	0038      	movs	r0, r7
 800daae:	9908      	ldr	r1, [sp, #32]
 800dab0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dab2:	321a      	adds	r2, #26
 800dab4:	47b0      	blx	r6
 800dab6:	3001      	adds	r0, #1
 800dab8:	d100      	bne.n	800dabc <_printf_float+0x2fc>
 800daba:	e6df      	b.n	800d87c <_printf_float+0xbc>
 800dabc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dabe:	3301      	adds	r3, #1
 800dac0:	e7ea      	b.n	800da98 <_printf_float+0x2d8>
 800dac2:	46c0      	nop			; (mov r8, r8)
 800dac4:	7fefffff 	.word	0x7fefffff
 800dac8:	080136d9 	.word	0x080136d9
 800dacc:	080136dd 	.word	0x080136dd
 800dad0:	080136e1 	.word	0x080136e1
 800dad4:	080136e5 	.word	0x080136e5
 800dad8:	080136e9 	.word	0x080136e9
 800dadc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dade:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dae0:	920a      	str	r2, [sp, #40]	; 0x28
 800dae2:	429a      	cmp	r2, r3
 800dae4:	dd00      	ble.n	800dae8 <_printf_float+0x328>
 800dae6:	930a      	str	r3, [sp, #40]	; 0x28
 800dae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800daea:	2b00      	cmp	r3, #0
 800daec:	dc3d      	bgt.n	800db6a <_printf_float+0x3aa>
 800daee:	2300      	movs	r3, #0
 800daf0:	930e      	str	r3, [sp, #56]	; 0x38
 800daf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800daf4:	43db      	mvns	r3, r3
 800daf6:	17db      	asrs	r3, r3, #31
 800daf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dafa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dafc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dafe:	930b      	str	r3, [sp, #44]	; 0x2c
 800db00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db02:	4013      	ands	r3, r2
 800db04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db06:	1ad3      	subs	r3, r2, r3
 800db08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db0a:	4293      	cmp	r3, r2
 800db0c:	dc36      	bgt.n	800db7c <_printf_float+0x3bc>
 800db0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800db10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db12:	429a      	cmp	r2, r3
 800db14:	db40      	blt.n	800db98 <_printf_float+0x3d8>
 800db16:	6823      	ldr	r3, [r4, #0]
 800db18:	07db      	lsls	r3, r3, #31
 800db1a:	d43d      	bmi.n	800db98 <_printf_float+0x3d8>
 800db1c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800db1e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800db20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db22:	1af3      	subs	r3, r6, r3
 800db24:	1ab6      	subs	r6, r6, r2
 800db26:	429e      	cmp	r6, r3
 800db28:	dd00      	ble.n	800db2c <_printf_float+0x36c>
 800db2a:	001e      	movs	r6, r3
 800db2c:	2e00      	cmp	r6, #0
 800db2e:	dc3c      	bgt.n	800dbaa <_printf_float+0x3ea>
 800db30:	2300      	movs	r3, #0
 800db32:	930a      	str	r3, [sp, #40]	; 0x28
 800db34:	43f3      	mvns	r3, r6
 800db36:	17db      	asrs	r3, r3, #31
 800db38:	930b      	str	r3, [sp, #44]	; 0x2c
 800db3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800db3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db3e:	1a9b      	subs	r3, r3, r2
 800db40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db42:	4032      	ands	r2, r6
 800db44:	1a9b      	subs	r3, r3, r2
 800db46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db48:	4293      	cmp	r3, r2
 800db4a:	dc00      	bgt.n	800db4e <_printf_float+0x38e>
 800db4c:	e770      	b.n	800da30 <_printf_float+0x270>
 800db4e:	0022      	movs	r2, r4
 800db50:	2301      	movs	r3, #1
 800db52:	0038      	movs	r0, r7
 800db54:	9908      	ldr	r1, [sp, #32]
 800db56:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800db58:	321a      	adds	r2, #26
 800db5a:	47a8      	blx	r5
 800db5c:	3001      	adds	r0, #1
 800db5e:	d100      	bne.n	800db62 <_printf_float+0x3a2>
 800db60:	e68c      	b.n	800d87c <_printf_float+0xbc>
 800db62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db64:	3301      	adds	r3, #1
 800db66:	930a      	str	r3, [sp, #40]	; 0x28
 800db68:	e7e7      	b.n	800db3a <_printf_float+0x37a>
 800db6a:	002a      	movs	r2, r5
 800db6c:	0038      	movs	r0, r7
 800db6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db70:	9908      	ldr	r1, [sp, #32]
 800db72:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800db74:	47b0      	blx	r6
 800db76:	3001      	adds	r0, #1
 800db78:	d1b9      	bne.n	800daee <_printf_float+0x32e>
 800db7a:	e67f      	b.n	800d87c <_printf_float+0xbc>
 800db7c:	0022      	movs	r2, r4
 800db7e:	2301      	movs	r3, #1
 800db80:	0038      	movs	r0, r7
 800db82:	9908      	ldr	r1, [sp, #32]
 800db84:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800db86:	321a      	adds	r2, #26
 800db88:	47b0      	blx	r6
 800db8a:	3001      	adds	r0, #1
 800db8c:	d100      	bne.n	800db90 <_printf_float+0x3d0>
 800db8e:	e675      	b.n	800d87c <_printf_float+0xbc>
 800db90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db92:	3301      	adds	r3, #1
 800db94:	930e      	str	r3, [sp, #56]	; 0x38
 800db96:	e7b0      	b.n	800dafa <_printf_float+0x33a>
 800db98:	0038      	movs	r0, r7
 800db9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db9e:	9908      	ldr	r1, [sp, #32]
 800dba0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dba2:	47b0      	blx	r6
 800dba4:	3001      	adds	r0, #1
 800dba6:	d1b9      	bne.n	800db1c <_printf_float+0x35c>
 800dba8:	e668      	b.n	800d87c <_printf_float+0xbc>
 800dbaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbac:	0038      	movs	r0, r7
 800dbae:	18ea      	adds	r2, r5, r3
 800dbb0:	9908      	ldr	r1, [sp, #32]
 800dbb2:	0033      	movs	r3, r6
 800dbb4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800dbb6:	47a8      	blx	r5
 800dbb8:	3001      	adds	r0, #1
 800dbba:	d1b9      	bne.n	800db30 <_printf_float+0x370>
 800dbbc:	e65e      	b.n	800d87c <_printf_float+0xbc>
 800dbbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dbc0:	2b01      	cmp	r3, #1
 800dbc2:	dc02      	bgt.n	800dbca <_printf_float+0x40a>
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	421a      	tst	r2, r3
 800dbc8:	d03a      	beq.n	800dc40 <_printf_float+0x480>
 800dbca:	2301      	movs	r3, #1
 800dbcc:	002a      	movs	r2, r5
 800dbce:	0038      	movs	r0, r7
 800dbd0:	9908      	ldr	r1, [sp, #32]
 800dbd2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dbd4:	47b0      	blx	r6
 800dbd6:	3001      	adds	r0, #1
 800dbd8:	d100      	bne.n	800dbdc <_printf_float+0x41c>
 800dbda:	e64f      	b.n	800d87c <_printf_float+0xbc>
 800dbdc:	0038      	movs	r0, r7
 800dbde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dbe2:	9908      	ldr	r1, [sp, #32]
 800dbe4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dbe6:	47b0      	blx	r6
 800dbe8:	3001      	adds	r0, #1
 800dbea:	d100      	bne.n	800dbee <_printf_float+0x42e>
 800dbec:	e646      	b.n	800d87c <_printf_float+0xbc>
 800dbee:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800dbf0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800dbf2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	001e      	movs	r6, r3
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f7f2 fc27 	bl	800044c <__aeabi_dcmpeq>
 800dbfe:	2800      	cmp	r0, #0
 800dc00:	d11c      	bne.n	800dc3c <_printf_float+0x47c>
 800dc02:	0033      	movs	r3, r6
 800dc04:	1c6a      	adds	r2, r5, #1
 800dc06:	3b01      	subs	r3, #1
 800dc08:	0038      	movs	r0, r7
 800dc0a:	9908      	ldr	r1, [sp, #32]
 800dc0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800dc0e:	47a8      	blx	r5
 800dc10:	3001      	adds	r0, #1
 800dc12:	d10f      	bne.n	800dc34 <_printf_float+0x474>
 800dc14:	e632      	b.n	800d87c <_printf_float+0xbc>
 800dc16:	0022      	movs	r2, r4
 800dc18:	2301      	movs	r3, #1
 800dc1a:	0038      	movs	r0, r7
 800dc1c:	9908      	ldr	r1, [sp, #32]
 800dc1e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dc20:	321a      	adds	r2, #26
 800dc22:	47b0      	blx	r6
 800dc24:	3001      	adds	r0, #1
 800dc26:	d100      	bne.n	800dc2a <_printf_float+0x46a>
 800dc28:	e628      	b.n	800d87c <_printf_float+0xbc>
 800dc2a:	3501      	adds	r5, #1
 800dc2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dc2e:	3b01      	subs	r3, #1
 800dc30:	42ab      	cmp	r3, r5
 800dc32:	dcf0      	bgt.n	800dc16 <_printf_float+0x456>
 800dc34:	0022      	movs	r2, r4
 800dc36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc38:	3250      	adds	r2, #80	; 0x50
 800dc3a:	e6c8      	b.n	800d9ce <_printf_float+0x20e>
 800dc3c:	2500      	movs	r5, #0
 800dc3e:	e7f5      	b.n	800dc2c <_printf_float+0x46c>
 800dc40:	002a      	movs	r2, r5
 800dc42:	e7e1      	b.n	800dc08 <_printf_float+0x448>
 800dc44:	0022      	movs	r2, r4
 800dc46:	2301      	movs	r3, #1
 800dc48:	0038      	movs	r0, r7
 800dc4a:	9908      	ldr	r1, [sp, #32]
 800dc4c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800dc4e:	3219      	adds	r2, #25
 800dc50:	47b0      	blx	r6
 800dc52:	3001      	adds	r0, #1
 800dc54:	d100      	bne.n	800dc58 <_printf_float+0x498>
 800dc56:	e611      	b.n	800d87c <_printf_float+0xbc>
 800dc58:	3501      	adds	r5, #1
 800dc5a:	68e3      	ldr	r3, [r4, #12]
 800dc5c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dc5e:	1a9b      	subs	r3, r3, r2
 800dc60:	42ab      	cmp	r3, r5
 800dc62:	dcef      	bgt.n	800dc44 <_printf_float+0x484>
 800dc64:	e6e8      	b.n	800da38 <_printf_float+0x278>
 800dc66:	2500      	movs	r5, #0
 800dc68:	e7f7      	b.n	800dc5a <_printf_float+0x49a>
 800dc6a:	46c0      	nop			; (mov r8, r8)

0800dc6c <_printf_common>:
 800dc6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc6e:	0016      	movs	r6, r2
 800dc70:	9301      	str	r3, [sp, #4]
 800dc72:	688a      	ldr	r2, [r1, #8]
 800dc74:	690b      	ldr	r3, [r1, #16]
 800dc76:	000c      	movs	r4, r1
 800dc78:	9000      	str	r0, [sp, #0]
 800dc7a:	4293      	cmp	r3, r2
 800dc7c:	da00      	bge.n	800dc80 <_printf_common+0x14>
 800dc7e:	0013      	movs	r3, r2
 800dc80:	0022      	movs	r2, r4
 800dc82:	6033      	str	r3, [r6, #0]
 800dc84:	3243      	adds	r2, #67	; 0x43
 800dc86:	7812      	ldrb	r2, [r2, #0]
 800dc88:	2a00      	cmp	r2, #0
 800dc8a:	d001      	beq.n	800dc90 <_printf_common+0x24>
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	6033      	str	r3, [r6, #0]
 800dc90:	6823      	ldr	r3, [r4, #0]
 800dc92:	069b      	lsls	r3, r3, #26
 800dc94:	d502      	bpl.n	800dc9c <_printf_common+0x30>
 800dc96:	6833      	ldr	r3, [r6, #0]
 800dc98:	3302      	adds	r3, #2
 800dc9a:	6033      	str	r3, [r6, #0]
 800dc9c:	6822      	ldr	r2, [r4, #0]
 800dc9e:	2306      	movs	r3, #6
 800dca0:	0015      	movs	r5, r2
 800dca2:	401d      	ands	r5, r3
 800dca4:	421a      	tst	r2, r3
 800dca6:	d027      	beq.n	800dcf8 <_printf_common+0x8c>
 800dca8:	0023      	movs	r3, r4
 800dcaa:	3343      	adds	r3, #67	; 0x43
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	1e5a      	subs	r2, r3, #1
 800dcb0:	4193      	sbcs	r3, r2
 800dcb2:	6822      	ldr	r2, [r4, #0]
 800dcb4:	0692      	lsls	r2, r2, #26
 800dcb6:	d430      	bmi.n	800dd1a <_printf_common+0xae>
 800dcb8:	0022      	movs	r2, r4
 800dcba:	9901      	ldr	r1, [sp, #4]
 800dcbc:	9800      	ldr	r0, [sp, #0]
 800dcbe:	9d08      	ldr	r5, [sp, #32]
 800dcc0:	3243      	adds	r2, #67	; 0x43
 800dcc2:	47a8      	blx	r5
 800dcc4:	3001      	adds	r0, #1
 800dcc6:	d025      	beq.n	800dd14 <_printf_common+0xa8>
 800dcc8:	2206      	movs	r2, #6
 800dcca:	6823      	ldr	r3, [r4, #0]
 800dccc:	2500      	movs	r5, #0
 800dcce:	4013      	ands	r3, r2
 800dcd0:	2b04      	cmp	r3, #4
 800dcd2:	d105      	bne.n	800dce0 <_printf_common+0x74>
 800dcd4:	6833      	ldr	r3, [r6, #0]
 800dcd6:	68e5      	ldr	r5, [r4, #12]
 800dcd8:	1aed      	subs	r5, r5, r3
 800dcda:	43eb      	mvns	r3, r5
 800dcdc:	17db      	asrs	r3, r3, #31
 800dcde:	401d      	ands	r5, r3
 800dce0:	68a3      	ldr	r3, [r4, #8]
 800dce2:	6922      	ldr	r2, [r4, #16]
 800dce4:	4293      	cmp	r3, r2
 800dce6:	dd01      	ble.n	800dcec <_printf_common+0x80>
 800dce8:	1a9b      	subs	r3, r3, r2
 800dcea:	18ed      	adds	r5, r5, r3
 800dcec:	2600      	movs	r6, #0
 800dcee:	42b5      	cmp	r5, r6
 800dcf0:	d120      	bne.n	800dd34 <_printf_common+0xc8>
 800dcf2:	2000      	movs	r0, #0
 800dcf4:	e010      	b.n	800dd18 <_printf_common+0xac>
 800dcf6:	3501      	adds	r5, #1
 800dcf8:	68e3      	ldr	r3, [r4, #12]
 800dcfa:	6832      	ldr	r2, [r6, #0]
 800dcfc:	1a9b      	subs	r3, r3, r2
 800dcfe:	42ab      	cmp	r3, r5
 800dd00:	ddd2      	ble.n	800dca8 <_printf_common+0x3c>
 800dd02:	0022      	movs	r2, r4
 800dd04:	2301      	movs	r3, #1
 800dd06:	9901      	ldr	r1, [sp, #4]
 800dd08:	9800      	ldr	r0, [sp, #0]
 800dd0a:	9f08      	ldr	r7, [sp, #32]
 800dd0c:	3219      	adds	r2, #25
 800dd0e:	47b8      	blx	r7
 800dd10:	3001      	adds	r0, #1
 800dd12:	d1f0      	bne.n	800dcf6 <_printf_common+0x8a>
 800dd14:	2001      	movs	r0, #1
 800dd16:	4240      	negs	r0, r0
 800dd18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dd1a:	2030      	movs	r0, #48	; 0x30
 800dd1c:	18e1      	adds	r1, r4, r3
 800dd1e:	3143      	adds	r1, #67	; 0x43
 800dd20:	7008      	strb	r0, [r1, #0]
 800dd22:	0021      	movs	r1, r4
 800dd24:	1c5a      	adds	r2, r3, #1
 800dd26:	3145      	adds	r1, #69	; 0x45
 800dd28:	7809      	ldrb	r1, [r1, #0]
 800dd2a:	18a2      	adds	r2, r4, r2
 800dd2c:	3243      	adds	r2, #67	; 0x43
 800dd2e:	3302      	adds	r3, #2
 800dd30:	7011      	strb	r1, [r2, #0]
 800dd32:	e7c1      	b.n	800dcb8 <_printf_common+0x4c>
 800dd34:	0022      	movs	r2, r4
 800dd36:	2301      	movs	r3, #1
 800dd38:	9901      	ldr	r1, [sp, #4]
 800dd3a:	9800      	ldr	r0, [sp, #0]
 800dd3c:	9f08      	ldr	r7, [sp, #32]
 800dd3e:	321a      	adds	r2, #26
 800dd40:	47b8      	blx	r7
 800dd42:	3001      	adds	r0, #1
 800dd44:	d0e6      	beq.n	800dd14 <_printf_common+0xa8>
 800dd46:	3601      	adds	r6, #1
 800dd48:	e7d1      	b.n	800dcee <_printf_common+0x82>
	...

0800dd4c <_printf_i>:
 800dd4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd4e:	b08b      	sub	sp, #44	; 0x2c
 800dd50:	9206      	str	r2, [sp, #24]
 800dd52:	000a      	movs	r2, r1
 800dd54:	3243      	adds	r2, #67	; 0x43
 800dd56:	9307      	str	r3, [sp, #28]
 800dd58:	9005      	str	r0, [sp, #20]
 800dd5a:	9204      	str	r2, [sp, #16]
 800dd5c:	7e0a      	ldrb	r2, [r1, #24]
 800dd5e:	000c      	movs	r4, r1
 800dd60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd62:	2a78      	cmp	r2, #120	; 0x78
 800dd64:	d809      	bhi.n	800dd7a <_printf_i+0x2e>
 800dd66:	2a62      	cmp	r2, #98	; 0x62
 800dd68:	d80b      	bhi.n	800dd82 <_printf_i+0x36>
 800dd6a:	2a00      	cmp	r2, #0
 800dd6c:	d100      	bne.n	800dd70 <_printf_i+0x24>
 800dd6e:	e0be      	b.n	800deee <_printf_i+0x1a2>
 800dd70:	497c      	ldr	r1, [pc, #496]	; (800df64 <_printf_i+0x218>)
 800dd72:	9103      	str	r1, [sp, #12]
 800dd74:	2a58      	cmp	r2, #88	; 0x58
 800dd76:	d100      	bne.n	800dd7a <_printf_i+0x2e>
 800dd78:	e093      	b.n	800dea2 <_printf_i+0x156>
 800dd7a:	0026      	movs	r6, r4
 800dd7c:	3642      	adds	r6, #66	; 0x42
 800dd7e:	7032      	strb	r2, [r6, #0]
 800dd80:	e022      	b.n	800ddc8 <_printf_i+0x7c>
 800dd82:	0010      	movs	r0, r2
 800dd84:	3863      	subs	r0, #99	; 0x63
 800dd86:	2815      	cmp	r0, #21
 800dd88:	d8f7      	bhi.n	800dd7a <_printf_i+0x2e>
 800dd8a:	f7f2 f9cf 	bl	800012c <__gnu_thumb1_case_shi>
 800dd8e:	0016      	.short	0x0016
 800dd90:	fff6001f 	.word	0xfff6001f
 800dd94:	fff6fff6 	.word	0xfff6fff6
 800dd98:	001ffff6 	.word	0x001ffff6
 800dd9c:	fff6fff6 	.word	0xfff6fff6
 800dda0:	fff6fff6 	.word	0xfff6fff6
 800dda4:	003600a3 	.word	0x003600a3
 800dda8:	fff60083 	.word	0xfff60083
 800ddac:	00b4fff6 	.word	0x00b4fff6
 800ddb0:	0036fff6 	.word	0x0036fff6
 800ddb4:	fff6fff6 	.word	0xfff6fff6
 800ddb8:	0087      	.short	0x0087
 800ddba:	0026      	movs	r6, r4
 800ddbc:	681a      	ldr	r2, [r3, #0]
 800ddbe:	3642      	adds	r6, #66	; 0x42
 800ddc0:	1d11      	adds	r1, r2, #4
 800ddc2:	6019      	str	r1, [r3, #0]
 800ddc4:	6813      	ldr	r3, [r2, #0]
 800ddc6:	7033      	strb	r3, [r6, #0]
 800ddc8:	2301      	movs	r3, #1
 800ddca:	e0a2      	b.n	800df12 <_printf_i+0x1c6>
 800ddcc:	6818      	ldr	r0, [r3, #0]
 800ddce:	6809      	ldr	r1, [r1, #0]
 800ddd0:	1d02      	adds	r2, r0, #4
 800ddd2:	060d      	lsls	r5, r1, #24
 800ddd4:	d50b      	bpl.n	800ddee <_printf_i+0xa2>
 800ddd6:	6805      	ldr	r5, [r0, #0]
 800ddd8:	601a      	str	r2, [r3, #0]
 800ddda:	2d00      	cmp	r5, #0
 800dddc:	da03      	bge.n	800dde6 <_printf_i+0x9a>
 800ddde:	232d      	movs	r3, #45	; 0x2d
 800dde0:	9a04      	ldr	r2, [sp, #16]
 800dde2:	426d      	negs	r5, r5
 800dde4:	7013      	strb	r3, [r2, #0]
 800dde6:	4b5f      	ldr	r3, [pc, #380]	; (800df64 <_printf_i+0x218>)
 800dde8:	270a      	movs	r7, #10
 800ddea:	9303      	str	r3, [sp, #12]
 800ddec:	e01b      	b.n	800de26 <_printf_i+0xda>
 800ddee:	6805      	ldr	r5, [r0, #0]
 800ddf0:	601a      	str	r2, [r3, #0]
 800ddf2:	0649      	lsls	r1, r1, #25
 800ddf4:	d5f1      	bpl.n	800ddda <_printf_i+0x8e>
 800ddf6:	b22d      	sxth	r5, r5
 800ddf8:	e7ef      	b.n	800ddda <_printf_i+0x8e>
 800ddfa:	680d      	ldr	r5, [r1, #0]
 800ddfc:	6819      	ldr	r1, [r3, #0]
 800ddfe:	1d08      	adds	r0, r1, #4
 800de00:	6018      	str	r0, [r3, #0]
 800de02:	062e      	lsls	r6, r5, #24
 800de04:	d501      	bpl.n	800de0a <_printf_i+0xbe>
 800de06:	680d      	ldr	r5, [r1, #0]
 800de08:	e003      	b.n	800de12 <_printf_i+0xc6>
 800de0a:	066d      	lsls	r5, r5, #25
 800de0c:	d5fb      	bpl.n	800de06 <_printf_i+0xba>
 800de0e:	680d      	ldr	r5, [r1, #0]
 800de10:	b2ad      	uxth	r5, r5
 800de12:	4b54      	ldr	r3, [pc, #336]	; (800df64 <_printf_i+0x218>)
 800de14:	2708      	movs	r7, #8
 800de16:	9303      	str	r3, [sp, #12]
 800de18:	2a6f      	cmp	r2, #111	; 0x6f
 800de1a:	d000      	beq.n	800de1e <_printf_i+0xd2>
 800de1c:	3702      	adds	r7, #2
 800de1e:	0023      	movs	r3, r4
 800de20:	2200      	movs	r2, #0
 800de22:	3343      	adds	r3, #67	; 0x43
 800de24:	701a      	strb	r2, [r3, #0]
 800de26:	6863      	ldr	r3, [r4, #4]
 800de28:	60a3      	str	r3, [r4, #8]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	db03      	blt.n	800de36 <_printf_i+0xea>
 800de2e:	2104      	movs	r1, #4
 800de30:	6822      	ldr	r2, [r4, #0]
 800de32:	438a      	bics	r2, r1
 800de34:	6022      	str	r2, [r4, #0]
 800de36:	2d00      	cmp	r5, #0
 800de38:	d102      	bne.n	800de40 <_printf_i+0xf4>
 800de3a:	9e04      	ldr	r6, [sp, #16]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00c      	beq.n	800de5a <_printf_i+0x10e>
 800de40:	9e04      	ldr	r6, [sp, #16]
 800de42:	0028      	movs	r0, r5
 800de44:	0039      	movs	r1, r7
 800de46:	f7f2 fa01 	bl	800024c <__aeabi_uidivmod>
 800de4a:	9b03      	ldr	r3, [sp, #12]
 800de4c:	3e01      	subs	r6, #1
 800de4e:	5c5b      	ldrb	r3, [r3, r1]
 800de50:	7033      	strb	r3, [r6, #0]
 800de52:	002b      	movs	r3, r5
 800de54:	0005      	movs	r5, r0
 800de56:	429f      	cmp	r7, r3
 800de58:	d9f3      	bls.n	800de42 <_printf_i+0xf6>
 800de5a:	2f08      	cmp	r7, #8
 800de5c:	d109      	bne.n	800de72 <_printf_i+0x126>
 800de5e:	6823      	ldr	r3, [r4, #0]
 800de60:	07db      	lsls	r3, r3, #31
 800de62:	d506      	bpl.n	800de72 <_printf_i+0x126>
 800de64:	6862      	ldr	r2, [r4, #4]
 800de66:	6923      	ldr	r3, [r4, #16]
 800de68:	429a      	cmp	r2, r3
 800de6a:	dc02      	bgt.n	800de72 <_printf_i+0x126>
 800de6c:	2330      	movs	r3, #48	; 0x30
 800de6e:	3e01      	subs	r6, #1
 800de70:	7033      	strb	r3, [r6, #0]
 800de72:	9b04      	ldr	r3, [sp, #16]
 800de74:	1b9b      	subs	r3, r3, r6
 800de76:	6123      	str	r3, [r4, #16]
 800de78:	9b07      	ldr	r3, [sp, #28]
 800de7a:	0021      	movs	r1, r4
 800de7c:	9300      	str	r3, [sp, #0]
 800de7e:	9805      	ldr	r0, [sp, #20]
 800de80:	9b06      	ldr	r3, [sp, #24]
 800de82:	aa09      	add	r2, sp, #36	; 0x24
 800de84:	f7ff fef2 	bl	800dc6c <_printf_common>
 800de88:	3001      	adds	r0, #1
 800de8a:	d147      	bne.n	800df1c <_printf_i+0x1d0>
 800de8c:	2001      	movs	r0, #1
 800de8e:	4240      	negs	r0, r0
 800de90:	b00b      	add	sp, #44	; 0x2c
 800de92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de94:	2220      	movs	r2, #32
 800de96:	6809      	ldr	r1, [r1, #0]
 800de98:	430a      	orrs	r2, r1
 800de9a:	6022      	str	r2, [r4, #0]
 800de9c:	2278      	movs	r2, #120	; 0x78
 800de9e:	4932      	ldr	r1, [pc, #200]	; (800df68 <_printf_i+0x21c>)
 800dea0:	9103      	str	r1, [sp, #12]
 800dea2:	0021      	movs	r1, r4
 800dea4:	3145      	adds	r1, #69	; 0x45
 800dea6:	700a      	strb	r2, [r1, #0]
 800dea8:	6819      	ldr	r1, [r3, #0]
 800deaa:	6822      	ldr	r2, [r4, #0]
 800deac:	c920      	ldmia	r1!, {r5}
 800deae:	0610      	lsls	r0, r2, #24
 800deb0:	d402      	bmi.n	800deb8 <_printf_i+0x16c>
 800deb2:	0650      	lsls	r0, r2, #25
 800deb4:	d500      	bpl.n	800deb8 <_printf_i+0x16c>
 800deb6:	b2ad      	uxth	r5, r5
 800deb8:	6019      	str	r1, [r3, #0]
 800deba:	07d3      	lsls	r3, r2, #31
 800debc:	d502      	bpl.n	800dec4 <_printf_i+0x178>
 800debe:	2320      	movs	r3, #32
 800dec0:	4313      	orrs	r3, r2
 800dec2:	6023      	str	r3, [r4, #0]
 800dec4:	2710      	movs	r7, #16
 800dec6:	2d00      	cmp	r5, #0
 800dec8:	d1a9      	bne.n	800de1e <_printf_i+0xd2>
 800deca:	2220      	movs	r2, #32
 800decc:	6823      	ldr	r3, [r4, #0]
 800dece:	4393      	bics	r3, r2
 800ded0:	6023      	str	r3, [r4, #0]
 800ded2:	e7a4      	b.n	800de1e <_printf_i+0xd2>
 800ded4:	681a      	ldr	r2, [r3, #0]
 800ded6:	680d      	ldr	r5, [r1, #0]
 800ded8:	1d10      	adds	r0, r2, #4
 800deda:	6949      	ldr	r1, [r1, #20]
 800dedc:	6018      	str	r0, [r3, #0]
 800dede:	6813      	ldr	r3, [r2, #0]
 800dee0:	062e      	lsls	r6, r5, #24
 800dee2:	d501      	bpl.n	800dee8 <_printf_i+0x19c>
 800dee4:	6019      	str	r1, [r3, #0]
 800dee6:	e002      	b.n	800deee <_printf_i+0x1a2>
 800dee8:	066d      	lsls	r5, r5, #25
 800deea:	d5fb      	bpl.n	800dee4 <_printf_i+0x198>
 800deec:	8019      	strh	r1, [r3, #0]
 800deee:	2300      	movs	r3, #0
 800def0:	9e04      	ldr	r6, [sp, #16]
 800def2:	6123      	str	r3, [r4, #16]
 800def4:	e7c0      	b.n	800de78 <_printf_i+0x12c>
 800def6:	681a      	ldr	r2, [r3, #0]
 800def8:	1d11      	adds	r1, r2, #4
 800defa:	6019      	str	r1, [r3, #0]
 800defc:	6816      	ldr	r6, [r2, #0]
 800defe:	2100      	movs	r1, #0
 800df00:	0030      	movs	r0, r6
 800df02:	6862      	ldr	r2, [r4, #4]
 800df04:	f000 fd65 	bl	800e9d2 <memchr>
 800df08:	2800      	cmp	r0, #0
 800df0a:	d001      	beq.n	800df10 <_printf_i+0x1c4>
 800df0c:	1b80      	subs	r0, r0, r6
 800df0e:	6060      	str	r0, [r4, #4]
 800df10:	6863      	ldr	r3, [r4, #4]
 800df12:	6123      	str	r3, [r4, #16]
 800df14:	2300      	movs	r3, #0
 800df16:	9a04      	ldr	r2, [sp, #16]
 800df18:	7013      	strb	r3, [r2, #0]
 800df1a:	e7ad      	b.n	800de78 <_printf_i+0x12c>
 800df1c:	0032      	movs	r2, r6
 800df1e:	6923      	ldr	r3, [r4, #16]
 800df20:	9906      	ldr	r1, [sp, #24]
 800df22:	9805      	ldr	r0, [sp, #20]
 800df24:	9d07      	ldr	r5, [sp, #28]
 800df26:	47a8      	blx	r5
 800df28:	3001      	adds	r0, #1
 800df2a:	d0af      	beq.n	800de8c <_printf_i+0x140>
 800df2c:	6823      	ldr	r3, [r4, #0]
 800df2e:	079b      	lsls	r3, r3, #30
 800df30:	d415      	bmi.n	800df5e <_printf_i+0x212>
 800df32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df34:	68e0      	ldr	r0, [r4, #12]
 800df36:	4298      	cmp	r0, r3
 800df38:	daaa      	bge.n	800de90 <_printf_i+0x144>
 800df3a:	0018      	movs	r0, r3
 800df3c:	e7a8      	b.n	800de90 <_printf_i+0x144>
 800df3e:	0022      	movs	r2, r4
 800df40:	2301      	movs	r3, #1
 800df42:	9906      	ldr	r1, [sp, #24]
 800df44:	9805      	ldr	r0, [sp, #20]
 800df46:	9e07      	ldr	r6, [sp, #28]
 800df48:	3219      	adds	r2, #25
 800df4a:	47b0      	blx	r6
 800df4c:	3001      	adds	r0, #1
 800df4e:	d09d      	beq.n	800de8c <_printf_i+0x140>
 800df50:	3501      	adds	r5, #1
 800df52:	68e3      	ldr	r3, [r4, #12]
 800df54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df56:	1a9b      	subs	r3, r3, r2
 800df58:	42ab      	cmp	r3, r5
 800df5a:	dcf0      	bgt.n	800df3e <_printf_i+0x1f2>
 800df5c:	e7e9      	b.n	800df32 <_printf_i+0x1e6>
 800df5e:	2500      	movs	r5, #0
 800df60:	e7f7      	b.n	800df52 <_printf_i+0x206>
 800df62:	46c0      	nop			; (mov r8, r8)
 800df64:	080136eb 	.word	0x080136eb
 800df68:	080136fc 	.word	0x080136fc

0800df6c <_scanf_float>:
 800df6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df6e:	b08b      	sub	sp, #44	; 0x2c
 800df70:	0016      	movs	r6, r2
 800df72:	9002      	str	r0, [sp, #8]
 800df74:	22ae      	movs	r2, #174	; 0xae
 800df76:	2000      	movs	r0, #0
 800df78:	9307      	str	r3, [sp, #28]
 800df7a:	688b      	ldr	r3, [r1, #8]
 800df7c:	000f      	movs	r7, r1
 800df7e:	1e59      	subs	r1, r3, #1
 800df80:	0052      	lsls	r2, r2, #1
 800df82:	9006      	str	r0, [sp, #24]
 800df84:	4291      	cmp	r1, r2
 800df86:	d905      	bls.n	800df94 <_scanf_float+0x28>
 800df88:	3b5e      	subs	r3, #94	; 0x5e
 800df8a:	3bff      	subs	r3, #255	; 0xff
 800df8c:	9306      	str	r3, [sp, #24]
 800df8e:	235e      	movs	r3, #94	; 0x5e
 800df90:	33ff      	adds	r3, #255	; 0xff
 800df92:	60bb      	str	r3, [r7, #8]
 800df94:	23f0      	movs	r3, #240	; 0xf0
 800df96:	683a      	ldr	r2, [r7, #0]
 800df98:	00db      	lsls	r3, r3, #3
 800df9a:	4313      	orrs	r3, r2
 800df9c:	603b      	str	r3, [r7, #0]
 800df9e:	003b      	movs	r3, r7
 800dfa0:	2400      	movs	r4, #0
 800dfa2:	331c      	adds	r3, #28
 800dfa4:	001d      	movs	r5, r3
 800dfa6:	9304      	str	r3, [sp, #16]
 800dfa8:	9403      	str	r4, [sp, #12]
 800dfaa:	9409      	str	r4, [sp, #36]	; 0x24
 800dfac:	9408      	str	r4, [sp, #32]
 800dfae:	9401      	str	r4, [sp, #4]
 800dfb0:	9405      	str	r4, [sp, #20]
 800dfb2:	68ba      	ldr	r2, [r7, #8]
 800dfb4:	2a00      	cmp	r2, #0
 800dfb6:	d00a      	beq.n	800dfce <_scanf_float+0x62>
 800dfb8:	6833      	ldr	r3, [r6, #0]
 800dfba:	781b      	ldrb	r3, [r3, #0]
 800dfbc:	2b4e      	cmp	r3, #78	; 0x4e
 800dfbe:	d844      	bhi.n	800e04a <_scanf_float+0xde>
 800dfc0:	0018      	movs	r0, r3
 800dfc2:	2b40      	cmp	r3, #64	; 0x40
 800dfc4:	d82c      	bhi.n	800e020 <_scanf_float+0xb4>
 800dfc6:	382b      	subs	r0, #43	; 0x2b
 800dfc8:	b2c1      	uxtb	r1, r0
 800dfca:	290e      	cmp	r1, #14
 800dfcc:	d92a      	bls.n	800e024 <_scanf_float+0xb8>
 800dfce:	9b01      	ldr	r3, [sp, #4]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d003      	beq.n	800dfdc <_scanf_float+0x70>
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	4aa3      	ldr	r2, [pc, #652]	; (800e264 <_scanf_float+0x2f8>)
 800dfd8:	4013      	ands	r3, r2
 800dfda:	603b      	str	r3, [r7, #0]
 800dfdc:	9b03      	ldr	r3, [sp, #12]
 800dfde:	3b01      	subs	r3, #1
 800dfe0:	2b01      	cmp	r3, #1
 800dfe2:	d900      	bls.n	800dfe6 <_scanf_float+0x7a>
 800dfe4:	e0f9      	b.n	800e1da <_scanf_float+0x26e>
 800dfe6:	24be      	movs	r4, #190	; 0xbe
 800dfe8:	0064      	lsls	r4, r4, #1
 800dfea:	9b04      	ldr	r3, [sp, #16]
 800dfec:	429d      	cmp	r5, r3
 800dfee:	d900      	bls.n	800dff2 <_scanf_float+0x86>
 800dff0:	e0e9      	b.n	800e1c6 <_scanf_float+0x25a>
 800dff2:	2301      	movs	r3, #1
 800dff4:	9303      	str	r3, [sp, #12]
 800dff6:	e183      	b.n	800e300 <_scanf_float+0x394>
 800dff8:	0018      	movs	r0, r3
 800dffa:	3861      	subs	r0, #97	; 0x61
 800dffc:	280d      	cmp	r0, #13
 800dffe:	d8e6      	bhi.n	800dfce <_scanf_float+0x62>
 800e000:	f7f2 f894 	bl	800012c <__gnu_thumb1_case_shi>
 800e004:	ffe50083 	.word	0xffe50083
 800e008:	ffe5ffe5 	.word	0xffe5ffe5
 800e00c:	00a200b6 	.word	0x00a200b6
 800e010:	ffe5ffe5 	.word	0xffe5ffe5
 800e014:	ffe50089 	.word	0xffe50089
 800e018:	ffe5ffe5 	.word	0xffe5ffe5
 800e01c:	0065ffe5 	.word	0x0065ffe5
 800e020:	3841      	subs	r0, #65	; 0x41
 800e022:	e7eb      	b.n	800dffc <_scanf_float+0x90>
 800e024:	280e      	cmp	r0, #14
 800e026:	d8d2      	bhi.n	800dfce <_scanf_float+0x62>
 800e028:	f7f2 f880 	bl	800012c <__gnu_thumb1_case_shi>
 800e02c:	ffd1004b 	.word	0xffd1004b
 800e030:	0098004b 	.word	0x0098004b
 800e034:	0020ffd1 	.word	0x0020ffd1
 800e038:	00400040 	.word	0x00400040
 800e03c:	00400040 	.word	0x00400040
 800e040:	00400040 	.word	0x00400040
 800e044:	00400040 	.word	0x00400040
 800e048:	0040      	.short	0x0040
 800e04a:	2b6e      	cmp	r3, #110	; 0x6e
 800e04c:	d809      	bhi.n	800e062 <_scanf_float+0xf6>
 800e04e:	2b60      	cmp	r3, #96	; 0x60
 800e050:	d8d2      	bhi.n	800dff8 <_scanf_float+0x8c>
 800e052:	2b54      	cmp	r3, #84	; 0x54
 800e054:	d07d      	beq.n	800e152 <_scanf_float+0x1e6>
 800e056:	2b59      	cmp	r3, #89	; 0x59
 800e058:	d1b9      	bne.n	800dfce <_scanf_float+0x62>
 800e05a:	2c07      	cmp	r4, #7
 800e05c:	d1b7      	bne.n	800dfce <_scanf_float+0x62>
 800e05e:	2408      	movs	r4, #8
 800e060:	e02c      	b.n	800e0bc <_scanf_float+0x150>
 800e062:	2b74      	cmp	r3, #116	; 0x74
 800e064:	d075      	beq.n	800e152 <_scanf_float+0x1e6>
 800e066:	2b79      	cmp	r3, #121	; 0x79
 800e068:	d0f7      	beq.n	800e05a <_scanf_float+0xee>
 800e06a:	e7b0      	b.n	800dfce <_scanf_float+0x62>
 800e06c:	6839      	ldr	r1, [r7, #0]
 800e06e:	05c8      	lsls	r0, r1, #23
 800e070:	d51c      	bpl.n	800e0ac <_scanf_float+0x140>
 800e072:	2380      	movs	r3, #128	; 0x80
 800e074:	4399      	bics	r1, r3
 800e076:	9b01      	ldr	r3, [sp, #4]
 800e078:	6039      	str	r1, [r7, #0]
 800e07a:	3301      	adds	r3, #1
 800e07c:	9301      	str	r3, [sp, #4]
 800e07e:	9b06      	ldr	r3, [sp, #24]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d003      	beq.n	800e08c <_scanf_float+0x120>
 800e084:	3b01      	subs	r3, #1
 800e086:	3201      	adds	r2, #1
 800e088:	9306      	str	r3, [sp, #24]
 800e08a:	60ba      	str	r2, [r7, #8]
 800e08c:	68bb      	ldr	r3, [r7, #8]
 800e08e:	3b01      	subs	r3, #1
 800e090:	60bb      	str	r3, [r7, #8]
 800e092:	693b      	ldr	r3, [r7, #16]
 800e094:	3301      	adds	r3, #1
 800e096:	613b      	str	r3, [r7, #16]
 800e098:	6873      	ldr	r3, [r6, #4]
 800e09a:	3b01      	subs	r3, #1
 800e09c:	6073      	str	r3, [r6, #4]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	dc00      	bgt.n	800e0a4 <_scanf_float+0x138>
 800e0a2:	e086      	b.n	800e1b2 <_scanf_float+0x246>
 800e0a4:	6833      	ldr	r3, [r6, #0]
 800e0a6:	3301      	adds	r3, #1
 800e0a8:	6033      	str	r3, [r6, #0]
 800e0aa:	e782      	b.n	800dfb2 <_scanf_float+0x46>
 800e0ac:	9a03      	ldr	r2, [sp, #12]
 800e0ae:	1912      	adds	r2, r2, r4
 800e0b0:	2a00      	cmp	r2, #0
 800e0b2:	d18c      	bne.n	800dfce <_scanf_float+0x62>
 800e0b4:	683a      	ldr	r2, [r7, #0]
 800e0b6:	496c      	ldr	r1, [pc, #432]	; (800e268 <_scanf_float+0x2fc>)
 800e0b8:	400a      	ands	r2, r1
 800e0ba:	603a      	str	r2, [r7, #0]
 800e0bc:	702b      	strb	r3, [r5, #0]
 800e0be:	3501      	adds	r5, #1
 800e0c0:	e7e4      	b.n	800e08c <_scanf_float+0x120>
 800e0c2:	2180      	movs	r1, #128	; 0x80
 800e0c4:	683a      	ldr	r2, [r7, #0]
 800e0c6:	420a      	tst	r2, r1
 800e0c8:	d081      	beq.n	800dfce <_scanf_float+0x62>
 800e0ca:	438a      	bics	r2, r1
 800e0cc:	e7f5      	b.n	800e0ba <_scanf_float+0x14e>
 800e0ce:	9a03      	ldr	r2, [sp, #12]
 800e0d0:	2a00      	cmp	r2, #0
 800e0d2:	d10f      	bne.n	800e0f4 <_scanf_float+0x188>
 800e0d4:	9a01      	ldr	r2, [sp, #4]
 800e0d6:	2a00      	cmp	r2, #0
 800e0d8:	d10f      	bne.n	800e0fa <_scanf_float+0x18e>
 800e0da:	683a      	ldr	r2, [r7, #0]
 800e0dc:	21e0      	movs	r1, #224	; 0xe0
 800e0de:	0010      	movs	r0, r2
 800e0e0:	00c9      	lsls	r1, r1, #3
 800e0e2:	4008      	ands	r0, r1
 800e0e4:	4288      	cmp	r0, r1
 800e0e6:	d108      	bne.n	800e0fa <_scanf_float+0x18e>
 800e0e8:	4960      	ldr	r1, [pc, #384]	; (800e26c <_scanf_float+0x300>)
 800e0ea:	400a      	ands	r2, r1
 800e0ec:	603a      	str	r2, [r7, #0]
 800e0ee:	2201      	movs	r2, #1
 800e0f0:	9203      	str	r2, [sp, #12]
 800e0f2:	e7e3      	b.n	800e0bc <_scanf_float+0x150>
 800e0f4:	9a03      	ldr	r2, [sp, #12]
 800e0f6:	2a02      	cmp	r2, #2
 800e0f8:	d059      	beq.n	800e1ae <_scanf_float+0x242>
 800e0fa:	2c01      	cmp	r4, #1
 800e0fc:	d002      	beq.n	800e104 <_scanf_float+0x198>
 800e0fe:	2c04      	cmp	r4, #4
 800e100:	d000      	beq.n	800e104 <_scanf_float+0x198>
 800e102:	e764      	b.n	800dfce <_scanf_float+0x62>
 800e104:	3401      	adds	r4, #1
 800e106:	b2e4      	uxtb	r4, r4
 800e108:	e7d8      	b.n	800e0bc <_scanf_float+0x150>
 800e10a:	9a03      	ldr	r2, [sp, #12]
 800e10c:	2a01      	cmp	r2, #1
 800e10e:	d000      	beq.n	800e112 <_scanf_float+0x1a6>
 800e110:	e75d      	b.n	800dfce <_scanf_float+0x62>
 800e112:	2202      	movs	r2, #2
 800e114:	e7ec      	b.n	800e0f0 <_scanf_float+0x184>
 800e116:	2c00      	cmp	r4, #0
 800e118:	d110      	bne.n	800e13c <_scanf_float+0x1d0>
 800e11a:	9a01      	ldr	r2, [sp, #4]
 800e11c:	2a00      	cmp	r2, #0
 800e11e:	d000      	beq.n	800e122 <_scanf_float+0x1b6>
 800e120:	e758      	b.n	800dfd4 <_scanf_float+0x68>
 800e122:	683a      	ldr	r2, [r7, #0]
 800e124:	21e0      	movs	r1, #224	; 0xe0
 800e126:	0010      	movs	r0, r2
 800e128:	00c9      	lsls	r1, r1, #3
 800e12a:	4008      	ands	r0, r1
 800e12c:	4288      	cmp	r0, r1
 800e12e:	d000      	beq.n	800e132 <_scanf_float+0x1c6>
 800e130:	e754      	b.n	800dfdc <_scanf_float+0x70>
 800e132:	494e      	ldr	r1, [pc, #312]	; (800e26c <_scanf_float+0x300>)
 800e134:	3401      	adds	r4, #1
 800e136:	400a      	ands	r2, r1
 800e138:	603a      	str	r2, [r7, #0]
 800e13a:	e7bf      	b.n	800e0bc <_scanf_float+0x150>
 800e13c:	21fd      	movs	r1, #253	; 0xfd
 800e13e:	1ee2      	subs	r2, r4, #3
 800e140:	420a      	tst	r2, r1
 800e142:	d000      	beq.n	800e146 <_scanf_float+0x1da>
 800e144:	e743      	b.n	800dfce <_scanf_float+0x62>
 800e146:	e7dd      	b.n	800e104 <_scanf_float+0x198>
 800e148:	2c02      	cmp	r4, #2
 800e14a:	d000      	beq.n	800e14e <_scanf_float+0x1e2>
 800e14c:	e73f      	b.n	800dfce <_scanf_float+0x62>
 800e14e:	2403      	movs	r4, #3
 800e150:	e7b4      	b.n	800e0bc <_scanf_float+0x150>
 800e152:	2c06      	cmp	r4, #6
 800e154:	d000      	beq.n	800e158 <_scanf_float+0x1ec>
 800e156:	e73a      	b.n	800dfce <_scanf_float+0x62>
 800e158:	2407      	movs	r4, #7
 800e15a:	e7af      	b.n	800e0bc <_scanf_float+0x150>
 800e15c:	683a      	ldr	r2, [r7, #0]
 800e15e:	0591      	lsls	r1, r2, #22
 800e160:	d400      	bmi.n	800e164 <_scanf_float+0x1f8>
 800e162:	e734      	b.n	800dfce <_scanf_float+0x62>
 800e164:	4942      	ldr	r1, [pc, #264]	; (800e270 <_scanf_float+0x304>)
 800e166:	400a      	ands	r2, r1
 800e168:	603a      	str	r2, [r7, #0]
 800e16a:	9a01      	ldr	r2, [sp, #4]
 800e16c:	9205      	str	r2, [sp, #20]
 800e16e:	e7a5      	b.n	800e0bc <_scanf_float+0x150>
 800e170:	21a0      	movs	r1, #160	; 0xa0
 800e172:	2080      	movs	r0, #128	; 0x80
 800e174:	683a      	ldr	r2, [r7, #0]
 800e176:	00c9      	lsls	r1, r1, #3
 800e178:	4011      	ands	r1, r2
 800e17a:	00c0      	lsls	r0, r0, #3
 800e17c:	4281      	cmp	r1, r0
 800e17e:	d006      	beq.n	800e18e <_scanf_float+0x222>
 800e180:	4202      	tst	r2, r0
 800e182:	d100      	bne.n	800e186 <_scanf_float+0x21a>
 800e184:	e723      	b.n	800dfce <_scanf_float+0x62>
 800e186:	9901      	ldr	r1, [sp, #4]
 800e188:	2900      	cmp	r1, #0
 800e18a:	d100      	bne.n	800e18e <_scanf_float+0x222>
 800e18c:	e726      	b.n	800dfdc <_scanf_float+0x70>
 800e18e:	0591      	lsls	r1, r2, #22
 800e190:	d404      	bmi.n	800e19c <_scanf_float+0x230>
 800e192:	9901      	ldr	r1, [sp, #4]
 800e194:	9805      	ldr	r0, [sp, #20]
 800e196:	9509      	str	r5, [sp, #36]	; 0x24
 800e198:	1a09      	subs	r1, r1, r0
 800e19a:	9108      	str	r1, [sp, #32]
 800e19c:	4933      	ldr	r1, [pc, #204]	; (800e26c <_scanf_float+0x300>)
 800e19e:	400a      	ands	r2, r1
 800e1a0:	21c0      	movs	r1, #192	; 0xc0
 800e1a2:	0049      	lsls	r1, r1, #1
 800e1a4:	430a      	orrs	r2, r1
 800e1a6:	603a      	str	r2, [r7, #0]
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	9201      	str	r2, [sp, #4]
 800e1ac:	e786      	b.n	800e0bc <_scanf_float+0x150>
 800e1ae:	2203      	movs	r2, #3
 800e1b0:	e79e      	b.n	800e0f0 <_scanf_float+0x184>
 800e1b2:	23c0      	movs	r3, #192	; 0xc0
 800e1b4:	005b      	lsls	r3, r3, #1
 800e1b6:	0031      	movs	r1, r6
 800e1b8:	58fb      	ldr	r3, [r7, r3]
 800e1ba:	9802      	ldr	r0, [sp, #8]
 800e1bc:	4798      	blx	r3
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	d100      	bne.n	800e1c4 <_scanf_float+0x258>
 800e1c2:	e6f6      	b.n	800dfb2 <_scanf_float+0x46>
 800e1c4:	e703      	b.n	800dfce <_scanf_float+0x62>
 800e1c6:	3d01      	subs	r5, #1
 800e1c8:	593b      	ldr	r3, [r7, r4]
 800e1ca:	0032      	movs	r2, r6
 800e1cc:	7829      	ldrb	r1, [r5, #0]
 800e1ce:	9802      	ldr	r0, [sp, #8]
 800e1d0:	4798      	blx	r3
 800e1d2:	693b      	ldr	r3, [r7, #16]
 800e1d4:	3b01      	subs	r3, #1
 800e1d6:	613b      	str	r3, [r7, #16]
 800e1d8:	e707      	b.n	800dfea <_scanf_float+0x7e>
 800e1da:	1e63      	subs	r3, r4, #1
 800e1dc:	2b06      	cmp	r3, #6
 800e1de:	d80e      	bhi.n	800e1fe <_scanf_float+0x292>
 800e1e0:	9503      	str	r5, [sp, #12]
 800e1e2:	2c02      	cmp	r4, #2
 800e1e4:	d920      	bls.n	800e228 <_scanf_float+0x2bc>
 800e1e6:	1b63      	subs	r3, r4, r5
 800e1e8:	b2db      	uxtb	r3, r3
 800e1ea:	9306      	str	r3, [sp, #24]
 800e1ec:	9b03      	ldr	r3, [sp, #12]
 800e1ee:	9a06      	ldr	r2, [sp, #24]
 800e1f0:	189b      	adds	r3, r3, r2
 800e1f2:	b2db      	uxtb	r3, r3
 800e1f4:	2b03      	cmp	r3, #3
 800e1f6:	d827      	bhi.n	800e248 <_scanf_float+0x2dc>
 800e1f8:	3c03      	subs	r4, #3
 800e1fa:	b2e4      	uxtb	r4, r4
 800e1fc:	1b2d      	subs	r5, r5, r4
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	05da      	lsls	r2, r3, #23
 800e202:	d552      	bpl.n	800e2aa <_scanf_float+0x33e>
 800e204:	055b      	lsls	r3, r3, #21
 800e206:	d535      	bpl.n	800e274 <_scanf_float+0x308>
 800e208:	24be      	movs	r4, #190	; 0xbe
 800e20a:	0064      	lsls	r4, r4, #1
 800e20c:	9b04      	ldr	r3, [sp, #16]
 800e20e:	429d      	cmp	r5, r3
 800e210:	d800      	bhi.n	800e214 <_scanf_float+0x2a8>
 800e212:	e6ee      	b.n	800dff2 <_scanf_float+0x86>
 800e214:	3d01      	subs	r5, #1
 800e216:	593b      	ldr	r3, [r7, r4]
 800e218:	0032      	movs	r2, r6
 800e21a:	7829      	ldrb	r1, [r5, #0]
 800e21c:	9802      	ldr	r0, [sp, #8]
 800e21e:	4798      	blx	r3
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	3b01      	subs	r3, #1
 800e224:	613b      	str	r3, [r7, #16]
 800e226:	e7f1      	b.n	800e20c <_scanf_float+0x2a0>
 800e228:	24be      	movs	r4, #190	; 0xbe
 800e22a:	0064      	lsls	r4, r4, #1
 800e22c:	9b04      	ldr	r3, [sp, #16]
 800e22e:	429d      	cmp	r5, r3
 800e230:	d800      	bhi.n	800e234 <_scanf_float+0x2c8>
 800e232:	e6de      	b.n	800dff2 <_scanf_float+0x86>
 800e234:	3d01      	subs	r5, #1
 800e236:	593b      	ldr	r3, [r7, r4]
 800e238:	0032      	movs	r2, r6
 800e23a:	7829      	ldrb	r1, [r5, #0]
 800e23c:	9802      	ldr	r0, [sp, #8]
 800e23e:	4798      	blx	r3
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	3b01      	subs	r3, #1
 800e244:	613b      	str	r3, [r7, #16]
 800e246:	e7f1      	b.n	800e22c <_scanf_float+0x2c0>
 800e248:	9b03      	ldr	r3, [sp, #12]
 800e24a:	0032      	movs	r2, r6
 800e24c:	3b01      	subs	r3, #1
 800e24e:	7819      	ldrb	r1, [r3, #0]
 800e250:	9303      	str	r3, [sp, #12]
 800e252:	23be      	movs	r3, #190	; 0xbe
 800e254:	005b      	lsls	r3, r3, #1
 800e256:	58fb      	ldr	r3, [r7, r3]
 800e258:	9802      	ldr	r0, [sp, #8]
 800e25a:	4798      	blx	r3
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	3b01      	subs	r3, #1
 800e260:	613b      	str	r3, [r7, #16]
 800e262:	e7c3      	b.n	800e1ec <_scanf_float+0x280>
 800e264:	fffffeff 	.word	0xfffffeff
 800e268:	fffffe7f 	.word	0xfffffe7f
 800e26c:	fffff87f 	.word	0xfffff87f
 800e270:	fffffd7f 	.word	0xfffffd7f
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	1e6c      	subs	r4, r5, #1
 800e278:	7821      	ldrb	r1, [r4, #0]
 800e27a:	3b01      	subs	r3, #1
 800e27c:	613b      	str	r3, [r7, #16]
 800e27e:	2965      	cmp	r1, #101	; 0x65
 800e280:	d00c      	beq.n	800e29c <_scanf_float+0x330>
 800e282:	2945      	cmp	r1, #69	; 0x45
 800e284:	d00a      	beq.n	800e29c <_scanf_float+0x330>
 800e286:	23be      	movs	r3, #190	; 0xbe
 800e288:	005b      	lsls	r3, r3, #1
 800e28a:	58fb      	ldr	r3, [r7, r3]
 800e28c:	0032      	movs	r2, r6
 800e28e:	9802      	ldr	r0, [sp, #8]
 800e290:	4798      	blx	r3
 800e292:	693b      	ldr	r3, [r7, #16]
 800e294:	1eac      	subs	r4, r5, #2
 800e296:	3b01      	subs	r3, #1
 800e298:	7821      	ldrb	r1, [r4, #0]
 800e29a:	613b      	str	r3, [r7, #16]
 800e29c:	23be      	movs	r3, #190	; 0xbe
 800e29e:	005b      	lsls	r3, r3, #1
 800e2a0:	0032      	movs	r2, r6
 800e2a2:	58fb      	ldr	r3, [r7, r3]
 800e2a4:	9802      	ldr	r0, [sp, #8]
 800e2a6:	4798      	blx	r3
 800e2a8:	0025      	movs	r5, r4
 800e2aa:	683a      	ldr	r2, [r7, #0]
 800e2ac:	2310      	movs	r3, #16
 800e2ae:	0011      	movs	r1, r2
 800e2b0:	4019      	ands	r1, r3
 800e2b2:	9103      	str	r1, [sp, #12]
 800e2b4:	421a      	tst	r2, r3
 800e2b6:	d15b      	bne.n	800e370 <_scanf_float+0x404>
 800e2b8:	22c0      	movs	r2, #192	; 0xc0
 800e2ba:	7029      	strb	r1, [r5, #0]
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	00d2      	lsls	r2, r2, #3
 800e2c0:	4013      	ands	r3, r2
 800e2c2:	2280      	movs	r2, #128	; 0x80
 800e2c4:	00d2      	lsls	r2, r2, #3
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	d11d      	bne.n	800e306 <_scanf_float+0x39a>
 800e2ca:	9b05      	ldr	r3, [sp, #20]
 800e2cc:	9a01      	ldr	r2, [sp, #4]
 800e2ce:	9901      	ldr	r1, [sp, #4]
 800e2d0:	1a9a      	subs	r2, r3, r2
 800e2d2:	428b      	cmp	r3, r1
 800e2d4:	d124      	bne.n	800e320 <_scanf_float+0x3b4>
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	9904      	ldr	r1, [sp, #16]
 800e2da:	9802      	ldr	r0, [sp, #8]
 800e2dc:	f7ff f91c 	bl	800d518 <_strtod_r>
 800e2e0:	9b07      	ldr	r3, [sp, #28]
 800e2e2:	683a      	ldr	r2, [r7, #0]
 800e2e4:	0004      	movs	r4, r0
 800e2e6:	000d      	movs	r5, r1
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	0791      	lsls	r1, r2, #30
 800e2ec:	d525      	bpl.n	800e33a <_scanf_float+0x3ce>
 800e2ee:	9907      	ldr	r1, [sp, #28]
 800e2f0:	1d1a      	adds	r2, r3, #4
 800e2f2:	600a      	str	r2, [r1, #0]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	601c      	str	r4, [r3, #0]
 800e2f8:	605d      	str	r5, [r3, #4]
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	60fb      	str	r3, [r7, #12]
 800e300:	9803      	ldr	r0, [sp, #12]
 800e302:	b00b      	add	sp, #44	; 0x2c
 800e304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e306:	9b08      	ldr	r3, [sp, #32]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d0e4      	beq.n	800e2d6 <_scanf_float+0x36a>
 800e30c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e30e:	9a03      	ldr	r2, [sp, #12]
 800e310:	1c59      	adds	r1, r3, #1
 800e312:	9802      	ldr	r0, [sp, #8]
 800e314:	230a      	movs	r3, #10
 800e316:	f7ff f99b 	bl	800d650 <_strtol_r>
 800e31a:	9b08      	ldr	r3, [sp, #32]
 800e31c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e31e:	1ac2      	subs	r2, r0, r3
 800e320:	003b      	movs	r3, r7
 800e322:	3370      	adds	r3, #112	; 0x70
 800e324:	33ff      	adds	r3, #255	; 0xff
 800e326:	429d      	cmp	r5, r3
 800e328:	d302      	bcc.n	800e330 <_scanf_float+0x3c4>
 800e32a:	003d      	movs	r5, r7
 800e32c:	356f      	adds	r5, #111	; 0x6f
 800e32e:	35ff      	adds	r5, #255	; 0xff
 800e330:	0028      	movs	r0, r5
 800e332:	4910      	ldr	r1, [pc, #64]	; (800e374 <_scanf_float+0x408>)
 800e334:	f000 f91a 	bl	800e56c <siprintf>
 800e338:	e7cd      	b.n	800e2d6 <_scanf_float+0x36a>
 800e33a:	1d19      	adds	r1, r3, #4
 800e33c:	0752      	lsls	r2, r2, #29
 800e33e:	d502      	bpl.n	800e346 <_scanf_float+0x3da>
 800e340:	9a07      	ldr	r2, [sp, #28]
 800e342:	6011      	str	r1, [r2, #0]
 800e344:	e7d6      	b.n	800e2f4 <_scanf_float+0x388>
 800e346:	9a07      	ldr	r2, [sp, #28]
 800e348:	0020      	movs	r0, r4
 800e34a:	6011      	str	r1, [r2, #0]
 800e34c:	681e      	ldr	r6, [r3, #0]
 800e34e:	0022      	movs	r2, r4
 800e350:	002b      	movs	r3, r5
 800e352:	0029      	movs	r1, r5
 800e354:	f7f4 fe02 	bl	8002f5c <__aeabi_dcmpun>
 800e358:	2800      	cmp	r0, #0
 800e35a:	d004      	beq.n	800e366 <_scanf_float+0x3fa>
 800e35c:	4806      	ldr	r0, [pc, #24]	; (800e378 <_scanf_float+0x40c>)
 800e35e:	f000 fb53 	bl	800ea08 <nanf>
 800e362:	6030      	str	r0, [r6, #0]
 800e364:	e7c9      	b.n	800e2fa <_scanf_float+0x38e>
 800e366:	0020      	movs	r0, r4
 800e368:	0029      	movs	r1, r5
 800e36a:	f7f4 fee9 	bl	8003140 <__aeabi_d2f>
 800e36e:	e7f8      	b.n	800e362 <_scanf_float+0x3f6>
 800e370:	2300      	movs	r3, #0
 800e372:	e63f      	b.n	800dff4 <_scanf_float+0x88>
 800e374:	0801370d 	.word	0x0801370d
 800e378:	080137c6 	.word	0x080137c6

0800e37c <std>:
 800e37c:	2300      	movs	r3, #0
 800e37e:	b510      	push	{r4, lr}
 800e380:	0004      	movs	r4, r0
 800e382:	6003      	str	r3, [r0, #0]
 800e384:	6043      	str	r3, [r0, #4]
 800e386:	6083      	str	r3, [r0, #8]
 800e388:	8181      	strh	r1, [r0, #12]
 800e38a:	6643      	str	r3, [r0, #100]	; 0x64
 800e38c:	81c2      	strh	r2, [r0, #14]
 800e38e:	6103      	str	r3, [r0, #16]
 800e390:	6143      	str	r3, [r0, #20]
 800e392:	6183      	str	r3, [r0, #24]
 800e394:	0019      	movs	r1, r3
 800e396:	2208      	movs	r2, #8
 800e398:	305c      	adds	r0, #92	; 0x5c
 800e39a:	f000 f953 	bl	800e644 <memset>
 800e39e:	4b0b      	ldr	r3, [pc, #44]	; (800e3cc <std+0x50>)
 800e3a0:	6224      	str	r4, [r4, #32]
 800e3a2:	6263      	str	r3, [r4, #36]	; 0x24
 800e3a4:	4b0a      	ldr	r3, [pc, #40]	; (800e3d0 <std+0x54>)
 800e3a6:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3a8:	4b0a      	ldr	r3, [pc, #40]	; (800e3d4 <std+0x58>)
 800e3aa:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3ac:	4b0a      	ldr	r3, [pc, #40]	; (800e3d8 <std+0x5c>)
 800e3ae:	6323      	str	r3, [r4, #48]	; 0x30
 800e3b0:	4b0a      	ldr	r3, [pc, #40]	; (800e3dc <std+0x60>)
 800e3b2:	429c      	cmp	r4, r3
 800e3b4:	d005      	beq.n	800e3c2 <std+0x46>
 800e3b6:	4b0a      	ldr	r3, [pc, #40]	; (800e3e0 <std+0x64>)
 800e3b8:	429c      	cmp	r4, r3
 800e3ba:	d002      	beq.n	800e3c2 <std+0x46>
 800e3bc:	4b09      	ldr	r3, [pc, #36]	; (800e3e4 <std+0x68>)
 800e3be:	429c      	cmp	r4, r3
 800e3c0:	d103      	bne.n	800e3ca <std+0x4e>
 800e3c2:	0020      	movs	r0, r4
 800e3c4:	3058      	adds	r0, #88	; 0x58
 800e3c6:	f000 faf9 	bl	800e9bc <__retarget_lock_init_recursive>
 800e3ca:	bd10      	pop	{r4, pc}
 800e3cc:	0800e5ad 	.word	0x0800e5ad
 800e3d0:	0800e5d5 	.word	0x0800e5d5
 800e3d4:	0800e60d 	.word	0x0800e60d
 800e3d8:	0800e639 	.word	0x0800e639
 800e3dc:	20006510 	.word	0x20006510
 800e3e0:	20006578 	.word	0x20006578
 800e3e4:	200065e0 	.word	0x200065e0

0800e3e8 <stdio_exit_handler>:
 800e3e8:	b510      	push	{r4, lr}
 800e3ea:	4a03      	ldr	r2, [pc, #12]	; (800e3f8 <stdio_exit_handler+0x10>)
 800e3ec:	4903      	ldr	r1, [pc, #12]	; (800e3fc <stdio_exit_handler+0x14>)
 800e3ee:	4804      	ldr	r0, [pc, #16]	; (800e400 <stdio_exit_handler+0x18>)
 800e3f0:	f000 f86c 	bl	800e4cc <_fwalk_sglue>
 800e3f4:	bd10      	pop	{r4, pc}
 800e3f6:	46c0      	nop			; (mov r8, r8)
 800e3f8:	200000f4 	.word	0x200000f4
 800e3fc:	08010c61 	.word	0x08010c61
 800e400:	2000026c 	.word	0x2000026c

0800e404 <cleanup_stdio>:
 800e404:	6841      	ldr	r1, [r0, #4]
 800e406:	4b0b      	ldr	r3, [pc, #44]	; (800e434 <cleanup_stdio+0x30>)
 800e408:	b510      	push	{r4, lr}
 800e40a:	0004      	movs	r4, r0
 800e40c:	4299      	cmp	r1, r3
 800e40e:	d001      	beq.n	800e414 <cleanup_stdio+0x10>
 800e410:	f002 fc26 	bl	8010c60 <_fflush_r>
 800e414:	68a1      	ldr	r1, [r4, #8]
 800e416:	4b08      	ldr	r3, [pc, #32]	; (800e438 <cleanup_stdio+0x34>)
 800e418:	4299      	cmp	r1, r3
 800e41a:	d002      	beq.n	800e422 <cleanup_stdio+0x1e>
 800e41c:	0020      	movs	r0, r4
 800e41e:	f002 fc1f 	bl	8010c60 <_fflush_r>
 800e422:	68e1      	ldr	r1, [r4, #12]
 800e424:	4b05      	ldr	r3, [pc, #20]	; (800e43c <cleanup_stdio+0x38>)
 800e426:	4299      	cmp	r1, r3
 800e428:	d002      	beq.n	800e430 <cleanup_stdio+0x2c>
 800e42a:	0020      	movs	r0, r4
 800e42c:	f002 fc18 	bl	8010c60 <_fflush_r>
 800e430:	bd10      	pop	{r4, pc}
 800e432:	46c0      	nop			; (mov r8, r8)
 800e434:	20006510 	.word	0x20006510
 800e438:	20006578 	.word	0x20006578
 800e43c:	200065e0 	.word	0x200065e0

0800e440 <global_stdio_init.part.0>:
 800e440:	b510      	push	{r4, lr}
 800e442:	4b09      	ldr	r3, [pc, #36]	; (800e468 <global_stdio_init.part.0+0x28>)
 800e444:	4a09      	ldr	r2, [pc, #36]	; (800e46c <global_stdio_init.part.0+0x2c>)
 800e446:	2104      	movs	r1, #4
 800e448:	601a      	str	r2, [r3, #0]
 800e44a:	4809      	ldr	r0, [pc, #36]	; (800e470 <global_stdio_init.part.0+0x30>)
 800e44c:	2200      	movs	r2, #0
 800e44e:	f7ff ff95 	bl	800e37c <std>
 800e452:	2201      	movs	r2, #1
 800e454:	2109      	movs	r1, #9
 800e456:	4807      	ldr	r0, [pc, #28]	; (800e474 <global_stdio_init.part.0+0x34>)
 800e458:	f7ff ff90 	bl	800e37c <std>
 800e45c:	2202      	movs	r2, #2
 800e45e:	2112      	movs	r1, #18
 800e460:	4805      	ldr	r0, [pc, #20]	; (800e478 <global_stdio_init.part.0+0x38>)
 800e462:	f7ff ff8b 	bl	800e37c <std>
 800e466:	bd10      	pop	{r4, pc}
 800e468:	20006648 	.word	0x20006648
 800e46c:	0800e3e9 	.word	0x0800e3e9
 800e470:	20006510 	.word	0x20006510
 800e474:	20006578 	.word	0x20006578
 800e478:	200065e0 	.word	0x200065e0

0800e47c <__sfp_lock_acquire>:
 800e47c:	b510      	push	{r4, lr}
 800e47e:	4802      	ldr	r0, [pc, #8]	; (800e488 <__sfp_lock_acquire+0xc>)
 800e480:	f000 fa9d 	bl	800e9be <__retarget_lock_acquire_recursive>
 800e484:	bd10      	pop	{r4, pc}
 800e486:	46c0      	nop			; (mov r8, r8)
 800e488:	20006651 	.word	0x20006651

0800e48c <__sfp_lock_release>:
 800e48c:	b510      	push	{r4, lr}
 800e48e:	4802      	ldr	r0, [pc, #8]	; (800e498 <__sfp_lock_release+0xc>)
 800e490:	f000 fa96 	bl	800e9c0 <__retarget_lock_release_recursive>
 800e494:	bd10      	pop	{r4, pc}
 800e496:	46c0      	nop			; (mov r8, r8)
 800e498:	20006651 	.word	0x20006651

0800e49c <__sinit>:
 800e49c:	b510      	push	{r4, lr}
 800e49e:	0004      	movs	r4, r0
 800e4a0:	f7ff ffec 	bl	800e47c <__sfp_lock_acquire>
 800e4a4:	6a23      	ldr	r3, [r4, #32]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d002      	beq.n	800e4b0 <__sinit+0x14>
 800e4aa:	f7ff ffef 	bl	800e48c <__sfp_lock_release>
 800e4ae:	bd10      	pop	{r4, pc}
 800e4b0:	4b04      	ldr	r3, [pc, #16]	; (800e4c4 <__sinit+0x28>)
 800e4b2:	6223      	str	r3, [r4, #32]
 800e4b4:	4b04      	ldr	r3, [pc, #16]	; (800e4c8 <__sinit+0x2c>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d1f6      	bne.n	800e4aa <__sinit+0xe>
 800e4bc:	f7ff ffc0 	bl	800e440 <global_stdio_init.part.0>
 800e4c0:	e7f3      	b.n	800e4aa <__sinit+0xe>
 800e4c2:	46c0      	nop			; (mov r8, r8)
 800e4c4:	0800e405 	.word	0x0800e405
 800e4c8:	20006648 	.word	0x20006648

0800e4cc <_fwalk_sglue>:
 800e4cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4ce:	0014      	movs	r4, r2
 800e4d0:	2600      	movs	r6, #0
 800e4d2:	9000      	str	r0, [sp, #0]
 800e4d4:	9101      	str	r1, [sp, #4]
 800e4d6:	68a5      	ldr	r5, [r4, #8]
 800e4d8:	6867      	ldr	r7, [r4, #4]
 800e4da:	3f01      	subs	r7, #1
 800e4dc:	d504      	bpl.n	800e4e8 <_fwalk_sglue+0x1c>
 800e4de:	6824      	ldr	r4, [r4, #0]
 800e4e0:	2c00      	cmp	r4, #0
 800e4e2:	d1f8      	bne.n	800e4d6 <_fwalk_sglue+0xa>
 800e4e4:	0030      	movs	r0, r6
 800e4e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e4e8:	89ab      	ldrh	r3, [r5, #12]
 800e4ea:	2b01      	cmp	r3, #1
 800e4ec:	d908      	bls.n	800e500 <_fwalk_sglue+0x34>
 800e4ee:	220e      	movs	r2, #14
 800e4f0:	5eab      	ldrsh	r3, [r5, r2]
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	d004      	beq.n	800e500 <_fwalk_sglue+0x34>
 800e4f6:	0029      	movs	r1, r5
 800e4f8:	9800      	ldr	r0, [sp, #0]
 800e4fa:	9b01      	ldr	r3, [sp, #4]
 800e4fc:	4798      	blx	r3
 800e4fe:	4306      	orrs	r6, r0
 800e500:	3568      	adds	r5, #104	; 0x68
 800e502:	e7ea      	b.n	800e4da <_fwalk_sglue+0xe>

0800e504 <sniprintf>:
 800e504:	b40c      	push	{r2, r3}
 800e506:	b530      	push	{r4, r5, lr}
 800e508:	4b17      	ldr	r3, [pc, #92]	; (800e568 <sniprintf+0x64>)
 800e50a:	000c      	movs	r4, r1
 800e50c:	681d      	ldr	r5, [r3, #0]
 800e50e:	b09d      	sub	sp, #116	; 0x74
 800e510:	2900      	cmp	r1, #0
 800e512:	da08      	bge.n	800e526 <sniprintf+0x22>
 800e514:	238b      	movs	r3, #139	; 0x8b
 800e516:	2001      	movs	r0, #1
 800e518:	602b      	str	r3, [r5, #0]
 800e51a:	4240      	negs	r0, r0
 800e51c:	b01d      	add	sp, #116	; 0x74
 800e51e:	bc30      	pop	{r4, r5}
 800e520:	bc08      	pop	{r3}
 800e522:	b002      	add	sp, #8
 800e524:	4718      	bx	r3
 800e526:	2382      	movs	r3, #130	; 0x82
 800e528:	466a      	mov	r2, sp
 800e52a:	009b      	lsls	r3, r3, #2
 800e52c:	8293      	strh	r3, [r2, #20]
 800e52e:	2300      	movs	r3, #0
 800e530:	9002      	str	r0, [sp, #8]
 800e532:	9006      	str	r0, [sp, #24]
 800e534:	4299      	cmp	r1, r3
 800e536:	d000      	beq.n	800e53a <sniprintf+0x36>
 800e538:	1e4b      	subs	r3, r1, #1
 800e53a:	9304      	str	r3, [sp, #16]
 800e53c:	9307      	str	r3, [sp, #28]
 800e53e:	2301      	movs	r3, #1
 800e540:	466a      	mov	r2, sp
 800e542:	425b      	negs	r3, r3
 800e544:	82d3      	strh	r3, [r2, #22]
 800e546:	0028      	movs	r0, r5
 800e548:	ab21      	add	r3, sp, #132	; 0x84
 800e54a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e54c:	a902      	add	r1, sp, #8
 800e54e:	9301      	str	r3, [sp, #4]
 800e550:	f002 f9fc 	bl	801094c <_svfiprintf_r>
 800e554:	1c43      	adds	r3, r0, #1
 800e556:	da01      	bge.n	800e55c <sniprintf+0x58>
 800e558:	238b      	movs	r3, #139	; 0x8b
 800e55a:	602b      	str	r3, [r5, #0]
 800e55c:	2c00      	cmp	r4, #0
 800e55e:	d0dd      	beq.n	800e51c <sniprintf+0x18>
 800e560:	2200      	movs	r2, #0
 800e562:	9b02      	ldr	r3, [sp, #8]
 800e564:	701a      	strb	r2, [r3, #0]
 800e566:	e7d9      	b.n	800e51c <sniprintf+0x18>
 800e568:	200002b8 	.word	0x200002b8

0800e56c <siprintf>:
 800e56c:	b40e      	push	{r1, r2, r3}
 800e56e:	b500      	push	{lr}
 800e570:	490b      	ldr	r1, [pc, #44]	; (800e5a0 <siprintf+0x34>)
 800e572:	b09c      	sub	sp, #112	; 0x70
 800e574:	ab1d      	add	r3, sp, #116	; 0x74
 800e576:	9002      	str	r0, [sp, #8]
 800e578:	9006      	str	r0, [sp, #24]
 800e57a:	9107      	str	r1, [sp, #28]
 800e57c:	9104      	str	r1, [sp, #16]
 800e57e:	4809      	ldr	r0, [pc, #36]	; (800e5a4 <siprintf+0x38>)
 800e580:	4909      	ldr	r1, [pc, #36]	; (800e5a8 <siprintf+0x3c>)
 800e582:	cb04      	ldmia	r3!, {r2}
 800e584:	9105      	str	r1, [sp, #20]
 800e586:	6800      	ldr	r0, [r0, #0]
 800e588:	a902      	add	r1, sp, #8
 800e58a:	9301      	str	r3, [sp, #4]
 800e58c:	f002 f9de 	bl	801094c <_svfiprintf_r>
 800e590:	2200      	movs	r2, #0
 800e592:	9b02      	ldr	r3, [sp, #8]
 800e594:	701a      	strb	r2, [r3, #0]
 800e596:	b01c      	add	sp, #112	; 0x70
 800e598:	bc08      	pop	{r3}
 800e59a:	b003      	add	sp, #12
 800e59c:	4718      	bx	r3
 800e59e:	46c0      	nop			; (mov r8, r8)
 800e5a0:	7fffffff 	.word	0x7fffffff
 800e5a4:	200002b8 	.word	0x200002b8
 800e5a8:	ffff0208 	.word	0xffff0208

0800e5ac <__sread>:
 800e5ac:	b570      	push	{r4, r5, r6, lr}
 800e5ae:	000c      	movs	r4, r1
 800e5b0:	250e      	movs	r5, #14
 800e5b2:	5f49      	ldrsh	r1, [r1, r5]
 800e5b4:	f000 f99e 	bl	800e8f4 <_read_r>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	db03      	blt.n	800e5c4 <__sread+0x18>
 800e5bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800e5be:	181b      	adds	r3, r3, r0
 800e5c0:	6563      	str	r3, [r4, #84]	; 0x54
 800e5c2:	bd70      	pop	{r4, r5, r6, pc}
 800e5c4:	89a3      	ldrh	r3, [r4, #12]
 800e5c6:	4a02      	ldr	r2, [pc, #8]	; (800e5d0 <__sread+0x24>)
 800e5c8:	4013      	ands	r3, r2
 800e5ca:	81a3      	strh	r3, [r4, #12]
 800e5cc:	e7f9      	b.n	800e5c2 <__sread+0x16>
 800e5ce:	46c0      	nop			; (mov r8, r8)
 800e5d0:	ffffefff 	.word	0xffffefff

0800e5d4 <__swrite>:
 800e5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5d6:	001f      	movs	r7, r3
 800e5d8:	898b      	ldrh	r3, [r1, #12]
 800e5da:	0005      	movs	r5, r0
 800e5dc:	000c      	movs	r4, r1
 800e5de:	0016      	movs	r6, r2
 800e5e0:	05db      	lsls	r3, r3, #23
 800e5e2:	d505      	bpl.n	800e5f0 <__swrite+0x1c>
 800e5e4:	230e      	movs	r3, #14
 800e5e6:	5ec9      	ldrsh	r1, [r1, r3]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	2302      	movs	r3, #2
 800e5ec:	f000 f96e 	bl	800e8cc <_lseek_r>
 800e5f0:	89a3      	ldrh	r3, [r4, #12]
 800e5f2:	4a05      	ldr	r2, [pc, #20]	; (800e608 <__swrite+0x34>)
 800e5f4:	0028      	movs	r0, r5
 800e5f6:	4013      	ands	r3, r2
 800e5f8:	81a3      	strh	r3, [r4, #12]
 800e5fa:	0032      	movs	r2, r6
 800e5fc:	230e      	movs	r3, #14
 800e5fe:	5ee1      	ldrsh	r1, [r4, r3]
 800e600:	003b      	movs	r3, r7
 800e602:	f000 f99d 	bl	800e940 <_write_r>
 800e606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e608:	ffffefff 	.word	0xffffefff

0800e60c <__sseek>:
 800e60c:	b570      	push	{r4, r5, r6, lr}
 800e60e:	000c      	movs	r4, r1
 800e610:	250e      	movs	r5, #14
 800e612:	5f49      	ldrsh	r1, [r1, r5]
 800e614:	f000 f95a 	bl	800e8cc <_lseek_r>
 800e618:	89a3      	ldrh	r3, [r4, #12]
 800e61a:	1c42      	adds	r2, r0, #1
 800e61c:	d103      	bne.n	800e626 <__sseek+0x1a>
 800e61e:	4a05      	ldr	r2, [pc, #20]	; (800e634 <__sseek+0x28>)
 800e620:	4013      	ands	r3, r2
 800e622:	81a3      	strh	r3, [r4, #12]
 800e624:	bd70      	pop	{r4, r5, r6, pc}
 800e626:	2280      	movs	r2, #128	; 0x80
 800e628:	0152      	lsls	r2, r2, #5
 800e62a:	4313      	orrs	r3, r2
 800e62c:	81a3      	strh	r3, [r4, #12]
 800e62e:	6560      	str	r0, [r4, #84]	; 0x54
 800e630:	e7f8      	b.n	800e624 <__sseek+0x18>
 800e632:	46c0      	nop			; (mov r8, r8)
 800e634:	ffffefff 	.word	0xffffefff

0800e638 <__sclose>:
 800e638:	b510      	push	{r4, lr}
 800e63a:	230e      	movs	r3, #14
 800e63c:	5ec9      	ldrsh	r1, [r1, r3]
 800e63e:	f000 f8d5 	bl	800e7ec <_close_r>
 800e642:	bd10      	pop	{r4, pc}

0800e644 <memset>:
 800e644:	0003      	movs	r3, r0
 800e646:	1882      	adds	r2, r0, r2
 800e648:	4293      	cmp	r3, r2
 800e64a:	d100      	bne.n	800e64e <memset+0xa>
 800e64c:	4770      	bx	lr
 800e64e:	7019      	strb	r1, [r3, #0]
 800e650:	3301      	adds	r3, #1
 800e652:	e7f9      	b.n	800e648 <memset+0x4>

0800e654 <strcat>:
 800e654:	0002      	movs	r2, r0
 800e656:	b510      	push	{r4, lr}
 800e658:	7813      	ldrb	r3, [r2, #0]
 800e65a:	0014      	movs	r4, r2
 800e65c:	3201      	adds	r2, #1
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d1fa      	bne.n	800e658 <strcat+0x4>
 800e662:	5cca      	ldrb	r2, [r1, r3]
 800e664:	54e2      	strb	r2, [r4, r3]
 800e666:	3301      	adds	r3, #1
 800e668:	2a00      	cmp	r2, #0
 800e66a:	d1fa      	bne.n	800e662 <strcat+0xe>
 800e66c:	bd10      	pop	{r4, pc}

0800e66e <strchr>:
 800e66e:	b2c9      	uxtb	r1, r1
 800e670:	7803      	ldrb	r3, [r0, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d004      	beq.n	800e680 <strchr+0x12>
 800e676:	428b      	cmp	r3, r1
 800e678:	d100      	bne.n	800e67c <strchr+0xe>
 800e67a:	4770      	bx	lr
 800e67c:	3001      	adds	r0, #1
 800e67e:	e7f7      	b.n	800e670 <strchr+0x2>
 800e680:	424b      	negs	r3, r1
 800e682:	4159      	adcs	r1, r3
 800e684:	4249      	negs	r1, r1
 800e686:	4008      	ands	r0, r1
 800e688:	e7f7      	b.n	800e67a <strchr+0xc>

0800e68a <strncmp>:
 800e68a:	b530      	push	{r4, r5, lr}
 800e68c:	0005      	movs	r5, r0
 800e68e:	1e10      	subs	r0, r2, #0
 800e690:	d00b      	beq.n	800e6aa <strncmp+0x20>
 800e692:	2400      	movs	r4, #0
 800e694:	3a01      	subs	r2, #1
 800e696:	5d2b      	ldrb	r3, [r5, r4]
 800e698:	5d08      	ldrb	r0, [r1, r4]
 800e69a:	4283      	cmp	r3, r0
 800e69c:	d104      	bne.n	800e6a8 <strncmp+0x1e>
 800e69e:	42a2      	cmp	r2, r4
 800e6a0:	d002      	beq.n	800e6a8 <strncmp+0x1e>
 800e6a2:	3401      	adds	r4, #1
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d1f6      	bne.n	800e696 <strncmp+0xc>
 800e6a8:	1a18      	subs	r0, r3, r0
 800e6aa:	bd30      	pop	{r4, r5, pc}

0800e6ac <strncpy>:
 800e6ac:	0003      	movs	r3, r0
 800e6ae:	b530      	push	{r4, r5, lr}
 800e6b0:	001d      	movs	r5, r3
 800e6b2:	2a00      	cmp	r2, #0
 800e6b4:	d006      	beq.n	800e6c4 <strncpy+0x18>
 800e6b6:	780c      	ldrb	r4, [r1, #0]
 800e6b8:	3a01      	subs	r2, #1
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	702c      	strb	r4, [r5, #0]
 800e6be:	3101      	adds	r1, #1
 800e6c0:	2c00      	cmp	r4, #0
 800e6c2:	d1f5      	bne.n	800e6b0 <strncpy+0x4>
 800e6c4:	2100      	movs	r1, #0
 800e6c6:	189a      	adds	r2, r3, r2
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d100      	bne.n	800e6ce <strncpy+0x22>
 800e6cc:	bd30      	pop	{r4, r5, pc}
 800e6ce:	7019      	strb	r1, [r3, #0]
 800e6d0:	3301      	adds	r3, #1
 800e6d2:	e7f9      	b.n	800e6c8 <strncpy+0x1c>

0800e6d4 <strtok>:
 800e6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6d6:	4b16      	ldr	r3, [pc, #88]	; (800e730 <strtok+0x5c>)
 800e6d8:	0005      	movs	r5, r0
 800e6da:	681f      	ldr	r7, [r3, #0]
 800e6dc:	000e      	movs	r6, r1
 800e6de:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 800e6e0:	2c00      	cmp	r4, #0
 800e6e2:	d11d      	bne.n	800e720 <strtok+0x4c>
 800e6e4:	2050      	movs	r0, #80	; 0x50
 800e6e6:	f7fe f837 	bl	800c758 <malloc>
 800e6ea:	1e02      	subs	r2, r0, #0
 800e6ec:	6478      	str	r0, [r7, #68]	; 0x44
 800e6ee:	d104      	bne.n	800e6fa <strtok+0x26>
 800e6f0:	215b      	movs	r1, #91	; 0x5b
 800e6f2:	4b10      	ldr	r3, [pc, #64]	; (800e734 <strtok+0x60>)
 800e6f4:	4810      	ldr	r0, [pc, #64]	; (800e738 <strtok+0x64>)
 800e6f6:	f000 f98b 	bl	800ea10 <__assert_func>
 800e6fa:	6004      	str	r4, [r0, #0]
 800e6fc:	6044      	str	r4, [r0, #4]
 800e6fe:	6084      	str	r4, [r0, #8]
 800e700:	60c4      	str	r4, [r0, #12]
 800e702:	6104      	str	r4, [r0, #16]
 800e704:	6144      	str	r4, [r0, #20]
 800e706:	6184      	str	r4, [r0, #24]
 800e708:	6284      	str	r4, [r0, #40]	; 0x28
 800e70a:	62c4      	str	r4, [r0, #44]	; 0x2c
 800e70c:	6304      	str	r4, [r0, #48]	; 0x30
 800e70e:	6344      	str	r4, [r0, #52]	; 0x34
 800e710:	6384      	str	r4, [r0, #56]	; 0x38
 800e712:	63c4      	str	r4, [r0, #60]	; 0x3c
 800e714:	6404      	str	r4, [r0, #64]	; 0x40
 800e716:	6444      	str	r4, [r0, #68]	; 0x44
 800e718:	6484      	str	r4, [r0, #72]	; 0x48
 800e71a:	64c4      	str	r4, [r0, #76]	; 0x4c
 800e71c:	7704      	strb	r4, [r0, #28]
 800e71e:	6244      	str	r4, [r0, #36]	; 0x24
 800e720:	0031      	movs	r1, r6
 800e722:	0028      	movs	r0, r5
 800e724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e726:	2301      	movs	r3, #1
 800e728:	f000 f808 	bl	800e73c <__strtok_r>
 800e72c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e72e:	46c0      	nop			; (mov r8, r8)
 800e730:	200002b8 	.word	0x200002b8
 800e734:	08013712 	.word	0x08013712
 800e738:	08013729 	.word	0x08013729

0800e73c <__strtok_r>:
 800e73c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e73e:	2800      	cmp	r0, #0
 800e740:	d102      	bne.n	800e748 <__strtok_r+0xc>
 800e742:	6810      	ldr	r0, [r2, #0]
 800e744:	2800      	cmp	r0, #0
 800e746:	d013      	beq.n	800e770 <__strtok_r+0x34>
 800e748:	0004      	movs	r4, r0
 800e74a:	0020      	movs	r0, r4
 800e74c:	000e      	movs	r6, r1
 800e74e:	7805      	ldrb	r5, [r0, #0]
 800e750:	3401      	adds	r4, #1
 800e752:	7837      	ldrb	r7, [r6, #0]
 800e754:	2f00      	cmp	r7, #0
 800e756:	d104      	bne.n	800e762 <__strtok_r+0x26>
 800e758:	2d00      	cmp	r5, #0
 800e75a:	d10f      	bne.n	800e77c <__strtok_r+0x40>
 800e75c:	0028      	movs	r0, r5
 800e75e:	6015      	str	r5, [r2, #0]
 800e760:	e006      	b.n	800e770 <__strtok_r+0x34>
 800e762:	3601      	adds	r6, #1
 800e764:	42bd      	cmp	r5, r7
 800e766:	d1f4      	bne.n	800e752 <__strtok_r+0x16>
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d1ee      	bne.n	800e74a <__strtok_r+0xe>
 800e76c:	6014      	str	r4, [r2, #0]
 800e76e:	7003      	strb	r3, [r0, #0]
 800e770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e772:	002f      	movs	r7, r5
 800e774:	e00f      	b.n	800e796 <__strtok_r+0x5a>
 800e776:	3301      	adds	r3, #1
 800e778:	2e00      	cmp	r6, #0
 800e77a:	d104      	bne.n	800e786 <__strtok_r+0x4a>
 800e77c:	0023      	movs	r3, r4
 800e77e:	3401      	adds	r4, #1
 800e780:	781d      	ldrb	r5, [r3, #0]
 800e782:	0027      	movs	r7, r4
 800e784:	000b      	movs	r3, r1
 800e786:	781e      	ldrb	r6, [r3, #0]
 800e788:	42b5      	cmp	r5, r6
 800e78a:	d1f4      	bne.n	800e776 <__strtok_r+0x3a>
 800e78c:	2d00      	cmp	r5, #0
 800e78e:	d0f0      	beq.n	800e772 <__strtok_r+0x36>
 800e790:	2300      	movs	r3, #0
 800e792:	3c01      	subs	r4, #1
 800e794:	7023      	strb	r3, [r4, #0]
 800e796:	6017      	str	r7, [r2, #0]
 800e798:	e7ea      	b.n	800e770 <__strtok_r+0x34>

0800e79a <strtok_r>:
 800e79a:	b510      	push	{r4, lr}
 800e79c:	2301      	movs	r3, #1
 800e79e:	f7ff ffcd 	bl	800e73c <__strtok_r>
 800e7a2:	bd10      	pop	{r4, pc}

0800e7a4 <strstr>:
 800e7a4:	780a      	ldrb	r2, [r1, #0]
 800e7a6:	b530      	push	{r4, r5, lr}
 800e7a8:	2a00      	cmp	r2, #0
 800e7aa:	d10c      	bne.n	800e7c6 <strstr+0x22>
 800e7ac:	bd30      	pop	{r4, r5, pc}
 800e7ae:	429a      	cmp	r2, r3
 800e7b0:	d108      	bne.n	800e7c4 <strstr+0x20>
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	5ccc      	ldrb	r4, [r1, r3]
 800e7b6:	2c00      	cmp	r4, #0
 800e7b8:	d0f8      	beq.n	800e7ac <strstr+0x8>
 800e7ba:	5cc5      	ldrb	r5, [r0, r3]
 800e7bc:	42a5      	cmp	r5, r4
 800e7be:	d101      	bne.n	800e7c4 <strstr+0x20>
 800e7c0:	3301      	adds	r3, #1
 800e7c2:	e7f7      	b.n	800e7b4 <strstr+0x10>
 800e7c4:	3001      	adds	r0, #1
 800e7c6:	7803      	ldrb	r3, [r0, #0]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d1f0      	bne.n	800e7ae <strstr+0xa>
 800e7cc:	0018      	movs	r0, r3
 800e7ce:	e7ed      	b.n	800e7ac <strstr+0x8>

0800e7d0 <stpcpy>:
 800e7d0:	0003      	movs	r3, r0
 800e7d2:	780a      	ldrb	r2, [r1, #0]
 800e7d4:	0018      	movs	r0, r3
 800e7d6:	701a      	strb	r2, [r3, #0]
 800e7d8:	3101      	adds	r1, #1
 800e7da:	3301      	adds	r3, #1
 800e7dc:	2a00      	cmp	r2, #0
 800e7de:	d1f8      	bne.n	800e7d2 <stpcpy+0x2>
 800e7e0:	4770      	bx	lr
	...

0800e7e4 <_localeconv_r>:
 800e7e4:	4800      	ldr	r0, [pc, #0]	; (800e7e8 <_localeconv_r+0x4>)
 800e7e6:	4770      	bx	lr
 800e7e8:	200001f0 	.word	0x200001f0

0800e7ec <_close_r>:
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	b570      	push	{r4, r5, r6, lr}
 800e7f0:	4d06      	ldr	r5, [pc, #24]	; (800e80c <_close_r+0x20>)
 800e7f2:	0004      	movs	r4, r0
 800e7f4:	0008      	movs	r0, r1
 800e7f6:	602b      	str	r3, [r5, #0]
 800e7f8:	f7f8 fed8 	bl	80075ac <_close>
 800e7fc:	1c43      	adds	r3, r0, #1
 800e7fe:	d103      	bne.n	800e808 <_close_r+0x1c>
 800e800:	682b      	ldr	r3, [r5, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d000      	beq.n	800e808 <_close_r+0x1c>
 800e806:	6023      	str	r3, [r4, #0]
 800e808:	bd70      	pop	{r4, r5, r6, pc}
 800e80a:	46c0      	nop			; (mov r8, r8)
 800e80c:	2000664c 	.word	0x2000664c

0800e810 <_reclaim_reent>:
 800e810:	4b2d      	ldr	r3, [pc, #180]	; (800e8c8 <_reclaim_reent+0xb8>)
 800e812:	b570      	push	{r4, r5, r6, lr}
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	0004      	movs	r4, r0
 800e818:	4283      	cmp	r3, r0
 800e81a:	d042      	beq.n	800e8a2 <_reclaim_reent+0x92>
 800e81c:	69c3      	ldr	r3, [r0, #28]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d00a      	beq.n	800e838 <_reclaim_reent+0x28>
 800e822:	2500      	movs	r5, #0
 800e824:	68db      	ldr	r3, [r3, #12]
 800e826:	42ab      	cmp	r3, r5
 800e828:	d140      	bne.n	800e8ac <_reclaim_reent+0x9c>
 800e82a:	69e3      	ldr	r3, [r4, #28]
 800e82c:	6819      	ldr	r1, [r3, #0]
 800e82e:	2900      	cmp	r1, #0
 800e830:	d002      	beq.n	800e838 <_reclaim_reent+0x28>
 800e832:	0020      	movs	r0, r4
 800e834:	f000 ffa8 	bl	800f788 <_free_r>
 800e838:	6961      	ldr	r1, [r4, #20]
 800e83a:	2900      	cmp	r1, #0
 800e83c:	d002      	beq.n	800e844 <_reclaim_reent+0x34>
 800e83e:	0020      	movs	r0, r4
 800e840:	f000 ffa2 	bl	800f788 <_free_r>
 800e844:	69e1      	ldr	r1, [r4, #28]
 800e846:	2900      	cmp	r1, #0
 800e848:	d002      	beq.n	800e850 <_reclaim_reent+0x40>
 800e84a:	0020      	movs	r0, r4
 800e84c:	f000 ff9c 	bl	800f788 <_free_r>
 800e850:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e852:	2900      	cmp	r1, #0
 800e854:	d002      	beq.n	800e85c <_reclaim_reent+0x4c>
 800e856:	0020      	movs	r0, r4
 800e858:	f000 ff96 	bl	800f788 <_free_r>
 800e85c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e85e:	2900      	cmp	r1, #0
 800e860:	d002      	beq.n	800e868 <_reclaim_reent+0x58>
 800e862:	0020      	movs	r0, r4
 800e864:	f000 ff90 	bl	800f788 <_free_r>
 800e868:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e86a:	2900      	cmp	r1, #0
 800e86c:	d002      	beq.n	800e874 <_reclaim_reent+0x64>
 800e86e:	0020      	movs	r0, r4
 800e870:	f000 ff8a 	bl	800f788 <_free_r>
 800e874:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e876:	2900      	cmp	r1, #0
 800e878:	d002      	beq.n	800e880 <_reclaim_reent+0x70>
 800e87a:	0020      	movs	r0, r4
 800e87c:	f000 ff84 	bl	800f788 <_free_r>
 800e880:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e882:	2900      	cmp	r1, #0
 800e884:	d002      	beq.n	800e88c <_reclaim_reent+0x7c>
 800e886:	0020      	movs	r0, r4
 800e888:	f000 ff7e 	bl	800f788 <_free_r>
 800e88c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800e88e:	2900      	cmp	r1, #0
 800e890:	d002      	beq.n	800e898 <_reclaim_reent+0x88>
 800e892:	0020      	movs	r0, r4
 800e894:	f000 ff78 	bl	800f788 <_free_r>
 800e898:	6a23      	ldr	r3, [r4, #32]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d001      	beq.n	800e8a2 <_reclaim_reent+0x92>
 800e89e:	0020      	movs	r0, r4
 800e8a0:	4798      	blx	r3
 800e8a2:	bd70      	pop	{r4, r5, r6, pc}
 800e8a4:	5949      	ldr	r1, [r1, r5]
 800e8a6:	2900      	cmp	r1, #0
 800e8a8:	d108      	bne.n	800e8bc <_reclaim_reent+0xac>
 800e8aa:	3504      	adds	r5, #4
 800e8ac:	69e3      	ldr	r3, [r4, #28]
 800e8ae:	68d9      	ldr	r1, [r3, #12]
 800e8b0:	2d80      	cmp	r5, #128	; 0x80
 800e8b2:	d1f7      	bne.n	800e8a4 <_reclaim_reent+0x94>
 800e8b4:	0020      	movs	r0, r4
 800e8b6:	f000 ff67 	bl	800f788 <_free_r>
 800e8ba:	e7b6      	b.n	800e82a <_reclaim_reent+0x1a>
 800e8bc:	680e      	ldr	r6, [r1, #0]
 800e8be:	0020      	movs	r0, r4
 800e8c0:	f000 ff62 	bl	800f788 <_free_r>
 800e8c4:	0031      	movs	r1, r6
 800e8c6:	e7ee      	b.n	800e8a6 <_reclaim_reent+0x96>
 800e8c8:	200002b8 	.word	0x200002b8

0800e8cc <_lseek_r>:
 800e8cc:	b570      	push	{r4, r5, r6, lr}
 800e8ce:	0004      	movs	r4, r0
 800e8d0:	0008      	movs	r0, r1
 800e8d2:	0011      	movs	r1, r2
 800e8d4:	001a      	movs	r2, r3
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	4d05      	ldr	r5, [pc, #20]	; (800e8f0 <_lseek_r+0x24>)
 800e8da:	602b      	str	r3, [r5, #0]
 800e8dc:	f7f8 fe72 	bl	80075c4 <_lseek>
 800e8e0:	1c43      	adds	r3, r0, #1
 800e8e2:	d103      	bne.n	800e8ec <_lseek_r+0x20>
 800e8e4:	682b      	ldr	r3, [r5, #0]
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d000      	beq.n	800e8ec <_lseek_r+0x20>
 800e8ea:	6023      	str	r3, [r4, #0]
 800e8ec:	bd70      	pop	{r4, r5, r6, pc}
 800e8ee:	46c0      	nop			; (mov r8, r8)
 800e8f0:	2000664c 	.word	0x2000664c

0800e8f4 <_read_r>:
 800e8f4:	b570      	push	{r4, r5, r6, lr}
 800e8f6:	0004      	movs	r4, r0
 800e8f8:	0008      	movs	r0, r1
 800e8fa:	0011      	movs	r1, r2
 800e8fc:	001a      	movs	r2, r3
 800e8fe:	2300      	movs	r3, #0
 800e900:	4d05      	ldr	r5, [pc, #20]	; (800e918 <_read_r+0x24>)
 800e902:	602b      	str	r3, [r5, #0]
 800e904:	f7f8 fe36 	bl	8007574 <_read>
 800e908:	1c43      	adds	r3, r0, #1
 800e90a:	d103      	bne.n	800e914 <_read_r+0x20>
 800e90c:	682b      	ldr	r3, [r5, #0]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d000      	beq.n	800e914 <_read_r+0x20>
 800e912:	6023      	str	r3, [r4, #0]
 800e914:	bd70      	pop	{r4, r5, r6, pc}
 800e916:	46c0      	nop			; (mov r8, r8)
 800e918:	2000664c 	.word	0x2000664c

0800e91c <_sbrk_r>:
 800e91c:	2300      	movs	r3, #0
 800e91e:	b570      	push	{r4, r5, r6, lr}
 800e920:	4d06      	ldr	r5, [pc, #24]	; (800e93c <_sbrk_r+0x20>)
 800e922:	0004      	movs	r4, r0
 800e924:	0008      	movs	r0, r1
 800e926:	602b      	str	r3, [r5, #0]
 800e928:	f7f8 fe4e 	bl	80075c8 <_sbrk>
 800e92c:	1c43      	adds	r3, r0, #1
 800e92e:	d103      	bne.n	800e938 <_sbrk_r+0x1c>
 800e930:	682b      	ldr	r3, [r5, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d000      	beq.n	800e938 <_sbrk_r+0x1c>
 800e936:	6023      	str	r3, [r4, #0]
 800e938:	bd70      	pop	{r4, r5, r6, pc}
 800e93a:	46c0      	nop			; (mov r8, r8)
 800e93c:	2000664c 	.word	0x2000664c

0800e940 <_write_r>:
 800e940:	b570      	push	{r4, r5, r6, lr}
 800e942:	0004      	movs	r4, r0
 800e944:	0008      	movs	r0, r1
 800e946:	0011      	movs	r1, r2
 800e948:	001a      	movs	r2, r3
 800e94a:	2300      	movs	r3, #0
 800e94c:	4d05      	ldr	r5, [pc, #20]	; (800e964 <_write_r+0x24>)
 800e94e:	602b      	str	r3, [r5, #0]
 800e950:	f7f8 fe1e 	bl	8007590 <_write>
 800e954:	1c43      	adds	r3, r0, #1
 800e956:	d103      	bne.n	800e960 <_write_r+0x20>
 800e958:	682b      	ldr	r3, [r5, #0]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d000      	beq.n	800e960 <_write_r+0x20>
 800e95e:	6023      	str	r3, [r4, #0]
 800e960:	bd70      	pop	{r4, r5, r6, pc}
 800e962:	46c0      	nop			; (mov r8, r8)
 800e964:	2000664c 	.word	0x2000664c

0800e968 <__errno>:
 800e968:	4b01      	ldr	r3, [pc, #4]	; (800e970 <__errno+0x8>)
 800e96a:	6818      	ldr	r0, [r3, #0]
 800e96c:	4770      	bx	lr
 800e96e:	46c0      	nop			; (mov r8, r8)
 800e970:	200002b8 	.word	0x200002b8

0800e974 <__libc_init_array>:
 800e974:	b570      	push	{r4, r5, r6, lr}
 800e976:	2600      	movs	r6, #0
 800e978:	4c0c      	ldr	r4, [pc, #48]	; (800e9ac <__libc_init_array+0x38>)
 800e97a:	4d0d      	ldr	r5, [pc, #52]	; (800e9b0 <__libc_init_array+0x3c>)
 800e97c:	1b64      	subs	r4, r4, r5
 800e97e:	10a4      	asrs	r4, r4, #2
 800e980:	42a6      	cmp	r6, r4
 800e982:	d109      	bne.n	800e998 <__libc_init_array+0x24>
 800e984:	2600      	movs	r6, #0
 800e986:	f003 fbef 	bl	8012168 <_init>
 800e98a:	4c0a      	ldr	r4, [pc, #40]	; (800e9b4 <__libc_init_array+0x40>)
 800e98c:	4d0a      	ldr	r5, [pc, #40]	; (800e9b8 <__libc_init_array+0x44>)
 800e98e:	1b64      	subs	r4, r4, r5
 800e990:	10a4      	asrs	r4, r4, #2
 800e992:	42a6      	cmp	r6, r4
 800e994:	d105      	bne.n	800e9a2 <__libc_init_array+0x2e>
 800e996:	bd70      	pop	{r4, r5, r6, pc}
 800e998:	00b3      	lsls	r3, r6, #2
 800e99a:	58eb      	ldr	r3, [r5, r3]
 800e99c:	4798      	blx	r3
 800e99e:	3601      	adds	r6, #1
 800e9a0:	e7ee      	b.n	800e980 <__libc_init_array+0xc>
 800e9a2:	00b3      	lsls	r3, r6, #2
 800e9a4:	58eb      	ldr	r3, [r5, r3]
 800e9a6:	4798      	blx	r3
 800e9a8:	3601      	adds	r6, #1
 800e9aa:	e7f2      	b.n	800e992 <__libc_init_array+0x1e>
 800e9ac:	08013a38 	.word	0x08013a38
 800e9b0:	08013a38 	.word	0x08013a38
 800e9b4:	08013a3c 	.word	0x08013a3c
 800e9b8:	08013a38 	.word	0x08013a38

0800e9bc <__retarget_lock_init_recursive>:
 800e9bc:	4770      	bx	lr

0800e9be <__retarget_lock_acquire_recursive>:
 800e9be:	4770      	bx	lr

0800e9c0 <__retarget_lock_release_recursive>:
 800e9c0:	4770      	bx	lr

0800e9c2 <strcpy>:
 800e9c2:	0003      	movs	r3, r0
 800e9c4:	780a      	ldrb	r2, [r1, #0]
 800e9c6:	3101      	adds	r1, #1
 800e9c8:	701a      	strb	r2, [r3, #0]
 800e9ca:	3301      	adds	r3, #1
 800e9cc:	2a00      	cmp	r2, #0
 800e9ce:	d1f9      	bne.n	800e9c4 <strcpy+0x2>
 800e9d0:	4770      	bx	lr

0800e9d2 <memchr>:
 800e9d2:	b2c9      	uxtb	r1, r1
 800e9d4:	1882      	adds	r2, r0, r2
 800e9d6:	4290      	cmp	r0, r2
 800e9d8:	d101      	bne.n	800e9de <memchr+0xc>
 800e9da:	2000      	movs	r0, #0
 800e9dc:	4770      	bx	lr
 800e9de:	7803      	ldrb	r3, [r0, #0]
 800e9e0:	428b      	cmp	r3, r1
 800e9e2:	d0fb      	beq.n	800e9dc <memchr+0xa>
 800e9e4:	3001      	adds	r0, #1
 800e9e6:	e7f6      	b.n	800e9d6 <memchr+0x4>

0800e9e8 <memcpy>:
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	b510      	push	{r4, lr}
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d100      	bne.n	800e9f2 <memcpy+0xa>
 800e9f0:	bd10      	pop	{r4, pc}
 800e9f2:	5ccc      	ldrb	r4, [r1, r3]
 800e9f4:	54c4      	strb	r4, [r0, r3]
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	e7f8      	b.n	800e9ec <memcpy+0x4>
	...

0800e9fc <nan>:
 800e9fc:	2000      	movs	r0, #0
 800e9fe:	4901      	ldr	r1, [pc, #4]	; (800ea04 <nan+0x8>)
 800ea00:	4770      	bx	lr
 800ea02:	46c0      	nop			; (mov r8, r8)
 800ea04:	7ff80000 	.word	0x7ff80000

0800ea08 <nanf>:
 800ea08:	4800      	ldr	r0, [pc, #0]	; (800ea0c <nanf+0x4>)
 800ea0a:	4770      	bx	lr
 800ea0c:	7fc00000 	.word	0x7fc00000

0800ea10 <__assert_func>:
 800ea10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ea12:	0014      	movs	r4, r2
 800ea14:	001a      	movs	r2, r3
 800ea16:	4b09      	ldr	r3, [pc, #36]	; (800ea3c <__assert_func+0x2c>)
 800ea18:	0005      	movs	r5, r0
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	000e      	movs	r6, r1
 800ea1e:	68d8      	ldr	r0, [r3, #12]
 800ea20:	4b07      	ldr	r3, [pc, #28]	; (800ea40 <__assert_func+0x30>)
 800ea22:	2c00      	cmp	r4, #0
 800ea24:	d101      	bne.n	800ea2a <__assert_func+0x1a>
 800ea26:	4b07      	ldr	r3, [pc, #28]	; (800ea44 <__assert_func+0x34>)
 800ea28:	001c      	movs	r4, r3
 800ea2a:	4907      	ldr	r1, [pc, #28]	; (800ea48 <__assert_func+0x38>)
 800ea2c:	9301      	str	r3, [sp, #4]
 800ea2e:	9402      	str	r4, [sp, #8]
 800ea30:	002b      	movs	r3, r5
 800ea32:	9600      	str	r6, [sp, #0]
 800ea34:	f002 f940 	bl	8010cb8 <fiprintf>
 800ea38:	f002 f961 	bl	8010cfe <abort>
 800ea3c:	200002b8 	.word	0x200002b8
 800ea40:	0801378b 	.word	0x0801378b
 800ea44:	080137c6 	.word	0x080137c6
 800ea48:	08013798 	.word	0x08013798

0800ea4c <quorem>:
 800ea4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea4e:	6902      	ldr	r2, [r0, #16]
 800ea50:	690b      	ldr	r3, [r1, #16]
 800ea52:	b089      	sub	sp, #36	; 0x24
 800ea54:	0007      	movs	r7, r0
 800ea56:	9104      	str	r1, [sp, #16]
 800ea58:	2000      	movs	r0, #0
 800ea5a:	429a      	cmp	r2, r3
 800ea5c:	db69      	blt.n	800eb32 <quorem+0xe6>
 800ea5e:	3b01      	subs	r3, #1
 800ea60:	009c      	lsls	r4, r3, #2
 800ea62:	9301      	str	r3, [sp, #4]
 800ea64:	000b      	movs	r3, r1
 800ea66:	3314      	adds	r3, #20
 800ea68:	9306      	str	r3, [sp, #24]
 800ea6a:	191b      	adds	r3, r3, r4
 800ea6c:	9305      	str	r3, [sp, #20]
 800ea6e:	003b      	movs	r3, r7
 800ea70:	3314      	adds	r3, #20
 800ea72:	9303      	str	r3, [sp, #12]
 800ea74:	191c      	adds	r4, r3, r4
 800ea76:	9b05      	ldr	r3, [sp, #20]
 800ea78:	6826      	ldr	r6, [r4, #0]
 800ea7a:	681d      	ldr	r5, [r3, #0]
 800ea7c:	0030      	movs	r0, r6
 800ea7e:	3501      	adds	r5, #1
 800ea80:	0029      	movs	r1, r5
 800ea82:	f7f1 fb5d 	bl	8000140 <__udivsi3>
 800ea86:	9002      	str	r0, [sp, #8]
 800ea88:	42ae      	cmp	r6, r5
 800ea8a:	d329      	bcc.n	800eae0 <quorem+0x94>
 800ea8c:	9b06      	ldr	r3, [sp, #24]
 800ea8e:	2600      	movs	r6, #0
 800ea90:	469c      	mov	ip, r3
 800ea92:	9d03      	ldr	r5, [sp, #12]
 800ea94:	9606      	str	r6, [sp, #24]
 800ea96:	4662      	mov	r2, ip
 800ea98:	ca08      	ldmia	r2!, {r3}
 800ea9a:	6828      	ldr	r0, [r5, #0]
 800ea9c:	4694      	mov	ip, r2
 800ea9e:	9a02      	ldr	r2, [sp, #8]
 800eaa0:	b299      	uxth	r1, r3
 800eaa2:	4351      	muls	r1, r2
 800eaa4:	0c1b      	lsrs	r3, r3, #16
 800eaa6:	4353      	muls	r3, r2
 800eaa8:	1989      	adds	r1, r1, r6
 800eaaa:	0c0a      	lsrs	r2, r1, #16
 800eaac:	189b      	adds	r3, r3, r2
 800eaae:	9307      	str	r3, [sp, #28]
 800eab0:	0c1e      	lsrs	r6, r3, #16
 800eab2:	9b06      	ldr	r3, [sp, #24]
 800eab4:	b282      	uxth	r2, r0
 800eab6:	18d2      	adds	r2, r2, r3
 800eab8:	466b      	mov	r3, sp
 800eaba:	b289      	uxth	r1, r1
 800eabc:	8b9b      	ldrh	r3, [r3, #28]
 800eabe:	1a52      	subs	r2, r2, r1
 800eac0:	0c01      	lsrs	r1, r0, #16
 800eac2:	1ac9      	subs	r1, r1, r3
 800eac4:	1413      	asrs	r3, r2, #16
 800eac6:	18cb      	adds	r3, r1, r3
 800eac8:	1419      	asrs	r1, r3, #16
 800eaca:	b292      	uxth	r2, r2
 800eacc:	041b      	lsls	r3, r3, #16
 800eace:	4313      	orrs	r3, r2
 800ead0:	c508      	stmia	r5!, {r3}
 800ead2:	9b05      	ldr	r3, [sp, #20]
 800ead4:	9106      	str	r1, [sp, #24]
 800ead6:	4563      	cmp	r3, ip
 800ead8:	d2dd      	bcs.n	800ea96 <quorem+0x4a>
 800eada:	6823      	ldr	r3, [r4, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d030      	beq.n	800eb42 <quorem+0xf6>
 800eae0:	0038      	movs	r0, r7
 800eae2:	9904      	ldr	r1, [sp, #16]
 800eae4:	f001 fcda 	bl	801049c <__mcmp>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	db21      	blt.n	800eb30 <quorem+0xe4>
 800eaec:	0038      	movs	r0, r7
 800eaee:	2600      	movs	r6, #0
 800eaf0:	9b02      	ldr	r3, [sp, #8]
 800eaf2:	9c04      	ldr	r4, [sp, #16]
 800eaf4:	3301      	adds	r3, #1
 800eaf6:	9302      	str	r3, [sp, #8]
 800eaf8:	3014      	adds	r0, #20
 800eafa:	3414      	adds	r4, #20
 800eafc:	6803      	ldr	r3, [r0, #0]
 800eafe:	cc02      	ldmia	r4!, {r1}
 800eb00:	b29d      	uxth	r5, r3
 800eb02:	19ad      	adds	r5, r5, r6
 800eb04:	b28a      	uxth	r2, r1
 800eb06:	1aaa      	subs	r2, r5, r2
 800eb08:	0c09      	lsrs	r1, r1, #16
 800eb0a:	0c1b      	lsrs	r3, r3, #16
 800eb0c:	1a5b      	subs	r3, r3, r1
 800eb0e:	1411      	asrs	r1, r2, #16
 800eb10:	185b      	adds	r3, r3, r1
 800eb12:	141e      	asrs	r6, r3, #16
 800eb14:	b292      	uxth	r2, r2
 800eb16:	041b      	lsls	r3, r3, #16
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	c008      	stmia	r0!, {r3}
 800eb1c:	9b05      	ldr	r3, [sp, #20]
 800eb1e:	42a3      	cmp	r3, r4
 800eb20:	d2ec      	bcs.n	800eafc <quorem+0xb0>
 800eb22:	9b01      	ldr	r3, [sp, #4]
 800eb24:	9a03      	ldr	r2, [sp, #12]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	18d3      	adds	r3, r2, r3
 800eb2a:	681a      	ldr	r2, [r3, #0]
 800eb2c:	2a00      	cmp	r2, #0
 800eb2e:	d015      	beq.n	800eb5c <quorem+0x110>
 800eb30:	9802      	ldr	r0, [sp, #8]
 800eb32:	b009      	add	sp, #36	; 0x24
 800eb34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb36:	6823      	ldr	r3, [r4, #0]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d106      	bne.n	800eb4a <quorem+0xfe>
 800eb3c:	9b01      	ldr	r3, [sp, #4]
 800eb3e:	3b01      	subs	r3, #1
 800eb40:	9301      	str	r3, [sp, #4]
 800eb42:	9b03      	ldr	r3, [sp, #12]
 800eb44:	3c04      	subs	r4, #4
 800eb46:	42a3      	cmp	r3, r4
 800eb48:	d3f5      	bcc.n	800eb36 <quorem+0xea>
 800eb4a:	9b01      	ldr	r3, [sp, #4]
 800eb4c:	613b      	str	r3, [r7, #16]
 800eb4e:	e7c7      	b.n	800eae0 <quorem+0x94>
 800eb50:	681a      	ldr	r2, [r3, #0]
 800eb52:	2a00      	cmp	r2, #0
 800eb54:	d106      	bne.n	800eb64 <quorem+0x118>
 800eb56:	9a01      	ldr	r2, [sp, #4]
 800eb58:	3a01      	subs	r2, #1
 800eb5a:	9201      	str	r2, [sp, #4]
 800eb5c:	9a03      	ldr	r2, [sp, #12]
 800eb5e:	3b04      	subs	r3, #4
 800eb60:	429a      	cmp	r2, r3
 800eb62:	d3f5      	bcc.n	800eb50 <quorem+0x104>
 800eb64:	9b01      	ldr	r3, [sp, #4]
 800eb66:	613b      	str	r3, [r7, #16]
 800eb68:	e7e2      	b.n	800eb30 <quorem+0xe4>
	...

0800eb6c <_dtoa_r>:
 800eb6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb6e:	0014      	movs	r4, r2
 800eb70:	001d      	movs	r5, r3
 800eb72:	69c6      	ldr	r6, [r0, #28]
 800eb74:	b09d      	sub	sp, #116	; 0x74
 800eb76:	9408      	str	r4, [sp, #32]
 800eb78:	9509      	str	r5, [sp, #36]	; 0x24
 800eb7a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800eb7c:	9004      	str	r0, [sp, #16]
 800eb7e:	2e00      	cmp	r6, #0
 800eb80:	d10f      	bne.n	800eba2 <_dtoa_r+0x36>
 800eb82:	2010      	movs	r0, #16
 800eb84:	f7fd fde8 	bl	800c758 <malloc>
 800eb88:	9b04      	ldr	r3, [sp, #16]
 800eb8a:	1e02      	subs	r2, r0, #0
 800eb8c:	61d8      	str	r0, [r3, #28]
 800eb8e:	d104      	bne.n	800eb9a <_dtoa_r+0x2e>
 800eb90:	21ef      	movs	r1, #239	; 0xef
 800eb92:	4bc6      	ldr	r3, [pc, #792]	; (800eeac <_dtoa_r+0x340>)
 800eb94:	48c6      	ldr	r0, [pc, #792]	; (800eeb0 <_dtoa_r+0x344>)
 800eb96:	f7ff ff3b 	bl	800ea10 <__assert_func>
 800eb9a:	6046      	str	r6, [r0, #4]
 800eb9c:	6086      	str	r6, [r0, #8]
 800eb9e:	6006      	str	r6, [r0, #0]
 800eba0:	60c6      	str	r6, [r0, #12]
 800eba2:	9b04      	ldr	r3, [sp, #16]
 800eba4:	69db      	ldr	r3, [r3, #28]
 800eba6:	6819      	ldr	r1, [r3, #0]
 800eba8:	2900      	cmp	r1, #0
 800ebaa:	d00b      	beq.n	800ebc4 <_dtoa_r+0x58>
 800ebac:	685a      	ldr	r2, [r3, #4]
 800ebae:	2301      	movs	r3, #1
 800ebb0:	4093      	lsls	r3, r2
 800ebb2:	604a      	str	r2, [r1, #4]
 800ebb4:	608b      	str	r3, [r1, #8]
 800ebb6:	9804      	ldr	r0, [sp, #16]
 800ebb8:	f001 f9e2 	bl	800ff80 <_Bfree>
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	9b04      	ldr	r3, [sp, #16]
 800ebc0:	69db      	ldr	r3, [r3, #28]
 800ebc2:	601a      	str	r2, [r3, #0]
 800ebc4:	2d00      	cmp	r5, #0
 800ebc6:	da1e      	bge.n	800ec06 <_dtoa_r+0x9a>
 800ebc8:	2301      	movs	r3, #1
 800ebca:	603b      	str	r3, [r7, #0]
 800ebcc:	006b      	lsls	r3, r5, #1
 800ebce:	085b      	lsrs	r3, r3, #1
 800ebd0:	9309      	str	r3, [sp, #36]	; 0x24
 800ebd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ebd4:	4bb7      	ldr	r3, [pc, #732]	; (800eeb4 <_dtoa_r+0x348>)
 800ebd6:	4ab7      	ldr	r2, [pc, #732]	; (800eeb4 <_dtoa_r+0x348>)
 800ebd8:	403b      	ands	r3, r7
 800ebda:	4293      	cmp	r3, r2
 800ebdc:	d116      	bne.n	800ec0c <_dtoa_r+0xa0>
 800ebde:	4bb6      	ldr	r3, [pc, #728]	; (800eeb8 <_dtoa_r+0x34c>)
 800ebe0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ebe2:	6013      	str	r3, [r2, #0]
 800ebe4:	033b      	lsls	r3, r7, #12
 800ebe6:	0b1b      	lsrs	r3, r3, #12
 800ebe8:	4323      	orrs	r3, r4
 800ebea:	d101      	bne.n	800ebf0 <_dtoa_r+0x84>
 800ebec:	f000 fdb5 	bl	800f75a <_dtoa_r+0xbee>
 800ebf0:	4bb2      	ldr	r3, [pc, #712]	; (800eebc <_dtoa_r+0x350>)
 800ebf2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ebf4:	9306      	str	r3, [sp, #24]
 800ebf6:	2a00      	cmp	r2, #0
 800ebf8:	d002      	beq.n	800ec00 <_dtoa_r+0x94>
 800ebfa:	4bb1      	ldr	r3, [pc, #708]	; (800eec0 <_dtoa_r+0x354>)
 800ebfc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ebfe:	6013      	str	r3, [r2, #0]
 800ec00:	9806      	ldr	r0, [sp, #24]
 800ec02:	b01d      	add	sp, #116	; 0x74
 800ec04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec06:	2300      	movs	r3, #0
 800ec08:	603b      	str	r3, [r7, #0]
 800ec0a:	e7e2      	b.n	800ebd2 <_dtoa_r+0x66>
 800ec0c:	9a08      	ldr	r2, [sp, #32]
 800ec0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec10:	9210      	str	r2, [sp, #64]	; 0x40
 800ec12:	9311      	str	r3, [sp, #68]	; 0x44
 800ec14:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ec16:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ec18:	2200      	movs	r2, #0
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	f7f1 fc16 	bl	800044c <__aeabi_dcmpeq>
 800ec20:	1e06      	subs	r6, r0, #0
 800ec22:	d009      	beq.n	800ec38 <_dtoa_r+0xcc>
 800ec24:	2301      	movs	r3, #1
 800ec26:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ec28:	6013      	str	r3, [r2, #0]
 800ec2a:	4ba6      	ldr	r3, [pc, #664]	; (800eec4 <_dtoa_r+0x358>)
 800ec2c:	9306      	str	r3, [sp, #24]
 800ec2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d0e5      	beq.n	800ec00 <_dtoa_r+0x94>
 800ec34:	4ba4      	ldr	r3, [pc, #656]	; (800eec8 <_dtoa_r+0x35c>)
 800ec36:	e7e1      	b.n	800ebfc <_dtoa_r+0x90>
 800ec38:	ab1a      	add	r3, sp, #104	; 0x68
 800ec3a:	9301      	str	r3, [sp, #4]
 800ec3c:	ab1b      	add	r3, sp, #108	; 0x6c
 800ec3e:	9300      	str	r3, [sp, #0]
 800ec40:	9804      	ldr	r0, [sp, #16]
 800ec42:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ec44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec46:	f001 fd45 	bl	80106d4 <__d2b>
 800ec4a:	007a      	lsls	r2, r7, #1
 800ec4c:	9005      	str	r0, [sp, #20]
 800ec4e:	0d52      	lsrs	r2, r2, #21
 800ec50:	d100      	bne.n	800ec54 <_dtoa_r+0xe8>
 800ec52:	e07b      	b.n	800ed4c <_dtoa_r+0x1e0>
 800ec54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec56:	9617      	str	r6, [sp, #92]	; 0x5c
 800ec58:	0319      	lsls	r1, r3, #12
 800ec5a:	4b9c      	ldr	r3, [pc, #624]	; (800eecc <_dtoa_r+0x360>)
 800ec5c:	0b09      	lsrs	r1, r1, #12
 800ec5e:	430b      	orrs	r3, r1
 800ec60:	499b      	ldr	r1, [pc, #620]	; (800eed0 <_dtoa_r+0x364>)
 800ec62:	1857      	adds	r7, r2, r1
 800ec64:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ec66:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ec68:	0019      	movs	r1, r3
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	4b99      	ldr	r3, [pc, #612]	; (800eed4 <_dtoa_r+0x368>)
 800ec6e:	f7f3 fdf3 	bl	8002858 <__aeabi_dsub>
 800ec72:	4a99      	ldr	r2, [pc, #612]	; (800eed8 <_dtoa_r+0x36c>)
 800ec74:	4b99      	ldr	r3, [pc, #612]	; (800eedc <_dtoa_r+0x370>)
 800ec76:	f7f3 fb2d 	bl	80022d4 <__aeabi_dmul>
 800ec7a:	4a99      	ldr	r2, [pc, #612]	; (800eee0 <_dtoa_r+0x374>)
 800ec7c:	4b99      	ldr	r3, [pc, #612]	; (800eee4 <_dtoa_r+0x378>)
 800ec7e:	f7f2 fbcf 	bl	8001420 <__aeabi_dadd>
 800ec82:	0004      	movs	r4, r0
 800ec84:	0038      	movs	r0, r7
 800ec86:	000d      	movs	r5, r1
 800ec88:	f7f4 f9bc 	bl	8003004 <__aeabi_i2d>
 800ec8c:	4a96      	ldr	r2, [pc, #600]	; (800eee8 <_dtoa_r+0x37c>)
 800ec8e:	4b97      	ldr	r3, [pc, #604]	; (800eeec <_dtoa_r+0x380>)
 800ec90:	f7f3 fb20 	bl	80022d4 <__aeabi_dmul>
 800ec94:	0002      	movs	r2, r0
 800ec96:	000b      	movs	r3, r1
 800ec98:	0020      	movs	r0, r4
 800ec9a:	0029      	movs	r1, r5
 800ec9c:	f7f2 fbc0 	bl	8001420 <__aeabi_dadd>
 800eca0:	0004      	movs	r4, r0
 800eca2:	000d      	movs	r5, r1
 800eca4:	f7f4 f978 	bl	8002f98 <__aeabi_d2iz>
 800eca8:	2200      	movs	r2, #0
 800ecaa:	9003      	str	r0, [sp, #12]
 800ecac:	2300      	movs	r3, #0
 800ecae:	0020      	movs	r0, r4
 800ecb0:	0029      	movs	r1, r5
 800ecb2:	f7f1 fbd1 	bl	8000458 <__aeabi_dcmplt>
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	d00b      	beq.n	800ecd2 <_dtoa_r+0x166>
 800ecba:	9803      	ldr	r0, [sp, #12]
 800ecbc:	f7f4 f9a2 	bl	8003004 <__aeabi_i2d>
 800ecc0:	002b      	movs	r3, r5
 800ecc2:	0022      	movs	r2, r4
 800ecc4:	f7f1 fbc2 	bl	800044c <__aeabi_dcmpeq>
 800ecc8:	4243      	negs	r3, r0
 800ecca:	4158      	adcs	r0, r3
 800eccc:	9b03      	ldr	r3, [sp, #12]
 800ecce:	1a1b      	subs	r3, r3, r0
 800ecd0:	9303      	str	r3, [sp, #12]
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	9316      	str	r3, [sp, #88]	; 0x58
 800ecd6:	9b03      	ldr	r3, [sp, #12]
 800ecd8:	2b16      	cmp	r3, #22
 800ecda:	d810      	bhi.n	800ecfe <_dtoa_r+0x192>
 800ecdc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ecde:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ece0:	9a03      	ldr	r2, [sp, #12]
 800ece2:	4b83      	ldr	r3, [pc, #524]	; (800eef0 <_dtoa_r+0x384>)
 800ece4:	00d2      	lsls	r2, r2, #3
 800ece6:	189b      	adds	r3, r3, r2
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	685b      	ldr	r3, [r3, #4]
 800ecec:	f7f1 fbb4 	bl	8000458 <__aeabi_dcmplt>
 800ecf0:	2800      	cmp	r0, #0
 800ecf2:	d047      	beq.n	800ed84 <_dtoa_r+0x218>
 800ecf4:	9b03      	ldr	r3, [sp, #12]
 800ecf6:	3b01      	subs	r3, #1
 800ecf8:	9303      	str	r3, [sp, #12]
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	9316      	str	r3, [sp, #88]	; 0x58
 800ecfe:	2200      	movs	r2, #0
 800ed00:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ed02:	920a      	str	r2, [sp, #40]	; 0x28
 800ed04:	1bdb      	subs	r3, r3, r7
 800ed06:	1e5a      	subs	r2, r3, #1
 800ed08:	d53e      	bpl.n	800ed88 <_dtoa_r+0x21c>
 800ed0a:	2201      	movs	r2, #1
 800ed0c:	1ad3      	subs	r3, r2, r3
 800ed0e:	930a      	str	r3, [sp, #40]	; 0x28
 800ed10:	2300      	movs	r3, #0
 800ed12:	930c      	str	r3, [sp, #48]	; 0x30
 800ed14:	9b03      	ldr	r3, [sp, #12]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	db38      	blt.n	800ed8c <_dtoa_r+0x220>
 800ed1a:	9a03      	ldr	r2, [sp, #12]
 800ed1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed1e:	4694      	mov	ip, r2
 800ed20:	4463      	add	r3, ip
 800ed22:	930c      	str	r3, [sp, #48]	; 0x30
 800ed24:	2300      	movs	r3, #0
 800ed26:	9213      	str	r2, [sp, #76]	; 0x4c
 800ed28:	930d      	str	r3, [sp, #52]	; 0x34
 800ed2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ed2c:	2401      	movs	r4, #1
 800ed2e:	2b09      	cmp	r3, #9
 800ed30:	d867      	bhi.n	800ee02 <_dtoa_r+0x296>
 800ed32:	2b05      	cmp	r3, #5
 800ed34:	dd02      	ble.n	800ed3c <_dtoa_r+0x1d0>
 800ed36:	2400      	movs	r4, #0
 800ed38:	3b04      	subs	r3, #4
 800ed3a:	9322      	str	r3, [sp, #136]	; 0x88
 800ed3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ed3e:	1e98      	subs	r0, r3, #2
 800ed40:	2803      	cmp	r0, #3
 800ed42:	d867      	bhi.n	800ee14 <_dtoa_r+0x2a8>
 800ed44:	f7f1 f9e8 	bl	8000118 <__gnu_thumb1_case_uqi>
 800ed48:	5b383a2b 	.word	0x5b383a2b
 800ed4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed4e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800ed50:	18f6      	adds	r6, r6, r3
 800ed52:	4b68      	ldr	r3, [pc, #416]	; (800eef4 <_dtoa_r+0x388>)
 800ed54:	18f2      	adds	r2, r6, r3
 800ed56:	2a20      	cmp	r2, #32
 800ed58:	dd0f      	ble.n	800ed7a <_dtoa_r+0x20e>
 800ed5a:	2340      	movs	r3, #64	; 0x40
 800ed5c:	1a9b      	subs	r3, r3, r2
 800ed5e:	409f      	lsls	r7, r3
 800ed60:	4b65      	ldr	r3, [pc, #404]	; (800eef8 <_dtoa_r+0x38c>)
 800ed62:	0038      	movs	r0, r7
 800ed64:	18f3      	adds	r3, r6, r3
 800ed66:	40dc      	lsrs	r4, r3
 800ed68:	4320      	orrs	r0, r4
 800ed6a:	f7f4 f97b 	bl	8003064 <__aeabi_ui2d>
 800ed6e:	2201      	movs	r2, #1
 800ed70:	4b62      	ldr	r3, [pc, #392]	; (800eefc <_dtoa_r+0x390>)
 800ed72:	1e77      	subs	r7, r6, #1
 800ed74:	18cb      	adds	r3, r1, r3
 800ed76:	9217      	str	r2, [sp, #92]	; 0x5c
 800ed78:	e776      	b.n	800ec68 <_dtoa_r+0xfc>
 800ed7a:	2320      	movs	r3, #32
 800ed7c:	0020      	movs	r0, r4
 800ed7e:	1a9b      	subs	r3, r3, r2
 800ed80:	4098      	lsls	r0, r3
 800ed82:	e7f2      	b.n	800ed6a <_dtoa_r+0x1fe>
 800ed84:	9016      	str	r0, [sp, #88]	; 0x58
 800ed86:	e7ba      	b.n	800ecfe <_dtoa_r+0x192>
 800ed88:	920c      	str	r2, [sp, #48]	; 0x30
 800ed8a:	e7c3      	b.n	800ed14 <_dtoa_r+0x1a8>
 800ed8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed8e:	9a03      	ldr	r2, [sp, #12]
 800ed90:	1a9b      	subs	r3, r3, r2
 800ed92:	930a      	str	r3, [sp, #40]	; 0x28
 800ed94:	4253      	negs	r3, r2
 800ed96:	930d      	str	r3, [sp, #52]	; 0x34
 800ed98:	2300      	movs	r3, #0
 800ed9a:	9313      	str	r3, [sp, #76]	; 0x4c
 800ed9c:	e7c5      	b.n	800ed2a <_dtoa_r+0x1be>
 800ed9e:	2300      	movs	r3, #0
 800eda0:	930f      	str	r3, [sp, #60]	; 0x3c
 800eda2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800eda4:	930b      	str	r3, [sp, #44]	; 0x2c
 800eda6:	9307      	str	r3, [sp, #28]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	dc13      	bgt.n	800edd4 <_dtoa_r+0x268>
 800edac:	2301      	movs	r3, #1
 800edae:	001a      	movs	r2, r3
 800edb0:	930b      	str	r3, [sp, #44]	; 0x2c
 800edb2:	9307      	str	r3, [sp, #28]
 800edb4:	9223      	str	r2, [sp, #140]	; 0x8c
 800edb6:	e00d      	b.n	800edd4 <_dtoa_r+0x268>
 800edb8:	2301      	movs	r3, #1
 800edba:	e7f1      	b.n	800eda0 <_dtoa_r+0x234>
 800edbc:	2300      	movs	r3, #0
 800edbe:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800edc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800edc2:	4694      	mov	ip, r2
 800edc4:	9b03      	ldr	r3, [sp, #12]
 800edc6:	4463      	add	r3, ip
 800edc8:	930b      	str	r3, [sp, #44]	; 0x2c
 800edca:	3301      	adds	r3, #1
 800edcc:	9307      	str	r3, [sp, #28]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	dc00      	bgt.n	800edd4 <_dtoa_r+0x268>
 800edd2:	2301      	movs	r3, #1
 800edd4:	9a04      	ldr	r2, [sp, #16]
 800edd6:	2100      	movs	r1, #0
 800edd8:	69d0      	ldr	r0, [r2, #28]
 800edda:	2204      	movs	r2, #4
 800eddc:	0015      	movs	r5, r2
 800edde:	3514      	adds	r5, #20
 800ede0:	429d      	cmp	r5, r3
 800ede2:	d91b      	bls.n	800ee1c <_dtoa_r+0x2b0>
 800ede4:	6041      	str	r1, [r0, #4]
 800ede6:	9804      	ldr	r0, [sp, #16]
 800ede8:	f001 f886 	bl	800fef8 <_Balloc>
 800edec:	9006      	str	r0, [sp, #24]
 800edee:	2800      	cmp	r0, #0
 800edf0:	d117      	bne.n	800ee22 <_dtoa_r+0x2b6>
 800edf2:	21b0      	movs	r1, #176	; 0xb0
 800edf4:	4b42      	ldr	r3, [pc, #264]	; (800ef00 <_dtoa_r+0x394>)
 800edf6:	482e      	ldr	r0, [pc, #184]	; (800eeb0 <_dtoa_r+0x344>)
 800edf8:	9a06      	ldr	r2, [sp, #24]
 800edfa:	31ff      	adds	r1, #255	; 0xff
 800edfc:	e6cb      	b.n	800eb96 <_dtoa_r+0x2a>
 800edfe:	2301      	movs	r3, #1
 800ee00:	e7dd      	b.n	800edbe <_dtoa_r+0x252>
 800ee02:	2300      	movs	r3, #0
 800ee04:	940f      	str	r4, [sp, #60]	; 0x3c
 800ee06:	9322      	str	r3, [sp, #136]	; 0x88
 800ee08:	3b01      	subs	r3, #1
 800ee0a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee0c:	9307      	str	r3, [sp, #28]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	3313      	adds	r3, #19
 800ee12:	e7cf      	b.n	800edb4 <_dtoa_r+0x248>
 800ee14:	2301      	movs	r3, #1
 800ee16:	930f      	str	r3, [sp, #60]	; 0x3c
 800ee18:	3b02      	subs	r3, #2
 800ee1a:	e7f6      	b.n	800ee0a <_dtoa_r+0x29e>
 800ee1c:	3101      	adds	r1, #1
 800ee1e:	0052      	lsls	r2, r2, #1
 800ee20:	e7dc      	b.n	800eddc <_dtoa_r+0x270>
 800ee22:	9b04      	ldr	r3, [sp, #16]
 800ee24:	9a06      	ldr	r2, [sp, #24]
 800ee26:	69db      	ldr	r3, [r3, #28]
 800ee28:	601a      	str	r2, [r3, #0]
 800ee2a:	9b07      	ldr	r3, [sp, #28]
 800ee2c:	2b0e      	cmp	r3, #14
 800ee2e:	d900      	bls.n	800ee32 <_dtoa_r+0x2c6>
 800ee30:	e0e5      	b.n	800effe <_dtoa_r+0x492>
 800ee32:	2c00      	cmp	r4, #0
 800ee34:	d100      	bne.n	800ee38 <_dtoa_r+0x2cc>
 800ee36:	e0e2      	b.n	800effe <_dtoa_r+0x492>
 800ee38:	9b03      	ldr	r3, [sp, #12]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	dd64      	ble.n	800ef08 <_dtoa_r+0x39c>
 800ee3e:	210f      	movs	r1, #15
 800ee40:	9a03      	ldr	r2, [sp, #12]
 800ee42:	4b2b      	ldr	r3, [pc, #172]	; (800eef0 <_dtoa_r+0x384>)
 800ee44:	400a      	ands	r2, r1
 800ee46:	00d2      	lsls	r2, r2, #3
 800ee48:	189b      	adds	r3, r3, r2
 800ee4a:	681e      	ldr	r6, [r3, #0]
 800ee4c:	685f      	ldr	r7, [r3, #4]
 800ee4e:	9b03      	ldr	r3, [sp, #12]
 800ee50:	2402      	movs	r4, #2
 800ee52:	111d      	asrs	r5, r3, #4
 800ee54:	05db      	lsls	r3, r3, #23
 800ee56:	d50a      	bpl.n	800ee6e <_dtoa_r+0x302>
 800ee58:	4b2a      	ldr	r3, [pc, #168]	; (800ef04 <_dtoa_r+0x398>)
 800ee5a:	400d      	ands	r5, r1
 800ee5c:	6a1a      	ldr	r2, [r3, #32]
 800ee5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee60:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ee62:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ee64:	f7f2 fe3c 	bl	8001ae0 <__aeabi_ddiv>
 800ee68:	9008      	str	r0, [sp, #32]
 800ee6a:	9109      	str	r1, [sp, #36]	; 0x24
 800ee6c:	3401      	adds	r4, #1
 800ee6e:	4b25      	ldr	r3, [pc, #148]	; (800ef04 <_dtoa_r+0x398>)
 800ee70:	930e      	str	r3, [sp, #56]	; 0x38
 800ee72:	2d00      	cmp	r5, #0
 800ee74:	d108      	bne.n	800ee88 <_dtoa_r+0x31c>
 800ee76:	9808      	ldr	r0, [sp, #32]
 800ee78:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee7a:	0032      	movs	r2, r6
 800ee7c:	003b      	movs	r3, r7
 800ee7e:	f7f2 fe2f 	bl	8001ae0 <__aeabi_ddiv>
 800ee82:	9008      	str	r0, [sp, #32]
 800ee84:	9109      	str	r1, [sp, #36]	; 0x24
 800ee86:	e05a      	b.n	800ef3e <_dtoa_r+0x3d2>
 800ee88:	2301      	movs	r3, #1
 800ee8a:	421d      	tst	r5, r3
 800ee8c:	d009      	beq.n	800eea2 <_dtoa_r+0x336>
 800ee8e:	18e4      	adds	r4, r4, r3
 800ee90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee92:	0030      	movs	r0, r6
 800ee94:	681a      	ldr	r2, [r3, #0]
 800ee96:	685b      	ldr	r3, [r3, #4]
 800ee98:	0039      	movs	r1, r7
 800ee9a:	f7f3 fa1b 	bl	80022d4 <__aeabi_dmul>
 800ee9e:	0006      	movs	r6, r0
 800eea0:	000f      	movs	r7, r1
 800eea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eea4:	106d      	asrs	r5, r5, #1
 800eea6:	3308      	adds	r3, #8
 800eea8:	e7e2      	b.n	800ee70 <_dtoa_r+0x304>
 800eeaa:	46c0      	nop			; (mov r8, r8)
 800eeac:	08013712 	.word	0x08013712
 800eeb0:	080137d4 	.word	0x080137d4
 800eeb4:	7ff00000 	.word	0x7ff00000
 800eeb8:	0000270f 	.word	0x0000270f
 800eebc:	080137d0 	.word	0x080137d0
 800eec0:	080137d3 	.word	0x080137d3
 800eec4:	080136e9 	.word	0x080136e9
 800eec8:	080136ea 	.word	0x080136ea
 800eecc:	3ff00000 	.word	0x3ff00000
 800eed0:	fffffc01 	.word	0xfffffc01
 800eed4:	3ff80000 	.word	0x3ff80000
 800eed8:	636f4361 	.word	0x636f4361
 800eedc:	3fd287a7 	.word	0x3fd287a7
 800eee0:	8b60c8b3 	.word	0x8b60c8b3
 800eee4:	3fc68a28 	.word	0x3fc68a28
 800eee8:	509f79fb 	.word	0x509f79fb
 800eeec:	3fd34413 	.word	0x3fd34413
 800eef0:	08013920 	.word	0x08013920
 800eef4:	00000432 	.word	0x00000432
 800eef8:	00000412 	.word	0x00000412
 800eefc:	fe100000 	.word	0xfe100000
 800ef00:	0801382c 	.word	0x0801382c
 800ef04:	080138f8 	.word	0x080138f8
 800ef08:	9b03      	ldr	r3, [sp, #12]
 800ef0a:	2402      	movs	r4, #2
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d016      	beq.n	800ef3e <_dtoa_r+0x3d2>
 800ef10:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ef12:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ef14:	220f      	movs	r2, #15
 800ef16:	425d      	negs	r5, r3
 800ef18:	402a      	ands	r2, r5
 800ef1a:	4bdd      	ldr	r3, [pc, #884]	; (800f290 <_dtoa_r+0x724>)
 800ef1c:	00d2      	lsls	r2, r2, #3
 800ef1e:	189b      	adds	r3, r3, r2
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	685b      	ldr	r3, [r3, #4]
 800ef24:	f7f3 f9d6 	bl	80022d4 <__aeabi_dmul>
 800ef28:	2701      	movs	r7, #1
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	9008      	str	r0, [sp, #32]
 800ef2e:	9109      	str	r1, [sp, #36]	; 0x24
 800ef30:	4ed8      	ldr	r6, [pc, #864]	; (800f294 <_dtoa_r+0x728>)
 800ef32:	112d      	asrs	r5, r5, #4
 800ef34:	2d00      	cmp	r5, #0
 800ef36:	d000      	beq.n	800ef3a <_dtoa_r+0x3ce>
 800ef38:	e091      	b.n	800f05e <_dtoa_r+0x4f2>
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1a1      	bne.n	800ee82 <_dtoa_r+0x316>
 800ef3e:	9e08      	ldr	r6, [sp, #32]
 800ef40:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ef42:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d100      	bne.n	800ef4a <_dtoa_r+0x3de>
 800ef48:	e094      	b.n	800f074 <_dtoa_r+0x508>
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	0030      	movs	r0, r6
 800ef4e:	0039      	movs	r1, r7
 800ef50:	4bd1      	ldr	r3, [pc, #836]	; (800f298 <_dtoa_r+0x72c>)
 800ef52:	f7f1 fa81 	bl	8000458 <__aeabi_dcmplt>
 800ef56:	2800      	cmp	r0, #0
 800ef58:	d100      	bne.n	800ef5c <_dtoa_r+0x3f0>
 800ef5a:	e08b      	b.n	800f074 <_dtoa_r+0x508>
 800ef5c:	9b07      	ldr	r3, [sp, #28]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d100      	bne.n	800ef64 <_dtoa_r+0x3f8>
 800ef62:	e087      	b.n	800f074 <_dtoa_r+0x508>
 800ef64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	dd45      	ble.n	800eff6 <_dtoa_r+0x48a>
 800ef6a:	9b03      	ldr	r3, [sp, #12]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	3b01      	subs	r3, #1
 800ef70:	930e      	str	r3, [sp, #56]	; 0x38
 800ef72:	0030      	movs	r0, r6
 800ef74:	4bc9      	ldr	r3, [pc, #804]	; (800f29c <_dtoa_r+0x730>)
 800ef76:	0039      	movs	r1, r7
 800ef78:	f7f3 f9ac 	bl	80022d4 <__aeabi_dmul>
 800ef7c:	9008      	str	r0, [sp, #32]
 800ef7e:	9109      	str	r1, [sp, #36]	; 0x24
 800ef80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef82:	3401      	adds	r4, #1
 800ef84:	0020      	movs	r0, r4
 800ef86:	9e08      	ldr	r6, [sp, #32]
 800ef88:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ef8a:	9312      	str	r3, [sp, #72]	; 0x48
 800ef8c:	f7f4 f83a 	bl	8003004 <__aeabi_i2d>
 800ef90:	0032      	movs	r2, r6
 800ef92:	003b      	movs	r3, r7
 800ef94:	f7f3 f99e 	bl	80022d4 <__aeabi_dmul>
 800ef98:	2200      	movs	r2, #0
 800ef9a:	4bc1      	ldr	r3, [pc, #772]	; (800f2a0 <_dtoa_r+0x734>)
 800ef9c:	f7f2 fa40 	bl	8001420 <__aeabi_dadd>
 800efa0:	4ac0      	ldr	r2, [pc, #768]	; (800f2a4 <_dtoa_r+0x738>)
 800efa2:	9014      	str	r0, [sp, #80]	; 0x50
 800efa4:	9115      	str	r1, [sp, #84]	; 0x54
 800efa6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efa8:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800efaa:	4694      	mov	ip, r2
 800efac:	9308      	str	r3, [sp, #32]
 800efae:	9409      	str	r4, [sp, #36]	; 0x24
 800efb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800efb2:	4463      	add	r3, ip
 800efb4:	9318      	str	r3, [sp, #96]	; 0x60
 800efb6:	9309      	str	r3, [sp, #36]	; 0x24
 800efb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d15e      	bne.n	800f07c <_dtoa_r+0x510>
 800efbe:	2200      	movs	r2, #0
 800efc0:	4bb9      	ldr	r3, [pc, #740]	; (800f2a8 <_dtoa_r+0x73c>)
 800efc2:	0030      	movs	r0, r6
 800efc4:	0039      	movs	r1, r7
 800efc6:	f7f3 fc47 	bl	8002858 <__aeabi_dsub>
 800efca:	9a08      	ldr	r2, [sp, #32]
 800efcc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800efce:	0004      	movs	r4, r0
 800efd0:	000d      	movs	r5, r1
 800efd2:	f7f1 fa55 	bl	8000480 <__aeabi_dcmpgt>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	d000      	beq.n	800efdc <_dtoa_r+0x470>
 800efda:	e2b3      	b.n	800f544 <_dtoa_r+0x9d8>
 800efdc:	48b3      	ldr	r0, [pc, #716]	; (800f2ac <_dtoa_r+0x740>)
 800efde:	9915      	ldr	r1, [sp, #84]	; 0x54
 800efe0:	4684      	mov	ip, r0
 800efe2:	4461      	add	r1, ip
 800efe4:	000b      	movs	r3, r1
 800efe6:	0020      	movs	r0, r4
 800efe8:	0029      	movs	r1, r5
 800efea:	9a08      	ldr	r2, [sp, #32]
 800efec:	f7f1 fa34 	bl	8000458 <__aeabi_dcmplt>
 800eff0:	2800      	cmp	r0, #0
 800eff2:	d000      	beq.n	800eff6 <_dtoa_r+0x48a>
 800eff4:	e2a3      	b.n	800f53e <_dtoa_r+0x9d2>
 800eff6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eff8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800effa:	9308      	str	r3, [sp, #32]
 800effc:	9409      	str	r4, [sp, #36]	; 0x24
 800effe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f000:	2b00      	cmp	r3, #0
 800f002:	da00      	bge.n	800f006 <_dtoa_r+0x49a>
 800f004:	e179      	b.n	800f2fa <_dtoa_r+0x78e>
 800f006:	9a03      	ldr	r2, [sp, #12]
 800f008:	2a0e      	cmp	r2, #14
 800f00a:	dd00      	ble.n	800f00e <_dtoa_r+0x4a2>
 800f00c:	e175      	b.n	800f2fa <_dtoa_r+0x78e>
 800f00e:	4ba0      	ldr	r3, [pc, #640]	; (800f290 <_dtoa_r+0x724>)
 800f010:	00d2      	lsls	r2, r2, #3
 800f012:	189b      	adds	r3, r3, r2
 800f014:	681e      	ldr	r6, [r3, #0]
 800f016:	685f      	ldr	r7, [r3, #4]
 800f018:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	db00      	blt.n	800f020 <_dtoa_r+0x4b4>
 800f01e:	e0e5      	b.n	800f1ec <_dtoa_r+0x680>
 800f020:	9b07      	ldr	r3, [sp, #28]
 800f022:	2b00      	cmp	r3, #0
 800f024:	dd00      	ble.n	800f028 <_dtoa_r+0x4bc>
 800f026:	e0e1      	b.n	800f1ec <_dtoa_r+0x680>
 800f028:	d000      	beq.n	800f02c <_dtoa_r+0x4c0>
 800f02a:	e288      	b.n	800f53e <_dtoa_r+0x9d2>
 800f02c:	2200      	movs	r2, #0
 800f02e:	0030      	movs	r0, r6
 800f030:	0039      	movs	r1, r7
 800f032:	4b9d      	ldr	r3, [pc, #628]	; (800f2a8 <_dtoa_r+0x73c>)
 800f034:	f7f3 f94e 	bl	80022d4 <__aeabi_dmul>
 800f038:	9a08      	ldr	r2, [sp, #32]
 800f03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f03c:	f7f1 fa2a 	bl	8000494 <__aeabi_dcmpge>
 800f040:	9e07      	ldr	r6, [sp, #28]
 800f042:	0037      	movs	r7, r6
 800f044:	2800      	cmp	r0, #0
 800f046:	d000      	beq.n	800f04a <_dtoa_r+0x4de>
 800f048:	e25f      	b.n	800f50a <_dtoa_r+0x99e>
 800f04a:	9b06      	ldr	r3, [sp, #24]
 800f04c:	9a06      	ldr	r2, [sp, #24]
 800f04e:	3301      	adds	r3, #1
 800f050:	9308      	str	r3, [sp, #32]
 800f052:	2331      	movs	r3, #49	; 0x31
 800f054:	7013      	strb	r3, [r2, #0]
 800f056:	9b03      	ldr	r3, [sp, #12]
 800f058:	3301      	adds	r3, #1
 800f05a:	9303      	str	r3, [sp, #12]
 800f05c:	e25a      	b.n	800f514 <_dtoa_r+0x9a8>
 800f05e:	423d      	tst	r5, r7
 800f060:	d005      	beq.n	800f06e <_dtoa_r+0x502>
 800f062:	6832      	ldr	r2, [r6, #0]
 800f064:	6873      	ldr	r3, [r6, #4]
 800f066:	f7f3 f935 	bl	80022d4 <__aeabi_dmul>
 800f06a:	003b      	movs	r3, r7
 800f06c:	3401      	adds	r4, #1
 800f06e:	106d      	asrs	r5, r5, #1
 800f070:	3608      	adds	r6, #8
 800f072:	e75f      	b.n	800ef34 <_dtoa_r+0x3c8>
 800f074:	9b03      	ldr	r3, [sp, #12]
 800f076:	930e      	str	r3, [sp, #56]	; 0x38
 800f078:	9b07      	ldr	r3, [sp, #28]
 800f07a:	e783      	b.n	800ef84 <_dtoa_r+0x418>
 800f07c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f07e:	4b84      	ldr	r3, [pc, #528]	; (800f290 <_dtoa_r+0x724>)
 800f080:	3a01      	subs	r2, #1
 800f082:	00d2      	lsls	r2, r2, #3
 800f084:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f086:	189b      	adds	r3, r3, r2
 800f088:	9c08      	ldr	r4, [sp, #32]
 800f08a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	2900      	cmp	r1, #0
 800f092:	d051      	beq.n	800f138 <_dtoa_r+0x5cc>
 800f094:	2000      	movs	r0, #0
 800f096:	4986      	ldr	r1, [pc, #536]	; (800f2b0 <_dtoa_r+0x744>)
 800f098:	f7f2 fd22 	bl	8001ae0 <__aeabi_ddiv>
 800f09c:	0022      	movs	r2, r4
 800f09e:	002b      	movs	r3, r5
 800f0a0:	f7f3 fbda 	bl	8002858 <__aeabi_dsub>
 800f0a4:	9a06      	ldr	r2, [sp, #24]
 800f0a6:	0004      	movs	r4, r0
 800f0a8:	4694      	mov	ip, r2
 800f0aa:	000d      	movs	r5, r1
 800f0ac:	9b06      	ldr	r3, [sp, #24]
 800f0ae:	9314      	str	r3, [sp, #80]	; 0x50
 800f0b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f0b2:	4463      	add	r3, ip
 800f0b4:	9318      	str	r3, [sp, #96]	; 0x60
 800f0b6:	0039      	movs	r1, r7
 800f0b8:	0030      	movs	r0, r6
 800f0ba:	f7f3 ff6d 	bl	8002f98 <__aeabi_d2iz>
 800f0be:	9012      	str	r0, [sp, #72]	; 0x48
 800f0c0:	f7f3 ffa0 	bl	8003004 <__aeabi_i2d>
 800f0c4:	0002      	movs	r2, r0
 800f0c6:	000b      	movs	r3, r1
 800f0c8:	0030      	movs	r0, r6
 800f0ca:	0039      	movs	r1, r7
 800f0cc:	f7f3 fbc4 	bl	8002858 <__aeabi_dsub>
 800f0d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f0d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	9308      	str	r3, [sp, #32]
 800f0d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f0da:	0006      	movs	r6, r0
 800f0dc:	3330      	adds	r3, #48	; 0x30
 800f0de:	7013      	strb	r3, [r2, #0]
 800f0e0:	0022      	movs	r2, r4
 800f0e2:	002b      	movs	r3, r5
 800f0e4:	000f      	movs	r7, r1
 800f0e6:	f7f1 f9b7 	bl	8000458 <__aeabi_dcmplt>
 800f0ea:	2800      	cmp	r0, #0
 800f0ec:	d174      	bne.n	800f1d8 <_dtoa_r+0x66c>
 800f0ee:	0032      	movs	r2, r6
 800f0f0:	003b      	movs	r3, r7
 800f0f2:	2000      	movs	r0, #0
 800f0f4:	4968      	ldr	r1, [pc, #416]	; (800f298 <_dtoa_r+0x72c>)
 800f0f6:	f7f3 fbaf 	bl	8002858 <__aeabi_dsub>
 800f0fa:	0022      	movs	r2, r4
 800f0fc:	002b      	movs	r3, r5
 800f0fe:	f7f1 f9ab 	bl	8000458 <__aeabi_dcmplt>
 800f102:	2800      	cmp	r0, #0
 800f104:	d000      	beq.n	800f108 <_dtoa_r+0x59c>
 800f106:	e0d7      	b.n	800f2b8 <_dtoa_r+0x74c>
 800f108:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f10a:	9a08      	ldr	r2, [sp, #32]
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d100      	bne.n	800f112 <_dtoa_r+0x5a6>
 800f110:	e771      	b.n	800eff6 <_dtoa_r+0x48a>
 800f112:	2200      	movs	r2, #0
 800f114:	0020      	movs	r0, r4
 800f116:	0029      	movs	r1, r5
 800f118:	4b60      	ldr	r3, [pc, #384]	; (800f29c <_dtoa_r+0x730>)
 800f11a:	f7f3 f8db 	bl	80022d4 <__aeabi_dmul>
 800f11e:	4b5f      	ldr	r3, [pc, #380]	; (800f29c <_dtoa_r+0x730>)
 800f120:	0004      	movs	r4, r0
 800f122:	000d      	movs	r5, r1
 800f124:	0030      	movs	r0, r6
 800f126:	0039      	movs	r1, r7
 800f128:	2200      	movs	r2, #0
 800f12a:	f7f3 f8d3 	bl	80022d4 <__aeabi_dmul>
 800f12e:	9b08      	ldr	r3, [sp, #32]
 800f130:	0006      	movs	r6, r0
 800f132:	000f      	movs	r7, r1
 800f134:	9314      	str	r3, [sp, #80]	; 0x50
 800f136:	e7be      	b.n	800f0b6 <_dtoa_r+0x54a>
 800f138:	0020      	movs	r0, r4
 800f13a:	0029      	movs	r1, r5
 800f13c:	f7f3 f8ca 	bl	80022d4 <__aeabi_dmul>
 800f140:	9a06      	ldr	r2, [sp, #24]
 800f142:	9b06      	ldr	r3, [sp, #24]
 800f144:	4694      	mov	ip, r2
 800f146:	9308      	str	r3, [sp, #32]
 800f148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f14a:	9014      	str	r0, [sp, #80]	; 0x50
 800f14c:	9115      	str	r1, [sp, #84]	; 0x54
 800f14e:	4463      	add	r3, ip
 800f150:	9319      	str	r3, [sp, #100]	; 0x64
 800f152:	0030      	movs	r0, r6
 800f154:	0039      	movs	r1, r7
 800f156:	f7f3 ff1f 	bl	8002f98 <__aeabi_d2iz>
 800f15a:	9018      	str	r0, [sp, #96]	; 0x60
 800f15c:	f7f3 ff52 	bl	8003004 <__aeabi_i2d>
 800f160:	0002      	movs	r2, r0
 800f162:	000b      	movs	r3, r1
 800f164:	0030      	movs	r0, r6
 800f166:	0039      	movs	r1, r7
 800f168:	f7f3 fb76 	bl	8002858 <__aeabi_dsub>
 800f16c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800f16e:	9b08      	ldr	r3, [sp, #32]
 800f170:	3630      	adds	r6, #48	; 0x30
 800f172:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f174:	701e      	strb	r6, [r3, #0]
 800f176:	3301      	adds	r3, #1
 800f178:	0004      	movs	r4, r0
 800f17a:	000d      	movs	r5, r1
 800f17c:	9308      	str	r3, [sp, #32]
 800f17e:	4293      	cmp	r3, r2
 800f180:	d12d      	bne.n	800f1de <_dtoa_r+0x672>
 800f182:	9814      	ldr	r0, [sp, #80]	; 0x50
 800f184:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f186:	9a06      	ldr	r2, [sp, #24]
 800f188:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f18a:	4694      	mov	ip, r2
 800f18c:	4463      	add	r3, ip
 800f18e:	2200      	movs	r2, #0
 800f190:	9308      	str	r3, [sp, #32]
 800f192:	4b47      	ldr	r3, [pc, #284]	; (800f2b0 <_dtoa_r+0x744>)
 800f194:	f7f2 f944 	bl	8001420 <__aeabi_dadd>
 800f198:	0002      	movs	r2, r0
 800f19a:	000b      	movs	r3, r1
 800f19c:	0020      	movs	r0, r4
 800f19e:	0029      	movs	r1, r5
 800f1a0:	f7f1 f96e 	bl	8000480 <__aeabi_dcmpgt>
 800f1a4:	2800      	cmp	r0, #0
 800f1a6:	d000      	beq.n	800f1aa <_dtoa_r+0x63e>
 800f1a8:	e086      	b.n	800f2b8 <_dtoa_r+0x74c>
 800f1aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f1ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1ae:	2000      	movs	r0, #0
 800f1b0:	493f      	ldr	r1, [pc, #252]	; (800f2b0 <_dtoa_r+0x744>)
 800f1b2:	f7f3 fb51 	bl	8002858 <__aeabi_dsub>
 800f1b6:	0002      	movs	r2, r0
 800f1b8:	000b      	movs	r3, r1
 800f1ba:	0020      	movs	r0, r4
 800f1bc:	0029      	movs	r1, r5
 800f1be:	f7f1 f94b 	bl	8000458 <__aeabi_dcmplt>
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	d100      	bne.n	800f1c8 <_dtoa_r+0x65c>
 800f1c6:	e716      	b.n	800eff6 <_dtoa_r+0x48a>
 800f1c8:	9b08      	ldr	r3, [sp, #32]
 800f1ca:	001a      	movs	r2, r3
 800f1cc:	3a01      	subs	r2, #1
 800f1ce:	9208      	str	r2, [sp, #32]
 800f1d0:	7812      	ldrb	r2, [r2, #0]
 800f1d2:	2a30      	cmp	r2, #48	; 0x30
 800f1d4:	d0f8      	beq.n	800f1c8 <_dtoa_r+0x65c>
 800f1d6:	9308      	str	r3, [sp, #32]
 800f1d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1da:	9303      	str	r3, [sp, #12]
 800f1dc:	e046      	b.n	800f26c <_dtoa_r+0x700>
 800f1de:	2200      	movs	r2, #0
 800f1e0:	4b2e      	ldr	r3, [pc, #184]	; (800f29c <_dtoa_r+0x730>)
 800f1e2:	f7f3 f877 	bl	80022d4 <__aeabi_dmul>
 800f1e6:	0006      	movs	r6, r0
 800f1e8:	000f      	movs	r7, r1
 800f1ea:	e7b2      	b.n	800f152 <_dtoa_r+0x5e6>
 800f1ec:	9b06      	ldr	r3, [sp, #24]
 800f1ee:	9a06      	ldr	r2, [sp, #24]
 800f1f0:	930a      	str	r3, [sp, #40]	; 0x28
 800f1f2:	9b07      	ldr	r3, [sp, #28]
 800f1f4:	9c08      	ldr	r4, [sp, #32]
 800f1f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f1f8:	3b01      	subs	r3, #1
 800f1fa:	189b      	adds	r3, r3, r2
 800f1fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1fe:	0032      	movs	r2, r6
 800f200:	003b      	movs	r3, r7
 800f202:	0020      	movs	r0, r4
 800f204:	0029      	movs	r1, r5
 800f206:	f7f2 fc6b 	bl	8001ae0 <__aeabi_ddiv>
 800f20a:	f7f3 fec5 	bl	8002f98 <__aeabi_d2iz>
 800f20e:	9007      	str	r0, [sp, #28]
 800f210:	f7f3 fef8 	bl	8003004 <__aeabi_i2d>
 800f214:	0032      	movs	r2, r6
 800f216:	003b      	movs	r3, r7
 800f218:	f7f3 f85c 	bl	80022d4 <__aeabi_dmul>
 800f21c:	0002      	movs	r2, r0
 800f21e:	000b      	movs	r3, r1
 800f220:	0020      	movs	r0, r4
 800f222:	0029      	movs	r1, r5
 800f224:	f7f3 fb18 	bl	8002858 <__aeabi_dsub>
 800f228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f22a:	001a      	movs	r2, r3
 800f22c:	3201      	adds	r2, #1
 800f22e:	920a      	str	r2, [sp, #40]	; 0x28
 800f230:	9208      	str	r2, [sp, #32]
 800f232:	9a07      	ldr	r2, [sp, #28]
 800f234:	3230      	adds	r2, #48	; 0x30
 800f236:	701a      	strb	r2, [r3, #0]
 800f238:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d14f      	bne.n	800f2de <_dtoa_r+0x772>
 800f23e:	0002      	movs	r2, r0
 800f240:	000b      	movs	r3, r1
 800f242:	f7f2 f8ed 	bl	8001420 <__aeabi_dadd>
 800f246:	0032      	movs	r2, r6
 800f248:	003b      	movs	r3, r7
 800f24a:	0004      	movs	r4, r0
 800f24c:	000d      	movs	r5, r1
 800f24e:	f7f1 f917 	bl	8000480 <__aeabi_dcmpgt>
 800f252:	2800      	cmp	r0, #0
 800f254:	d12e      	bne.n	800f2b4 <_dtoa_r+0x748>
 800f256:	0032      	movs	r2, r6
 800f258:	003b      	movs	r3, r7
 800f25a:	0020      	movs	r0, r4
 800f25c:	0029      	movs	r1, r5
 800f25e:	f7f1 f8f5 	bl	800044c <__aeabi_dcmpeq>
 800f262:	2800      	cmp	r0, #0
 800f264:	d002      	beq.n	800f26c <_dtoa_r+0x700>
 800f266:	9b07      	ldr	r3, [sp, #28]
 800f268:	07de      	lsls	r6, r3, #31
 800f26a:	d423      	bmi.n	800f2b4 <_dtoa_r+0x748>
 800f26c:	9905      	ldr	r1, [sp, #20]
 800f26e:	9804      	ldr	r0, [sp, #16]
 800f270:	f000 fe86 	bl	800ff80 <_Bfree>
 800f274:	2300      	movs	r3, #0
 800f276:	9a08      	ldr	r2, [sp, #32]
 800f278:	7013      	strb	r3, [r2, #0]
 800f27a:	9b03      	ldr	r3, [sp, #12]
 800f27c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f27e:	3301      	adds	r3, #1
 800f280:	6013      	str	r3, [r2, #0]
 800f282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f284:	2b00      	cmp	r3, #0
 800f286:	d100      	bne.n	800f28a <_dtoa_r+0x71e>
 800f288:	e4ba      	b.n	800ec00 <_dtoa_r+0x94>
 800f28a:	9a08      	ldr	r2, [sp, #32]
 800f28c:	601a      	str	r2, [r3, #0]
 800f28e:	e4b7      	b.n	800ec00 <_dtoa_r+0x94>
 800f290:	08013920 	.word	0x08013920
 800f294:	080138f8 	.word	0x080138f8
 800f298:	3ff00000 	.word	0x3ff00000
 800f29c:	40240000 	.word	0x40240000
 800f2a0:	401c0000 	.word	0x401c0000
 800f2a4:	fcc00000 	.word	0xfcc00000
 800f2a8:	40140000 	.word	0x40140000
 800f2ac:	7cc00000 	.word	0x7cc00000
 800f2b0:	3fe00000 	.word	0x3fe00000
 800f2b4:	9b03      	ldr	r3, [sp, #12]
 800f2b6:	930e      	str	r3, [sp, #56]	; 0x38
 800f2b8:	9b08      	ldr	r3, [sp, #32]
 800f2ba:	9308      	str	r3, [sp, #32]
 800f2bc:	3b01      	subs	r3, #1
 800f2be:	781a      	ldrb	r2, [r3, #0]
 800f2c0:	2a39      	cmp	r2, #57	; 0x39
 800f2c2:	d108      	bne.n	800f2d6 <_dtoa_r+0x76a>
 800f2c4:	9a06      	ldr	r2, [sp, #24]
 800f2c6:	429a      	cmp	r2, r3
 800f2c8:	d1f7      	bne.n	800f2ba <_dtoa_r+0x74e>
 800f2ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f2cc:	9906      	ldr	r1, [sp, #24]
 800f2ce:	3201      	adds	r2, #1
 800f2d0:	920e      	str	r2, [sp, #56]	; 0x38
 800f2d2:	2230      	movs	r2, #48	; 0x30
 800f2d4:	700a      	strb	r2, [r1, #0]
 800f2d6:	781a      	ldrb	r2, [r3, #0]
 800f2d8:	3201      	adds	r2, #1
 800f2da:	701a      	strb	r2, [r3, #0]
 800f2dc:	e77c      	b.n	800f1d8 <_dtoa_r+0x66c>
 800f2de:	2200      	movs	r2, #0
 800f2e0:	4ba9      	ldr	r3, [pc, #676]	; (800f588 <_dtoa_r+0xa1c>)
 800f2e2:	f7f2 fff7 	bl	80022d4 <__aeabi_dmul>
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	0004      	movs	r4, r0
 800f2ec:	000d      	movs	r5, r1
 800f2ee:	f7f1 f8ad 	bl	800044c <__aeabi_dcmpeq>
 800f2f2:	2800      	cmp	r0, #0
 800f2f4:	d100      	bne.n	800f2f8 <_dtoa_r+0x78c>
 800f2f6:	e782      	b.n	800f1fe <_dtoa_r+0x692>
 800f2f8:	e7b8      	b.n	800f26c <_dtoa_r+0x700>
 800f2fa:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f2fc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f2fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f300:	2f00      	cmp	r7, #0
 800f302:	d012      	beq.n	800f32a <_dtoa_r+0x7be>
 800f304:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f306:	2a01      	cmp	r2, #1
 800f308:	dc6e      	bgt.n	800f3e8 <_dtoa_r+0x87c>
 800f30a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f30c:	2a00      	cmp	r2, #0
 800f30e:	d065      	beq.n	800f3dc <_dtoa_r+0x870>
 800f310:	4a9e      	ldr	r2, [pc, #632]	; (800f58c <_dtoa_r+0xa20>)
 800f312:	189b      	adds	r3, r3, r2
 800f314:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f316:	2101      	movs	r1, #1
 800f318:	18d2      	adds	r2, r2, r3
 800f31a:	920a      	str	r2, [sp, #40]	; 0x28
 800f31c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f31e:	9804      	ldr	r0, [sp, #16]
 800f320:	18d3      	adds	r3, r2, r3
 800f322:	930c      	str	r3, [sp, #48]	; 0x30
 800f324:	f000 ff28 	bl	8010178 <__i2b>
 800f328:	0007      	movs	r7, r0
 800f32a:	2c00      	cmp	r4, #0
 800f32c:	d00e      	beq.n	800f34c <_dtoa_r+0x7e0>
 800f32e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f330:	2b00      	cmp	r3, #0
 800f332:	dd0b      	ble.n	800f34c <_dtoa_r+0x7e0>
 800f334:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f336:	0023      	movs	r3, r4
 800f338:	4294      	cmp	r4, r2
 800f33a:	dd00      	ble.n	800f33e <_dtoa_r+0x7d2>
 800f33c:	0013      	movs	r3, r2
 800f33e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f340:	1ae4      	subs	r4, r4, r3
 800f342:	1ad2      	subs	r2, r2, r3
 800f344:	920a      	str	r2, [sp, #40]	; 0x28
 800f346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f348:	1ad3      	subs	r3, r2, r3
 800f34a:	930c      	str	r3, [sp, #48]	; 0x30
 800f34c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d01e      	beq.n	800f390 <_dtoa_r+0x824>
 800f352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f354:	2b00      	cmp	r3, #0
 800f356:	d05c      	beq.n	800f412 <_dtoa_r+0x8a6>
 800f358:	2d00      	cmp	r5, #0
 800f35a:	dd10      	ble.n	800f37e <_dtoa_r+0x812>
 800f35c:	0039      	movs	r1, r7
 800f35e:	002a      	movs	r2, r5
 800f360:	9804      	ldr	r0, [sp, #16]
 800f362:	f000 ffd1 	bl	8010308 <__pow5mult>
 800f366:	9a05      	ldr	r2, [sp, #20]
 800f368:	0001      	movs	r1, r0
 800f36a:	0007      	movs	r7, r0
 800f36c:	9804      	ldr	r0, [sp, #16]
 800f36e:	f000 ff1b 	bl	80101a8 <__multiply>
 800f372:	0006      	movs	r6, r0
 800f374:	9905      	ldr	r1, [sp, #20]
 800f376:	9804      	ldr	r0, [sp, #16]
 800f378:	f000 fe02 	bl	800ff80 <_Bfree>
 800f37c:	9605      	str	r6, [sp, #20]
 800f37e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f380:	1b5a      	subs	r2, r3, r5
 800f382:	42ab      	cmp	r3, r5
 800f384:	d004      	beq.n	800f390 <_dtoa_r+0x824>
 800f386:	9905      	ldr	r1, [sp, #20]
 800f388:	9804      	ldr	r0, [sp, #16]
 800f38a:	f000 ffbd 	bl	8010308 <__pow5mult>
 800f38e:	9005      	str	r0, [sp, #20]
 800f390:	2101      	movs	r1, #1
 800f392:	9804      	ldr	r0, [sp, #16]
 800f394:	f000 fef0 	bl	8010178 <__i2b>
 800f398:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f39a:	0006      	movs	r6, r0
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	dd3a      	ble.n	800f416 <_dtoa_r+0x8aa>
 800f3a0:	001a      	movs	r2, r3
 800f3a2:	0001      	movs	r1, r0
 800f3a4:	9804      	ldr	r0, [sp, #16]
 800f3a6:	f000 ffaf 	bl	8010308 <__pow5mult>
 800f3aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f3ac:	0006      	movs	r6, r0
 800f3ae:	2500      	movs	r5, #0
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	dc38      	bgt.n	800f426 <_dtoa_r+0x8ba>
 800f3b4:	2500      	movs	r5, #0
 800f3b6:	9b08      	ldr	r3, [sp, #32]
 800f3b8:	42ab      	cmp	r3, r5
 800f3ba:	d130      	bne.n	800f41e <_dtoa_r+0x8b2>
 800f3bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3be:	031b      	lsls	r3, r3, #12
 800f3c0:	42ab      	cmp	r3, r5
 800f3c2:	d12c      	bne.n	800f41e <_dtoa_r+0x8b2>
 800f3c4:	4b72      	ldr	r3, [pc, #456]	; (800f590 <_dtoa_r+0xa24>)
 800f3c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3c8:	4213      	tst	r3, r2
 800f3ca:	d028      	beq.n	800f41e <_dtoa_r+0x8b2>
 800f3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3ce:	3501      	adds	r5, #1
 800f3d0:	3301      	adds	r3, #1
 800f3d2:	930a      	str	r3, [sp, #40]	; 0x28
 800f3d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	930c      	str	r3, [sp, #48]	; 0x30
 800f3da:	e020      	b.n	800f41e <_dtoa_r+0x8b2>
 800f3dc:	2336      	movs	r3, #54	; 0x36
 800f3de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f3e0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f3e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f3e4:	1a9b      	subs	r3, r3, r2
 800f3e6:	e795      	b.n	800f314 <_dtoa_r+0x7a8>
 800f3e8:	9b07      	ldr	r3, [sp, #28]
 800f3ea:	1e5d      	subs	r5, r3, #1
 800f3ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3ee:	42ab      	cmp	r3, r5
 800f3f0:	db07      	blt.n	800f402 <_dtoa_r+0x896>
 800f3f2:	1b5d      	subs	r5, r3, r5
 800f3f4:	9b07      	ldr	r3, [sp, #28]
 800f3f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	da8b      	bge.n	800f314 <_dtoa_r+0x7a8>
 800f3fc:	1ae4      	subs	r4, r4, r3
 800f3fe:	2300      	movs	r3, #0
 800f400:	e788      	b.n	800f314 <_dtoa_r+0x7a8>
 800f402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f404:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f406:	1aeb      	subs	r3, r5, r3
 800f408:	18d3      	adds	r3, r2, r3
 800f40a:	950d      	str	r5, [sp, #52]	; 0x34
 800f40c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f40e:	2500      	movs	r5, #0
 800f410:	e7f0      	b.n	800f3f4 <_dtoa_r+0x888>
 800f412:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f414:	e7b7      	b.n	800f386 <_dtoa_r+0x81a>
 800f416:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f418:	2500      	movs	r5, #0
 800f41a:	2b01      	cmp	r3, #1
 800f41c:	ddca      	ble.n	800f3b4 <_dtoa_r+0x848>
 800f41e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f420:	2001      	movs	r0, #1
 800f422:	2b00      	cmp	r3, #0
 800f424:	d008      	beq.n	800f438 <_dtoa_r+0x8cc>
 800f426:	6933      	ldr	r3, [r6, #16]
 800f428:	3303      	adds	r3, #3
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	18f3      	adds	r3, r6, r3
 800f42e:	6858      	ldr	r0, [r3, #4]
 800f430:	f000 fe5a 	bl	80100e8 <__hi0bits>
 800f434:	2320      	movs	r3, #32
 800f436:	1a18      	subs	r0, r3, r0
 800f438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f43a:	1818      	adds	r0, r3, r0
 800f43c:	0002      	movs	r2, r0
 800f43e:	231f      	movs	r3, #31
 800f440:	401a      	ands	r2, r3
 800f442:	4218      	tst	r0, r3
 800f444:	d047      	beq.n	800f4d6 <_dtoa_r+0x96a>
 800f446:	3301      	adds	r3, #1
 800f448:	1a9b      	subs	r3, r3, r2
 800f44a:	2b04      	cmp	r3, #4
 800f44c:	dd3f      	ble.n	800f4ce <_dtoa_r+0x962>
 800f44e:	231c      	movs	r3, #28
 800f450:	1a9b      	subs	r3, r3, r2
 800f452:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f454:	18e4      	adds	r4, r4, r3
 800f456:	18d2      	adds	r2, r2, r3
 800f458:	920a      	str	r2, [sp, #40]	; 0x28
 800f45a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f45c:	18d3      	adds	r3, r2, r3
 800f45e:	930c      	str	r3, [sp, #48]	; 0x30
 800f460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f462:	2b00      	cmp	r3, #0
 800f464:	dd05      	ble.n	800f472 <_dtoa_r+0x906>
 800f466:	001a      	movs	r2, r3
 800f468:	9905      	ldr	r1, [sp, #20]
 800f46a:	9804      	ldr	r0, [sp, #16]
 800f46c:	f000 ffa8 	bl	80103c0 <__lshift>
 800f470:	9005      	str	r0, [sp, #20]
 800f472:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f474:	2b00      	cmp	r3, #0
 800f476:	dd05      	ble.n	800f484 <_dtoa_r+0x918>
 800f478:	0031      	movs	r1, r6
 800f47a:	001a      	movs	r2, r3
 800f47c:	9804      	ldr	r0, [sp, #16]
 800f47e:	f000 ff9f 	bl	80103c0 <__lshift>
 800f482:	0006      	movs	r6, r0
 800f484:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f486:	2b00      	cmp	r3, #0
 800f488:	d027      	beq.n	800f4da <_dtoa_r+0x96e>
 800f48a:	0031      	movs	r1, r6
 800f48c:	9805      	ldr	r0, [sp, #20]
 800f48e:	f001 f805 	bl	801049c <__mcmp>
 800f492:	2800      	cmp	r0, #0
 800f494:	da21      	bge.n	800f4da <_dtoa_r+0x96e>
 800f496:	9b03      	ldr	r3, [sp, #12]
 800f498:	220a      	movs	r2, #10
 800f49a:	3b01      	subs	r3, #1
 800f49c:	9303      	str	r3, [sp, #12]
 800f49e:	9905      	ldr	r1, [sp, #20]
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	9804      	ldr	r0, [sp, #16]
 800f4a4:	f000 fd90 	bl	800ffc8 <__multadd>
 800f4a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4aa:	9005      	str	r0, [sp, #20]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d100      	bne.n	800f4b2 <_dtoa_r+0x946>
 800f4b0:	e15d      	b.n	800f76e <_dtoa_r+0xc02>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	0039      	movs	r1, r7
 800f4b6:	220a      	movs	r2, #10
 800f4b8:	9804      	ldr	r0, [sp, #16]
 800f4ba:	f000 fd85 	bl	800ffc8 <__multadd>
 800f4be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4c0:	0007      	movs	r7, r0
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	dc49      	bgt.n	800f55a <_dtoa_r+0x9ee>
 800f4c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f4c8:	2b02      	cmp	r3, #2
 800f4ca:	dc0e      	bgt.n	800f4ea <_dtoa_r+0x97e>
 800f4cc:	e045      	b.n	800f55a <_dtoa_r+0x9ee>
 800f4ce:	2b04      	cmp	r3, #4
 800f4d0:	d0c6      	beq.n	800f460 <_dtoa_r+0x8f4>
 800f4d2:	331c      	adds	r3, #28
 800f4d4:	e7bd      	b.n	800f452 <_dtoa_r+0x8e6>
 800f4d6:	0013      	movs	r3, r2
 800f4d8:	e7fb      	b.n	800f4d2 <_dtoa_r+0x966>
 800f4da:	9b07      	ldr	r3, [sp, #28]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	dc36      	bgt.n	800f54e <_dtoa_r+0x9e2>
 800f4e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f4e2:	2b02      	cmp	r3, #2
 800f4e4:	dd33      	ble.n	800f54e <_dtoa_r+0x9e2>
 800f4e6:	9b07      	ldr	r3, [sp, #28]
 800f4e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f4ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d10c      	bne.n	800f50a <_dtoa_r+0x99e>
 800f4f0:	0031      	movs	r1, r6
 800f4f2:	2205      	movs	r2, #5
 800f4f4:	9804      	ldr	r0, [sp, #16]
 800f4f6:	f000 fd67 	bl	800ffc8 <__multadd>
 800f4fa:	0006      	movs	r6, r0
 800f4fc:	0001      	movs	r1, r0
 800f4fe:	9805      	ldr	r0, [sp, #20]
 800f500:	f000 ffcc 	bl	801049c <__mcmp>
 800f504:	2800      	cmp	r0, #0
 800f506:	dd00      	ble.n	800f50a <_dtoa_r+0x99e>
 800f508:	e59f      	b.n	800f04a <_dtoa_r+0x4de>
 800f50a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f50c:	43db      	mvns	r3, r3
 800f50e:	9303      	str	r3, [sp, #12]
 800f510:	9b06      	ldr	r3, [sp, #24]
 800f512:	9308      	str	r3, [sp, #32]
 800f514:	2500      	movs	r5, #0
 800f516:	0031      	movs	r1, r6
 800f518:	9804      	ldr	r0, [sp, #16]
 800f51a:	f000 fd31 	bl	800ff80 <_Bfree>
 800f51e:	2f00      	cmp	r7, #0
 800f520:	d100      	bne.n	800f524 <_dtoa_r+0x9b8>
 800f522:	e6a3      	b.n	800f26c <_dtoa_r+0x700>
 800f524:	2d00      	cmp	r5, #0
 800f526:	d005      	beq.n	800f534 <_dtoa_r+0x9c8>
 800f528:	42bd      	cmp	r5, r7
 800f52a:	d003      	beq.n	800f534 <_dtoa_r+0x9c8>
 800f52c:	0029      	movs	r1, r5
 800f52e:	9804      	ldr	r0, [sp, #16]
 800f530:	f000 fd26 	bl	800ff80 <_Bfree>
 800f534:	0039      	movs	r1, r7
 800f536:	9804      	ldr	r0, [sp, #16]
 800f538:	f000 fd22 	bl	800ff80 <_Bfree>
 800f53c:	e696      	b.n	800f26c <_dtoa_r+0x700>
 800f53e:	2600      	movs	r6, #0
 800f540:	0037      	movs	r7, r6
 800f542:	e7e2      	b.n	800f50a <_dtoa_r+0x99e>
 800f544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f546:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800f548:	9303      	str	r3, [sp, #12]
 800f54a:	0037      	movs	r7, r6
 800f54c:	e57d      	b.n	800f04a <_dtoa_r+0x4de>
 800f54e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f550:	2b00      	cmp	r3, #0
 800f552:	d100      	bne.n	800f556 <_dtoa_r+0x9ea>
 800f554:	e0c3      	b.n	800f6de <_dtoa_r+0xb72>
 800f556:	9b07      	ldr	r3, [sp, #28]
 800f558:	930b      	str	r3, [sp, #44]	; 0x2c
 800f55a:	2c00      	cmp	r4, #0
 800f55c:	dd05      	ble.n	800f56a <_dtoa_r+0x9fe>
 800f55e:	0039      	movs	r1, r7
 800f560:	0022      	movs	r2, r4
 800f562:	9804      	ldr	r0, [sp, #16]
 800f564:	f000 ff2c 	bl	80103c0 <__lshift>
 800f568:	0007      	movs	r7, r0
 800f56a:	0038      	movs	r0, r7
 800f56c:	2d00      	cmp	r5, #0
 800f56e:	d024      	beq.n	800f5ba <_dtoa_r+0xa4e>
 800f570:	6879      	ldr	r1, [r7, #4]
 800f572:	9804      	ldr	r0, [sp, #16]
 800f574:	f000 fcc0 	bl	800fef8 <_Balloc>
 800f578:	1e04      	subs	r4, r0, #0
 800f57a:	d111      	bne.n	800f5a0 <_dtoa_r+0xa34>
 800f57c:	0022      	movs	r2, r4
 800f57e:	4b05      	ldr	r3, [pc, #20]	; (800f594 <_dtoa_r+0xa28>)
 800f580:	4805      	ldr	r0, [pc, #20]	; (800f598 <_dtoa_r+0xa2c>)
 800f582:	4906      	ldr	r1, [pc, #24]	; (800f59c <_dtoa_r+0xa30>)
 800f584:	f7ff fb07 	bl	800eb96 <_dtoa_r+0x2a>
 800f588:	40240000 	.word	0x40240000
 800f58c:	00000433 	.word	0x00000433
 800f590:	7ff00000 	.word	0x7ff00000
 800f594:	0801382c 	.word	0x0801382c
 800f598:	080137d4 	.word	0x080137d4
 800f59c:	000002ef 	.word	0x000002ef
 800f5a0:	0039      	movs	r1, r7
 800f5a2:	693a      	ldr	r2, [r7, #16]
 800f5a4:	310c      	adds	r1, #12
 800f5a6:	3202      	adds	r2, #2
 800f5a8:	0092      	lsls	r2, r2, #2
 800f5aa:	300c      	adds	r0, #12
 800f5ac:	f7ff fa1c 	bl	800e9e8 <memcpy>
 800f5b0:	2201      	movs	r2, #1
 800f5b2:	0021      	movs	r1, r4
 800f5b4:	9804      	ldr	r0, [sp, #16]
 800f5b6:	f000 ff03 	bl	80103c0 <__lshift>
 800f5ba:	9b06      	ldr	r3, [sp, #24]
 800f5bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f5be:	9307      	str	r3, [sp, #28]
 800f5c0:	3b01      	subs	r3, #1
 800f5c2:	189b      	adds	r3, r3, r2
 800f5c4:	2201      	movs	r2, #1
 800f5c6:	003d      	movs	r5, r7
 800f5c8:	0007      	movs	r7, r0
 800f5ca:	930e      	str	r3, [sp, #56]	; 0x38
 800f5cc:	9b08      	ldr	r3, [sp, #32]
 800f5ce:	4013      	ands	r3, r2
 800f5d0:	930d      	str	r3, [sp, #52]	; 0x34
 800f5d2:	0031      	movs	r1, r6
 800f5d4:	9805      	ldr	r0, [sp, #20]
 800f5d6:	f7ff fa39 	bl	800ea4c <quorem>
 800f5da:	0029      	movs	r1, r5
 800f5dc:	0004      	movs	r4, r0
 800f5de:	900b      	str	r0, [sp, #44]	; 0x2c
 800f5e0:	9805      	ldr	r0, [sp, #20]
 800f5e2:	f000 ff5b 	bl	801049c <__mcmp>
 800f5e6:	003a      	movs	r2, r7
 800f5e8:	900c      	str	r0, [sp, #48]	; 0x30
 800f5ea:	0031      	movs	r1, r6
 800f5ec:	9804      	ldr	r0, [sp, #16]
 800f5ee:	f000 ff71 	bl	80104d4 <__mdiff>
 800f5f2:	2201      	movs	r2, #1
 800f5f4:	68c3      	ldr	r3, [r0, #12]
 800f5f6:	3430      	adds	r4, #48	; 0x30
 800f5f8:	9008      	str	r0, [sp, #32]
 800f5fa:	920a      	str	r2, [sp, #40]	; 0x28
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d104      	bne.n	800f60a <_dtoa_r+0xa9e>
 800f600:	0001      	movs	r1, r0
 800f602:	9805      	ldr	r0, [sp, #20]
 800f604:	f000 ff4a 	bl	801049c <__mcmp>
 800f608:	900a      	str	r0, [sp, #40]	; 0x28
 800f60a:	9908      	ldr	r1, [sp, #32]
 800f60c:	9804      	ldr	r0, [sp, #16]
 800f60e:	f000 fcb7 	bl	800ff80 <_Bfree>
 800f612:	9b07      	ldr	r3, [sp, #28]
 800f614:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f616:	3301      	adds	r3, #1
 800f618:	9308      	str	r3, [sp, #32]
 800f61a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f61c:	4313      	orrs	r3, r2
 800f61e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f620:	4313      	orrs	r3, r2
 800f622:	d109      	bne.n	800f638 <_dtoa_r+0xacc>
 800f624:	2c39      	cmp	r4, #57	; 0x39
 800f626:	d022      	beq.n	800f66e <_dtoa_r+0xb02>
 800f628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	dd01      	ble.n	800f632 <_dtoa_r+0xac6>
 800f62e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f630:	3431      	adds	r4, #49	; 0x31
 800f632:	9b07      	ldr	r3, [sp, #28]
 800f634:	701c      	strb	r4, [r3, #0]
 800f636:	e76e      	b.n	800f516 <_dtoa_r+0x9aa>
 800f638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	db04      	blt.n	800f648 <_dtoa_r+0xadc>
 800f63e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f640:	4313      	orrs	r3, r2
 800f642:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f644:	4313      	orrs	r3, r2
 800f646:	d11e      	bne.n	800f686 <_dtoa_r+0xb1a>
 800f648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	ddf1      	ble.n	800f632 <_dtoa_r+0xac6>
 800f64e:	9905      	ldr	r1, [sp, #20]
 800f650:	2201      	movs	r2, #1
 800f652:	9804      	ldr	r0, [sp, #16]
 800f654:	f000 feb4 	bl	80103c0 <__lshift>
 800f658:	0031      	movs	r1, r6
 800f65a:	9005      	str	r0, [sp, #20]
 800f65c:	f000 ff1e 	bl	801049c <__mcmp>
 800f660:	2800      	cmp	r0, #0
 800f662:	dc02      	bgt.n	800f66a <_dtoa_r+0xafe>
 800f664:	d1e5      	bne.n	800f632 <_dtoa_r+0xac6>
 800f666:	07e3      	lsls	r3, r4, #31
 800f668:	d5e3      	bpl.n	800f632 <_dtoa_r+0xac6>
 800f66a:	2c39      	cmp	r4, #57	; 0x39
 800f66c:	d1df      	bne.n	800f62e <_dtoa_r+0xac2>
 800f66e:	2339      	movs	r3, #57	; 0x39
 800f670:	9a07      	ldr	r2, [sp, #28]
 800f672:	7013      	strb	r3, [r2, #0]
 800f674:	9b08      	ldr	r3, [sp, #32]
 800f676:	9308      	str	r3, [sp, #32]
 800f678:	3b01      	subs	r3, #1
 800f67a:	781a      	ldrb	r2, [r3, #0]
 800f67c:	2a39      	cmp	r2, #57	; 0x39
 800f67e:	d063      	beq.n	800f748 <_dtoa_r+0xbdc>
 800f680:	3201      	adds	r2, #1
 800f682:	701a      	strb	r2, [r3, #0]
 800f684:	e747      	b.n	800f516 <_dtoa_r+0x9aa>
 800f686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f688:	2b00      	cmp	r3, #0
 800f68a:	dd03      	ble.n	800f694 <_dtoa_r+0xb28>
 800f68c:	2c39      	cmp	r4, #57	; 0x39
 800f68e:	d0ee      	beq.n	800f66e <_dtoa_r+0xb02>
 800f690:	3401      	adds	r4, #1
 800f692:	e7ce      	b.n	800f632 <_dtoa_r+0xac6>
 800f694:	9b07      	ldr	r3, [sp, #28]
 800f696:	9a07      	ldr	r2, [sp, #28]
 800f698:	701c      	strb	r4, [r3, #0]
 800f69a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d03e      	beq.n	800f71e <_dtoa_r+0xbb2>
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	220a      	movs	r2, #10
 800f6a4:	9905      	ldr	r1, [sp, #20]
 800f6a6:	9804      	ldr	r0, [sp, #16]
 800f6a8:	f000 fc8e 	bl	800ffc8 <__multadd>
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	9005      	str	r0, [sp, #20]
 800f6b0:	220a      	movs	r2, #10
 800f6b2:	0029      	movs	r1, r5
 800f6b4:	9804      	ldr	r0, [sp, #16]
 800f6b6:	42bd      	cmp	r5, r7
 800f6b8:	d106      	bne.n	800f6c8 <_dtoa_r+0xb5c>
 800f6ba:	f000 fc85 	bl	800ffc8 <__multadd>
 800f6be:	0005      	movs	r5, r0
 800f6c0:	0007      	movs	r7, r0
 800f6c2:	9b08      	ldr	r3, [sp, #32]
 800f6c4:	9307      	str	r3, [sp, #28]
 800f6c6:	e784      	b.n	800f5d2 <_dtoa_r+0xa66>
 800f6c8:	f000 fc7e 	bl	800ffc8 <__multadd>
 800f6cc:	0039      	movs	r1, r7
 800f6ce:	0005      	movs	r5, r0
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	220a      	movs	r2, #10
 800f6d4:	9804      	ldr	r0, [sp, #16]
 800f6d6:	f000 fc77 	bl	800ffc8 <__multadd>
 800f6da:	0007      	movs	r7, r0
 800f6dc:	e7f1      	b.n	800f6c2 <_dtoa_r+0xb56>
 800f6de:	9b07      	ldr	r3, [sp, #28]
 800f6e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f6e2:	2500      	movs	r5, #0
 800f6e4:	0031      	movs	r1, r6
 800f6e6:	9805      	ldr	r0, [sp, #20]
 800f6e8:	f7ff f9b0 	bl	800ea4c <quorem>
 800f6ec:	9b06      	ldr	r3, [sp, #24]
 800f6ee:	3030      	adds	r0, #48	; 0x30
 800f6f0:	5558      	strb	r0, [r3, r5]
 800f6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6f4:	3501      	adds	r5, #1
 800f6f6:	0004      	movs	r4, r0
 800f6f8:	42ab      	cmp	r3, r5
 800f6fa:	dd07      	ble.n	800f70c <_dtoa_r+0xba0>
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	220a      	movs	r2, #10
 800f700:	9905      	ldr	r1, [sp, #20]
 800f702:	9804      	ldr	r0, [sp, #16]
 800f704:	f000 fc60 	bl	800ffc8 <__multadd>
 800f708:	9005      	str	r0, [sp, #20]
 800f70a:	e7eb      	b.n	800f6e4 <_dtoa_r+0xb78>
 800f70c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f70e:	2301      	movs	r3, #1
 800f710:	2a00      	cmp	r2, #0
 800f712:	dd00      	ble.n	800f716 <_dtoa_r+0xbaa>
 800f714:	0013      	movs	r3, r2
 800f716:	2500      	movs	r5, #0
 800f718:	9a06      	ldr	r2, [sp, #24]
 800f71a:	18d3      	adds	r3, r2, r3
 800f71c:	9308      	str	r3, [sp, #32]
 800f71e:	9905      	ldr	r1, [sp, #20]
 800f720:	2201      	movs	r2, #1
 800f722:	9804      	ldr	r0, [sp, #16]
 800f724:	f000 fe4c 	bl	80103c0 <__lshift>
 800f728:	0031      	movs	r1, r6
 800f72a:	9005      	str	r0, [sp, #20]
 800f72c:	f000 feb6 	bl	801049c <__mcmp>
 800f730:	2800      	cmp	r0, #0
 800f732:	dc9f      	bgt.n	800f674 <_dtoa_r+0xb08>
 800f734:	d101      	bne.n	800f73a <_dtoa_r+0xbce>
 800f736:	07e4      	lsls	r4, r4, #31
 800f738:	d49c      	bmi.n	800f674 <_dtoa_r+0xb08>
 800f73a:	9b08      	ldr	r3, [sp, #32]
 800f73c:	9308      	str	r3, [sp, #32]
 800f73e:	3b01      	subs	r3, #1
 800f740:	781a      	ldrb	r2, [r3, #0]
 800f742:	2a30      	cmp	r2, #48	; 0x30
 800f744:	d0fa      	beq.n	800f73c <_dtoa_r+0xbd0>
 800f746:	e6e6      	b.n	800f516 <_dtoa_r+0x9aa>
 800f748:	9a06      	ldr	r2, [sp, #24]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d193      	bne.n	800f676 <_dtoa_r+0xb0a>
 800f74e:	9b03      	ldr	r3, [sp, #12]
 800f750:	3301      	adds	r3, #1
 800f752:	9303      	str	r3, [sp, #12]
 800f754:	2331      	movs	r3, #49	; 0x31
 800f756:	7013      	strb	r3, [r2, #0]
 800f758:	e6dd      	b.n	800f516 <_dtoa_r+0x9aa>
 800f75a:	4b09      	ldr	r3, [pc, #36]	; (800f780 <_dtoa_r+0xc14>)
 800f75c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f75e:	9306      	str	r3, [sp, #24]
 800f760:	4b08      	ldr	r3, [pc, #32]	; (800f784 <_dtoa_r+0xc18>)
 800f762:	2a00      	cmp	r2, #0
 800f764:	d001      	beq.n	800f76a <_dtoa_r+0xbfe>
 800f766:	f7ff fa49 	bl	800ebfc <_dtoa_r+0x90>
 800f76a:	f7ff fa49 	bl	800ec00 <_dtoa_r+0x94>
 800f76e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f770:	2b00      	cmp	r3, #0
 800f772:	dcb6      	bgt.n	800f6e2 <_dtoa_r+0xb76>
 800f774:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f776:	2b02      	cmp	r3, #2
 800f778:	dd00      	ble.n	800f77c <_dtoa_r+0xc10>
 800f77a:	e6b6      	b.n	800f4ea <_dtoa_r+0x97e>
 800f77c:	e7b1      	b.n	800f6e2 <_dtoa_r+0xb76>
 800f77e:	46c0      	nop			; (mov r8, r8)
 800f780:	080137c7 	.word	0x080137c7
 800f784:	080137cf 	.word	0x080137cf

0800f788 <_free_r>:
 800f788:	b570      	push	{r4, r5, r6, lr}
 800f78a:	0005      	movs	r5, r0
 800f78c:	2900      	cmp	r1, #0
 800f78e:	d010      	beq.n	800f7b2 <_free_r+0x2a>
 800f790:	1f0c      	subs	r4, r1, #4
 800f792:	6823      	ldr	r3, [r4, #0]
 800f794:	2b00      	cmp	r3, #0
 800f796:	da00      	bge.n	800f79a <_free_r+0x12>
 800f798:	18e4      	adds	r4, r4, r3
 800f79a:	0028      	movs	r0, r5
 800f79c:	f7fd f88a 	bl	800c8b4 <__malloc_lock>
 800f7a0:	4a1d      	ldr	r2, [pc, #116]	; (800f818 <_free_r+0x90>)
 800f7a2:	6813      	ldr	r3, [r2, #0]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d105      	bne.n	800f7b4 <_free_r+0x2c>
 800f7a8:	6063      	str	r3, [r4, #4]
 800f7aa:	6014      	str	r4, [r2, #0]
 800f7ac:	0028      	movs	r0, r5
 800f7ae:	f7fd f889 	bl	800c8c4 <__malloc_unlock>
 800f7b2:	bd70      	pop	{r4, r5, r6, pc}
 800f7b4:	42a3      	cmp	r3, r4
 800f7b6:	d908      	bls.n	800f7ca <_free_r+0x42>
 800f7b8:	6820      	ldr	r0, [r4, #0]
 800f7ba:	1821      	adds	r1, r4, r0
 800f7bc:	428b      	cmp	r3, r1
 800f7be:	d1f3      	bne.n	800f7a8 <_free_r+0x20>
 800f7c0:	6819      	ldr	r1, [r3, #0]
 800f7c2:	685b      	ldr	r3, [r3, #4]
 800f7c4:	1809      	adds	r1, r1, r0
 800f7c6:	6021      	str	r1, [r4, #0]
 800f7c8:	e7ee      	b.n	800f7a8 <_free_r+0x20>
 800f7ca:	001a      	movs	r2, r3
 800f7cc:	685b      	ldr	r3, [r3, #4]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d001      	beq.n	800f7d6 <_free_r+0x4e>
 800f7d2:	42a3      	cmp	r3, r4
 800f7d4:	d9f9      	bls.n	800f7ca <_free_r+0x42>
 800f7d6:	6811      	ldr	r1, [r2, #0]
 800f7d8:	1850      	adds	r0, r2, r1
 800f7da:	42a0      	cmp	r0, r4
 800f7dc:	d10b      	bne.n	800f7f6 <_free_r+0x6e>
 800f7de:	6820      	ldr	r0, [r4, #0]
 800f7e0:	1809      	adds	r1, r1, r0
 800f7e2:	1850      	adds	r0, r2, r1
 800f7e4:	6011      	str	r1, [r2, #0]
 800f7e6:	4283      	cmp	r3, r0
 800f7e8:	d1e0      	bne.n	800f7ac <_free_r+0x24>
 800f7ea:	6818      	ldr	r0, [r3, #0]
 800f7ec:	685b      	ldr	r3, [r3, #4]
 800f7ee:	1841      	adds	r1, r0, r1
 800f7f0:	6011      	str	r1, [r2, #0]
 800f7f2:	6053      	str	r3, [r2, #4]
 800f7f4:	e7da      	b.n	800f7ac <_free_r+0x24>
 800f7f6:	42a0      	cmp	r0, r4
 800f7f8:	d902      	bls.n	800f800 <_free_r+0x78>
 800f7fa:	230c      	movs	r3, #12
 800f7fc:	602b      	str	r3, [r5, #0]
 800f7fe:	e7d5      	b.n	800f7ac <_free_r+0x24>
 800f800:	6820      	ldr	r0, [r4, #0]
 800f802:	1821      	adds	r1, r4, r0
 800f804:	428b      	cmp	r3, r1
 800f806:	d103      	bne.n	800f810 <_free_r+0x88>
 800f808:	6819      	ldr	r1, [r3, #0]
 800f80a:	685b      	ldr	r3, [r3, #4]
 800f80c:	1809      	adds	r1, r1, r0
 800f80e:	6021      	str	r1, [r4, #0]
 800f810:	6063      	str	r3, [r4, #4]
 800f812:	6054      	str	r4, [r2, #4]
 800f814:	e7ca      	b.n	800f7ac <_free_r+0x24>
 800f816:	46c0      	nop			; (mov r8, r8)
 800f818:	20006508 	.word	0x20006508

0800f81c <rshift>:
 800f81c:	0002      	movs	r2, r0
 800f81e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f820:	6904      	ldr	r4, [r0, #16]
 800f822:	114b      	asrs	r3, r1, #5
 800f824:	b085      	sub	sp, #20
 800f826:	3214      	adds	r2, #20
 800f828:	9302      	str	r3, [sp, #8]
 800f82a:	114d      	asrs	r5, r1, #5
 800f82c:	0013      	movs	r3, r2
 800f82e:	42ac      	cmp	r4, r5
 800f830:	dd32      	ble.n	800f898 <rshift+0x7c>
 800f832:	261f      	movs	r6, #31
 800f834:	000f      	movs	r7, r1
 800f836:	114b      	asrs	r3, r1, #5
 800f838:	009b      	lsls	r3, r3, #2
 800f83a:	00a5      	lsls	r5, r4, #2
 800f83c:	18d3      	adds	r3, r2, r3
 800f83e:	4037      	ands	r7, r6
 800f840:	1955      	adds	r5, r2, r5
 800f842:	9300      	str	r3, [sp, #0]
 800f844:	9701      	str	r7, [sp, #4]
 800f846:	4231      	tst	r1, r6
 800f848:	d10d      	bne.n	800f866 <rshift+0x4a>
 800f84a:	0016      	movs	r6, r2
 800f84c:	0019      	movs	r1, r3
 800f84e:	428d      	cmp	r5, r1
 800f850:	d836      	bhi.n	800f8c0 <rshift+0xa4>
 800f852:	9900      	ldr	r1, [sp, #0]
 800f854:	2300      	movs	r3, #0
 800f856:	3903      	subs	r1, #3
 800f858:	428d      	cmp	r5, r1
 800f85a:	d302      	bcc.n	800f862 <rshift+0x46>
 800f85c:	9b02      	ldr	r3, [sp, #8]
 800f85e:	1ae4      	subs	r4, r4, r3
 800f860:	00a3      	lsls	r3, r4, #2
 800f862:	18d3      	adds	r3, r2, r3
 800f864:	e018      	b.n	800f898 <rshift+0x7c>
 800f866:	2120      	movs	r1, #32
 800f868:	9e01      	ldr	r6, [sp, #4]
 800f86a:	9f01      	ldr	r7, [sp, #4]
 800f86c:	1b89      	subs	r1, r1, r6
 800f86e:	9e00      	ldr	r6, [sp, #0]
 800f870:	9103      	str	r1, [sp, #12]
 800f872:	ce02      	ldmia	r6!, {r1}
 800f874:	4694      	mov	ip, r2
 800f876:	40f9      	lsrs	r1, r7
 800f878:	42b5      	cmp	r5, r6
 800f87a:	d816      	bhi.n	800f8aa <rshift+0x8e>
 800f87c:	9e00      	ldr	r6, [sp, #0]
 800f87e:	2300      	movs	r3, #0
 800f880:	3601      	adds	r6, #1
 800f882:	42b5      	cmp	r5, r6
 800f884:	d303      	bcc.n	800f88e <rshift+0x72>
 800f886:	9b02      	ldr	r3, [sp, #8]
 800f888:	1ae3      	subs	r3, r4, r3
 800f88a:	009b      	lsls	r3, r3, #2
 800f88c:	3b04      	subs	r3, #4
 800f88e:	18d3      	adds	r3, r2, r3
 800f890:	6019      	str	r1, [r3, #0]
 800f892:	2900      	cmp	r1, #0
 800f894:	d000      	beq.n	800f898 <rshift+0x7c>
 800f896:	3304      	adds	r3, #4
 800f898:	1a99      	subs	r1, r3, r2
 800f89a:	1089      	asrs	r1, r1, #2
 800f89c:	6101      	str	r1, [r0, #16]
 800f89e:	4293      	cmp	r3, r2
 800f8a0:	d101      	bne.n	800f8a6 <rshift+0x8a>
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	6143      	str	r3, [r0, #20]
 800f8a6:	b005      	add	sp, #20
 800f8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8aa:	6837      	ldr	r7, [r6, #0]
 800f8ac:	9b03      	ldr	r3, [sp, #12]
 800f8ae:	409f      	lsls	r7, r3
 800f8b0:	430f      	orrs	r7, r1
 800f8b2:	4661      	mov	r1, ip
 800f8b4:	c180      	stmia	r1!, {r7}
 800f8b6:	468c      	mov	ip, r1
 800f8b8:	9b01      	ldr	r3, [sp, #4]
 800f8ba:	ce02      	ldmia	r6!, {r1}
 800f8bc:	40d9      	lsrs	r1, r3
 800f8be:	e7db      	b.n	800f878 <rshift+0x5c>
 800f8c0:	c980      	ldmia	r1!, {r7}
 800f8c2:	c680      	stmia	r6!, {r7}
 800f8c4:	e7c3      	b.n	800f84e <rshift+0x32>

0800f8c6 <__hexdig_fun>:
 800f8c6:	0002      	movs	r2, r0
 800f8c8:	3a30      	subs	r2, #48	; 0x30
 800f8ca:	0003      	movs	r3, r0
 800f8cc:	2a09      	cmp	r2, #9
 800f8ce:	d802      	bhi.n	800f8d6 <__hexdig_fun+0x10>
 800f8d0:	3b20      	subs	r3, #32
 800f8d2:	b2d8      	uxtb	r0, r3
 800f8d4:	4770      	bx	lr
 800f8d6:	0002      	movs	r2, r0
 800f8d8:	3a61      	subs	r2, #97	; 0x61
 800f8da:	2a05      	cmp	r2, #5
 800f8dc:	d801      	bhi.n	800f8e2 <__hexdig_fun+0x1c>
 800f8de:	3b47      	subs	r3, #71	; 0x47
 800f8e0:	e7f7      	b.n	800f8d2 <__hexdig_fun+0xc>
 800f8e2:	001a      	movs	r2, r3
 800f8e4:	3a41      	subs	r2, #65	; 0x41
 800f8e6:	2000      	movs	r0, #0
 800f8e8:	2a05      	cmp	r2, #5
 800f8ea:	d8f3      	bhi.n	800f8d4 <__hexdig_fun+0xe>
 800f8ec:	3b27      	subs	r3, #39	; 0x27
 800f8ee:	e7f0      	b.n	800f8d2 <__hexdig_fun+0xc>

0800f8f0 <__gethex>:
 800f8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8f2:	b089      	sub	sp, #36	; 0x24
 800f8f4:	9307      	str	r3, [sp, #28]
 800f8f6:	2302      	movs	r3, #2
 800f8f8:	9201      	str	r2, [sp, #4]
 800f8fa:	680a      	ldr	r2, [r1, #0]
 800f8fc:	425b      	negs	r3, r3
 800f8fe:	9003      	str	r0, [sp, #12]
 800f900:	9106      	str	r1, [sp, #24]
 800f902:	1c96      	adds	r6, r2, #2
 800f904:	1a9b      	subs	r3, r3, r2
 800f906:	199a      	adds	r2, r3, r6
 800f908:	9600      	str	r6, [sp, #0]
 800f90a:	9205      	str	r2, [sp, #20]
 800f90c:	9a00      	ldr	r2, [sp, #0]
 800f90e:	3601      	adds	r6, #1
 800f910:	7810      	ldrb	r0, [r2, #0]
 800f912:	2830      	cmp	r0, #48	; 0x30
 800f914:	d0f7      	beq.n	800f906 <__gethex+0x16>
 800f916:	f7ff ffd6 	bl	800f8c6 <__hexdig_fun>
 800f91a:	2300      	movs	r3, #0
 800f91c:	001d      	movs	r5, r3
 800f91e:	9302      	str	r3, [sp, #8]
 800f920:	4298      	cmp	r0, r3
 800f922:	d11d      	bne.n	800f960 <__gethex+0x70>
 800f924:	2201      	movs	r2, #1
 800f926:	49a6      	ldr	r1, [pc, #664]	; (800fbc0 <__gethex+0x2d0>)
 800f928:	9800      	ldr	r0, [sp, #0]
 800f92a:	f7fe feae 	bl	800e68a <strncmp>
 800f92e:	0007      	movs	r7, r0
 800f930:	42a8      	cmp	r0, r5
 800f932:	d169      	bne.n	800fa08 <__gethex+0x118>
 800f934:	9b00      	ldr	r3, [sp, #0]
 800f936:	0034      	movs	r4, r6
 800f938:	7858      	ldrb	r0, [r3, #1]
 800f93a:	f7ff ffc4 	bl	800f8c6 <__hexdig_fun>
 800f93e:	2301      	movs	r3, #1
 800f940:	9302      	str	r3, [sp, #8]
 800f942:	42a8      	cmp	r0, r5
 800f944:	d02f      	beq.n	800f9a6 <__gethex+0xb6>
 800f946:	9600      	str	r6, [sp, #0]
 800f948:	9b00      	ldr	r3, [sp, #0]
 800f94a:	7818      	ldrb	r0, [r3, #0]
 800f94c:	2830      	cmp	r0, #48	; 0x30
 800f94e:	d009      	beq.n	800f964 <__gethex+0x74>
 800f950:	f7ff ffb9 	bl	800f8c6 <__hexdig_fun>
 800f954:	4242      	negs	r2, r0
 800f956:	4142      	adcs	r2, r0
 800f958:	2301      	movs	r3, #1
 800f95a:	0035      	movs	r5, r6
 800f95c:	9202      	str	r2, [sp, #8]
 800f95e:	9305      	str	r3, [sp, #20]
 800f960:	9c00      	ldr	r4, [sp, #0]
 800f962:	e004      	b.n	800f96e <__gethex+0x7e>
 800f964:	9b00      	ldr	r3, [sp, #0]
 800f966:	3301      	adds	r3, #1
 800f968:	9300      	str	r3, [sp, #0]
 800f96a:	e7ed      	b.n	800f948 <__gethex+0x58>
 800f96c:	3401      	adds	r4, #1
 800f96e:	7820      	ldrb	r0, [r4, #0]
 800f970:	f7ff ffa9 	bl	800f8c6 <__hexdig_fun>
 800f974:	1e07      	subs	r7, r0, #0
 800f976:	d1f9      	bne.n	800f96c <__gethex+0x7c>
 800f978:	2201      	movs	r2, #1
 800f97a:	0020      	movs	r0, r4
 800f97c:	4990      	ldr	r1, [pc, #576]	; (800fbc0 <__gethex+0x2d0>)
 800f97e:	f7fe fe84 	bl	800e68a <strncmp>
 800f982:	2800      	cmp	r0, #0
 800f984:	d10d      	bne.n	800f9a2 <__gethex+0xb2>
 800f986:	2d00      	cmp	r5, #0
 800f988:	d106      	bne.n	800f998 <__gethex+0xa8>
 800f98a:	3401      	adds	r4, #1
 800f98c:	0025      	movs	r5, r4
 800f98e:	7820      	ldrb	r0, [r4, #0]
 800f990:	f7ff ff99 	bl	800f8c6 <__hexdig_fun>
 800f994:	2800      	cmp	r0, #0
 800f996:	d102      	bne.n	800f99e <__gethex+0xae>
 800f998:	1b2d      	subs	r5, r5, r4
 800f99a:	00af      	lsls	r7, r5, #2
 800f99c:	e003      	b.n	800f9a6 <__gethex+0xb6>
 800f99e:	3401      	adds	r4, #1
 800f9a0:	e7f5      	b.n	800f98e <__gethex+0x9e>
 800f9a2:	2d00      	cmp	r5, #0
 800f9a4:	d1f8      	bne.n	800f998 <__gethex+0xa8>
 800f9a6:	2220      	movs	r2, #32
 800f9a8:	7823      	ldrb	r3, [r4, #0]
 800f9aa:	0026      	movs	r6, r4
 800f9ac:	4393      	bics	r3, r2
 800f9ae:	2b50      	cmp	r3, #80	; 0x50
 800f9b0:	d11d      	bne.n	800f9ee <__gethex+0xfe>
 800f9b2:	7863      	ldrb	r3, [r4, #1]
 800f9b4:	2b2b      	cmp	r3, #43	; 0x2b
 800f9b6:	d02c      	beq.n	800fa12 <__gethex+0x122>
 800f9b8:	2b2d      	cmp	r3, #45	; 0x2d
 800f9ba:	d02e      	beq.n	800fa1a <__gethex+0x12a>
 800f9bc:	2300      	movs	r3, #0
 800f9be:	1c66      	adds	r6, r4, #1
 800f9c0:	9304      	str	r3, [sp, #16]
 800f9c2:	7830      	ldrb	r0, [r6, #0]
 800f9c4:	f7ff ff7f 	bl	800f8c6 <__hexdig_fun>
 800f9c8:	1e43      	subs	r3, r0, #1
 800f9ca:	b2db      	uxtb	r3, r3
 800f9cc:	2b18      	cmp	r3, #24
 800f9ce:	d82b      	bhi.n	800fa28 <__gethex+0x138>
 800f9d0:	3810      	subs	r0, #16
 800f9d2:	0005      	movs	r5, r0
 800f9d4:	7870      	ldrb	r0, [r6, #1]
 800f9d6:	f7ff ff76 	bl	800f8c6 <__hexdig_fun>
 800f9da:	1e43      	subs	r3, r0, #1
 800f9dc:	b2db      	uxtb	r3, r3
 800f9de:	3601      	adds	r6, #1
 800f9e0:	2b18      	cmp	r3, #24
 800f9e2:	d91c      	bls.n	800fa1e <__gethex+0x12e>
 800f9e4:	9b04      	ldr	r3, [sp, #16]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d000      	beq.n	800f9ec <__gethex+0xfc>
 800f9ea:	426d      	negs	r5, r5
 800f9ec:	197f      	adds	r7, r7, r5
 800f9ee:	9b06      	ldr	r3, [sp, #24]
 800f9f0:	601e      	str	r6, [r3, #0]
 800f9f2:	9b02      	ldr	r3, [sp, #8]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d019      	beq.n	800fa2c <__gethex+0x13c>
 800f9f8:	2600      	movs	r6, #0
 800f9fa:	9b05      	ldr	r3, [sp, #20]
 800f9fc:	42b3      	cmp	r3, r6
 800f9fe:	d100      	bne.n	800fa02 <__gethex+0x112>
 800fa00:	3606      	adds	r6, #6
 800fa02:	0030      	movs	r0, r6
 800fa04:	b009      	add	sp, #36	; 0x24
 800fa06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa08:	2301      	movs	r3, #1
 800fa0a:	2700      	movs	r7, #0
 800fa0c:	9c00      	ldr	r4, [sp, #0]
 800fa0e:	9302      	str	r3, [sp, #8]
 800fa10:	e7c9      	b.n	800f9a6 <__gethex+0xb6>
 800fa12:	2300      	movs	r3, #0
 800fa14:	9304      	str	r3, [sp, #16]
 800fa16:	1ca6      	adds	r6, r4, #2
 800fa18:	e7d3      	b.n	800f9c2 <__gethex+0xd2>
 800fa1a:	2301      	movs	r3, #1
 800fa1c:	e7fa      	b.n	800fa14 <__gethex+0x124>
 800fa1e:	230a      	movs	r3, #10
 800fa20:	435d      	muls	r5, r3
 800fa22:	182d      	adds	r5, r5, r0
 800fa24:	3d10      	subs	r5, #16
 800fa26:	e7d5      	b.n	800f9d4 <__gethex+0xe4>
 800fa28:	0026      	movs	r6, r4
 800fa2a:	e7e0      	b.n	800f9ee <__gethex+0xfe>
 800fa2c:	9b00      	ldr	r3, [sp, #0]
 800fa2e:	9902      	ldr	r1, [sp, #8]
 800fa30:	1ae3      	subs	r3, r4, r3
 800fa32:	3b01      	subs	r3, #1
 800fa34:	2b07      	cmp	r3, #7
 800fa36:	dc0a      	bgt.n	800fa4e <__gethex+0x15e>
 800fa38:	9803      	ldr	r0, [sp, #12]
 800fa3a:	f000 fa5d 	bl	800fef8 <_Balloc>
 800fa3e:	1e05      	subs	r5, r0, #0
 800fa40:	d108      	bne.n	800fa54 <__gethex+0x164>
 800fa42:	002a      	movs	r2, r5
 800fa44:	21e4      	movs	r1, #228	; 0xe4
 800fa46:	4b5f      	ldr	r3, [pc, #380]	; (800fbc4 <__gethex+0x2d4>)
 800fa48:	485f      	ldr	r0, [pc, #380]	; (800fbc8 <__gethex+0x2d8>)
 800fa4a:	f7fe ffe1 	bl	800ea10 <__assert_func>
 800fa4e:	3101      	adds	r1, #1
 800fa50:	105b      	asrs	r3, r3, #1
 800fa52:	e7ef      	b.n	800fa34 <__gethex+0x144>
 800fa54:	0003      	movs	r3, r0
 800fa56:	3314      	adds	r3, #20
 800fa58:	9302      	str	r3, [sp, #8]
 800fa5a:	9305      	str	r3, [sp, #20]
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	001e      	movs	r6, r3
 800fa60:	9304      	str	r3, [sp, #16]
 800fa62:	9b00      	ldr	r3, [sp, #0]
 800fa64:	42a3      	cmp	r3, r4
 800fa66:	d33f      	bcc.n	800fae8 <__gethex+0x1f8>
 800fa68:	9c05      	ldr	r4, [sp, #20]
 800fa6a:	9b02      	ldr	r3, [sp, #8]
 800fa6c:	c440      	stmia	r4!, {r6}
 800fa6e:	1ae4      	subs	r4, r4, r3
 800fa70:	10a4      	asrs	r4, r4, #2
 800fa72:	0030      	movs	r0, r6
 800fa74:	612c      	str	r4, [r5, #16]
 800fa76:	f000 fb37 	bl	80100e8 <__hi0bits>
 800fa7a:	9b01      	ldr	r3, [sp, #4]
 800fa7c:	0164      	lsls	r4, r4, #5
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	1a26      	subs	r6, r4, r0
 800fa82:	9300      	str	r3, [sp, #0]
 800fa84:	429e      	cmp	r6, r3
 800fa86:	dd51      	ble.n	800fb2c <__gethex+0x23c>
 800fa88:	1af6      	subs	r6, r6, r3
 800fa8a:	0031      	movs	r1, r6
 800fa8c:	0028      	movs	r0, r5
 800fa8e:	f000 fecb 	bl	8010828 <__any_on>
 800fa92:	1e04      	subs	r4, r0, #0
 800fa94:	d016      	beq.n	800fac4 <__gethex+0x1d4>
 800fa96:	2401      	movs	r4, #1
 800fa98:	231f      	movs	r3, #31
 800fa9a:	0020      	movs	r0, r4
 800fa9c:	1e72      	subs	r2, r6, #1
 800fa9e:	4013      	ands	r3, r2
 800faa0:	4098      	lsls	r0, r3
 800faa2:	0003      	movs	r3, r0
 800faa4:	1151      	asrs	r1, r2, #5
 800faa6:	9802      	ldr	r0, [sp, #8]
 800faa8:	0089      	lsls	r1, r1, #2
 800faaa:	5809      	ldr	r1, [r1, r0]
 800faac:	4219      	tst	r1, r3
 800faae:	d009      	beq.n	800fac4 <__gethex+0x1d4>
 800fab0:	42a2      	cmp	r2, r4
 800fab2:	dd06      	ble.n	800fac2 <__gethex+0x1d2>
 800fab4:	0028      	movs	r0, r5
 800fab6:	1eb1      	subs	r1, r6, #2
 800fab8:	f000 feb6 	bl	8010828 <__any_on>
 800fabc:	3402      	adds	r4, #2
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d100      	bne.n	800fac4 <__gethex+0x1d4>
 800fac2:	2402      	movs	r4, #2
 800fac4:	0031      	movs	r1, r6
 800fac6:	0028      	movs	r0, r5
 800fac8:	f7ff fea8 	bl	800f81c <rshift>
 800facc:	19bf      	adds	r7, r7, r6
 800face:	9b01      	ldr	r3, [sp, #4]
 800fad0:	689b      	ldr	r3, [r3, #8]
 800fad2:	42bb      	cmp	r3, r7
 800fad4:	da3a      	bge.n	800fb4c <__gethex+0x25c>
 800fad6:	0029      	movs	r1, r5
 800fad8:	9803      	ldr	r0, [sp, #12]
 800fada:	f000 fa51 	bl	800ff80 <_Bfree>
 800fade:	2300      	movs	r3, #0
 800fae0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fae2:	26a3      	movs	r6, #163	; 0xa3
 800fae4:	6013      	str	r3, [r2, #0]
 800fae6:	e78c      	b.n	800fa02 <__gethex+0x112>
 800fae8:	3c01      	subs	r4, #1
 800faea:	7823      	ldrb	r3, [r4, #0]
 800faec:	2b2e      	cmp	r3, #46	; 0x2e
 800faee:	d012      	beq.n	800fb16 <__gethex+0x226>
 800faf0:	9b04      	ldr	r3, [sp, #16]
 800faf2:	2b20      	cmp	r3, #32
 800faf4:	d104      	bne.n	800fb00 <__gethex+0x210>
 800faf6:	9b05      	ldr	r3, [sp, #20]
 800faf8:	c340      	stmia	r3!, {r6}
 800fafa:	2600      	movs	r6, #0
 800fafc:	9305      	str	r3, [sp, #20]
 800fafe:	9604      	str	r6, [sp, #16]
 800fb00:	7820      	ldrb	r0, [r4, #0]
 800fb02:	f7ff fee0 	bl	800f8c6 <__hexdig_fun>
 800fb06:	230f      	movs	r3, #15
 800fb08:	4018      	ands	r0, r3
 800fb0a:	9b04      	ldr	r3, [sp, #16]
 800fb0c:	4098      	lsls	r0, r3
 800fb0e:	3304      	adds	r3, #4
 800fb10:	4306      	orrs	r6, r0
 800fb12:	9304      	str	r3, [sp, #16]
 800fb14:	e7a5      	b.n	800fa62 <__gethex+0x172>
 800fb16:	9b00      	ldr	r3, [sp, #0]
 800fb18:	42a3      	cmp	r3, r4
 800fb1a:	d8e9      	bhi.n	800faf0 <__gethex+0x200>
 800fb1c:	2201      	movs	r2, #1
 800fb1e:	0020      	movs	r0, r4
 800fb20:	4927      	ldr	r1, [pc, #156]	; (800fbc0 <__gethex+0x2d0>)
 800fb22:	f7fe fdb2 	bl	800e68a <strncmp>
 800fb26:	2800      	cmp	r0, #0
 800fb28:	d1e2      	bne.n	800faf0 <__gethex+0x200>
 800fb2a:	e79a      	b.n	800fa62 <__gethex+0x172>
 800fb2c:	9b00      	ldr	r3, [sp, #0]
 800fb2e:	2400      	movs	r4, #0
 800fb30:	429e      	cmp	r6, r3
 800fb32:	dacc      	bge.n	800face <__gethex+0x1de>
 800fb34:	1b9e      	subs	r6, r3, r6
 800fb36:	0029      	movs	r1, r5
 800fb38:	0032      	movs	r2, r6
 800fb3a:	9803      	ldr	r0, [sp, #12]
 800fb3c:	f000 fc40 	bl	80103c0 <__lshift>
 800fb40:	0003      	movs	r3, r0
 800fb42:	3314      	adds	r3, #20
 800fb44:	0005      	movs	r5, r0
 800fb46:	1bbf      	subs	r7, r7, r6
 800fb48:	9302      	str	r3, [sp, #8]
 800fb4a:	e7c0      	b.n	800face <__gethex+0x1de>
 800fb4c:	9b01      	ldr	r3, [sp, #4]
 800fb4e:	685e      	ldr	r6, [r3, #4]
 800fb50:	42be      	cmp	r6, r7
 800fb52:	dd70      	ble.n	800fc36 <__gethex+0x346>
 800fb54:	9b00      	ldr	r3, [sp, #0]
 800fb56:	1bf6      	subs	r6, r6, r7
 800fb58:	42b3      	cmp	r3, r6
 800fb5a:	dc37      	bgt.n	800fbcc <__gethex+0x2dc>
 800fb5c:	9b01      	ldr	r3, [sp, #4]
 800fb5e:	68db      	ldr	r3, [r3, #12]
 800fb60:	2b02      	cmp	r3, #2
 800fb62:	d024      	beq.n	800fbae <__gethex+0x2be>
 800fb64:	2b03      	cmp	r3, #3
 800fb66:	d026      	beq.n	800fbb6 <__gethex+0x2c6>
 800fb68:	2b01      	cmp	r3, #1
 800fb6a:	d117      	bne.n	800fb9c <__gethex+0x2ac>
 800fb6c:	9b00      	ldr	r3, [sp, #0]
 800fb6e:	42b3      	cmp	r3, r6
 800fb70:	d114      	bne.n	800fb9c <__gethex+0x2ac>
 800fb72:	2b01      	cmp	r3, #1
 800fb74:	d10b      	bne.n	800fb8e <__gethex+0x29e>
 800fb76:	9b01      	ldr	r3, [sp, #4]
 800fb78:	9a07      	ldr	r2, [sp, #28]
 800fb7a:	685b      	ldr	r3, [r3, #4]
 800fb7c:	2662      	movs	r6, #98	; 0x62
 800fb7e:	6013      	str	r3, [r2, #0]
 800fb80:	2301      	movs	r3, #1
 800fb82:	9a02      	ldr	r2, [sp, #8]
 800fb84:	612b      	str	r3, [r5, #16]
 800fb86:	6013      	str	r3, [r2, #0]
 800fb88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb8a:	601d      	str	r5, [r3, #0]
 800fb8c:	e739      	b.n	800fa02 <__gethex+0x112>
 800fb8e:	9900      	ldr	r1, [sp, #0]
 800fb90:	0028      	movs	r0, r5
 800fb92:	3901      	subs	r1, #1
 800fb94:	f000 fe48 	bl	8010828 <__any_on>
 800fb98:	2800      	cmp	r0, #0
 800fb9a:	d1ec      	bne.n	800fb76 <__gethex+0x286>
 800fb9c:	0029      	movs	r1, r5
 800fb9e:	9803      	ldr	r0, [sp, #12]
 800fba0:	f000 f9ee 	bl	800ff80 <_Bfree>
 800fba4:	2300      	movs	r3, #0
 800fba6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fba8:	2650      	movs	r6, #80	; 0x50
 800fbaa:	6013      	str	r3, [r2, #0]
 800fbac:	e729      	b.n	800fa02 <__gethex+0x112>
 800fbae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d1f3      	bne.n	800fb9c <__gethex+0x2ac>
 800fbb4:	e7df      	b.n	800fb76 <__gethex+0x286>
 800fbb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1dc      	bne.n	800fb76 <__gethex+0x286>
 800fbbc:	e7ee      	b.n	800fb9c <__gethex+0x2ac>
 800fbbe:	46c0      	nop			; (mov r8, r8)
 800fbc0:	08013580 	.word	0x08013580
 800fbc4:	0801382c 	.word	0x0801382c
 800fbc8:	0801383d 	.word	0x0801383d
 800fbcc:	1e77      	subs	r7, r6, #1
 800fbce:	2c00      	cmp	r4, #0
 800fbd0:	d12f      	bne.n	800fc32 <__gethex+0x342>
 800fbd2:	2f00      	cmp	r7, #0
 800fbd4:	d004      	beq.n	800fbe0 <__gethex+0x2f0>
 800fbd6:	0039      	movs	r1, r7
 800fbd8:	0028      	movs	r0, r5
 800fbda:	f000 fe25 	bl	8010828 <__any_on>
 800fbde:	0004      	movs	r4, r0
 800fbe0:	231f      	movs	r3, #31
 800fbe2:	117a      	asrs	r2, r7, #5
 800fbe4:	401f      	ands	r7, r3
 800fbe6:	3b1e      	subs	r3, #30
 800fbe8:	40bb      	lsls	r3, r7
 800fbea:	9902      	ldr	r1, [sp, #8]
 800fbec:	0092      	lsls	r2, r2, #2
 800fbee:	5852      	ldr	r2, [r2, r1]
 800fbf0:	421a      	tst	r2, r3
 800fbf2:	d001      	beq.n	800fbf8 <__gethex+0x308>
 800fbf4:	2302      	movs	r3, #2
 800fbf6:	431c      	orrs	r4, r3
 800fbf8:	9b00      	ldr	r3, [sp, #0]
 800fbfa:	0031      	movs	r1, r6
 800fbfc:	1b9b      	subs	r3, r3, r6
 800fbfe:	2602      	movs	r6, #2
 800fc00:	0028      	movs	r0, r5
 800fc02:	9300      	str	r3, [sp, #0]
 800fc04:	f7ff fe0a 	bl	800f81c <rshift>
 800fc08:	9b01      	ldr	r3, [sp, #4]
 800fc0a:	685f      	ldr	r7, [r3, #4]
 800fc0c:	2c00      	cmp	r4, #0
 800fc0e:	d041      	beq.n	800fc94 <__gethex+0x3a4>
 800fc10:	9b01      	ldr	r3, [sp, #4]
 800fc12:	68db      	ldr	r3, [r3, #12]
 800fc14:	2b02      	cmp	r3, #2
 800fc16:	d010      	beq.n	800fc3a <__gethex+0x34a>
 800fc18:	2b03      	cmp	r3, #3
 800fc1a:	d012      	beq.n	800fc42 <__gethex+0x352>
 800fc1c:	2b01      	cmp	r3, #1
 800fc1e:	d106      	bne.n	800fc2e <__gethex+0x33e>
 800fc20:	07a2      	lsls	r2, r4, #30
 800fc22:	d504      	bpl.n	800fc2e <__gethex+0x33e>
 800fc24:	9a02      	ldr	r2, [sp, #8]
 800fc26:	6812      	ldr	r2, [r2, #0]
 800fc28:	4314      	orrs	r4, r2
 800fc2a:	421c      	tst	r4, r3
 800fc2c:	d10c      	bne.n	800fc48 <__gethex+0x358>
 800fc2e:	2310      	movs	r3, #16
 800fc30:	e02f      	b.n	800fc92 <__gethex+0x3a2>
 800fc32:	2401      	movs	r4, #1
 800fc34:	e7d4      	b.n	800fbe0 <__gethex+0x2f0>
 800fc36:	2601      	movs	r6, #1
 800fc38:	e7e8      	b.n	800fc0c <__gethex+0x31c>
 800fc3a:	2301      	movs	r3, #1
 800fc3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fc3e:	1a9b      	subs	r3, r3, r2
 800fc40:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d0f2      	beq.n	800fc2e <__gethex+0x33e>
 800fc48:	692b      	ldr	r3, [r5, #16]
 800fc4a:	2000      	movs	r0, #0
 800fc4c:	9302      	str	r3, [sp, #8]
 800fc4e:	009b      	lsls	r3, r3, #2
 800fc50:	9304      	str	r3, [sp, #16]
 800fc52:	002b      	movs	r3, r5
 800fc54:	9a04      	ldr	r2, [sp, #16]
 800fc56:	3314      	adds	r3, #20
 800fc58:	1899      	adds	r1, r3, r2
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	1c54      	adds	r4, r2, #1
 800fc5e:	d01e      	beq.n	800fc9e <__gethex+0x3ae>
 800fc60:	3201      	adds	r2, #1
 800fc62:	601a      	str	r2, [r3, #0]
 800fc64:	002b      	movs	r3, r5
 800fc66:	3314      	adds	r3, #20
 800fc68:	2e02      	cmp	r6, #2
 800fc6a:	d141      	bne.n	800fcf0 <__gethex+0x400>
 800fc6c:	9a01      	ldr	r2, [sp, #4]
 800fc6e:	9900      	ldr	r1, [sp, #0]
 800fc70:	6812      	ldr	r2, [r2, #0]
 800fc72:	3a01      	subs	r2, #1
 800fc74:	428a      	cmp	r2, r1
 800fc76:	d10b      	bne.n	800fc90 <__gethex+0x3a0>
 800fc78:	221f      	movs	r2, #31
 800fc7a:	9800      	ldr	r0, [sp, #0]
 800fc7c:	1149      	asrs	r1, r1, #5
 800fc7e:	4002      	ands	r2, r0
 800fc80:	2001      	movs	r0, #1
 800fc82:	0004      	movs	r4, r0
 800fc84:	4094      	lsls	r4, r2
 800fc86:	0089      	lsls	r1, r1, #2
 800fc88:	58cb      	ldr	r3, [r1, r3]
 800fc8a:	4223      	tst	r3, r4
 800fc8c:	d000      	beq.n	800fc90 <__gethex+0x3a0>
 800fc8e:	2601      	movs	r6, #1
 800fc90:	2320      	movs	r3, #32
 800fc92:	431e      	orrs	r6, r3
 800fc94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fc96:	601d      	str	r5, [r3, #0]
 800fc98:	9b07      	ldr	r3, [sp, #28]
 800fc9a:	601f      	str	r7, [r3, #0]
 800fc9c:	e6b1      	b.n	800fa02 <__gethex+0x112>
 800fc9e:	c301      	stmia	r3!, {r0}
 800fca0:	4299      	cmp	r1, r3
 800fca2:	d8da      	bhi.n	800fc5a <__gethex+0x36a>
 800fca4:	68ab      	ldr	r3, [r5, #8]
 800fca6:	9a02      	ldr	r2, [sp, #8]
 800fca8:	429a      	cmp	r2, r3
 800fcaa:	db18      	blt.n	800fcde <__gethex+0x3ee>
 800fcac:	6869      	ldr	r1, [r5, #4]
 800fcae:	9803      	ldr	r0, [sp, #12]
 800fcb0:	3101      	adds	r1, #1
 800fcb2:	f000 f921 	bl	800fef8 <_Balloc>
 800fcb6:	1e04      	subs	r4, r0, #0
 800fcb8:	d104      	bne.n	800fcc4 <__gethex+0x3d4>
 800fcba:	0022      	movs	r2, r4
 800fcbc:	2184      	movs	r1, #132	; 0x84
 800fcbe:	4b1c      	ldr	r3, [pc, #112]	; (800fd30 <__gethex+0x440>)
 800fcc0:	481c      	ldr	r0, [pc, #112]	; (800fd34 <__gethex+0x444>)
 800fcc2:	e6c2      	b.n	800fa4a <__gethex+0x15a>
 800fcc4:	0029      	movs	r1, r5
 800fcc6:	692a      	ldr	r2, [r5, #16]
 800fcc8:	310c      	adds	r1, #12
 800fcca:	3202      	adds	r2, #2
 800fccc:	0092      	lsls	r2, r2, #2
 800fcce:	300c      	adds	r0, #12
 800fcd0:	f7fe fe8a 	bl	800e9e8 <memcpy>
 800fcd4:	0029      	movs	r1, r5
 800fcd6:	9803      	ldr	r0, [sp, #12]
 800fcd8:	f000 f952 	bl	800ff80 <_Bfree>
 800fcdc:	0025      	movs	r5, r4
 800fcde:	692b      	ldr	r3, [r5, #16]
 800fce0:	1c5a      	adds	r2, r3, #1
 800fce2:	612a      	str	r2, [r5, #16]
 800fce4:	2201      	movs	r2, #1
 800fce6:	3304      	adds	r3, #4
 800fce8:	009b      	lsls	r3, r3, #2
 800fcea:	18eb      	adds	r3, r5, r3
 800fcec:	605a      	str	r2, [r3, #4]
 800fcee:	e7b9      	b.n	800fc64 <__gethex+0x374>
 800fcf0:	692a      	ldr	r2, [r5, #16]
 800fcf2:	9902      	ldr	r1, [sp, #8]
 800fcf4:	428a      	cmp	r2, r1
 800fcf6:	dd09      	ble.n	800fd0c <__gethex+0x41c>
 800fcf8:	2101      	movs	r1, #1
 800fcfa:	0028      	movs	r0, r5
 800fcfc:	f7ff fd8e 	bl	800f81c <rshift>
 800fd00:	9b01      	ldr	r3, [sp, #4]
 800fd02:	3701      	adds	r7, #1
 800fd04:	689b      	ldr	r3, [r3, #8]
 800fd06:	42bb      	cmp	r3, r7
 800fd08:	dac1      	bge.n	800fc8e <__gethex+0x39e>
 800fd0a:	e6e4      	b.n	800fad6 <__gethex+0x1e6>
 800fd0c:	221f      	movs	r2, #31
 800fd0e:	9c00      	ldr	r4, [sp, #0]
 800fd10:	9900      	ldr	r1, [sp, #0]
 800fd12:	2601      	movs	r6, #1
 800fd14:	4014      	ands	r4, r2
 800fd16:	4211      	tst	r1, r2
 800fd18:	d0ba      	beq.n	800fc90 <__gethex+0x3a0>
 800fd1a:	9a04      	ldr	r2, [sp, #16]
 800fd1c:	189b      	adds	r3, r3, r2
 800fd1e:	3b04      	subs	r3, #4
 800fd20:	6818      	ldr	r0, [r3, #0]
 800fd22:	f000 f9e1 	bl	80100e8 <__hi0bits>
 800fd26:	2320      	movs	r3, #32
 800fd28:	1b1b      	subs	r3, r3, r4
 800fd2a:	4298      	cmp	r0, r3
 800fd2c:	dbe4      	blt.n	800fcf8 <__gethex+0x408>
 800fd2e:	e7af      	b.n	800fc90 <__gethex+0x3a0>
 800fd30:	0801382c 	.word	0x0801382c
 800fd34:	0801383d 	.word	0x0801383d

0800fd38 <L_shift>:
 800fd38:	2308      	movs	r3, #8
 800fd3a:	b570      	push	{r4, r5, r6, lr}
 800fd3c:	2520      	movs	r5, #32
 800fd3e:	1a9a      	subs	r2, r3, r2
 800fd40:	0092      	lsls	r2, r2, #2
 800fd42:	1aad      	subs	r5, r5, r2
 800fd44:	6843      	ldr	r3, [r0, #4]
 800fd46:	6804      	ldr	r4, [r0, #0]
 800fd48:	001e      	movs	r6, r3
 800fd4a:	40ae      	lsls	r6, r5
 800fd4c:	40d3      	lsrs	r3, r2
 800fd4e:	4334      	orrs	r4, r6
 800fd50:	6004      	str	r4, [r0, #0]
 800fd52:	6043      	str	r3, [r0, #4]
 800fd54:	3004      	adds	r0, #4
 800fd56:	4288      	cmp	r0, r1
 800fd58:	d3f4      	bcc.n	800fd44 <L_shift+0xc>
 800fd5a:	bd70      	pop	{r4, r5, r6, pc}

0800fd5c <__match>:
 800fd5c:	b530      	push	{r4, r5, lr}
 800fd5e:	6803      	ldr	r3, [r0, #0]
 800fd60:	780c      	ldrb	r4, [r1, #0]
 800fd62:	3301      	adds	r3, #1
 800fd64:	2c00      	cmp	r4, #0
 800fd66:	d102      	bne.n	800fd6e <__match+0x12>
 800fd68:	6003      	str	r3, [r0, #0]
 800fd6a:	2001      	movs	r0, #1
 800fd6c:	bd30      	pop	{r4, r5, pc}
 800fd6e:	781a      	ldrb	r2, [r3, #0]
 800fd70:	0015      	movs	r5, r2
 800fd72:	3d41      	subs	r5, #65	; 0x41
 800fd74:	2d19      	cmp	r5, #25
 800fd76:	d800      	bhi.n	800fd7a <__match+0x1e>
 800fd78:	3220      	adds	r2, #32
 800fd7a:	3101      	adds	r1, #1
 800fd7c:	42a2      	cmp	r2, r4
 800fd7e:	d0ef      	beq.n	800fd60 <__match+0x4>
 800fd80:	2000      	movs	r0, #0
 800fd82:	e7f3      	b.n	800fd6c <__match+0x10>

0800fd84 <__hexnan>:
 800fd84:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd86:	680b      	ldr	r3, [r1, #0]
 800fd88:	b08b      	sub	sp, #44	; 0x2c
 800fd8a:	9201      	str	r2, [sp, #4]
 800fd8c:	9901      	ldr	r1, [sp, #4]
 800fd8e:	115a      	asrs	r2, r3, #5
 800fd90:	0092      	lsls	r2, r2, #2
 800fd92:	188a      	adds	r2, r1, r2
 800fd94:	9202      	str	r2, [sp, #8]
 800fd96:	0019      	movs	r1, r3
 800fd98:	221f      	movs	r2, #31
 800fd9a:	4011      	ands	r1, r2
 800fd9c:	9008      	str	r0, [sp, #32]
 800fd9e:	9106      	str	r1, [sp, #24]
 800fda0:	4213      	tst	r3, r2
 800fda2:	d002      	beq.n	800fdaa <__hexnan+0x26>
 800fda4:	9b02      	ldr	r3, [sp, #8]
 800fda6:	3304      	adds	r3, #4
 800fda8:	9302      	str	r3, [sp, #8]
 800fdaa:	9b02      	ldr	r3, [sp, #8]
 800fdac:	2500      	movs	r5, #0
 800fdae:	1f1f      	subs	r7, r3, #4
 800fdb0:	003e      	movs	r6, r7
 800fdb2:	003c      	movs	r4, r7
 800fdb4:	9b08      	ldr	r3, [sp, #32]
 800fdb6:	603d      	str	r5, [r7, #0]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	9507      	str	r5, [sp, #28]
 800fdbc:	9305      	str	r3, [sp, #20]
 800fdbe:	9503      	str	r5, [sp, #12]
 800fdc0:	9b05      	ldr	r3, [sp, #20]
 800fdc2:	3301      	adds	r3, #1
 800fdc4:	9309      	str	r3, [sp, #36]	; 0x24
 800fdc6:	9b05      	ldr	r3, [sp, #20]
 800fdc8:	785b      	ldrb	r3, [r3, #1]
 800fdca:	9304      	str	r3, [sp, #16]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d028      	beq.n	800fe22 <__hexnan+0x9e>
 800fdd0:	9804      	ldr	r0, [sp, #16]
 800fdd2:	f7ff fd78 	bl	800f8c6 <__hexdig_fun>
 800fdd6:	2800      	cmp	r0, #0
 800fdd8:	d154      	bne.n	800fe84 <__hexnan+0x100>
 800fdda:	9b04      	ldr	r3, [sp, #16]
 800fddc:	2b20      	cmp	r3, #32
 800fdde:	d819      	bhi.n	800fe14 <__hexnan+0x90>
 800fde0:	9b03      	ldr	r3, [sp, #12]
 800fde2:	9a07      	ldr	r2, [sp, #28]
 800fde4:	4293      	cmp	r3, r2
 800fde6:	dd12      	ble.n	800fe0e <__hexnan+0x8a>
 800fde8:	42b4      	cmp	r4, r6
 800fdea:	d206      	bcs.n	800fdfa <__hexnan+0x76>
 800fdec:	2d07      	cmp	r5, #7
 800fdee:	dc04      	bgt.n	800fdfa <__hexnan+0x76>
 800fdf0:	002a      	movs	r2, r5
 800fdf2:	0031      	movs	r1, r6
 800fdf4:	0020      	movs	r0, r4
 800fdf6:	f7ff ff9f 	bl	800fd38 <L_shift>
 800fdfa:	9b01      	ldr	r3, [sp, #4]
 800fdfc:	2508      	movs	r5, #8
 800fdfe:	429c      	cmp	r4, r3
 800fe00:	d905      	bls.n	800fe0e <__hexnan+0x8a>
 800fe02:	1f26      	subs	r6, r4, #4
 800fe04:	2500      	movs	r5, #0
 800fe06:	0034      	movs	r4, r6
 800fe08:	9b03      	ldr	r3, [sp, #12]
 800fe0a:	6035      	str	r5, [r6, #0]
 800fe0c:	9307      	str	r3, [sp, #28]
 800fe0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe10:	9305      	str	r3, [sp, #20]
 800fe12:	e7d5      	b.n	800fdc0 <__hexnan+0x3c>
 800fe14:	9b04      	ldr	r3, [sp, #16]
 800fe16:	2b29      	cmp	r3, #41	; 0x29
 800fe18:	d159      	bne.n	800fece <__hexnan+0x14a>
 800fe1a:	9b05      	ldr	r3, [sp, #20]
 800fe1c:	9a08      	ldr	r2, [sp, #32]
 800fe1e:	3302      	adds	r3, #2
 800fe20:	6013      	str	r3, [r2, #0]
 800fe22:	9b03      	ldr	r3, [sp, #12]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d052      	beq.n	800fece <__hexnan+0x14a>
 800fe28:	42b4      	cmp	r4, r6
 800fe2a:	d206      	bcs.n	800fe3a <__hexnan+0xb6>
 800fe2c:	2d07      	cmp	r5, #7
 800fe2e:	dc04      	bgt.n	800fe3a <__hexnan+0xb6>
 800fe30:	002a      	movs	r2, r5
 800fe32:	0031      	movs	r1, r6
 800fe34:	0020      	movs	r0, r4
 800fe36:	f7ff ff7f 	bl	800fd38 <L_shift>
 800fe3a:	9b01      	ldr	r3, [sp, #4]
 800fe3c:	429c      	cmp	r4, r3
 800fe3e:	d935      	bls.n	800feac <__hexnan+0x128>
 800fe40:	001a      	movs	r2, r3
 800fe42:	0023      	movs	r3, r4
 800fe44:	cb02      	ldmia	r3!, {r1}
 800fe46:	c202      	stmia	r2!, {r1}
 800fe48:	429f      	cmp	r7, r3
 800fe4a:	d2fb      	bcs.n	800fe44 <__hexnan+0xc0>
 800fe4c:	9b02      	ldr	r3, [sp, #8]
 800fe4e:	1c62      	adds	r2, r4, #1
 800fe50:	1ed9      	subs	r1, r3, #3
 800fe52:	2304      	movs	r3, #4
 800fe54:	4291      	cmp	r1, r2
 800fe56:	d305      	bcc.n	800fe64 <__hexnan+0xe0>
 800fe58:	9b02      	ldr	r3, [sp, #8]
 800fe5a:	3b04      	subs	r3, #4
 800fe5c:	1b1b      	subs	r3, r3, r4
 800fe5e:	089b      	lsrs	r3, r3, #2
 800fe60:	3301      	adds	r3, #1
 800fe62:	009b      	lsls	r3, r3, #2
 800fe64:	9a01      	ldr	r2, [sp, #4]
 800fe66:	18d3      	adds	r3, r2, r3
 800fe68:	2200      	movs	r2, #0
 800fe6a:	c304      	stmia	r3!, {r2}
 800fe6c:	429f      	cmp	r7, r3
 800fe6e:	d2fc      	bcs.n	800fe6a <__hexnan+0xe6>
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d104      	bne.n	800fe80 <__hexnan+0xfc>
 800fe76:	9b01      	ldr	r3, [sp, #4]
 800fe78:	429f      	cmp	r7, r3
 800fe7a:	d126      	bne.n	800feca <__hexnan+0x146>
 800fe7c:	2301      	movs	r3, #1
 800fe7e:	603b      	str	r3, [r7, #0]
 800fe80:	2005      	movs	r0, #5
 800fe82:	e025      	b.n	800fed0 <__hexnan+0x14c>
 800fe84:	9b03      	ldr	r3, [sp, #12]
 800fe86:	3501      	adds	r5, #1
 800fe88:	3301      	adds	r3, #1
 800fe8a:	9303      	str	r3, [sp, #12]
 800fe8c:	2d08      	cmp	r5, #8
 800fe8e:	dd06      	ble.n	800fe9e <__hexnan+0x11a>
 800fe90:	9b01      	ldr	r3, [sp, #4]
 800fe92:	429c      	cmp	r4, r3
 800fe94:	d9bb      	bls.n	800fe0e <__hexnan+0x8a>
 800fe96:	2300      	movs	r3, #0
 800fe98:	2501      	movs	r5, #1
 800fe9a:	3c04      	subs	r4, #4
 800fe9c:	6023      	str	r3, [r4, #0]
 800fe9e:	220f      	movs	r2, #15
 800fea0:	6823      	ldr	r3, [r4, #0]
 800fea2:	4010      	ands	r0, r2
 800fea4:	011b      	lsls	r3, r3, #4
 800fea6:	4303      	orrs	r3, r0
 800fea8:	6023      	str	r3, [r4, #0]
 800feaa:	e7b0      	b.n	800fe0e <__hexnan+0x8a>
 800feac:	9b06      	ldr	r3, [sp, #24]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d0de      	beq.n	800fe70 <__hexnan+0xec>
 800feb2:	2320      	movs	r3, #32
 800feb4:	9a06      	ldr	r2, [sp, #24]
 800feb6:	9902      	ldr	r1, [sp, #8]
 800feb8:	1a9b      	subs	r3, r3, r2
 800feba:	2201      	movs	r2, #1
 800febc:	4252      	negs	r2, r2
 800febe:	40da      	lsrs	r2, r3
 800fec0:	3904      	subs	r1, #4
 800fec2:	680b      	ldr	r3, [r1, #0]
 800fec4:	4013      	ands	r3, r2
 800fec6:	600b      	str	r3, [r1, #0]
 800fec8:	e7d2      	b.n	800fe70 <__hexnan+0xec>
 800feca:	3f04      	subs	r7, #4
 800fecc:	e7d0      	b.n	800fe70 <__hexnan+0xec>
 800fece:	2004      	movs	r0, #4
 800fed0:	b00b      	add	sp, #44	; 0x2c
 800fed2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fed4 <__ascii_mbtowc>:
 800fed4:	b082      	sub	sp, #8
 800fed6:	2900      	cmp	r1, #0
 800fed8:	d100      	bne.n	800fedc <__ascii_mbtowc+0x8>
 800feda:	a901      	add	r1, sp, #4
 800fedc:	1e10      	subs	r0, r2, #0
 800fede:	d006      	beq.n	800feee <__ascii_mbtowc+0x1a>
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d006      	beq.n	800fef2 <__ascii_mbtowc+0x1e>
 800fee4:	7813      	ldrb	r3, [r2, #0]
 800fee6:	600b      	str	r3, [r1, #0]
 800fee8:	7810      	ldrb	r0, [r2, #0]
 800feea:	1e43      	subs	r3, r0, #1
 800feec:	4198      	sbcs	r0, r3
 800feee:	b002      	add	sp, #8
 800fef0:	4770      	bx	lr
 800fef2:	2002      	movs	r0, #2
 800fef4:	4240      	negs	r0, r0
 800fef6:	e7fa      	b.n	800feee <__ascii_mbtowc+0x1a>

0800fef8 <_Balloc>:
 800fef8:	b570      	push	{r4, r5, r6, lr}
 800fefa:	69c5      	ldr	r5, [r0, #28]
 800fefc:	0006      	movs	r6, r0
 800fefe:	000c      	movs	r4, r1
 800ff00:	2d00      	cmp	r5, #0
 800ff02:	d10e      	bne.n	800ff22 <_Balloc+0x2a>
 800ff04:	2010      	movs	r0, #16
 800ff06:	f7fc fc27 	bl	800c758 <malloc>
 800ff0a:	1e02      	subs	r2, r0, #0
 800ff0c:	61f0      	str	r0, [r6, #28]
 800ff0e:	d104      	bne.n	800ff1a <_Balloc+0x22>
 800ff10:	216b      	movs	r1, #107	; 0x6b
 800ff12:	4b19      	ldr	r3, [pc, #100]	; (800ff78 <_Balloc+0x80>)
 800ff14:	4819      	ldr	r0, [pc, #100]	; (800ff7c <_Balloc+0x84>)
 800ff16:	f7fe fd7b 	bl	800ea10 <__assert_func>
 800ff1a:	6045      	str	r5, [r0, #4]
 800ff1c:	6085      	str	r5, [r0, #8]
 800ff1e:	6005      	str	r5, [r0, #0]
 800ff20:	60c5      	str	r5, [r0, #12]
 800ff22:	69f5      	ldr	r5, [r6, #28]
 800ff24:	68eb      	ldr	r3, [r5, #12]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d013      	beq.n	800ff52 <_Balloc+0x5a>
 800ff2a:	69f3      	ldr	r3, [r6, #28]
 800ff2c:	00a2      	lsls	r2, r4, #2
 800ff2e:	68db      	ldr	r3, [r3, #12]
 800ff30:	189b      	adds	r3, r3, r2
 800ff32:	6818      	ldr	r0, [r3, #0]
 800ff34:	2800      	cmp	r0, #0
 800ff36:	d118      	bne.n	800ff6a <_Balloc+0x72>
 800ff38:	2101      	movs	r1, #1
 800ff3a:	000d      	movs	r5, r1
 800ff3c:	40a5      	lsls	r5, r4
 800ff3e:	1d6a      	adds	r2, r5, #5
 800ff40:	0030      	movs	r0, r6
 800ff42:	0092      	lsls	r2, r2, #2
 800ff44:	f000 fee2 	bl	8010d0c <_calloc_r>
 800ff48:	2800      	cmp	r0, #0
 800ff4a:	d00c      	beq.n	800ff66 <_Balloc+0x6e>
 800ff4c:	6044      	str	r4, [r0, #4]
 800ff4e:	6085      	str	r5, [r0, #8]
 800ff50:	e00d      	b.n	800ff6e <_Balloc+0x76>
 800ff52:	2221      	movs	r2, #33	; 0x21
 800ff54:	2104      	movs	r1, #4
 800ff56:	0030      	movs	r0, r6
 800ff58:	f000 fed8 	bl	8010d0c <_calloc_r>
 800ff5c:	69f3      	ldr	r3, [r6, #28]
 800ff5e:	60e8      	str	r0, [r5, #12]
 800ff60:	68db      	ldr	r3, [r3, #12]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d1e1      	bne.n	800ff2a <_Balloc+0x32>
 800ff66:	2000      	movs	r0, #0
 800ff68:	bd70      	pop	{r4, r5, r6, pc}
 800ff6a:	6802      	ldr	r2, [r0, #0]
 800ff6c:	601a      	str	r2, [r3, #0]
 800ff6e:	2300      	movs	r3, #0
 800ff70:	6103      	str	r3, [r0, #16]
 800ff72:	60c3      	str	r3, [r0, #12]
 800ff74:	e7f8      	b.n	800ff68 <_Balloc+0x70>
 800ff76:	46c0      	nop			; (mov r8, r8)
 800ff78:	08013712 	.word	0x08013712
 800ff7c:	0801389d 	.word	0x0801389d

0800ff80 <_Bfree>:
 800ff80:	b570      	push	{r4, r5, r6, lr}
 800ff82:	69c6      	ldr	r6, [r0, #28]
 800ff84:	0005      	movs	r5, r0
 800ff86:	000c      	movs	r4, r1
 800ff88:	2e00      	cmp	r6, #0
 800ff8a:	d10e      	bne.n	800ffaa <_Bfree+0x2a>
 800ff8c:	2010      	movs	r0, #16
 800ff8e:	f7fc fbe3 	bl	800c758 <malloc>
 800ff92:	1e02      	subs	r2, r0, #0
 800ff94:	61e8      	str	r0, [r5, #28]
 800ff96:	d104      	bne.n	800ffa2 <_Bfree+0x22>
 800ff98:	218f      	movs	r1, #143	; 0x8f
 800ff9a:	4b09      	ldr	r3, [pc, #36]	; (800ffc0 <_Bfree+0x40>)
 800ff9c:	4809      	ldr	r0, [pc, #36]	; (800ffc4 <_Bfree+0x44>)
 800ff9e:	f7fe fd37 	bl	800ea10 <__assert_func>
 800ffa2:	6046      	str	r6, [r0, #4]
 800ffa4:	6086      	str	r6, [r0, #8]
 800ffa6:	6006      	str	r6, [r0, #0]
 800ffa8:	60c6      	str	r6, [r0, #12]
 800ffaa:	2c00      	cmp	r4, #0
 800ffac:	d007      	beq.n	800ffbe <_Bfree+0x3e>
 800ffae:	69eb      	ldr	r3, [r5, #28]
 800ffb0:	6862      	ldr	r2, [r4, #4]
 800ffb2:	68db      	ldr	r3, [r3, #12]
 800ffb4:	0092      	lsls	r2, r2, #2
 800ffb6:	189b      	adds	r3, r3, r2
 800ffb8:	681a      	ldr	r2, [r3, #0]
 800ffba:	6022      	str	r2, [r4, #0]
 800ffbc:	601c      	str	r4, [r3, #0]
 800ffbe:	bd70      	pop	{r4, r5, r6, pc}
 800ffc0:	08013712 	.word	0x08013712
 800ffc4:	0801389d 	.word	0x0801389d

0800ffc8 <__multadd>:
 800ffc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffca:	000e      	movs	r6, r1
 800ffcc:	9001      	str	r0, [sp, #4]
 800ffce:	000c      	movs	r4, r1
 800ffd0:	001d      	movs	r5, r3
 800ffd2:	2000      	movs	r0, #0
 800ffd4:	690f      	ldr	r7, [r1, #16]
 800ffd6:	3614      	adds	r6, #20
 800ffd8:	6833      	ldr	r3, [r6, #0]
 800ffda:	3001      	adds	r0, #1
 800ffdc:	b299      	uxth	r1, r3
 800ffde:	4351      	muls	r1, r2
 800ffe0:	0c1b      	lsrs	r3, r3, #16
 800ffe2:	4353      	muls	r3, r2
 800ffe4:	1949      	adds	r1, r1, r5
 800ffe6:	0c0d      	lsrs	r5, r1, #16
 800ffe8:	195b      	adds	r3, r3, r5
 800ffea:	0c1d      	lsrs	r5, r3, #16
 800ffec:	b289      	uxth	r1, r1
 800ffee:	041b      	lsls	r3, r3, #16
 800fff0:	185b      	adds	r3, r3, r1
 800fff2:	c608      	stmia	r6!, {r3}
 800fff4:	4287      	cmp	r7, r0
 800fff6:	dcef      	bgt.n	800ffd8 <__multadd+0x10>
 800fff8:	2d00      	cmp	r5, #0
 800fffa:	d022      	beq.n	8010042 <__multadd+0x7a>
 800fffc:	68a3      	ldr	r3, [r4, #8]
 800fffe:	42bb      	cmp	r3, r7
 8010000:	dc19      	bgt.n	8010036 <__multadd+0x6e>
 8010002:	6861      	ldr	r1, [r4, #4]
 8010004:	9801      	ldr	r0, [sp, #4]
 8010006:	3101      	adds	r1, #1
 8010008:	f7ff ff76 	bl	800fef8 <_Balloc>
 801000c:	1e06      	subs	r6, r0, #0
 801000e:	d105      	bne.n	801001c <__multadd+0x54>
 8010010:	0032      	movs	r2, r6
 8010012:	21ba      	movs	r1, #186	; 0xba
 8010014:	4b0c      	ldr	r3, [pc, #48]	; (8010048 <__multadd+0x80>)
 8010016:	480d      	ldr	r0, [pc, #52]	; (801004c <__multadd+0x84>)
 8010018:	f7fe fcfa 	bl	800ea10 <__assert_func>
 801001c:	0021      	movs	r1, r4
 801001e:	6922      	ldr	r2, [r4, #16]
 8010020:	310c      	adds	r1, #12
 8010022:	3202      	adds	r2, #2
 8010024:	0092      	lsls	r2, r2, #2
 8010026:	300c      	adds	r0, #12
 8010028:	f7fe fcde 	bl	800e9e8 <memcpy>
 801002c:	0021      	movs	r1, r4
 801002e:	9801      	ldr	r0, [sp, #4]
 8010030:	f7ff ffa6 	bl	800ff80 <_Bfree>
 8010034:	0034      	movs	r4, r6
 8010036:	1d3b      	adds	r3, r7, #4
 8010038:	009b      	lsls	r3, r3, #2
 801003a:	18e3      	adds	r3, r4, r3
 801003c:	605d      	str	r5, [r3, #4]
 801003e:	1c7b      	adds	r3, r7, #1
 8010040:	6123      	str	r3, [r4, #16]
 8010042:	0020      	movs	r0, r4
 8010044:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010046:	46c0      	nop			; (mov r8, r8)
 8010048:	0801382c 	.word	0x0801382c
 801004c:	0801389d 	.word	0x0801389d

08010050 <__s2b>:
 8010050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010052:	0006      	movs	r6, r0
 8010054:	0018      	movs	r0, r3
 8010056:	000c      	movs	r4, r1
 8010058:	3008      	adds	r0, #8
 801005a:	2109      	movs	r1, #9
 801005c:	9301      	str	r3, [sp, #4]
 801005e:	0015      	movs	r5, r2
 8010060:	f7f0 f8f8 	bl	8000254 <__divsi3>
 8010064:	2301      	movs	r3, #1
 8010066:	2100      	movs	r1, #0
 8010068:	4283      	cmp	r3, r0
 801006a:	db0a      	blt.n	8010082 <__s2b+0x32>
 801006c:	0030      	movs	r0, r6
 801006e:	f7ff ff43 	bl	800fef8 <_Balloc>
 8010072:	1e01      	subs	r1, r0, #0
 8010074:	d108      	bne.n	8010088 <__s2b+0x38>
 8010076:	000a      	movs	r2, r1
 8010078:	4b19      	ldr	r3, [pc, #100]	; (80100e0 <__s2b+0x90>)
 801007a:	481a      	ldr	r0, [pc, #104]	; (80100e4 <__s2b+0x94>)
 801007c:	31d3      	adds	r1, #211	; 0xd3
 801007e:	f7fe fcc7 	bl	800ea10 <__assert_func>
 8010082:	005b      	lsls	r3, r3, #1
 8010084:	3101      	adds	r1, #1
 8010086:	e7ef      	b.n	8010068 <__s2b+0x18>
 8010088:	9b08      	ldr	r3, [sp, #32]
 801008a:	6143      	str	r3, [r0, #20]
 801008c:	2301      	movs	r3, #1
 801008e:	6103      	str	r3, [r0, #16]
 8010090:	2d09      	cmp	r5, #9
 8010092:	dd18      	ble.n	80100c6 <__s2b+0x76>
 8010094:	0023      	movs	r3, r4
 8010096:	3309      	adds	r3, #9
 8010098:	001f      	movs	r7, r3
 801009a:	9300      	str	r3, [sp, #0]
 801009c:	1964      	adds	r4, r4, r5
 801009e:	783b      	ldrb	r3, [r7, #0]
 80100a0:	220a      	movs	r2, #10
 80100a2:	0030      	movs	r0, r6
 80100a4:	3b30      	subs	r3, #48	; 0x30
 80100a6:	f7ff ff8f 	bl	800ffc8 <__multadd>
 80100aa:	3701      	adds	r7, #1
 80100ac:	0001      	movs	r1, r0
 80100ae:	42a7      	cmp	r7, r4
 80100b0:	d1f5      	bne.n	801009e <__s2b+0x4e>
 80100b2:	002c      	movs	r4, r5
 80100b4:	9b00      	ldr	r3, [sp, #0]
 80100b6:	3c08      	subs	r4, #8
 80100b8:	191c      	adds	r4, r3, r4
 80100ba:	002f      	movs	r7, r5
 80100bc:	9b01      	ldr	r3, [sp, #4]
 80100be:	429f      	cmp	r7, r3
 80100c0:	db04      	blt.n	80100cc <__s2b+0x7c>
 80100c2:	0008      	movs	r0, r1
 80100c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80100c6:	2509      	movs	r5, #9
 80100c8:	340a      	adds	r4, #10
 80100ca:	e7f6      	b.n	80100ba <__s2b+0x6a>
 80100cc:	1b63      	subs	r3, r4, r5
 80100ce:	5ddb      	ldrb	r3, [r3, r7]
 80100d0:	220a      	movs	r2, #10
 80100d2:	0030      	movs	r0, r6
 80100d4:	3b30      	subs	r3, #48	; 0x30
 80100d6:	f7ff ff77 	bl	800ffc8 <__multadd>
 80100da:	3701      	adds	r7, #1
 80100dc:	0001      	movs	r1, r0
 80100de:	e7ed      	b.n	80100bc <__s2b+0x6c>
 80100e0:	0801382c 	.word	0x0801382c
 80100e4:	0801389d 	.word	0x0801389d

080100e8 <__hi0bits>:
 80100e8:	0003      	movs	r3, r0
 80100ea:	0c02      	lsrs	r2, r0, #16
 80100ec:	2000      	movs	r0, #0
 80100ee:	4282      	cmp	r2, r0
 80100f0:	d101      	bne.n	80100f6 <__hi0bits+0xe>
 80100f2:	041b      	lsls	r3, r3, #16
 80100f4:	3010      	adds	r0, #16
 80100f6:	0e1a      	lsrs	r2, r3, #24
 80100f8:	d101      	bne.n	80100fe <__hi0bits+0x16>
 80100fa:	3008      	adds	r0, #8
 80100fc:	021b      	lsls	r3, r3, #8
 80100fe:	0f1a      	lsrs	r2, r3, #28
 8010100:	d101      	bne.n	8010106 <__hi0bits+0x1e>
 8010102:	3004      	adds	r0, #4
 8010104:	011b      	lsls	r3, r3, #4
 8010106:	0f9a      	lsrs	r2, r3, #30
 8010108:	d101      	bne.n	801010e <__hi0bits+0x26>
 801010a:	3002      	adds	r0, #2
 801010c:	009b      	lsls	r3, r3, #2
 801010e:	2b00      	cmp	r3, #0
 8010110:	db03      	blt.n	801011a <__hi0bits+0x32>
 8010112:	3001      	adds	r0, #1
 8010114:	005b      	lsls	r3, r3, #1
 8010116:	d400      	bmi.n	801011a <__hi0bits+0x32>
 8010118:	2020      	movs	r0, #32
 801011a:	4770      	bx	lr

0801011c <__lo0bits>:
 801011c:	6803      	ldr	r3, [r0, #0]
 801011e:	0001      	movs	r1, r0
 8010120:	2207      	movs	r2, #7
 8010122:	0018      	movs	r0, r3
 8010124:	4010      	ands	r0, r2
 8010126:	4213      	tst	r3, r2
 8010128:	d00d      	beq.n	8010146 <__lo0bits+0x2a>
 801012a:	3a06      	subs	r2, #6
 801012c:	2000      	movs	r0, #0
 801012e:	4213      	tst	r3, r2
 8010130:	d105      	bne.n	801013e <__lo0bits+0x22>
 8010132:	3002      	adds	r0, #2
 8010134:	4203      	tst	r3, r0
 8010136:	d003      	beq.n	8010140 <__lo0bits+0x24>
 8010138:	40d3      	lsrs	r3, r2
 801013a:	0010      	movs	r0, r2
 801013c:	600b      	str	r3, [r1, #0]
 801013e:	4770      	bx	lr
 8010140:	089b      	lsrs	r3, r3, #2
 8010142:	600b      	str	r3, [r1, #0]
 8010144:	e7fb      	b.n	801013e <__lo0bits+0x22>
 8010146:	b29a      	uxth	r2, r3
 8010148:	2a00      	cmp	r2, #0
 801014a:	d101      	bne.n	8010150 <__lo0bits+0x34>
 801014c:	2010      	movs	r0, #16
 801014e:	0c1b      	lsrs	r3, r3, #16
 8010150:	b2da      	uxtb	r2, r3
 8010152:	2a00      	cmp	r2, #0
 8010154:	d101      	bne.n	801015a <__lo0bits+0x3e>
 8010156:	3008      	adds	r0, #8
 8010158:	0a1b      	lsrs	r3, r3, #8
 801015a:	071a      	lsls	r2, r3, #28
 801015c:	d101      	bne.n	8010162 <__lo0bits+0x46>
 801015e:	3004      	adds	r0, #4
 8010160:	091b      	lsrs	r3, r3, #4
 8010162:	079a      	lsls	r2, r3, #30
 8010164:	d101      	bne.n	801016a <__lo0bits+0x4e>
 8010166:	3002      	adds	r0, #2
 8010168:	089b      	lsrs	r3, r3, #2
 801016a:	07da      	lsls	r2, r3, #31
 801016c:	d4e9      	bmi.n	8010142 <__lo0bits+0x26>
 801016e:	3001      	adds	r0, #1
 8010170:	085b      	lsrs	r3, r3, #1
 8010172:	d1e6      	bne.n	8010142 <__lo0bits+0x26>
 8010174:	2020      	movs	r0, #32
 8010176:	e7e2      	b.n	801013e <__lo0bits+0x22>

08010178 <__i2b>:
 8010178:	b510      	push	{r4, lr}
 801017a:	000c      	movs	r4, r1
 801017c:	2101      	movs	r1, #1
 801017e:	f7ff febb 	bl	800fef8 <_Balloc>
 8010182:	2800      	cmp	r0, #0
 8010184:	d107      	bne.n	8010196 <__i2b+0x1e>
 8010186:	2146      	movs	r1, #70	; 0x46
 8010188:	4c05      	ldr	r4, [pc, #20]	; (80101a0 <__i2b+0x28>)
 801018a:	0002      	movs	r2, r0
 801018c:	4b05      	ldr	r3, [pc, #20]	; (80101a4 <__i2b+0x2c>)
 801018e:	0020      	movs	r0, r4
 8010190:	31ff      	adds	r1, #255	; 0xff
 8010192:	f7fe fc3d 	bl	800ea10 <__assert_func>
 8010196:	2301      	movs	r3, #1
 8010198:	6144      	str	r4, [r0, #20]
 801019a:	6103      	str	r3, [r0, #16]
 801019c:	bd10      	pop	{r4, pc}
 801019e:	46c0      	nop			; (mov r8, r8)
 80101a0:	0801389d 	.word	0x0801389d
 80101a4:	0801382c 	.word	0x0801382c

080101a8 <__multiply>:
 80101a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101aa:	0015      	movs	r5, r2
 80101ac:	690a      	ldr	r2, [r1, #16]
 80101ae:	692b      	ldr	r3, [r5, #16]
 80101b0:	000c      	movs	r4, r1
 80101b2:	b08b      	sub	sp, #44	; 0x2c
 80101b4:	429a      	cmp	r2, r3
 80101b6:	da01      	bge.n	80101bc <__multiply+0x14>
 80101b8:	002c      	movs	r4, r5
 80101ba:	000d      	movs	r5, r1
 80101bc:	6927      	ldr	r7, [r4, #16]
 80101be:	692e      	ldr	r6, [r5, #16]
 80101c0:	6861      	ldr	r1, [r4, #4]
 80101c2:	19bb      	adds	r3, r7, r6
 80101c4:	9303      	str	r3, [sp, #12]
 80101c6:	68a3      	ldr	r3, [r4, #8]
 80101c8:	19ba      	adds	r2, r7, r6
 80101ca:	4293      	cmp	r3, r2
 80101cc:	da00      	bge.n	80101d0 <__multiply+0x28>
 80101ce:	3101      	adds	r1, #1
 80101d0:	f7ff fe92 	bl	800fef8 <_Balloc>
 80101d4:	9002      	str	r0, [sp, #8]
 80101d6:	2800      	cmp	r0, #0
 80101d8:	d106      	bne.n	80101e8 <__multiply+0x40>
 80101da:	21b1      	movs	r1, #177	; 0xb1
 80101dc:	4b48      	ldr	r3, [pc, #288]	; (8010300 <__multiply+0x158>)
 80101de:	4849      	ldr	r0, [pc, #292]	; (8010304 <__multiply+0x15c>)
 80101e0:	9a02      	ldr	r2, [sp, #8]
 80101e2:	0049      	lsls	r1, r1, #1
 80101e4:	f7fe fc14 	bl	800ea10 <__assert_func>
 80101e8:	9b02      	ldr	r3, [sp, #8]
 80101ea:	2200      	movs	r2, #0
 80101ec:	3314      	adds	r3, #20
 80101ee:	469c      	mov	ip, r3
 80101f0:	19bb      	adds	r3, r7, r6
 80101f2:	009b      	lsls	r3, r3, #2
 80101f4:	4463      	add	r3, ip
 80101f6:	9304      	str	r3, [sp, #16]
 80101f8:	4663      	mov	r3, ip
 80101fa:	9904      	ldr	r1, [sp, #16]
 80101fc:	428b      	cmp	r3, r1
 80101fe:	d32a      	bcc.n	8010256 <__multiply+0xae>
 8010200:	0023      	movs	r3, r4
 8010202:	00bf      	lsls	r7, r7, #2
 8010204:	3314      	adds	r3, #20
 8010206:	3514      	adds	r5, #20
 8010208:	9308      	str	r3, [sp, #32]
 801020a:	00b6      	lsls	r6, r6, #2
 801020c:	19db      	adds	r3, r3, r7
 801020e:	9305      	str	r3, [sp, #20]
 8010210:	19ab      	adds	r3, r5, r6
 8010212:	9309      	str	r3, [sp, #36]	; 0x24
 8010214:	2304      	movs	r3, #4
 8010216:	9306      	str	r3, [sp, #24]
 8010218:	0023      	movs	r3, r4
 801021a:	9a05      	ldr	r2, [sp, #20]
 801021c:	3315      	adds	r3, #21
 801021e:	9501      	str	r5, [sp, #4]
 8010220:	429a      	cmp	r2, r3
 8010222:	d305      	bcc.n	8010230 <__multiply+0x88>
 8010224:	1b13      	subs	r3, r2, r4
 8010226:	3b15      	subs	r3, #21
 8010228:	089b      	lsrs	r3, r3, #2
 801022a:	3301      	adds	r3, #1
 801022c:	009b      	lsls	r3, r3, #2
 801022e:	9306      	str	r3, [sp, #24]
 8010230:	9b01      	ldr	r3, [sp, #4]
 8010232:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010234:	4293      	cmp	r3, r2
 8010236:	d310      	bcc.n	801025a <__multiply+0xb2>
 8010238:	9b03      	ldr	r3, [sp, #12]
 801023a:	2b00      	cmp	r3, #0
 801023c:	dd05      	ble.n	801024a <__multiply+0xa2>
 801023e:	9b04      	ldr	r3, [sp, #16]
 8010240:	3b04      	subs	r3, #4
 8010242:	9304      	str	r3, [sp, #16]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d056      	beq.n	80102f8 <__multiply+0x150>
 801024a:	9b02      	ldr	r3, [sp, #8]
 801024c:	9a03      	ldr	r2, [sp, #12]
 801024e:	0018      	movs	r0, r3
 8010250:	611a      	str	r2, [r3, #16]
 8010252:	b00b      	add	sp, #44	; 0x2c
 8010254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010256:	c304      	stmia	r3!, {r2}
 8010258:	e7cf      	b.n	80101fa <__multiply+0x52>
 801025a:	9b01      	ldr	r3, [sp, #4]
 801025c:	6818      	ldr	r0, [r3, #0]
 801025e:	b280      	uxth	r0, r0
 8010260:	2800      	cmp	r0, #0
 8010262:	d01e      	beq.n	80102a2 <__multiply+0xfa>
 8010264:	4667      	mov	r7, ip
 8010266:	2500      	movs	r5, #0
 8010268:	9e08      	ldr	r6, [sp, #32]
 801026a:	ce02      	ldmia	r6!, {r1}
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	9307      	str	r3, [sp, #28]
 8010270:	b28b      	uxth	r3, r1
 8010272:	4343      	muls	r3, r0
 8010274:	001a      	movs	r2, r3
 8010276:	466b      	mov	r3, sp
 8010278:	8b9b      	ldrh	r3, [r3, #28]
 801027a:	18d3      	adds	r3, r2, r3
 801027c:	195b      	adds	r3, r3, r5
 801027e:	0c0d      	lsrs	r5, r1, #16
 8010280:	4345      	muls	r5, r0
 8010282:	9a07      	ldr	r2, [sp, #28]
 8010284:	0c11      	lsrs	r1, r2, #16
 8010286:	1869      	adds	r1, r5, r1
 8010288:	0c1a      	lsrs	r2, r3, #16
 801028a:	188a      	adds	r2, r1, r2
 801028c:	b29b      	uxth	r3, r3
 801028e:	0c15      	lsrs	r5, r2, #16
 8010290:	0412      	lsls	r2, r2, #16
 8010292:	431a      	orrs	r2, r3
 8010294:	9b05      	ldr	r3, [sp, #20]
 8010296:	c704      	stmia	r7!, {r2}
 8010298:	42b3      	cmp	r3, r6
 801029a:	d8e6      	bhi.n	801026a <__multiply+0xc2>
 801029c:	4663      	mov	r3, ip
 801029e:	9a06      	ldr	r2, [sp, #24]
 80102a0:	509d      	str	r5, [r3, r2]
 80102a2:	9b01      	ldr	r3, [sp, #4]
 80102a4:	6818      	ldr	r0, [r3, #0]
 80102a6:	0c00      	lsrs	r0, r0, #16
 80102a8:	d020      	beq.n	80102ec <__multiply+0x144>
 80102aa:	4663      	mov	r3, ip
 80102ac:	0025      	movs	r5, r4
 80102ae:	4661      	mov	r1, ip
 80102b0:	2700      	movs	r7, #0
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	3514      	adds	r5, #20
 80102b6:	682a      	ldr	r2, [r5, #0]
 80102b8:	680e      	ldr	r6, [r1, #0]
 80102ba:	b292      	uxth	r2, r2
 80102bc:	4342      	muls	r2, r0
 80102be:	0c36      	lsrs	r6, r6, #16
 80102c0:	1992      	adds	r2, r2, r6
 80102c2:	19d2      	adds	r2, r2, r7
 80102c4:	0416      	lsls	r6, r2, #16
 80102c6:	b29b      	uxth	r3, r3
 80102c8:	431e      	orrs	r6, r3
 80102ca:	600e      	str	r6, [r1, #0]
 80102cc:	cd40      	ldmia	r5!, {r6}
 80102ce:	684b      	ldr	r3, [r1, #4]
 80102d0:	0c36      	lsrs	r6, r6, #16
 80102d2:	4346      	muls	r6, r0
 80102d4:	b29b      	uxth	r3, r3
 80102d6:	0c12      	lsrs	r2, r2, #16
 80102d8:	18f3      	adds	r3, r6, r3
 80102da:	189b      	adds	r3, r3, r2
 80102dc:	9a05      	ldr	r2, [sp, #20]
 80102de:	0c1f      	lsrs	r7, r3, #16
 80102e0:	3104      	adds	r1, #4
 80102e2:	42aa      	cmp	r2, r5
 80102e4:	d8e7      	bhi.n	80102b6 <__multiply+0x10e>
 80102e6:	4662      	mov	r2, ip
 80102e8:	9906      	ldr	r1, [sp, #24]
 80102ea:	5053      	str	r3, [r2, r1]
 80102ec:	9b01      	ldr	r3, [sp, #4]
 80102ee:	3304      	adds	r3, #4
 80102f0:	9301      	str	r3, [sp, #4]
 80102f2:	2304      	movs	r3, #4
 80102f4:	449c      	add	ip, r3
 80102f6:	e79b      	b.n	8010230 <__multiply+0x88>
 80102f8:	9b03      	ldr	r3, [sp, #12]
 80102fa:	3b01      	subs	r3, #1
 80102fc:	9303      	str	r3, [sp, #12]
 80102fe:	e79b      	b.n	8010238 <__multiply+0x90>
 8010300:	0801382c 	.word	0x0801382c
 8010304:	0801389d 	.word	0x0801389d

08010308 <__pow5mult>:
 8010308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801030a:	2303      	movs	r3, #3
 801030c:	0015      	movs	r5, r2
 801030e:	0007      	movs	r7, r0
 8010310:	000e      	movs	r6, r1
 8010312:	401a      	ands	r2, r3
 8010314:	421d      	tst	r5, r3
 8010316:	d008      	beq.n	801032a <__pow5mult+0x22>
 8010318:	4925      	ldr	r1, [pc, #148]	; (80103b0 <__pow5mult+0xa8>)
 801031a:	3a01      	subs	r2, #1
 801031c:	0092      	lsls	r2, r2, #2
 801031e:	5852      	ldr	r2, [r2, r1]
 8010320:	2300      	movs	r3, #0
 8010322:	0031      	movs	r1, r6
 8010324:	f7ff fe50 	bl	800ffc8 <__multadd>
 8010328:	0006      	movs	r6, r0
 801032a:	10ad      	asrs	r5, r5, #2
 801032c:	d03d      	beq.n	80103aa <__pow5mult+0xa2>
 801032e:	69fc      	ldr	r4, [r7, #28]
 8010330:	2c00      	cmp	r4, #0
 8010332:	d10f      	bne.n	8010354 <__pow5mult+0x4c>
 8010334:	2010      	movs	r0, #16
 8010336:	f7fc fa0f 	bl	800c758 <malloc>
 801033a:	1e02      	subs	r2, r0, #0
 801033c:	61f8      	str	r0, [r7, #28]
 801033e:	d105      	bne.n	801034c <__pow5mult+0x44>
 8010340:	21b4      	movs	r1, #180	; 0xb4
 8010342:	4b1c      	ldr	r3, [pc, #112]	; (80103b4 <__pow5mult+0xac>)
 8010344:	481c      	ldr	r0, [pc, #112]	; (80103b8 <__pow5mult+0xb0>)
 8010346:	31ff      	adds	r1, #255	; 0xff
 8010348:	f7fe fb62 	bl	800ea10 <__assert_func>
 801034c:	6044      	str	r4, [r0, #4]
 801034e:	6084      	str	r4, [r0, #8]
 8010350:	6004      	str	r4, [r0, #0]
 8010352:	60c4      	str	r4, [r0, #12]
 8010354:	69fb      	ldr	r3, [r7, #28]
 8010356:	689c      	ldr	r4, [r3, #8]
 8010358:	9301      	str	r3, [sp, #4]
 801035a:	2c00      	cmp	r4, #0
 801035c:	d108      	bne.n	8010370 <__pow5mult+0x68>
 801035e:	0038      	movs	r0, r7
 8010360:	4916      	ldr	r1, [pc, #88]	; (80103bc <__pow5mult+0xb4>)
 8010362:	f7ff ff09 	bl	8010178 <__i2b>
 8010366:	9b01      	ldr	r3, [sp, #4]
 8010368:	0004      	movs	r4, r0
 801036a:	6098      	str	r0, [r3, #8]
 801036c:	2300      	movs	r3, #0
 801036e:	6003      	str	r3, [r0, #0]
 8010370:	2301      	movs	r3, #1
 8010372:	421d      	tst	r5, r3
 8010374:	d00a      	beq.n	801038c <__pow5mult+0x84>
 8010376:	0031      	movs	r1, r6
 8010378:	0022      	movs	r2, r4
 801037a:	0038      	movs	r0, r7
 801037c:	f7ff ff14 	bl	80101a8 <__multiply>
 8010380:	0031      	movs	r1, r6
 8010382:	9001      	str	r0, [sp, #4]
 8010384:	0038      	movs	r0, r7
 8010386:	f7ff fdfb 	bl	800ff80 <_Bfree>
 801038a:	9e01      	ldr	r6, [sp, #4]
 801038c:	106d      	asrs	r5, r5, #1
 801038e:	d00c      	beq.n	80103aa <__pow5mult+0xa2>
 8010390:	6820      	ldr	r0, [r4, #0]
 8010392:	2800      	cmp	r0, #0
 8010394:	d107      	bne.n	80103a6 <__pow5mult+0x9e>
 8010396:	0022      	movs	r2, r4
 8010398:	0021      	movs	r1, r4
 801039a:	0038      	movs	r0, r7
 801039c:	f7ff ff04 	bl	80101a8 <__multiply>
 80103a0:	2300      	movs	r3, #0
 80103a2:	6020      	str	r0, [r4, #0]
 80103a4:	6003      	str	r3, [r0, #0]
 80103a6:	0004      	movs	r4, r0
 80103a8:	e7e2      	b.n	8010370 <__pow5mult+0x68>
 80103aa:	0030      	movs	r0, r6
 80103ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80103ae:	46c0      	nop			; (mov r8, r8)
 80103b0:	080139e8 	.word	0x080139e8
 80103b4:	08013712 	.word	0x08013712
 80103b8:	0801389d 	.word	0x0801389d
 80103bc:	00000271 	.word	0x00000271

080103c0 <__lshift>:
 80103c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103c2:	000c      	movs	r4, r1
 80103c4:	0017      	movs	r7, r2
 80103c6:	6923      	ldr	r3, [r4, #16]
 80103c8:	1155      	asrs	r5, r2, #5
 80103ca:	b087      	sub	sp, #28
 80103cc:	18eb      	adds	r3, r5, r3
 80103ce:	9302      	str	r3, [sp, #8]
 80103d0:	3301      	adds	r3, #1
 80103d2:	9301      	str	r3, [sp, #4]
 80103d4:	6849      	ldr	r1, [r1, #4]
 80103d6:	68a3      	ldr	r3, [r4, #8]
 80103d8:	9004      	str	r0, [sp, #16]
 80103da:	9a01      	ldr	r2, [sp, #4]
 80103dc:	4293      	cmp	r3, r2
 80103de:	db10      	blt.n	8010402 <__lshift+0x42>
 80103e0:	9804      	ldr	r0, [sp, #16]
 80103e2:	f7ff fd89 	bl	800fef8 <_Balloc>
 80103e6:	2300      	movs	r3, #0
 80103e8:	0002      	movs	r2, r0
 80103ea:	0006      	movs	r6, r0
 80103ec:	0019      	movs	r1, r3
 80103ee:	3214      	adds	r2, #20
 80103f0:	4298      	cmp	r0, r3
 80103f2:	d10c      	bne.n	801040e <__lshift+0x4e>
 80103f4:	31df      	adds	r1, #223	; 0xdf
 80103f6:	0032      	movs	r2, r6
 80103f8:	4b26      	ldr	r3, [pc, #152]	; (8010494 <__lshift+0xd4>)
 80103fa:	4827      	ldr	r0, [pc, #156]	; (8010498 <__lshift+0xd8>)
 80103fc:	31ff      	adds	r1, #255	; 0xff
 80103fe:	f7fe fb07 	bl	800ea10 <__assert_func>
 8010402:	3101      	adds	r1, #1
 8010404:	005b      	lsls	r3, r3, #1
 8010406:	e7e8      	b.n	80103da <__lshift+0x1a>
 8010408:	0098      	lsls	r0, r3, #2
 801040a:	5011      	str	r1, [r2, r0]
 801040c:	3301      	adds	r3, #1
 801040e:	42ab      	cmp	r3, r5
 8010410:	dbfa      	blt.n	8010408 <__lshift+0x48>
 8010412:	43eb      	mvns	r3, r5
 8010414:	17db      	asrs	r3, r3, #31
 8010416:	401d      	ands	r5, r3
 8010418:	211f      	movs	r1, #31
 801041a:	0023      	movs	r3, r4
 801041c:	0038      	movs	r0, r7
 801041e:	00ad      	lsls	r5, r5, #2
 8010420:	1955      	adds	r5, r2, r5
 8010422:	6922      	ldr	r2, [r4, #16]
 8010424:	3314      	adds	r3, #20
 8010426:	0092      	lsls	r2, r2, #2
 8010428:	4008      	ands	r0, r1
 801042a:	4684      	mov	ip, r0
 801042c:	189a      	adds	r2, r3, r2
 801042e:	420f      	tst	r7, r1
 8010430:	d02a      	beq.n	8010488 <__lshift+0xc8>
 8010432:	3101      	adds	r1, #1
 8010434:	1a09      	subs	r1, r1, r0
 8010436:	9105      	str	r1, [sp, #20]
 8010438:	2100      	movs	r1, #0
 801043a:	9503      	str	r5, [sp, #12]
 801043c:	4667      	mov	r7, ip
 801043e:	6818      	ldr	r0, [r3, #0]
 8010440:	40b8      	lsls	r0, r7
 8010442:	4308      	orrs	r0, r1
 8010444:	9903      	ldr	r1, [sp, #12]
 8010446:	c101      	stmia	r1!, {r0}
 8010448:	9103      	str	r1, [sp, #12]
 801044a:	9805      	ldr	r0, [sp, #20]
 801044c:	cb02      	ldmia	r3!, {r1}
 801044e:	40c1      	lsrs	r1, r0
 8010450:	429a      	cmp	r2, r3
 8010452:	d8f3      	bhi.n	801043c <__lshift+0x7c>
 8010454:	0020      	movs	r0, r4
 8010456:	3015      	adds	r0, #21
 8010458:	2304      	movs	r3, #4
 801045a:	4282      	cmp	r2, r0
 801045c:	d304      	bcc.n	8010468 <__lshift+0xa8>
 801045e:	1b13      	subs	r3, r2, r4
 8010460:	3b15      	subs	r3, #21
 8010462:	089b      	lsrs	r3, r3, #2
 8010464:	3301      	adds	r3, #1
 8010466:	009b      	lsls	r3, r3, #2
 8010468:	50e9      	str	r1, [r5, r3]
 801046a:	2900      	cmp	r1, #0
 801046c:	d002      	beq.n	8010474 <__lshift+0xb4>
 801046e:	9b02      	ldr	r3, [sp, #8]
 8010470:	3302      	adds	r3, #2
 8010472:	9301      	str	r3, [sp, #4]
 8010474:	9b01      	ldr	r3, [sp, #4]
 8010476:	9804      	ldr	r0, [sp, #16]
 8010478:	3b01      	subs	r3, #1
 801047a:	0021      	movs	r1, r4
 801047c:	6133      	str	r3, [r6, #16]
 801047e:	f7ff fd7f 	bl	800ff80 <_Bfree>
 8010482:	0030      	movs	r0, r6
 8010484:	b007      	add	sp, #28
 8010486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010488:	cb02      	ldmia	r3!, {r1}
 801048a:	c502      	stmia	r5!, {r1}
 801048c:	429a      	cmp	r2, r3
 801048e:	d8fb      	bhi.n	8010488 <__lshift+0xc8>
 8010490:	e7f0      	b.n	8010474 <__lshift+0xb4>
 8010492:	46c0      	nop			; (mov r8, r8)
 8010494:	0801382c 	.word	0x0801382c
 8010498:	0801389d 	.word	0x0801389d

0801049c <__mcmp>:
 801049c:	b530      	push	{r4, r5, lr}
 801049e:	690b      	ldr	r3, [r1, #16]
 80104a0:	6904      	ldr	r4, [r0, #16]
 80104a2:	0002      	movs	r2, r0
 80104a4:	1ae0      	subs	r0, r4, r3
 80104a6:	429c      	cmp	r4, r3
 80104a8:	d10e      	bne.n	80104c8 <__mcmp+0x2c>
 80104aa:	3214      	adds	r2, #20
 80104ac:	009b      	lsls	r3, r3, #2
 80104ae:	3114      	adds	r1, #20
 80104b0:	0014      	movs	r4, r2
 80104b2:	18c9      	adds	r1, r1, r3
 80104b4:	18d2      	adds	r2, r2, r3
 80104b6:	3a04      	subs	r2, #4
 80104b8:	3904      	subs	r1, #4
 80104ba:	6815      	ldr	r5, [r2, #0]
 80104bc:	680b      	ldr	r3, [r1, #0]
 80104be:	429d      	cmp	r5, r3
 80104c0:	d003      	beq.n	80104ca <__mcmp+0x2e>
 80104c2:	2001      	movs	r0, #1
 80104c4:	429d      	cmp	r5, r3
 80104c6:	d303      	bcc.n	80104d0 <__mcmp+0x34>
 80104c8:	bd30      	pop	{r4, r5, pc}
 80104ca:	4294      	cmp	r4, r2
 80104cc:	d3f3      	bcc.n	80104b6 <__mcmp+0x1a>
 80104ce:	e7fb      	b.n	80104c8 <__mcmp+0x2c>
 80104d0:	4240      	negs	r0, r0
 80104d2:	e7f9      	b.n	80104c8 <__mcmp+0x2c>

080104d4 <__mdiff>:
 80104d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104d6:	000e      	movs	r6, r1
 80104d8:	0007      	movs	r7, r0
 80104da:	0011      	movs	r1, r2
 80104dc:	0030      	movs	r0, r6
 80104de:	b087      	sub	sp, #28
 80104e0:	0014      	movs	r4, r2
 80104e2:	f7ff ffdb 	bl	801049c <__mcmp>
 80104e6:	1e05      	subs	r5, r0, #0
 80104e8:	d110      	bne.n	801050c <__mdiff+0x38>
 80104ea:	0001      	movs	r1, r0
 80104ec:	0038      	movs	r0, r7
 80104ee:	f7ff fd03 	bl	800fef8 <_Balloc>
 80104f2:	1e02      	subs	r2, r0, #0
 80104f4:	d104      	bne.n	8010500 <__mdiff+0x2c>
 80104f6:	4b3f      	ldr	r3, [pc, #252]	; (80105f4 <__mdiff+0x120>)
 80104f8:	483f      	ldr	r0, [pc, #252]	; (80105f8 <__mdiff+0x124>)
 80104fa:	4940      	ldr	r1, [pc, #256]	; (80105fc <__mdiff+0x128>)
 80104fc:	f7fe fa88 	bl	800ea10 <__assert_func>
 8010500:	2301      	movs	r3, #1
 8010502:	6145      	str	r5, [r0, #20]
 8010504:	6103      	str	r3, [r0, #16]
 8010506:	0010      	movs	r0, r2
 8010508:	b007      	add	sp, #28
 801050a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801050c:	2301      	movs	r3, #1
 801050e:	9301      	str	r3, [sp, #4]
 8010510:	2800      	cmp	r0, #0
 8010512:	db04      	blt.n	801051e <__mdiff+0x4a>
 8010514:	0023      	movs	r3, r4
 8010516:	0034      	movs	r4, r6
 8010518:	001e      	movs	r6, r3
 801051a:	2300      	movs	r3, #0
 801051c:	9301      	str	r3, [sp, #4]
 801051e:	0038      	movs	r0, r7
 8010520:	6861      	ldr	r1, [r4, #4]
 8010522:	f7ff fce9 	bl	800fef8 <_Balloc>
 8010526:	1e02      	subs	r2, r0, #0
 8010528:	d103      	bne.n	8010532 <__mdiff+0x5e>
 801052a:	4b32      	ldr	r3, [pc, #200]	; (80105f4 <__mdiff+0x120>)
 801052c:	4832      	ldr	r0, [pc, #200]	; (80105f8 <__mdiff+0x124>)
 801052e:	4934      	ldr	r1, [pc, #208]	; (8010600 <__mdiff+0x12c>)
 8010530:	e7e4      	b.n	80104fc <__mdiff+0x28>
 8010532:	9b01      	ldr	r3, [sp, #4]
 8010534:	2700      	movs	r7, #0
 8010536:	60c3      	str	r3, [r0, #12]
 8010538:	6920      	ldr	r0, [r4, #16]
 801053a:	3414      	adds	r4, #20
 801053c:	0083      	lsls	r3, r0, #2
 801053e:	18e3      	adds	r3, r4, r3
 8010540:	0021      	movs	r1, r4
 8010542:	9401      	str	r4, [sp, #4]
 8010544:	0034      	movs	r4, r6
 8010546:	9302      	str	r3, [sp, #8]
 8010548:	6933      	ldr	r3, [r6, #16]
 801054a:	3414      	adds	r4, #20
 801054c:	009b      	lsls	r3, r3, #2
 801054e:	18e3      	adds	r3, r4, r3
 8010550:	9303      	str	r3, [sp, #12]
 8010552:	0013      	movs	r3, r2
 8010554:	3314      	adds	r3, #20
 8010556:	469c      	mov	ip, r3
 8010558:	9305      	str	r3, [sp, #20]
 801055a:	9104      	str	r1, [sp, #16]
 801055c:	9b04      	ldr	r3, [sp, #16]
 801055e:	cc02      	ldmia	r4!, {r1}
 8010560:	cb20      	ldmia	r3!, {r5}
 8010562:	9304      	str	r3, [sp, #16]
 8010564:	b2ab      	uxth	r3, r5
 8010566:	19df      	adds	r7, r3, r7
 8010568:	b28b      	uxth	r3, r1
 801056a:	1afb      	subs	r3, r7, r3
 801056c:	0c09      	lsrs	r1, r1, #16
 801056e:	0c2d      	lsrs	r5, r5, #16
 8010570:	1a6d      	subs	r5, r5, r1
 8010572:	1419      	asrs	r1, r3, #16
 8010574:	1869      	adds	r1, r5, r1
 8010576:	b29b      	uxth	r3, r3
 8010578:	140f      	asrs	r7, r1, #16
 801057a:	0409      	lsls	r1, r1, #16
 801057c:	4319      	orrs	r1, r3
 801057e:	4663      	mov	r3, ip
 8010580:	c302      	stmia	r3!, {r1}
 8010582:	469c      	mov	ip, r3
 8010584:	9b03      	ldr	r3, [sp, #12]
 8010586:	42a3      	cmp	r3, r4
 8010588:	d8e8      	bhi.n	801055c <__mdiff+0x88>
 801058a:	0031      	movs	r1, r6
 801058c:	9c03      	ldr	r4, [sp, #12]
 801058e:	3115      	adds	r1, #21
 8010590:	2304      	movs	r3, #4
 8010592:	428c      	cmp	r4, r1
 8010594:	d304      	bcc.n	80105a0 <__mdiff+0xcc>
 8010596:	1ba3      	subs	r3, r4, r6
 8010598:	3b15      	subs	r3, #21
 801059a:	089b      	lsrs	r3, r3, #2
 801059c:	3301      	adds	r3, #1
 801059e:	009b      	lsls	r3, r3, #2
 80105a0:	9901      	ldr	r1, [sp, #4]
 80105a2:	18cd      	adds	r5, r1, r3
 80105a4:	9905      	ldr	r1, [sp, #20]
 80105a6:	002e      	movs	r6, r5
 80105a8:	18cb      	adds	r3, r1, r3
 80105aa:	469c      	mov	ip, r3
 80105ac:	9902      	ldr	r1, [sp, #8]
 80105ae:	428e      	cmp	r6, r1
 80105b0:	d310      	bcc.n	80105d4 <__mdiff+0x100>
 80105b2:	9e02      	ldr	r6, [sp, #8]
 80105b4:	1ee9      	subs	r1, r5, #3
 80105b6:	2400      	movs	r4, #0
 80105b8:	428e      	cmp	r6, r1
 80105ba:	d304      	bcc.n	80105c6 <__mdiff+0xf2>
 80105bc:	0031      	movs	r1, r6
 80105be:	3103      	adds	r1, #3
 80105c0:	1b49      	subs	r1, r1, r5
 80105c2:	0889      	lsrs	r1, r1, #2
 80105c4:	008c      	lsls	r4, r1, #2
 80105c6:	191b      	adds	r3, r3, r4
 80105c8:	3b04      	subs	r3, #4
 80105ca:	6819      	ldr	r1, [r3, #0]
 80105cc:	2900      	cmp	r1, #0
 80105ce:	d00f      	beq.n	80105f0 <__mdiff+0x11c>
 80105d0:	6110      	str	r0, [r2, #16]
 80105d2:	e798      	b.n	8010506 <__mdiff+0x32>
 80105d4:	ce02      	ldmia	r6!, {r1}
 80105d6:	b28c      	uxth	r4, r1
 80105d8:	19e4      	adds	r4, r4, r7
 80105da:	0c0f      	lsrs	r7, r1, #16
 80105dc:	1421      	asrs	r1, r4, #16
 80105de:	1879      	adds	r1, r7, r1
 80105e0:	b2a4      	uxth	r4, r4
 80105e2:	140f      	asrs	r7, r1, #16
 80105e4:	0409      	lsls	r1, r1, #16
 80105e6:	4321      	orrs	r1, r4
 80105e8:	4664      	mov	r4, ip
 80105ea:	c402      	stmia	r4!, {r1}
 80105ec:	46a4      	mov	ip, r4
 80105ee:	e7dd      	b.n	80105ac <__mdiff+0xd8>
 80105f0:	3801      	subs	r0, #1
 80105f2:	e7e9      	b.n	80105c8 <__mdiff+0xf4>
 80105f4:	0801382c 	.word	0x0801382c
 80105f8:	0801389d 	.word	0x0801389d
 80105fc:	00000237 	.word	0x00000237
 8010600:	00000245 	.word	0x00000245

08010604 <__ulp>:
 8010604:	2000      	movs	r0, #0
 8010606:	4b0b      	ldr	r3, [pc, #44]	; (8010634 <__ulp+0x30>)
 8010608:	4019      	ands	r1, r3
 801060a:	4b0b      	ldr	r3, [pc, #44]	; (8010638 <__ulp+0x34>)
 801060c:	18c9      	adds	r1, r1, r3
 801060e:	4281      	cmp	r1, r0
 8010610:	dc06      	bgt.n	8010620 <__ulp+0x1c>
 8010612:	4249      	negs	r1, r1
 8010614:	150b      	asrs	r3, r1, #20
 8010616:	2b13      	cmp	r3, #19
 8010618:	dc03      	bgt.n	8010622 <__ulp+0x1e>
 801061a:	2180      	movs	r1, #128	; 0x80
 801061c:	0309      	lsls	r1, r1, #12
 801061e:	4119      	asrs	r1, r3
 8010620:	4770      	bx	lr
 8010622:	3b14      	subs	r3, #20
 8010624:	2001      	movs	r0, #1
 8010626:	2b1e      	cmp	r3, #30
 8010628:	dc02      	bgt.n	8010630 <__ulp+0x2c>
 801062a:	2080      	movs	r0, #128	; 0x80
 801062c:	0600      	lsls	r0, r0, #24
 801062e:	40d8      	lsrs	r0, r3
 8010630:	2100      	movs	r1, #0
 8010632:	e7f5      	b.n	8010620 <__ulp+0x1c>
 8010634:	7ff00000 	.word	0x7ff00000
 8010638:	fcc00000 	.word	0xfcc00000

0801063c <__b2d>:
 801063c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801063e:	0006      	movs	r6, r0
 8010640:	6903      	ldr	r3, [r0, #16]
 8010642:	3614      	adds	r6, #20
 8010644:	009b      	lsls	r3, r3, #2
 8010646:	18f3      	adds	r3, r6, r3
 8010648:	1f1d      	subs	r5, r3, #4
 801064a:	682c      	ldr	r4, [r5, #0]
 801064c:	000f      	movs	r7, r1
 801064e:	0020      	movs	r0, r4
 8010650:	9301      	str	r3, [sp, #4]
 8010652:	f7ff fd49 	bl	80100e8 <__hi0bits>
 8010656:	2220      	movs	r2, #32
 8010658:	1a12      	subs	r2, r2, r0
 801065a:	603a      	str	r2, [r7, #0]
 801065c:	0003      	movs	r3, r0
 801065e:	4a1c      	ldr	r2, [pc, #112]	; (80106d0 <__b2d+0x94>)
 8010660:	280a      	cmp	r0, #10
 8010662:	dc15      	bgt.n	8010690 <__b2d+0x54>
 8010664:	210b      	movs	r1, #11
 8010666:	0027      	movs	r7, r4
 8010668:	1a09      	subs	r1, r1, r0
 801066a:	40cf      	lsrs	r7, r1
 801066c:	433a      	orrs	r2, r7
 801066e:	468c      	mov	ip, r1
 8010670:	0011      	movs	r1, r2
 8010672:	2200      	movs	r2, #0
 8010674:	42ae      	cmp	r6, r5
 8010676:	d202      	bcs.n	801067e <__b2d+0x42>
 8010678:	9a01      	ldr	r2, [sp, #4]
 801067a:	3a08      	subs	r2, #8
 801067c:	6812      	ldr	r2, [r2, #0]
 801067e:	3315      	adds	r3, #21
 8010680:	409c      	lsls	r4, r3
 8010682:	4663      	mov	r3, ip
 8010684:	0027      	movs	r7, r4
 8010686:	40da      	lsrs	r2, r3
 8010688:	4317      	orrs	r7, r2
 801068a:	0038      	movs	r0, r7
 801068c:	b003      	add	sp, #12
 801068e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010690:	2700      	movs	r7, #0
 8010692:	42ae      	cmp	r6, r5
 8010694:	d202      	bcs.n	801069c <__b2d+0x60>
 8010696:	9d01      	ldr	r5, [sp, #4]
 8010698:	3d08      	subs	r5, #8
 801069a:	682f      	ldr	r7, [r5, #0]
 801069c:	210b      	movs	r1, #11
 801069e:	4249      	negs	r1, r1
 80106a0:	468c      	mov	ip, r1
 80106a2:	449c      	add	ip, r3
 80106a4:	2b0b      	cmp	r3, #11
 80106a6:	d010      	beq.n	80106ca <__b2d+0x8e>
 80106a8:	4661      	mov	r1, ip
 80106aa:	2320      	movs	r3, #32
 80106ac:	408c      	lsls	r4, r1
 80106ae:	1a5b      	subs	r3, r3, r1
 80106b0:	0039      	movs	r1, r7
 80106b2:	40d9      	lsrs	r1, r3
 80106b4:	430c      	orrs	r4, r1
 80106b6:	4322      	orrs	r2, r4
 80106b8:	0011      	movs	r1, r2
 80106ba:	2200      	movs	r2, #0
 80106bc:	42b5      	cmp	r5, r6
 80106be:	d901      	bls.n	80106c4 <__b2d+0x88>
 80106c0:	3d04      	subs	r5, #4
 80106c2:	682a      	ldr	r2, [r5, #0]
 80106c4:	4664      	mov	r4, ip
 80106c6:	40a7      	lsls	r7, r4
 80106c8:	e7dd      	b.n	8010686 <__b2d+0x4a>
 80106ca:	4322      	orrs	r2, r4
 80106cc:	0011      	movs	r1, r2
 80106ce:	e7dc      	b.n	801068a <__b2d+0x4e>
 80106d0:	3ff00000 	.word	0x3ff00000

080106d4 <__d2b>:
 80106d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80106d6:	2101      	movs	r1, #1
 80106d8:	0014      	movs	r4, r2
 80106da:	001d      	movs	r5, r3
 80106dc:	9f08      	ldr	r7, [sp, #32]
 80106de:	f7ff fc0b 	bl	800fef8 <_Balloc>
 80106e2:	1e06      	subs	r6, r0, #0
 80106e4:	d105      	bne.n	80106f2 <__d2b+0x1e>
 80106e6:	0032      	movs	r2, r6
 80106e8:	4b24      	ldr	r3, [pc, #144]	; (801077c <__d2b+0xa8>)
 80106ea:	4825      	ldr	r0, [pc, #148]	; (8010780 <__d2b+0xac>)
 80106ec:	4925      	ldr	r1, [pc, #148]	; (8010784 <__d2b+0xb0>)
 80106ee:	f7fe f98f 	bl	800ea10 <__assert_func>
 80106f2:	032b      	lsls	r3, r5, #12
 80106f4:	006d      	lsls	r5, r5, #1
 80106f6:	0b1b      	lsrs	r3, r3, #12
 80106f8:	0d6d      	lsrs	r5, r5, #21
 80106fa:	d125      	bne.n	8010748 <__d2b+0x74>
 80106fc:	9301      	str	r3, [sp, #4]
 80106fe:	2c00      	cmp	r4, #0
 8010700:	d028      	beq.n	8010754 <__d2b+0x80>
 8010702:	4668      	mov	r0, sp
 8010704:	9400      	str	r4, [sp, #0]
 8010706:	f7ff fd09 	bl	801011c <__lo0bits>
 801070a:	9b01      	ldr	r3, [sp, #4]
 801070c:	9900      	ldr	r1, [sp, #0]
 801070e:	2800      	cmp	r0, #0
 8010710:	d01e      	beq.n	8010750 <__d2b+0x7c>
 8010712:	2220      	movs	r2, #32
 8010714:	001c      	movs	r4, r3
 8010716:	1a12      	subs	r2, r2, r0
 8010718:	4094      	lsls	r4, r2
 801071a:	0022      	movs	r2, r4
 801071c:	40c3      	lsrs	r3, r0
 801071e:	430a      	orrs	r2, r1
 8010720:	6172      	str	r2, [r6, #20]
 8010722:	9301      	str	r3, [sp, #4]
 8010724:	9c01      	ldr	r4, [sp, #4]
 8010726:	61b4      	str	r4, [r6, #24]
 8010728:	1e63      	subs	r3, r4, #1
 801072a:	419c      	sbcs	r4, r3
 801072c:	3401      	adds	r4, #1
 801072e:	6134      	str	r4, [r6, #16]
 8010730:	2d00      	cmp	r5, #0
 8010732:	d017      	beq.n	8010764 <__d2b+0x90>
 8010734:	2435      	movs	r4, #53	; 0x35
 8010736:	4b14      	ldr	r3, [pc, #80]	; (8010788 <__d2b+0xb4>)
 8010738:	18ed      	adds	r5, r5, r3
 801073a:	182d      	adds	r5, r5, r0
 801073c:	603d      	str	r5, [r7, #0]
 801073e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010740:	1a24      	subs	r4, r4, r0
 8010742:	601c      	str	r4, [r3, #0]
 8010744:	0030      	movs	r0, r6
 8010746:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010748:	2280      	movs	r2, #128	; 0x80
 801074a:	0352      	lsls	r2, r2, #13
 801074c:	4313      	orrs	r3, r2
 801074e:	e7d5      	b.n	80106fc <__d2b+0x28>
 8010750:	6171      	str	r1, [r6, #20]
 8010752:	e7e7      	b.n	8010724 <__d2b+0x50>
 8010754:	a801      	add	r0, sp, #4
 8010756:	f7ff fce1 	bl	801011c <__lo0bits>
 801075a:	9b01      	ldr	r3, [sp, #4]
 801075c:	2401      	movs	r4, #1
 801075e:	6173      	str	r3, [r6, #20]
 8010760:	3020      	adds	r0, #32
 8010762:	e7e4      	b.n	801072e <__d2b+0x5a>
 8010764:	4b09      	ldr	r3, [pc, #36]	; (801078c <__d2b+0xb8>)
 8010766:	18c0      	adds	r0, r0, r3
 8010768:	4b09      	ldr	r3, [pc, #36]	; (8010790 <__d2b+0xbc>)
 801076a:	6038      	str	r0, [r7, #0]
 801076c:	18e3      	adds	r3, r4, r3
 801076e:	009b      	lsls	r3, r3, #2
 8010770:	18f3      	adds	r3, r6, r3
 8010772:	6958      	ldr	r0, [r3, #20]
 8010774:	f7ff fcb8 	bl	80100e8 <__hi0bits>
 8010778:	0164      	lsls	r4, r4, #5
 801077a:	e7e0      	b.n	801073e <__d2b+0x6a>
 801077c:	0801382c 	.word	0x0801382c
 8010780:	0801389d 	.word	0x0801389d
 8010784:	0000030f 	.word	0x0000030f
 8010788:	fffffbcd 	.word	0xfffffbcd
 801078c:	fffffbce 	.word	0xfffffbce
 8010790:	3fffffff 	.word	0x3fffffff

08010794 <__ratio>:
 8010794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010796:	b087      	sub	sp, #28
 8010798:	000f      	movs	r7, r1
 801079a:	a904      	add	r1, sp, #16
 801079c:	0006      	movs	r6, r0
 801079e:	f7ff ff4d 	bl	801063c <__b2d>
 80107a2:	9000      	str	r0, [sp, #0]
 80107a4:	9101      	str	r1, [sp, #4]
 80107a6:	9c00      	ldr	r4, [sp, #0]
 80107a8:	9d01      	ldr	r5, [sp, #4]
 80107aa:	0038      	movs	r0, r7
 80107ac:	a905      	add	r1, sp, #20
 80107ae:	f7ff ff45 	bl	801063c <__b2d>
 80107b2:	9002      	str	r0, [sp, #8]
 80107b4:	9103      	str	r1, [sp, #12]
 80107b6:	9a02      	ldr	r2, [sp, #8]
 80107b8:	9b03      	ldr	r3, [sp, #12]
 80107ba:	6930      	ldr	r0, [r6, #16]
 80107bc:	6939      	ldr	r1, [r7, #16]
 80107be:	9e04      	ldr	r6, [sp, #16]
 80107c0:	1a40      	subs	r0, r0, r1
 80107c2:	9905      	ldr	r1, [sp, #20]
 80107c4:	0140      	lsls	r0, r0, #5
 80107c6:	1a71      	subs	r1, r6, r1
 80107c8:	1841      	adds	r1, r0, r1
 80107ca:	0508      	lsls	r0, r1, #20
 80107cc:	2900      	cmp	r1, #0
 80107ce:	dd07      	ble.n	80107e0 <__ratio+0x4c>
 80107d0:	9901      	ldr	r1, [sp, #4]
 80107d2:	1845      	adds	r5, r0, r1
 80107d4:	0020      	movs	r0, r4
 80107d6:	0029      	movs	r1, r5
 80107d8:	f7f1 f982 	bl	8001ae0 <__aeabi_ddiv>
 80107dc:	b007      	add	sp, #28
 80107de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107e0:	9903      	ldr	r1, [sp, #12]
 80107e2:	1a0b      	subs	r3, r1, r0
 80107e4:	e7f6      	b.n	80107d4 <__ratio+0x40>

080107e6 <__copybits>:
 80107e6:	b570      	push	{r4, r5, r6, lr}
 80107e8:	0014      	movs	r4, r2
 80107ea:	0005      	movs	r5, r0
 80107ec:	3901      	subs	r1, #1
 80107ee:	6913      	ldr	r3, [r2, #16]
 80107f0:	1149      	asrs	r1, r1, #5
 80107f2:	3101      	adds	r1, #1
 80107f4:	0089      	lsls	r1, r1, #2
 80107f6:	3414      	adds	r4, #20
 80107f8:	009b      	lsls	r3, r3, #2
 80107fa:	1841      	adds	r1, r0, r1
 80107fc:	18e3      	adds	r3, r4, r3
 80107fe:	42a3      	cmp	r3, r4
 8010800:	d80d      	bhi.n	801081e <__copybits+0x38>
 8010802:	0014      	movs	r4, r2
 8010804:	3411      	adds	r4, #17
 8010806:	2500      	movs	r5, #0
 8010808:	429c      	cmp	r4, r3
 801080a:	d803      	bhi.n	8010814 <__copybits+0x2e>
 801080c:	1a9b      	subs	r3, r3, r2
 801080e:	3b11      	subs	r3, #17
 8010810:	089b      	lsrs	r3, r3, #2
 8010812:	009d      	lsls	r5, r3, #2
 8010814:	2300      	movs	r3, #0
 8010816:	1940      	adds	r0, r0, r5
 8010818:	4281      	cmp	r1, r0
 801081a:	d803      	bhi.n	8010824 <__copybits+0x3e>
 801081c:	bd70      	pop	{r4, r5, r6, pc}
 801081e:	cc40      	ldmia	r4!, {r6}
 8010820:	c540      	stmia	r5!, {r6}
 8010822:	e7ec      	b.n	80107fe <__copybits+0x18>
 8010824:	c008      	stmia	r0!, {r3}
 8010826:	e7f7      	b.n	8010818 <__copybits+0x32>

08010828 <__any_on>:
 8010828:	0002      	movs	r2, r0
 801082a:	6900      	ldr	r0, [r0, #16]
 801082c:	b510      	push	{r4, lr}
 801082e:	3214      	adds	r2, #20
 8010830:	114b      	asrs	r3, r1, #5
 8010832:	4298      	cmp	r0, r3
 8010834:	db13      	blt.n	801085e <__any_on+0x36>
 8010836:	dd0c      	ble.n	8010852 <__any_on+0x2a>
 8010838:	241f      	movs	r4, #31
 801083a:	0008      	movs	r0, r1
 801083c:	4020      	ands	r0, r4
 801083e:	4221      	tst	r1, r4
 8010840:	d007      	beq.n	8010852 <__any_on+0x2a>
 8010842:	0099      	lsls	r1, r3, #2
 8010844:	588c      	ldr	r4, [r1, r2]
 8010846:	0021      	movs	r1, r4
 8010848:	40c1      	lsrs	r1, r0
 801084a:	4081      	lsls	r1, r0
 801084c:	2001      	movs	r0, #1
 801084e:	428c      	cmp	r4, r1
 8010850:	d104      	bne.n	801085c <__any_on+0x34>
 8010852:	009b      	lsls	r3, r3, #2
 8010854:	18d3      	adds	r3, r2, r3
 8010856:	4293      	cmp	r3, r2
 8010858:	d803      	bhi.n	8010862 <__any_on+0x3a>
 801085a:	2000      	movs	r0, #0
 801085c:	bd10      	pop	{r4, pc}
 801085e:	0003      	movs	r3, r0
 8010860:	e7f7      	b.n	8010852 <__any_on+0x2a>
 8010862:	3b04      	subs	r3, #4
 8010864:	6819      	ldr	r1, [r3, #0]
 8010866:	2900      	cmp	r1, #0
 8010868:	d0f5      	beq.n	8010856 <__any_on+0x2e>
 801086a:	2001      	movs	r0, #1
 801086c:	e7f6      	b.n	801085c <__any_on+0x34>

0801086e <__ascii_wctomb>:
 801086e:	0003      	movs	r3, r0
 8010870:	1e08      	subs	r0, r1, #0
 8010872:	d005      	beq.n	8010880 <__ascii_wctomb+0x12>
 8010874:	2aff      	cmp	r2, #255	; 0xff
 8010876:	d904      	bls.n	8010882 <__ascii_wctomb+0x14>
 8010878:	228a      	movs	r2, #138	; 0x8a
 801087a:	2001      	movs	r0, #1
 801087c:	601a      	str	r2, [r3, #0]
 801087e:	4240      	negs	r0, r0
 8010880:	4770      	bx	lr
 8010882:	2001      	movs	r0, #1
 8010884:	700a      	strb	r2, [r1, #0]
 8010886:	e7fb      	b.n	8010880 <__ascii_wctomb+0x12>

08010888 <__ssputs_r>:
 8010888:	b5f0      	push	{r4, r5, r6, r7, lr}
 801088a:	b085      	sub	sp, #20
 801088c:	9301      	str	r3, [sp, #4]
 801088e:	9203      	str	r2, [sp, #12]
 8010890:	688e      	ldr	r6, [r1, #8]
 8010892:	9a01      	ldr	r2, [sp, #4]
 8010894:	0007      	movs	r7, r0
 8010896:	000c      	movs	r4, r1
 8010898:	680b      	ldr	r3, [r1, #0]
 801089a:	4296      	cmp	r6, r2
 801089c:	d831      	bhi.n	8010902 <__ssputs_r+0x7a>
 801089e:	898a      	ldrh	r2, [r1, #12]
 80108a0:	2190      	movs	r1, #144	; 0x90
 80108a2:	00c9      	lsls	r1, r1, #3
 80108a4:	420a      	tst	r2, r1
 80108a6:	d029      	beq.n	80108fc <__ssputs_r+0x74>
 80108a8:	2003      	movs	r0, #3
 80108aa:	6921      	ldr	r1, [r4, #16]
 80108ac:	1a5b      	subs	r3, r3, r1
 80108ae:	9302      	str	r3, [sp, #8]
 80108b0:	6963      	ldr	r3, [r4, #20]
 80108b2:	4343      	muls	r3, r0
 80108b4:	0fdd      	lsrs	r5, r3, #31
 80108b6:	18ed      	adds	r5, r5, r3
 80108b8:	9b01      	ldr	r3, [sp, #4]
 80108ba:	9802      	ldr	r0, [sp, #8]
 80108bc:	3301      	adds	r3, #1
 80108be:	181b      	adds	r3, r3, r0
 80108c0:	106d      	asrs	r5, r5, #1
 80108c2:	42ab      	cmp	r3, r5
 80108c4:	d900      	bls.n	80108c8 <__ssputs_r+0x40>
 80108c6:	001d      	movs	r5, r3
 80108c8:	0552      	lsls	r2, r2, #21
 80108ca:	d529      	bpl.n	8010920 <__ssputs_r+0x98>
 80108cc:	0029      	movs	r1, r5
 80108ce:	0038      	movs	r0, r7
 80108d0:	f7fb ff6e 	bl	800c7b0 <_malloc_r>
 80108d4:	1e06      	subs	r6, r0, #0
 80108d6:	d02d      	beq.n	8010934 <__ssputs_r+0xac>
 80108d8:	9a02      	ldr	r2, [sp, #8]
 80108da:	6921      	ldr	r1, [r4, #16]
 80108dc:	f7fe f884 	bl	800e9e8 <memcpy>
 80108e0:	89a2      	ldrh	r2, [r4, #12]
 80108e2:	4b19      	ldr	r3, [pc, #100]	; (8010948 <__ssputs_r+0xc0>)
 80108e4:	401a      	ands	r2, r3
 80108e6:	2380      	movs	r3, #128	; 0x80
 80108e8:	4313      	orrs	r3, r2
 80108ea:	81a3      	strh	r3, [r4, #12]
 80108ec:	9b02      	ldr	r3, [sp, #8]
 80108ee:	6126      	str	r6, [r4, #16]
 80108f0:	18f6      	adds	r6, r6, r3
 80108f2:	6026      	str	r6, [r4, #0]
 80108f4:	6165      	str	r5, [r4, #20]
 80108f6:	9e01      	ldr	r6, [sp, #4]
 80108f8:	1aed      	subs	r5, r5, r3
 80108fa:	60a5      	str	r5, [r4, #8]
 80108fc:	9b01      	ldr	r3, [sp, #4]
 80108fe:	429e      	cmp	r6, r3
 8010900:	d900      	bls.n	8010904 <__ssputs_r+0x7c>
 8010902:	9e01      	ldr	r6, [sp, #4]
 8010904:	0032      	movs	r2, r6
 8010906:	9903      	ldr	r1, [sp, #12]
 8010908:	6820      	ldr	r0, [r4, #0]
 801090a:	f000 f9e5 	bl	8010cd8 <memmove>
 801090e:	2000      	movs	r0, #0
 8010910:	68a3      	ldr	r3, [r4, #8]
 8010912:	1b9b      	subs	r3, r3, r6
 8010914:	60a3      	str	r3, [r4, #8]
 8010916:	6823      	ldr	r3, [r4, #0]
 8010918:	199b      	adds	r3, r3, r6
 801091a:	6023      	str	r3, [r4, #0]
 801091c:	b005      	add	sp, #20
 801091e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010920:	002a      	movs	r2, r5
 8010922:	0038      	movs	r0, r7
 8010924:	f000 fa1f 	bl	8010d66 <_realloc_r>
 8010928:	1e06      	subs	r6, r0, #0
 801092a:	d1df      	bne.n	80108ec <__ssputs_r+0x64>
 801092c:	0038      	movs	r0, r7
 801092e:	6921      	ldr	r1, [r4, #16]
 8010930:	f7fe ff2a 	bl	800f788 <_free_r>
 8010934:	230c      	movs	r3, #12
 8010936:	2001      	movs	r0, #1
 8010938:	603b      	str	r3, [r7, #0]
 801093a:	89a2      	ldrh	r2, [r4, #12]
 801093c:	3334      	adds	r3, #52	; 0x34
 801093e:	4313      	orrs	r3, r2
 8010940:	81a3      	strh	r3, [r4, #12]
 8010942:	4240      	negs	r0, r0
 8010944:	e7ea      	b.n	801091c <__ssputs_r+0x94>
 8010946:	46c0      	nop			; (mov r8, r8)
 8010948:	fffffb7f 	.word	0xfffffb7f

0801094c <_svfiprintf_r>:
 801094c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801094e:	b0a1      	sub	sp, #132	; 0x84
 8010950:	9003      	str	r0, [sp, #12]
 8010952:	001d      	movs	r5, r3
 8010954:	898b      	ldrh	r3, [r1, #12]
 8010956:	000f      	movs	r7, r1
 8010958:	0016      	movs	r6, r2
 801095a:	061b      	lsls	r3, r3, #24
 801095c:	d511      	bpl.n	8010982 <_svfiprintf_r+0x36>
 801095e:	690b      	ldr	r3, [r1, #16]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d10e      	bne.n	8010982 <_svfiprintf_r+0x36>
 8010964:	2140      	movs	r1, #64	; 0x40
 8010966:	f7fb ff23 	bl	800c7b0 <_malloc_r>
 801096a:	6038      	str	r0, [r7, #0]
 801096c:	6138      	str	r0, [r7, #16]
 801096e:	2800      	cmp	r0, #0
 8010970:	d105      	bne.n	801097e <_svfiprintf_r+0x32>
 8010972:	230c      	movs	r3, #12
 8010974:	9a03      	ldr	r2, [sp, #12]
 8010976:	3801      	subs	r0, #1
 8010978:	6013      	str	r3, [r2, #0]
 801097a:	b021      	add	sp, #132	; 0x84
 801097c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801097e:	2340      	movs	r3, #64	; 0x40
 8010980:	617b      	str	r3, [r7, #20]
 8010982:	2300      	movs	r3, #0
 8010984:	ac08      	add	r4, sp, #32
 8010986:	6163      	str	r3, [r4, #20]
 8010988:	3320      	adds	r3, #32
 801098a:	7663      	strb	r3, [r4, #25]
 801098c:	3310      	adds	r3, #16
 801098e:	76a3      	strb	r3, [r4, #26]
 8010990:	9507      	str	r5, [sp, #28]
 8010992:	0035      	movs	r5, r6
 8010994:	782b      	ldrb	r3, [r5, #0]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d001      	beq.n	801099e <_svfiprintf_r+0x52>
 801099a:	2b25      	cmp	r3, #37	; 0x25
 801099c:	d148      	bne.n	8010a30 <_svfiprintf_r+0xe4>
 801099e:	1bab      	subs	r3, r5, r6
 80109a0:	9305      	str	r3, [sp, #20]
 80109a2:	42b5      	cmp	r5, r6
 80109a4:	d00b      	beq.n	80109be <_svfiprintf_r+0x72>
 80109a6:	0032      	movs	r2, r6
 80109a8:	0039      	movs	r1, r7
 80109aa:	9803      	ldr	r0, [sp, #12]
 80109ac:	f7ff ff6c 	bl	8010888 <__ssputs_r>
 80109b0:	3001      	adds	r0, #1
 80109b2:	d100      	bne.n	80109b6 <_svfiprintf_r+0x6a>
 80109b4:	e0af      	b.n	8010b16 <_svfiprintf_r+0x1ca>
 80109b6:	6963      	ldr	r3, [r4, #20]
 80109b8:	9a05      	ldr	r2, [sp, #20]
 80109ba:	189b      	adds	r3, r3, r2
 80109bc:	6163      	str	r3, [r4, #20]
 80109be:	782b      	ldrb	r3, [r5, #0]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d100      	bne.n	80109c6 <_svfiprintf_r+0x7a>
 80109c4:	e0a7      	b.n	8010b16 <_svfiprintf_r+0x1ca>
 80109c6:	2201      	movs	r2, #1
 80109c8:	2300      	movs	r3, #0
 80109ca:	4252      	negs	r2, r2
 80109cc:	6062      	str	r2, [r4, #4]
 80109ce:	a904      	add	r1, sp, #16
 80109d0:	3254      	adds	r2, #84	; 0x54
 80109d2:	1852      	adds	r2, r2, r1
 80109d4:	1c6e      	adds	r6, r5, #1
 80109d6:	6023      	str	r3, [r4, #0]
 80109d8:	60e3      	str	r3, [r4, #12]
 80109da:	60a3      	str	r3, [r4, #8]
 80109dc:	7013      	strb	r3, [r2, #0]
 80109de:	65a3      	str	r3, [r4, #88]	; 0x58
 80109e0:	4b55      	ldr	r3, [pc, #340]	; (8010b38 <_svfiprintf_r+0x1ec>)
 80109e2:	2205      	movs	r2, #5
 80109e4:	0018      	movs	r0, r3
 80109e6:	7831      	ldrb	r1, [r6, #0]
 80109e8:	9305      	str	r3, [sp, #20]
 80109ea:	f7fd fff2 	bl	800e9d2 <memchr>
 80109ee:	1c75      	adds	r5, r6, #1
 80109f0:	2800      	cmp	r0, #0
 80109f2:	d11f      	bne.n	8010a34 <_svfiprintf_r+0xe8>
 80109f4:	6822      	ldr	r2, [r4, #0]
 80109f6:	06d3      	lsls	r3, r2, #27
 80109f8:	d504      	bpl.n	8010a04 <_svfiprintf_r+0xb8>
 80109fa:	2353      	movs	r3, #83	; 0x53
 80109fc:	a904      	add	r1, sp, #16
 80109fe:	185b      	adds	r3, r3, r1
 8010a00:	2120      	movs	r1, #32
 8010a02:	7019      	strb	r1, [r3, #0]
 8010a04:	0713      	lsls	r3, r2, #28
 8010a06:	d504      	bpl.n	8010a12 <_svfiprintf_r+0xc6>
 8010a08:	2353      	movs	r3, #83	; 0x53
 8010a0a:	a904      	add	r1, sp, #16
 8010a0c:	185b      	adds	r3, r3, r1
 8010a0e:	212b      	movs	r1, #43	; 0x2b
 8010a10:	7019      	strb	r1, [r3, #0]
 8010a12:	7833      	ldrb	r3, [r6, #0]
 8010a14:	2b2a      	cmp	r3, #42	; 0x2a
 8010a16:	d016      	beq.n	8010a46 <_svfiprintf_r+0xfa>
 8010a18:	0035      	movs	r5, r6
 8010a1a:	2100      	movs	r1, #0
 8010a1c:	200a      	movs	r0, #10
 8010a1e:	68e3      	ldr	r3, [r4, #12]
 8010a20:	782a      	ldrb	r2, [r5, #0]
 8010a22:	1c6e      	adds	r6, r5, #1
 8010a24:	3a30      	subs	r2, #48	; 0x30
 8010a26:	2a09      	cmp	r2, #9
 8010a28:	d94e      	bls.n	8010ac8 <_svfiprintf_r+0x17c>
 8010a2a:	2900      	cmp	r1, #0
 8010a2c:	d111      	bne.n	8010a52 <_svfiprintf_r+0x106>
 8010a2e:	e017      	b.n	8010a60 <_svfiprintf_r+0x114>
 8010a30:	3501      	adds	r5, #1
 8010a32:	e7af      	b.n	8010994 <_svfiprintf_r+0x48>
 8010a34:	9b05      	ldr	r3, [sp, #20]
 8010a36:	6822      	ldr	r2, [r4, #0]
 8010a38:	1ac0      	subs	r0, r0, r3
 8010a3a:	2301      	movs	r3, #1
 8010a3c:	4083      	lsls	r3, r0
 8010a3e:	4313      	orrs	r3, r2
 8010a40:	002e      	movs	r6, r5
 8010a42:	6023      	str	r3, [r4, #0]
 8010a44:	e7cc      	b.n	80109e0 <_svfiprintf_r+0x94>
 8010a46:	9b07      	ldr	r3, [sp, #28]
 8010a48:	1d19      	adds	r1, r3, #4
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	9107      	str	r1, [sp, #28]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	db01      	blt.n	8010a56 <_svfiprintf_r+0x10a>
 8010a52:	930b      	str	r3, [sp, #44]	; 0x2c
 8010a54:	e004      	b.n	8010a60 <_svfiprintf_r+0x114>
 8010a56:	425b      	negs	r3, r3
 8010a58:	60e3      	str	r3, [r4, #12]
 8010a5a:	2302      	movs	r3, #2
 8010a5c:	4313      	orrs	r3, r2
 8010a5e:	6023      	str	r3, [r4, #0]
 8010a60:	782b      	ldrb	r3, [r5, #0]
 8010a62:	2b2e      	cmp	r3, #46	; 0x2e
 8010a64:	d10a      	bne.n	8010a7c <_svfiprintf_r+0x130>
 8010a66:	786b      	ldrb	r3, [r5, #1]
 8010a68:	2b2a      	cmp	r3, #42	; 0x2a
 8010a6a:	d135      	bne.n	8010ad8 <_svfiprintf_r+0x18c>
 8010a6c:	9b07      	ldr	r3, [sp, #28]
 8010a6e:	3502      	adds	r5, #2
 8010a70:	1d1a      	adds	r2, r3, #4
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	9207      	str	r2, [sp, #28]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	db2b      	blt.n	8010ad2 <_svfiprintf_r+0x186>
 8010a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8010a7c:	4e2f      	ldr	r6, [pc, #188]	; (8010b3c <_svfiprintf_r+0x1f0>)
 8010a7e:	2203      	movs	r2, #3
 8010a80:	0030      	movs	r0, r6
 8010a82:	7829      	ldrb	r1, [r5, #0]
 8010a84:	f7fd ffa5 	bl	800e9d2 <memchr>
 8010a88:	2800      	cmp	r0, #0
 8010a8a:	d006      	beq.n	8010a9a <_svfiprintf_r+0x14e>
 8010a8c:	2340      	movs	r3, #64	; 0x40
 8010a8e:	1b80      	subs	r0, r0, r6
 8010a90:	4083      	lsls	r3, r0
 8010a92:	6822      	ldr	r2, [r4, #0]
 8010a94:	3501      	adds	r5, #1
 8010a96:	4313      	orrs	r3, r2
 8010a98:	6023      	str	r3, [r4, #0]
 8010a9a:	7829      	ldrb	r1, [r5, #0]
 8010a9c:	2206      	movs	r2, #6
 8010a9e:	4828      	ldr	r0, [pc, #160]	; (8010b40 <_svfiprintf_r+0x1f4>)
 8010aa0:	1c6e      	adds	r6, r5, #1
 8010aa2:	7621      	strb	r1, [r4, #24]
 8010aa4:	f7fd ff95 	bl	800e9d2 <memchr>
 8010aa8:	2800      	cmp	r0, #0
 8010aaa:	d03c      	beq.n	8010b26 <_svfiprintf_r+0x1da>
 8010aac:	4b25      	ldr	r3, [pc, #148]	; (8010b44 <_svfiprintf_r+0x1f8>)
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d125      	bne.n	8010afe <_svfiprintf_r+0x1b2>
 8010ab2:	2207      	movs	r2, #7
 8010ab4:	9b07      	ldr	r3, [sp, #28]
 8010ab6:	3307      	adds	r3, #7
 8010ab8:	4393      	bics	r3, r2
 8010aba:	3308      	adds	r3, #8
 8010abc:	9307      	str	r3, [sp, #28]
 8010abe:	6963      	ldr	r3, [r4, #20]
 8010ac0:	9a04      	ldr	r2, [sp, #16]
 8010ac2:	189b      	adds	r3, r3, r2
 8010ac4:	6163      	str	r3, [r4, #20]
 8010ac6:	e764      	b.n	8010992 <_svfiprintf_r+0x46>
 8010ac8:	4343      	muls	r3, r0
 8010aca:	0035      	movs	r5, r6
 8010acc:	2101      	movs	r1, #1
 8010ace:	189b      	adds	r3, r3, r2
 8010ad0:	e7a6      	b.n	8010a20 <_svfiprintf_r+0xd4>
 8010ad2:	2301      	movs	r3, #1
 8010ad4:	425b      	negs	r3, r3
 8010ad6:	e7d0      	b.n	8010a7a <_svfiprintf_r+0x12e>
 8010ad8:	2300      	movs	r3, #0
 8010ada:	200a      	movs	r0, #10
 8010adc:	001a      	movs	r2, r3
 8010ade:	3501      	adds	r5, #1
 8010ae0:	6063      	str	r3, [r4, #4]
 8010ae2:	7829      	ldrb	r1, [r5, #0]
 8010ae4:	1c6e      	adds	r6, r5, #1
 8010ae6:	3930      	subs	r1, #48	; 0x30
 8010ae8:	2909      	cmp	r1, #9
 8010aea:	d903      	bls.n	8010af4 <_svfiprintf_r+0x1a8>
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d0c5      	beq.n	8010a7c <_svfiprintf_r+0x130>
 8010af0:	9209      	str	r2, [sp, #36]	; 0x24
 8010af2:	e7c3      	b.n	8010a7c <_svfiprintf_r+0x130>
 8010af4:	4342      	muls	r2, r0
 8010af6:	0035      	movs	r5, r6
 8010af8:	2301      	movs	r3, #1
 8010afa:	1852      	adds	r2, r2, r1
 8010afc:	e7f1      	b.n	8010ae2 <_svfiprintf_r+0x196>
 8010afe:	aa07      	add	r2, sp, #28
 8010b00:	9200      	str	r2, [sp, #0]
 8010b02:	0021      	movs	r1, r4
 8010b04:	003a      	movs	r2, r7
 8010b06:	4b10      	ldr	r3, [pc, #64]	; (8010b48 <_svfiprintf_r+0x1fc>)
 8010b08:	9803      	ldr	r0, [sp, #12]
 8010b0a:	f7fc fe59 	bl	800d7c0 <_printf_float>
 8010b0e:	9004      	str	r0, [sp, #16]
 8010b10:	9b04      	ldr	r3, [sp, #16]
 8010b12:	3301      	adds	r3, #1
 8010b14:	d1d3      	bne.n	8010abe <_svfiprintf_r+0x172>
 8010b16:	89bb      	ldrh	r3, [r7, #12]
 8010b18:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010b1a:	065b      	lsls	r3, r3, #25
 8010b1c:	d400      	bmi.n	8010b20 <_svfiprintf_r+0x1d4>
 8010b1e:	e72c      	b.n	801097a <_svfiprintf_r+0x2e>
 8010b20:	2001      	movs	r0, #1
 8010b22:	4240      	negs	r0, r0
 8010b24:	e729      	b.n	801097a <_svfiprintf_r+0x2e>
 8010b26:	aa07      	add	r2, sp, #28
 8010b28:	9200      	str	r2, [sp, #0]
 8010b2a:	0021      	movs	r1, r4
 8010b2c:	003a      	movs	r2, r7
 8010b2e:	4b06      	ldr	r3, [pc, #24]	; (8010b48 <_svfiprintf_r+0x1fc>)
 8010b30:	9803      	ldr	r0, [sp, #12]
 8010b32:	f7fd f90b 	bl	800dd4c <_printf_i>
 8010b36:	e7ea      	b.n	8010b0e <_svfiprintf_r+0x1c2>
 8010b38:	080139f4 	.word	0x080139f4
 8010b3c:	080139fa 	.word	0x080139fa
 8010b40:	080139fe 	.word	0x080139fe
 8010b44:	0800d7c1 	.word	0x0800d7c1
 8010b48:	08010889 	.word	0x08010889

08010b4c <__sflush_r>:
 8010b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b4e:	898b      	ldrh	r3, [r1, #12]
 8010b50:	0005      	movs	r5, r0
 8010b52:	000c      	movs	r4, r1
 8010b54:	071a      	lsls	r2, r3, #28
 8010b56:	d45c      	bmi.n	8010c12 <__sflush_r+0xc6>
 8010b58:	684a      	ldr	r2, [r1, #4]
 8010b5a:	2a00      	cmp	r2, #0
 8010b5c:	dc04      	bgt.n	8010b68 <__sflush_r+0x1c>
 8010b5e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8010b60:	2a00      	cmp	r2, #0
 8010b62:	dc01      	bgt.n	8010b68 <__sflush_r+0x1c>
 8010b64:	2000      	movs	r0, #0
 8010b66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010b68:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010b6a:	2f00      	cmp	r7, #0
 8010b6c:	d0fa      	beq.n	8010b64 <__sflush_r+0x18>
 8010b6e:	2200      	movs	r2, #0
 8010b70:	2080      	movs	r0, #128	; 0x80
 8010b72:	682e      	ldr	r6, [r5, #0]
 8010b74:	602a      	str	r2, [r5, #0]
 8010b76:	001a      	movs	r2, r3
 8010b78:	0140      	lsls	r0, r0, #5
 8010b7a:	6a21      	ldr	r1, [r4, #32]
 8010b7c:	4002      	ands	r2, r0
 8010b7e:	4203      	tst	r3, r0
 8010b80:	d034      	beq.n	8010bec <__sflush_r+0xa0>
 8010b82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010b84:	89a3      	ldrh	r3, [r4, #12]
 8010b86:	075b      	lsls	r3, r3, #29
 8010b88:	d506      	bpl.n	8010b98 <__sflush_r+0x4c>
 8010b8a:	6863      	ldr	r3, [r4, #4]
 8010b8c:	1ac0      	subs	r0, r0, r3
 8010b8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d001      	beq.n	8010b98 <__sflush_r+0x4c>
 8010b94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010b96:	1ac0      	subs	r0, r0, r3
 8010b98:	0002      	movs	r2, r0
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	0028      	movs	r0, r5
 8010b9e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8010ba0:	6a21      	ldr	r1, [r4, #32]
 8010ba2:	47b8      	blx	r7
 8010ba4:	89a2      	ldrh	r2, [r4, #12]
 8010ba6:	1c43      	adds	r3, r0, #1
 8010ba8:	d106      	bne.n	8010bb8 <__sflush_r+0x6c>
 8010baa:	6829      	ldr	r1, [r5, #0]
 8010bac:	291d      	cmp	r1, #29
 8010bae:	d82c      	bhi.n	8010c0a <__sflush_r+0xbe>
 8010bb0:	4b2a      	ldr	r3, [pc, #168]	; (8010c5c <__sflush_r+0x110>)
 8010bb2:	410b      	asrs	r3, r1
 8010bb4:	07db      	lsls	r3, r3, #31
 8010bb6:	d428      	bmi.n	8010c0a <__sflush_r+0xbe>
 8010bb8:	2300      	movs	r3, #0
 8010bba:	6063      	str	r3, [r4, #4]
 8010bbc:	6923      	ldr	r3, [r4, #16]
 8010bbe:	6023      	str	r3, [r4, #0]
 8010bc0:	04d2      	lsls	r2, r2, #19
 8010bc2:	d505      	bpl.n	8010bd0 <__sflush_r+0x84>
 8010bc4:	1c43      	adds	r3, r0, #1
 8010bc6:	d102      	bne.n	8010bce <__sflush_r+0x82>
 8010bc8:	682b      	ldr	r3, [r5, #0]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d100      	bne.n	8010bd0 <__sflush_r+0x84>
 8010bce:	6560      	str	r0, [r4, #84]	; 0x54
 8010bd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010bd2:	602e      	str	r6, [r5, #0]
 8010bd4:	2900      	cmp	r1, #0
 8010bd6:	d0c5      	beq.n	8010b64 <__sflush_r+0x18>
 8010bd8:	0023      	movs	r3, r4
 8010bda:	3344      	adds	r3, #68	; 0x44
 8010bdc:	4299      	cmp	r1, r3
 8010bde:	d002      	beq.n	8010be6 <__sflush_r+0x9a>
 8010be0:	0028      	movs	r0, r5
 8010be2:	f7fe fdd1 	bl	800f788 <_free_r>
 8010be6:	2000      	movs	r0, #0
 8010be8:	6360      	str	r0, [r4, #52]	; 0x34
 8010bea:	e7bc      	b.n	8010b66 <__sflush_r+0x1a>
 8010bec:	2301      	movs	r3, #1
 8010bee:	0028      	movs	r0, r5
 8010bf0:	47b8      	blx	r7
 8010bf2:	1c43      	adds	r3, r0, #1
 8010bf4:	d1c6      	bne.n	8010b84 <__sflush_r+0x38>
 8010bf6:	682b      	ldr	r3, [r5, #0]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d0c3      	beq.n	8010b84 <__sflush_r+0x38>
 8010bfc:	2b1d      	cmp	r3, #29
 8010bfe:	d001      	beq.n	8010c04 <__sflush_r+0xb8>
 8010c00:	2b16      	cmp	r3, #22
 8010c02:	d101      	bne.n	8010c08 <__sflush_r+0xbc>
 8010c04:	602e      	str	r6, [r5, #0]
 8010c06:	e7ad      	b.n	8010b64 <__sflush_r+0x18>
 8010c08:	89a2      	ldrh	r2, [r4, #12]
 8010c0a:	2340      	movs	r3, #64	; 0x40
 8010c0c:	4313      	orrs	r3, r2
 8010c0e:	81a3      	strh	r3, [r4, #12]
 8010c10:	e7a9      	b.n	8010b66 <__sflush_r+0x1a>
 8010c12:	690e      	ldr	r6, [r1, #16]
 8010c14:	2e00      	cmp	r6, #0
 8010c16:	d0a5      	beq.n	8010b64 <__sflush_r+0x18>
 8010c18:	680f      	ldr	r7, [r1, #0]
 8010c1a:	600e      	str	r6, [r1, #0]
 8010c1c:	1bba      	subs	r2, r7, r6
 8010c1e:	9201      	str	r2, [sp, #4]
 8010c20:	2200      	movs	r2, #0
 8010c22:	079b      	lsls	r3, r3, #30
 8010c24:	d100      	bne.n	8010c28 <__sflush_r+0xdc>
 8010c26:	694a      	ldr	r2, [r1, #20]
 8010c28:	60a2      	str	r2, [r4, #8]
 8010c2a:	9b01      	ldr	r3, [sp, #4]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	dd99      	ble.n	8010b64 <__sflush_r+0x18>
 8010c30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010c32:	0032      	movs	r2, r6
 8010c34:	001f      	movs	r7, r3
 8010c36:	0028      	movs	r0, r5
 8010c38:	9b01      	ldr	r3, [sp, #4]
 8010c3a:	6a21      	ldr	r1, [r4, #32]
 8010c3c:	47b8      	blx	r7
 8010c3e:	2800      	cmp	r0, #0
 8010c40:	dc06      	bgt.n	8010c50 <__sflush_r+0x104>
 8010c42:	2340      	movs	r3, #64	; 0x40
 8010c44:	2001      	movs	r0, #1
 8010c46:	89a2      	ldrh	r2, [r4, #12]
 8010c48:	4240      	negs	r0, r0
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	81a3      	strh	r3, [r4, #12]
 8010c4e:	e78a      	b.n	8010b66 <__sflush_r+0x1a>
 8010c50:	9b01      	ldr	r3, [sp, #4]
 8010c52:	1836      	adds	r6, r6, r0
 8010c54:	1a1b      	subs	r3, r3, r0
 8010c56:	9301      	str	r3, [sp, #4]
 8010c58:	e7e7      	b.n	8010c2a <__sflush_r+0xde>
 8010c5a:	46c0      	nop			; (mov r8, r8)
 8010c5c:	dfbffffe 	.word	0xdfbffffe

08010c60 <_fflush_r>:
 8010c60:	690b      	ldr	r3, [r1, #16]
 8010c62:	b570      	push	{r4, r5, r6, lr}
 8010c64:	0005      	movs	r5, r0
 8010c66:	000c      	movs	r4, r1
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d102      	bne.n	8010c72 <_fflush_r+0x12>
 8010c6c:	2500      	movs	r5, #0
 8010c6e:	0028      	movs	r0, r5
 8010c70:	bd70      	pop	{r4, r5, r6, pc}
 8010c72:	2800      	cmp	r0, #0
 8010c74:	d004      	beq.n	8010c80 <_fflush_r+0x20>
 8010c76:	6a03      	ldr	r3, [r0, #32]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d101      	bne.n	8010c80 <_fflush_r+0x20>
 8010c7c:	f7fd fc0e 	bl	800e49c <__sinit>
 8010c80:	220c      	movs	r2, #12
 8010c82:	5ea3      	ldrsh	r3, [r4, r2]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d0f1      	beq.n	8010c6c <_fflush_r+0xc>
 8010c88:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010c8a:	07d2      	lsls	r2, r2, #31
 8010c8c:	d404      	bmi.n	8010c98 <_fflush_r+0x38>
 8010c8e:	059b      	lsls	r3, r3, #22
 8010c90:	d402      	bmi.n	8010c98 <_fflush_r+0x38>
 8010c92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010c94:	f7fd fe93 	bl	800e9be <__retarget_lock_acquire_recursive>
 8010c98:	0028      	movs	r0, r5
 8010c9a:	0021      	movs	r1, r4
 8010c9c:	f7ff ff56 	bl	8010b4c <__sflush_r>
 8010ca0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010ca2:	0005      	movs	r5, r0
 8010ca4:	07db      	lsls	r3, r3, #31
 8010ca6:	d4e2      	bmi.n	8010c6e <_fflush_r+0xe>
 8010ca8:	89a3      	ldrh	r3, [r4, #12]
 8010caa:	059b      	lsls	r3, r3, #22
 8010cac:	d4df      	bmi.n	8010c6e <_fflush_r+0xe>
 8010cae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010cb0:	f7fd fe86 	bl	800e9c0 <__retarget_lock_release_recursive>
 8010cb4:	e7db      	b.n	8010c6e <_fflush_r+0xe>
	...

08010cb8 <fiprintf>:
 8010cb8:	b40e      	push	{r1, r2, r3}
 8010cba:	b517      	push	{r0, r1, r2, r4, lr}
 8010cbc:	4c05      	ldr	r4, [pc, #20]	; (8010cd4 <fiprintf+0x1c>)
 8010cbe:	ab05      	add	r3, sp, #20
 8010cc0:	cb04      	ldmia	r3!, {r2}
 8010cc2:	0001      	movs	r1, r0
 8010cc4:	6820      	ldr	r0, [r4, #0]
 8010cc6:	9301      	str	r3, [sp, #4]
 8010cc8:	f000 f8a4 	bl	8010e14 <_vfiprintf_r>
 8010ccc:	bc1e      	pop	{r1, r2, r3, r4}
 8010cce:	bc08      	pop	{r3}
 8010cd0:	b003      	add	sp, #12
 8010cd2:	4718      	bx	r3
 8010cd4:	200002b8 	.word	0x200002b8

08010cd8 <memmove>:
 8010cd8:	b510      	push	{r4, lr}
 8010cda:	4288      	cmp	r0, r1
 8010cdc:	d902      	bls.n	8010ce4 <memmove+0xc>
 8010cde:	188b      	adds	r3, r1, r2
 8010ce0:	4298      	cmp	r0, r3
 8010ce2:	d303      	bcc.n	8010cec <memmove+0x14>
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	e007      	b.n	8010cf8 <memmove+0x20>
 8010ce8:	5c8b      	ldrb	r3, [r1, r2]
 8010cea:	5483      	strb	r3, [r0, r2]
 8010cec:	3a01      	subs	r2, #1
 8010cee:	d2fb      	bcs.n	8010ce8 <memmove+0x10>
 8010cf0:	bd10      	pop	{r4, pc}
 8010cf2:	5ccc      	ldrb	r4, [r1, r3]
 8010cf4:	54c4      	strb	r4, [r0, r3]
 8010cf6:	3301      	adds	r3, #1
 8010cf8:	429a      	cmp	r2, r3
 8010cfa:	d1fa      	bne.n	8010cf2 <memmove+0x1a>
 8010cfc:	e7f8      	b.n	8010cf0 <memmove+0x18>

08010cfe <abort>:
 8010cfe:	2006      	movs	r0, #6
 8010d00:	b510      	push	{r4, lr}
 8010d02:	f000 fa73 	bl	80111ec <raise>
 8010d06:	2001      	movs	r0, #1
 8010d08:	f7f6 fc2e 	bl	8007568 <_exit>

08010d0c <_calloc_r>:
 8010d0c:	b570      	push	{r4, r5, r6, lr}
 8010d0e:	0c0b      	lsrs	r3, r1, #16
 8010d10:	0c15      	lsrs	r5, r2, #16
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d11e      	bne.n	8010d54 <_calloc_r+0x48>
 8010d16:	2d00      	cmp	r5, #0
 8010d18:	d10c      	bne.n	8010d34 <_calloc_r+0x28>
 8010d1a:	b289      	uxth	r1, r1
 8010d1c:	b294      	uxth	r4, r2
 8010d1e:	434c      	muls	r4, r1
 8010d20:	0021      	movs	r1, r4
 8010d22:	f7fb fd45 	bl	800c7b0 <_malloc_r>
 8010d26:	1e05      	subs	r5, r0, #0
 8010d28:	d01b      	beq.n	8010d62 <_calloc_r+0x56>
 8010d2a:	0022      	movs	r2, r4
 8010d2c:	2100      	movs	r1, #0
 8010d2e:	f7fd fc89 	bl	800e644 <memset>
 8010d32:	e016      	b.n	8010d62 <_calloc_r+0x56>
 8010d34:	1c2b      	adds	r3, r5, #0
 8010d36:	1c0c      	adds	r4, r1, #0
 8010d38:	b289      	uxth	r1, r1
 8010d3a:	b292      	uxth	r2, r2
 8010d3c:	434a      	muls	r2, r1
 8010d3e:	b2a1      	uxth	r1, r4
 8010d40:	b29c      	uxth	r4, r3
 8010d42:	434c      	muls	r4, r1
 8010d44:	0c13      	lsrs	r3, r2, #16
 8010d46:	18e4      	adds	r4, r4, r3
 8010d48:	0c23      	lsrs	r3, r4, #16
 8010d4a:	d107      	bne.n	8010d5c <_calloc_r+0x50>
 8010d4c:	0424      	lsls	r4, r4, #16
 8010d4e:	b292      	uxth	r2, r2
 8010d50:	4314      	orrs	r4, r2
 8010d52:	e7e5      	b.n	8010d20 <_calloc_r+0x14>
 8010d54:	2d00      	cmp	r5, #0
 8010d56:	d101      	bne.n	8010d5c <_calloc_r+0x50>
 8010d58:	1c14      	adds	r4, r2, #0
 8010d5a:	e7ed      	b.n	8010d38 <_calloc_r+0x2c>
 8010d5c:	230c      	movs	r3, #12
 8010d5e:	2500      	movs	r5, #0
 8010d60:	6003      	str	r3, [r0, #0]
 8010d62:	0028      	movs	r0, r5
 8010d64:	bd70      	pop	{r4, r5, r6, pc}

08010d66 <_realloc_r>:
 8010d66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d68:	0007      	movs	r7, r0
 8010d6a:	000e      	movs	r6, r1
 8010d6c:	0014      	movs	r4, r2
 8010d6e:	2900      	cmp	r1, #0
 8010d70:	d105      	bne.n	8010d7e <_realloc_r+0x18>
 8010d72:	0011      	movs	r1, r2
 8010d74:	f7fb fd1c 	bl	800c7b0 <_malloc_r>
 8010d78:	0005      	movs	r5, r0
 8010d7a:	0028      	movs	r0, r5
 8010d7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010d7e:	2a00      	cmp	r2, #0
 8010d80:	d103      	bne.n	8010d8a <_realloc_r+0x24>
 8010d82:	f7fe fd01 	bl	800f788 <_free_r>
 8010d86:	0025      	movs	r5, r4
 8010d88:	e7f7      	b.n	8010d7a <_realloc_r+0x14>
 8010d8a:	f000 fa4f 	bl	801122c <_malloc_usable_size_r>
 8010d8e:	9001      	str	r0, [sp, #4]
 8010d90:	4284      	cmp	r4, r0
 8010d92:	d803      	bhi.n	8010d9c <_realloc_r+0x36>
 8010d94:	0035      	movs	r5, r6
 8010d96:	0843      	lsrs	r3, r0, #1
 8010d98:	42a3      	cmp	r3, r4
 8010d9a:	d3ee      	bcc.n	8010d7a <_realloc_r+0x14>
 8010d9c:	0021      	movs	r1, r4
 8010d9e:	0038      	movs	r0, r7
 8010da0:	f7fb fd06 	bl	800c7b0 <_malloc_r>
 8010da4:	1e05      	subs	r5, r0, #0
 8010da6:	d0e8      	beq.n	8010d7a <_realloc_r+0x14>
 8010da8:	9b01      	ldr	r3, [sp, #4]
 8010daa:	0022      	movs	r2, r4
 8010dac:	429c      	cmp	r4, r3
 8010dae:	d900      	bls.n	8010db2 <_realloc_r+0x4c>
 8010db0:	001a      	movs	r2, r3
 8010db2:	0031      	movs	r1, r6
 8010db4:	0028      	movs	r0, r5
 8010db6:	f7fd fe17 	bl	800e9e8 <memcpy>
 8010dba:	0031      	movs	r1, r6
 8010dbc:	0038      	movs	r0, r7
 8010dbe:	f7fe fce3 	bl	800f788 <_free_r>
 8010dc2:	e7da      	b.n	8010d7a <_realloc_r+0x14>

08010dc4 <__sfputc_r>:
 8010dc4:	6893      	ldr	r3, [r2, #8]
 8010dc6:	b510      	push	{r4, lr}
 8010dc8:	3b01      	subs	r3, #1
 8010dca:	6093      	str	r3, [r2, #8]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	da04      	bge.n	8010dda <__sfputc_r+0x16>
 8010dd0:	6994      	ldr	r4, [r2, #24]
 8010dd2:	42a3      	cmp	r3, r4
 8010dd4:	db07      	blt.n	8010de6 <__sfputc_r+0x22>
 8010dd6:	290a      	cmp	r1, #10
 8010dd8:	d005      	beq.n	8010de6 <__sfputc_r+0x22>
 8010dda:	6813      	ldr	r3, [r2, #0]
 8010ddc:	1c58      	adds	r0, r3, #1
 8010dde:	6010      	str	r0, [r2, #0]
 8010de0:	7019      	strb	r1, [r3, #0]
 8010de2:	0008      	movs	r0, r1
 8010de4:	bd10      	pop	{r4, pc}
 8010de6:	f000 f931 	bl	801104c <__swbuf_r>
 8010dea:	0001      	movs	r1, r0
 8010dec:	e7f9      	b.n	8010de2 <__sfputc_r+0x1e>

08010dee <__sfputs_r>:
 8010dee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010df0:	0006      	movs	r6, r0
 8010df2:	000f      	movs	r7, r1
 8010df4:	0014      	movs	r4, r2
 8010df6:	18d5      	adds	r5, r2, r3
 8010df8:	42ac      	cmp	r4, r5
 8010dfa:	d101      	bne.n	8010e00 <__sfputs_r+0x12>
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	e007      	b.n	8010e10 <__sfputs_r+0x22>
 8010e00:	7821      	ldrb	r1, [r4, #0]
 8010e02:	003a      	movs	r2, r7
 8010e04:	0030      	movs	r0, r6
 8010e06:	f7ff ffdd 	bl	8010dc4 <__sfputc_r>
 8010e0a:	3401      	adds	r4, #1
 8010e0c:	1c43      	adds	r3, r0, #1
 8010e0e:	d1f3      	bne.n	8010df8 <__sfputs_r+0xa>
 8010e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010e14 <_vfiprintf_r>:
 8010e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e16:	b0a1      	sub	sp, #132	; 0x84
 8010e18:	000f      	movs	r7, r1
 8010e1a:	0015      	movs	r5, r2
 8010e1c:	001e      	movs	r6, r3
 8010e1e:	9003      	str	r0, [sp, #12]
 8010e20:	2800      	cmp	r0, #0
 8010e22:	d004      	beq.n	8010e2e <_vfiprintf_r+0x1a>
 8010e24:	6a03      	ldr	r3, [r0, #32]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d101      	bne.n	8010e2e <_vfiprintf_r+0x1a>
 8010e2a:	f7fd fb37 	bl	800e49c <__sinit>
 8010e2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010e30:	07db      	lsls	r3, r3, #31
 8010e32:	d405      	bmi.n	8010e40 <_vfiprintf_r+0x2c>
 8010e34:	89bb      	ldrh	r3, [r7, #12]
 8010e36:	059b      	lsls	r3, r3, #22
 8010e38:	d402      	bmi.n	8010e40 <_vfiprintf_r+0x2c>
 8010e3a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8010e3c:	f7fd fdbf 	bl	800e9be <__retarget_lock_acquire_recursive>
 8010e40:	89bb      	ldrh	r3, [r7, #12]
 8010e42:	071b      	lsls	r3, r3, #28
 8010e44:	d502      	bpl.n	8010e4c <_vfiprintf_r+0x38>
 8010e46:	693b      	ldr	r3, [r7, #16]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d113      	bne.n	8010e74 <_vfiprintf_r+0x60>
 8010e4c:	0039      	movs	r1, r7
 8010e4e:	9803      	ldr	r0, [sp, #12]
 8010e50:	f000 f93e 	bl	80110d0 <__swsetup_r>
 8010e54:	2800      	cmp	r0, #0
 8010e56:	d00d      	beq.n	8010e74 <_vfiprintf_r+0x60>
 8010e58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010e5a:	07db      	lsls	r3, r3, #31
 8010e5c:	d503      	bpl.n	8010e66 <_vfiprintf_r+0x52>
 8010e5e:	2001      	movs	r0, #1
 8010e60:	4240      	negs	r0, r0
 8010e62:	b021      	add	sp, #132	; 0x84
 8010e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e66:	89bb      	ldrh	r3, [r7, #12]
 8010e68:	059b      	lsls	r3, r3, #22
 8010e6a:	d4f8      	bmi.n	8010e5e <_vfiprintf_r+0x4a>
 8010e6c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8010e6e:	f7fd fda7 	bl	800e9c0 <__retarget_lock_release_recursive>
 8010e72:	e7f4      	b.n	8010e5e <_vfiprintf_r+0x4a>
 8010e74:	2300      	movs	r3, #0
 8010e76:	ac08      	add	r4, sp, #32
 8010e78:	6163      	str	r3, [r4, #20]
 8010e7a:	3320      	adds	r3, #32
 8010e7c:	7663      	strb	r3, [r4, #25]
 8010e7e:	3310      	adds	r3, #16
 8010e80:	76a3      	strb	r3, [r4, #26]
 8010e82:	9607      	str	r6, [sp, #28]
 8010e84:	002e      	movs	r6, r5
 8010e86:	7833      	ldrb	r3, [r6, #0]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d001      	beq.n	8010e90 <_vfiprintf_r+0x7c>
 8010e8c:	2b25      	cmp	r3, #37	; 0x25
 8010e8e:	d148      	bne.n	8010f22 <_vfiprintf_r+0x10e>
 8010e90:	1b73      	subs	r3, r6, r5
 8010e92:	9305      	str	r3, [sp, #20]
 8010e94:	42ae      	cmp	r6, r5
 8010e96:	d00b      	beq.n	8010eb0 <_vfiprintf_r+0x9c>
 8010e98:	002a      	movs	r2, r5
 8010e9a:	0039      	movs	r1, r7
 8010e9c:	9803      	ldr	r0, [sp, #12]
 8010e9e:	f7ff ffa6 	bl	8010dee <__sfputs_r>
 8010ea2:	3001      	adds	r0, #1
 8010ea4:	d100      	bne.n	8010ea8 <_vfiprintf_r+0x94>
 8010ea6:	e0af      	b.n	8011008 <_vfiprintf_r+0x1f4>
 8010ea8:	6963      	ldr	r3, [r4, #20]
 8010eaa:	9a05      	ldr	r2, [sp, #20]
 8010eac:	189b      	adds	r3, r3, r2
 8010eae:	6163      	str	r3, [r4, #20]
 8010eb0:	7833      	ldrb	r3, [r6, #0]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d100      	bne.n	8010eb8 <_vfiprintf_r+0xa4>
 8010eb6:	e0a7      	b.n	8011008 <_vfiprintf_r+0x1f4>
 8010eb8:	2201      	movs	r2, #1
 8010eba:	2300      	movs	r3, #0
 8010ebc:	4252      	negs	r2, r2
 8010ebe:	6062      	str	r2, [r4, #4]
 8010ec0:	a904      	add	r1, sp, #16
 8010ec2:	3254      	adds	r2, #84	; 0x54
 8010ec4:	1852      	adds	r2, r2, r1
 8010ec6:	1c75      	adds	r5, r6, #1
 8010ec8:	6023      	str	r3, [r4, #0]
 8010eca:	60e3      	str	r3, [r4, #12]
 8010ecc:	60a3      	str	r3, [r4, #8]
 8010ece:	7013      	strb	r3, [r2, #0]
 8010ed0:	65a3      	str	r3, [r4, #88]	; 0x58
 8010ed2:	4b59      	ldr	r3, [pc, #356]	; (8011038 <_vfiprintf_r+0x224>)
 8010ed4:	2205      	movs	r2, #5
 8010ed6:	0018      	movs	r0, r3
 8010ed8:	7829      	ldrb	r1, [r5, #0]
 8010eda:	9305      	str	r3, [sp, #20]
 8010edc:	f7fd fd79 	bl	800e9d2 <memchr>
 8010ee0:	1c6e      	adds	r6, r5, #1
 8010ee2:	2800      	cmp	r0, #0
 8010ee4:	d11f      	bne.n	8010f26 <_vfiprintf_r+0x112>
 8010ee6:	6822      	ldr	r2, [r4, #0]
 8010ee8:	06d3      	lsls	r3, r2, #27
 8010eea:	d504      	bpl.n	8010ef6 <_vfiprintf_r+0xe2>
 8010eec:	2353      	movs	r3, #83	; 0x53
 8010eee:	a904      	add	r1, sp, #16
 8010ef0:	185b      	adds	r3, r3, r1
 8010ef2:	2120      	movs	r1, #32
 8010ef4:	7019      	strb	r1, [r3, #0]
 8010ef6:	0713      	lsls	r3, r2, #28
 8010ef8:	d504      	bpl.n	8010f04 <_vfiprintf_r+0xf0>
 8010efa:	2353      	movs	r3, #83	; 0x53
 8010efc:	a904      	add	r1, sp, #16
 8010efe:	185b      	adds	r3, r3, r1
 8010f00:	212b      	movs	r1, #43	; 0x2b
 8010f02:	7019      	strb	r1, [r3, #0]
 8010f04:	782b      	ldrb	r3, [r5, #0]
 8010f06:	2b2a      	cmp	r3, #42	; 0x2a
 8010f08:	d016      	beq.n	8010f38 <_vfiprintf_r+0x124>
 8010f0a:	002e      	movs	r6, r5
 8010f0c:	2100      	movs	r1, #0
 8010f0e:	200a      	movs	r0, #10
 8010f10:	68e3      	ldr	r3, [r4, #12]
 8010f12:	7832      	ldrb	r2, [r6, #0]
 8010f14:	1c75      	adds	r5, r6, #1
 8010f16:	3a30      	subs	r2, #48	; 0x30
 8010f18:	2a09      	cmp	r2, #9
 8010f1a:	d94e      	bls.n	8010fba <_vfiprintf_r+0x1a6>
 8010f1c:	2900      	cmp	r1, #0
 8010f1e:	d111      	bne.n	8010f44 <_vfiprintf_r+0x130>
 8010f20:	e017      	b.n	8010f52 <_vfiprintf_r+0x13e>
 8010f22:	3601      	adds	r6, #1
 8010f24:	e7af      	b.n	8010e86 <_vfiprintf_r+0x72>
 8010f26:	9b05      	ldr	r3, [sp, #20]
 8010f28:	6822      	ldr	r2, [r4, #0]
 8010f2a:	1ac0      	subs	r0, r0, r3
 8010f2c:	2301      	movs	r3, #1
 8010f2e:	4083      	lsls	r3, r0
 8010f30:	4313      	orrs	r3, r2
 8010f32:	0035      	movs	r5, r6
 8010f34:	6023      	str	r3, [r4, #0]
 8010f36:	e7cc      	b.n	8010ed2 <_vfiprintf_r+0xbe>
 8010f38:	9b07      	ldr	r3, [sp, #28]
 8010f3a:	1d19      	adds	r1, r3, #4
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	9107      	str	r1, [sp, #28]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	db01      	blt.n	8010f48 <_vfiprintf_r+0x134>
 8010f44:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f46:	e004      	b.n	8010f52 <_vfiprintf_r+0x13e>
 8010f48:	425b      	negs	r3, r3
 8010f4a:	60e3      	str	r3, [r4, #12]
 8010f4c:	2302      	movs	r3, #2
 8010f4e:	4313      	orrs	r3, r2
 8010f50:	6023      	str	r3, [r4, #0]
 8010f52:	7833      	ldrb	r3, [r6, #0]
 8010f54:	2b2e      	cmp	r3, #46	; 0x2e
 8010f56:	d10a      	bne.n	8010f6e <_vfiprintf_r+0x15a>
 8010f58:	7873      	ldrb	r3, [r6, #1]
 8010f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8010f5c:	d135      	bne.n	8010fca <_vfiprintf_r+0x1b6>
 8010f5e:	9b07      	ldr	r3, [sp, #28]
 8010f60:	3602      	adds	r6, #2
 8010f62:	1d1a      	adds	r2, r3, #4
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	9207      	str	r2, [sp, #28]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	db2b      	blt.n	8010fc4 <_vfiprintf_r+0x1b0>
 8010f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8010f6e:	4d33      	ldr	r5, [pc, #204]	; (801103c <_vfiprintf_r+0x228>)
 8010f70:	2203      	movs	r2, #3
 8010f72:	0028      	movs	r0, r5
 8010f74:	7831      	ldrb	r1, [r6, #0]
 8010f76:	f7fd fd2c 	bl	800e9d2 <memchr>
 8010f7a:	2800      	cmp	r0, #0
 8010f7c:	d006      	beq.n	8010f8c <_vfiprintf_r+0x178>
 8010f7e:	2340      	movs	r3, #64	; 0x40
 8010f80:	1b40      	subs	r0, r0, r5
 8010f82:	4083      	lsls	r3, r0
 8010f84:	6822      	ldr	r2, [r4, #0]
 8010f86:	3601      	adds	r6, #1
 8010f88:	4313      	orrs	r3, r2
 8010f8a:	6023      	str	r3, [r4, #0]
 8010f8c:	7831      	ldrb	r1, [r6, #0]
 8010f8e:	2206      	movs	r2, #6
 8010f90:	482b      	ldr	r0, [pc, #172]	; (8011040 <_vfiprintf_r+0x22c>)
 8010f92:	1c75      	adds	r5, r6, #1
 8010f94:	7621      	strb	r1, [r4, #24]
 8010f96:	f7fd fd1c 	bl	800e9d2 <memchr>
 8010f9a:	2800      	cmp	r0, #0
 8010f9c:	d043      	beq.n	8011026 <_vfiprintf_r+0x212>
 8010f9e:	4b29      	ldr	r3, [pc, #164]	; (8011044 <_vfiprintf_r+0x230>)
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d125      	bne.n	8010ff0 <_vfiprintf_r+0x1dc>
 8010fa4:	2207      	movs	r2, #7
 8010fa6:	9b07      	ldr	r3, [sp, #28]
 8010fa8:	3307      	adds	r3, #7
 8010faa:	4393      	bics	r3, r2
 8010fac:	3308      	adds	r3, #8
 8010fae:	9307      	str	r3, [sp, #28]
 8010fb0:	6963      	ldr	r3, [r4, #20]
 8010fb2:	9a04      	ldr	r2, [sp, #16]
 8010fb4:	189b      	adds	r3, r3, r2
 8010fb6:	6163      	str	r3, [r4, #20]
 8010fb8:	e764      	b.n	8010e84 <_vfiprintf_r+0x70>
 8010fba:	4343      	muls	r3, r0
 8010fbc:	002e      	movs	r6, r5
 8010fbe:	2101      	movs	r1, #1
 8010fc0:	189b      	adds	r3, r3, r2
 8010fc2:	e7a6      	b.n	8010f12 <_vfiprintf_r+0xfe>
 8010fc4:	2301      	movs	r3, #1
 8010fc6:	425b      	negs	r3, r3
 8010fc8:	e7d0      	b.n	8010f6c <_vfiprintf_r+0x158>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	200a      	movs	r0, #10
 8010fce:	001a      	movs	r2, r3
 8010fd0:	3601      	adds	r6, #1
 8010fd2:	6063      	str	r3, [r4, #4]
 8010fd4:	7831      	ldrb	r1, [r6, #0]
 8010fd6:	1c75      	adds	r5, r6, #1
 8010fd8:	3930      	subs	r1, #48	; 0x30
 8010fda:	2909      	cmp	r1, #9
 8010fdc:	d903      	bls.n	8010fe6 <_vfiprintf_r+0x1d2>
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d0c5      	beq.n	8010f6e <_vfiprintf_r+0x15a>
 8010fe2:	9209      	str	r2, [sp, #36]	; 0x24
 8010fe4:	e7c3      	b.n	8010f6e <_vfiprintf_r+0x15a>
 8010fe6:	4342      	muls	r2, r0
 8010fe8:	002e      	movs	r6, r5
 8010fea:	2301      	movs	r3, #1
 8010fec:	1852      	adds	r2, r2, r1
 8010fee:	e7f1      	b.n	8010fd4 <_vfiprintf_r+0x1c0>
 8010ff0:	aa07      	add	r2, sp, #28
 8010ff2:	9200      	str	r2, [sp, #0]
 8010ff4:	0021      	movs	r1, r4
 8010ff6:	003a      	movs	r2, r7
 8010ff8:	4b13      	ldr	r3, [pc, #76]	; (8011048 <_vfiprintf_r+0x234>)
 8010ffa:	9803      	ldr	r0, [sp, #12]
 8010ffc:	f7fc fbe0 	bl	800d7c0 <_printf_float>
 8011000:	9004      	str	r0, [sp, #16]
 8011002:	9b04      	ldr	r3, [sp, #16]
 8011004:	3301      	adds	r3, #1
 8011006:	d1d3      	bne.n	8010fb0 <_vfiprintf_r+0x19c>
 8011008:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801100a:	07db      	lsls	r3, r3, #31
 801100c:	d405      	bmi.n	801101a <_vfiprintf_r+0x206>
 801100e:	89bb      	ldrh	r3, [r7, #12]
 8011010:	059b      	lsls	r3, r3, #22
 8011012:	d402      	bmi.n	801101a <_vfiprintf_r+0x206>
 8011014:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8011016:	f7fd fcd3 	bl	800e9c0 <__retarget_lock_release_recursive>
 801101a:	89bb      	ldrh	r3, [r7, #12]
 801101c:	065b      	lsls	r3, r3, #25
 801101e:	d500      	bpl.n	8011022 <_vfiprintf_r+0x20e>
 8011020:	e71d      	b.n	8010e5e <_vfiprintf_r+0x4a>
 8011022:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011024:	e71d      	b.n	8010e62 <_vfiprintf_r+0x4e>
 8011026:	aa07      	add	r2, sp, #28
 8011028:	9200      	str	r2, [sp, #0]
 801102a:	0021      	movs	r1, r4
 801102c:	003a      	movs	r2, r7
 801102e:	4b06      	ldr	r3, [pc, #24]	; (8011048 <_vfiprintf_r+0x234>)
 8011030:	9803      	ldr	r0, [sp, #12]
 8011032:	f7fc fe8b 	bl	800dd4c <_printf_i>
 8011036:	e7e3      	b.n	8011000 <_vfiprintf_r+0x1ec>
 8011038:	080139f4 	.word	0x080139f4
 801103c:	080139fa 	.word	0x080139fa
 8011040:	080139fe 	.word	0x080139fe
 8011044:	0800d7c1 	.word	0x0800d7c1
 8011048:	08010def 	.word	0x08010def

0801104c <__swbuf_r>:
 801104c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801104e:	0006      	movs	r6, r0
 8011050:	000d      	movs	r5, r1
 8011052:	0014      	movs	r4, r2
 8011054:	2800      	cmp	r0, #0
 8011056:	d004      	beq.n	8011062 <__swbuf_r+0x16>
 8011058:	6a03      	ldr	r3, [r0, #32]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d101      	bne.n	8011062 <__swbuf_r+0x16>
 801105e:	f7fd fa1d 	bl	800e49c <__sinit>
 8011062:	69a3      	ldr	r3, [r4, #24]
 8011064:	60a3      	str	r3, [r4, #8]
 8011066:	89a3      	ldrh	r3, [r4, #12]
 8011068:	071b      	lsls	r3, r3, #28
 801106a:	d528      	bpl.n	80110be <__swbuf_r+0x72>
 801106c:	6923      	ldr	r3, [r4, #16]
 801106e:	2b00      	cmp	r3, #0
 8011070:	d025      	beq.n	80110be <__swbuf_r+0x72>
 8011072:	6923      	ldr	r3, [r4, #16]
 8011074:	6820      	ldr	r0, [r4, #0]
 8011076:	b2ef      	uxtb	r7, r5
 8011078:	1ac0      	subs	r0, r0, r3
 801107a:	6963      	ldr	r3, [r4, #20]
 801107c:	b2ed      	uxtb	r5, r5
 801107e:	4283      	cmp	r3, r0
 8011080:	dc05      	bgt.n	801108e <__swbuf_r+0x42>
 8011082:	0021      	movs	r1, r4
 8011084:	0030      	movs	r0, r6
 8011086:	f7ff fdeb 	bl	8010c60 <_fflush_r>
 801108a:	2800      	cmp	r0, #0
 801108c:	d11d      	bne.n	80110ca <__swbuf_r+0x7e>
 801108e:	68a3      	ldr	r3, [r4, #8]
 8011090:	3001      	adds	r0, #1
 8011092:	3b01      	subs	r3, #1
 8011094:	60a3      	str	r3, [r4, #8]
 8011096:	6823      	ldr	r3, [r4, #0]
 8011098:	1c5a      	adds	r2, r3, #1
 801109a:	6022      	str	r2, [r4, #0]
 801109c:	701f      	strb	r7, [r3, #0]
 801109e:	6963      	ldr	r3, [r4, #20]
 80110a0:	4283      	cmp	r3, r0
 80110a2:	d004      	beq.n	80110ae <__swbuf_r+0x62>
 80110a4:	89a3      	ldrh	r3, [r4, #12]
 80110a6:	07db      	lsls	r3, r3, #31
 80110a8:	d507      	bpl.n	80110ba <__swbuf_r+0x6e>
 80110aa:	2d0a      	cmp	r5, #10
 80110ac:	d105      	bne.n	80110ba <__swbuf_r+0x6e>
 80110ae:	0021      	movs	r1, r4
 80110b0:	0030      	movs	r0, r6
 80110b2:	f7ff fdd5 	bl	8010c60 <_fflush_r>
 80110b6:	2800      	cmp	r0, #0
 80110b8:	d107      	bne.n	80110ca <__swbuf_r+0x7e>
 80110ba:	0028      	movs	r0, r5
 80110bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110be:	0021      	movs	r1, r4
 80110c0:	0030      	movs	r0, r6
 80110c2:	f000 f805 	bl	80110d0 <__swsetup_r>
 80110c6:	2800      	cmp	r0, #0
 80110c8:	d0d3      	beq.n	8011072 <__swbuf_r+0x26>
 80110ca:	2501      	movs	r5, #1
 80110cc:	426d      	negs	r5, r5
 80110ce:	e7f4      	b.n	80110ba <__swbuf_r+0x6e>

080110d0 <__swsetup_r>:
 80110d0:	4b30      	ldr	r3, [pc, #192]	; (8011194 <__swsetup_r+0xc4>)
 80110d2:	b570      	push	{r4, r5, r6, lr}
 80110d4:	0005      	movs	r5, r0
 80110d6:	6818      	ldr	r0, [r3, #0]
 80110d8:	000c      	movs	r4, r1
 80110da:	2800      	cmp	r0, #0
 80110dc:	d004      	beq.n	80110e8 <__swsetup_r+0x18>
 80110de:	6a03      	ldr	r3, [r0, #32]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d101      	bne.n	80110e8 <__swsetup_r+0x18>
 80110e4:	f7fd f9da 	bl	800e49c <__sinit>
 80110e8:	230c      	movs	r3, #12
 80110ea:	5ee2      	ldrsh	r2, [r4, r3]
 80110ec:	b293      	uxth	r3, r2
 80110ee:	0711      	lsls	r1, r2, #28
 80110f0:	d423      	bmi.n	801113a <__swsetup_r+0x6a>
 80110f2:	06d9      	lsls	r1, r3, #27
 80110f4:	d407      	bmi.n	8011106 <__swsetup_r+0x36>
 80110f6:	2309      	movs	r3, #9
 80110f8:	2001      	movs	r0, #1
 80110fa:	602b      	str	r3, [r5, #0]
 80110fc:	3337      	adds	r3, #55	; 0x37
 80110fe:	4313      	orrs	r3, r2
 8011100:	81a3      	strh	r3, [r4, #12]
 8011102:	4240      	negs	r0, r0
 8011104:	bd70      	pop	{r4, r5, r6, pc}
 8011106:	075b      	lsls	r3, r3, #29
 8011108:	d513      	bpl.n	8011132 <__swsetup_r+0x62>
 801110a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801110c:	2900      	cmp	r1, #0
 801110e:	d008      	beq.n	8011122 <__swsetup_r+0x52>
 8011110:	0023      	movs	r3, r4
 8011112:	3344      	adds	r3, #68	; 0x44
 8011114:	4299      	cmp	r1, r3
 8011116:	d002      	beq.n	801111e <__swsetup_r+0x4e>
 8011118:	0028      	movs	r0, r5
 801111a:	f7fe fb35 	bl	800f788 <_free_r>
 801111e:	2300      	movs	r3, #0
 8011120:	6363      	str	r3, [r4, #52]	; 0x34
 8011122:	2224      	movs	r2, #36	; 0x24
 8011124:	89a3      	ldrh	r3, [r4, #12]
 8011126:	4393      	bics	r3, r2
 8011128:	81a3      	strh	r3, [r4, #12]
 801112a:	2300      	movs	r3, #0
 801112c:	6063      	str	r3, [r4, #4]
 801112e:	6923      	ldr	r3, [r4, #16]
 8011130:	6023      	str	r3, [r4, #0]
 8011132:	2308      	movs	r3, #8
 8011134:	89a2      	ldrh	r2, [r4, #12]
 8011136:	4313      	orrs	r3, r2
 8011138:	81a3      	strh	r3, [r4, #12]
 801113a:	6923      	ldr	r3, [r4, #16]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d10b      	bne.n	8011158 <__swsetup_r+0x88>
 8011140:	21a0      	movs	r1, #160	; 0xa0
 8011142:	2280      	movs	r2, #128	; 0x80
 8011144:	89a3      	ldrh	r3, [r4, #12]
 8011146:	0089      	lsls	r1, r1, #2
 8011148:	0092      	lsls	r2, r2, #2
 801114a:	400b      	ands	r3, r1
 801114c:	4293      	cmp	r3, r2
 801114e:	d003      	beq.n	8011158 <__swsetup_r+0x88>
 8011150:	0021      	movs	r1, r4
 8011152:	0028      	movs	r0, r5
 8011154:	f000 f89a 	bl	801128c <__smakebuf_r>
 8011158:	220c      	movs	r2, #12
 801115a:	5ea3      	ldrsh	r3, [r4, r2]
 801115c:	2001      	movs	r0, #1
 801115e:	001a      	movs	r2, r3
 8011160:	b299      	uxth	r1, r3
 8011162:	4002      	ands	r2, r0
 8011164:	4203      	tst	r3, r0
 8011166:	d00f      	beq.n	8011188 <__swsetup_r+0xb8>
 8011168:	2200      	movs	r2, #0
 801116a:	60a2      	str	r2, [r4, #8]
 801116c:	6962      	ldr	r2, [r4, #20]
 801116e:	4252      	negs	r2, r2
 8011170:	61a2      	str	r2, [r4, #24]
 8011172:	2000      	movs	r0, #0
 8011174:	6922      	ldr	r2, [r4, #16]
 8011176:	4282      	cmp	r2, r0
 8011178:	d1c4      	bne.n	8011104 <__swsetup_r+0x34>
 801117a:	0609      	lsls	r1, r1, #24
 801117c:	d5c2      	bpl.n	8011104 <__swsetup_r+0x34>
 801117e:	2240      	movs	r2, #64	; 0x40
 8011180:	4313      	orrs	r3, r2
 8011182:	81a3      	strh	r3, [r4, #12]
 8011184:	3801      	subs	r0, #1
 8011186:	e7bd      	b.n	8011104 <__swsetup_r+0x34>
 8011188:	0788      	lsls	r0, r1, #30
 801118a:	d400      	bmi.n	801118e <__swsetup_r+0xbe>
 801118c:	6962      	ldr	r2, [r4, #20]
 801118e:	60a2      	str	r2, [r4, #8]
 8011190:	e7ef      	b.n	8011172 <__swsetup_r+0xa2>
 8011192:	46c0      	nop			; (mov r8, r8)
 8011194:	200002b8 	.word	0x200002b8

08011198 <_raise_r>:
 8011198:	b570      	push	{r4, r5, r6, lr}
 801119a:	0004      	movs	r4, r0
 801119c:	000d      	movs	r5, r1
 801119e:	291f      	cmp	r1, #31
 80111a0:	d904      	bls.n	80111ac <_raise_r+0x14>
 80111a2:	2316      	movs	r3, #22
 80111a4:	6003      	str	r3, [r0, #0]
 80111a6:	2001      	movs	r0, #1
 80111a8:	4240      	negs	r0, r0
 80111aa:	bd70      	pop	{r4, r5, r6, pc}
 80111ac:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d004      	beq.n	80111bc <_raise_r+0x24>
 80111b2:	008a      	lsls	r2, r1, #2
 80111b4:	189b      	adds	r3, r3, r2
 80111b6:	681a      	ldr	r2, [r3, #0]
 80111b8:	2a00      	cmp	r2, #0
 80111ba:	d108      	bne.n	80111ce <_raise_r+0x36>
 80111bc:	0020      	movs	r0, r4
 80111be:	f000 f831 	bl	8011224 <_getpid_r>
 80111c2:	002a      	movs	r2, r5
 80111c4:	0001      	movs	r1, r0
 80111c6:	0020      	movs	r0, r4
 80111c8:	f000 f81a 	bl	8011200 <_kill_r>
 80111cc:	e7ed      	b.n	80111aa <_raise_r+0x12>
 80111ce:	2000      	movs	r0, #0
 80111d0:	2a01      	cmp	r2, #1
 80111d2:	d0ea      	beq.n	80111aa <_raise_r+0x12>
 80111d4:	1c51      	adds	r1, r2, #1
 80111d6:	d103      	bne.n	80111e0 <_raise_r+0x48>
 80111d8:	2316      	movs	r3, #22
 80111da:	3001      	adds	r0, #1
 80111dc:	6023      	str	r3, [r4, #0]
 80111de:	e7e4      	b.n	80111aa <_raise_r+0x12>
 80111e0:	2400      	movs	r4, #0
 80111e2:	0028      	movs	r0, r5
 80111e4:	601c      	str	r4, [r3, #0]
 80111e6:	4790      	blx	r2
 80111e8:	0020      	movs	r0, r4
 80111ea:	e7de      	b.n	80111aa <_raise_r+0x12>

080111ec <raise>:
 80111ec:	b510      	push	{r4, lr}
 80111ee:	4b03      	ldr	r3, [pc, #12]	; (80111fc <raise+0x10>)
 80111f0:	0001      	movs	r1, r0
 80111f2:	6818      	ldr	r0, [r3, #0]
 80111f4:	f7ff ffd0 	bl	8011198 <_raise_r>
 80111f8:	bd10      	pop	{r4, pc}
 80111fa:	46c0      	nop			; (mov r8, r8)
 80111fc:	200002b8 	.word	0x200002b8

08011200 <_kill_r>:
 8011200:	2300      	movs	r3, #0
 8011202:	b570      	push	{r4, r5, r6, lr}
 8011204:	4d06      	ldr	r5, [pc, #24]	; (8011220 <_kill_r+0x20>)
 8011206:	0004      	movs	r4, r0
 8011208:	0008      	movs	r0, r1
 801120a:	0011      	movs	r1, r2
 801120c:	602b      	str	r3, [r5, #0]
 801120e:	f7f6 f9a3 	bl	8007558 <_kill>
 8011212:	1c43      	adds	r3, r0, #1
 8011214:	d103      	bne.n	801121e <_kill_r+0x1e>
 8011216:	682b      	ldr	r3, [r5, #0]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d000      	beq.n	801121e <_kill_r+0x1e>
 801121c:	6023      	str	r3, [r4, #0]
 801121e:	bd70      	pop	{r4, r5, r6, pc}
 8011220:	2000664c 	.word	0x2000664c

08011224 <_getpid_r>:
 8011224:	b510      	push	{r4, lr}
 8011226:	f7f6 f995 	bl	8007554 <_getpid>
 801122a:	bd10      	pop	{r4, pc}

0801122c <_malloc_usable_size_r>:
 801122c:	1f0b      	subs	r3, r1, #4
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	1f18      	subs	r0, r3, #4
 8011232:	2b00      	cmp	r3, #0
 8011234:	da01      	bge.n	801123a <_malloc_usable_size_r+0xe>
 8011236:	580b      	ldr	r3, [r1, r0]
 8011238:	18c0      	adds	r0, r0, r3
 801123a:	4770      	bx	lr

0801123c <__swhatbuf_r>:
 801123c:	b570      	push	{r4, r5, r6, lr}
 801123e:	000e      	movs	r6, r1
 8011240:	001d      	movs	r5, r3
 8011242:	230e      	movs	r3, #14
 8011244:	5ec9      	ldrsh	r1, [r1, r3]
 8011246:	0014      	movs	r4, r2
 8011248:	b096      	sub	sp, #88	; 0x58
 801124a:	2900      	cmp	r1, #0
 801124c:	da0c      	bge.n	8011268 <__swhatbuf_r+0x2c>
 801124e:	89b2      	ldrh	r2, [r6, #12]
 8011250:	2380      	movs	r3, #128	; 0x80
 8011252:	0011      	movs	r1, r2
 8011254:	4019      	ands	r1, r3
 8011256:	421a      	tst	r2, r3
 8011258:	d013      	beq.n	8011282 <__swhatbuf_r+0x46>
 801125a:	2100      	movs	r1, #0
 801125c:	3b40      	subs	r3, #64	; 0x40
 801125e:	2000      	movs	r0, #0
 8011260:	6029      	str	r1, [r5, #0]
 8011262:	6023      	str	r3, [r4, #0]
 8011264:	b016      	add	sp, #88	; 0x58
 8011266:	bd70      	pop	{r4, r5, r6, pc}
 8011268:	466a      	mov	r2, sp
 801126a:	f000 f84d 	bl	8011308 <_fstat_r>
 801126e:	2800      	cmp	r0, #0
 8011270:	dbed      	blt.n	801124e <__swhatbuf_r+0x12>
 8011272:	23f0      	movs	r3, #240	; 0xf0
 8011274:	9901      	ldr	r1, [sp, #4]
 8011276:	021b      	lsls	r3, r3, #8
 8011278:	4019      	ands	r1, r3
 801127a:	4b03      	ldr	r3, [pc, #12]	; (8011288 <__swhatbuf_r+0x4c>)
 801127c:	18c9      	adds	r1, r1, r3
 801127e:	424b      	negs	r3, r1
 8011280:	4159      	adcs	r1, r3
 8011282:	2380      	movs	r3, #128	; 0x80
 8011284:	00db      	lsls	r3, r3, #3
 8011286:	e7ea      	b.n	801125e <__swhatbuf_r+0x22>
 8011288:	ffffe000 	.word	0xffffe000

0801128c <__smakebuf_r>:
 801128c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801128e:	2602      	movs	r6, #2
 8011290:	898b      	ldrh	r3, [r1, #12]
 8011292:	0005      	movs	r5, r0
 8011294:	000c      	movs	r4, r1
 8011296:	4233      	tst	r3, r6
 8011298:	d006      	beq.n	80112a8 <__smakebuf_r+0x1c>
 801129a:	0023      	movs	r3, r4
 801129c:	3347      	adds	r3, #71	; 0x47
 801129e:	6023      	str	r3, [r4, #0]
 80112a0:	6123      	str	r3, [r4, #16]
 80112a2:	2301      	movs	r3, #1
 80112a4:	6163      	str	r3, [r4, #20]
 80112a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80112a8:	466a      	mov	r2, sp
 80112aa:	ab01      	add	r3, sp, #4
 80112ac:	f7ff ffc6 	bl	801123c <__swhatbuf_r>
 80112b0:	9900      	ldr	r1, [sp, #0]
 80112b2:	0007      	movs	r7, r0
 80112b4:	0028      	movs	r0, r5
 80112b6:	f7fb fa7b 	bl	800c7b0 <_malloc_r>
 80112ba:	2800      	cmp	r0, #0
 80112bc:	d108      	bne.n	80112d0 <__smakebuf_r+0x44>
 80112be:	220c      	movs	r2, #12
 80112c0:	5ea3      	ldrsh	r3, [r4, r2]
 80112c2:	059a      	lsls	r2, r3, #22
 80112c4:	d4ef      	bmi.n	80112a6 <__smakebuf_r+0x1a>
 80112c6:	2203      	movs	r2, #3
 80112c8:	4393      	bics	r3, r2
 80112ca:	431e      	orrs	r6, r3
 80112cc:	81a6      	strh	r6, [r4, #12]
 80112ce:	e7e4      	b.n	801129a <__smakebuf_r+0xe>
 80112d0:	2380      	movs	r3, #128	; 0x80
 80112d2:	89a2      	ldrh	r2, [r4, #12]
 80112d4:	6020      	str	r0, [r4, #0]
 80112d6:	4313      	orrs	r3, r2
 80112d8:	81a3      	strh	r3, [r4, #12]
 80112da:	9b00      	ldr	r3, [sp, #0]
 80112dc:	6120      	str	r0, [r4, #16]
 80112de:	6163      	str	r3, [r4, #20]
 80112e0:	9b01      	ldr	r3, [sp, #4]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d00c      	beq.n	8011300 <__smakebuf_r+0x74>
 80112e6:	0028      	movs	r0, r5
 80112e8:	230e      	movs	r3, #14
 80112ea:	5ee1      	ldrsh	r1, [r4, r3]
 80112ec:	f000 f81e 	bl	801132c <_isatty_r>
 80112f0:	2800      	cmp	r0, #0
 80112f2:	d005      	beq.n	8011300 <__smakebuf_r+0x74>
 80112f4:	2303      	movs	r3, #3
 80112f6:	89a2      	ldrh	r2, [r4, #12]
 80112f8:	439a      	bics	r2, r3
 80112fa:	3b02      	subs	r3, #2
 80112fc:	4313      	orrs	r3, r2
 80112fe:	81a3      	strh	r3, [r4, #12]
 8011300:	89a3      	ldrh	r3, [r4, #12]
 8011302:	433b      	orrs	r3, r7
 8011304:	81a3      	strh	r3, [r4, #12]
 8011306:	e7ce      	b.n	80112a6 <__smakebuf_r+0x1a>

08011308 <_fstat_r>:
 8011308:	2300      	movs	r3, #0
 801130a:	b570      	push	{r4, r5, r6, lr}
 801130c:	4d06      	ldr	r5, [pc, #24]	; (8011328 <_fstat_r+0x20>)
 801130e:	0004      	movs	r4, r0
 8011310:	0008      	movs	r0, r1
 8011312:	0011      	movs	r1, r2
 8011314:	602b      	str	r3, [r5, #0]
 8011316:	f7f6 f94d 	bl	80075b4 <_fstat>
 801131a:	1c43      	adds	r3, r0, #1
 801131c:	d103      	bne.n	8011326 <_fstat_r+0x1e>
 801131e:	682b      	ldr	r3, [r5, #0]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d000      	beq.n	8011326 <_fstat_r+0x1e>
 8011324:	6023      	str	r3, [r4, #0]
 8011326:	bd70      	pop	{r4, r5, r6, pc}
 8011328:	2000664c 	.word	0x2000664c

0801132c <_isatty_r>:
 801132c:	2300      	movs	r3, #0
 801132e:	b570      	push	{r4, r5, r6, lr}
 8011330:	4d06      	ldr	r5, [pc, #24]	; (801134c <_isatty_r+0x20>)
 8011332:	0004      	movs	r4, r0
 8011334:	0008      	movs	r0, r1
 8011336:	602b      	str	r3, [r5, #0]
 8011338:	f7f6 f942 	bl	80075c0 <_isatty>
 801133c:	1c43      	adds	r3, r0, #1
 801133e:	d103      	bne.n	8011348 <_isatty_r+0x1c>
 8011340:	682b      	ldr	r3, [r5, #0]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d000      	beq.n	8011348 <_isatty_r+0x1c>
 8011346:	6023      	str	r3, [r4, #0]
 8011348:	bd70      	pop	{r4, r5, r6, pc}
 801134a:	46c0      	nop			; (mov r8, r8)
 801134c:	2000664c 	.word	0x2000664c

08011350 <pow>:
 8011350:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011352:	0014      	movs	r4, r2
 8011354:	001d      	movs	r5, r3
 8011356:	9000      	str	r0, [sp, #0]
 8011358:	9101      	str	r1, [sp, #4]
 801135a:	f000 f86f 	bl	801143c <__ieee754_pow>
 801135e:	0022      	movs	r2, r4
 8011360:	0006      	movs	r6, r0
 8011362:	000f      	movs	r7, r1
 8011364:	002b      	movs	r3, r5
 8011366:	0020      	movs	r0, r4
 8011368:	0029      	movs	r1, r5
 801136a:	f7f1 fdf7 	bl	8002f5c <__aeabi_dcmpun>
 801136e:	2800      	cmp	r0, #0
 8011370:	d13f      	bne.n	80113f2 <pow+0xa2>
 8011372:	9800      	ldr	r0, [sp, #0]
 8011374:	9901      	ldr	r1, [sp, #4]
 8011376:	2200      	movs	r2, #0
 8011378:	2300      	movs	r3, #0
 801137a:	f7ef f867 	bl	800044c <__aeabi_dcmpeq>
 801137e:	2800      	cmp	r0, #0
 8011380:	d019      	beq.n	80113b6 <pow+0x66>
 8011382:	2200      	movs	r2, #0
 8011384:	2300      	movs	r3, #0
 8011386:	0020      	movs	r0, r4
 8011388:	0029      	movs	r1, r5
 801138a:	f7ef f85f 	bl	800044c <__aeabi_dcmpeq>
 801138e:	2800      	cmp	r0, #0
 8011390:	d146      	bne.n	8011420 <pow+0xd0>
 8011392:	0020      	movs	r0, r4
 8011394:	0029      	movs	r1, r5
 8011396:	f000 f849 	bl	801142c <finite>
 801139a:	2800      	cmp	r0, #0
 801139c:	d029      	beq.n	80113f2 <pow+0xa2>
 801139e:	2200      	movs	r2, #0
 80113a0:	2300      	movs	r3, #0
 80113a2:	0020      	movs	r0, r4
 80113a4:	0029      	movs	r1, r5
 80113a6:	f7ef f857 	bl	8000458 <__aeabi_dcmplt>
 80113aa:	2800      	cmp	r0, #0
 80113ac:	d021      	beq.n	80113f2 <pow+0xa2>
 80113ae:	f7fd fadb 	bl	800e968 <__errno>
 80113b2:	2322      	movs	r3, #34	; 0x22
 80113b4:	e01c      	b.n	80113f0 <pow+0xa0>
 80113b6:	0030      	movs	r0, r6
 80113b8:	0039      	movs	r1, r7
 80113ba:	f000 f837 	bl	801142c <finite>
 80113be:	2800      	cmp	r0, #0
 80113c0:	d11b      	bne.n	80113fa <pow+0xaa>
 80113c2:	9800      	ldr	r0, [sp, #0]
 80113c4:	9901      	ldr	r1, [sp, #4]
 80113c6:	f000 f831 	bl	801142c <finite>
 80113ca:	2800      	cmp	r0, #0
 80113cc:	d015      	beq.n	80113fa <pow+0xaa>
 80113ce:	0020      	movs	r0, r4
 80113d0:	0029      	movs	r1, r5
 80113d2:	f000 f82b 	bl	801142c <finite>
 80113d6:	2800      	cmp	r0, #0
 80113d8:	d00f      	beq.n	80113fa <pow+0xaa>
 80113da:	0032      	movs	r2, r6
 80113dc:	003b      	movs	r3, r7
 80113de:	0030      	movs	r0, r6
 80113e0:	0039      	movs	r1, r7
 80113e2:	f7f1 fdbb 	bl	8002f5c <__aeabi_dcmpun>
 80113e6:	2800      	cmp	r0, #0
 80113e8:	d0e1      	beq.n	80113ae <pow+0x5e>
 80113ea:	f7fd fabd 	bl	800e968 <__errno>
 80113ee:	2321      	movs	r3, #33	; 0x21
 80113f0:	6003      	str	r3, [r0, #0]
 80113f2:	0030      	movs	r0, r6
 80113f4:	0039      	movs	r1, r7
 80113f6:	b003      	add	sp, #12
 80113f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113fa:	2200      	movs	r2, #0
 80113fc:	2300      	movs	r3, #0
 80113fe:	0030      	movs	r0, r6
 8011400:	0039      	movs	r1, r7
 8011402:	f7ef f823 	bl	800044c <__aeabi_dcmpeq>
 8011406:	2800      	cmp	r0, #0
 8011408:	d0f3      	beq.n	80113f2 <pow+0xa2>
 801140a:	9800      	ldr	r0, [sp, #0]
 801140c:	9901      	ldr	r1, [sp, #4]
 801140e:	f000 f80d 	bl	801142c <finite>
 8011412:	2800      	cmp	r0, #0
 8011414:	d0ed      	beq.n	80113f2 <pow+0xa2>
 8011416:	0020      	movs	r0, r4
 8011418:	0029      	movs	r1, r5
 801141a:	f000 f807 	bl	801142c <finite>
 801141e:	e7c4      	b.n	80113aa <pow+0x5a>
 8011420:	2600      	movs	r6, #0
 8011422:	4f01      	ldr	r7, [pc, #4]	; (8011428 <pow+0xd8>)
 8011424:	e7e5      	b.n	80113f2 <pow+0xa2>
 8011426:	46c0      	nop			; (mov r8, r8)
 8011428:	3ff00000 	.word	0x3ff00000

0801142c <finite>:
 801142c:	4b02      	ldr	r3, [pc, #8]	; (8011438 <finite+0xc>)
 801142e:	0048      	lsls	r0, r1, #1
 8011430:	0840      	lsrs	r0, r0, #1
 8011432:	18c0      	adds	r0, r0, r3
 8011434:	0fc0      	lsrs	r0, r0, #31
 8011436:	4770      	bx	lr
 8011438:	80100000 	.word	0x80100000

0801143c <__ieee754_pow>:
 801143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801143e:	b095      	sub	sp, #84	; 0x54
 8011440:	9202      	str	r2, [sp, #8]
 8011442:	9303      	str	r3, [sp, #12]
 8011444:	9b03      	ldr	r3, [sp, #12]
 8011446:	9a03      	ldr	r2, [sp, #12]
 8011448:	9304      	str	r3, [sp, #16]
 801144a:	9b02      	ldr	r3, [sp, #8]
 801144c:	0056      	lsls	r6, r2, #1
 801144e:	001a      	movs	r2, r3
 8011450:	0876      	lsrs	r6, r6, #1
 8011452:	0007      	movs	r7, r0
 8011454:	000d      	movs	r5, r1
 8011456:	4332      	orrs	r2, r6
 8011458:	d119      	bne.n	801148e <__ieee754_pow+0x52>
 801145a:	2180      	movs	r1, #128	; 0x80
 801145c:	0309      	lsls	r1, r1, #12
 801145e:	4069      	eors	r1, r5
 8011460:	0002      	movs	r2, r0
 8011462:	000b      	movs	r3, r1
 8011464:	1892      	adds	r2, r2, r2
 8011466:	415b      	adcs	r3, r3
 8011468:	4989      	ldr	r1, [pc, #548]	; (8011690 <__ieee754_pow+0x254>)
 801146a:	428b      	cmp	r3, r1
 801146c:	d806      	bhi.n	801147c <__ieee754_pow+0x40>
 801146e:	d001      	beq.n	8011474 <__ieee754_pow+0x38>
 8011470:	f000 fcb6 	bl	8011de0 <__ieee754_pow+0x9a4>
 8011474:	2a00      	cmp	r2, #0
 8011476:	d101      	bne.n	801147c <__ieee754_pow+0x40>
 8011478:	f000 fcb2 	bl	8011de0 <__ieee754_pow+0x9a4>
 801147c:	9a02      	ldr	r2, [sp, #8]
 801147e:	9b03      	ldr	r3, [sp, #12]
 8011480:	0038      	movs	r0, r7
 8011482:	0029      	movs	r1, r5
 8011484:	f7ef ffcc 	bl	8001420 <__aeabi_dadd>
 8011488:	9000      	str	r0, [sp, #0]
 801148a:	9101      	str	r1, [sp, #4]
 801148c:	e0ad      	b.n	80115ea <__ieee754_pow+0x1ae>
 801148e:	4a81      	ldr	r2, [pc, #516]	; (8011694 <__ieee754_pow+0x258>)
 8011490:	004c      	lsls	r4, r1, #1
 8011492:	9108      	str	r1, [sp, #32]
 8011494:	9000      	str	r0, [sp, #0]
 8011496:	0864      	lsrs	r4, r4, #1
 8011498:	4294      	cmp	r4, r2
 801149a:	dc08      	bgt.n	80114ae <__ieee754_pow+0x72>
 801149c:	d101      	bne.n	80114a2 <__ieee754_pow+0x66>
 801149e:	2800      	cmp	r0, #0
 80114a0:	d1ec      	bne.n	801147c <__ieee754_pow+0x40>
 80114a2:	4a7c      	ldr	r2, [pc, #496]	; (8011694 <__ieee754_pow+0x258>)
 80114a4:	4296      	cmp	r6, r2
 80114a6:	dc02      	bgt.n	80114ae <__ieee754_pow+0x72>
 80114a8:	d10c      	bne.n	80114c4 <__ieee754_pow+0x88>
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d00a      	beq.n	80114c4 <__ieee754_pow+0x88>
 80114ae:	4b7a      	ldr	r3, [pc, #488]	; (8011698 <__ieee754_pow+0x25c>)
 80114b0:	18eb      	adds	r3, r5, r3
 80114b2:	433b      	orrs	r3, r7
 80114b4:	d1e2      	bne.n	801147c <__ieee754_pow+0x40>
 80114b6:	2180      	movs	r1, #128	; 0x80
 80114b8:	9803      	ldr	r0, [sp, #12]
 80114ba:	0309      	lsls	r1, r1, #12
 80114bc:	4048      	eors	r0, r1
 80114be:	0003      	movs	r3, r0
 80114c0:	9a02      	ldr	r2, [sp, #8]
 80114c2:	e7cf      	b.n	8011464 <__ieee754_pow+0x28>
 80114c4:	2200      	movs	r2, #0
 80114c6:	9206      	str	r2, [sp, #24]
 80114c8:	2d00      	cmp	r5, #0
 80114ca:	da69      	bge.n	80115a0 <__ieee754_pow+0x164>
 80114cc:	4a73      	ldr	r2, [pc, #460]	; (801169c <__ieee754_pow+0x260>)
 80114ce:	4296      	cmp	r6, r2
 80114d0:	dc64      	bgt.n	801159c <__ieee754_pow+0x160>
 80114d2:	4a73      	ldr	r2, [pc, #460]	; (80116a0 <__ieee754_pow+0x264>)
 80114d4:	4296      	cmp	r6, r2
 80114d6:	dd11      	ble.n	80114fc <__ieee754_pow+0xc0>
 80114d8:	4972      	ldr	r1, [pc, #456]	; (80116a4 <__ieee754_pow+0x268>)
 80114da:	1532      	asrs	r2, r6, #20
 80114dc:	1852      	adds	r2, r2, r1
 80114de:	2a14      	cmp	r2, #20
 80114e0:	dd3c      	ble.n	801155c <__ieee754_pow+0x120>
 80114e2:	2134      	movs	r1, #52	; 0x34
 80114e4:	1a89      	subs	r1, r1, r2
 80114e6:	9a02      	ldr	r2, [sp, #8]
 80114e8:	40ca      	lsrs	r2, r1
 80114ea:	0010      	movs	r0, r2
 80114ec:	4088      	lsls	r0, r1
 80114ee:	4298      	cmp	r0, r3
 80114f0:	d104      	bne.n	80114fc <__ieee754_pow+0xc0>
 80114f2:	2101      	movs	r1, #1
 80114f4:	400a      	ands	r2, r1
 80114f6:	1849      	adds	r1, r1, r1
 80114f8:	1a8a      	subs	r2, r1, r2
 80114fa:	9206      	str	r2, [sp, #24]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d03c      	beq.n	801157a <__ieee754_pow+0x13e>
 8011500:	0038      	movs	r0, r7
 8011502:	0029      	movs	r1, r5
 8011504:	f000 fca4 	bl	8011e50 <fabs>
 8011508:	9000      	str	r0, [sp, #0]
 801150a:	9101      	str	r1, [sp, #4]
 801150c:	2f00      	cmp	r7, #0
 801150e:	d000      	beq.n	8011512 <__ieee754_pow+0xd6>
 8011510:	e094      	b.n	801163c <__ieee754_pow+0x200>
 8011512:	2c00      	cmp	r4, #0
 8011514:	d005      	beq.n	8011522 <__ieee754_pow+0xe6>
 8011516:	4a64      	ldr	r2, [pc, #400]	; (80116a8 <__ieee754_pow+0x26c>)
 8011518:	00ab      	lsls	r3, r5, #2
 801151a:	089b      	lsrs	r3, r3, #2
 801151c:	4293      	cmp	r3, r2
 801151e:	d000      	beq.n	8011522 <__ieee754_pow+0xe6>
 8011520:	e08c      	b.n	801163c <__ieee754_pow+0x200>
 8011522:	9b04      	ldr	r3, [sp, #16]
 8011524:	2b00      	cmp	r3, #0
 8011526:	da07      	bge.n	8011538 <__ieee754_pow+0xfc>
 8011528:	9a00      	ldr	r2, [sp, #0]
 801152a:	9b01      	ldr	r3, [sp, #4]
 801152c:	2000      	movs	r0, #0
 801152e:	495e      	ldr	r1, [pc, #376]	; (80116a8 <__ieee754_pow+0x26c>)
 8011530:	f7f0 fad6 	bl	8001ae0 <__aeabi_ddiv>
 8011534:	9000      	str	r0, [sp, #0]
 8011536:	9101      	str	r1, [sp, #4]
 8011538:	9b08      	ldr	r3, [sp, #32]
 801153a:	2b00      	cmp	r3, #0
 801153c:	da55      	bge.n	80115ea <__ieee754_pow+0x1ae>
 801153e:	4b56      	ldr	r3, [pc, #344]	; (8011698 <__ieee754_pow+0x25c>)
 8011540:	18e4      	adds	r4, r4, r3
 8011542:	9b06      	ldr	r3, [sp, #24]
 8011544:	431c      	orrs	r4, r3
 8011546:	d000      	beq.n	801154a <__ieee754_pow+0x10e>
 8011548:	e06c      	b.n	8011624 <__ieee754_pow+0x1e8>
 801154a:	9a00      	ldr	r2, [sp, #0]
 801154c:	9b01      	ldr	r3, [sp, #4]
 801154e:	0010      	movs	r0, r2
 8011550:	0019      	movs	r1, r3
 8011552:	f7f1 f981 	bl	8002858 <__aeabi_dsub>
 8011556:	0002      	movs	r2, r0
 8011558:	000b      	movs	r3, r1
 801155a:	e01c      	b.n	8011596 <__ieee754_pow+0x15a>
 801155c:	2b00      	cmp	r3, #0
 801155e:	d1cf      	bne.n	8011500 <__ieee754_pow+0xc4>
 8011560:	3314      	adds	r3, #20
 8011562:	1a9a      	subs	r2, r3, r2
 8011564:	0033      	movs	r3, r6
 8011566:	4113      	asrs	r3, r2
 8011568:	0019      	movs	r1, r3
 801156a:	4091      	lsls	r1, r2
 801156c:	42b1      	cmp	r1, r6
 801156e:	d104      	bne.n	801157a <__ieee754_pow+0x13e>
 8011570:	2201      	movs	r2, #1
 8011572:	4013      	ands	r3, r2
 8011574:	1892      	adds	r2, r2, r2
 8011576:	1ad3      	subs	r3, r2, r3
 8011578:	9306      	str	r3, [sp, #24]
 801157a:	4b4b      	ldr	r3, [pc, #300]	; (80116a8 <__ieee754_pow+0x26c>)
 801157c:	429e      	cmp	r6, r3
 801157e:	d138      	bne.n	80115f2 <__ieee754_pow+0x1b6>
 8011580:	0038      	movs	r0, r7
 8011582:	0029      	movs	r1, r5
 8011584:	9b04      	ldr	r3, [sp, #16]
 8011586:	9000      	str	r0, [sp, #0]
 8011588:	9101      	str	r1, [sp, #4]
 801158a:	2b00      	cmp	r3, #0
 801158c:	da2d      	bge.n	80115ea <__ieee754_pow+0x1ae>
 801158e:	003a      	movs	r2, r7
 8011590:	002b      	movs	r3, r5
 8011592:	2000      	movs	r0, #0
 8011594:	4944      	ldr	r1, [pc, #272]	; (80116a8 <__ieee754_pow+0x26c>)
 8011596:	f7f0 faa3 	bl	8001ae0 <__aeabi_ddiv>
 801159a:	e775      	b.n	8011488 <__ieee754_pow+0x4c>
 801159c:	2202      	movs	r2, #2
 801159e:	9206      	str	r2, [sp, #24]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d1ad      	bne.n	8011500 <__ieee754_pow+0xc4>
 80115a4:	4b3b      	ldr	r3, [pc, #236]	; (8011694 <__ieee754_pow+0x258>)
 80115a6:	429e      	cmp	r6, r3
 80115a8:	d1e7      	bne.n	801157a <__ieee754_pow+0x13e>
 80115aa:	4b3b      	ldr	r3, [pc, #236]	; (8011698 <__ieee754_pow+0x25c>)
 80115ac:	18e3      	adds	r3, r4, r3
 80115ae:	433b      	orrs	r3, r7
 80115b0:	d101      	bne.n	80115b6 <__ieee754_pow+0x17a>
 80115b2:	f000 fc15 	bl	8011de0 <__ieee754_pow+0x9a4>
 80115b6:	4b3a      	ldr	r3, [pc, #232]	; (80116a0 <__ieee754_pow+0x264>)
 80115b8:	429c      	cmp	r4, r3
 80115ba:	dd09      	ble.n	80115d0 <__ieee754_pow+0x194>
 80115bc:	9b04      	ldr	r3, [sp, #16]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	da01      	bge.n	80115c6 <__ieee754_pow+0x18a>
 80115c2:	f000 fc11 	bl	8011de8 <__ieee754_pow+0x9ac>
 80115c6:	9b02      	ldr	r3, [sp, #8]
 80115c8:	9c03      	ldr	r4, [sp, #12]
 80115ca:	9300      	str	r3, [sp, #0]
 80115cc:	9401      	str	r4, [sp, #4]
 80115ce:	e00c      	b.n	80115ea <__ieee754_pow+0x1ae>
 80115d0:	9b04      	ldr	r3, [sp, #16]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	db01      	blt.n	80115da <__ieee754_pow+0x19e>
 80115d6:	f000 fc07 	bl	8011de8 <__ieee754_pow+0x9ac>
 80115da:	2280      	movs	r2, #128	; 0x80
 80115dc:	0612      	lsls	r2, r2, #24
 80115de:	4694      	mov	ip, r2
 80115e0:	9b02      	ldr	r3, [sp, #8]
 80115e2:	9300      	str	r3, [sp, #0]
 80115e4:	9b03      	ldr	r3, [sp, #12]
 80115e6:	4463      	add	r3, ip
 80115e8:	9301      	str	r3, [sp, #4]
 80115ea:	9800      	ldr	r0, [sp, #0]
 80115ec:	9901      	ldr	r1, [sp, #4]
 80115ee:	b015      	add	sp, #84	; 0x54
 80115f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80115f2:	2380      	movs	r3, #128	; 0x80
 80115f4:	9a04      	ldr	r2, [sp, #16]
 80115f6:	05db      	lsls	r3, r3, #23
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d106      	bne.n	801160a <__ieee754_pow+0x1ce>
 80115fc:	003a      	movs	r2, r7
 80115fe:	002b      	movs	r3, r5
 8011600:	0038      	movs	r0, r7
 8011602:	0029      	movs	r1, r5
 8011604:	f7f0 fe66 	bl	80022d4 <__aeabi_dmul>
 8011608:	e73e      	b.n	8011488 <__ieee754_pow+0x4c>
 801160a:	4b28      	ldr	r3, [pc, #160]	; (80116ac <__ieee754_pow+0x270>)
 801160c:	9a04      	ldr	r2, [sp, #16]
 801160e:	429a      	cmp	r2, r3
 8011610:	d000      	beq.n	8011614 <__ieee754_pow+0x1d8>
 8011612:	e775      	b.n	8011500 <__ieee754_pow+0xc4>
 8011614:	2d00      	cmp	r5, #0
 8011616:	da00      	bge.n	801161a <__ieee754_pow+0x1de>
 8011618:	e772      	b.n	8011500 <__ieee754_pow+0xc4>
 801161a:	0038      	movs	r0, r7
 801161c:	0029      	movs	r1, r5
 801161e:	f000 fcb7 	bl	8011f90 <__ieee754_sqrt>
 8011622:	e731      	b.n	8011488 <__ieee754_pow+0x4c>
 8011624:	9b06      	ldr	r3, [sp, #24]
 8011626:	2b01      	cmp	r3, #1
 8011628:	d1df      	bne.n	80115ea <__ieee754_pow+0x1ae>
 801162a:	9800      	ldr	r0, [sp, #0]
 801162c:	2180      	movs	r1, #128	; 0x80
 801162e:	0002      	movs	r2, r0
 8011630:	9801      	ldr	r0, [sp, #4]
 8011632:	0609      	lsls	r1, r1, #24
 8011634:	1843      	adds	r3, r0, r1
 8011636:	9200      	str	r2, [sp, #0]
 8011638:	9301      	str	r3, [sp, #4]
 801163a:	e7d6      	b.n	80115ea <__ieee754_pow+0x1ae>
 801163c:	0feb      	lsrs	r3, r5, #31
 801163e:	3b01      	subs	r3, #1
 8011640:	930e      	str	r3, [sp, #56]	; 0x38
 8011642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011644:	9b06      	ldr	r3, [sp, #24]
 8011646:	4313      	orrs	r3, r2
 8011648:	d104      	bne.n	8011654 <__ieee754_pow+0x218>
 801164a:	003a      	movs	r2, r7
 801164c:	002b      	movs	r3, r5
 801164e:	0038      	movs	r0, r7
 8011650:	0029      	movs	r1, r5
 8011652:	e77e      	b.n	8011552 <__ieee754_pow+0x116>
 8011654:	4b16      	ldr	r3, [pc, #88]	; (80116b0 <__ieee754_pow+0x274>)
 8011656:	429e      	cmp	r6, r3
 8011658:	dc00      	bgt.n	801165c <__ieee754_pow+0x220>
 801165a:	e0f1      	b.n	8011840 <__ieee754_pow+0x404>
 801165c:	4b15      	ldr	r3, [pc, #84]	; (80116b4 <__ieee754_pow+0x278>)
 801165e:	429e      	cmp	r6, r3
 8011660:	dd09      	ble.n	8011676 <__ieee754_pow+0x23a>
 8011662:	4b0f      	ldr	r3, [pc, #60]	; (80116a0 <__ieee754_pow+0x264>)
 8011664:	429c      	cmp	r4, r3
 8011666:	dc0c      	bgt.n	8011682 <__ieee754_pow+0x246>
 8011668:	9b04      	ldr	r3, [sp, #16]
 801166a:	2b00      	cmp	r3, #0
 801166c:	da0c      	bge.n	8011688 <__ieee754_pow+0x24c>
 801166e:	2000      	movs	r0, #0
 8011670:	f000 fc86 	bl	8011f80 <__math_oflow>
 8011674:	e708      	b.n	8011488 <__ieee754_pow+0x4c>
 8011676:	4b10      	ldr	r3, [pc, #64]	; (80116b8 <__ieee754_pow+0x27c>)
 8011678:	429c      	cmp	r4, r3
 801167a:	ddf5      	ble.n	8011668 <__ieee754_pow+0x22c>
 801167c:	4b0a      	ldr	r3, [pc, #40]	; (80116a8 <__ieee754_pow+0x26c>)
 801167e:	429c      	cmp	r4, r3
 8011680:	dd1c      	ble.n	80116bc <__ieee754_pow+0x280>
 8011682:	9b04      	ldr	r3, [sp, #16]
 8011684:	2b00      	cmp	r3, #0
 8011686:	dcf2      	bgt.n	801166e <__ieee754_pow+0x232>
 8011688:	2000      	movs	r0, #0
 801168a:	f000 fc72 	bl	8011f72 <__math_uflow>
 801168e:	e6fb      	b.n	8011488 <__ieee754_pow+0x4c>
 8011690:	fff00000 	.word	0xfff00000
 8011694:	7ff00000 	.word	0x7ff00000
 8011698:	c0100000 	.word	0xc0100000
 801169c:	433fffff 	.word	0x433fffff
 80116a0:	3fefffff 	.word	0x3fefffff
 80116a4:	fffffc01 	.word	0xfffffc01
 80116a8:	3ff00000 	.word	0x3ff00000
 80116ac:	3fe00000 	.word	0x3fe00000
 80116b0:	41e00000 	.word	0x41e00000
 80116b4:	43f00000 	.word	0x43f00000
 80116b8:	3feffffe 	.word	0x3feffffe
 80116bc:	2200      	movs	r2, #0
 80116be:	9800      	ldr	r0, [sp, #0]
 80116c0:	9901      	ldr	r1, [sp, #4]
 80116c2:	4b53      	ldr	r3, [pc, #332]	; (8011810 <__ieee754_pow+0x3d4>)
 80116c4:	f7f1 f8c8 	bl	8002858 <__aeabi_dsub>
 80116c8:	22c0      	movs	r2, #192	; 0xc0
 80116ca:	4b52      	ldr	r3, [pc, #328]	; (8011814 <__ieee754_pow+0x3d8>)
 80116cc:	05d2      	lsls	r2, r2, #23
 80116ce:	0004      	movs	r4, r0
 80116d0:	000d      	movs	r5, r1
 80116d2:	f7f0 fdff 	bl	80022d4 <__aeabi_dmul>
 80116d6:	4a50      	ldr	r2, [pc, #320]	; (8011818 <__ieee754_pow+0x3dc>)
 80116d8:	0006      	movs	r6, r0
 80116da:	000f      	movs	r7, r1
 80116dc:	0020      	movs	r0, r4
 80116de:	0029      	movs	r1, r5
 80116e0:	4b4e      	ldr	r3, [pc, #312]	; (801181c <__ieee754_pow+0x3e0>)
 80116e2:	f7f0 fdf7 	bl	80022d4 <__aeabi_dmul>
 80116e6:	2200      	movs	r2, #0
 80116e8:	9000      	str	r0, [sp, #0]
 80116ea:	9101      	str	r1, [sp, #4]
 80116ec:	4b4c      	ldr	r3, [pc, #304]	; (8011820 <__ieee754_pow+0x3e4>)
 80116ee:	0020      	movs	r0, r4
 80116f0:	0029      	movs	r1, r5
 80116f2:	f7f0 fdef 	bl	80022d4 <__aeabi_dmul>
 80116f6:	0002      	movs	r2, r0
 80116f8:	000b      	movs	r3, r1
 80116fa:	484a      	ldr	r0, [pc, #296]	; (8011824 <__ieee754_pow+0x3e8>)
 80116fc:	494a      	ldr	r1, [pc, #296]	; (8011828 <__ieee754_pow+0x3ec>)
 80116fe:	f7f1 f8ab 	bl	8002858 <__aeabi_dsub>
 8011702:	0022      	movs	r2, r4
 8011704:	002b      	movs	r3, r5
 8011706:	f7f0 fde5 	bl	80022d4 <__aeabi_dmul>
 801170a:	0002      	movs	r2, r0
 801170c:	000b      	movs	r3, r1
 801170e:	2000      	movs	r0, #0
 8011710:	4946      	ldr	r1, [pc, #280]	; (801182c <__ieee754_pow+0x3f0>)
 8011712:	f7f1 f8a1 	bl	8002858 <__aeabi_dsub>
 8011716:	0022      	movs	r2, r4
 8011718:	002b      	movs	r3, r5
 801171a:	9004      	str	r0, [sp, #16]
 801171c:	9105      	str	r1, [sp, #20]
 801171e:	0020      	movs	r0, r4
 8011720:	0029      	movs	r1, r5
 8011722:	f7f0 fdd7 	bl	80022d4 <__aeabi_dmul>
 8011726:	0002      	movs	r2, r0
 8011728:	000b      	movs	r3, r1
 801172a:	9804      	ldr	r0, [sp, #16]
 801172c:	9905      	ldr	r1, [sp, #20]
 801172e:	f7f0 fdd1 	bl	80022d4 <__aeabi_dmul>
 8011732:	4a3f      	ldr	r2, [pc, #252]	; (8011830 <__ieee754_pow+0x3f4>)
 8011734:	4b37      	ldr	r3, [pc, #220]	; (8011814 <__ieee754_pow+0x3d8>)
 8011736:	f7f0 fdcd 	bl	80022d4 <__aeabi_dmul>
 801173a:	0002      	movs	r2, r0
 801173c:	000b      	movs	r3, r1
 801173e:	9800      	ldr	r0, [sp, #0]
 8011740:	9901      	ldr	r1, [sp, #4]
 8011742:	f7f1 f889 	bl	8002858 <__aeabi_dsub>
 8011746:	0002      	movs	r2, r0
 8011748:	000b      	movs	r3, r1
 801174a:	0004      	movs	r4, r0
 801174c:	000d      	movs	r5, r1
 801174e:	0030      	movs	r0, r6
 8011750:	0039      	movs	r1, r7
 8011752:	f7ef fe65 	bl	8001420 <__aeabi_dadd>
 8011756:	2000      	movs	r0, #0
 8011758:	0032      	movs	r2, r6
 801175a:	003b      	movs	r3, r7
 801175c:	9004      	str	r0, [sp, #16]
 801175e:	9105      	str	r1, [sp, #20]
 8011760:	f7f1 f87a 	bl	8002858 <__aeabi_dsub>
 8011764:	0002      	movs	r2, r0
 8011766:	000b      	movs	r3, r1
 8011768:	0020      	movs	r0, r4
 801176a:	0029      	movs	r1, r5
 801176c:	f7f1 f874 	bl	8002858 <__aeabi_dsub>
 8011770:	9b06      	ldr	r3, [sp, #24]
 8011772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011774:	3b01      	subs	r3, #1
 8011776:	0006      	movs	r6, r0
 8011778:	000f      	movs	r7, r1
 801177a:	4313      	orrs	r3, r2
 801177c:	d000      	beq.n	8011780 <__ieee754_pow+0x344>
 801177e:	e1dc      	b.n	8011b3a <__ieee754_pow+0x6fe>
 8011780:	2300      	movs	r3, #0
 8011782:	4c2c      	ldr	r4, [pc, #176]	; (8011834 <__ieee754_pow+0x3f8>)
 8011784:	9300      	str	r3, [sp, #0]
 8011786:	9401      	str	r4, [sp, #4]
 8011788:	9c02      	ldr	r4, [sp, #8]
 801178a:	9d03      	ldr	r5, [sp, #12]
 801178c:	9802      	ldr	r0, [sp, #8]
 801178e:	9903      	ldr	r1, [sp, #12]
 8011790:	2400      	movs	r4, #0
 8011792:	002b      	movs	r3, r5
 8011794:	0022      	movs	r2, r4
 8011796:	f7f1 f85f 	bl	8002858 <__aeabi_dsub>
 801179a:	9a04      	ldr	r2, [sp, #16]
 801179c:	9b05      	ldr	r3, [sp, #20]
 801179e:	f7f0 fd99 	bl	80022d4 <__aeabi_dmul>
 80117a2:	9a02      	ldr	r2, [sp, #8]
 80117a4:	9b03      	ldr	r3, [sp, #12]
 80117a6:	9006      	str	r0, [sp, #24]
 80117a8:	9107      	str	r1, [sp, #28]
 80117aa:	0030      	movs	r0, r6
 80117ac:	0039      	movs	r1, r7
 80117ae:	f7f0 fd91 	bl	80022d4 <__aeabi_dmul>
 80117b2:	0002      	movs	r2, r0
 80117b4:	000b      	movs	r3, r1
 80117b6:	9806      	ldr	r0, [sp, #24]
 80117b8:	9907      	ldr	r1, [sp, #28]
 80117ba:	f7ef fe31 	bl	8001420 <__aeabi_dadd>
 80117be:	0022      	movs	r2, r4
 80117c0:	002b      	movs	r3, r5
 80117c2:	0006      	movs	r6, r0
 80117c4:	000f      	movs	r7, r1
 80117c6:	9804      	ldr	r0, [sp, #16]
 80117c8:	9905      	ldr	r1, [sp, #20]
 80117ca:	f7f0 fd83 	bl	80022d4 <__aeabi_dmul>
 80117ce:	0003      	movs	r3, r0
 80117d0:	000c      	movs	r4, r1
 80117d2:	9004      	str	r0, [sp, #16]
 80117d4:	9105      	str	r1, [sp, #20]
 80117d6:	9306      	str	r3, [sp, #24]
 80117d8:	9407      	str	r4, [sp, #28]
 80117da:	0002      	movs	r2, r0
 80117dc:	000b      	movs	r3, r1
 80117de:	0030      	movs	r0, r6
 80117e0:	0039      	movs	r1, r7
 80117e2:	f7ef fe1d 	bl	8001420 <__aeabi_dadd>
 80117e6:	4b14      	ldr	r3, [pc, #80]	; (8011838 <__ieee754_pow+0x3fc>)
 80117e8:	0005      	movs	r5, r0
 80117ea:	000c      	movs	r4, r1
 80117ec:	9108      	str	r1, [sp, #32]
 80117ee:	4299      	cmp	r1, r3
 80117f0:	dc00      	bgt.n	80117f4 <__ieee754_pow+0x3b8>
 80117f2:	e2d4      	b.n	8011d9e <__ieee754_pow+0x962>
 80117f4:	4b11      	ldr	r3, [pc, #68]	; (801183c <__ieee754_pow+0x400>)
 80117f6:	18cb      	adds	r3, r1, r3
 80117f8:	4303      	orrs	r3, r0
 80117fa:	d100      	bne.n	80117fe <__ieee754_pow+0x3c2>
 80117fc:	e1d6      	b.n	8011bac <__ieee754_pow+0x770>
 80117fe:	9800      	ldr	r0, [sp, #0]
 8011800:	9901      	ldr	r1, [sp, #4]
 8011802:	2300      	movs	r3, #0
 8011804:	2200      	movs	r2, #0
 8011806:	f7ee fe27 	bl	8000458 <__aeabi_dcmplt>
 801180a:	1e43      	subs	r3, r0, #1
 801180c:	4198      	sbcs	r0, r3
 801180e:	e72f      	b.n	8011670 <__ieee754_pow+0x234>
 8011810:	3ff00000 	.word	0x3ff00000
 8011814:	3ff71547 	.word	0x3ff71547
 8011818:	f85ddf44 	.word	0xf85ddf44
 801181c:	3e54ae0b 	.word	0x3e54ae0b
 8011820:	3fd00000 	.word	0x3fd00000
 8011824:	55555555 	.word	0x55555555
 8011828:	3fd55555 	.word	0x3fd55555
 801182c:	3fe00000 	.word	0x3fe00000
 8011830:	652b82fe 	.word	0x652b82fe
 8011834:	bff00000 	.word	0xbff00000
 8011838:	408fffff 	.word	0x408fffff
 801183c:	bf700000 	.word	0xbf700000
 8011840:	4bbf      	ldr	r3, [pc, #764]	; (8011b40 <__ieee754_pow+0x704>)
 8011842:	2200      	movs	r2, #0
 8011844:	422b      	tst	r3, r5
 8011846:	d10a      	bne.n	801185e <__ieee754_pow+0x422>
 8011848:	9800      	ldr	r0, [sp, #0]
 801184a:	9901      	ldr	r1, [sp, #4]
 801184c:	2200      	movs	r2, #0
 801184e:	4bbd      	ldr	r3, [pc, #756]	; (8011b44 <__ieee754_pow+0x708>)
 8011850:	f7f0 fd40 	bl	80022d4 <__aeabi_dmul>
 8011854:	2235      	movs	r2, #53	; 0x35
 8011856:	9000      	str	r0, [sp, #0]
 8011858:	9101      	str	r1, [sp, #4]
 801185a:	9c01      	ldr	r4, [sp, #4]
 801185c:	4252      	negs	r2, r2
 801185e:	49ba      	ldr	r1, [pc, #744]	; (8011b48 <__ieee754_pow+0x70c>)
 8011860:	1523      	asrs	r3, r4, #20
 8011862:	185b      	adds	r3, r3, r1
 8011864:	189b      	adds	r3, r3, r2
 8011866:	0324      	lsls	r4, r4, #12
 8011868:	4db8      	ldr	r5, [pc, #736]	; (8011b4c <__ieee754_pow+0x710>)
 801186a:	930d      	str	r3, [sp, #52]	; 0x34
 801186c:	4bb8      	ldr	r3, [pc, #736]	; (8011b50 <__ieee754_pow+0x714>)
 801186e:	0b22      	lsrs	r2, r4, #12
 8011870:	4315      	orrs	r5, r2
 8011872:	2400      	movs	r4, #0
 8011874:	429a      	cmp	r2, r3
 8011876:	dd09      	ble.n	801188c <__ieee754_pow+0x450>
 8011878:	4bb6      	ldr	r3, [pc, #728]	; (8011b54 <__ieee754_pow+0x718>)
 801187a:	3401      	adds	r4, #1
 801187c:	429a      	cmp	r2, r3
 801187e:	dd05      	ble.n	801188c <__ieee754_pow+0x450>
 8011880:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011882:	191b      	adds	r3, r3, r4
 8011884:	2400      	movs	r4, #0
 8011886:	930d      	str	r3, [sp, #52]	; 0x34
 8011888:	4bb3      	ldr	r3, [pc, #716]	; (8011b58 <__ieee754_pow+0x71c>)
 801188a:	18ed      	adds	r5, r5, r3
 801188c:	4bb3      	ldr	r3, [pc, #716]	; (8011b5c <__ieee754_pow+0x720>)
 801188e:	00e2      	lsls	r2, r4, #3
 8011890:	189b      	adds	r3, r3, r2
 8011892:	9800      	ldr	r0, [sp, #0]
 8011894:	9901      	ldr	r1, [sp, #4]
 8011896:	920f      	str	r2, [sp, #60]	; 0x3c
 8011898:	0029      	movs	r1, r5
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	685b      	ldr	r3, [r3, #4]
 801189e:	0006      	movs	r6, r0
 80118a0:	920a      	str	r2, [sp, #40]	; 0x28
 80118a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80118a4:	f7f0 ffd8 	bl	8002858 <__aeabi_dsub>
 80118a8:	0032      	movs	r2, r6
 80118aa:	002b      	movs	r3, r5
 80118ac:	9010      	str	r0, [sp, #64]	; 0x40
 80118ae:	9111      	str	r1, [sp, #68]	; 0x44
 80118b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80118b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80118b4:	f7ef fdb4 	bl	8001420 <__aeabi_dadd>
 80118b8:	0002      	movs	r2, r0
 80118ba:	000b      	movs	r3, r1
 80118bc:	2000      	movs	r0, #0
 80118be:	49a3      	ldr	r1, [pc, #652]	; (8011b4c <__ieee754_pow+0x710>)
 80118c0:	f7f0 f90e 	bl	8001ae0 <__aeabi_ddiv>
 80118c4:	0002      	movs	r2, r0
 80118c6:	000b      	movs	r3, r1
 80118c8:	9012      	str	r0, [sp, #72]	; 0x48
 80118ca:	9113      	str	r1, [sp, #76]	; 0x4c
 80118cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80118ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 80118d0:	f7f0 fd00 	bl	80022d4 <__aeabi_dmul>
 80118d4:	9008      	str	r0, [sp, #32]
 80118d6:	9109      	str	r1, [sp, #36]	; 0x24
 80118d8:	9a08      	ldr	r2, [sp, #32]
 80118da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118dc:	9204      	str	r2, [sp, #16]
 80118de:	9305      	str	r3, [sp, #20]
 80118e0:	2300      	movs	r3, #0
 80118e2:	2180      	movs	r1, #128	; 0x80
 80118e4:	2080      	movs	r0, #128	; 0x80
 80118e6:	9304      	str	r3, [sp, #16]
 80118e8:	9a04      	ldr	r2, [sp, #16]
 80118ea:	9b05      	ldr	r3, [sp, #20]
 80118ec:	9200      	str	r2, [sp, #0]
 80118ee:	9301      	str	r3, [sp, #4]
 80118f0:	2200      	movs	r2, #0
 80118f2:	002f      	movs	r7, r5
 80118f4:	0589      	lsls	r1, r1, #22
 80118f6:	106d      	asrs	r5, r5, #1
 80118f8:	4329      	orrs	r1, r5
 80118fa:	0300      	lsls	r0, r0, #12
 80118fc:	1809      	adds	r1, r1, r0
 80118fe:	04a0      	lsls	r0, r4, #18
 8011900:	180b      	adds	r3, r1, r0
 8011902:	9800      	ldr	r0, [sp, #0]
 8011904:	9901      	ldr	r1, [sp, #4]
 8011906:	0014      	movs	r4, r2
 8011908:	001d      	movs	r5, r3
 801190a:	f7f0 fce3 	bl	80022d4 <__aeabi_dmul>
 801190e:	0002      	movs	r2, r0
 8011910:	000b      	movs	r3, r1
 8011912:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011914:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011916:	f7f0 ff9f 	bl	8002858 <__aeabi_dsub>
 801191a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801191c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801191e:	9010      	str	r0, [sp, #64]	; 0x40
 8011920:	9111      	str	r1, [sp, #68]	; 0x44
 8011922:	0020      	movs	r0, r4
 8011924:	0029      	movs	r1, r5
 8011926:	f7f0 ff97 	bl	8002858 <__aeabi_dsub>
 801192a:	0002      	movs	r2, r0
 801192c:	000b      	movs	r3, r1
 801192e:	0030      	movs	r0, r6
 8011930:	0039      	movs	r1, r7
 8011932:	f7f0 ff91 	bl	8002858 <__aeabi_dsub>
 8011936:	9a00      	ldr	r2, [sp, #0]
 8011938:	9b01      	ldr	r3, [sp, #4]
 801193a:	f7f0 fccb 	bl	80022d4 <__aeabi_dmul>
 801193e:	0002      	movs	r2, r0
 8011940:	000b      	movs	r3, r1
 8011942:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011944:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011946:	f7f0 ff87 	bl	8002858 <__aeabi_dsub>
 801194a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801194c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801194e:	f7f0 fcc1 	bl	80022d4 <__aeabi_dmul>
 8011952:	9a08      	ldr	r2, [sp, #32]
 8011954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011956:	900a      	str	r0, [sp, #40]	; 0x28
 8011958:	910b      	str	r1, [sp, #44]	; 0x2c
 801195a:	0010      	movs	r0, r2
 801195c:	0019      	movs	r1, r3
 801195e:	f7f0 fcb9 	bl	80022d4 <__aeabi_dmul>
 8011962:	0006      	movs	r6, r0
 8011964:	000f      	movs	r7, r1
 8011966:	4a7e      	ldr	r2, [pc, #504]	; (8011b60 <__ieee754_pow+0x724>)
 8011968:	4b7e      	ldr	r3, [pc, #504]	; (8011b64 <__ieee754_pow+0x728>)
 801196a:	f7f0 fcb3 	bl	80022d4 <__aeabi_dmul>
 801196e:	4a7e      	ldr	r2, [pc, #504]	; (8011b68 <__ieee754_pow+0x72c>)
 8011970:	4b7e      	ldr	r3, [pc, #504]	; (8011b6c <__ieee754_pow+0x730>)
 8011972:	f7ef fd55 	bl	8001420 <__aeabi_dadd>
 8011976:	0032      	movs	r2, r6
 8011978:	003b      	movs	r3, r7
 801197a:	f7f0 fcab 	bl	80022d4 <__aeabi_dmul>
 801197e:	4a7c      	ldr	r2, [pc, #496]	; (8011b70 <__ieee754_pow+0x734>)
 8011980:	4b7c      	ldr	r3, [pc, #496]	; (8011b74 <__ieee754_pow+0x738>)
 8011982:	f7ef fd4d 	bl	8001420 <__aeabi_dadd>
 8011986:	0032      	movs	r2, r6
 8011988:	003b      	movs	r3, r7
 801198a:	f7f0 fca3 	bl	80022d4 <__aeabi_dmul>
 801198e:	4a7a      	ldr	r2, [pc, #488]	; (8011b78 <__ieee754_pow+0x73c>)
 8011990:	4b7a      	ldr	r3, [pc, #488]	; (8011b7c <__ieee754_pow+0x740>)
 8011992:	f7ef fd45 	bl	8001420 <__aeabi_dadd>
 8011996:	0032      	movs	r2, r6
 8011998:	003b      	movs	r3, r7
 801199a:	f7f0 fc9b 	bl	80022d4 <__aeabi_dmul>
 801199e:	4a78      	ldr	r2, [pc, #480]	; (8011b80 <__ieee754_pow+0x744>)
 80119a0:	4b78      	ldr	r3, [pc, #480]	; (8011b84 <__ieee754_pow+0x748>)
 80119a2:	f7ef fd3d 	bl	8001420 <__aeabi_dadd>
 80119a6:	0032      	movs	r2, r6
 80119a8:	003b      	movs	r3, r7
 80119aa:	f7f0 fc93 	bl	80022d4 <__aeabi_dmul>
 80119ae:	4a76      	ldr	r2, [pc, #472]	; (8011b88 <__ieee754_pow+0x74c>)
 80119b0:	4b76      	ldr	r3, [pc, #472]	; (8011b8c <__ieee754_pow+0x750>)
 80119b2:	f7ef fd35 	bl	8001420 <__aeabi_dadd>
 80119b6:	0032      	movs	r2, r6
 80119b8:	0004      	movs	r4, r0
 80119ba:	000d      	movs	r5, r1
 80119bc:	003b      	movs	r3, r7
 80119be:	0030      	movs	r0, r6
 80119c0:	0039      	movs	r1, r7
 80119c2:	f7f0 fc87 	bl	80022d4 <__aeabi_dmul>
 80119c6:	0002      	movs	r2, r0
 80119c8:	000b      	movs	r3, r1
 80119ca:	0020      	movs	r0, r4
 80119cc:	0029      	movs	r1, r5
 80119ce:	f7f0 fc81 	bl	80022d4 <__aeabi_dmul>
 80119d2:	9a00      	ldr	r2, [sp, #0]
 80119d4:	9b01      	ldr	r3, [sp, #4]
 80119d6:	0004      	movs	r4, r0
 80119d8:	000d      	movs	r5, r1
 80119da:	9808      	ldr	r0, [sp, #32]
 80119dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80119de:	f7ef fd1f 	bl	8001420 <__aeabi_dadd>
 80119e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80119e6:	f7f0 fc75 	bl	80022d4 <__aeabi_dmul>
 80119ea:	0022      	movs	r2, r4
 80119ec:	002b      	movs	r3, r5
 80119ee:	f7ef fd17 	bl	8001420 <__aeabi_dadd>
 80119f2:	9a00      	ldr	r2, [sp, #0]
 80119f4:	9b01      	ldr	r3, [sp, #4]
 80119f6:	9010      	str	r0, [sp, #64]	; 0x40
 80119f8:	9111      	str	r1, [sp, #68]	; 0x44
 80119fa:	0010      	movs	r0, r2
 80119fc:	0019      	movs	r1, r3
 80119fe:	f7f0 fc69 	bl	80022d4 <__aeabi_dmul>
 8011a02:	2200      	movs	r2, #0
 8011a04:	4b62      	ldr	r3, [pc, #392]	; (8011b90 <__ieee754_pow+0x754>)
 8011a06:	0004      	movs	r4, r0
 8011a08:	000d      	movs	r5, r1
 8011a0a:	f7ef fd09 	bl	8001420 <__aeabi_dadd>
 8011a0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011a12:	f7ef fd05 	bl	8001420 <__aeabi_dadd>
 8011a16:	2000      	movs	r0, #0
 8011a18:	000f      	movs	r7, r1
 8011a1a:	0006      	movs	r6, r0
 8011a1c:	0002      	movs	r2, r0
 8011a1e:	000b      	movs	r3, r1
 8011a20:	9800      	ldr	r0, [sp, #0]
 8011a22:	9901      	ldr	r1, [sp, #4]
 8011a24:	f7f0 fc56 	bl	80022d4 <__aeabi_dmul>
 8011a28:	2200      	movs	r2, #0
 8011a2a:	9000      	str	r0, [sp, #0]
 8011a2c:	9101      	str	r1, [sp, #4]
 8011a2e:	4b58      	ldr	r3, [pc, #352]	; (8011b90 <__ieee754_pow+0x754>)
 8011a30:	0030      	movs	r0, r6
 8011a32:	0039      	movs	r1, r7
 8011a34:	f7f0 ff10 	bl	8002858 <__aeabi_dsub>
 8011a38:	0022      	movs	r2, r4
 8011a3a:	002b      	movs	r3, r5
 8011a3c:	f7f0 ff0c 	bl	8002858 <__aeabi_dsub>
 8011a40:	0002      	movs	r2, r0
 8011a42:	000b      	movs	r3, r1
 8011a44:	9810      	ldr	r0, [sp, #64]	; 0x40
 8011a46:	9911      	ldr	r1, [sp, #68]	; 0x44
 8011a48:	f7f0 ff06 	bl	8002858 <__aeabi_dsub>
 8011a4c:	9a08      	ldr	r2, [sp, #32]
 8011a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a50:	f7f0 fc40 	bl	80022d4 <__aeabi_dmul>
 8011a54:	0032      	movs	r2, r6
 8011a56:	0004      	movs	r4, r0
 8011a58:	000d      	movs	r5, r1
 8011a5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011a5e:	003b      	movs	r3, r7
 8011a60:	f7f0 fc38 	bl	80022d4 <__aeabi_dmul>
 8011a64:	0002      	movs	r2, r0
 8011a66:	000b      	movs	r3, r1
 8011a68:	0020      	movs	r0, r4
 8011a6a:	0029      	movs	r1, r5
 8011a6c:	f7ef fcd8 	bl	8001420 <__aeabi_dadd>
 8011a70:	0004      	movs	r4, r0
 8011a72:	000d      	movs	r5, r1
 8011a74:	0002      	movs	r2, r0
 8011a76:	000b      	movs	r3, r1
 8011a78:	9800      	ldr	r0, [sp, #0]
 8011a7a:	9901      	ldr	r1, [sp, #4]
 8011a7c:	f7ef fcd0 	bl	8001420 <__aeabi_dadd>
 8011a80:	22e0      	movs	r2, #224	; 0xe0
 8011a82:	2000      	movs	r0, #0
 8011a84:	4b43      	ldr	r3, [pc, #268]	; (8011b94 <__ieee754_pow+0x758>)
 8011a86:	0612      	lsls	r2, r2, #24
 8011a88:	0006      	movs	r6, r0
 8011a8a:	000f      	movs	r7, r1
 8011a8c:	f7f0 fc22 	bl	80022d4 <__aeabi_dmul>
 8011a90:	9008      	str	r0, [sp, #32]
 8011a92:	9109      	str	r1, [sp, #36]	; 0x24
 8011a94:	9a00      	ldr	r2, [sp, #0]
 8011a96:	9b01      	ldr	r3, [sp, #4]
 8011a98:	0030      	movs	r0, r6
 8011a9a:	0039      	movs	r1, r7
 8011a9c:	f7f0 fedc 	bl	8002858 <__aeabi_dsub>
 8011aa0:	0002      	movs	r2, r0
 8011aa2:	000b      	movs	r3, r1
 8011aa4:	0020      	movs	r0, r4
 8011aa6:	0029      	movs	r1, r5
 8011aa8:	f7f0 fed6 	bl	8002858 <__aeabi_dsub>
 8011aac:	4a3a      	ldr	r2, [pc, #232]	; (8011b98 <__ieee754_pow+0x75c>)
 8011aae:	4b39      	ldr	r3, [pc, #228]	; (8011b94 <__ieee754_pow+0x758>)
 8011ab0:	f7f0 fc10 	bl	80022d4 <__aeabi_dmul>
 8011ab4:	4a39      	ldr	r2, [pc, #228]	; (8011b9c <__ieee754_pow+0x760>)
 8011ab6:	0004      	movs	r4, r0
 8011ab8:	000d      	movs	r5, r1
 8011aba:	0030      	movs	r0, r6
 8011abc:	0039      	movs	r1, r7
 8011abe:	4b38      	ldr	r3, [pc, #224]	; (8011ba0 <__ieee754_pow+0x764>)
 8011ac0:	f7f0 fc08 	bl	80022d4 <__aeabi_dmul>
 8011ac4:	0002      	movs	r2, r0
 8011ac6:	000b      	movs	r3, r1
 8011ac8:	0020      	movs	r0, r4
 8011aca:	0029      	movs	r1, r5
 8011acc:	f7ef fca8 	bl	8001420 <__aeabi_dadd>
 8011ad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011ad2:	4b34      	ldr	r3, [pc, #208]	; (8011ba4 <__ieee754_pow+0x768>)
 8011ad4:	189b      	adds	r3, r3, r2
 8011ad6:	681a      	ldr	r2, [r3, #0]
 8011ad8:	685b      	ldr	r3, [r3, #4]
 8011ada:	f7ef fca1 	bl	8001420 <__aeabi_dadd>
 8011ade:	9000      	str	r0, [sp, #0]
 8011ae0:	9101      	str	r1, [sp, #4]
 8011ae2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011ae4:	f7f1 fa8e 	bl	8003004 <__aeabi_i2d>
 8011ae8:	0004      	movs	r4, r0
 8011aea:	000d      	movs	r5, r1
 8011aec:	9808      	ldr	r0, [sp, #32]
 8011aee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011af0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011af2:	4b2d      	ldr	r3, [pc, #180]	; (8011ba8 <__ieee754_pow+0x76c>)
 8011af4:	189b      	adds	r3, r3, r2
 8011af6:	681e      	ldr	r6, [r3, #0]
 8011af8:	685f      	ldr	r7, [r3, #4]
 8011afa:	9a00      	ldr	r2, [sp, #0]
 8011afc:	9b01      	ldr	r3, [sp, #4]
 8011afe:	f7ef fc8f 	bl	8001420 <__aeabi_dadd>
 8011b02:	0032      	movs	r2, r6
 8011b04:	003b      	movs	r3, r7
 8011b06:	f7ef fc8b 	bl	8001420 <__aeabi_dadd>
 8011b0a:	0022      	movs	r2, r4
 8011b0c:	002b      	movs	r3, r5
 8011b0e:	f7ef fc87 	bl	8001420 <__aeabi_dadd>
 8011b12:	2000      	movs	r0, #0
 8011b14:	0022      	movs	r2, r4
 8011b16:	002b      	movs	r3, r5
 8011b18:	9004      	str	r0, [sp, #16]
 8011b1a:	9105      	str	r1, [sp, #20]
 8011b1c:	f7f0 fe9c 	bl	8002858 <__aeabi_dsub>
 8011b20:	0032      	movs	r2, r6
 8011b22:	003b      	movs	r3, r7
 8011b24:	f7f0 fe98 	bl	8002858 <__aeabi_dsub>
 8011b28:	9a08      	ldr	r2, [sp, #32]
 8011b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b2c:	f7f0 fe94 	bl	8002858 <__aeabi_dsub>
 8011b30:	0002      	movs	r2, r0
 8011b32:	000b      	movs	r3, r1
 8011b34:	9800      	ldr	r0, [sp, #0]
 8011b36:	9901      	ldr	r1, [sp, #4]
 8011b38:	e618      	b.n	801176c <__ieee754_pow+0x330>
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	4c03      	ldr	r4, [pc, #12]	; (8011b4c <__ieee754_pow+0x710>)
 8011b3e:	e621      	b.n	8011784 <__ieee754_pow+0x348>
 8011b40:	7ff00000 	.word	0x7ff00000
 8011b44:	43400000 	.word	0x43400000
 8011b48:	fffffc01 	.word	0xfffffc01
 8011b4c:	3ff00000 	.word	0x3ff00000
 8011b50:	0003988e 	.word	0x0003988e
 8011b54:	000bb679 	.word	0x000bb679
 8011b58:	fff00000 	.word	0xfff00000
 8011b5c:	08013a08 	.word	0x08013a08
 8011b60:	4a454eef 	.word	0x4a454eef
 8011b64:	3fca7e28 	.word	0x3fca7e28
 8011b68:	93c9db65 	.word	0x93c9db65
 8011b6c:	3fcd864a 	.word	0x3fcd864a
 8011b70:	a91d4101 	.word	0xa91d4101
 8011b74:	3fd17460 	.word	0x3fd17460
 8011b78:	518f264d 	.word	0x518f264d
 8011b7c:	3fd55555 	.word	0x3fd55555
 8011b80:	db6fabff 	.word	0xdb6fabff
 8011b84:	3fdb6db6 	.word	0x3fdb6db6
 8011b88:	33333303 	.word	0x33333303
 8011b8c:	3fe33333 	.word	0x3fe33333
 8011b90:	40080000 	.word	0x40080000
 8011b94:	3feec709 	.word	0x3feec709
 8011b98:	dc3a03fd 	.word	0xdc3a03fd
 8011b9c:	145b01f5 	.word	0x145b01f5
 8011ba0:	be3e2fe0 	.word	0xbe3e2fe0
 8011ba4:	08013a28 	.word	0x08013a28
 8011ba8:	08013a18 	.word	0x08013a18
 8011bac:	4a90      	ldr	r2, [pc, #576]	; (8011df0 <__ieee754_pow+0x9b4>)
 8011bae:	4b91      	ldr	r3, [pc, #580]	; (8011df4 <__ieee754_pow+0x9b8>)
 8011bb0:	0030      	movs	r0, r6
 8011bb2:	0039      	movs	r1, r7
 8011bb4:	f7ef fc34 	bl	8001420 <__aeabi_dadd>
 8011bb8:	9a04      	ldr	r2, [sp, #16]
 8011bba:	9b05      	ldr	r3, [sp, #20]
 8011bbc:	9002      	str	r0, [sp, #8]
 8011bbe:	9103      	str	r1, [sp, #12]
 8011bc0:	0028      	movs	r0, r5
 8011bc2:	0021      	movs	r1, r4
 8011bc4:	f7f0 fe48 	bl	8002858 <__aeabi_dsub>
 8011bc8:	0002      	movs	r2, r0
 8011bca:	000b      	movs	r3, r1
 8011bcc:	9802      	ldr	r0, [sp, #8]
 8011bce:	9903      	ldr	r1, [sp, #12]
 8011bd0:	f7ee fc56 	bl	8000480 <__aeabi_dcmpgt>
 8011bd4:	2800      	cmp	r0, #0
 8011bd6:	d000      	beq.n	8011bda <__ieee754_pow+0x79e>
 8011bd8:	e611      	b.n	80117fe <__ieee754_pow+0x3c2>
 8011bda:	2100      	movs	r1, #0
 8011bdc:	4a86      	ldr	r2, [pc, #536]	; (8011df8 <__ieee754_pow+0x9bc>)
 8011bde:	0063      	lsls	r3, r4, #1
 8011be0:	085b      	lsrs	r3, r3, #1
 8011be2:	9102      	str	r1, [sp, #8]
 8011be4:	4293      	cmp	r3, r2
 8011be6:	dd25      	ble.n	8011c34 <__ieee754_pow+0x7f8>
 8011be8:	4a84      	ldr	r2, [pc, #528]	; (8011dfc <__ieee754_pow+0x9c0>)
 8011bea:	151b      	asrs	r3, r3, #20
 8011bec:	189b      	adds	r3, r3, r2
 8011bee:	2280      	movs	r2, #128	; 0x80
 8011bf0:	0352      	lsls	r2, r2, #13
 8011bf2:	0011      	movs	r1, r2
 8011bf4:	4119      	asrs	r1, r3
 8011bf6:	190b      	adds	r3, r1, r4
 8011bf8:	005c      	lsls	r4, r3, #1
 8011bfa:	4981      	ldr	r1, [pc, #516]	; (8011e00 <__ieee754_pow+0x9c4>)
 8011bfc:	4d81      	ldr	r5, [pc, #516]	; (8011e04 <__ieee754_pow+0x9c8>)
 8011bfe:	0d64      	lsrs	r4, r4, #21
 8011c00:	1864      	adds	r4, r4, r1
 8011c02:	4125      	asrs	r5, r4
 8011c04:	401d      	ands	r5, r3
 8011c06:	031b      	lsls	r3, r3, #12
 8011c08:	0b1b      	lsrs	r3, r3, #12
 8011c0a:	4313      	orrs	r3, r2
 8011c0c:	2214      	movs	r2, #20
 8011c0e:	1b12      	subs	r2, r2, r4
 8011c10:	4113      	asrs	r3, r2
 8011c12:	9302      	str	r3, [sp, #8]
 8011c14:	9b08      	ldr	r3, [sp, #32]
 8011c16:	2000      	movs	r0, #0
 8011c18:	0029      	movs	r1, r5
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	da02      	bge.n	8011c24 <__ieee754_pow+0x7e8>
 8011c1e:	9b02      	ldr	r3, [sp, #8]
 8011c20:	425b      	negs	r3, r3
 8011c22:	9302      	str	r3, [sp, #8]
 8011c24:	0002      	movs	r2, r0
 8011c26:	000b      	movs	r3, r1
 8011c28:	9804      	ldr	r0, [sp, #16]
 8011c2a:	9905      	ldr	r1, [sp, #20]
 8011c2c:	f7f0 fe14 	bl	8002858 <__aeabi_dsub>
 8011c30:	9006      	str	r0, [sp, #24]
 8011c32:	9107      	str	r1, [sp, #28]
 8011c34:	9806      	ldr	r0, [sp, #24]
 8011c36:	9907      	ldr	r1, [sp, #28]
 8011c38:	0032      	movs	r2, r6
 8011c3a:	003b      	movs	r3, r7
 8011c3c:	f7ef fbf0 	bl	8001420 <__aeabi_dadd>
 8011c40:	2000      	movs	r0, #0
 8011c42:	2200      	movs	r2, #0
 8011c44:	4b70      	ldr	r3, [pc, #448]	; (8011e08 <__ieee754_pow+0x9cc>)
 8011c46:	9004      	str	r0, [sp, #16]
 8011c48:	9105      	str	r1, [sp, #20]
 8011c4a:	f7f0 fb43 	bl	80022d4 <__aeabi_dmul>
 8011c4e:	9a06      	ldr	r2, [sp, #24]
 8011c50:	9b07      	ldr	r3, [sp, #28]
 8011c52:	9008      	str	r0, [sp, #32]
 8011c54:	9109      	str	r1, [sp, #36]	; 0x24
 8011c56:	9804      	ldr	r0, [sp, #16]
 8011c58:	9905      	ldr	r1, [sp, #20]
 8011c5a:	f7f0 fdfd 	bl	8002858 <__aeabi_dsub>
 8011c5e:	0002      	movs	r2, r0
 8011c60:	000b      	movs	r3, r1
 8011c62:	0030      	movs	r0, r6
 8011c64:	0039      	movs	r1, r7
 8011c66:	f7f0 fdf7 	bl	8002858 <__aeabi_dsub>
 8011c6a:	4a68      	ldr	r2, [pc, #416]	; (8011e0c <__ieee754_pow+0x9d0>)
 8011c6c:	4b68      	ldr	r3, [pc, #416]	; (8011e10 <__ieee754_pow+0x9d4>)
 8011c6e:	f7f0 fb31 	bl	80022d4 <__aeabi_dmul>
 8011c72:	4a68      	ldr	r2, [pc, #416]	; (8011e14 <__ieee754_pow+0x9d8>)
 8011c74:	0004      	movs	r4, r0
 8011c76:	000d      	movs	r5, r1
 8011c78:	9804      	ldr	r0, [sp, #16]
 8011c7a:	9905      	ldr	r1, [sp, #20]
 8011c7c:	4b66      	ldr	r3, [pc, #408]	; (8011e18 <__ieee754_pow+0x9dc>)
 8011c7e:	f7f0 fb29 	bl	80022d4 <__aeabi_dmul>
 8011c82:	0002      	movs	r2, r0
 8011c84:	000b      	movs	r3, r1
 8011c86:	0020      	movs	r0, r4
 8011c88:	0029      	movs	r1, r5
 8011c8a:	f7ef fbc9 	bl	8001420 <__aeabi_dadd>
 8011c8e:	0004      	movs	r4, r0
 8011c90:	000d      	movs	r5, r1
 8011c92:	0002      	movs	r2, r0
 8011c94:	000b      	movs	r3, r1
 8011c96:	9808      	ldr	r0, [sp, #32]
 8011c98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011c9a:	f7ef fbc1 	bl	8001420 <__aeabi_dadd>
 8011c9e:	9a08      	ldr	r2, [sp, #32]
 8011ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ca2:	0006      	movs	r6, r0
 8011ca4:	000f      	movs	r7, r1
 8011ca6:	f7f0 fdd7 	bl	8002858 <__aeabi_dsub>
 8011caa:	0002      	movs	r2, r0
 8011cac:	000b      	movs	r3, r1
 8011cae:	0020      	movs	r0, r4
 8011cb0:	0029      	movs	r1, r5
 8011cb2:	f7f0 fdd1 	bl	8002858 <__aeabi_dsub>
 8011cb6:	0032      	movs	r2, r6
 8011cb8:	9004      	str	r0, [sp, #16]
 8011cba:	9105      	str	r1, [sp, #20]
 8011cbc:	003b      	movs	r3, r7
 8011cbe:	0030      	movs	r0, r6
 8011cc0:	0039      	movs	r1, r7
 8011cc2:	f7f0 fb07 	bl	80022d4 <__aeabi_dmul>
 8011cc6:	0004      	movs	r4, r0
 8011cc8:	000d      	movs	r5, r1
 8011cca:	4a54      	ldr	r2, [pc, #336]	; (8011e1c <__ieee754_pow+0x9e0>)
 8011ccc:	4b54      	ldr	r3, [pc, #336]	; (8011e20 <__ieee754_pow+0x9e4>)
 8011cce:	f7f0 fb01 	bl	80022d4 <__aeabi_dmul>
 8011cd2:	4a54      	ldr	r2, [pc, #336]	; (8011e24 <__ieee754_pow+0x9e8>)
 8011cd4:	4b54      	ldr	r3, [pc, #336]	; (8011e28 <__ieee754_pow+0x9ec>)
 8011cd6:	f7f0 fdbf 	bl	8002858 <__aeabi_dsub>
 8011cda:	0022      	movs	r2, r4
 8011cdc:	002b      	movs	r3, r5
 8011cde:	f7f0 faf9 	bl	80022d4 <__aeabi_dmul>
 8011ce2:	4a52      	ldr	r2, [pc, #328]	; (8011e2c <__ieee754_pow+0x9f0>)
 8011ce4:	4b52      	ldr	r3, [pc, #328]	; (8011e30 <__ieee754_pow+0x9f4>)
 8011ce6:	f7ef fb9b 	bl	8001420 <__aeabi_dadd>
 8011cea:	0022      	movs	r2, r4
 8011cec:	002b      	movs	r3, r5
 8011cee:	f7f0 faf1 	bl	80022d4 <__aeabi_dmul>
 8011cf2:	4a50      	ldr	r2, [pc, #320]	; (8011e34 <__ieee754_pow+0x9f8>)
 8011cf4:	4b50      	ldr	r3, [pc, #320]	; (8011e38 <__ieee754_pow+0x9fc>)
 8011cf6:	f7f0 fdaf 	bl	8002858 <__aeabi_dsub>
 8011cfa:	0022      	movs	r2, r4
 8011cfc:	002b      	movs	r3, r5
 8011cfe:	f7f0 fae9 	bl	80022d4 <__aeabi_dmul>
 8011d02:	4a4e      	ldr	r2, [pc, #312]	; (8011e3c <__ieee754_pow+0xa00>)
 8011d04:	4b4e      	ldr	r3, [pc, #312]	; (8011e40 <__ieee754_pow+0xa04>)
 8011d06:	f7ef fb8b 	bl	8001420 <__aeabi_dadd>
 8011d0a:	0022      	movs	r2, r4
 8011d0c:	002b      	movs	r3, r5
 8011d0e:	f7f0 fae1 	bl	80022d4 <__aeabi_dmul>
 8011d12:	0002      	movs	r2, r0
 8011d14:	000b      	movs	r3, r1
 8011d16:	0030      	movs	r0, r6
 8011d18:	0039      	movs	r1, r7
 8011d1a:	f7f0 fd9d 	bl	8002858 <__aeabi_dsub>
 8011d1e:	0004      	movs	r4, r0
 8011d20:	000d      	movs	r5, r1
 8011d22:	0002      	movs	r2, r0
 8011d24:	000b      	movs	r3, r1
 8011d26:	0030      	movs	r0, r6
 8011d28:	0039      	movs	r1, r7
 8011d2a:	f7f0 fad3 	bl	80022d4 <__aeabi_dmul>
 8011d2e:	2380      	movs	r3, #128	; 0x80
 8011d30:	9006      	str	r0, [sp, #24]
 8011d32:	9107      	str	r1, [sp, #28]
 8011d34:	2200      	movs	r2, #0
 8011d36:	0020      	movs	r0, r4
 8011d38:	0029      	movs	r1, r5
 8011d3a:	05db      	lsls	r3, r3, #23
 8011d3c:	f7f0 fd8c 	bl	8002858 <__aeabi_dsub>
 8011d40:	0002      	movs	r2, r0
 8011d42:	000b      	movs	r3, r1
 8011d44:	9806      	ldr	r0, [sp, #24]
 8011d46:	9907      	ldr	r1, [sp, #28]
 8011d48:	f7ef feca 	bl	8001ae0 <__aeabi_ddiv>
 8011d4c:	9a04      	ldr	r2, [sp, #16]
 8011d4e:	9b05      	ldr	r3, [sp, #20]
 8011d50:	0004      	movs	r4, r0
 8011d52:	000d      	movs	r5, r1
 8011d54:	0030      	movs	r0, r6
 8011d56:	0039      	movs	r1, r7
 8011d58:	f7f0 fabc 	bl	80022d4 <__aeabi_dmul>
 8011d5c:	9a04      	ldr	r2, [sp, #16]
 8011d5e:	9b05      	ldr	r3, [sp, #20]
 8011d60:	f7ef fb5e 	bl	8001420 <__aeabi_dadd>
 8011d64:	0002      	movs	r2, r0
 8011d66:	000b      	movs	r3, r1
 8011d68:	0020      	movs	r0, r4
 8011d6a:	0029      	movs	r1, r5
 8011d6c:	f7f0 fd74 	bl	8002858 <__aeabi_dsub>
 8011d70:	0032      	movs	r2, r6
 8011d72:	003b      	movs	r3, r7
 8011d74:	f7f0 fd70 	bl	8002858 <__aeabi_dsub>
 8011d78:	0002      	movs	r2, r0
 8011d7a:	000b      	movs	r3, r1
 8011d7c:	2000      	movs	r0, #0
 8011d7e:	4931      	ldr	r1, [pc, #196]	; (8011e44 <__ieee754_pow+0xa08>)
 8011d80:	f7f0 fd6a 	bl	8002858 <__aeabi_dsub>
 8011d84:	9b02      	ldr	r3, [sp, #8]
 8011d86:	051b      	lsls	r3, r3, #20
 8011d88:	185b      	adds	r3, r3, r1
 8011d8a:	151a      	asrs	r2, r3, #20
 8011d8c:	2a00      	cmp	r2, #0
 8011d8e:	dc25      	bgt.n	8011ddc <__ieee754_pow+0x9a0>
 8011d90:	9a02      	ldr	r2, [sp, #8]
 8011d92:	f000 f861 	bl	8011e58 <scalbn>
 8011d96:	9a00      	ldr	r2, [sp, #0]
 8011d98:	9b01      	ldr	r3, [sp, #4]
 8011d9a:	f7ff fc33 	bl	8011604 <__ieee754_pow+0x1c8>
 8011d9e:	4a2a      	ldr	r2, [pc, #168]	; (8011e48 <__ieee754_pow+0xa0c>)
 8011da0:	004b      	lsls	r3, r1, #1
 8011da2:	085b      	lsrs	r3, r3, #1
 8011da4:	4293      	cmp	r3, r2
 8011da6:	dc00      	bgt.n	8011daa <__ieee754_pow+0x96e>
 8011da8:	e717      	b.n	8011bda <__ieee754_pow+0x79e>
 8011daa:	4b28      	ldr	r3, [pc, #160]	; (8011e4c <__ieee754_pow+0xa10>)
 8011dac:	18cb      	adds	r3, r1, r3
 8011dae:	4303      	orrs	r3, r0
 8011db0:	d008      	beq.n	8011dc4 <__ieee754_pow+0x988>
 8011db2:	9800      	ldr	r0, [sp, #0]
 8011db4:	9901      	ldr	r1, [sp, #4]
 8011db6:	2300      	movs	r3, #0
 8011db8:	2200      	movs	r2, #0
 8011dba:	f7ee fb4d 	bl	8000458 <__aeabi_dcmplt>
 8011dbe:	1e43      	subs	r3, r0, #1
 8011dc0:	4198      	sbcs	r0, r3
 8011dc2:	e462      	b.n	801168a <__ieee754_pow+0x24e>
 8011dc4:	9a04      	ldr	r2, [sp, #16]
 8011dc6:	9b05      	ldr	r3, [sp, #20]
 8011dc8:	f7f0 fd46 	bl	8002858 <__aeabi_dsub>
 8011dcc:	0032      	movs	r2, r6
 8011dce:	003b      	movs	r3, r7
 8011dd0:	f7ee fb60 	bl	8000494 <__aeabi_dcmpge>
 8011dd4:	2800      	cmp	r0, #0
 8011dd6:	d100      	bne.n	8011dda <__ieee754_pow+0x99e>
 8011dd8:	e6ff      	b.n	8011bda <__ieee754_pow+0x79e>
 8011dda:	e7ea      	b.n	8011db2 <__ieee754_pow+0x976>
 8011ddc:	0019      	movs	r1, r3
 8011dde:	e7da      	b.n	8011d96 <__ieee754_pow+0x95a>
 8011de0:	2300      	movs	r3, #0
 8011de2:	4c18      	ldr	r4, [pc, #96]	; (8011e44 <__ieee754_pow+0xa08>)
 8011de4:	f7ff fbf1 	bl	80115ca <__ieee754_pow+0x18e>
 8011de8:	2300      	movs	r3, #0
 8011dea:	2400      	movs	r4, #0
 8011dec:	f7ff fbed 	bl	80115ca <__ieee754_pow+0x18e>
 8011df0:	652b82fe 	.word	0x652b82fe
 8011df4:	3c971547 	.word	0x3c971547
 8011df8:	3fe00000 	.word	0x3fe00000
 8011dfc:	fffffc02 	.word	0xfffffc02
 8011e00:	fffffc01 	.word	0xfffffc01
 8011e04:	fff00000 	.word	0xfff00000
 8011e08:	3fe62e43 	.word	0x3fe62e43
 8011e0c:	fefa39ef 	.word	0xfefa39ef
 8011e10:	3fe62e42 	.word	0x3fe62e42
 8011e14:	0ca86c39 	.word	0x0ca86c39
 8011e18:	be205c61 	.word	0xbe205c61
 8011e1c:	72bea4d0 	.word	0x72bea4d0
 8011e20:	3e663769 	.word	0x3e663769
 8011e24:	c5d26bf1 	.word	0xc5d26bf1
 8011e28:	3ebbbd41 	.word	0x3ebbbd41
 8011e2c:	af25de2c 	.word	0xaf25de2c
 8011e30:	3f11566a 	.word	0x3f11566a
 8011e34:	16bebd93 	.word	0x16bebd93
 8011e38:	3f66c16c 	.word	0x3f66c16c
 8011e3c:	5555553e 	.word	0x5555553e
 8011e40:	3fc55555 	.word	0x3fc55555
 8011e44:	3ff00000 	.word	0x3ff00000
 8011e48:	4090cbff 	.word	0x4090cbff
 8011e4c:	3f6f3400 	.word	0x3f6f3400

08011e50 <fabs>:
 8011e50:	0049      	lsls	r1, r1, #1
 8011e52:	084b      	lsrs	r3, r1, #1
 8011e54:	0019      	movs	r1, r3
 8011e56:	4770      	bx	lr

08011e58 <scalbn>:
 8011e58:	b570      	push	{r4, r5, r6, lr}
 8011e5a:	0014      	movs	r4, r2
 8011e5c:	004a      	lsls	r2, r1, #1
 8011e5e:	000b      	movs	r3, r1
 8011e60:	0d52      	lsrs	r2, r2, #21
 8011e62:	d10f      	bne.n	8011e84 <scalbn+0x2c>
 8011e64:	004b      	lsls	r3, r1, #1
 8011e66:	085b      	lsrs	r3, r3, #1
 8011e68:	4303      	orrs	r3, r0
 8011e6a:	d011      	beq.n	8011e90 <scalbn+0x38>
 8011e6c:	4b22      	ldr	r3, [pc, #136]	; (8011ef8 <scalbn+0xa0>)
 8011e6e:	2200      	movs	r2, #0
 8011e70:	f7f0 fa30 	bl	80022d4 <__aeabi_dmul>
 8011e74:	4b21      	ldr	r3, [pc, #132]	; (8011efc <scalbn+0xa4>)
 8011e76:	429c      	cmp	r4, r3
 8011e78:	da0b      	bge.n	8011e92 <scalbn+0x3a>
 8011e7a:	4a21      	ldr	r2, [pc, #132]	; (8011f00 <scalbn+0xa8>)
 8011e7c:	4b21      	ldr	r3, [pc, #132]	; (8011f04 <scalbn+0xac>)
 8011e7e:	f7f0 fa29 	bl	80022d4 <__aeabi_dmul>
 8011e82:	e005      	b.n	8011e90 <scalbn+0x38>
 8011e84:	4d20      	ldr	r5, [pc, #128]	; (8011f08 <scalbn+0xb0>)
 8011e86:	42aa      	cmp	r2, r5
 8011e88:	d107      	bne.n	8011e9a <scalbn+0x42>
 8011e8a:	0002      	movs	r2, r0
 8011e8c:	f7ef fac8 	bl	8001420 <__aeabi_dadd>
 8011e90:	bd70      	pop	{r4, r5, r6, pc}
 8011e92:	000b      	movs	r3, r1
 8011e94:	004a      	lsls	r2, r1, #1
 8011e96:	0d52      	lsrs	r2, r2, #21
 8011e98:	3a36      	subs	r2, #54	; 0x36
 8011e9a:	4d1c      	ldr	r5, [pc, #112]	; (8011f0c <scalbn+0xb4>)
 8011e9c:	42ac      	cmp	r4, r5
 8011e9e:	dd0a      	ble.n	8011eb6 <scalbn+0x5e>
 8011ea0:	4c1b      	ldr	r4, [pc, #108]	; (8011f10 <scalbn+0xb8>)
 8011ea2:	4d1c      	ldr	r5, [pc, #112]	; (8011f14 <scalbn+0xbc>)
 8011ea4:	2900      	cmp	r1, #0
 8011ea6:	da01      	bge.n	8011eac <scalbn+0x54>
 8011ea8:	4c19      	ldr	r4, [pc, #100]	; (8011f10 <scalbn+0xb8>)
 8011eaa:	4d1b      	ldr	r5, [pc, #108]	; (8011f18 <scalbn+0xc0>)
 8011eac:	4a18      	ldr	r2, [pc, #96]	; (8011f10 <scalbn+0xb8>)
 8011eae:	4b19      	ldr	r3, [pc, #100]	; (8011f14 <scalbn+0xbc>)
 8011eb0:	0020      	movs	r0, r4
 8011eb2:	0029      	movs	r1, r5
 8011eb4:	e7e3      	b.n	8011e7e <scalbn+0x26>
 8011eb6:	18a2      	adds	r2, r4, r2
 8011eb8:	4c18      	ldr	r4, [pc, #96]	; (8011f1c <scalbn+0xc4>)
 8011eba:	42a2      	cmp	r2, r4
 8011ebc:	dcf0      	bgt.n	8011ea0 <scalbn+0x48>
 8011ebe:	2a00      	cmp	r2, #0
 8011ec0:	dd05      	ble.n	8011ece <scalbn+0x76>
 8011ec2:	4c17      	ldr	r4, [pc, #92]	; (8011f20 <scalbn+0xc8>)
 8011ec4:	0512      	lsls	r2, r2, #20
 8011ec6:	4023      	ands	r3, r4
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	0019      	movs	r1, r3
 8011ecc:	e7e0      	b.n	8011e90 <scalbn+0x38>
 8011ece:	0014      	movs	r4, r2
 8011ed0:	3435      	adds	r4, #53	; 0x35
 8011ed2:	da08      	bge.n	8011ee6 <scalbn+0x8e>
 8011ed4:	4c0a      	ldr	r4, [pc, #40]	; (8011f00 <scalbn+0xa8>)
 8011ed6:	4d0b      	ldr	r5, [pc, #44]	; (8011f04 <scalbn+0xac>)
 8011ed8:	2900      	cmp	r1, #0
 8011eda:	da01      	bge.n	8011ee0 <scalbn+0x88>
 8011edc:	4c08      	ldr	r4, [pc, #32]	; (8011f00 <scalbn+0xa8>)
 8011ede:	4d11      	ldr	r5, [pc, #68]	; (8011f24 <scalbn+0xcc>)
 8011ee0:	4a07      	ldr	r2, [pc, #28]	; (8011f00 <scalbn+0xa8>)
 8011ee2:	4b08      	ldr	r3, [pc, #32]	; (8011f04 <scalbn+0xac>)
 8011ee4:	e7e4      	b.n	8011eb0 <scalbn+0x58>
 8011ee6:	4c0e      	ldr	r4, [pc, #56]	; (8011f20 <scalbn+0xc8>)
 8011ee8:	3236      	adds	r2, #54	; 0x36
 8011eea:	4023      	ands	r3, r4
 8011eec:	0512      	lsls	r2, r2, #20
 8011eee:	431a      	orrs	r2, r3
 8011ef0:	0011      	movs	r1, r2
 8011ef2:	4b0d      	ldr	r3, [pc, #52]	; (8011f28 <scalbn+0xd0>)
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	e7c2      	b.n	8011e7e <scalbn+0x26>
 8011ef8:	43500000 	.word	0x43500000
 8011efc:	ffff3cb0 	.word	0xffff3cb0
 8011f00:	c2f8f359 	.word	0xc2f8f359
 8011f04:	01a56e1f 	.word	0x01a56e1f
 8011f08:	000007ff 	.word	0x000007ff
 8011f0c:	0000c350 	.word	0x0000c350
 8011f10:	8800759c 	.word	0x8800759c
 8011f14:	7e37e43c 	.word	0x7e37e43c
 8011f18:	fe37e43c 	.word	0xfe37e43c
 8011f1c:	000007fe 	.word	0x000007fe
 8011f20:	800fffff 	.word	0x800fffff
 8011f24:	81a56e1f 	.word	0x81a56e1f
 8011f28:	3c900000 	.word	0x3c900000

08011f2c <with_errno>:
 8011f2c:	b570      	push	{r4, r5, r6, lr}
 8011f2e:	000d      	movs	r5, r1
 8011f30:	0016      	movs	r6, r2
 8011f32:	0004      	movs	r4, r0
 8011f34:	f7fc fd18 	bl	800e968 <__errno>
 8011f38:	0029      	movs	r1, r5
 8011f3a:	6006      	str	r6, [r0, #0]
 8011f3c:	0020      	movs	r0, r4
 8011f3e:	bd70      	pop	{r4, r5, r6, pc}

08011f40 <xflow>:
 8011f40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011f42:	0015      	movs	r5, r2
 8011f44:	001c      	movs	r4, r3
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d010      	beq.n	8011f6c <xflow+0x2c>
 8011f4a:	2380      	movs	r3, #128	; 0x80
 8011f4c:	0010      	movs	r0, r2
 8011f4e:	061b      	lsls	r3, r3, #24
 8011f50:	18e1      	adds	r1, r4, r3
 8011f52:	9000      	str	r0, [sp, #0]
 8011f54:	9101      	str	r1, [sp, #4]
 8011f56:	9a00      	ldr	r2, [sp, #0]
 8011f58:	9b01      	ldr	r3, [sp, #4]
 8011f5a:	0028      	movs	r0, r5
 8011f5c:	0021      	movs	r1, r4
 8011f5e:	f7f0 f9b9 	bl	80022d4 <__aeabi_dmul>
 8011f62:	2222      	movs	r2, #34	; 0x22
 8011f64:	f7ff ffe2 	bl	8011f2c <with_errno>
 8011f68:	b003      	add	sp, #12
 8011f6a:	bd30      	pop	{r4, r5, pc}
 8011f6c:	0010      	movs	r0, r2
 8011f6e:	0019      	movs	r1, r3
 8011f70:	e7ef      	b.n	8011f52 <xflow+0x12>

08011f72 <__math_uflow>:
 8011f72:	2380      	movs	r3, #128	; 0x80
 8011f74:	b510      	push	{r4, lr}
 8011f76:	2200      	movs	r2, #0
 8011f78:	055b      	lsls	r3, r3, #21
 8011f7a:	f7ff ffe1 	bl	8011f40 <xflow>
 8011f7e:	bd10      	pop	{r4, pc}

08011f80 <__math_oflow>:
 8011f80:	23e0      	movs	r3, #224	; 0xe0
 8011f82:	b510      	push	{r4, lr}
 8011f84:	2200      	movs	r2, #0
 8011f86:	05db      	lsls	r3, r3, #23
 8011f88:	f7ff ffda 	bl	8011f40 <xflow>
 8011f8c:	bd10      	pop	{r4, pc}
	...

08011f90 <__ieee754_sqrt>:
 8011f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f92:	000a      	movs	r2, r1
 8011f94:	000c      	movs	r4, r1
 8011f96:	496f      	ldr	r1, [pc, #444]	; (8012154 <__ieee754_sqrt+0x1c4>)
 8011f98:	0005      	movs	r5, r0
 8011f9a:	0003      	movs	r3, r0
 8011f9c:	0008      	movs	r0, r1
 8011f9e:	b087      	sub	sp, #28
 8011fa0:	4020      	ands	r0, r4
 8011fa2:	4288      	cmp	r0, r1
 8011fa4:	d111      	bne.n	8011fca <__ieee754_sqrt+0x3a>
 8011fa6:	002a      	movs	r2, r5
 8011fa8:	0023      	movs	r3, r4
 8011faa:	0028      	movs	r0, r5
 8011fac:	0021      	movs	r1, r4
 8011fae:	f7f0 f991 	bl	80022d4 <__aeabi_dmul>
 8011fb2:	0002      	movs	r2, r0
 8011fb4:	000b      	movs	r3, r1
 8011fb6:	0028      	movs	r0, r5
 8011fb8:	0021      	movs	r1, r4
 8011fba:	f7ef fa31 	bl	8001420 <__aeabi_dadd>
 8011fbe:	0005      	movs	r5, r0
 8011fc0:	000c      	movs	r4, r1
 8011fc2:	0028      	movs	r0, r5
 8011fc4:	0021      	movs	r1, r4
 8011fc6:	b007      	add	sp, #28
 8011fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011fca:	2c00      	cmp	r4, #0
 8011fcc:	dc12      	bgt.n	8011ff4 <__ieee754_sqrt+0x64>
 8011fce:	0061      	lsls	r1, r4, #1
 8011fd0:	0849      	lsrs	r1, r1, #1
 8011fd2:	4329      	orrs	r1, r5
 8011fd4:	d0f5      	beq.n	8011fc2 <__ieee754_sqrt+0x32>
 8011fd6:	2100      	movs	r1, #0
 8011fd8:	428c      	cmp	r4, r1
 8011fda:	d100      	bne.n	8011fde <__ieee754_sqrt+0x4e>
 8011fdc:	e09f      	b.n	801211e <__ieee754_sqrt+0x18e>
 8011fde:	002a      	movs	r2, r5
 8011fe0:	0023      	movs	r3, r4
 8011fe2:	0028      	movs	r0, r5
 8011fe4:	0021      	movs	r1, r4
 8011fe6:	f7f0 fc37 	bl	8002858 <__aeabi_dsub>
 8011fea:	0002      	movs	r2, r0
 8011fec:	000b      	movs	r3, r1
 8011fee:	f7ef fd77 	bl	8001ae0 <__aeabi_ddiv>
 8011ff2:	e7e4      	b.n	8011fbe <__ieee754_sqrt+0x2e>
 8011ff4:	1521      	asrs	r1, r4, #20
 8011ff6:	d100      	bne.n	8011ffa <__ieee754_sqrt+0x6a>
 8011ff8:	e091      	b.n	801211e <__ieee754_sqrt+0x18e>
 8011ffa:	4857      	ldr	r0, [pc, #348]	; (8012158 <__ieee754_sqrt+0x1c8>)
 8011ffc:	0312      	lsls	r2, r2, #12
 8011ffe:	180c      	adds	r4, r1, r0
 8012000:	2080      	movs	r0, #128	; 0x80
 8012002:	0b12      	lsrs	r2, r2, #12
 8012004:	0340      	lsls	r0, r0, #13
 8012006:	4310      	orrs	r0, r2
 8012008:	07c9      	lsls	r1, r1, #31
 801200a:	d403      	bmi.n	8012014 <__ieee754_sqrt+0x84>
 801200c:	0fda      	lsrs	r2, r3, #31
 801200e:	0040      	lsls	r0, r0, #1
 8012010:	1810      	adds	r0, r2, r0
 8012012:	005b      	lsls	r3, r3, #1
 8012014:	2500      	movs	r5, #0
 8012016:	1062      	asrs	r2, r4, #1
 8012018:	0040      	lsls	r0, r0, #1
 801201a:	2480      	movs	r4, #128	; 0x80
 801201c:	9205      	str	r2, [sp, #20]
 801201e:	0fda      	lsrs	r2, r3, #31
 8012020:	1812      	adds	r2, r2, r0
 8012022:	0029      	movs	r1, r5
 8012024:	2016      	movs	r0, #22
 8012026:	005b      	lsls	r3, r3, #1
 8012028:	03a4      	lsls	r4, r4, #14
 801202a:	190e      	adds	r6, r1, r4
 801202c:	4296      	cmp	r6, r2
 801202e:	dc02      	bgt.n	8012036 <__ieee754_sqrt+0xa6>
 8012030:	1931      	adds	r1, r6, r4
 8012032:	1b92      	subs	r2, r2, r6
 8012034:	192d      	adds	r5, r5, r4
 8012036:	0fde      	lsrs	r6, r3, #31
 8012038:	0052      	lsls	r2, r2, #1
 801203a:	3801      	subs	r0, #1
 801203c:	18b2      	adds	r2, r6, r2
 801203e:	005b      	lsls	r3, r3, #1
 8012040:	0864      	lsrs	r4, r4, #1
 8012042:	2800      	cmp	r0, #0
 8012044:	d1f1      	bne.n	801202a <__ieee754_sqrt+0x9a>
 8012046:	2620      	movs	r6, #32
 8012048:	2780      	movs	r7, #128	; 0x80
 801204a:	0004      	movs	r4, r0
 801204c:	9604      	str	r6, [sp, #16]
 801204e:	063f      	lsls	r7, r7, #24
 8012050:	183e      	adds	r6, r7, r0
 8012052:	46b4      	mov	ip, r6
 8012054:	428a      	cmp	r2, r1
 8012056:	dc02      	bgt.n	801205e <__ieee754_sqrt+0xce>
 8012058:	d114      	bne.n	8012084 <__ieee754_sqrt+0xf4>
 801205a:	429e      	cmp	r6, r3
 801205c:	d812      	bhi.n	8012084 <__ieee754_sqrt+0xf4>
 801205e:	4660      	mov	r0, ip
 8012060:	4666      	mov	r6, ip
 8012062:	19c0      	adds	r0, r0, r7
 8012064:	9100      	str	r1, [sp, #0]
 8012066:	2e00      	cmp	r6, #0
 8012068:	da03      	bge.n	8012072 <__ieee754_sqrt+0xe2>
 801206a:	43c6      	mvns	r6, r0
 801206c:	0ff6      	lsrs	r6, r6, #31
 801206e:	198e      	adds	r6, r1, r6
 8012070:	9600      	str	r6, [sp, #0]
 8012072:	1a52      	subs	r2, r2, r1
 8012074:	4563      	cmp	r3, ip
 8012076:	4189      	sbcs	r1, r1
 8012078:	4249      	negs	r1, r1
 801207a:	1a52      	subs	r2, r2, r1
 801207c:	4661      	mov	r1, ip
 801207e:	1a5b      	subs	r3, r3, r1
 8012080:	9900      	ldr	r1, [sp, #0]
 8012082:	19e4      	adds	r4, r4, r7
 8012084:	0fde      	lsrs	r6, r3, #31
 8012086:	0052      	lsls	r2, r2, #1
 8012088:	18b2      	adds	r2, r6, r2
 801208a:	9e04      	ldr	r6, [sp, #16]
 801208c:	005b      	lsls	r3, r3, #1
 801208e:	3e01      	subs	r6, #1
 8012090:	087f      	lsrs	r7, r7, #1
 8012092:	9604      	str	r6, [sp, #16]
 8012094:	2e00      	cmp	r6, #0
 8012096:	d1db      	bne.n	8012050 <__ieee754_sqrt+0xc0>
 8012098:	431a      	orrs	r2, r3
 801209a:	d01f      	beq.n	80120dc <__ieee754_sqrt+0x14c>
 801209c:	4e2f      	ldr	r6, [pc, #188]	; (801215c <__ieee754_sqrt+0x1cc>)
 801209e:	4f30      	ldr	r7, [pc, #192]	; (8012160 <__ieee754_sqrt+0x1d0>)
 80120a0:	6830      	ldr	r0, [r6, #0]
 80120a2:	6871      	ldr	r1, [r6, #4]
 80120a4:	683a      	ldr	r2, [r7, #0]
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	9200      	str	r2, [sp, #0]
 80120aa:	9301      	str	r3, [sp, #4]
 80120ac:	6832      	ldr	r2, [r6, #0]
 80120ae:	6873      	ldr	r3, [r6, #4]
 80120b0:	9202      	str	r2, [sp, #8]
 80120b2:	9303      	str	r3, [sp, #12]
 80120b4:	9a00      	ldr	r2, [sp, #0]
 80120b6:	9b01      	ldr	r3, [sp, #4]
 80120b8:	f7f0 fbce 	bl	8002858 <__aeabi_dsub>
 80120bc:	0002      	movs	r2, r0
 80120be:	000b      	movs	r3, r1
 80120c0:	9802      	ldr	r0, [sp, #8]
 80120c2:	9903      	ldr	r1, [sp, #12]
 80120c4:	f7ee f9d2 	bl	800046c <__aeabi_dcmple>
 80120c8:	2800      	cmp	r0, #0
 80120ca:	d007      	beq.n	80120dc <__ieee754_sqrt+0x14c>
 80120cc:	6830      	ldr	r0, [r6, #0]
 80120ce:	6871      	ldr	r1, [r6, #4]
 80120d0:	683a      	ldr	r2, [r7, #0]
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	1c67      	adds	r7, r4, #1
 80120d6:	d127      	bne.n	8012128 <__ieee754_sqrt+0x198>
 80120d8:	9c04      	ldr	r4, [sp, #16]
 80120da:	3501      	adds	r5, #1
 80120dc:	4b21      	ldr	r3, [pc, #132]	; (8012164 <__ieee754_sqrt+0x1d4>)
 80120de:	1069      	asrs	r1, r5, #1
 80120e0:	18c9      	adds	r1, r1, r3
 80120e2:	0864      	lsrs	r4, r4, #1
 80120e4:	07ed      	lsls	r5, r5, #31
 80120e6:	d502      	bpl.n	80120ee <__ieee754_sqrt+0x15e>
 80120e8:	2380      	movs	r3, #128	; 0x80
 80120ea:	061b      	lsls	r3, r3, #24
 80120ec:	431c      	orrs	r4, r3
 80120ee:	9b05      	ldr	r3, [sp, #20]
 80120f0:	0025      	movs	r5, r4
 80120f2:	0518      	lsls	r0, r3, #20
 80120f4:	1843      	adds	r3, r0, r1
 80120f6:	001c      	movs	r4, r3
 80120f8:	e763      	b.n	8011fc2 <__ieee754_sqrt+0x32>
 80120fa:	0ada      	lsrs	r2, r3, #11
 80120fc:	3815      	subs	r0, #21
 80120fe:	055b      	lsls	r3, r3, #21
 8012100:	2a00      	cmp	r2, #0
 8012102:	d0fa      	beq.n	80120fa <__ieee754_sqrt+0x16a>
 8012104:	2480      	movs	r4, #128	; 0x80
 8012106:	0364      	lsls	r4, r4, #13
 8012108:	4222      	tst	r2, r4
 801210a:	d00a      	beq.n	8012122 <__ieee754_sqrt+0x192>
 801210c:	2420      	movs	r4, #32
 801210e:	001e      	movs	r6, r3
 8012110:	1a64      	subs	r4, r4, r1
 8012112:	40e6      	lsrs	r6, r4
 8012114:	1e4d      	subs	r5, r1, #1
 8012116:	408b      	lsls	r3, r1
 8012118:	4332      	orrs	r2, r6
 801211a:	1b41      	subs	r1, r0, r5
 801211c:	e76d      	b.n	8011ffa <__ieee754_sqrt+0x6a>
 801211e:	2000      	movs	r0, #0
 8012120:	e7ee      	b.n	8012100 <__ieee754_sqrt+0x170>
 8012122:	0052      	lsls	r2, r2, #1
 8012124:	3101      	adds	r1, #1
 8012126:	e7ef      	b.n	8012108 <__ieee754_sqrt+0x178>
 8012128:	f7ef f97a 	bl	8001420 <__aeabi_dadd>
 801212c:	6877      	ldr	r7, [r6, #4]
 801212e:	6836      	ldr	r6, [r6, #0]
 8012130:	0002      	movs	r2, r0
 8012132:	000b      	movs	r3, r1
 8012134:	0030      	movs	r0, r6
 8012136:	0039      	movs	r1, r7
 8012138:	f7ee f98e 	bl	8000458 <__aeabi_dcmplt>
 801213c:	2800      	cmp	r0, #0
 801213e:	d004      	beq.n	801214a <__ieee754_sqrt+0x1ba>
 8012140:	3402      	adds	r4, #2
 8012142:	4263      	negs	r3, r4
 8012144:	4163      	adcs	r3, r4
 8012146:	18ed      	adds	r5, r5, r3
 8012148:	e7c8      	b.n	80120dc <__ieee754_sqrt+0x14c>
 801214a:	2301      	movs	r3, #1
 801214c:	3401      	adds	r4, #1
 801214e:	439c      	bics	r4, r3
 8012150:	e7c4      	b.n	80120dc <__ieee754_sqrt+0x14c>
 8012152:	46c0      	nop			; (mov r8, r8)
 8012154:	7ff00000 	.word	0x7ff00000
 8012158:	fffffc01 	.word	0xfffffc01
 801215c:	200002c0 	.word	0x200002c0
 8012160:	200002c8 	.word	0x200002c8
 8012164:	3fe00000 	.word	0x3fe00000

08012168 <_init>:
 8012168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801216a:	46c0      	nop			; (mov r8, r8)
 801216c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801216e:	bc08      	pop	{r3}
 8012170:	469e      	mov	lr, r3
 8012172:	4770      	bx	lr

08012174 <_fini>:
 8012174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012176:	46c0      	nop			; (mov r8, r8)
 8012178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801217a:	bc08      	pop	{r3}
 801217c:	469e      	mov	lr, r3
 801217e:	4770      	bx	lr
