INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_karastuba_mul_top glbl -prj karastuba_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s karastuba_mul -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_tempcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/CAT_I_I_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_karastuba_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_res_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_res_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_restde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_hs_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_hs_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/mul_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karastuba_mul_AXILiteS_s_axi
Compiling module xil_defaultlib.karastuba_mul_tempcA_ram
Compiling module xil_defaultlib.karastuba_mul_tempcA(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_restde_ram
Compiling module xil_defaultlib.karastuba_mul_restde(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temcud_ram
Compiling module xil_defaultlib.karastuba_mul_temcud(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temmb6_ram
Compiling module xil_defaultlib.karastuba_mul_temmb6(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_mulbkb_MulnS_0
Compiling module xil_defaultlib.karastuba_mul_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.mul_I_O
Compiling module xil_defaultlib.karastuba_mul_templa
Compiling module xil_defaultlib.CAT_I_I_I_O
Compiling module xil_defaultlib.karastuba_mul_templa_1
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.karastuba_mul
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_hs_input
Compiling module xil_defaultlib.AESL_axi_s_res_output
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_karastuba_mul_top
Compiling module work.glbl
Built simulation snapshot karastuba_mul
