module FSM(
  input wire Clock,
  input wire Reset,
  input wire A,
  input wire B,
  
  output wire Address0,
  output wire Address1,
  //output wire NextState
  );

localparam STATE_0 = 2'b00,
		   STATE_1 = 2'b01,
		   STATE_2 = 2'b10,
		   STATE_3 = 2'b11;

reg [1:0] CurrentState;
reg [1:0] NextState;

always@ ( posedge Clock ) 
  begin
    if ( Reset ) CurrentState <= STATE_Initial;
    else CurrentState <= NextState;
  end

always @ ( * )
  begin
    NextState = CurrentState;
	case (CurrentState)
      STATE_0:
	    begin
		  NextState = STATE_1;
		end
	  STATE_1: 
	    begin
		  NextState = STATE_2;
		end
	  STATE_2: 
	    begin
		  NextState = STATE_3;
		end
	  STATE_3: 
	    begin
		  NextState = STATE_0;
		end	
	endcase
  end
endmodule