{
  "design": {
    "design_info": {
      "boundary_crc": "0x2696956F4355F897",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_data_fifo_0": "",
      "util_vector_logic_0": "",
      "signal_input_0": "",
      "signal_detector_0": ""
    },
    "ports": {
      "enabled": {
        "direction": "I"
      },
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "signal_state": {
        "direction": "O"
      },
      "data": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "last": {
        "direction": "O"
      },
      "ready": {
        "direction": "I"
      },
      "valid": {
        "direction": "O"
      },
      "wr_fifo_fill": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "rd_fifo_fill": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "strb": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "fifo_reset": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "signal_input": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "number_words": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "detector_tlast": {
        "direction": "O"
      },
      "detector_tvalid": {
        "direction": "O"
      },
      "detector_running": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "1024"
          },
          "HAS_RD_DATA_COUNT": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_WR_DATA_COUNT": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "signal_input_0": {
        "vlnv": "user.org:user:signal_input:1.0",
        "xci_name": "design_1_signal_input_0_0"
      },
      "signal_detector_0": {
        "vlnv": "akr.neutron:user:signal_detector:1.0",
        "xci_name": "design_1_signal_detector_0_0",
        "parameters": {
          "C_M00_AXIS_START_COUNT": {
            "value": "32"
          }
        }
      }
    },
    "interface_nets": {
      "signal_detector_0_M00_AXIS": {
        "interface_ports": [
          "signal_detector_0/M00_AXIS",
          "axis_data_fifo_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "enabled_1": {
        "ports": [
          "enabled",
          "signal_detector_0/enabled"
        ]
      },
      "clock_1": {
        "ports": [
          "clock",
          "axis_data_fifo_0/s_axis_aclk",
          "signal_detector_0/m00_axis_aclk"
        ]
      },
      "signal_detector_0_signal_state": {
        "ports": [
          "signal_detector_0/signal_state",
          "signal_state"
        ]
      },
      "axis_data_fifo_0_axis_wr_data_count": {
        "ports": [
          "axis_data_fifo_0/axis_wr_data_count",
          "wr_fifo_fill"
        ]
      },
      "axis_data_fifo_0_m_axis_tdata": {
        "ports": [
          "axis_data_fifo_0/m_axis_tdata",
          "data"
        ]
      },
      "ready_1": {
        "ports": [
          "ready",
          "axis_data_fifo_0/m_axis_tready"
        ]
      },
      "axis_data_fifo_0_m_axis_tlast": {
        "ports": [
          "axis_data_fifo_0/m_axis_tlast",
          "last"
        ]
      },
      "axis_data_fifo_0_m_axis_tvalid": {
        "ports": [
          "axis_data_fifo_0/m_axis_tvalid",
          "valid"
        ]
      },
      "axis_data_fifo_0_axis_rd_data_count": {
        "ports": [
          "axis_data_fifo_0/axis_rd_data_count",
          "rd_fifo_fill"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "util_vector_logic_0/Op1",
          "signal_detector_0/m00_axis_aresetn"
        ]
      },
      "signal_detector_0_fifo_reset": {
        "ports": [
          "signal_detector_0/fifo_reset",
          "util_vector_logic_0/Op2",
          "detector_running"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axis_data_fifo_0/s_axis_aresetn",
          "fifo_reset"
        ]
      },
      "signal_input_1_1": {
        "ports": [
          "signal_input",
          "signal_input_0/signal_input"
        ]
      },
      "signal_input_0_out0": {
        "ports": [
          "signal_input_0/out0",
          "signal_detector_0/signal_input"
        ]
      },
      "number_words_1": {
        "ports": [
          "number_words",
          "signal_detector_0/number_words"
        ]
      },
      "signal_detector_0_m00_axis_tlast": {
        "ports": [
          "signal_detector_0/m00_axis_tlast",
          "detector_tlast",
          "axis_data_fifo_0/s_axis_tlast"
        ]
      },
      "signal_detector_0_m00_axis_tvalid": {
        "ports": [
          "signal_detector_0/m00_axis_tvalid",
          "detector_tvalid",
          "axis_data_fifo_0/s_axis_tvalid"
        ]
      },
      "axis_data_fifo_0_m_axis_tkeep": {
        "ports": [
          "axis_data_fifo_0/m_axis_tkeep",
          "strb"
        ]
      }
    }
  }
}