#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun 22 01:23:29 2022
# Process ID: 1463525
# Current directory: /home/joinet/HLS/final_project/final_project.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/joinet/HLS/final_project/final_project.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/joinet/HLS/final_project/final_project.runs/synth_1/vivado.jou
# Running On: buyatti, OS: Linux, CPU Frequency: 4516.358 MHz, CPU Physical cores: 24, Host memory: 67338 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joinet/HLS/HLS-dt-kv260/stereo_bm_strm/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1463729
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3026.234 ; gain = 144.797 ; free physical = 6603 ; free virtual = 38498
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'mm2s_cntrl_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 76 connections declared, but only 66 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:267]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (2#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'mm2s_cntrl_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tdata' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tkeep' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tvalid' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tlast' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_0' has 76 connections declared, but only 66 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:334]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (3#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M01_AXI_awid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awlen' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awsize' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awburst' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awuser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wlast' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wuser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arlen' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arsize' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arburst' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arregion' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_aruser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 176 connections declared, but only 144 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:401]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:836]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1723]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (4#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1723]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1848]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (5#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1848]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1973]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (6#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1973]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:2105]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (7#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (8#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (9#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:2105]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (10#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (11#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (12#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:2515]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (13#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1682]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1682]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:1682]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (14#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:836]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (15#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:682]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:682]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:682]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:682]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:682]
INFO: [Synth 8-6157] synthesizing module 'design_1_stereolbm_accel_0_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_stereolbm_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stereolbm_accel_0_0' (16#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_stereolbm_accel_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'design_1_stereolbm_accel_0_0' is unconnected for instance 'stereolbm_accel_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:689]
WARNING: [Synth 8-7023] instance 'stereolbm_accel_0' of module 'design_1_stereolbm_accel_0_0' has 27 connections declared, but only 26 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:689]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (17#1) [/home/joinet/HLS/final_project/final_project.runs/synth_1/.Xil/Vivado-1463525-buyatti/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 124 connections declared, but only 117 given [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:716]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3081.141 ; gain = 199.703 ; free physical = 6193 ; free virtual = 38094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.953 ; gain = 217.516 ; free physical = 7057 ; free virtual = 38960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3098.953 ; gain = 217.516 ; free physical = 7057 ; free virtual = 38960
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.953 ; gain = 0.000 ; free physical = 7064 ; free virtual = 38964
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/design_1_stereolbm_accel_0_0/design_1_stereolbm_accel_0_0_in_context.xdc] for cell 'design_1_i/stereolbm_accel_0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/design_1_stereolbm_accel_0_0/design_1_stereolbm_accel_0_0_in_context.xdc] for cell 'design_1_i/stereolbm_accel_0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.766 ; gain = 0.000 ; free physical = 7016 ; free virtual = 38918
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.766 ; gain = 0.000 ; free physical = 7016 ; free virtual = 38920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.766 ; gain = 304.328 ; free physical = 7796 ; free virtual = 39698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.766 ; gain = 304.328 ; free physical = 7794 ; free virtual = 39696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/stereolbm_accel_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.766 ; gain = 304.328 ; free physical = 7793 ; free virtual = 39695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.766 ; gain = 304.328 ; free physical = 7790 ; free virtual = 39694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3185.766 ; gain = 304.328 ; free physical = 8089 ; free virtual = 40001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3627.891 ; gain = 746.453 ; free physical = 6523 ; free virtual = 38456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3627.891 ; gain = 746.453 ; free physical = 6522 ; free virtual = 38456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3647.930 ; gain = 766.492 ; free physical = 6518 ; free virtual = 38455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6511 ; free virtual = 38445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6511 ; free virtual = 38445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6511 ; free virtual = 38445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6511 ; free virtual = 38445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6511 ; free virtual = 38445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6510 ; free virtual = 38444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_dma_0_0         |         1|
|7     |design_1_axi_dma_1_0         |         1|
|8     |design_1_axi_smc_0           |         1|
|9     |design_1_rst_ps8_0_99M_0     |         1|
|10    |design_1_stereolbm_accel_0_0 |         1|
|11    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_dma_0         |     1|
|6     |design_1_axi_dma_1         |     1|
|7     |design_1_axi_smc           |     1|
|8     |design_1_rst_ps8_0_99M     |     1|
|9     |design_1_stereolbm_accel_0 |     1|
|10    |design_1_xbar              |     1|
|11    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.867 ; gain = 772.430 ; free physical = 6510 ; free virtual = 38444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3653.867 ; gain = 685.617 ; free physical = 6552 ; free virtual = 38486
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3653.875 ; gain = 772.430 ; free physical = 6552 ; free virtual = 38486
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3653.875 ; gain = 0.000 ; free physical = 6641 ; free virtual = 38575
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3690.523 ; gain = 0.000 ; free physical = 6566 ; free virtual = 38502
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aabf98
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3704.461 ; gain = 959.023 ; free physical = 6758 ; free virtual = 38691
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 01:24:16 2022...
