Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62a/clocks","5_soc_doc/am62a/devices","5_soc_doc/am62a/dma_cfg","5_soc_doc/am62a/hosts","5_soc_doc/am62a/interrupt_cfg","5_soc_doc/am62a/pll_data","5_soc_doc/am62a/processors","5_soc_doc/am62a/proxy_cfg","5_soc_doc/am62a/psil_cfg","5_soc_doc/am62a/ra_cfg","5_soc_doc/am62a/resasg_types","5_soc_doc/am62a/sec_proxy","5_soc_doc/am62a/soc_devgrps","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/extended_otp","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62a/clocks.rst","5_soc_doc/am62a/devices.rst","5_soc_doc/am62a/dma_cfg.rst","5_soc_doc/am62a/hosts.rst","5_soc_doc/am62a/interrupt_cfg.rst","5_soc_doc/am62a/pll_data.rst","5_soc_doc/am62a/processors.rst","5_soc_doc/am62a/proxy_cfg.rst","5_soc_doc/am62a/psil_cfg.rst","5_soc_doc/am62a/ra_cfg.rst","5_soc_doc/am62a/resasg_types.rst","5_soc_doc/am62a/sec_proxy.rst","5_soc_doc/am62a/soc_devgrps.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/extended_otp.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":27,"01b":27,"02000000011a00006a37657300000000":174,"02a6000001000200cffc17b20bcbf96a":174,"0bb88ba99d3a8b1d92075c67bcc047d2":174,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":174,"0x0":[3,7,14,18,167],"0x00":[3,22,42,56,70,86,101,117,131,146,160],"0x0000":171,"0x00000000":[22,48,62,78,93,109,123,138,152],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[18,22,174],"0x0000006e":170,"0x0000007f":170,"0x0000b000":123,"0x0000efff":123,"0x0001":24,"0x00014000":[138,152],"0x00016fff":[138,152],"0x0002":24,"0x0002u":3,"0x0004":24,"0x0005u":8,"0x0008":24,"0x000au":[3,25],"0x000bu":[24,25],"0x000cu":[25,27],"0x000du":[25,28],"0x000eu":[25,26],"0x001":[42,56,70],"0x0010":24,"0x0020":24,"0x0020u":3,"0x003":[42,56,70,86,101],"0x00300000":[48,62,78,93,123],"0x003000ff":[48,62,78,93,123],"0x0040":[42,56,70],"0x005":[42,56,70],"0x006":[42,56,70],"0x00a00000":[48,62,78,93,109,123,138,152],"0x00a003ff":[78,93],"0x00a007ff":[109,123,138,152],"0x00a10000":[78,93,109,123,138,152],"0x00a107ff":[78,93,109,123,138,152],"0x00a20000":[78,93,109,123,138,152],"0x00a207ff":[78,93,109,123,138,152],"0x00a30000":[78,93,109,123,138,152],"0x00a301ff":[109,138,152],"0x00a303ff":[78,93,123],"0x00a307ff":[48,62],"0x00a60000":123,"0x00a61fff":123,"0x00a70000":123,"0x00a71fff":123,"0x00ac0000":123,"0x00ac0fff":123,"0x00ad0000":123,"0x00ad0fff":123,"0x00c0":[42,56,70,86,101],"0x01":[5,38,52,66,82,86,97,101,113,117,127,131,142,146,156,160,174],"0x0100":5,"0x01000000":62,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[42,56,70],"0x0180":[42,56,70],"0x01a":[42,56,70],"0x01c":[42,56,70],"0x01cc0000":170,"0x01e":[42,56,70],"0x01ff0000":170,"0x02":[42,56,66,70,82,86,97,101,113,117,127,131,142,146,156,160,174],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":24,"0x021":[42,56,70],"0x03":[38,42,56,70,86,101,117,127,131,146,160],"0x0300":7,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x04":[38,86,101,127,131,146,160],"0x04210000":[48,62],"0x042101ff":[48,62],"0x05":[86,101,117,131,146,160],"0x053f0000":109,"0x053f00ff":109,"0x06":[66,113,117,127,131,142,146,156,160],"0x061":[86,101],"0x062":[86,101],"0x064":[86,101],"0x0682":[42,56,70],"0x0683":[42,56,70],"0x068d":[42,56,70],"0x068e":[42,56,70],"0x068f":[42,56,70],"0x06a0":[42,56,70],"0x06a1":[42,56,70],"0x06a2":[42,56,70],"0x07":[66,86,101,113,117,127,131,142,146,156,160],"0x070a":[42,56,70],"0x070d":[42,56,70],"0x070f":[42,56,70],"0x0710":[42,56,70],"0x0711":[42,56,70],"0x0712":[42,56,70],"0x0713":[42,56,70],"0x0714":[42,56,70],"0x0715":[42,56,70],"0x0716":[42,56,70],"0x0717":[42,56,70],"0x0718":[42,56,70],"0x0719":[42,56,70],"0x071a":[42,56,70],"0x071b":[42,56,70],"0x071c":[42,56,70],"0x071d":[42,56,70],"0x071e":[42,56,70],"0x0783":[42,56,70],"0x079":[131,146],"0x0790":[42,56,70],"0x0791":[42,56,70],"0x0792":[42,56,70],"0x0793":[42,56,70],"0x0794":70,"0x0795":70,"0x0796":[42,56,70],"0x0797":[42,56,70],"0x0798":[42,56,70],"0x0799":[42,56,70],"0x079a":[42,56,70],"0x079b":[42,56,70],"0x079c":70,"0x079d":70,"0x07a":[131,146],"0x07a3":[42,56,70],"0x07a4":[42,56,70],"0x07a5":[42,56,70],"0x07a6":[42,56,70],"0x07a7":70,"0x07a8":70,"0x07a9":[42,56,70],"0x07aa":[42,56,70],"0x07ab":[42,56,70],"0x07ac":[42,56,70],"0x07ad":[42,56,70],"0x07ae":[42,56,70],"0x07af":[42,56,70],"0x07b":[117,131],"0x07b0":[42,56,70],"0x07b1":[42,56,70],"0x07b2":[42,56,70],"0x07b3":[42,56,70],"0x07b4":[42,56,70],"0x07b5":70,"0x07b6":70,"0x07b7":70,"0x07b8":70,"0x07c":146,"0x07d":146,"0x08":[117,127,131,142,146,156,160],"0x080":[117,131],"0x082":[117,131],"0x083":[117,131],"0x0840":[42,56,70],"0x084a":[42,56,70],"0x084c":70,"0x086":131,"0x087":131,"0x088":[117,131],"0x089":[117,131],"0x09":[127,142,156],"0x091":[86,101],"0x094":146,"0x096":146,"0x09c":[86,101],"0x0a":[42,56,70,86,101,117,131,146,156,160],"0x0ad":160,"0x0ae":160,"0x0b":[86,101,117,131,146,156,160],"0x0b0":160,"0x0b1":160,"0x0b3":[86,101],"0x0b4":[86,101],"0x0b5":[86,101],"0x0b6":[86,101],"0x0b9":[86,101],"0x0bb":[86,101],"0x0bc":[86,101],"0x0bd":[86,101],"0x0be":[86,101],"0x0bf":[86,101],"0x0c":[70,117,131,146,160],"0x0c2":[86,101],"0x0c3":[86,101],"0x0c7":42,"0x0c8":42,"0x0cf":[117,131],"0x0d":[42,56,70,86,101,117,131,146,160],"0x0d0":[117,131],"0x0d1":[117,131,160],"0x0d2":[117,131,160],"0x0d3":[117,131],"0x0d4":[117,131],"0x0d5":[117,131],"0x0e":[42,56,70,86,101,131,146,160],"0x0e1":146,"0x0e3":146,"0x0e9":[117,131],"0x0ea":[117,131],"0x0eb":[117,131],"0x0ec":[117,131],"0x0ed":[117,131],"0x0f":[42,56,70,86,101,117,131,146,160],"0x0fe":146,"0x0fe0":31,"0x0ff":146,"0x1":[7,14,31],"0x10":[3,42,56,70,117,131,146,160],"0x100":146,"0x1000":[9,31,40,54,68,84,99,115,129,144,158],"0x1000u":9,"0x1001":[9,84,99],"0x1001u":9,"0x1017":68,"0x1018":68,"0x1019":68,"0x101c":[40,54],"0x1029":68,"0x103":146,"0x103b":115,"0x1054":[144,158],"0x107":146,"0x1077":[84,99],"0x108b":129,"0x109":146,"0x10c":146,"0x10f":146,"0x11":[22,25,42,56,70,146,160],"0x110":146,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":146,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1116100":167,"0x1120":12,"0x1120u":12,"0x113":146,"0x119":160,"0x11b":160,"0x12":[42,56,70,146,160],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":24,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[42,56,70,146,160],"0x1300":10,"0x1300u":10,"0x136":160,"0x137":160,"0x138":160,"0x13b":160,"0x13f":160,"0x14":[42,56,70,146,160],"0x141":160,"0x144":160,"0x147":160,"0x148":160,"0x149":160,"0x14b":160,"0x15":[42,56,70,160],"0x1500u":27,"0x16":[42,56,70,160],"0x17":[42,56,70,160],"0x174":160,"0x175":160,"0x176":160,"0x18":[42,52,56,66,70,160],"0x1840":[86,101],"0x1880":[86,101],"0x19":[42,56,70,160],"0x1900":[86,101],"0x1a":[42,56,70,160],"0x1b":[42,56,70,160],"0x1c":[42,56,70],"0x1d":[42,56,70],"0x1e":[42,56,70],"0x1e40":[131,146],"0x1e80":[131,146],"0x1ec0":[117,131],"0x1f00":146,"0x1f40":146,"0x1u":[44,58,73,89,104,119,133,134,148,162],"0x2":[7,14,31],"0x20":[3,22,38,42,52,56,66,70,82,84,97,99,113,115,127,129,142,144,156,158,174],"0x2000":[40,54,68,117,131,144,158],"0x200f":[144,158],"0x2013":68,"0x2015":[40,54],"0x20210102":[22,174],"0x2080":[117,131],"0x20c0":[117,131],"0x21":[38,42,52,56,66,70,82,97,113,127,142,146,156,160,174],"0x2180":131,"0x21c0":131,"0x22":[22,38,42,52,56,70,82,97,146,156,160,174],"0x2200":[117,131],"0x2223":[22,174],"0x2240":[117,131],"0x23":[38,42,52,56,70,82,97,156,174],"0x23be":28,"0x24":[40,42,56,70,156],"0x2440":[86,101],"0x25":[42,56,70,156,160],"0x2500":146,"0x2580":146,"0x26":[42,56,70,156,160],"0x27":[70,156],"0x2700":[86,101],"0x28":70,"0x2800u":[71,87,102],"0x283c0000":[78,93,109,123,138,152],"0x283c001f":[78,93,109,123,138,152],"0x28400000":[78,93,109,123,138,152],"0x28401fff":[78,93,109,123,138,152],"0x28440000":[78,93,109,123,138,152],"0x2847ffff":[78,93,109,123,138,152],"0x28480000":[78,93,109,123,138,152],"0x28481fff":[78,93,109,123,138,152],"0x284a0000":[78,93,109,123,138,152],"0x284a3fff":[78,93,109,123,138,152],"0x284c0000":[78,93,109,123,138,152],"0x284c3fff":[78,93,109,123,138,152],"0x28560000":[78,93,109,123,138,152],"0x28563fff":[78,93,109,138,152],"0x2856ffff":123,"0x28570000":[78,93,109,123,138,152],"0x2857007f":[78,93],"0x285701ff":[109,123,138,152],"0x28580000":[78,93,109,123,138,152],"0x28580fff":[78,93,109,123,138,152],"0x28590000":[78,93,109,123,138,152],"0x285900ff":[78,93,109,123,138,152],"0x285a0000":[78,93,109,123,138,152],"0x285a3fff":[78,93,109,123,138,152],"0x285b0000":[78,93,109,123,138,152],"0x285c0000":[78,93,109,123,138,152],"0x285c00ff":[78,93,109,123,138,152],"0x285d0000":[78,93,109,123,138,152],"0x285d03ff":[78,93,109,123,138,152],"0x29":[42,56,70],"0x2a":[42,56,70],"0x2a268000":[78,93,109,123,138,152],"0x2a2681ff":[78,93,109,123,138,152],"0x2a280000":[78,93,109,123,138,152],"0x2a29ffff":[78,93,109,123,138,152],"0x2a47ffff":[78,93,109,123,138,152],"0x2a480000":[138,152],"0x2a4fffff":[138,152],"0x2a500000":[78,93,109,123,138,152],"0x2a53ffff":[78,93,109,123,138,152],"0x2a580000":[78,93,109,123,138,152],"0x2a5bffff":[78,93,109,123,138,152],"0x2a600000":[78,93,109,123,138,152],"0x2a6fffff":[78,93,109,123,138,152],"0x2a700000":[78,93,109,123,138,152],"0x2a7fffff":[78,93,109,123,138,152],"0x2a800000":[78,93,109,123,138,152],"0x2a83ffff":[78,93,109,123,138,152],"0x2aa00000":[78,93,109,123,138,152],"0x2aa3ffff":[78,93,109,123,138,152],"0x2b":[42,56,70],"0x2b000000":[78,93,109,123,138,152],"0x2b3fffff":[78,93,109,123,138,152],"0x2b40":160,"0x2b80":160,"0x2b800000":[78,93,109,123,138,152],"0x2bbfffff":[78,93,109,123,138,152],"0x2c":[42,56,70],"0x2c00":160,"0x2c40":160,"0x2cca":[86,101],"0x2ccd":[86,101],"0x2d":[42,56,70,160],"0x2d0a":[86,101],"0x2d0d":[86,101],"0x2d4a":[86,101],"0x2d4d":[86,101],"0x2d80":[86,101],"0x2e":[42,56,70,160],"0x2e40":[86,101],"0x2ec0":[86,101],"0x2ec1":[86,101],"0x2ec2":[86,101],"0x2ec3":[86,101],"0x2ec4":[86,101],"0x2ec5":[86,101],"0x2ec7":[86,101],"0x2eca":[86,101],"0x2ecb":[86,101],"0x2f":[42,56,70,160],"0x2f00":[86,101],"0x2f01":[86,101],"0x2f02":[86,101],"0x2f03":[86,101],"0x2f0a":[86,101],"0x2f0b":[86,101],"0x2f0d":[86,101],"0x2f0e":[86,101],"0x2f0f":[86,101],"0x2f4a":[86,101],"0x2f4d":[86,101],"0x2f80":[86,101],"0x2fc0":[86,101],"0x3":[14,31],"0x30":[42,56,70,127,142,156,160],"0x3000":158,"0x3001":158,"0x3080":[86,101],"0x30800000":[78,93,109,123,138,152],"0x3080001f":[78,93,109,123,138,152],"0x30801000":[78,93,109,123,138,152],"0x3080101f":[78,93,109,123,138,152],"0x30802000":[78,93,109,123,138,152],"0x3080201f":[78,93,109,123,138,152],"0x3081":[86,101],"0x3082":[86,101],"0x3083":[86,101],"0x30880000":[138,152],"0x3088ffff":[138,152],"0x308a":[86,101],"0x308b":[86,101],"0x308d":[86,101],"0x308f":[86,101],"0x30900000":[78,93,109,123,138,152],"0x30901fff":[78,93,109,138,152],"0x30907fff":123,"0x30908000":[78,93,109,123,138,152],"0x30909fff":[78,93,109,138,152],"0x3090ffff":123,"0x30940000":[78,93,109,123,138,152],"0x3094ffff":[78,93,109,138,152],"0x3097ffff":123,"0x30b00000":[78,93,109,123,138,152],"0x30b03fff":109,"0x30b0ffff":[78,93],"0x30b1ffff":[123,138,152],"0x30c0":[86,101],"0x30c00000":[78,93,109,123,138,152],"0x30c03fff":109,"0x30c07fff":[138,152],"0x30c0ffff":[78,93,123],"0x30c1":[86,101],"0x30c2":[86,101],"0x30c3":[86,101],"0x30c5":[86,101],"0x30c7":[86,101],"0x30ca":[86,101],"0x30cb":[86,101],"0x30d00000":[78,93,109,123,138,152],"0x30d03fff":[109,138,152],"0x30d07fff":[78,93,123],"0x31":[42,56,70,142,156,160],"0x31040000":[78,93,109,123,138,152],"0x31043fff":[78,93,109,123,138,152],"0x31080000":[78,93,109,123,138,152],"0x310bffff":[78,93,109,123,138,152],"0x31100000":[78,93,109,123,138,152],"0x3110007f":[78,93],"0x31100fff":[109,123],"0x31101fff":[138,152],"0x31110000":[78,93,109,123,138,152],"0x31113fff":[78,93,109,123,138,152],"0x31120000":[78,93,109,123,138,152],"0x311200ff":[78,93,109,123,138,152],"0x31130000":[78,93,109,123,138,152],"0x31133fff":[78,93,109,123,138,152],"0x31140000":[78,93,109,123,138,152],"0x31150000":[78,93,109,123,138,152],"0x311500ff":[78,93,109,123,138,152],"0x31160000":[78,93,109,123,138,152],"0x311603ff":[78,93,109,123,138,152],"0x311a0000":[138,152],"0x311a00ff":[138,152],"0x31c2":42,"0x31c3":42,"0x31ce":42,"0x31e1":42,"0x31f78000":[78,93,109,123,138,152],"0x31f781ff":[78,93,109,123,138,152],"0x32":[42,56,70,156,160],"0x32000000":[78,93,109,123,138,152],"0x3201ffff":[78,93,109,123,138,152],"0x320a":42,"0x320d":42,"0x321c":42,"0x321d":42,"0x321e":42,"0x328fffff":[78,93,109,123],"0x329fffff":[138,152],"0x33":[22,42,56,70,156,160],"0x33000000":[78,93,109,123,138,152],"0x3303ffff":[78,93,109,123,138,152],"0x33400000":[78,93,109,123,138,152],"0x3343ffff":[78,93,109,123,138,152],"0x33800000":[78,93,109,123,138,152],"0x339fffff":[78,93,109,123,138,152],"0x33c00000":[78,93,109,123,138,152],"0x33c3ffff":[78,93,109,123,138,152],"0x33c40000":[78,93,109,123,138,152],"0x33c7ffff":[78,93,109,123,138,152],"0x33ca":[117,131],"0x33cd":[117,131],"0x33d00000":[78,93,109,123,138,152],"0x33dfffff":[78,93,109,123,138,152],"0x34":[42,56,70,160],"0x34000000":[78,93,109,123,138,152],"0x3403ffff":109,"0x3407ffff":[138,152],"0x340a":[117,131],"0x340d":[117,131],"0x340fffff":[78,93,123],"0x3440":160,"0x344a":[117,131],"0x344d":[117,131],"0x3480":[117,131,160],"0x34c0":[117,131],"0x34c1":[117,131],"0x34c2":[117,131],"0x34c3":[117,131],"0x34c4":131,"0x34c5":[117,131],"0x34c6":[117,131],"0x34c7":[117,131],"0x34c8":[117,131],"0x34ca":[117,131],"0x34cb":[117,131],"0x35":70,"0x3500":[117,131],"0x35000000":[78,93,109,123,138,152],"0x3501":[117,131],"0x3502":[117,131],"0x3503":[117,131],"0x3503ffff":109,"0x350a":[117,131],"0x350b":[117,131],"0x350c":[117,131],"0x350d":[117,131],"0x350e":131,"0x350f":[117,131],"0x350fffff":[78,93],"0x3510":[117,131],"0x351fffff":[123,138,152],"0x3540":[117,131],"0x35840000":[138,152],"0x35840fff":[138,152],"0x35880000":[138,152],"0x35881fff":[138,152],"0x35900000":[138,152],"0x35903fff":[138,152],"0x35c00000":[138,152],"0x35c0ffff":[138,152],"0x35d00000":[138,152],"0x35d1ffff":[138,152],"0x35e00000":[138,152],"0x35e7ffff":[138,152],"0x36":70,"0x37":70,"0x38":70,"0x38000000":[78,93,109,123,138,152],"0x383fffff":[78,93,109,123,138,152],"0x3842":146,"0x3843":146,"0x384e":146,"0x384f":146,"0x3861":146,"0x3862":146,"0x38c0":146,"0x3a4a":[117,131],"0x3a4d":[117,131],"0x3a80":[117,131],"0x3ac0":[117,131],"0x3ac1":[117,131],"0x3ac2":[117,131],"0x3ac3":[117,131],"0x3ac5":[117,131],"0x3ac7":[117,131],"0x3aca":[117,131],"0x3acb":[117,131],"0x3b00":[117,131],"0x3b01":[117,131],"0x3b02":[117,131],"0x3b03":[117,131],"0x3b0a":[117,131],"0x3b0b":[117,131],"0x3b0d":[117,131],"0x3b0f":[117,131],"0x3b40":[117,131],"0x3c000000":[78,93,109,123,138,152],"0x3c3fffff":[78,93,109,123,138,152],"0x3f005000":48,"0x3f8a":146,"0x3f8d":146,"0x3fca":146,"0x3fcd":146,"0x4":31,"0x40":31,"0x4000":[68,84,99,129,144,146,158],"0x4001":[68,84,99],"0x4002":68,"0x4003":[68,84,99,129,144,158],"0x4081":28,"0x4081u":24,"0x40c0":146,"0x40c00000":[78,93,109,123,138,152],"0x40c000ff":[78,93,109,123,138,152],"0x40c1":146,"0x40c2":146,"0x40c3":146,"0x40c4":146,"0x40c5":146,"0x40c6":146,"0x40c7":146,"0x40c8":146,"0x40ca":146,"0x40cb":146,"0x4100":[68,84,99,129],"0x4104":[68,84,99,129],"0x41c0":146,"0x41c00000":[78,93,109,123,138,152],"0x41c1":146,"0x41c2":146,"0x41c3":146,"0x41c7ffff":[78,93],"0x41ca":146,"0x41cb":146,"0x41cc":146,"0x41cd":146,"0x41ce":146,"0x41cf":146,"0x41cfffff":[109,123,138,152],"0x41d0":146,"0x4200":[68,84,99,129],"0x4204":[68,84,99,129],"0x42200000":[78,93,109,123,138,152],"0x422001ff":[78,93],"0x422003ff":[109,123,138,152],"0x424a":146,"0x424d":146,"0x424f":146,"0x4250":146,"0x4251":146,"0x4252":146,"0x4253":146,"0x4254":146,"0x42af":28,"0x4300":[40,54,68,84,99,115,129,144,146,158],"0x4301":115,"0x4302":129,"0x4303":[40,54,68,144,158],"0x4304":[40,54,68,84,99,115,129,144,158],"0x4305":[115,129,144,158],"0x4307":[40,54,68],"0x4308":[40,54,68],"0x430b":[40,54,68],"0x430c":[40,68],"0x430e":40,"0x430f":68,"0x4310":68,"0x4311":68,"0x43600000":[138,152],"0x43604000":[138,152],"0x43607fff":[138,152],"0x4360ffff":[138,152],"0x43701000":138,"0x437013ff":138,"0x43702000":138,"0x43702fff":138,"0x43935000":138,"0x439350ff":138,"0x43936000":138,"0x43936fff":138,"0x43a00000":138,"0x43a00fff":138,"0x43c0":146,"0x43c00000":138,"0x43c2ffff":138,"0x43c30000":138,"0x43c3ffff":138,"0x4400":[40,54,68,84,99,115,129,144,146,158],"0x4401":[40,54,84,99,146],"0x4402":[40,54,84,99,115,129,146],"0x4403":[40,54,68,146],"0x4404":[40,54,68,115,129,144,158],"0x44043000":31,"0x4405":[40,54,68,146],"0x4405f000":31,"0x4406":[40,54,68],"0x44060000":[62,175],"0x4406a000":31,"0x4407":[68,146],"0x44073fff":175,"0x44074000":175,"0x44076fff":175,"0x44077000":175,"0x44079fff":175,"0x4407bfff":62,"0x4407c000":[62,175],"0x4407ffff":[62,175],"0x4408":68,"0x44083000":31,"0x4409":68,"0x440a":146,"0x440b":[68,115,129,144,146,158],"0x440c":[54,68],"0x440e":[54,68],"0x440f":68,"0x4410":68,"0x44234000":[48,62,78,93,109,123,138,152],"0x44234fff":[48,62,78,93,109,123,138,152],"0x44235000":[48,62,78,93,109,123,138,152],"0x44237fff":[48,62,78,93,109,123,138,152],"0x4440":146,"0x4441":146,"0x4442":146,"0x4443":146,"0x444a":146,"0x444b":146,"0x444d":146,"0x444f":146,"0x44800000":138,"0x44801000":[48,152],"0x44804000":[48,152],"0x44804fff":[48,152],"0x44861000":48,"0x44864fff":48,"0x44865000":152,"0x44868fff":152,"0x44880000":[48,138],"0x44883fff":48,"0x44884000":152,"0x44887fff":[138,152],"0x44914000":138,"0x44915fff":138,"0x44918000":138,"0x44918fff":138,"0x44940000":138,"0x4494ffff":138,"0x44960000":138,"0x4496ffff":138,"0x44ca":146,"0x44cd":146,"0x44ffffff":[48,138,152],"0x4500":[40,54,68,84,99,129],"0x45000000":[48,62,78,93,109,123,138,152,175],"0x4501":[40,54],"0x4502":[40,54],"0x4503":[84,99],"0x4504":[84,99],"0x4507":[84,99],"0x4507ffff":62,"0x4508":[84,99,129],"0x45080000":62,"0x450b":[84,99],"0x450c":[84,99],"0x450f":[84,99],"0x4510":[84,99],"0x4513":[84,99],"0x4514":[84,99],"0x4515":[84,99],"0x4516":[84,99],"0x45cfffff":[48,62],"0x45d00000":[48,62,78,93,109,123,138,152],"0x45dfffff":[48,62,78,93,109,123,138,152],"0x45e00000":[48,62],"0x45ffffff":[48,62,78,93,109,123,138,152,175],"0x4600":[40,54,84,99,115,129,144,158],"0x4601":[84,99],"0x4602":[84,99],"0x460a":129,"0x460c":[115,129,144,158],"0x460f":115,"0x4610":115,"0x4616":[115,129,144,158],"0x4618":[115,129,144,158],"0x461f":[115,144,158],"0x4622":[115,129,144,158],"0x4624":[115,129,144,158],"0x462e":[115,129,144,158],"0x4640":[144,158],"0x4642":160,"0x4643":160,"0x464e":160,"0x464f":160,"0x4661":160,"0x4662":160,"0x46c0":160,"0x4700":[54,84,99,115,129,144,158],"0x4701":[115,129],"0x4702":[115,129,144,158],"0x4703":[115,129,144,158],"0x4704":[115,129,144,158],"0x4707":[84,99],"0x4709":[115,129,144,158],"0x470a":115,"0x470c":[115,129,144,158],"0x471f":54,"0x4729":[115,129,144,158],"0x473f":[115,144,158],"0x4800":[84,99,129,144,158],"0x48100000":[48,62],"0x4811001f":[48,62],"0x48130000":[48,62],"0x481f":[84,99,129,144,158],"0x4820":[129,144,158],"0x482500ff":[48,62],"0x483f":129,"0x4840":129,"0x48400000":[48,62],"0x48411fff":[48,62],"0x48420000":[48,62],"0x48607fff":[48,62],"0x487f":129,"0x4880":129,"0x489f":129,"0x48ff":[144,158],"0x4900":[129,144,158],"0x49000000":62,"0x49013fff":62,"0x49074ea1":174,"0x4968b2e9":21,"0x49800000":[48,62],"0x49ff":[129,144,158],"0x4a00":[115,129,144,158],"0x4a07":[144,158],"0x4a40":[144,158],"0x4a4f":[144,158],"0x4a67ffff":[48,62],"0x4a811000":62,"0x4a812fff":62,"0x4aa18000":62,"0x4aa18fff":62,"0x4b8a0000":62,"0x4b8affff":62,"0x4b920000":62,"0x4b92ffff":62,"0x4c01ffff":[48,62],"0x4c41u":24,"0x4d000000":[48,62],"0x4d001fff":62,"0x4d004000":62,"0x4d005fff":62,"0x4d008000":62,"0x4d00bfff":62,"0x4d012000":62,"0x4d013fff":62,"0x4d016000":62,"0x4d017fff":62,"0x4d03c000":62,"0x4d04bfff":62,"0x4d8a":160,"0x4d8d":160,"0x4dca":160,"0x4dcd":160,"0x4e00":160,"0x4e004000":[48,62],"0x4e013fff":[48,62],"0x4e3fffff":[48,62],"0x4ec0":160,"0x4ec1":160,"0x4ec2":160,"0x4ec3":160,"0x4ec4":160,"0x4ec5":160,"0x4ec6":160,"0x4ec7":160,"0x4ec8":160,"0x4eca":160,"0x4ecb":160,"0x4fc0":160,"0x4fc1":160,"0x4fc2":160,"0x4fc3":160,"0x4fca":160,"0x4fcb":160,"0x4fcc":160,"0x4fcd":160,"0x4fce":160,"0x4fcf":160,"0x4fd0":160,"0x5":31,"0x5000":40,"0x501f":40,"0x504a":160,"0x504d":160,"0x504f":160,"0x5050":160,"0x5051":160,"0x5052":160,"0x5053":160,"0x5054":160,"0x5100":160,"0x5170":28,"0x5170u":24,"0x51c0":160,"0x5200":160,"0x5201":160,"0x5202":160,"0x5203":160,"0x5205":160,"0x5207":160,"0x520a":160,"0x520b":160,"0x5240":160,"0x5241":160,"0x5242":160,"0x5243":160,"0x524a":160,"0x524b":160,"0x524d":160,"0x524f":160,"0x52ca":160,"0x52cd":160,"0x555555u":25,"0x5a":[16,22,28,174],"0x5aede0cd":174,"0x5d0a":160,"0x5d0d":160,"0x5d15":160,"0x5d16":160,"0x5d17":160,"0x5d18":160,"0x5d19":160,"0x5d1a":160,"0x5d1b":160,"0x5d43":160,"0x5d52":160,"0x5d53":160,"0x5d58":160,"0x5d59":160,"0x5d5a":160,"0x5d5b":160,"0x5d65":160,"0x5d66":160,"0x5d6d":160,"0x5d6e":160,"0x5d6f":160,"0x5d70":160,"0x5d71":160,"0x5d72":160,"0x5d73":160,"0x5d74":160,"0x5d80":160,"0x5d8a":160,"0x6000":[84,99,115,129,144,158],"0x60000000":[78,93,109,123,138,152],"0x602d":[115,129,144,158],"0x602e":[115,129,144,158],"0x602f":[84,99,115,129,144,158],"0x608f":28,"0x6cffffff":[78,93,109,123,138,152],"0x6d000000":[78,93,109,123,138,152],"0x6dffffff":[78,93,109,123,138,152],"0x6e000000":[78,93,109,123,138,152],"0x6effffff":[78,93,109,123,138,152],"0x7000":[84,99,115,129,144,158],"0x70000":167,"0x70000000":[78,93,109,123,138,152,167],"0x701c0000":[62,175],"0x701dffff":[62,175],"0x701e0000":175,"0x701fc000":[62,175],"0x701fcfff":175,"0x701fffff":[62,78,93,109,123,175],"0x703effff":138,"0x707effff":152,"0x7100":[84,99,115,129,144,158],"0x7103":[84,99],"0x7106":[115,129,144,158],"0x7200":[84,99,115,129,144,158],"0x7203":[84,99],"0x7204":[84,99],"0x7207":[84,99,115,129,144,158],"0x7208":[84,99],"0x720b":[84,99],"0x720c":[84,99],"0x720e":[84,99],"0x720f":[84,99],"0x7211":[84,99],"0x7212":[84,99],"0x7300":[115,129,144,158],"0x7303":[115,129,144,158],"0x7400":[115,129,144,158],"0x7403":[115,129,144,158],"0x7500":[115,129,144,158],"0x7501":[115,129,144,158],"0x7502":[115,129,144,158],"0x7503":[115,129,144,158],"0x7504":[40,54,158],"0x750b":[40,54,158],"0x7b25u":24,"0x7bf1af4c":174,"0x7db145c8":174,"0x8":[84,99,115,129,144,158,167],"0x80":[28,52,142],"0x8000":11,"0x80b5ae71":21,"0x8105u":25,"0x8805u":25,"0x8d27":28,"0x8d27u":24,"0x9000":[17,40,54,68,84,99,115,129,144,158],"0x9000u":17,"0x9001":[17,84,99],"0x9001u":17,"0x9002":[17,84,99],"0x9002u":17,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":20,"0x900cu":20,"0x9010":68,"0x9011":68,"0x9012":68,"0x9013":68,"0x9017":[40,54],"0x901c":68,"0x9021":20,"0x9021u":20,"0x9022":16,"0x9022u":16,"0x9023":16,"0x9023u":16,"0x9024":16,"0x9024u":16,"0x9025":16,"0x9025u":16,"0x9026":16,"0x9026u":16,"0x9029":15,"0x9029u":15,"0x9030":23,"0x9030u":23,"0x9031":18,"0x9031u":18,"0x9032":[19,171],"0x9032u":19,"0x9033":[19,171],"0x9033u":19,"0x9034":[19,171],"0x9034u":19,"0x9035":[19,171],"0x9035u":19,"0x903b":115,"0x9051":[144,158],"0x908b":129,"0x9095":[84,99],"0xa000":[40,54,68,144,158],"0xa013":68,"0xa01b":[40,54],"0xa01f":[144,158],"0xa5":[16,22],"0xa5c3u":24,"0xb000":158,"0xb003":158,"0xb100":40,"0xb105":40,"0xb30fade":174,"0xb89194c8":174,"0xc000":[14,68,84,99,129,144,158,175],"0xc000u":14,"0xc001":[14,68,84,99,129,144,158,175],"0xc001u":14,"0xc005":[14,175],"0xc005u":14,"0xc100":[14,68,84,99,129,175],"0xc100u":14,"0xc101":[14,175],"0xc101u":14,"0xc108":[68,84,99,129],"0xc120":[14,175],"0xc120u":14,"0xc1d3u":24,"0xc200":[68,84,99,129],"0xc208":[68,84,99,129],"0xc300":[40,54,68,84,99],"0xc303":[40,54,68],"0xc304":[40,54,68],"0xc307":[40,54,68],"0xc308":[40,54,68,84,99],"0xc30b":[40,54,68],"0xc30c":[40,68],"0xc30e":40,"0xc30f":68,"0xc310":68,"0xc311":68,"0xc400":[14,40,54,68,84,99,115,129,144,158,175],"0xc400u":14,"0xc401":[14,40,54,84,99,175],"0xc401u":14,"0xc402":[40,54,84,99,115,129],"0xc403":[40,54,68],"0xc404":[40,54,68,115,129,144,158],"0xc405":[40,54,68],"0xc406":[40,54,68],"0xc407":68,"0xc408":68,"0xc409":68,"0xc40b":[68,115,129,144,158],"0xc40c":[54,68],"0xc40e":[54,68],"0xc500":[40,54,68,84,99,129],"0xc501":[40,54],"0xc502":[40,54],"0xc503":[84,99],"0xc504":[84,99],"0xc507":[68,84,99],"0xc508":[84,99,129],"0xc50b":[84,99],"0xc50c":[84,99],"0xc50f":[84,99],"0xc510":[84,99],"0xc513":[84,99],"0xc514":[84,99],"0xc515":[84,99],"0xc516":[84,99],"0xc600":[40,54,115,129,144,158],"0xc607":[40,54],"0xc60a":129,"0xc60c":[115,129,144,158],"0xc60f":115,"0xc610":115,"0xc616":[115,129,144,158],"0xc618":[115,129,144,158],"0xc61f":[115,144,158],"0xc622":[115,129,144,158],"0xc624":[115,129,144,158],"0xc62e":[115,129,144,158],"0xc640":[144,158],"0xc647":[144,158],"0xc700":[54,115,129,144,158],"0xc701":[115,129],"0xc702":[115,129,144,158],"0xc703":[115,129,144,158],"0xc704":[115,129,144,158],"0xc709":[115,129,144,158],"0xc70a":115,"0xc70c":[115,129,144,158],"0xc71f":54,"0xc729":[115,129,144,158],"0xc73f":[115,144,158],"0xc800":[84,99,129,144,158],"0xc81f":[84,99,129,144,158],"0xc820":[129,144,158],"0xc83f":129,"0xc840":129,"0xc87f":129,"0xc880":129,"0xc89f":129,"0xc8ff":[144,158],"0xc900":[129,144,158],"0xc9ff":[129,144,158],"0xca00":[115,129,144,158],"0xca07":[115,129,144,158],"0xca40":[144,158],"0xca47":[144,158],"0xcbd422da":174,"0xcc":170,"0xd000":40,"0xd01f":40,"0xdd":170,"0xdead3a17":21,"0xdeadfa17":21,"0xe000":[84,99,115,129,144,158],"0xe022000":167,"0xe02c":[115,129,144,158],"0xe02d":[115,129,144,158],"0xe02f":[84,99,115,129,144,158],"0xec01f2a5":174,"0xf000":[84,99,115,129,144,158],"0xf007":[84,99,115,129,144,158],"0xf100":[84,99,115,129,144,158],"0xf103":[84,99],"0xf106":[115,129,144,158],"0xf1ea":28,"0xf1eau":24,"0xf200":[84,99,115,129,144,158],"0xf203":[84,99],"0xf204":[84,99],"0xf207":[84,99,115,129,144,158],"0xf208":[84,99],"0xf20b":[84,99],"0xf20c":[84,99],"0xf20e":[84,99],"0xf20f":[84,99],"0xf211":[84,99],"0xf212":[84,99],"0xf300":[115,129,144,158],"0xf303":[115,129,144,158],"0xf3ff":[115,129,144,158],"0xf400":[115,129,144,158],"0xf500":[40,54,115,129,144,158],"0xf501":[115,129,144,158],"0xf503":[40,54],"0xffff":171,"0xffff0000":171,"0xffffffff":5,"0xfffffffffff":[48,62,78,93,109,123,138,152],"0xffffffu":25,"0xppppqqqq":174,"1000000000u":[37,51,65,112,126,141,155],"100000000u":[81,96],"1083801600u":126,"10b":[27,28],"1155000000u":[81,96],"1179648000u":126,"11b":27,"1200000000u":126,"128u":28,"1500000000u":126,"15de4a0d4ee20fd61f6002b07cd9b0b7":174,"1600000000u":[37,51,65,141,155],"1700000000u":37,"1800000000u":[65,126,141,155],"1866000000u":126,"18u":24,"1mb":3,"2000000000u":[51,65,112,126,141,155],"2040000000u":[37,51],"2133330000u":[141,155],"2250000000u":37,"2359296000u":[112,141,155],"2380000000u":51,"2400000000u":[37,51,65,112,126,141,155],"2500000000u":[37,51],"250000000u":[81,96],"2600000000u":126,"2700000000u":126,"2750000000u":126,"2880000000u":[141,155],"2970000000u":[141,155],"2mb":3,"300000000u":[81,96],"3200000000u":112,"32bit":14,"32u":15,"333333333u":[81,96],"3rd":0,"400000000u":[81,96],"41c02100":22,"41u":15,"48kb":175,"4kb":31,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":174,"7fe9ad875195527dc89491b8edad0fb3":174,"800000000u":[81,96],"8c712e8d732b48c3e09ac6c0951013c":174,"960000000u":[37,51,65,81,96,112,126,141,155],"abstract":[0,22],"break":5,"byte":[2,3,12,13,15,21,22,25,27,164,168,170,171,173,174],"case":[2,3,5,14,16,17,22,27,76,89,92,104,108,119,122,133,137,148,151,162,163,167,172,174],"catch":[79,94],"char":3,"class":14,"default":[5,8,13,14,21,22,26,27,31,48,62,76,78,92,93,105,108,109,122,123,137,138,151,152,167,171],"enum":[18,19],"export":[26,28],"final":[22,171],"function":[0,2,3,5,13,14,21,23,26,27,28,32,43,45,57,59,72,74,88,90,103,106,118,120,132,134,135,147,149,161,163,164,165,171,172,175],"import":[3,14],"int":[5,22],"long":[5,11,13,14,22,31,168,173],"new":[5,14,17,22,25,31,168,174],"null":13,"public":[2,21,22,24,27,167,168,170,171,174],"return":[2,3,5,9,10,11,12,13,14,15,17,21,26,27,164,166,171],"short":[13,14,31],"static":[13,24],"switch":14,"true":[16,22,48,62,78,93,109,123,138,152,164,170,171,174],"try":[5,14,163],"void":5,"while":[2,5,20,21,24,31,171,172,174],AES:[0,164,168,170,173],AND:14,BUT:14,BXS:[139,153],Bus:27,CCS:174,For:[0,2,5,6,9,11,14,18,20,21,22,24,25,26,27,48,62,78,93,109,123,138,152,163,164,165,168,172,174],IAs:27,IDs:[2,5,6,12,13,14,22,24,27,28,32,42,43,45,48,56,57,59,62,70,72,74,78,86,88,90,93,101,103,106,109,117,118,120,123,131,132,135,138,146,147,149,152,160,161,167],IPs:5,IRs:27,Ids:5,NOT:[2,12,13,14,163,165],Not:[14,25,36,50,64,80,95,111,125,140,154,172],OES:[9,13,31,80,95,111,125,140,154],OSes:0,One:[19,22,24,31,32,45,59,74,90,106,120,135,149],PEs:[35,42,43,49,56,57,63,70,72,79,86,88,94,101,103,110,117,118,124,131,132,139,146,147,153,160,161],QoS:[24,27,31],SMS:[0,14,37,51],SYS:25,Such:163,TIs:172,TRs:13,The:[0,2,3,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,36,37,40,41,42,45,46,47,48,50,51,54,55,56,59,60,61,62,64,65,68,69,70,74,75,76,78,80,81,83,84,85,86,90,91,92,93,95,96,98,99,100,101,106,107,108,109,111,112,114,115,116,117,120,121,122,123,125,126,128,129,130,131,135,136,137,138,140,141,143,144,145,146,149,150,151,152,154,155,157,158,159,160,163,164,165,166,167,168,170,171,172,173,174,175],Then:27,There:[5,14,17,21,24,27,32,45,59,74,90,106,120,135,149,164,166,168,175],These:[0,12,14,22,24,27,28,32,35,38,43,44,45,49,52,57,58,59,63,66,72,73,74,79,82,88,89,90,94,97,103,104,106,110,113,118,119,120,124,127,132,133,134,135,139,142,147,148,149,153,156,161,162,166,167,170],USE:[12,13],Use:[14,28,31,168,170,173,174],Used:[25,79,94,172],Useful:9,Uses:22,Using:[15,16,24,28,169,173,176],With:21,YES:22,Yes:[3,6,7,15,16,18,19,20,23,24,28,167,168,172],__clz:171,_boardcfg:27,_bootvect_lo:14,a14e0749da22d4cb:174,a53:[35,49,63,79,94],a53_0:[35,43,49,57,63,72,79,88,94,103],a53_1:[35,43,49,57,63,72,79,88,94,103],a53_2:[35,43,49,57,63,72,79,88,94,103],a53_3:[35,43,49,57,63,72,79,88,94,103],a53_4:[35,43,49,57,63,72,79,88,94,103],a53_5:[79,88,94,103],a53_6:[79,88,94,103],a53_7:[79,88,94,103],a53_cl0_c0:[82,97,174],a53_cl0_c1:[82,97,174],a53_cl1_c0:[82,97,174],a53_cl1_c1:[82,97,174],a53_non_secure_supervisor:[48,62,78,93],a53_secure_supervisor:[48,62,78,93],a53ss0_core_0:[38,52,66],a53ss0_core_1:[38,52,66],a53ss0_core_2:[38,52],a53ss0_core_3:[38,52],a5f201ec4caff17bcde0ed5ac845b17d:174,a72:[110,124,139,153],a72_0:[110,118,124,132,139,147,153,161],a72_1:[110,118,124,132,139,147,153,161],a72_2:[110,118,124,132,139,147,153,161],a72_3:[110,118,124,132,139,147,153,161],a72_4:[110,118,124,132,139,147,153,161],a72_5:[153,161],a72_6:[153,161],a72_7:[153,161],a72_non_secure_supervisor:[109,123,138,152],a72_secure_supervisor:[109,123,138,152],a72ss0_core0:[127,142,156],a72ss0_core0_0:113,a72ss0_core0_1:113,a72ss0_core1:[127,142,156],a72ss0_core2:156,a72ss0_core3:156,a72ss1_core0:156,a72ss1_core1:156,a72ss1_core2:156,a72ss1_core3:156,a87rb35w:[22,170,174],a93e069d2ccdac95420cca9c5f637a80:174,abi:[3,5,27,28],abi_major:3,abi_minor:3,abil:[2,31],abl:[2,13,27,31,76,92,108,122,137,151,174],abort:3,about:[0,3,5,7,14,22,25,31,168],abov:[0,2,3,6,26,27,28,31,163,164,167,168,170,173,174,175],absolut:163,acceler:[0,2,4,9,13,31,105,164,172],accept:[2,5,14,26,27,28],acces:28,access:[0,2,6,9,10,11,12,13,21,24,27,31,163,164,166,167,169,174,176],access_err:[80,95],accommod:166,accompani:22,accord:[9,13,22,26,27,174],account:[0,5,14],accumul:[26,27],accur:14,achiev:[5,6,14,89,104,119,133,148,162,163],acinactm:14,ack:[2,5,6,7,8,14,17,23,27],acp:14,acquir:28,acronym:0,across:[0,2,6,27,28,164,166,174],act:14,action:[2,5],action_flag:[22,170],activ:[5,14,20,21,22,26,27,163,168,170,173,174],actual:[2,3,5,6,7,14,22,24,35,38,49,52,63,66,79,82,94,97,110,113,124,127,139,142,153,156,170,174],acut:170,add:[9,22,31,163,164],addit:[2,5,6,8,13,14,22,27,28,31,163,164,166,167,168,172,175],addition:5,addr:31,addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,19,20,22,24,25,26,27,28,31,48,62,78,93,109,123,138,152,165,171,174,175],adjust:12,adpllljm_hsdiv_wrap_main_0:[81,96],adpllljm_hsdiv_wrap_main_2:[81,96],adpllljm_wrap_main_1:[81,96],adpllljm_wrap_main_3:[81,96],adpllljm_wrap_main_4:[81,96],adpllm_hsdiv_wrap_mcu_0:[81,96],adpllm_hsdiv_wrap_mcu_1:[81,96],adpllm_wrap_main_6:[81,96],adpllm_wrap_main_7:[81,96],advanc:[89,104,119,133,148,162],aes256:18,aesenc:170,aesenc_bmek:170,aesenc_bmpkh:170,aesenc_ext_otp:170,aesenc_smek:170,aesenc_smpkh:170,affect:14,aforement:31,after:[2,5,7,8,9,11,12,13,14,15,16,19,21,24,28,37,51,65,81,96,112,126,141,155,163,166,170,171],again:5,against:[12,22,31,164,171,174],agent:0,aggreg:[0,2,9,27,31,172],agnost:0,aid:[76,92,108,122,137,151],aim:0,ainact:14,akin:2,albert:171,algorithm:170,align:[3,27],all:[0,2,6,10,14,16,17,21,22,24,25,26,27,28,31,79,94,164,168,170,171,172,174,175],alloc:[3,5,9,11,13,14,24,27,35,49,63,79,94,110,124,139,153],allow:[0,2,5,6,7,9,12,13,14,21,24,25,26,27,28,31,32,33,45,46,59,60,74,75,90,91,106,107,120,121,135,136,149,150,163,165,166,167,171,174,175],allow_debug_level_rsvd:28,allow_dkek_export_tisci:28,allow_jtag_unlock:[28,174],allow_wildcard_unlock:[28,174],allowed_atyp:27,allowed_orderid:27,allowed_prior:27,allowed_qo:27,allowed_sched_prior:27,along:[14,15,23,25,31,164,166,170,175],alongsid:[16,18],alphabet:[32,45,59,74,90,106,120,135,149],alreadi:[6,12,14,163],also:[0,2,5,6,9,14,20,21,22,25,27,28,32,34,45,47,59,61,74,76,90,92,106,108,120,122,135,137,149,151,166,167,168,170,171,173,174,175],alter:6,altern:[14,27,164,168,174],although:[3,5,6,8,14,24,26,27,28],altough:6,alwai:[2,3,6,14,22,24,31,164,166,174],am62:7,am62_main_sec_mmr_main_0:52,am62_wkup_sec_mmr_wkup_0:52,am62a:176,am62a_dev_a53_rs_bw_limiter0:[32,33,44],am62a_dev_a53_ws_bw_limiter1:[32,33,44],am62a_dev_a53ss0:[32,33,44],am62a_dev_a53ss0_core_0:[32,33,44],am62a_dev_a53ss0_core_1:[32,33,44],am62a_dev_a53ss0_core_2:[32,33,44],am62a_dev_a53ss0_core_3:[32,33,44],am62a_dev_board0:[32,33,44],am62a_dev_c7x256v0:[33,44],am62a_dev_c7x256v0_c7xv_core_0:[32,33,44],am62a_dev_c7x256v0_clec:[33,36,44],am62a_dev_c7x256v0_clk:[32,33,44],am62a_dev_c7x256v0_core0:[32,33,44],am62a_dev_c7x256v0_debug:[33,44],am62a_dev_c7x256v0_gicss:[33,44],am62a_dev_c7x256v0_pbist:[33,44],am62a_dev_c7xv_rsws_bs_limiter6:[32,33,44],am62a_dev_clk_32k_rc_sel_dev_vd:[32,33,44],am62a_dev_cmp_event_introuter0:[32,33,36,42,44],am62a_dev_codec0:[32,33,44],am62a_dev_codec_rs_bw_limiter2:[32,33,44],am62a_dev_codec_ws_bw_limiter3:[32,33,44],am62a_dev_compute_cluster0:[33,44],am62a_dev_compute_cluster0_pbist_0:[33,44],am62a_dev_cpsw0:[32,33,36,44],am62a_dev_cpt2_aggr0:[32,33,44],am62a_dev_cpt2_aggr1:[32,33,44],am62a_dev_csi_rx_if0:[32,33,44],am62a_dev_dbgsuspendrouter0:[32,33,44],am62a_dev_dcc0:[32,33,44],am62a_dev_dcc1:[32,33,44],am62a_dev_dcc2:[32,33,44],am62a_dev_dcc3:[32,33,44],am62a_dev_dcc4:[32,33,44],am62a_dev_dcc5:[32,33,44],am62a_dev_dcc6:[32,33,44],am62a_dev_ddpa0:[32,33,44],am62a_dev_ddr32ss0:[32,33,44],am62a_dev_debugss0:[32,33,44],am62a_dev_debugss_wrap0:[32,33,44],am62a_dev_dmass0:[33,40,44],am62a_dev_dmass0_bcdma_0:[32,33,34,41,42,44],am62a_dev_dmass0_cbass_0:[32,33,44],am62a_dev_dmass0_intaggr_0:[32,33,36,42,44],am62a_dev_dmass0_ipcss_0:[32,33,44],am62a_dev_dmass0_pktdma_0:[32,33,34,41,42,44],am62a_dev_dmass0_ringacc_0:[32,33,36,41,42],am62a_dev_dmass1:[33,40,44],am62a_dev_dmass1_bcdma_0:[32,33,34,41,42,44],am62a_dev_dmass1_intaggr_0:[32,33,36,42,44],am62a_dev_dphy_rx0:[32,33,44],am62a_dev_dss0:[32,33,44],am62a_dev_ecap0:[32,33,44],am62a_dev_ecap1:[32,33,44],am62a_dev_ecap2:[32,33,44],am62a_dev_elm0:[32,33,44],am62a_dev_emif_cfg_iso_vd:[33,44],am62a_dev_emif_data_iso_vd:[33,44],am62a_dev_epwm0:[32,33,36,44],am62a_dev_epwm1:[32,33,44],am62a_dev_epwm2:[32,33,44],am62a_dev_eqep0:[32,33,44],am62a_dev_eqep1:[32,33,44],am62a_dev_eqep2:[32,33,44],am62a_dev_esm0:[32,33,44],am62a_dev_fss0:[33,44],am62a_dev_fss0_fsas_0:[32,33,44],am62a_dev_fss0_ospi_0:[32,33,44],am62a_dev_gicss0:[32,33,36,44],am62a_dev_gpio0:[32,33,36,44],am62a_dev_gpio1:[32,33,36,44],am62a_dev_gpmc0:[32,33,44],am62a_dev_i2c0:[32,33,44],am62a_dev_i2c1:[32,33,44],am62a_dev_i2c2:[32,33,44],am62a_dev_i2c3:[32,33,44],am62a_dev_jpgenc0:[32,33,44],am62a_dev_jpgenc_rs_bw_limiter4:[32,33,44],am62a_dev_jpgenc_ws_bw_limiter5:[32,33,44],am62a_dev_led0:[32,33,44],am62a_dev_mailbox0:[33,44],am62a_dev_main2mcu_vd:[33,44],am62a_dev_main_gpiomux_introuter0:[32,33,36,42,44],am62a_dev_main_usb0_iso_vd:[33,44],am62a_dev_main_usb1_iso_vd:[33,44],am62a_dev_mcan0:[32,33,44],am62a_dev_mcasp0:[32,33,44],am62a_dev_mcasp1:[32,33,44],am62a_dev_mcasp2:[32,33,44],am62a_dev_mcrc64_0:[32,33,44],am62a_dev_mcspi0:[32,33,44],am62a_dev_mcspi1:[32,33,44],am62a_dev_mcspi2:[32,33,44],am62a_dev_mcu_cpt2_aggr0:[32,33,44],am62a_dev_mcu_dcc0:[32,33,44],am62a_dev_mcu_dcc1:[32,33,44],am62a_dev_mcu_gpio0:[32,33,36,44],am62a_dev_mcu_i2c0:[32,33,44],am62a_dev_mcu_mcan0:[32,33,44],am62a_dev_mcu_mcan1:[32,33,44],am62a_dev_mcu_mcrc64_0:[32,33,44],am62a_dev_mcu_mcspi0:[32,33,44],am62a_dev_mcu_mcspi1:[32,33,44],am62a_dev_mcu_mcu_16ff0:[32,33,44],am62a_dev_mcu_pbist0:[32,33,44],am62a_dev_mcu_r5fss0:[33,44],am62a_dev_mcu_r5fss0_core0:[32,33,36,44],am62a_dev_mcu_rti0:[32,33,44],am62a_dev_mcu_timer0:[32,33,44],am62a_dev_mcu_timer1:[32,33,44],am62a_dev_mcu_timer2:[32,33,44],am62a_dev_mcu_timer3:[32,33,44],am62a_dev_mcu_uart0:[32,33,44],am62a_dev_mmcsd0:[32,33,44],am62a_dev_mmcsd1:[32,33,44],am62a_dev_mmcsd2:[32,33,44],am62a_dev_pbist0:[32,33,44],am62a_dev_pbist3:[32,33,44],am62a_dev_psc0:[32,33,44],am62a_dev_psc0_fw_0:[32,33,44],am62a_dev_pscss0:[33,44],am62a_dev_r5fss0:[33,44],am62a_dev_r5fss0_core0:[32,33,36,44],am62a_dev_r5fss0_ss0:[33,44],am62a_dev_rti0:[32,33,44],am62a_dev_rti1:[32,33,44],am62a_dev_rti2:[32,33,44],am62a_dev_rti3:[32,33,44],am62a_dev_rti4:[32,33,44],am62a_dev_sms0:[32,33,44],am62a_dev_spinlock0:[32,33,44],am62a_dev_stm0:[32,33,44],am62a_dev_timer0:[32,33,36,44],am62a_dev_timer1:[32,33,36,44],am62a_dev_timer2:[32,33,36,44],am62a_dev_timer3:[32,33,36,44],am62a_dev_timer4:[32,33,44],am62a_dev_timer5:[32,33,44],am62a_dev_timer6:[32,33,44],am62a_dev_timer7:[32,33,44],am62a_dev_timesync_event_router0:[32,33,36,42,44],am62a_dev_uart0:[32,33,44],am62a_dev_uart1:[32,33,44],am62a_dev_uart2:[32,33,44],am62a_dev_uart3:[32,33,44],am62a_dev_uart4:[32,33,44],am62a_dev_uart5:[32,33,44],am62a_dev_uart6:[32,33,44],am62a_dev_usb0:[32,33,44],am62a_dev_usb1:[32,33,44],am62a_dev_vpac0:[32,33,44],am62a_dev_vpac_rsws_bw_limiter7:[32,33,44],am62a_dev_vpac_rsws_bw_limiter8:[32,33,44],am62a_dev_wkup_deepsleep_sources0:[32,33,44],am62a_dev_wkup_esm0:[32,33,36,44],am62a_dev_wkup_gtc0:[32,33,36,44],am62a_dev_wkup_i2c0:[32,33,44],am62a_dev_wkup_mcu_gpiomux_introuter0:[32,33,36,42,44],am62a_dev_wkup_pbist0:[32,33,44],am62a_dev_wkup_pbist1:[33,44],am62a_dev_wkup_psc0:[32,33,44],am62a_dev_wkup_rtcss0:[32,33,44],am62a_dev_wkup_rti0:[32,33,44],am62a_dev_wkup_timer0:[32,33,44],am62a_dev_wkup_timer1:[32,33,44],am62a_dev_wkup_uart0:[32,33,44],am62a_dev_wkup_vtm0:[32,33,44],am62a_main_sec_mmr_main_0:38,am62a_mcu_sec_mmr_mcu_0:38,am62a_wkup_sec_mmr_wkup_0:38,am62x:[0,31,176],am62x_dev_a53_rs_bw_limiter0:[45,46,58],am62x_dev_a53_ws_bw_limiter1:[45,46,58],am62x_dev_a53ss0:[45,46,58],am62x_dev_a53ss0_core_0:[45,46,58],am62x_dev_a53ss0_core_1:[45,46,58],am62x_dev_a53ss0_core_2:[45,46,58],am62x_dev_a53ss0_core_3:[45,46,58],am62x_dev_board0:[45,46,58],am62x_dev_clk_32k_rc_sel_dev_vd:[45,46,58],am62x_dev_cmp_event_introuter0:[45,46,50,56,58],am62x_dev_compute_cluster0:[46,58],am62x_dev_compute_cluster0_pbist_0:[46,58],am62x_dev_cpsw0:[45,46,50,58],am62x_dev_cpt2_aggr0:[45,46,58],am62x_dev_cpt2_aggr1:[45,46,58],am62x_dev_csi_rx_if0:[45,46,58],am62x_dev_dbgsuspendrouter0:[45,46,58],am62x_dev_dcc0:[45,46,58],am62x_dev_dcc1:[45,46,58],am62x_dev_dcc2:[45,46,58],am62x_dev_dcc3:[45,46,58],am62x_dev_dcc4:[45,46,58],am62x_dev_dcc5:[45,46,58],am62x_dev_dcc6:[45,46,58],am62x_dev_ddpa0:[45,46,58],am62x_dev_ddr16ss0:[45,46,58],am62x_dev_debugss0:[45,46,58],am62x_dev_debugss_wrap0:[45,46,58],am62x_dev_dmass0:[46,54,58],am62x_dev_dmass0_bcdma_0:[45,46,47,55,56,58],am62x_dev_dmass0_cbass_0:[45,46,58],am62x_dev_dmass0_intaggr_0:[45,46,50,56,58],am62x_dev_dmass0_ipcss_0:[45,46,58],am62x_dev_dmass0_pktdma_0:[45,46,47,55,56,58],am62x_dev_dmass0_ringacc_0:[45,46,50,55,56],am62x_dev_dphy_rx0:[45,46,58],am62x_dev_dss0:[45,46,58],am62x_dev_ecap0:[45,46,58],am62x_dev_ecap1:[45,46,58],am62x_dev_ecap2:[45,46,58],am62x_dev_elm0:[45,46,58],am62x_dev_emif_cfg_iso_vd:[46,58],am62x_dev_emif_data_iso_vd:[46,58],am62x_dev_epwm0:[45,46,50,58],am62x_dev_epwm1:[45,46,58],am62x_dev_epwm2:[45,46,58],am62x_dev_eqep0:[45,46,58],am62x_dev_eqep1:[45,46,58],am62x_dev_eqep2:[45,46,58],am62x_dev_esm0:[45,46,58],am62x_dev_fss0:[46,58],am62x_dev_fss0_fsas_0:[45,46,58],am62x_dev_fss0_ospi_0:[45,46,58],am62x_dev_gicss0:[45,46,50,58],am62x_dev_gpio0:[45,46,50,58],am62x_dev_gpio1:[45,46,50,58],am62x_dev_gpmc0:[45,46,58],am62x_dev_gpu0:[45,46,58],am62x_dev_gpu_rs_bw_limiter2:[45,46,58],am62x_dev_gpu_ws_bw_limiter3:[45,46,58],am62x_dev_hsm0:[45,46,50,58],am62x_dev_i2c0:[45,46,58],am62x_dev_i2c1:[45,46,58],am62x_dev_i2c2:[45,46,58],am62x_dev_i2c3:[45,46,58],am62x_dev_icssm0:[45,46,50,58],am62x_dev_led0:[45,46,58],am62x_dev_mailbox0:[46,58],am62x_dev_main2mcu_vd:[46,58],am62x_dev_main_gpiomux_introuter0:[45,46,50,56,58],am62x_dev_main_usb0_iso_vd:[46,58],am62x_dev_main_usb1_iso_vd:[46,58],am62x_dev_mcan0:[45,46,58],am62x_dev_mcasp0:[45,46,58],am62x_dev_mcasp1:[45,46,58],am62x_dev_mcasp2:[45,46,58],am62x_dev_mcrc64_0:[45,46,58],am62x_dev_mcspi0:[45,46,58],am62x_dev_mcspi1:[45,46,58],am62x_dev_mcspi2:[45,46,58],am62x_dev_mcu2main_vd:[46,58],am62x_dev_mcu_dcc0:[45,46,58],am62x_dev_mcu_gpio0:[45,46,50,58],am62x_dev_mcu_i2c0:[45,46,58],am62x_dev_mcu_m4fss0:[46,58],am62x_dev_mcu_m4fss0_cbass_0:[45,46,58],am62x_dev_mcu_m4fss0_core0:[45,46,50,58],am62x_dev_mcu_mcan0:[45,46,58],am62x_dev_mcu_mcan1:[45,46,58],am62x_dev_mcu_mcrc64_0:[45,46,58],am62x_dev_mcu_mcspi0:[45,46,58],am62x_dev_mcu_mcspi1:[45,46,58],am62x_dev_mcu_mcu_16ff0:[45,46,58],am62x_dev_mcu_rti0:[45,46,58],am62x_dev_mcu_timer0:[45,46,58],am62x_dev_mcu_timer1:[45,46,58],am62x_dev_mcu_timer2:[45,46,58],am62x_dev_mcu_timer3:[45,46,58],am62x_dev_mcu_uart0:[45,46,58],am62x_dev_mmcsd0:[45,46,58],am62x_dev_mmcsd1:[45,46,58],am62x_dev_mmcsd2:[45,46,58],am62x_dev_pbist0:[45,46,58],am62x_dev_pbist1:[45,46,58],am62x_dev_psc0:[45,46,58],am62x_dev_psc0_fw_0:[45,46,58],am62x_dev_pscss0:[46,58],am62x_dev_r5fss0:[46,58],am62x_dev_r5fss0_core0:[45,46,50,58],am62x_dev_r5fss0_ss0:[46,58],am62x_dev_rti0:[45,46,58],am62x_dev_rti15:[45,46,58],am62x_dev_rti1:[45,46,58],am62x_dev_rti2:[45,46,58],am62x_dev_rti3:[45,46,58],am62x_dev_sms0:[46,58],am62x_dev_spinlock0:[45,46,58],am62x_dev_stm0:[45,46,58],am62x_dev_timer0:[45,46,50,58],am62x_dev_timer1:[45,46,50,58],am62x_dev_timer2:[45,46,50,58],am62x_dev_timer3:[45,46,50,58],am62x_dev_timer4:[45,46,58],am62x_dev_timer5:[45,46,58],am62x_dev_timer6:[45,46,58],am62x_dev_timer7:[45,46,58],am62x_dev_timesync_event_router0:[45,46,50,56,58],am62x_dev_uart0:[45,46,58],am62x_dev_uart1:[45,46,58],am62x_dev_uart2:[45,46,58],am62x_dev_uart3:[45,46,58],am62x_dev_uart4:[45,46,58],am62x_dev_uart5:[45,46,58],am62x_dev_uart6:[45,46,58],am62x_dev_usb0:[45,46,58],am62x_dev_usb1:[45,46,58],am62x_dev_wkup_deepsleep_sources0:[45,46,58],am62x_dev_wkup_esm0:[45,46,50,58],am62x_dev_wkup_gtc0:[45,46,50,58],am62x_dev_wkup_i2c0:[45,46,58],am62x_dev_wkup_mcu_gpiomux_introuter0:[45,46,50,56,58],am62x_dev_wkup_pbist0:[45,46,58],am62x_dev_wkup_psc0:[45,46,58],am62x_dev_wkup_rtcss0:[45,46,58],am62x_dev_wkup_rti0:[45,46,58],am62x_dev_wkup_timer0:[45,46,58],am62x_dev_wkup_timer1:[45,46,58],am62x_dev_wkup_uart0:[45,46,58],am62x_dev_wkup_vtm0:[45,46,58],am64:[25,28,175],am64_main_sec_mmr_main_0:66,am64x:[0,31,176],am64x_dev_a53ss0:[59,60,73],am64x_dev_a53ss0_core_0:[59,60,73],am64x_dev_a53ss0_core_1:[59,60,73],am64x_dev_adc0:[59,60,73],am64x_dev_board0:[59,60,73],am64x_dev_cmp_event_introuter0:[59,60,64,70,73],am64x_dev_compute_cluster0:[60,73],am64x_dev_compute_cluster0_pbist_0:[60,73],am64x_dev_cpsw0:[59,60,64,73],am64x_dev_cpt2_aggr0:[59,60,73],am64x_dev_cpts0:[59,60,64,73],am64x_dev_dbgsuspendrouter0:[59,60,73],am64x_dev_dcc0:[59,60,73],am64x_dev_dcc1:[59,60,73],am64x_dev_dcc2:[59,60,73],am64x_dev_dcc3:[59,60,73],am64x_dev_dcc4:[59,60,73],am64x_dev_dcc5:[59,60,73],am64x_dev_ddpa0:[59,60,73],am64x_dev_ddr16ss0:[59,60,73],am64x_dev_debugss_wrap0:[59,60,73],am64x_dev_dmass0:[60,68,73],am64x_dev_dmass0_bcdma_0:[59,60,61,69,70,73],am64x_dev_dmass0_cbass_0:[59,60,73],am64x_dev_dmass0_intaggr_0:[59,60,64,70,73],am64x_dev_dmass0_ipcss_0:[59,60,73],am64x_dev_dmass0_pktdma_0:[59,60,61,69,70,73],am64x_dev_dmass0_ringacc_0:[59,60,64,69,70],am64x_dev_dmsc0:[60,73],am64x_dev_ecap0:[59,60,73],am64x_dev_ecap1:[59,60,73],am64x_dev_ecap2:[59,60,73],am64x_dev_elm0:[59,60,73],am64x_dev_emif_data_0_vd:[60,73],am64x_dev_epwm0:[59,60,64,73],am64x_dev_epwm1:[59,60,73],am64x_dev_epwm2:[59,60,73],am64x_dev_epwm3:[59,60,64,73],am64x_dev_epwm4:[59,60,73],am64x_dev_epwm5:[59,60,73],am64x_dev_epwm6:[59,60,64,73],am64x_dev_epwm7:[59,60,73],am64x_dev_epwm8:[59,60,73],am64x_dev_eqep0:[59,60,73],am64x_dev_eqep1:[59,60,73],am64x_dev_eqep2:[59,60,73],am64x_dev_esm0:[59,60,73],am64x_dev_fsirx0:[59,60,73],am64x_dev_fsirx1:[59,60,73],am64x_dev_fsirx2:[59,60,73],am64x_dev_fsirx3:[59,60,73],am64x_dev_fsirx4:[59,60,73],am64x_dev_fsirx5:[59,60,73],am64x_dev_fsitx0:[59,60,73],am64x_dev_fsitx1:[59,60,73],am64x_dev_fss0:[60,73],am64x_dev_fss0_fsas_0:[59,60,73],am64x_dev_fss0_ospi_0:[59,60,73],am64x_dev_gicss0:[59,60,64,73],am64x_dev_gpio0:[59,60,64,73],am64x_dev_gpio1:[59,60,64,73],am64x_dev_gpmc0:[59,60,73],am64x_dev_gtc0:[59,60,64,73],am64x_dev_i2c0:[59,60,73],am64x_dev_i2c1:[59,60,73],am64x_dev_i2c2:[59,60,73],am64x_dev_i2c3:[59,60,73],am64x_dev_led0:[59,60,73],am64x_dev_mailbox0:[60,73],am64x_dev_main2mcu_vd:[60,73],am64x_dev_main_gpiomux_introuter0:[59,60,64,70,73],am64x_dev_mcan0:[59,60,73],am64x_dev_mcan1:[59,60,73],am64x_dev_mcspi0:[59,60,73],am64x_dev_mcspi1:[59,60,73],am64x_dev_mcspi2:[59,60,73],am64x_dev_mcspi3:[59,60,73],am64x_dev_mcspi4:[59,60,73],am64x_dev_mcu2main_vd:[60,73],am64x_dev_mcu_dcc0:[59,60,73],am64x_dev_mcu_esm0:[59,60,64,73],am64x_dev_mcu_gpio0:[59,60,64,73],am64x_dev_mcu_i2c0:[59,60,73],am64x_dev_mcu_i2c1:[59,60,73],am64x_dev_mcu_m4fss0:[60,73],am64x_dev_mcu_m4fss0_cbass_0:[59,60,73],am64x_dev_mcu_m4fss0_core0:[59,60,64,73],am64x_dev_mcu_mcrc64_0:[59,60,73],am64x_dev_mcu_mcspi0:[59,60,73],am64x_dev_mcu_mcspi1:[59,60,73],am64x_dev_mcu_mcu_gpiomux_introuter0:[59,60,64,70,73],am64x_dev_mcu_psc0:[59,60,73],am64x_dev_mcu_rti0:[59,60,73],am64x_dev_mcu_timer0:[59,60,73],am64x_dev_mcu_timer1:[59,60,73],am64x_dev_mcu_timer2:[59,60,73],am64x_dev_mcu_timer3:[59,60,73],am64x_dev_mcu_uart0:[59,60,73],am64x_dev_mcu_uart1:[59,60,73],am64x_dev_mmcsd0:[59,60,73],am64x_dev_mmcsd1:[59,60,73],am64x_dev_pbist0:[59,60,73],am64x_dev_pbist1:[59,60,73],am64x_dev_pbist2:[59,60,73],am64x_dev_pbist3:[59,60,73],am64x_dev_pcie0:[59,60,64,73],am64x_dev_pru_icssg0:[59,60,64,73],am64x_dev_pru_icssg1:[59,60,64,73],am64x_dev_psc0:[59,60,73],am64x_dev_r5fss0:[60,73],am64x_dev_r5fss0_core0:[59,60,64,73],am64x_dev_r5fss0_core1:[59,60,64,73],am64x_dev_r5fss1:[60,73],am64x_dev_r5fss1_core0:[59,60,64,73],am64x_dev_r5fss1_core1:[59,60,64,73],am64x_dev_rti0:[59,60,73],am64x_dev_rti10:[59,60,73],am64x_dev_rti11:[59,60,73],am64x_dev_rti1:[59,60,73],am64x_dev_rti8:[59,60,73],am64x_dev_rti9:[59,60,73],am64x_dev_sa2_ul0:[59,60,73],am64x_dev_serdes_10g0:[59,60,73],am64x_dev_spinlock0:[59,60,73],am64x_dev_stm0:[59,60,73],am64x_dev_timer0:[59,60,64,73],am64x_dev_timer10:[59,60,73],am64x_dev_timer11:[59,60,73],am64x_dev_timer1:[59,60,64,73],am64x_dev_timer2:[59,60,64,73],am64x_dev_timer3:[59,60,64,73],am64x_dev_timer4:[59,60,73],am64x_dev_timer5:[59,60,73],am64x_dev_timer6:[59,60,73],am64x_dev_timer7:[59,60,73],am64x_dev_timer8:[59,60,73],am64x_dev_timer9:[59,60,73],am64x_dev_timermgr0:[59,60,73],am64x_dev_timesync_event_introuter0:[59,60,64,70,73],am64x_dev_uart0:[59,60,73],am64x_dev_uart1:[59,60,73],am64x_dev_uart2:[59,60,73],am64x_dev_uart3:[59,60,73],am64x_dev_uart4:[59,60,73],am64x_dev_uart5:[59,60,73],am64x_dev_uart6:[59,60,73],am64x_dev_usb0:[59,60,73],am64x_dev_vtm0:[59,60,73],am65x:[0,31,167,168,171,172,174,176],am65x_sr2:[27,105,168],am65xx:2,am6:[5,14,26,27,105],am6_dev_board0:[74,75,89,90,91,104],am6_dev_cal0:[74,75,80,89,90,91,95,104],am6_dev_cbass0:[74,75,80,89,90,91,95,104],am6_dev_cbass_debug0:[74,75,80,89,90,91,95,104],am6_dev_cbass_fw0:[74,75,80,89,90,91,95,104],am6_dev_cbass_infra0:[74,75,80,89,90,91,95,104],am6_dev_ccdebugss0:[74,75,80,89,90,91,95,104],am6_dev_cmpevent_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_compute_cluster_a53_0:[74,75,89,90,91,104],am6_dev_compute_cluster_a53_1:[74,75,89,90,91,104],am6_dev_compute_cluster_a53_2:[74,75,89,90,91,104],am6_dev_compute_cluster_a53_3:[74,75,89,90,91,104],am6_dev_compute_cluster_cpac0:[74,75,89,91,104],am6_dev_compute_cluster_cpac1:[74,75,89,91,104],am6_dev_compute_cluster_cpac_pbist0:[75,89,91,104],am6_dev_compute_cluster_cpac_pbist1:[75,89,91,104],am6_dev_compute_cluster_msmc0:[74,75,89,90,91,104],am6_dev_compute_cluster_pbist0:[75,89,90,91,104],am6_dev_cpt2_aggr0:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_cal0_0:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_dss_2:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[74,75,89,90,91,104],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[74,75,89,90,91,104],am6_dev_ctrl_mmr0:[74,75,80,89,90,91,95,104],am6_dev_dcc0:[74,75,80,89,90,91,95,104],am6_dev_dcc1:[74,75,80,89,90,91,95,104],am6_dev_dcc2:[74,75,80,89,90,91,95,104],am6_dev_dcc3:[74,75,80,89,90,91,95,104],am6_dev_dcc4:[74,75,80,89,90,91,95,104],am6_dev_dcc5:[74,75,80,89,90,91,95,104],am6_dev_dcc6:[74,75,80,89,90,91,95,104],am6_dev_dcc7:[74,75,80,89,90,91,95,104],am6_dev_ddrss0:[74,75,80,89,90,91,95,104],am6_dev_debugss0:[74,75,80,89,90,91,95,104],am6_dev_debugss_wrap0:[74,75,89,90,91,104],am6_dev_debugsuspendrtr0:[74,75,89,90,91,104],am6_dev_dftss0:[74,75,89,90,91,104],am6_dev_dss0:[74,75,80,89,90,91,95,104],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_dmsc_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_emif_data_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_main2mcu_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_mcu2main_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[75,89,91,104],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[75,89,91,104],am6_dev_ecap0:[74,75,80,89,90,91,95,104],am6_dev_ecc_aggr0:[74,75,89,90,91,104],am6_dev_ecc_aggr1:[74,75,89,90,91,104],am6_dev_ecc_aggr2:[74,75,89,90,91,104],am6_dev_efuse0:[74,75,89,90,91,104],am6_dev_ehrpwm0:[74,75,80,89,90,91,95,104],am6_dev_ehrpwm1:[74,75,80,89,90,91,95,104],am6_dev_ehrpwm2:[74,75,80,89,90,91,95,104],am6_dev_ehrpwm3:[74,75,80,89,90,91,95,104],am6_dev_ehrpwm4:[74,75,80,89,90,91,95,104],am6_dev_ehrpwm5:[74,75,80,89,90,91,95,104],am6_dev_elm0:[74,75,80,89,90,91,95,104],am6_dev_eqep0:[74,75,80,89,90,91,95,104],am6_dev_eqep1:[74,75,80,89,90,91,95,104],am6_dev_eqep2:[74,75,80,89,90,91,95,104],am6_dev_esm0:[74,75,80,89,90,91,95,104],am6_dev_fss_mcu_0:[91,104],am6_dev_gic0:[74,75,80,89,90,91,95,104],am6_dev_gpio0:[74,75,80,89,90,91,95,104],am6_dev_gpio1:[74,75,80,89,90,91,95,104],am6_dev_gpiomux_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_gpmc0:[74,75,80,89,90,91,95,104],am6_dev_gpu0:[74,75,80,89,90,91,95,104],am6_dev_gs80prg_mcu_wrap_wkup_0:[74,75,89,90,91,104],am6_dev_gs80prg_soc_wrap_wkup_0:[74,75,89,90,91,104],am6_dev_gtc0:[74,75,80,89,90,91,95,104],am6_dev_i2c0:[74,75,80,89,90,91,95,104],am6_dev_i2c1:[74,75,80,89,90,91,95,104],am6_dev_i2c2:[74,75,80,89,90,91,95,104],am6_dev_i2c3:[74,75,80,89,90,91,95,104],am6_dev_icemelter_wkup_0:[75,89,91,104],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[74,75,89,90,91,104],am6_dev_k3_led_main_0:[75,89,91,104],am6_dev_main2mcu_lvl_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_main2mcu_pls_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_mcasp0:[74,75,80,89,90,91,95,104],am6_dev_mcasp1:[74,75,80,89,90,91,95,104],am6_dev_mcasp2:[74,75,80,89,90,91,95,104],am6_dev_mcspi0:[74,75,80,89,90,91,95,104],am6_dev_mcspi1:[74,75,80,89,90,91,95,104],am6_dev_mcspi2:[74,75,80,89,90,91,95,104],am6_dev_mcspi3:[74,75,80,89,90,91,95,104],am6_dev_mcspi4:[74,75,89,90,91,104],am6_dev_mcu_adc0:[74,75,89,90,91,104],am6_dev_mcu_adc1:[74,75,89,90,91,104],am6_dev_mcu_armss0:[74,75,89,91,104],am6_dev_mcu_armss0_cpu0:[74,75,80,89,90,91,95,104],am6_dev_mcu_armss0_cpu1:[74,75,80,89,90,91,95,104],am6_dev_mcu_cbass0:[74,75,89,90,91,104],am6_dev_mcu_cbass_debug0:[74,75,89,90,91,104],am6_dev_mcu_cbass_fw0:[74,75,89,90,91,104],am6_dev_mcu_cpsw0:[74,75,80,89,90,91,95,104],am6_dev_mcu_cpt2_aggr0:[74,75,89,90,91,104],am6_dev_mcu_ctrl_mmr0:[74,75,89,90,91,104],am6_dev_mcu_dcc0:[74,75,89,90,91,104],am6_dev_mcu_dcc1:[74,75,89,90,91,104],am6_dev_mcu_dcc2:[74,75,89,90,91,104],am6_dev_mcu_debugss0:[74,75,89,90,91,104],am6_dev_mcu_ecc_aggr0:[74,75,89,90,91,104],am6_dev_mcu_ecc_aggr1:[74,75,89,90,91,104],am6_dev_mcu_efuse0:[74,75,89,90,91,104],am6_dev_mcu_esm0:[74,75,89,90,91,104],am6_dev_mcu_fss0_fsas_0:[75,89,91,104],am6_dev_mcu_fss0_hyperbus0:[74,75,89,90,91,104],am6_dev_mcu_fss0_ospi_0:[74,75,89,90,91,104],am6_dev_mcu_fss0_ospi_1:[74,75,89,90,91,104],am6_dev_mcu_i2c0:[74,75,89,90,91,104],am6_dev_mcu_mcan0:[74,75,89,90,91,104],am6_dev_mcu_mcan1:[74,75,89,90,91,104],am6_dev_mcu_mcspi0:[74,75,89,90,91,104],am6_dev_mcu_mcspi1:[74,75,89,90,91,104],am6_dev_mcu_mcspi2:[74,75,89,90,91,104],am6_dev_mcu_msram0:[74,75,89,90,91,104],am6_dev_mcu_navss0:[74,75,84,89,90,91,99,104],am6_dev_mcu_navss0_intr_aggr_0:[75,80,86,89,91,95,101,104],am6_dev_mcu_navss0_intr_router_0:[75,80,86,89,91,95,101,104],am6_dev_mcu_navss0_mcrc0:[75,80,89,91,95,104],am6_dev_mcu_navss0_proxy0:[75,83,86,89,91,98,101,104],am6_dev_mcu_navss0_ringacc0:[75,80,85,86,89,91,95,100,101,104],am6_dev_mcu_navss0_udmap0:[75,76,80,86,89,91,92,95,101,104],am6_dev_mcu_pbist0:[74,75,89,90,91,104],am6_dev_mcu_pdma0:[74,75,89,90,91,104],am6_dev_mcu_pdma1:[74,75,89,90,91,104],am6_dev_mcu_pll_mmr0:[74,75,89,90,91,104],am6_dev_mcu_psram0:[74,75,89,90,91,104],am6_dev_mcu_rom0:[74,75,89,90,91,104],am6_dev_mcu_rti0:[74,75,89,90,91,104],am6_dev_mcu_rti1:[74,75,89,90,91,104],am6_dev_mcu_sec_mmr0:[74,75,89,90,91,104],am6_dev_mcu_timer0:[74,75,89,90,91,104],am6_dev_mcu_timer1:[74,75,89,90,91,104],am6_dev_mcu_timer2:[74,75,89,90,91,104],am6_dev_mcu_timer3:[74,75,89,90,91,104],am6_dev_mcu_uart0:[74,75,89,90,91,104],am6_dev_mmcsd0:[74,75,80,89,90,91,95,104],am6_dev_mmcsd1:[74,75,80,89,90,91,95,104],am6_dev_mx_efuse_main_chain_main_0:[74,75,89,91,104],am6_dev_mx_efuse_mcu_chain_mcu_0:[74,75,89,91,104],am6_dev_mx_wakeup_reset_sync_wkup_0:[75,89,91,104],am6_dev_navss0:[74,75,80,84,89,90,91,95,99,104],am6_dev_navss0_cpts0:[75,80,89,91,95,104],am6_dev_navss0_intr_router_0:[75,80,86,89,91,95,101,104],am6_dev_navss0_mailbox0_cluster0:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster10:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster11:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster1:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster2:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster3:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster4:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster5:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster6:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster7:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster8:[75,80,89,91,95,104],am6_dev_navss0_mailbox0_cluster9:[75,80,89,91,95,104],am6_dev_navss0_mcrc0:[75,80,89,91,95,104],am6_dev_navss0_modss_inta0:[75,80,86,89,91,95,101,104],am6_dev_navss0_modss_inta1:[75,80,86,89,91,95,101,104],am6_dev_navss0_proxy0:[75,83,86,89,91,98,101,104],am6_dev_navss0_pvu0:[75,80,89,91,95,104],am6_dev_navss0_pvu1:[75,80,89,91,95,104],am6_dev_navss0_ringacc0:[75,80,85,86,89,91,95,100,101,104],am6_dev_navss0_timer_mgr0:[75,89,91,104],am6_dev_navss0_timer_mgr1:[75,89,91,104],am6_dev_navss0_udmap0:[75,76,80,86,89,91,92,95,101,104],am6_dev_navss0_udmass_inta0:[75,80,86,89,91,95,101,104],am6_dev_oldi_tx_core_main_0:[74,75,89,90,91,104],am6_dev_pbist0:[74,75,89,90,91,104],am6_dev_pbist1:[74,75,89,90,91,104],am6_dev_pcie0:[74,75,80,89,90,91,95,104],am6_dev_pcie1:[74,75,80,89,90,91,95,104],am6_dev_pdma0:[74,75,89,90,91,104],am6_dev_pdma1:[74,75,80,89,90,91,95,104],am6_dev_pdma_debug0:[74,75,89,90,91,104],am6_dev_pll_mmr0:[74,75,89,90,91,104],am6_dev_pllctrl0:[74,75,89,90,91,104],am6_dev_pru_icssg0:[74,75,80,89,90,91,95,104],am6_dev_pru_icssg1:[74,75,80,89,90,91,95,104],am6_dev_pru_icssg2:[74,75,80,89,90,91,95,104],am6_dev_psc0:[74,75,89,90,91,104],am6_dev_psramecc0:[74,75,89,90,91,104],am6_dev_rti0:[74,75,89,90,91,104],am6_dev_rti1:[74,75,89,90,91,104],am6_dev_rti2:[74,75,89,90,91,104],am6_dev_rti3:[74,75,89,90,91,104],am6_dev_sa2_ul0:[74,75,80,89,90,91,95,104,172],am6_dev_serdes0:[74,75,89,90,91,104],am6_dev_serdes1:[74,75,89,90,91,104],am6_dev_stm0:[74,75,89,90,91,104],am6_dev_timer0:[74,75,80,89,90,91,95,104],am6_dev_timer10:[74,75,80,89,90,91,95,104],am6_dev_timer11:[74,75,80,89,90,91,95,104],am6_dev_timer1:[74,75,80,89,90,91,95,104],am6_dev_timer2:[74,75,80,89,90,91,95,104],am6_dev_timer3:[74,75,80,89,90,91,95,104],am6_dev_timer4:[74,75,80,89,90,91,95,104],am6_dev_timer5:[74,75,80,89,90,91,95,104],am6_dev_timer6:[74,75,80,89,90,91,95,104],am6_dev_timer7:[74,75,80,89,90,91,95,104],am6_dev_timer8:[74,75,80,89,90,91,95,104],am6_dev_timer9:[74,75,80,89,90,91,95,104],am6_dev_timesync_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_uart0:[74,75,80,89,90,91,95,104],am6_dev_uart1:[74,75,80,89,90,91,95,104],am6_dev_uart2:[74,75,80,89,90,91,95,104],am6_dev_usb3ss0:[74,75,80,89,90,91,95,104],am6_dev_usb3ss1:[74,75,80,89,90,91,95,104],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[75,89,91,104],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[75,89,91,104],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[75,89,91,104],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[75,89,91,104],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[75,89,91,104],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[75,89,91,104],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[75,89,91,104],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[75,89,91,104],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[75,89,91,104],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[75,89,91,104],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[75,89,91,104],am6_dev_wkup_cbass0:[74,75,89,90,91,104],am6_dev_wkup_cbass_fw0:[74,75,89,90,91,104],am6_dev_wkup_ctrl_mmr0:[74,75,89,90,91,104],am6_dev_wkup_dmsc0:[74,75,89,91,104],am6_dev_wkup_dmsc0_cortex_m3_0:[75,80,89,91,95,104],am6_dev_wkup_ecc_aggr0:[74,75,89,90,91,104],am6_dev_wkup_esm0:[74,75,80,89,90,91,95,104],am6_dev_wkup_gpio0:[74,75,80,89,90,91,95,104],am6_dev_wkup_gpiomux_intrtr0:[74,75,80,86,89,90,91,95,101,104],am6_dev_wkup_i2c0:[74,75,89,90,91,104],am6_dev_wkup_pllctrl0:[74,75,89,90,91,104],am6_dev_wkup_psc0:[74,75,89,90,91,104],am6_dev_wkup_uart0:[74,75,89,90,91,104],am6_dev_wkup_vtm0:[74,75,89,90,91,104],am6x:[2,171],among:[5,175],amount:[22,31],ani:[0,2,5,6,9,11,12,13,14,18,22,25,26,27,28,31,39,53,67,163,164,166,172,174,175],anoth:[2,5,6,13,14,15,17,23,27,31,40,54,68,76,84,92,99,108,115,122,129,137,144,151,158,166,167],anti:22,anyon:7,api:[0,1,2,4,9,10,11,12,13,21,22,25,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,167,168,169,170,171,172,173,175,176],appdata:174,append:[5,18,22,27,168,173],appic:14,appli:[5,13,14,16,21,22,167,173,174],applic:[0,3,5,7,9,11,12,13,14,17,20,21,22,24,25,26,27,34,37,47,51,61,65,76,81,92,96,108,112,122,126,137,141,151,155,163,164,166,168,171,174,175],approach:[0,168],appropri:[5,6,14,25,173],aqcmpintr_level:[80,95],arbitrari:31,arch32:14,architectur:[9,24,27,163],area:[28,77,166],argument:[8,27,167,174,175],arm0:[37,51,65],arm:[0,31,81,96,112,126,141,155],arrai:[13,15,16,18,22,24,25,27,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159,166,170,171,174],ascend:27,asel:12,asn1:[22,170,171,174],asn:22,assert:[6,14,21],assign:[10,12,13,17,24,31,34,36,41,47,50,55,61,64,69,76,79,80,83,85,92,94,95,98,100,105,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159,166],associ:[17,21,24,26,32,45,59,74,90,106,120,135,149],assum:[10,12,13,27,164,174,175],assur:27,asymmetr:[20,168],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,21,22,27,31,163],attribut:[22,27,164,167],atyp:[27,31],audio:[112,126,141,155],auth_in_plac:22,auth_resource_own:28,authent:[0,2,7,22,25,26,28,31,168,172],authenticate_and_start_imag:14,authinplac:22,author:[25,174],automat:[3,5,21,25,167],avabl:172,avail:[0,2,3,5,13,14,15,16,19,20,21,23,25,26,27,28,31,164,166,170,175],availabler:172,avoid:[14,174,175],back:[2,3,10,11,12,16,24,25,35,49,63,79,94,110,124,139,153,167,172],backup:170,backward:[5,8,26,27,134,165],bad:31,bad_devic:31,base:[0,5,6,9,11,12,13,14,17,21,22,24,25,26,31,34,37,40,41,47,51,54,55,61,65,68,69,76,81,83,84,85,92,96,98,99,100,108,112,114,115,116,122,126,128,129,130,137,141,143,144,145,151,155,157,158,159,164,166,167,170,172,174],baseport:[8,24],basi:27,basic:[0,14,22],basicconstraint:[22,170,171,174],bc_lvl:[80,95],bcdma:[0,2,13],bcdma_cfg:40,bcdma_chan_data_complet:[36,50,64],bcdma_chan_error:[36,50,64],bcdma_chan_ring_complet:[36,50,64],bcdma_rx:[40,54,68,144,158],bcdma_rx_chan_data_complet:[36,50,64,140,154],bcdma_rx_chan_error:[36,50,64,140,154],bcdma_rx_chan_ring_complet:[36,50,64,140,154],bcdma_tx:[40,54,68,144,158],bcdma_tx_chan_data_complet:[36,50,64,140,154],bcdma_tx_chan_error:[36,50,64,140,154],bcdma_tx_chan_ring_complet:[36,50,64,140,154],bcfg:22,bcfg_hash:22,becaus:[12,14,21,27,163],becom:[165,166,171],been:[2,5,16,21,27,31,166,175],beenabl:172,befor:[2,5,7,11,14,18,21,22,24,27,28,31,167,168,170,171,173,174],begin:[3,7,22,25],behav:[0,134],behavior:[3,6,8,27],behaviour:167,behind:[27,172],being:[2,5,6,9,13,14,22,24,26,28,34,42,47,56,61,70,76,86,92,101,108,117,122,131,137,146,151,160,163,164,167,171,174],belong:[5,31],below:[0,2,5,6,14,15,17,19,21,22,23,24,25,26,27,28,31,48,62,78,93,109,123,138,152,164,166,167,168,173,174,175],ber:22,best:5,better:[5,14],between:[2,6,9,12,14,21,27],beyond:[2,13,27],big:22,binari:[0,14,18,22,25,27,164,167,168,169,170,171,176],binary_fil:27,bit:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,21,22,24,25,26,27,28,31,42,56,70,77,86,101,117,131,146,160,163,164,165,166,167,170,171,174],bit_count:171,bitfield:[6,9,10,11,12,13,25,27,163,165],blob:[2,7,22,24,25,27,168],block:[0,2,5,6,13,22,27,34,47,61,170,174],block_copy_chan:[34,41,47,55,61,69],block_everyon:[48,62,78,93,109,123,138,152],bmek:[18,170],bmpk:[18,170,171,174],bmpkh:[18,170],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,30,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,126,127,128,129,130,132,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,161,162,163,164,165,166,167,169,170,171,172,173,176],boardcfg:[0,19,22,25,26,27,28,48,62,78,93,109,123,138,152,168],boardcfg_abi_maj:24,boardcfg_abi_min:24,boardcfg_abi_rev:[24,28],boardcfg_cfg:24,boardcfg_control_magic_num:24,boardcfg_dbg_cfg:31,boardcfg_dbg_cfg_magic_num:24,boardcfg_desc_t:25,boardcfg_devgrp:24,boardcfg_dkek_cfg_magic_num:24,boardcfg_host_hierarchy_magic_num:24,boardcfg_max_main_host_count:24,boardcfg_max_mcu_host_count:24,boardcfg_msmc:3,boardcfg_msmc_magic_num:24,boardcfg_otp_cfg_magic_num:24,boardcfg_pm_devgrp:26,boardcfg_pm_siz:26,boardcfg_pmp_high:26,boardcfg_pmp_low:26,boardcfg_proc_acl_magic_num:24,boardcfg_rm_devgrp:27,boardcfg_rm_host_cfg:24,boardcfg_rm_host_cfg_magic_num:24,boardcfg_rm_resasg:24,boardcfg_rm_resasg_magic_num:24,boardcfg_rm_siz:27,boardcfg_rmp_high:27,boardcfg_rmp_low:27,boardcfg_sec:28,boardcfg_secproxy_magic_num:24,boardcfg_security_devgrp:28,boardcfg_security_s:28,boardcfg_securityp_high:28,boardcfg_securityp_low:28,boardcfg_siz:24,boardcfg_subhdr:24,boardcfghash:[22,168],boardcfgp_high:24,boardcfgp_low:24,boardconfig:[31,163,170,171],bodi:168,boot:[0,3,4,7,20,24,26,27,28,31,35,37,44,48,49,51,58,62,63,65,73,78,79,81,89,93,94,96,104,109,110,112,119,123,124,126,133,138,139,141,148,152,153,155,162,163,166,169,170,172,174,175,176],boot_cor:25,boot_seq:22,bootcor:22,bootcoreopts_clr:22,bootcoreopts_set:22,bootload:[0,3,25,37,51,65,81,96,112,126,141,155,163],bootpin:[37,51,65,81,96,112,126,141,155],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,22,24,25,26,27,28,167,168,170,174,175],boundari:27,bp_init_complet:31,brdcfg:[170,171],brddat:174,bring:[8,163,173],broadcast:27,btcm:14,btcm_en:14,buffer:[13,22,24],build:[25,31,71,87,102],built:[26,31],burnt:164,burst:[13,31],bus:[12,13,14,27],bus_intr_64:[88,103],bus_intr_65:[88,103],bus_intr_66:[88,103],bus_intr_67:[88,103],bus_spi_64:[88,103],bus_spi_65:[88,103],bus_spi_66:[88,103],bus_spi_67:[88,103],bus_spi_68:[88,103],bus_spi_69:[88,103],bus_spi_70:[88,103],bus_spi_71:[88,103],bus_spi_72:[88,103],bus_spi_73:[88,103],bus_spi_74:[88,103],bus_spi_75:[88,103],bus_spi_76:[88,103],bus_spi_77:[88,103],bus_spi_78:[88,103],bus_spi_79:[88,103],c47d9ca8d1aae57b8e8784a12f636b2b:174,c66:[14,126],c66_event_in_sync:125,c66_event_in_sync_4:132,c66_event_in_sync_5:132,c66_event_in_sync_6:132,c66_event_in_sync_7:132,c66ss0_core0:[127,132],c66ss1_core0:[127,132],c6x_0:124,c6x_0_0:[124,132],c6x_0_1:[124,132],c6x_1:124,c6x_1_0:[124,132],c6x_1_1:[124,132],c71ss0:127,c7x256v0_c7xv_core_0:38,c7x256v0_clec:43,c7x:[37,124,126,141,155],c7x_0:[35,124,132,139,153],c7x_0_0:[35,43,139,147,153,161],c7x_0_1:[139,147,153,161],c7x_1:[124,132,139,153],c7x_1_0:[139,147,153,161],c7x_1_1:[139,147,153,161],c7x_2:153,c7x_2_0:[153,161],c7x_2_1:[153,161],c7x_3:153,c7x_3_0:[153,161],c7x_3_1:[153,161],c89491b8edad0fb3:174,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:174,cach:[3,24,48,62,78,93,109,123,138,152],cal0_rx:[84,99],calc_val:2,calcul:[12,20,168,173],call:[5,7,8,9,14,25,26,163,164,165,168,175],can:[0,2,5,6,7,8,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,31,32,33,37,45,46,48,51,59,60,62,65,74,75,76,78,81,90,91,92,93,96,106,107,108,109,112,120,121,122,123,126,135,136,137,138,141,149,150,151,152,155,163,164,165,166,170,171,172,174,175],cannot:[12,13,14,21,27,28,34,36,40,41,47,50,54,55,61,64,68,69,76,79,80,83,84,85,92,94,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,167,172,174],canon:22,capabl:[0,5,9,11,26,27,28,163],captur:[25,26,27],card:174,care:[6,26,163,168],carefulli:6,carri:[164,166],carveout:7,cast:174,categori:[166,167],caus:[3,27,170],cba:0,cba_permission_0:[48,62,78,93,109,123,138,152],cba_permission_1:[48,62,78,93,109,123,138,152],cba_permission_2:[48,62,78,93,109,123,138,152],cba_permission_x:[48,62,78,93,109,123,138,152],cbc:[22,168,173],ccboard0:174,cccccccccccccccccccccccccccccccc:174,ccdc_intr_pend:125,ccs1010:174,ccs:174,ccs_base:174,ccs_version:174,center:3,cer:22,ceritif:171,cert_addr_hi:19,cert_addr_lo:19,certain:[2,5,6,8,23,25,170],certif:[4,14,18,19,20,21,25,28,31,170,173],certifc:170,certifi:164,certificate_address_hi:14,certificate_address_lo:14,certtyp:25,cfg:[12,13,14,18,27,28],challeng:0,chanc:[170,171],chang:[5,9,13,31,168,173],channel:[2,9,10,11,12,17,24,27,31,80,95,111,125,140,154,167],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,23,25,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,166,167,176],charact:174,character:26,characterist:164,chart:5,check:[5,12,13,14,21,22,24,27,28,163,164,167,170,174],chip:168,choic:[0,24],choos:[2,5,27,32,45,59,74,90,106,120,135,149,163,168,170,172,173,174],chose:2,chosen:[2,6,8,22,168,173],claim:[6,14,167,172],clarifi:14,cleanup:14,clear:[6,9,11,13,14,21,22,26,31,175],clk32:5,clk:[5,31],clk_gate:14,clk_id:5,clk_stop:14,clkout:[37,51,65,81,96,112,126,141,155],clock:[0,4,14,31,37,51,65,81,96,105,112,126,141,155],clock_dis:31,clock_en:31,clock_set_par:31,clock_set_r:31,clockstatu:5,close:[5,21,170,174],closest:5,clstr_cfg:14,club:[22,171],cluster:[14,38,52,66,82,97,113,127,142,156,174],cmac:164,cnt:[12,170],code:[2,5,14,26,27,31,171,174,175],coher:[14,24,27],cold:166,collect:0,com:[22,27,170,171,174],combin:[0,3,9,12,18,21,22,26,27,29,48,62,78,93,109,123,138,152,168,170,174,176],come:[31,168],command:[4,5,14,20,25,174],comment:171,common:[13,16,17,20,25,27,31,76,92,108,122,137,151,174],commun:[0,3,21,26,35,43,49,57,72,88,103,110,118,124,132,139,147,153,161,163,174],comp:25,comp_opt:25,comp_siz:25,comp_typ:25,compact:[24,31],compait:134,compar:[22,163,166,168,174],comparison:[13,31],compat:[0,8,24,26,27,165],compatibl:2,compil:171,complet:[2,6,7,9,12,13,14,21,24,26,27,28,31,37,51,65,81,96,112,126,141,155,163,164,173,175],complex:[0,173],complianc:6,complic:14,compon:[0,3,25],component1:25,component2:25,component3:25,component4:25,component5:25,compos:174,comprehend:31,comptyp:25,compulsorili:175,comput:[35,49,63,79,94,110,124,139,153,164,170],compute_cluster0_c71ss0_0:142,compute_cluster0_c71ss0_core0:156,compute_cluster0_c71ss1_0:142,compute_cluster0_c71ss1_core0:156,compute_cluster0_c71ss2_core0:156,compute_cluster0_c71ss3_core0:156,compute_cluster0_clec:[132,147,161],compute_cluster0_gic500ss:[118,132,147,161],compute_cluster0_msmc_1mb:118,compute_cluster0_msmc_en:118,compute_cluster_j7ae_main_0_dmsc_wrap_0:142,compute_cluster_j7ahp_main_0_dmsc_wrap_0:156,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:127,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:113,compute_cluster_msmc0:[82,97,174],concaten:[171,174],concept:[0,14,163,167],concern:163,condit:[0,14],config:[3,11,14,17,19,25,31,163,170,171,174],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[71,87,102],configflags_clr:22,configflags_set:22,configur:[0,1,2,3,4,8,9,15,16,18,19,20,21,23,30,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,126,127,128,129,130,132,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,161,162,163,164,165,169,171,172,173,176],configutaion:25,confirm:[5,14,172],confirugr:[71,87,102],conform:[27,167],confus:[38,52,66,82,97,113,127,142,156,163],conjunct:[6,14],connect:[5,7,9,26,36,37,50,51,64,65,80,81,95,96,111,112,125,126,140,141,154,155,174],consecut:14,consid:[2,3,10,12,13,14,26,27],consider:31,consist:[3,5,6,8,14,24,26,27,28],consol:[27,31],constant:13,constraint:[7,14,27],consum:27,contact:166,contain:[0,2,3,5,6,8,14,15,18,20,21,22,24,25,26,27,28,39,53,67,164,165,166,174],content:[0,3,17,22,27,31,170,174],context:[2,6,7,15,35,49,63,79,94,110,124,139,153,164,166],context_loss_count:6,contigu:[13,27,170],continu:[14,27,175],control:[0,4,9,10,13,17,21,22,24,27,28,32,44,45,49,58,59,63,73,74,79,89,90,94,104,106,110,119,120,124,133,135,139,148,149,153,162,163,164,167,172,175,176],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[163,174],convent:[31,174],convert:[12,170],copi:[5,13,22,27,34,47,61,171],core:[0,2,3,7,14,22,23,25,28,31,164,165,166,167,173,174,175],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[22,174],coredbgsecen:[22,174],corepac:14,coresecdbgen:174,correct:[13,14,170],correctli:[2,28,175],correl:164,correspond:[2,5,9,10,12,13,14,22,25,32,45,48,59,62,74,78,90,93,106,109,120,123,135,138,149,152,163,165,167,168,170,174,175],corrupt:[24,170,171],cortex:[35,49,63,79,94,110,124,139,153],could:[8,14,24,27,163,166,171],count:[11,12,13,18,26,31,166,170,171],count_leading_zero:171,counter:[6,12,164,168],cover:[10,11,12,172],cpsw2_rx:[40,54,68],cpsw2_tx:[40,54,68],cpsw:[81,96,112,126,141,155],cpsw_rx_chan:[34,41,47,55,61,69],cpsw_tx_chan:[34,41,47,55,61,69],cpts0_comp:[80,95,111,125,140,154],cpts0_genf0:[80,95,111,125,140,154],cpts0_genf1:[80,95,111,125,140,154],cpts0_genf2:[80,95,111,125,140,154],cpts0_genf3:[80,95,111,125,140,154],cpts0_genf4:[80,95,111,125,140,154],cpts0_genf5:[80,95,111,125,140,154],cpts0_hw1_push:[80,95,111,125,140,154],cpts0_hw2_push:[80,95,111,125,140,154],cpts0_hw3_push:[80,95,111,125,140,154],cpts0_hw4_push:[80,95,111,125,140,154],cpts0_hw5_push:[80,95,111,125,140,154],cpts0_hw6_push:[80,95,111,125,140,154],cpts0_hw7_push:[80,95,111,125,140,154],cpts0_hw8_push:[80,95,111,125,140,154],cpts0_sync:[80,95,111,125,140,154],cpts_comp:[36,50,64,80,95,111,125,140,154],cpts_genf0:[36,50,64,80,95,111,125,140,154],cpts_genf1:[36,50,64,80,95,111,125,140,154],cpts_genf2:64,cpts_genf3:64,cpts_genf4:64,cpts_genf5:64,cpts_hw1_push:[36,50,64,111,125,154],cpts_hw2_push:[36,50,64,111,125,154],cpts_hw3_push:[36,50,64,80,95,111,125,140,154],cpts_hw4_push:[36,50,64,80,95,111,125,140,154],cpts_hw5_push:[36,50,64,111,125,154],cpts_hw6_push:[36,50,64,111,125,154],cpts_hw7_push:[36,50,64,111,125,154],cpts_hw8_push:[36,50,64,111,125,154],cpts_sync:[36,50,64,80,95,111,125,140,154],cpu0_intr:36,cpu1:14,cpu:[0,14,164],creat:[3,5,6,8,14,24,26,27,28,164,168,170],credenti:[12,28],credit:[11,13,24,31],criteria:27,critic:[0,2,3,14,89,104,119,133,148,162,163],crypto:[0,2,172],cryptograph:172,crystal:[37,51,65,81,96,112,126,141,155],cs_dap:174,cs_dap_0:174,csi_err_irq:[125,140,154],csi_interrupt:[125,140,154],csi_irq:[125,140,154],csi_level:[125,140,154],csi_rx:[40,54],csi_tx:[40,54],csl_efail:5,ctm_level:[80,95],ctrl:26,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[26,27],current:[3,5,6,14,16,17,19,22,24,26,27,28,31,42,56,70,86,101,117,131,146,160,167,170,171,174],current_st:[5,6],custmpk:174,custom:[0,5,18,21,22,24,27,166,170,174],cycl:7,dalla:171,dat:174,data0_v:12,data1_v:12,data:[0,2,10,12,14,18,22,163,164,166,167,170,171,172,174,176],databas:164,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:174,ddr:[7,37,51,65,81,96,112,126,141,155],ddrss_control:[111,125,140,154],ddrss_hs_phy_global_error:[111,125,140,154],ddrss_pll_freq_change_req:[111,125,140,154],ddrss_v2a_other_err_lvl:[111,125,140,154],ddrss_v2h_other_err_lvl:[80,95],deal:[163,166],deassert:14,debug:[0,4,7,14,18,21,48,62,78,93,109,123,138,152,163,169,176],debug_cert_addr:20,debug_cfg:24,debug_core_sel:22,debug_dis:22,debug_flag:7,debug_ful:[22,174],debug_preserv:22,debug_priv_level:[22,174],debug_publ:[22,174],debug_public_us:[22,174],debug_respons:18,debug_secure_us:[22,174],debug_unlock_cert:174,debugctrl:22,debugg:[21,174],debugss:21,debugtyp:[22,174],debuguid:[22,174],decid:7,decis:[22,170,174],decod:[19,22,31,170],decoupl:12,decrypt:[2,7,18,22,25,164,166,168,172,173],dedic:[0,24,172],def:25,defer:[28,31],defin:[0,2,7,8,9,10,11,12,13,17,22,24,25,26,27,28,31,32,33,45,46,59,60,71,74,75,79,87,90,91,94,102,106,107,120,121,134,135,136,149,150,163,164,165,167,168],definit:[2,8,24,27,174],deiniti:8,delai:[14,21],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[76,92,108,122,137,151],delegated_host:13,deliveri:166,demand:24,denot:165,dep:31,depend:[6,8,9,14,21,22,25,26,27,28,31,163,166,174],deprec:[167,168],depth:[13,163],der:[22,170,174],deriv:[0,4,24,26,48,62,78,93,109,123,138,152,169,172,176],desc:25,describ:[0,2,3,5,6,7,8,9,12,13,14,20,21,22,24,25,27,28,31,32,34,36,40,41,45,47,50,54,55,59,61,64,68,69,74,76,80,83,84,85,90,92,95,98,99,100,106,108,111,114,115,116,120,122,125,128,129,130,135,137,140,143,144,145,149,151,154,157,158,159,164,166,167,168,170,172,173,174,175],descript:[2,3,4,5,6,7,8,21,22,24,25,26,27,28,32,45,59,74,90,105,106,120,135,149,163,164,165,166,167,170,171,172,174,175],descriptor:[13,25,31],design:[3,5,28,31,175],desir:[2,5,6,9,14,28,163,164,167,168,175],desrib:0,dest_addr:25,destaddr:22,destin:[2,9,11,13,22,25,31],detail:[2,14,22,25,31,48,62,78,93,109,123,138,152,163,166,170,171,172],detect:[27,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159,163],determin:[5,6,11,22,37,51,65,81,96,112,126,141,155,173,174],determinist:164,dev:[27,31],dev_a53_rs_bw_limiter0_clk_clk:[32,45],dev_a53_ws_bw_limiter1_clk_clk:[32,45],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[32,45],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[32,45,59],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[32,45,59],dev_a53ss0_core_2_a53_core2_arm_clk_clk:[32,45],dev_a53ss0_core_3_a53_core3_arm_clk_clk:[32,45],dev_a53ss0_corepac_arm_clk_clk:[32,45,59],dev_a53ss0_pll_ctrl_clk:[32,45,59],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:135,dev_a72ss0_arm0_clk_clk:149,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:149,dev_a72ss0_arm0_msmc_clk_clk:149,dev_a72ss0_arm0_pll_ctrl_clk_clk:149,dev_a72ss0_arm_clk_clk:[120,135],dev_a72ss0_core0_0_arm_clk_clk:106,dev_a72ss0_core0_1_arm_clk_clk:106,dev_a72ss0_core0_arm0_clk_clk:149,dev_a72ss0_core0_arm_clk_clk:[106,120,135],dev_a72ss0_core0_msmc_clk:106,dev_a72ss0_core0_pll_ctrl_clk:106,dev_a72ss0_core1_arm0_clk_clk:149,dev_a72ss0_core1_arm_clk_clk:[120,135],dev_a72ss0_core2_arm0_clk_clk:149,dev_a72ss0_core3_arm0_clk_clk:149,dev_a72ss0_msmc_clk:[120,135],dev_a72ss0_pll_ctrl_clk:[120,135],dev_a72ss1_arm1_clk_clk:149,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:149,dev_a72ss1_arm1_pll_ctrl_clk_clk:149,dev_a72ss1_core0_arm1_clk_clk:149,dev_a72ss1_core1_arm1_clk_clk:149,dev_a72ss1_core2_arm1_clk_clk:149,dev_a72ss1_core3_arm1_clk_clk:149,dev_aasrc0_rx0_sync:120,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_rx1_sync:120,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_rx2_sync:120,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_rx3_sync:120,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_sys_clk:120,dev_aasrc0_tx0_sync:120,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:120,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_tx1_sync:120,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:120,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_tx2_sync:120,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:120,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_tx3_sync:120,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:120,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:120,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:120,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:120,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:120,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:120,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:120,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:120,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:120,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:120,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:120,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:120,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:120,dev_aasrc0_vbusp_clk:120,dev_adc0_adc_clk:59,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:59,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:59,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:59,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:59,dev_adc0_sys_clk:59,dev_adc0_vbus_clk:59,dev_aggr_atb0_dbg_clk:[135,149],dev_ascpcie_buffer0_clkin0:120,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:120,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:120,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:120,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:120,dev_ascpcie_buffer0_clkin1:120,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:120,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:120,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:120,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:120,dev_ascpcie_buffer0_clkout0_n:120,dev_ascpcie_buffer0_clkout0_p:120,dev_ascpcie_buffer0_clkout1_n:120,dev_ascpcie_buffer0_clkout1_p:120,dev_ascpcie_buffer1_clkin0:120,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:120,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:120,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:120,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:120,dev_ascpcie_buffer1_clkin1:120,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:120,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:120,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:120,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:120,dev_ascpcie_buffer1_clkout0_n:120,dev_ascpcie_buffer1_clkout0_p:120,dev_ascpcie_buffer1_clkout1_n:120,dev_ascpcie_buffer1_clkout1_p:120,dev_atl0_atl_clk:[106,120,135,149],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[106,135,149],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:120,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:120,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,120,135,149],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:106,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[120,135,149],dev_atl0_atl_io_port_atclk_out:[106,120,135,149],dev_atl0_atl_io_port_atclk_out_1:[106,120,135,149],dev_atl0_atl_io_port_atclk_out_2:[106,120,135,149],dev_atl0_atl_io_port_atclk_out_3:[106,120,135,149],dev_atl0_atl_io_port_aw:[135,149],dev_atl0_atl_io_port_aws_1:[135,149],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_2:[135,149],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_3:[135,149],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[135,149],dev_atl0_atl_io_port_bw:[135,149],dev_atl0_atl_io_port_bws_1:[135,149],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_2:[135,149],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_3:[135,149],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[135,149],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[135,149],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[135,149],dev_atl0_vbus_clk:[106,120,135,149],dev_board0_audio_ext_refclk0_in:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:120,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[120,135,149],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,45],dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,45],dev_board0_audio_ext_refclk0_out:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:120,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[120,135,149],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,45],dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,45],dev_board0_audio_ext_refclk1_out:[32,45,106,120,135,149],dev_board0_audio_ext_refclk2_in:120,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:120,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:120,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk2_out:120,dev_board0_audio_ext_refclk3_in:120,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:120,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:120,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:120,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:120,dev_board0_audio_ext_refclk3_out:120,dev_board0_bus_ccdc0_pclk_out:[74,90],dev_board0_bus_cpts_rft_clk_out:[74,90],dev_board0_bus_dss0extpclkin_out:[74,90],dev_board0_bus_dss0pclk_in:[74,90],dev_board0_bus_ext_refclk1_out:[74,90],dev_board0_bus_gpmcclk_out:[74,90],dev_board0_bus_mcasp0aclkr_out:[74,90],dev_board0_bus_mcasp0aclkx_out:[74,90],dev_board0_bus_mcasp0ahclkr_out:[74,90],dev_board0_bus_mcasp0ahclkx_out:[74,90],dev_board0_bus_mcasp1aclkr_out:[74,90],dev_board0_bus_mcasp1aclkx_out:[74,90],dev_board0_bus_mcasp1ahclkr_out:[74,90],dev_board0_bus_mcasp1ahclkx_out:[74,90],dev_board0_bus_mcasp2aclkr_out:[74,90],dev_board0_bus_mcasp2aclkx_out:[74,90],dev_board0_bus_mcasp2ahclkr_out:[74,90],dev_board0_bus_mcasp2ahclkx_out:[74,90],dev_board0_bus_mcu_clkout_in:[74,90],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[74,90],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[74,90],dev_board0_bus_mcu_cpts_rft_clk_out:[74,90],dev_board0_bus_mcu_ext_refclk0_out:[74,90],dev_board0_bus_mcu_hyperbus_clk_in:74,dev_board0_bus_mcu_hyperbus_nclk_in:74,dev_board0_bus_mcu_obsclk_in:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[74,90],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_board0_bus_mcu_ospi0clk_in:[74,90],dev_board0_bus_mcu_ospi0dqs_out:[74,90],dev_board0_bus_mcu_ospi0lbclko_in:[74,90],dev_board0_bus_mcu_ospi1clk_in:[74,90],dev_board0_bus_mcu_ospi1dqs_out:[74,90],dev_board0_bus_mcu_ospi1lbclko_in:[74,90],dev_board0_bus_mcu_rgmii1_rclk_out:[74,90],dev_board0_bus_mcu_rgmii1_tclk_out:[74,90],dev_board0_bus_mcu_rmii1_refclk_out:[74,90],dev_board0_bus_mcu_scl0_in:74,dev_board0_bus_mcu_spi0clk_out:[74,90],dev_board0_bus_mcu_spi1clk_out:[74,90],dev_board0_bus_mcu_sysclkout_in:[74,90],dev_board0_bus_obsclk_in:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[74,90],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[74,90],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:74,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:74,dev_board0_bus_pcie1refclkm_out:74,dev_board0_bus_pcie1refclkp_out:74,dev_board0_bus_prg0_rgmii1_rclk_out:[74,90],dev_board0_bus_prg0_rgmii1_tclk_in:74,dev_board0_bus_prg0_rgmii1_tclk_out:90,dev_board0_bus_prg0_rgmii2_rclk_out:[74,90],dev_board0_bus_prg0_rgmii2_tclk_in:74,dev_board0_bus_prg0_rgmii2_tclk_out:90,dev_board0_bus_prg1_rgmii1_rclk_out:[74,90],dev_board0_bus_prg1_rgmii1_tclk_in:74,dev_board0_bus_prg1_rgmii1_tclk_out:90,dev_board0_bus_prg1_rgmii2_rclk_out:[74,90],dev_board0_bus_prg1_rgmii2_tclk_out:90,dev_board0_bus_prg2_rgmii1_rclk_out:[74,90],dev_board0_bus_prg2_rgmii1_tclk_in:74,dev_board0_bus_prg2_rgmii1_tclk_out:90,dev_board0_bus_prg2_rgmii2_rclk_out:[74,90],dev_board0_bus_prg2_rgmii2_tclk_in:74,dev_board0_bus_prg2_rgmii2_tclk_out:90,dev_board0_bus_refclk0m_in:74,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:74,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:74,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:74,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:74,dev_board0_bus_refclk0p_in:[74,90],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[74,90],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[74,90],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[74,90],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_board0_bus_refclk1m_in:74,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:74,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:74,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:74,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:74,dev_board0_bus_refclk1p_in:[74,90],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[74,90],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[74,90],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[74,90],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_board0_bus_scl0_in:74,dev_board0_bus_scl1_in:74,dev_board0_bus_scl2_in:74,dev_board0_bus_scl3_in:74,dev_board0_bus_spi0clk_out:[74,90],dev_board0_bus_spi1clk_out:[74,90],dev_board0_bus_spi2clk_out:[74,90],dev_board0_bus_spi3clk_out:[74,90],dev_board0_bus_sysclkout_in:[74,90],dev_board0_bus_usb0refclkm_out:74,dev_board0_bus_usb0refclkp_out:74,dev_board0_bus_wkup_scl0_in:74,dev_board0_bus_wkup_tck_out:[74,90],dev_board0_clkout0_in:[32,45,59],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:59,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:59,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:[32,45],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:[32,45],dev_board0_clkout_in:[106,120],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[106,120],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[106,120],dev_board0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_board0_cpts0_rft_clk_out:[59,106,120,135,149],dev_board0_csi0_rxclkn_out:[135,149],dev_board0_csi0_rxclkp_out:[135,149],dev_board0_csi0_txclkn_in:[135,149],dev_board0_csi0_txclkp_in:[135,149],dev_board0_csi1_rxclkn_out:[135,149],dev_board0_csi1_rxclkp_out:[135,149],dev_board0_csi1_txclkn_in:[135,149],dev_board0_csi1_txclkp_in:[135,149],dev_board0_csi2_rxclkn_out:149,dev_board0_csi2_rxclkp_out:149,dev_board0_ddr0_ck0_in:[32,45,120],dev_board0_ddr0_ck0_n_in:[32,45,120],dev_board0_ddr0_ck0_out:[32,45],dev_board0_dsi0_txclkn_in:[135,149],dev_board0_dsi0_txclkp_in:[135,149],dev_board0_dsi1_txclkn_in:[135,149],dev_board0_dsi1_txclkp_in:[135,149],dev_board0_dsi_txclkn_in:120,dev_board0_dsi_txclkp_in:120,dev_board0_ext_refclk1_out:[32,45,59,106,120,135,149],dev_board0_fsi_rx0_clk_out:59,dev_board0_fsi_rx1_clk_out:59,dev_board0_fsi_rx2_clk_out:59,dev_board0_fsi_rx3_clk_out:59,dev_board0_fsi_rx4_clk_out:59,dev_board0_fsi_rx5_clk_out:59,dev_board0_fsi_tx0_clk_in:59,dev_board0_fsi_tx1_clk_in:59,dev_board0_gpmc0_clk_in:[32,45,59,106,120],dev_board0_gpmc0_clk_out:[106,120,135,149],dev_board0_gpmc0_clklb_in:[32,45,59],dev_board0_gpmc0_clklb_out:[32,45,59],dev_board0_gpmc0_clkout_in:[106,135,149],dev_board0_gpmc0_fclk_mux_in:[32,45,59,106,120,135,149],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,45,59],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,45,59],dev_board0_hfosc1_clk_out:[74,90,106,120,135,149],dev_board0_hyp0_rxflclk_in:[135,149],dev_board0_hyp0_rxpmclk_out:[135,149],dev_board0_hyp0_txflclk_out:[135,149],dev_board0_hyp0_txpmclk_in:[135,149],dev_board0_hyp1_rxflclk_in:[135,149],dev_board0_hyp1_rxpmclk_out:[135,149],dev_board0_hyp1_txflclk_out:[135,149],dev_board0_hyp1_txpmclk_in:[135,149],dev_board0_i2c0_scl_in:[32,45,59,135,149],dev_board0_i2c0_scl_out:[32,45,59,106,120,135,149],dev_board0_i2c1_scl_in:[32,45,59,135,149],dev_board0_i2c1_scl_out:[32,45,59,106,120,135,149],dev_board0_i2c2_scl_in:[32,45,59,135,149],dev_board0_i2c2_scl_out:[32,45,59,106,120,135,149],dev_board0_i2c3_scl_in:[32,45,59,135,149],dev_board0_i2c3_scl_out:[32,45,59,106,120,135,149],dev_board0_i2c4_scl_in:[135,149],dev_board0_i2c4_scl_out:[106,120,135,149],dev_board0_i2c5_scl_in:[135,149],dev_board0_i2c5_scl_out:[106,120,135,149],dev_board0_i2c6_scl_in:[135,149],dev_board0_i2c6_scl_out:[106,120,135,149],dev_board0_i3c0_scl_in:[106,120],dev_board0_i3c0_scl_out:[106,120],dev_board0_led_clk_out:[59,106,120,135,149],dev_board0_mcan0_rx_out:[135,149],dev_board0_mcan10_rx_out:[135,149],dev_board0_mcan11_rx_out:[135,149],dev_board0_mcan12_rx_out:[135,149],dev_board0_mcan13_rx_out:[135,149],dev_board0_mcan14_rx_out:[135,149],dev_board0_mcan15_rx_out:[135,149],dev_board0_mcan16_rx_out:[135,149],dev_board0_mcan17_rx_out:[135,149],dev_board0_mcan1_rx_out:[135,149],dev_board0_mcan2_rx_out:[135,149],dev_board0_mcan3_rx_out:[135,149],dev_board0_mcan4_rx_out:[135,149],dev_board0_mcan5_rx_out:[135,149],dev_board0_mcan6_rx_out:[135,149],dev_board0_mcan7_rx_out:[135,149],dev_board0_mcan8_rx_out:[135,149],dev_board0_mcan9_rx_out:[135,149],dev_board0_mcasp0_aclkr_in:[32,45,106,120,135,149],dev_board0_mcasp0_aclkr_out:[32,45,106,120,135,149],dev_board0_mcasp0_aclkx_in:[32,45,106,120,135,149],dev_board0_mcasp0_aclkx_out:[32,45,106,120,135,149],dev_board0_mcasp0_afsr_in:[32,45],dev_board0_mcasp0_afsr_out:[120,135,149],dev_board0_mcasp0_afsx_in:[32,45],dev_board0_mcasp0_afsx_out:[120,135,149],dev_board0_mcasp10_aclkr_in:120,dev_board0_mcasp10_aclkr_out:120,dev_board0_mcasp10_aclkx_in:120,dev_board0_mcasp10_aclkx_out:120,dev_board0_mcasp10_afsr_out:120,dev_board0_mcasp10_afsx_out:120,dev_board0_mcasp11_aclkr_in:120,dev_board0_mcasp11_aclkr_out:120,dev_board0_mcasp11_aclkx_in:120,dev_board0_mcasp11_aclkx_out:120,dev_board0_mcasp11_afsr_out:120,dev_board0_mcasp11_afsx_out:120,dev_board0_mcasp1_aclkr_in:[32,45,106,120,135,149],dev_board0_mcasp1_aclkr_out:[32,45,106,120,135,149],dev_board0_mcasp1_aclkx_in:[32,45,106,120,135,149],dev_board0_mcasp1_aclkx_out:[32,45,106,120,135,149],dev_board0_mcasp1_afsr_in:[32,45],dev_board0_mcasp1_afsr_out:[120,135,149],dev_board0_mcasp1_afsx_in:[32,45],dev_board0_mcasp1_afsx_out:[120,135,149],dev_board0_mcasp2_aclkr_in:[32,45,106,120,135,149],dev_board0_mcasp2_aclkr_out:[32,45,106,120,135,149],dev_board0_mcasp2_aclkx_in:[32,45,106,120,135,149],dev_board0_mcasp2_aclkx_out:[32,45,106,120,135,149],dev_board0_mcasp2_afsr_in:[32,45],dev_board0_mcasp2_afsr_out:[120,135,149],dev_board0_mcasp2_afsx_in:[32,45],dev_board0_mcasp2_afsx_out:[120,135,149],dev_board0_mcasp3_aclkr_in:[120,135,149],dev_board0_mcasp3_aclkr_out:[120,135,149],dev_board0_mcasp3_aclkx_in:[120,135,149],dev_board0_mcasp3_aclkx_out:[120,135,149],dev_board0_mcasp3_afsr_out:[120,135,149],dev_board0_mcasp3_afsx_out:[120,135,149],dev_board0_mcasp4_aclkr_in:[120,135,149],dev_board0_mcasp4_aclkr_out:[120,135,149],dev_board0_mcasp4_aclkx_in:[120,135,149],dev_board0_mcasp4_aclkx_out:[120,135,149],dev_board0_mcasp4_afsr_out:[120,135,149],dev_board0_mcasp4_afsx_out:[120,135,149],dev_board0_mcasp5_aclkr_in:120,dev_board0_mcasp5_aclkr_out:120,dev_board0_mcasp5_aclkx_in:120,dev_board0_mcasp5_aclkx_out:120,dev_board0_mcasp5_afsr_out:120,dev_board0_mcasp5_afsx_out:120,dev_board0_mcasp6_aclkr_in:120,dev_board0_mcasp6_aclkr_out:120,dev_board0_mcasp6_aclkx_in:120,dev_board0_mcasp6_aclkx_out:120,dev_board0_mcasp6_afsr_out:120,dev_board0_mcasp6_afsx_out:120,dev_board0_mcasp7_aclkr_in:120,dev_board0_mcasp7_aclkr_out:120,dev_board0_mcasp7_aclkx_in:120,dev_board0_mcasp7_aclkx_out:120,dev_board0_mcasp7_afsr_out:120,dev_board0_mcasp7_afsx_out:120,dev_board0_mcasp8_aclkr_in:120,dev_board0_mcasp8_aclkr_out:120,dev_board0_mcasp8_aclkx_in:120,dev_board0_mcasp8_aclkx_out:120,dev_board0_mcasp8_afsr_out:120,dev_board0_mcasp8_afsx_out:120,dev_board0_mcasp9_aclkr_in:120,dev_board0_mcasp9_aclkr_out:120,dev_board0_mcasp9_aclkx_in:120,dev_board0_mcasp9_aclkx_out:120,dev_board0_mcasp9_afsr_out:120,dev_board0_mcasp9_afsx_out:120,dev_board0_mcu_clkout0_in:[106,120,135,149],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[106,120,135,149],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[106,120,135,149],dev_board0_mcu_cpts0_rft_clk_out:[106,120,135,149],dev_board0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_board0_mcu_hyperbus0_ck_in:[106,120,135,149],dev_board0_mcu_hyperbus0_ckn_in:[106,120,135,149],dev_board0_mcu_i2c0_scl_in:[45,59,106,120,135,149],dev_board0_mcu_i2c0_scl_out:[32,45,59,106,120,135,149],dev_board0_mcu_i2c1_scl_in:[59,135,149],dev_board0_mcu_i2c1_scl_out:[59,106,120,135,149],dev_board0_mcu_i3c0_scl_in:[106,120,135,149],dev_board0_mcu_i3c0_scl_out:[106,120,135,149],dev_board0_mcu_i3c0_sda_out:[135,149],dev_board0_mcu_i3c1_scl_in:120,dev_board0_mcu_i3c1_scl_out:120,dev_board0_mcu_mcan0_rx_out:[135,149],dev_board0_mcu_mcan1_rx_out:[135,149],dev_board0_mcu_mdio0_mdc_in:[106,120,135,149],dev_board0_mcu_obsclk0_in:[32,45,59,106,120,135,149],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[32,45,59,106,120,135,149],dev_board0_mcu_ospi0_clk_in:[106,120,135,149],dev_board0_mcu_ospi0_dqs_out:[106,120,135,149],dev_board0_mcu_ospi0_lbclko_in:[106,120,135,149],dev_board0_mcu_ospi0_lbclko_out:[135,149],dev_board0_mcu_ospi1_clk_in:[120,149],dev_board0_mcu_ospi1_dqs_out:[120,135,149],dev_board0_mcu_ospi1_lbclko_in:[120,135,149],dev_board0_mcu_ospi1_lbclko_out:[135,149],dev_board0_mcu_rgmii1_rxc_out:[106,120,135,149],dev_board0_mcu_rgmii1_txc_in:[106,120,135,149],dev_board0_mcu_rgmii1_txc_out:120,dev_board0_mcu_rmii1_ref_clk_out:[106,120,135,149],dev_board0_mcu_spi0_clk_in:[32,45,59,106,120,135,149],dev_board0_mcu_spi0_clk_out:[59,135,149],dev_board0_mcu_spi1_clk_in:[32,45,59,106,120,135,149],dev_board0_mcu_spi1_clk_out:[59,135,149],dev_board0_mcu_sysclkout0_in:[32,45,59,106,120,135,149],dev_board0_mcu_timer_io0_in:[32,45,59],dev_board0_mcu_timer_io1_in:[32,45,59],dev_board0_mcu_timer_io2_in:[32,45,59],dev_board0_mcu_timer_io3_in:[32,45,59],dev_board0_mdio0_mdc_in:[32,45,106,120,149],dev_board0_mdio1_mdc_in:[135,149],dev_board0_mlb0_mlbclk_out:120,dev_board0_mlb0_mlbcp_out:120,dev_board0_mmc0_clk_in:[32,120],dev_board0_mmc0_clk_out:[32,45],dev_board0_mmc0_clklb_in:[32,45],dev_board0_mmc0_clklb_out:[32,45],dev_board0_mmc1_clk_in:[32,45,59,106,120,135,149],dev_board0_mmc1_clk_out:[32,45,135,149],dev_board0_mmc1_clklb_in:[32,45,135,149],dev_board0_mmc1_clklb_out:[32,45,59,135,149],dev_board0_mmc2_clk_in:[32,45,120],dev_board0_mmc2_clk_out:[32,45],dev_board0_mmc2_clklb_in:[32,45],dev_board0_mmc2_clklb_out:[32,45],dev_board0_obsclk0_in:[32,45,59,106,120,135,149],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:106,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:45,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[45,59],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[45,59],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[45,59,106,120,135,149],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:45,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:45,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[135,149],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:149,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:149,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[120,135,149],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:59,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[45,59],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[59,106,120],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[120,135,149],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[120,135,149],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[120,135,149],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[120,135,149],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[135,149],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[135,149],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[106,135,149],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[45,59,106,120,135,149],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[45,59,106,120,135,149],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[45,59,106,120,135,149],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[45,59,106,120],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[135,149],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[106,120,135,149],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:45,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:59,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:59,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:59,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:45,dev_board0_obsclk0_in_parent_main_obsclk_div_out0:32,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:106,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:120,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[106,120,135,149],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:45,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:45,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:149,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:149,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:149,dev_board0_obsclk1_in:[32,106,120,135,149],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[135,149],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[135,149],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[135,149],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:149,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:149,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:120,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:120,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:120,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[135,149],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[135,149],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[135,149],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[135,149],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:149,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:149,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:149,dev_board0_obsclk2_in:106,dev_board0_ospi0_dqs_out:[32,45,59],dev_board0_ospi0_lbclko_in:[32,45,59],dev_board0_ospi0_lbclko_out:[32,45,59],dev_board0_pcie_refclk0n_in:120,dev_board0_pcie_refclk0n_out:120,dev_board0_pcie_refclk0n_out_in:120,dev_board0_pcie_refclk0p_in:120,dev_board0_pcie_refclk0p_out:120,dev_board0_pcie_refclk0p_out_in:120,dev_board0_pcie_refclk1n_in:120,dev_board0_pcie_refclk1n_out:120,dev_board0_pcie_refclk1n_out_in:120,dev_board0_pcie_refclk1p_in:120,dev_board0_pcie_refclk1p_out:120,dev_board0_pcie_refclk1p_out_in:120,dev_board0_pcie_refclk2n_in:120,dev_board0_pcie_refclk2n_out:120,dev_board0_pcie_refclk2p_in:120,dev_board0_pcie_refclk2p_out:120,dev_board0_pcie_refclk3n_in:120,dev_board0_pcie_refclk3n_out:120,dev_board0_pcie_refclk3p_in:120,dev_board0_pcie_refclk3p_out:120,dev_board0_prg0_mdio0_mdc_in:[59,120],dev_board0_prg0_rgmii1_rxc_out:[59,120],dev_board0_prg0_rgmii1_txc_in:[59,120],dev_board0_prg0_rgmii1_txc_out:[59,120],dev_board0_prg0_rgmii2_rxc_out:[59,120],dev_board0_prg0_rgmii2_txc_in:[59,120],dev_board0_prg0_rgmii2_txc_out:[59,120],dev_board0_prg1_mdio0_mdc_in:[59,120],dev_board0_prg1_rgmii1_rxc_out:[59,120],dev_board0_prg1_rgmii1_txc_in:[59,120],dev_board0_prg1_rgmii1_txc_out:[59,120],dev_board0_prg1_rgmii2_rxc_out:[59,120],dev_board0_prg1_rgmii2_txc_in:[59,120],dev_board0_prg1_rgmii2_txc_out:[59,120],dev_board0_rgmii1_rxc_out:[32,45,59,106,135,149],dev_board0_rgmii1_txc_in:[32,45,59,106,135,149],dev_board0_rgmii1_txc_out:[32,45,59],dev_board0_rgmii2_rxc_out:[32,45,59,106],dev_board0_rgmii2_txc_in:[32,45,59,106],dev_board0_rgmii2_txc_out:[32,45,59],dev_board0_rgmii3_rxc_out:[106,120],dev_board0_rgmii3_txc_in:106,dev_board0_rgmii4_rxc_out:[106,120],dev_board0_rgmii4_txc_in:106,dev_board0_rgmii5_rxc_out:120,dev_board0_rgmii6_rxc_out:120,dev_board0_rgmii7_rxc_out:120,dev_board0_rgmii8_rxc_out:120,dev_board0_rmii1_ref_clk_out:[32,45],dev_board0_rmii2_ref_clk_out:[32,45],dev_board0_rmii_ref_clk_out:[59,106,120,135,149],dev_board0_serdes0_refclk_n_in:[135,149],dev_board0_serdes0_refclk_n_out:[135,149],dev_board0_serdes0_refclk_p_in:[135,149],dev_board0_serdes0_refclk_p_out:[135,149],dev_board0_serdes1_refclk_n_in:149,dev_board0_serdes1_refclk_n_out:149,dev_board0_serdes1_refclk_p_in:149,dev_board0_serdes1_refclk_p_out:149,dev_board0_serdes2_refclk_n_in:149,dev_board0_serdes2_refclk_n_out:149,dev_board0_serdes2_refclk_p_in:149,dev_board0_serdes2_refclk_p_out:149,dev_board0_serdes4_refclk_n_in:149,dev_board0_serdes4_refclk_n_out:149,dev_board0_serdes4_refclk_p_in:149,dev_board0_serdes4_refclk_p_out:149,dev_board0_spi0_clk_in:[32,45,59,106,120,135,149],dev_board0_spi0_clk_out:[59,135,149],dev_board0_spi1_clk_in:[32,45,59,106,120,135,149],dev_board0_spi1_clk_out:[59,135,149],dev_board0_spi2_clk_in:[32,45,59,106,120,135,149],dev_board0_spi2_clk_out:[59,135,149],dev_board0_spi3_clk_in:[59,106,120,135,149],dev_board0_spi3_clk_out:[59,135,149],dev_board0_spi4_clk_in:59,dev_board0_spi4_clk_out:59,dev_board0_spi5_clk_in:[106,120,135,149],dev_board0_spi5_clk_out:[135,149],dev_board0_spi6_clk_in:[106,120,135,149],dev_board0_spi6_clk_out:[135,149],dev_board0_spi7_clk_in:[106,120,135,149],dev_board0_spi7_clk_out:[135,149],dev_board0_sysclkout0_in:[32,45,59,106,120,135,149],dev_board0_tck_out:[32,45,59,106,120,135,149],dev_board0_timer_io0_in:[32,45,59],dev_board0_timer_io10_in:59,dev_board0_timer_io11_in:59,dev_board0_timer_io1_in:[32,45,59],dev_board0_timer_io2_in:[32,45,59],dev_board0_timer_io3_in:[32,45,59],dev_board0_timer_io4_in:[32,45,59],dev_board0_timer_io5_in:[32,45,59],dev_board0_timer_io6_in:[32,45,59],dev_board0_timer_io7_in:[32,45,59],dev_board0_timer_io8_in:59,dev_board0_timer_io9_in:59,dev_board0_trc_clk_in:[32,45,106,120,135,149],dev_board0_ufs0_ref_clk_in:[120,149],dev_board0_vout0_extpclkin_out:[32,45,135,149],dev_board0_vout0_pclk_in:[32,45,135,149],dev_board0_vout1_extpclkin_out:120,dev_board0_vout1_pclk_in:120,dev_board0_vout2_extpclkin_out:120,dev_board0_vout2_pclk_in:120,dev_board0_vpfe0_pclk_out:120,dev_board0_wkup_clkout0_in:[32,45],dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:45,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:[32,45],dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:45,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:45,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:45,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:45,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:45,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:45,dev_board0_wkup_clkout0_in_parent_wkup_clkout_sel_out0:32,dev_board0_wkup_i2c0_scl_in:[106,120,135,149],dev_board0_wkup_i2c0_scl_out:[106,120,135,149],dev_board0_wkup_lf_clkin_out:106,dev_c66ss0_core0_gem_clk2_out_clk:120,dev_c66ss0_core0_gem_clkin_clk:120,dev_c66ss0_core0_gem_pbist_rom_clk:120,dev_c66ss0_core0_gem_trc_clk:120,dev_c66ss0_introuter0_intr_clk:120,dev_c66ss1_core0_gem_clk2_out_clk:120,dev_c66ss1_core0_gem_clkin_clk:120,dev_c66ss1_core0_gem_pbist_rom_clk:120,dev_c66ss1_core0_gem_trc_clk:120,dev_c66ss1_introuter0_intr_clk:120,dev_c71ss0_c7x_clk:120,dev_c71ss0_mma_mma_clk:120,dev_c71ss0_mma_pll_ctrl_clk:120,dev_c71ss0_pll_ctrl_clk:120,dev_c7x256v0_c7xv_core_0_c7xv_clk:32,dev_c7x256v0_clk_c7xv_clk:32,dev_c7x256v0_clk_c7xv_divh_clk4_obsclk_out_clk:32,dev_c7x256v0_clk_divh_clk2_soc_gclk:32,dev_c7x256v0_clk_divh_clk4_gclk:32,dev_c7x256v0_clk_divh_clk4_soc_gclk:32,dev_c7x256v0_clk_divp_clk1_gclk:32,dev_c7x256v0_clk_divp_clk1_soc_gclk:32,dev_c7x256v0_clk_pll_ctrl_clk:32,dev_c7x256v0_core0_divh_clk2_soc_gclk:32,dev_c7x256v0_core0_divh_clk4_gclk:32,dev_c7x256v0_core0_divh_clk4_soc_gclk:32,dev_c7x256v0_core0_divp_clk1_gclk:32,dev_c7x256v0_core0_divp_clk1_soc_gclk:32,dev_c7xv_rsws_bs_limiter6_clk_clk:32,dev_cal0_bus_clk:[74,90],dev_cal0_bus_cp_c_clk:[74,90],dev_cbass0_bus_main_sysclk0_2_clk:[74,90],dev_cbass0_bus_main_sysclk0_4_clk:[74,90],dev_cbass_debug0_bus_main_sysclk0_2_clk:[74,90],dev_cbass_debug0_bus_main_sysclk0_4_clk:[74,90],dev_cbass_fw0_bus_main_sysclk0_2_clk:[74,90],dev_cbass_fw0_bus_main_sysclk0_4_clk:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[74,90],dev_cbass_infra0_bus_main_sysclk0_2_clk:[74,90],dev_cbass_infra0_bus_main_sysclk0_4_clk:[74,90],dev_ccdebugss0_bus_atb0_clk:[74,90],dev_ccdebugss0_bus_atb1_clk:[74,90],dev_ccdebugss0_bus_cfg_clk:[74,90],dev_ccdebugss0_bus_dbg_clk:[74,90],dev_ccdebugss0_bus_sys_clk:[74,90],dev_clk_32k_rc_sel_dev_vd_clk:[32,45],dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:45,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[32,45],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,45],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3_dup0:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:45,dev_cmp_event_introuter0_intr_clk:[32,45,59],dev_cmpevent_intrtr0_bus_intr_clk:[74,90],dev_cmpevent_intrtr0_intr_clk:[106,120,135,149],dev_codec0_vpu_aclk_clk:[32,135,149],dev_codec0_vpu_bclk_clk:[32,135,149],dev_codec0_vpu_cclk_clk:[32,135,149],dev_codec0_vpu_pclk_clk:[32,135,149],dev_codec1_vpu_aclk_clk:149,dev_codec1_vpu_bclk_clk:149,dev_codec1_vpu_cclk_clk:149,dev_codec1_vpu_pclk_clk:149,dev_codec_rs_bw_limiter2_clk_clk:32,dev_codec_ws_bw_limiter3_clk_clk:32,dev_compute_cluster0_c71ss0_0_c7x_clk:135,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:135,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:135,dev_compute_cluster0_c71ss0_c7x_clk:149,dev_compute_cluster0_c71ss0_c7x_divh_clk4_obsclk_out_clk:149,dev_compute_cluster0_c71ss0_core0_c7x_clk:149,dev_compute_cluster0_c71ss0_core0_pll_ctrl_clk_clk:149,dev_compute_cluster0_c71ss1_0_c7x_clk:135,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:135,dev_compute_cluster0_c71ss1_c7x_clk:149,dev_compute_cluster0_c71ss1_core0_c7x_clk:149,dev_compute_cluster0_c71ss1_core0_pll_ctrl_clk_clk:149,dev_compute_cluster0_c71ss2_c7x_clk:149,dev_compute_cluster0_c71ss2_core0_c7x_clk:149,dev_compute_cluster0_c71ss3_c7x_clk:149,dev_compute_cluster0_c71ss3_core0_c7x_clk:149,dev_compute_cluster0_cfg_wrap_clk4_clk:120,dev_compute_cluster0_clec_clk1_clk:[120,135],dev_compute_cluster0_clec_clk4_clk:120,dev_compute_cluster0_core_core_clk1_clk:[120,135],dev_compute_cluster0_core_core_psil_leaf_clk:[120,135,149],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:106,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:120,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:120,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:106,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[135,149],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[135,149],dev_compute_cluster0_debug_wrap_clk1_clk_clk:120,dev_compute_cluster0_debug_wrap_clk2_clk_clk:120,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:120,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:135,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:120,dev_compute_cluster0_gic500ss_vclk_clk:[120,135,149],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:135,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:135,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:120,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[106,120],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:120,dev_compute_cluster0_tb_soc_gic_clk:106,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:106,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:106,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:106,dev_compute_cluster_a53_0_bus_arm0_clk:[74,90],dev_compute_cluster_a53_1_bus_arm0_clk:[74,90],dev_compute_cluster_a53_2_bus_arm1_clk:[74,90],dev_compute_cluster_a53_3_bus_arm1_clk:[74,90],dev_compute_cluster_cpac0_bus_arm0_clk:74,dev_compute_cluster_cpac1_bus_arm1_clk:74,dev_compute_cluster_msmc0_bus_msmc_clk:[74,90],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:74,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:74,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:90,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:90,dev_cpsw0_cppi_clk_clk:[32,45,59,106,120],dev_cpsw0_cpts_genf0:[32,45,59,106,120],dev_cpsw0_cpts_genf1:[32,45,59],dev_cpsw0_cpts_rft_clk:[32,45,59,106,120],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[32,45,59,106,120],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[106,120],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[106,120],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[106,120],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[59,106,120],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:106,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:120,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,45,59],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,45,59],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[32,45],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[32,45],dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:106,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:106,dev_cpsw0_gmii1_mr_clk:[32,45,59,106,120],dev_cpsw0_gmii1_mt_clk:[32,45,59,106,120],dev_cpsw0_gmii2_mr_clk:[32,45,59,106,120],dev_cpsw0_gmii2_mt_clk:[32,45,59,106,120],dev_cpsw0_gmii3_mr_clk:[106,120],dev_cpsw0_gmii3_mt_clk:[106,120],dev_cpsw0_gmii4_mr_clk:[106,120],dev_cpsw0_gmii4_mt_clk:[106,120],dev_cpsw0_gmii5_mr_clk:120,dev_cpsw0_gmii5_mt_clk:120,dev_cpsw0_gmii6_mr_clk:120,dev_cpsw0_gmii6_mt_clk:120,dev_cpsw0_gmii7_mr_clk:120,dev_cpsw0_gmii7_mt_clk:120,dev_cpsw0_gmii8_mr_clk:120,dev_cpsw0_gmii8_mt_clk:120,dev_cpsw0_gmii_rft_clk:[32,45,59,106,120],dev_cpsw0_mdio_mdclk_o:[32,45,106,120],dev_cpsw0_pre_rgmii1_tclk:106,dev_cpsw0_pre_rgmii2_tclk:106,dev_cpsw0_pre_rgmii3_tclk:106,dev_cpsw0_pre_rgmii4_tclk:106,dev_cpsw0_rgmii1_rxc_i:[32,45,59,106],dev_cpsw0_rgmii1_txc_i:[32,45,59],dev_cpsw0_rgmii1_txc_o:[32,45,59],dev_cpsw0_rgmii2_rxc_i:[32,45,59,106],dev_cpsw0_rgmii2_txc_i:[32,45,59],dev_cpsw0_rgmii2_txc_o:[32,45,59],dev_cpsw0_rgmii3_rxc_i:106,dev_cpsw0_rgmii4_rxc_i:106,dev_cpsw0_rgmii_mhz_250_clk:[32,45,59,106,120],dev_cpsw0_rgmii_mhz_50_clk:[32,45,59,106,120],dev_cpsw0_rgmii_mhz_5_clk:[32,45,59,106,120],dev_cpsw0_rmii1_mhz_50_clk:[32,45],dev_cpsw0_rmii2_mhz_50_clk:[32,45],dev_cpsw0_rmii_mhz_50_clk:[59,106,120],dev_cpsw0_serdes1_refclk:[106,120],dev_cpsw0_serdes1_rxclk:[106,120],dev_cpsw0_serdes1_rxfclk:[106,120],dev_cpsw0_serdes1_txclk:[106,120],dev_cpsw0_serdes1_txfclk:[106,120],dev_cpsw0_serdes1_txmclk:[106,120],dev_cpsw0_serdes2_refclk:[106,120],dev_cpsw0_serdes2_rxclk:[106,120],dev_cpsw0_serdes2_rxfclk:[106,120],dev_cpsw0_serdes2_txclk:[106,120],dev_cpsw0_serdes2_txfclk:[106,120],dev_cpsw0_serdes2_txmclk:[106,120],dev_cpsw0_serdes3_refclk:[106,120],dev_cpsw0_serdes3_rxclk:[106,120],dev_cpsw0_serdes3_rxfclk:[106,120],dev_cpsw0_serdes3_txclk:[106,120],dev_cpsw0_serdes3_txfclk:[106,120],dev_cpsw0_serdes3_txmclk:[106,120],dev_cpsw0_serdes4_refclk:[106,120],dev_cpsw0_serdes4_rxclk:[106,120],dev_cpsw0_serdes4_rxfclk:[106,120],dev_cpsw0_serdes4_txclk:[106,120],dev_cpsw0_serdes4_txfclk:[106,120],dev_cpsw0_serdes4_txmclk:[106,120],dev_cpsw0_serdes5_refclk:120,dev_cpsw0_serdes5_rxclk:120,dev_cpsw0_serdes5_rxfclk:120,dev_cpsw0_serdes5_txclk:120,dev_cpsw0_serdes5_txfclk:120,dev_cpsw0_serdes5_txmclk:120,dev_cpsw0_serdes6_refclk:120,dev_cpsw0_serdes6_rxclk:120,dev_cpsw0_serdes6_rxfclk:120,dev_cpsw0_serdes6_txclk:120,dev_cpsw0_serdes6_txfclk:120,dev_cpsw0_serdes6_txmclk:120,dev_cpsw0_serdes7_refclk:120,dev_cpsw0_serdes7_rxclk:120,dev_cpsw0_serdes7_rxfclk:120,dev_cpsw0_serdes7_txclk:120,dev_cpsw0_serdes7_txfclk:120,dev_cpsw0_serdes7_txmclk:120,dev_cpsw0_serdes8_refclk:120,dev_cpsw0_serdes8_rxclk:120,dev_cpsw0_serdes8_rxfclk:120,dev_cpsw0_serdes8_txclk:120,dev_cpsw0_serdes8_txfclk:120,dev_cpsw0_serdes8_txmclk:120,dev_cpsw1_cppi_clk_clk:[135,149],dev_cpsw1_cpts_genf0:[135,149],dev_cpsw1_cpts_rft_clk:[135,149],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[135,149],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[135,149],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,149],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[135,149],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,149],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,149],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,149],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,149],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:135,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:135,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:135,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:135,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_cpsw1_gmii1_mr_clk:[135,149],dev_cpsw1_gmii1_mt_clk:[135,149],dev_cpsw1_gmii_rft_clk:[135,149],dev_cpsw1_mdio_mdclk_o:[135,149],dev_cpsw1_rgmii1_rxc_i:[135,149],dev_cpsw1_rgmii1_txc_o:[135,149],dev_cpsw1_rgmii_mhz_250_clk:[135,149],dev_cpsw1_rgmii_mhz_50_clk:[135,149],dev_cpsw1_rgmii_mhz_5_clk:[135,149],dev_cpsw1_rmii_mhz_50_clk:[135,149],dev_cpsw_9xuss_j7am0_cppi_clk_clk:149,dev_cpsw_9xuss_j7am0_cpts_genf0:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:149,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:149,dev_cpsw_9xuss_j7am0_gmii_rft_clk:149,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:149,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:149,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:149,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:149,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:149,dev_cpsw_9xuss_j7am0_serdes1_refclk:149,dev_cpsw_9xuss_j7am0_serdes1_rxclk:149,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes1_txclk:149,dev_cpsw_9xuss_j7am0_serdes1_txfclk:149,dev_cpsw_9xuss_j7am0_serdes1_txmclk:149,dev_cpsw_9xuss_j7am0_serdes2_refclk:149,dev_cpsw_9xuss_j7am0_serdes2_rxclk:149,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes2_txclk:149,dev_cpsw_9xuss_j7am0_serdes2_txfclk:149,dev_cpsw_9xuss_j7am0_serdes2_txmclk:149,dev_cpsw_9xuss_j7am0_serdes3_refclk:149,dev_cpsw_9xuss_j7am0_serdes3_rxclk:149,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes3_txclk:149,dev_cpsw_9xuss_j7am0_serdes3_txfclk:149,dev_cpsw_9xuss_j7am0_serdes3_txmclk:149,dev_cpsw_9xuss_j7am0_serdes4_refclk:149,dev_cpsw_9xuss_j7am0_serdes4_rxclk:149,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes4_txclk:149,dev_cpsw_9xuss_j7am0_serdes4_txfclk:149,dev_cpsw_9xuss_j7am0_serdes4_txmclk:149,dev_cpsw_9xuss_j7am0_serdes5_refclk:149,dev_cpsw_9xuss_j7am0_serdes5_rxclk:149,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes5_txclk:149,dev_cpsw_9xuss_j7am0_serdes5_txfclk:149,dev_cpsw_9xuss_j7am0_serdes5_txmclk:149,dev_cpsw_9xuss_j7am0_serdes6_refclk:149,dev_cpsw_9xuss_j7am0_serdes6_rxclk:149,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes6_txclk:149,dev_cpsw_9xuss_j7am0_serdes6_txfclk:149,dev_cpsw_9xuss_j7am0_serdes6_txmclk:149,dev_cpsw_9xuss_j7am0_serdes7_refclk:149,dev_cpsw_9xuss_j7am0_serdes7_rxclk:149,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes7_txclk:149,dev_cpsw_9xuss_j7am0_serdes7_txfclk:149,dev_cpsw_9xuss_j7am0_serdes7_txmclk:149,dev_cpsw_9xuss_j7am0_serdes8_refclk:149,dev_cpsw_9xuss_j7am0_serdes8_rxclk:149,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:149,dev_cpsw_9xuss_j7am0_serdes8_txclk:149,dev_cpsw_9xuss_j7am0_serdes8_txfclk:149,dev_cpsw_9xuss_j7am0_serdes8_txmclk:149,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:106,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:106,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:106,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:106,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:106,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:106,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:106,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:106,dev_cpt2_aggr0_bus_vclk_clk:[74,90],dev_cpt2_aggr0_vclk_clk:[32,45,59,106,120,135,149],dev_cpt2_aggr1_vclk_clk:[32,45,106,120,135,149],dev_cpt2_aggr2_vclk_clk:[106,120,135,149],dev_cpt2_aggr3_vclk_clk:[106,135,149],dev_cpt2_aggr4_vclk_clk:[135,149],dev_cpt2_aggr5_vclk_clk:[135,149],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[74,90],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[74,90],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[74,90],dev_cpts0_cpts_genf1:59,dev_cpts0_cpts_genf2:59,dev_cpts0_cpts_genf3:59,dev_cpts0_cpts_genf4:59,dev_cpts0_cpts_rft_clk:59,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:59,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:59,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:59,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:59,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:59,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_cpts0_vbusp_clk:59,dev_csi_psilss0_main_clk:[120,135,149],dev_csi_rx_if0_main_clk_clk:[32,45,120,135,149],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[135,149],dev_csi_rx_if0_ppi_rx_byte_clk:[32,45,120,135,149],dev_csi_rx_if0_vbus_clk_clk:[32,45,120,135,149],dev_csi_rx_if0_vp_clk_clk:[32,45,120,135,149],dev_csi_rx_if1_main_clk_clk:[120,135,149],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[135,149],dev_csi_rx_if1_ppi_rx_byte_clk:[120,135,149],dev_csi_rx_if1_vbus_clk_clk:[120,135,149],dev_csi_rx_if1_vp_clk_clk:[120,135,149],dev_csi_rx_if2_main_clk_clk:149,dev_csi_rx_if2_ppi_d_rx_ulps_esc:149,dev_csi_rx_if2_ppi_rx_byte_clk:149,dev_csi_rx_if2_vbus_clk_clk:149,dev_csi_rx_if2_vp_clk_clk:149,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:120,dev_csi_tx_if0_esc_clk_clk:120,dev_csi_tx_if0_main_clk_clk:120,dev_csi_tx_if0_vbus_clk_clk:120,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:[135,149],dev_csi_tx_if_v2_0_esc_clk_clk:[135,149],dev_csi_tx_if_v2_0_main_clk_clk:[135,149],dev_csi_tx_if_v2_0_vbus_clk_clk:[135,149],dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:[135,149],dev_csi_tx_if_v2_1_esc_clk_clk:[135,149],dev_csi_tx_if_v2_1_main_clk_clk:[135,149],dev_csi_tx_if_v2_1_vbus_clk_clk:[135,149],dev_ctrl_mmr0_bus_vbusp_clk:[74,90],dev_dbgsuspendrouter0_intr_clk:[32,45,59],dev_dcc0_bus_dcc_clksrc0_clk:[74,90],dev_dcc0_bus_dcc_clksrc1_clk:[74,90],dev_dcc0_bus_dcc_clksrc2_clk:[74,90],dev_dcc0_bus_dcc_clksrc3_clk:[74,90],dev_dcc0_bus_dcc_clksrc4_clk:[74,90],dev_dcc0_bus_dcc_clksrc5_clk:[74,90],dev_dcc0_bus_dcc_clksrc6_clk:[74,90],dev_dcc0_bus_dcc_input00_clk:[74,90],dev_dcc0_bus_dcc_input01_clk:[74,90],dev_dcc0_bus_dcc_input02_clk:[74,90],dev_dcc0_bus_dcc_input10_clk:[74,90],dev_dcc0_bus_vbus_clk:[74,90],dev_dcc0_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc1_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc2_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc3_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_clksrc7_clk:[32,45,59,120,135,149],dev_dcc0_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc0_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc0_vbus_clk:[32,45,59,106,120,135,149],dev_dcc10_dcc_clksrc0_clk:120,dev_dcc10_dcc_clksrc1_clk:120,dev_dcc10_dcc_clksrc2_clk:120,dev_dcc10_dcc_clksrc3_clk:120,dev_dcc10_dcc_clksrc4_clk:120,dev_dcc10_dcc_clksrc5_clk:120,dev_dcc10_dcc_clksrc6_clk:120,dev_dcc10_dcc_clksrc7_clk:120,dev_dcc10_dcc_input00_clk:120,dev_dcc10_dcc_input01_clk:120,dev_dcc10_dcc_input02_clk:120,dev_dcc10_dcc_input10_clk:120,dev_dcc10_vbus_clk:120,dev_dcc11_dcc_clksrc0_clk:120,dev_dcc11_dcc_clksrc1_clk:120,dev_dcc11_dcc_clksrc2_clk:120,dev_dcc11_dcc_clksrc3_clk:120,dev_dcc11_dcc_clksrc4_clk:120,dev_dcc11_dcc_clksrc5_clk:120,dev_dcc11_dcc_clksrc6_clk:120,dev_dcc11_dcc_clksrc7_clk:120,dev_dcc11_dcc_input00_clk:120,dev_dcc11_dcc_input01_clk:120,dev_dcc11_dcc_input02_clk:120,dev_dcc11_dcc_input10_clk:120,dev_dcc11_vbus_clk:120,dev_dcc12_dcc_clksrc0_clk:120,dev_dcc12_dcc_clksrc1_clk:120,dev_dcc12_dcc_clksrc2_clk:120,dev_dcc12_dcc_clksrc3_clk:120,dev_dcc12_dcc_clksrc4_clk:120,dev_dcc12_dcc_clksrc5_clk:120,dev_dcc12_dcc_clksrc6_clk:120,dev_dcc12_dcc_clksrc7_clk:120,dev_dcc12_dcc_input00_clk:120,dev_dcc12_dcc_input01_clk:120,dev_dcc12_dcc_input02_clk:120,dev_dcc12_dcc_input10_clk:120,dev_dcc12_vbus_clk:120,dev_dcc1_bus_dcc_clksrc0_clk:[74,90],dev_dcc1_bus_dcc_clksrc1_clk:[74,90],dev_dcc1_bus_dcc_clksrc2_clk:[74,90],dev_dcc1_bus_dcc_clksrc3_clk:[74,90],dev_dcc1_bus_dcc_clksrc4_clk:[74,90],dev_dcc1_bus_dcc_clksrc5_clk:[74,90],dev_dcc1_bus_dcc_clksrc6_clk:[74,90],dev_dcc1_bus_dcc_clksrc7_clk:[74,90],dev_dcc1_bus_dcc_input00_clk:[74,90],dev_dcc1_bus_dcc_input01_clk:[74,90],dev_dcc1_bus_dcc_input02_clk:[74,90],dev_dcc1_bus_dcc_input10_clk:[74,90],dev_dcc1_bus_vbus_clk:[74,90],dev_dcc1_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc1_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc2_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc3_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_clksrc7_clk:[32,45,59,120,135,149],dev_dcc1_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc1_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc1_vbus_clk:[32,45,59,106,120,135,149],dev_dcc2_bus_dcc_clksrc0_clk:[74,90],dev_dcc2_bus_dcc_clksrc1_clk:[74,90],dev_dcc2_bus_dcc_clksrc2_clk:[74,90],dev_dcc2_bus_dcc_clksrc3_clk:[74,90],dev_dcc2_bus_dcc_clksrc4_clk:[74,90],dev_dcc2_bus_dcc_clksrc5_clk:[74,90],dev_dcc2_bus_dcc_clksrc6_clk:[74,90],dev_dcc2_bus_dcc_clksrc7_clk:[74,90],dev_dcc2_bus_dcc_input00_clk:[74,90],dev_dcc2_bus_dcc_input01_clk:[74,90],dev_dcc2_bus_dcc_input02_clk:[74,90],dev_dcc2_bus_dcc_input10_clk:[74,90],dev_dcc2_bus_vbus_clk:[74,90],dev_dcc2_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_clksrc1_clk:[32,45,59,120,135,149],dev_dcc2_dcc_clksrc2_clk:[32,45,59,106,120],dev_dcc2_dcc_clksrc3_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_clksrc7_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc2_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc2_vbus_clk:[32,45,59,106,120,135,149],dev_dcc3_bus_dcc_clksrc0_clk:[74,90],dev_dcc3_bus_dcc_clksrc1_clk:[74,90],dev_dcc3_bus_dcc_clksrc2_clk:[74,90],dev_dcc3_bus_dcc_clksrc3_clk:[74,90],dev_dcc3_bus_dcc_clksrc4_clk:[74,90],dev_dcc3_bus_dcc_clksrc5_clk:[74,90],dev_dcc3_bus_dcc_clksrc7_clk:[74,90],dev_dcc3_bus_dcc_input00_clk:[74,90],dev_dcc3_bus_dcc_input01_clk:[74,90],dev_dcc3_bus_dcc_input02_clk:[74,90],dev_dcc3_bus_dcc_input10_clk:[74,90],dev_dcc3_bus_vbus_clk:[74,90],dev_dcc3_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_clksrc1_clk:[32,45,59,120,135,149],dev_dcc3_dcc_clksrc2_clk:[32,59,106,120,135,149],dev_dcc3_dcc_clksrc3_clk:[32,45,59,106,120,149],dev_dcc3_dcc_clksrc4_clk:[32,45,59,106,120],dev_dcc3_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_clksrc7_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc3_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc3_vbus_clk:[32,45,59,106,120,135,149],dev_dcc4_bus_dcc_clksrc0_clk:[74,90],dev_dcc4_bus_dcc_clksrc2_clk:[74,90],dev_dcc4_bus_dcc_clksrc3_clk:[74,90],dev_dcc4_bus_dcc_clksrc4_clk:[74,90],dev_dcc4_bus_dcc_clksrc5_clk:[74,90],dev_dcc4_bus_dcc_clksrc6_clk:[74,90],dev_dcc4_bus_dcc_clksrc7_clk:[74,90],dev_dcc4_bus_dcc_input00_clk:[74,90],dev_dcc4_bus_dcc_input01_clk:[74,90],dev_dcc4_bus_dcc_input02_clk:[74,90],dev_dcc4_bus_dcc_input10_clk:[74,90],dev_dcc4_bus_vbus_clk:[74,90],dev_dcc4_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:59,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:59,dev_dcc4_dcc_clksrc1_clk:[32,45,59,106,120,149],dev_dcc4_dcc_clksrc2_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_clksrc3_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_clksrc6_clk:[32,45,59,106,120,149],dev_dcc4_dcc_clksrc7_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc4_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc4_vbus_clk:[32,45,59,106,120,135,149],dev_dcc5_bus_dcc_clksrc0_clk:[74,90],dev_dcc5_bus_dcc_clksrc1_clk:[74,90],dev_dcc5_bus_dcc_clksrc2_clk:[74,90],dev_dcc5_bus_dcc_clksrc3_clk:[74,90],dev_dcc5_bus_dcc_clksrc4_clk:[74,90],dev_dcc5_bus_dcc_clksrc5_clk:[74,90],dev_dcc5_bus_dcc_clksrc6_clk:[74,90],dev_dcc5_bus_dcc_clksrc7_clk:[74,90],dev_dcc5_bus_dcc_input00_clk:[74,90],dev_dcc5_bus_dcc_input01_clk:[74,90],dev_dcc5_bus_dcc_input02_clk:[74,90],dev_dcc5_bus_dcc_input10_clk:[74,90],dev_dcc5_bus_vbus_clk:[74,90],dev_dcc5_dcc_clksrc0_clk:[32,45,59,106,120],dev_dcc5_dcc_clksrc1_clk:[45,59,106,120,135,149],dev_dcc5_dcc_clksrc2_clk:[32,45,59,120,135,149],dev_dcc5_dcc_clksrc3_clk:[32,45,59,120,135,149],dev_dcc5_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_dcc5_dcc_clksrc5_clk:[32,45,59,120],dev_dcc5_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_dcc5_dcc_clksrc7_clk:[32,45,59,120,135,149],dev_dcc5_dcc_input00_clk:[32,45,59,106,120,135,149],dev_dcc5_dcc_input01_clk:[32,45,59,106,120,135,149],dev_dcc5_dcc_input02_clk:[32,45,59,106,120,135,149],dev_dcc5_dcc_input10_clk:[32,45,59,106,120,135,149],dev_dcc5_vbus_clk:[32,45,59,106,120,135,149],dev_dcc6_bus_dcc_clksrc0_clk:[74,90],dev_dcc6_bus_dcc_clksrc1_clk:[74,90],dev_dcc6_bus_dcc_clksrc2_clk:[74,90],dev_dcc6_bus_dcc_clksrc3_clk:[74,90],dev_dcc6_bus_dcc_clksrc4_clk:[74,90],dev_dcc6_bus_dcc_clksrc5_clk:[74,90],dev_dcc6_bus_dcc_clksrc6_clk:[74,90],dev_dcc6_bus_dcc_clksrc7_clk:[74,90],dev_dcc6_bus_dcc_input00_clk:[74,90],dev_dcc6_bus_dcc_input01_clk:[74,90],dev_dcc6_bus_dcc_input02_clk:[74,90],dev_dcc6_bus_dcc_input10_clk:[74,90],dev_dcc6_bus_vbus_clk:[74,90],dev_dcc6_dcc_clksrc0_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc1_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc2_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc3_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc4_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc5_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc6_clk:[32,45,106,120,135,149],dev_dcc6_dcc_clksrc7_clk:[32,45,106,120,135,149],dev_dcc6_dcc_input00_clk:[32,45,106,120,135,149],dev_dcc6_dcc_input01_clk:[32,45,106,120,135,149],dev_dcc6_dcc_input02_clk:[32,45,106,120,135,149],dev_dcc6_dcc_input10_clk:[32,45,106,120,135,149],dev_dcc6_vbus_clk:[32,45,106,120,135,149],dev_dcc7_bus_dcc_clksrc0_clk:[74,90],dev_dcc7_bus_dcc_clksrc1_clk:[74,90],dev_dcc7_bus_dcc_clksrc2_clk:[74,90],dev_dcc7_bus_dcc_clksrc3_clk:[74,90],dev_dcc7_bus_dcc_clksrc4_clk:[74,90],dev_dcc7_bus_dcc_clksrc5_clk:[74,90],dev_dcc7_bus_dcc_clksrc6_clk:[74,90],dev_dcc7_bus_dcc_clksrc7_clk:[74,90],dev_dcc7_bus_dcc_input00_clk:[74,90],dev_dcc7_bus_dcc_input01_clk:[74,90],dev_dcc7_bus_dcc_input02_clk:[74,90],dev_dcc7_bus_dcc_input10_clk:[74,90],dev_dcc7_bus_vbus_clk:[74,90],dev_dcc7_dcc_clksrc0_clk:[120,135,149],dev_dcc7_dcc_clksrc1_clk:[120,135,149],dev_dcc7_dcc_clksrc2_clk:[120,135,149],dev_dcc7_dcc_clksrc3_clk:120,dev_dcc7_dcc_clksrc4_clk:120,dev_dcc7_dcc_clksrc5_clk:[120,135,149],dev_dcc7_dcc_clksrc6_clk:[120,135,149],dev_dcc7_dcc_clksrc7_clk:[120,135,149],dev_dcc7_dcc_input00_clk:[120,135,149],dev_dcc7_dcc_input01_clk:[120,135,149],dev_dcc7_dcc_input02_clk:[120,135,149],dev_dcc7_dcc_input10_clk:[120,135,149],dev_dcc7_vbus_clk:[120,135,149],dev_dcc8_dcc_clksrc0_clk:[120,135,149],dev_dcc8_dcc_clksrc1_clk:[120,135,149],dev_dcc8_dcc_clksrc2_clk:[120,135,149],dev_dcc8_dcc_clksrc3_clk:[120,135,149],dev_dcc8_dcc_clksrc4_clk:[120,135,149],dev_dcc8_dcc_clksrc5_clk:[120,149],dev_dcc8_dcc_clksrc6_clk:[120,135,149],dev_dcc8_dcc_clksrc7_clk:[120,135,149],dev_dcc8_dcc_input00_clk:[120,135,149],dev_dcc8_dcc_input01_clk:[120,135,149],dev_dcc8_dcc_input02_clk:[120,135,149],dev_dcc8_dcc_input10_clk:[120,135,149],dev_dcc8_vbus_clk:[120,135,149],dev_dcc9_dcc_clksrc0_clk:[120,135,149],dev_dcc9_dcc_clksrc1_clk:[120,135,149],dev_dcc9_dcc_clksrc2_clk:[120,135,149],dev_dcc9_dcc_clksrc3_clk:[120,135,149],dev_dcc9_dcc_clksrc4_clk:[120,135,149],dev_dcc9_dcc_clksrc5_clk:[120,135,149],dev_dcc9_dcc_clksrc6_clk:[120,135,149],dev_dcc9_dcc_clksrc7_clk:120,dev_dcc9_dcc_input00_clk:[120,135,149],dev_dcc9_dcc_input01_clk:[120,135,149],dev_dcc9_dcc_input02_clk:[120,135,149],dev_dcc9_dcc_input10_clk:[120,135,149],dev_dcc9_vbus_clk:[120,135,149],dev_ddpa0_ddpa_clk:[32,45,59],dev_ddr0_ddrss_cfg_clk:[120,135,149],dev_ddr0_ddrss_ddr_pll_clk:[106,120,135,149],dev_ddr0_ddrss_io_ck:120,dev_ddr0_ddrss_io_ck_n:120,dev_ddr0_ddrss_vbus_clk:[120,135,149],dev_ddr0_pll_ctrl_clk:[106,120,135,149],dev_ddr16ss0_ddrss_ddr_pll_clk:[45,59],dev_ddr16ss0_ddrss_tck:45,dev_ddr16ss0_pll_ctrl_clk:[45,59],dev_ddr1_ddrss_cfg_clk:[135,149],dev_ddr1_ddrss_ddr_pll_clk:[135,149],dev_ddr1_ddrss_vbus_clk:[135,149],dev_ddr1_pll_ctrl_clk:[135,149],dev_ddr2_ddrss_cfg_clk:149,dev_ddr2_ddrss_ddr_pll_clk:149,dev_ddr2_ddrss_vbus_clk:149,dev_ddr2_pll_ctrl_clk:149,dev_ddr32ss0_ddr_pll_divh_clk4_obsclk_out_clk:32,dev_ddr32ss0_ddrss_ddr_pll_clk:32,dev_ddr32ss0_ddrss_tck:32,dev_ddr32ss0_pll_ctrl_clk:32,dev_ddr3_ddrss_cfg_clk:149,dev_ddr3_ddrss_ddr_pll_clk:149,dev_ddr3_ddrss_vbus_clk:149,dev_ddr3_pll_ctrl_clk:149,dev_ddrss0_bus_ddrss_byp_4x_clk:[74,90],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_cfg_clk:[74,90],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[74,90],dev_ddrss0_bus_ddrss_tclk:[74,90],dev_ddrss0_bus_ddrss_vbus_clk:[74,90],dev_debugss0_bus_atb0_clk:[74,90],dev_debugss0_bus_atb1_clk:[74,90],dev_debugss0_bus_atb2_clk:[74,90],dev_debugss0_bus_atb3_clk:[74,90],dev_debugss0_bus_atb4_clk:[74,90],dev_debugss0_bus_atb5_clk:[74,90],dev_debugss0_bus_cfg_clk:[74,90],dev_debugss0_bus_dbg_clk:[74,90],dev_debugss0_bus_sys_clk:[74,90],dev_debugss0_cfg_clk:[32,45],dev_debugss0_dbg_clk:[32,45],dev_debugss0_sys_clk:[32,45],dev_debugss_wrap0_atb_clk:[32,45,59,106,120,135,149],dev_debugss_wrap0_bus_atb_clk:[74,90],dev_debugss_wrap0_bus_core_clk:[74,90],dev_debugss_wrap0_bus_jtag_tck:[74,90],dev_debugss_wrap0_bus_trexpt_clk:[74,90],dev_debugss_wrap0_core_clk:[32,45,59,106,120,135,149],dev_debugss_wrap0_cstpiu_traceclk:[32,45,106,120,135,149],dev_debugss_wrap0_jtag_tck:[32,45,59,106,120,135,149],dev_debugss_wrap0_p1500_wrck:32,dev_debugss_wrap0_trexpt_clk:[32,45,59,106,120,135,149],dev_debugsuspendrtr0_bus_intr_clk:[74,90],dev_debugsuspendrtr0_intr_clk:[135,149],dev_decoder0_sys_clk:120,dev_dftss0_bus_vbusp_clk_clk:[74,90],dev_dmass0_bcdma_0_clk:[32,45,59],dev_dmass0_cbass_0_clk:[32,45,59],dev_dmass0_intaggr_0_clk:[32,45,59],dev_dmass0_ipcss_0_clk:[32,45,59],dev_dmass0_pktdma_0_clk:[32,45,59],dev_dmass0_ringacc_0_clk:[32,45,59],dev_dmass1_bcdma_0_clk:32,dev_dmass1_intaggr_0_clk:32,dev_dmpac0_clk:[120,135,149],dev_dmpac0_pll_dco_clk:120,dev_dmpac0_sde_0_clk:[120,135,149],dev_dmpac0_utc_0_psil_leaf_clk:[135,149],dev_dmpac_vpac_psilss0_main_clk:[135,149],dev_dphy_rx0_io_rx_cl_l_m:[32,45,135,149],dev_dphy_rx0_io_rx_cl_l_p:[32,45,135,149],dev_dphy_rx0_jtag_tck:[32,45,135,149],dev_dphy_rx0_main_clk_clk:[32,45,120,135,149],dev_dphy_rx0_ppi_d_rx_ulps_esc:[135,149],dev_dphy_rx0_ppi_rx_byte_clk:[32,45,120,135,149],dev_dphy_rx1_io_rx_cl_l_m:[135,149],dev_dphy_rx1_io_rx_cl_l_p:[135,149],dev_dphy_rx1_jtag_tck:[135,149],dev_dphy_rx1_main_clk_clk:[120,135,149],dev_dphy_rx1_ppi_d_rx_ulps_esc:[135,149],dev_dphy_rx1_ppi_rx_byte_clk:[120,135,149],dev_dphy_rx2_io_rx_cl_l_m:149,dev_dphy_rx2_io_rx_cl_l_p:149,dev_dphy_rx2_jtag_tck:149,dev_dphy_rx2_main_clk_clk:149,dev_dphy_rx2_ppi_d_rx_ulps_esc:149,dev_dphy_rx2_ppi_rx_byte_clk:149,dev_dphy_tx0_ck_m:[120,135,149],dev_dphy_tx0_ck_p:[120,135,149],dev_dphy_tx0_clk:[120,135,149],dev_dphy_tx0_dphy_ref_clk:[120,135,149],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[120,135,149],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[120,135,149],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[120,135,149],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[120,135,149],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[120,135,149],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[135,149],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[120,135,149],dev_dphy_tx0_psm_clk:[120,135,149],dev_dphy_tx0_tap_tck:[135,149],dev_dphy_tx1_ck_m:[135,149],dev_dphy_tx1_ck_p:[135,149],dev_dphy_tx1_clk:[135,149],dev_dphy_tx1_dphy_ref_clk:[135,149],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[135,149],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[135,149],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[135,149],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,149],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[135,149],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[135,149],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[135,149],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[135,149],dev_dphy_tx1_psm_clk:[135,149],dev_dphy_tx1_tap_tck:[135,149],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:74,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:90,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:74,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:90,dev_dss0_bus_dpi_1_in_clk:[74,90],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[74,90],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:74,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:74,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:90,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:90,dev_dss0_bus_dpi_1_out_clk:[74,90],dev_dss0_bus_dss_func_clk:[74,90],dev_dss0_dpi0_ext_clksel:120,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:120,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:120,dev_dss0_dpi1_ext_clksel:120,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:120,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:120,dev_dss0_dpi_0_in_clk:[32,45],dev_dss0_dpi_1_in_clk:[32,45],dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[32,45],dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[32,45],dev_dss0_dpi_1_out_clk:[32,45],dev_dss0_dss_func_clk:[32,45,120,135,149],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[120,135,149],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[120,135,149],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[120,135,149],dev_dss0_dss_inst0_dpi_0_in_clk:[135,149],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[120,135,149],dev_dss0_dss_inst0_dpi_0_out_clk:[120,135,149],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[120,135,149],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[120,135,149],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[135,149],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:120,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[120,135,149],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[120,135,149],dev_dss0_dss_inst0_dpi_1_out_clk:[120,135,149],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[120,135,149],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[120,135,149],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[120,135,149],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,149],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:120,dev_dss0_dss_inst0_dpi_2_in_clk:[135,149],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[135,149],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,149],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,149],dev_dss0_dss_inst0_dpi_2_out_clk:[120,135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[120,135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[120,135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:120,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[120,135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[120,135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[135,149],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:120,dev_dss0_dss_inst0_dpi_3_out_clk:[120,135,149],dev_dss0_dss_inst0_para_1_out_clk:[135,149],dev_dss0_dss_inst0_para_3_out_clk:[135,149],dev_dss_dsi0_dphy_0_rx_esc_clk:[120,135,149],dev_dss_dsi0_dphy_0_tx_esc_clk:[120,135,149],dev_dss_dsi0_dpi_0_clk:[120,135,149],dev_dss_dsi0_pll_ctrl_clk:[120,135,149],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[120,135,149],dev_dss_dsi0_sys_clk:[120,135,149],dev_dss_dsi1_dphy_0_rx_esc_clk:[135,149],dev_dss_dsi1_dphy_0_tx_esc_clk:[135,149],dev_dss_dsi1_dpi_0_clk:[135,149],dev_dss_dsi1_pll_ctrl_clk:[135,149],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[135,149],dev_dss_dsi1_sys_clk:[135,149],dev_dss_edp0_aif_i2s_clk:[120,135,149],dev_dss_edp0_dpi_2_2x_clk:[120,135,149],dev_dss_edp0_dpi_2_clk:[120,135,149],dev_dss_edp0_dpi_3_clk:[120,135,149],dev_dss_edp0_dpi_4_clk:[120,135,149],dev_dss_edp0_dpi_5_clk:[120,135,149],dev_dss_edp0_dptx_mod_clk:[120,135,149],dev_dss_edp0_phy_ln0_refclk:[120,135,149],dev_dss_edp0_phy_ln0_rxclk:[120,135,149],dev_dss_edp0_phy_ln0_rxfclk:[120,135,149],dev_dss_edp0_phy_ln0_txclk:[120,135,149],dev_dss_edp0_phy_ln0_txfclk:[120,135,149],dev_dss_edp0_phy_ln0_txmclk:[120,135,149],dev_dss_edp0_phy_ln1_refclk:[120,135,149],dev_dss_edp0_phy_ln1_rxclk:[120,135,149],dev_dss_edp0_phy_ln1_rxfclk:[120,135,149],dev_dss_edp0_phy_ln1_txclk:[120,135,149],dev_dss_edp0_phy_ln1_txfclk:[120,135,149],dev_dss_edp0_phy_ln1_txmclk:[120,135,149],dev_dss_edp0_phy_ln2_refclk:[120,135,149],dev_dss_edp0_phy_ln2_rxclk:[120,135,149],dev_dss_edp0_phy_ln2_rxfclk:[120,135,149],dev_dss_edp0_phy_ln2_txclk:[120,135,149],dev_dss_edp0_phy_ln2_txfclk:[120,135,149],dev_dss_edp0_phy_ln2_txmclk:[120,135,149],dev_dss_edp0_phy_ln3_refclk:[120,135,149],dev_dss_edp0_phy_ln3_rxclk:[120,135,149],dev_dss_edp0_phy_ln3_rxfclk:[120,135,149],dev_dss_edp0_phy_ln3_txclk:[120,135,149],dev_dss_edp0_phy_ln3_txfclk:[120,135,149],dev_dss_edp0_phy_ln3_txmclk:[120,135,149],dev_dss_edp0_pll_ctrl_clk:[120,135,149],dev_ecap0_bus_vbus_clk:[74,90],dev_ecap0_vbus_clk:[32,45,59,106,120,135,149],dev_ecap1_vbus_clk:[32,45,59,106,120,135,149],dev_ecap2_vbus_clk:[32,45,59,106,120,135,149],dev_ecc_aggr0_bus_aggr_clk:[74,90],dev_ecc_aggr1_bus_aggr_clk:[74,90],dev_ecc_aggr2_bus_aggr_clk:[74,90],dev_efuse0_bus_efc0_ctl_fclk:74,dev_efuse0_bus_efc1_ctl_fclk:74,dev_efuse0_bus_vbusp_pll_clk_clk:[74,90],dev_ehrpwm0_bus_vbusp_clk:[74,90],dev_ehrpwm0_vbusp_clk:[106,120],dev_ehrpwm1_bus_vbusp_clk:[74,90],dev_ehrpwm1_vbusp_clk:[106,120],dev_ehrpwm2_bus_vbusp_clk:[74,90],dev_ehrpwm2_vbusp_clk:[106,120],dev_ehrpwm3_bus_vbusp_clk:[74,90],dev_ehrpwm3_vbusp_clk:[106,120],dev_ehrpwm4_bus_vbusp_clk:[74,90],dev_ehrpwm4_vbusp_clk:[106,120],dev_ehrpwm5_bus_vbusp_clk:[74,90],dev_ehrpwm5_vbusp_clk:[106,120],dev_elm0_bus_vbusp_clk:[74,90],dev_elm0_vbusp_clk:[32,45,59,106,120,135,149],dev_encoder0_sys_clk:120,dev_epwm0_vbusp_clk:[32,45,59,135,149],dev_epwm1_vbusp_clk:[32,45,59,135,149],dev_epwm2_vbusp_clk:[32,45,59,135,149],dev_epwm3_vbusp_clk:[59,135,149],dev_epwm4_vbusp_clk:[59,135,149],dev_epwm5_vbusp_clk:[59,135,149],dev_epwm6_vbusp_clk:59,dev_epwm7_vbusp_clk:59,dev_epwm8_vbusp_clk:59,dev_eqep0_bus_vbus_clk:[74,90],dev_eqep0_vbus_clk:[32,45,59,106,120,135,149],dev_eqep1_bus_vbus_clk:[74,90],dev_eqep1_vbus_clk:[32,45,59,106,120,135,149],dev_eqep2_bus_vbus_clk:[74,90],dev_eqep2_vbus_clk:[32,45,59,106,120,135,149],dev_esm0_bus_clk:[74,90],dev_esm0_clk:[32,45,59,106,120,135,149],dev_fsirx0_fsi_rx_ck:59,dev_fsirx0_fsi_rx_lpbk_ck:59,dev_fsirx0_fsi_rx_vbus_clk:59,dev_fsirx1_fsi_rx_ck:59,dev_fsirx1_fsi_rx_lpbk_ck:59,dev_fsirx1_fsi_rx_vbus_clk:59,dev_fsirx2_fsi_rx_ck:59,dev_fsirx2_fsi_rx_lpbk_ck:59,dev_fsirx2_fsi_rx_vbus_clk:59,dev_fsirx3_fsi_rx_ck:59,dev_fsirx3_fsi_rx_lpbk_ck:59,dev_fsirx3_fsi_rx_vbus_clk:59,dev_fsirx4_fsi_rx_ck:59,dev_fsirx4_fsi_rx_lpbk_ck:59,dev_fsirx4_fsi_rx_vbus_clk:59,dev_fsirx5_fsi_rx_ck:59,dev_fsirx5_fsi_rx_lpbk_ck:59,dev_fsirx5_fsi_rx_vbus_clk:59,dev_fsitx0_fsi_tx_ck:59,dev_fsitx0_fsi_tx_pll_clk:59,dev_fsitx0_fsi_tx_vbus_clk:59,dev_fsitx1_fsi_tx_ck:59,dev_fsitx1_fsi_tx_pll_clk:59,dev_fsitx1_fsi_tx_vbus_clk:59,dev_fss0_fsas_0_gclk:[32,45,59],dev_fss0_ospi_0_ospi_dqs_clk:[32,45,59],dev_fss0_ospi_0_ospi_hclk_clk:[32,45,59],dev_fss0_ospi_0_ospi_iclk_clk:[32,45,59],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[32,45,59],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[32,45,59],dev_fss0_ospi_0_ospi_oclk_clk:[32,45,59],dev_fss0_ospi_0_ospi_pclk_clk:[32,45,59],dev_fss0_ospi_0_ospi_rclk_clk:[32,45,59],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[32,45,59],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[32,45,59],dev_gic0_bus_vclk_clk:[74,90],dev_gicss0_vclk_clk:[32,45,59],dev_gpio0_bus_mmr_clk:[74,90],dev_gpio0_mmr_clk:[32,45,59,106,120,135,149],dev_gpio1_bus_mmr_clk:[74,90],dev_gpio1_mmr_clk:[32,45,59,120],dev_gpio2_mmr_clk:[106,120,135,149],dev_gpio3_mmr_clk:120,dev_gpio4_mmr_clk:[106,120,135,149],dev_gpio5_mmr_clk:120,dev_gpio6_mmr_clk:[106,120,135,149],dev_gpio7_mmr_clk:120,dev_gpiomux_intrtr0_bus_intr_clk:[74,90],dev_gpiomux_intrtr0_intr_clk:[106,120,135,149],dev_gpmc0_bus_func_clk:[74,90],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[74,90],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[74,90],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[74,90],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[74,90],dev_gpmc0_bus_pi_gpmc_ret_clk:[74,90],dev_gpmc0_bus_po_gpmc_dev_clk:[74,90],dev_gpmc0_bus_vbusp_clk:[74,90],dev_gpmc0_func_clk:[32,45,59,106,120,135,149],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,45,59,106,120,135,149],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[106,120,135,149],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[106,120,135,149],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[106,120,135,149],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,45,59],dev_gpmc0_pi_gpmc_ret_clk:[32,45,59,106,120,135,149],dev_gpmc0_po_gpmc_dev_clk:[32,45,59,106,120,135,149],dev_gpmc0_vbusm_clk:[32,45,59,135,149],dev_gpmc0_vbusp_clk:[106,120],dev_gpu0_bus_hyd_core_clk:[74,90],dev_gpu0_bus_mem_clk:[74,90],dev_gpu0_bus_sgx_core_clk:[74,90],dev_gpu0_bus_sys_clk:[74,90],dev_gpu0_gpu_0_gpu_pll_clk:120,dev_gpu0_gpu_clk:45,dev_gpu_rs_bw_limiter2_clk_clk:45,dev_gpu_ws_bw_limiter3_clk_clk:45,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[74,90],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[74,90],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[74,90],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[74,90],dev_gtc0_bus_vbusp_clk:[74,90],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[74,90],dev_gtc0_gtc_clk:[59,106,120,135,149],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[59,106,120,135,149],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[106,120,135,149],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[59,106,120,135,149],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[106,120,135,149],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[106,120,135,149],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[59,106,120,135,149],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:106,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,135,149],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:59,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:59,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:106,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_gtc0_vbusp_clk:[59,106,120,135,149],dev_hsm0_dap_clk:45,dev_i2c0_bus_clk:[74,90],dev_i2c0_bus_piscl:74,dev_i2c0_bus_pisys_clk:[74,90],dev_i2c0_clk:[32,45,59,106,120,135,149],dev_i2c0_piscl:[32,45,59,106,120,135,149],dev_i2c0_pisys_clk:[32,45,59,106,120,135,149],dev_i2c0_porscl:[32,45,59,106,120,135,149],dev_i2c1_bus_clk:[74,90],dev_i2c1_bus_piscl:74,dev_i2c1_bus_pisys_clk:[74,90],dev_i2c1_clk:[32,45,59,106,120,135,149],dev_i2c1_piscl:[32,45,59,106,120,135,149],dev_i2c1_pisys_clk:[32,45,59,106,120,135,149],dev_i2c1_porscl:[32,45,59,106,120,135,149],dev_i2c2_bus_clk:[74,90],dev_i2c2_bus_piscl:74,dev_i2c2_bus_pisys_clk:[74,90],dev_i2c2_clk:[32,45,59,106,120,135,149],dev_i2c2_piscl:[32,45,59,106,120,135,149],dev_i2c2_pisys_clk:[32,45,59,106,120,135,149],dev_i2c2_porscl:[32,45,59,106,120,135,149],dev_i2c3_bus_clk:[74,90],dev_i2c3_bus_piscl:74,dev_i2c3_bus_pisys_clk:[74,90],dev_i2c3_clk:[32,45,59,106,120,135,149],dev_i2c3_piscl:[32,45,59,106,120,135,149],dev_i2c3_pisys_clk:[32,45,59,106,120,135,149],dev_i2c3_porscl:[32,45,59,106,120,135,149],dev_i2c4_clk:[106,120,135,149],dev_i2c4_piscl:[106,120,135,149],dev_i2c4_pisys_clk:[106,120,135,149],dev_i2c4_porscl:[106,120,135,149],dev_i2c5_clk:[106,120,135,149],dev_i2c5_piscl:[106,120,135,149],dev_i2c5_pisys_clk:[106,120,135,149],dev_i2c5_porscl:[106,120,135,149],dev_i2c6_clk:[106,120,135,149],dev_i2c6_piscl:[106,120,135,149],dev_i2c6_pisys_clk:[106,120,135,149],dev_i2c6_porscl:[106,120,135,149],dev_i3c0_i3c_pclk_clk:[106,120],dev_i3c0_i3c_scl_di:[106,120],dev_i3c0_i3c_scl_do:[106,120],dev_i3c0_i3c_sclk_clk:[106,120],dev_icssm0_core_clk:45,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:45,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:45,dev_icssm0_iep_clk:45,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:45,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:45,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:45,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:45,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:45,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:45,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:45,dev_icssm0_uclk_clk:45,dev_icssm0_vclk_clk:45,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[135,149],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[135,149],dev_j7am_32_64_atb_funnel0_dbg_clk:[135,149],dev_j7am_32_64_atb_funnel1_dbg_clk:[135,149],dev_j7am_32_64_atb_funnel2_dbg_clk:[135,149],dev_j7am_bolt_pgd0_wkup_osc0_clk:[135,149],dev_j7am_bolt_psc_wrap0_clk:149,dev_j7am_bolt_psc_wrap0_slow_clk:149,dev_j7am_hwa_atb_funnel0_dbg_clk:[135,149],dev_j7am_main_16ff0_wkup_osc0_clk:[135,149],dev_j7am_pulsar_atb_funnel0_dbg_clk:[135,149],dev_jpgenc0_core_clk:32,dev_jpgenc_rs_bw_limiter4_clk_clk:32,dev_jpgenc_ws_bw_limiter5_clk_clk:32,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[74,90],dev_led0_led_clk:[59,106,120,135,149],dev_led0_vbus_clk:[32,45,106,120,135,149],dev_led0_vbusp_clk:59,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[74,90],dev_main2mcu_lvl_intrtr0_intr_clk:[120,135,149],dev_main2mcu_pls_intrtr0_bus_intr_clk:[74,90],dev_main2mcu_pls_intrtr0_intr_clk:[120,135,149],dev_main_gpiomux_introuter0_intr_clk:[32,45,59],dev_mcan0_mcanss_can_rxd:[135,149],dev_mcan0_mcanss_cclk_clk:[32,45,59,106,120,135,149],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[32,45,59],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:59,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[32,45,106,120,135,149],dev_mcan0_mcanss_hclk_clk:[32,45,59,106,120,135,149],dev_mcan10_mcanss_can_rxd:[135,149],dev_mcan10_mcanss_cclk_clk:[106,120,135,149],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan10_mcanss_hclk_clk:[106,120,135,149],dev_mcan11_mcanss_can_rxd:[135,149],dev_mcan11_mcanss_cclk_clk:[106,120,135,149],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan11_mcanss_hclk_clk:[106,120,135,149],dev_mcan12_mcanss_can_rxd:[135,149],dev_mcan12_mcanss_cclk_clk:[106,120,135,149],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan12_mcanss_hclk_clk:[106,120,135,149],dev_mcan13_mcanss_can_rxd:[135,149],dev_mcan13_mcanss_cclk_clk:[106,120,135,149],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan13_mcanss_hclk_clk:[106,120,135,149],dev_mcan14_mcanss_can_rxd:[135,149],dev_mcan14_mcanss_cclk_clk:[106,135,149],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,135,149],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,135,149],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,135,149],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,135,149],dev_mcan14_mcanss_hclk_clk:[106,135,149],dev_mcan15_mcanss_can_rxd:[135,149],dev_mcan15_mcanss_cclk_clk:[106,135,149],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,135,149],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,135,149],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,135,149],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,135,149],dev_mcan15_mcanss_hclk_clk:[106,135,149],dev_mcan16_mcanss_can_rxd:[135,149],dev_mcan16_mcanss_cclk_clk:[106,135,149],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,135,149],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,135,149],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,135,149],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,135,149],dev_mcan16_mcanss_hclk_clk:[106,135,149],dev_mcan17_mcanss_can_rxd:[135,149],dev_mcan17_mcanss_cclk_clk:[106,135,149],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,135,149],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,135,149],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,135,149],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,135,149],dev_mcan17_mcanss_hclk_clk:[106,135,149],dev_mcan1_mcanss_can_rxd:[135,149],dev_mcan1_mcanss_cclk_clk:[59,106,120,135,149],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:59,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[59,106,120,135,149],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[59,106,120,135,149],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:59,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan1_mcanss_hclk_clk:[59,106,120,135,149],dev_mcan2_mcanss_can_rxd:[135,149],dev_mcan2_mcanss_cclk_clk:[106,120,135,149],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan2_mcanss_hclk_clk:[106,120,135,149],dev_mcan3_mcanss_can_rxd:[135,149],dev_mcan3_mcanss_cclk_clk:[106,120,135,149],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan3_mcanss_hclk_clk:[106,120,135,149],dev_mcan4_mcanss_can_rxd:[135,149],dev_mcan4_mcanss_cclk_clk:[106,120,135,149],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan4_mcanss_hclk_clk:[106,120,135,149],dev_mcan5_mcanss_can_rxd:[135,149],dev_mcan5_mcanss_cclk_clk:[106,120,135,149],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan5_mcanss_hclk_clk:[106,120,135,149],dev_mcan6_mcanss_can_rxd:[135,149],dev_mcan6_mcanss_cclk_clk:[106,120,135,149],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan6_mcanss_hclk_clk:[106,120,135,149],dev_mcan7_mcanss_can_rxd:[135,149],dev_mcan7_mcanss_cclk_clk:[106,120,135,149],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan7_mcanss_hclk_clk:[106,120,135,149],dev_mcan8_mcanss_can_rxd:[135,149],dev_mcan8_mcanss_cclk_clk:[106,120,135,149],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan8_mcanss_hclk_clk:[106,120,135,149],dev_mcan9_mcanss_can_rxd:[135,149],dev_mcan9_mcanss_cclk_clk:[106,120,135,149],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[106,120,135,149],dev_mcan9_mcanss_hclk_clk:[106,120,135,149],dev_mcasp0_aux_clk:[32,45,106,120,135,149],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[106,135,149],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,120,135,149],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,45],dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,45],dev_mcasp0_bus_aux_clk:[74,90],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:74,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:90,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcasp0_bus_mcasp_ahclkr_pin:74,dev_mcasp0_bus_mcasp_ahclkx_pin:74,dev_mcasp0_bus_vbusp_clk:[74,90],dev_mcasp0_mcasp_aclkr_pin:[32,45,106,120,135,149],dev_mcasp0_mcasp_aclkr_pout:[32,45,106,120,135,149],dev_mcasp0_mcasp_aclkx_pin:[32,45,106,120,135,149],dev_mcasp0_mcasp_aclkx_pout:[32,45,106,120,135,149],dev_mcasp0_mcasp_afsr_pout:[32,45,135,149],dev_mcasp0_mcasp_afsx_pout:[32,45,135,149],dev_mcasp0_mcasp_ahclkr_pin:[32,45,106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp0_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin:[32,45,106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp0_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_mcasp0_vbusp_clk:[32,45,106,120,135,149],dev_mcasp10_aux_clk:120,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp10_mcasp_aclkr_pin:120,dev_mcasp10_mcasp_aclkr_pout:120,dev_mcasp10_mcasp_aclkx_pin:120,dev_mcasp10_mcasp_aclkx_pout:120,dev_mcasp10_mcasp_ahclkr_pin:120,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp10_mcasp_ahclkr_pout:120,dev_mcasp10_mcasp_ahclkx_pin:120,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp10_mcasp_ahclkx_pout:120,dev_mcasp10_vbusp_clk:120,dev_mcasp11_aux_clk:120,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp11_mcasp_aclkr_pin:120,dev_mcasp11_mcasp_aclkr_pout:120,dev_mcasp11_mcasp_aclkx_pin:120,dev_mcasp11_mcasp_aclkx_pout:120,dev_mcasp11_mcasp_ahclkr_pin:120,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp11_mcasp_ahclkr_pout:120,dev_mcasp11_mcasp_ahclkx_pin:120,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp11_mcasp_ahclkx_pout:120,dev_mcasp11_vbusp_clk:120,dev_mcasp1_aux_clk:[32,45,106,120,135,149],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[106,135,149],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,120,135,149],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,45],dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,45],dev_mcasp1_bus_aux_clk:[74,90],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:74,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:90,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcasp1_bus_mcasp_ahclkr_pin:74,dev_mcasp1_bus_mcasp_ahclkx_pin:74,dev_mcasp1_bus_vbusp_clk:[74,90],dev_mcasp1_mcasp_aclkr_pin:[32,45,106,120,135,149],dev_mcasp1_mcasp_aclkr_pout:[32,45,106,120,135,149],dev_mcasp1_mcasp_aclkx_pin:[32,45,106,120,135,149],dev_mcasp1_mcasp_aclkx_pout:[32,45,106,120,135,149],dev_mcasp1_mcasp_afsr_pout:[32,45,135,149],dev_mcasp1_mcasp_afsx_pout:[32,45,135,149],dev_mcasp1_mcasp_ahclkr_pin:[32,45,106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp1_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin:[32,45,106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp1_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_mcasp1_vbusp_clk:[32,45,106,120,135,149],dev_mcasp2_aux_clk:[32,45,106,120,135,149],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[106,135,149],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[106,120,135,149],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[32,45],dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[32,45],dev_mcasp2_bus_aux_clk:[74,90],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:74,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:90,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcasp2_bus_mcasp_ahclkr_pin:74,dev_mcasp2_bus_mcasp_ahclkx_pin:74,dev_mcasp2_bus_vbusp_clk:[74,90],dev_mcasp2_mcasp_aclkr_pin:[32,45,106,120,135,149],dev_mcasp2_mcasp_aclkr_pout:[32,45,106,120,135,149],dev_mcasp2_mcasp_aclkx_pin:[32,45,106,120,135,149],dev_mcasp2_mcasp_aclkx_pout:[32,45,106,120,135,149],dev_mcasp2_mcasp_afsr_pout:[32,45,135,149],dev_mcasp2_mcasp_afsx_pout:[32,45,135,149],dev_mcasp2_mcasp_ahclkr_pin:[32,45,106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp2_mcasp_ahclkr_pout:[32,45,106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin:[32,45,106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,45,106,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,45,106,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[32,45],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp2_mcasp_ahclkx_pout:[32,45,106,120,135,149],dev_mcasp2_vbusp_clk:[32,45,106,120,135,149],dev_mcasp3_aux_clk:[120,135,149],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[135,149],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[120,135,149],dev_mcasp3_mcasp_aclkr_pin:[120,135,149],dev_mcasp3_mcasp_aclkr_pout:[120,135,149],dev_mcasp3_mcasp_aclkx_pin:[120,135,149],dev_mcasp3_mcasp_aclkx_pout:[120,135,149],dev_mcasp3_mcasp_afsr_pout:[135,149],dev_mcasp3_mcasp_afsx_pout:[135,149],dev_mcasp3_mcasp_ahclkr_pin:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp3_mcasp_ahclkr_pout:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp3_mcasp_ahclkx_pout:[120,135,149],dev_mcasp3_vbusp_clk:[120,135,149],dev_mcasp4_aux_clk:[120,135,149],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[135,149],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[120,135,149],dev_mcasp4_mcasp_aclkr_pin:[120,135,149],dev_mcasp4_mcasp_aclkr_pout:[120,135,149],dev_mcasp4_mcasp_aclkx_pin:[120,135,149],dev_mcasp4_mcasp_aclkx_pout:[120,135,149],dev_mcasp4_mcasp_afsr_pout:[135,149],dev_mcasp4_mcasp_afsx_pout:[135,149],dev_mcasp4_mcasp_ahclkr_pin:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp4_mcasp_ahclkr_pout:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp4_mcasp_ahclkx_pout:[120,135,149],dev_mcasp4_vbusp_clk:[120,135,149],dev_mcasp5_aux_clk:120,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp5_mcasp_aclkr_pin:120,dev_mcasp5_mcasp_aclkr_pout:120,dev_mcasp5_mcasp_aclkx_pin:120,dev_mcasp5_mcasp_aclkx_pout:120,dev_mcasp5_mcasp_ahclkr_pin:120,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp5_mcasp_ahclkr_pout:120,dev_mcasp5_mcasp_ahclkx_pin:120,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp5_mcasp_ahclkx_pout:120,dev_mcasp5_vbusp_clk:120,dev_mcasp6_aux_clk:120,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp6_mcasp_aclkr_pin:120,dev_mcasp6_mcasp_aclkr_pout:120,dev_mcasp6_mcasp_aclkx_pin:120,dev_mcasp6_mcasp_aclkx_pout:120,dev_mcasp6_mcasp_ahclkr_pin:120,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp6_mcasp_ahclkr_pout:120,dev_mcasp6_mcasp_ahclkx_pin:120,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp6_mcasp_ahclkx_pout:120,dev_mcasp6_vbusp_clk:120,dev_mcasp7_aux_clk:120,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp7_mcasp_aclkr_pin:120,dev_mcasp7_mcasp_aclkr_pout:120,dev_mcasp7_mcasp_aclkx_pin:120,dev_mcasp7_mcasp_aclkx_pout:120,dev_mcasp7_mcasp_ahclkr_pin:120,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp7_mcasp_ahclkr_pout:120,dev_mcasp7_mcasp_ahclkx_pin:120,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp7_mcasp_ahclkx_pout:120,dev_mcasp7_vbusp_clk:120,dev_mcasp8_aux_clk:120,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp8_mcasp_aclkr_pin:120,dev_mcasp8_mcasp_aclkr_pout:120,dev_mcasp8_mcasp_aclkx_pin:120,dev_mcasp8_mcasp_aclkx_pout:120,dev_mcasp8_mcasp_ahclkr_pin:120,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp8_mcasp_ahclkr_pout:120,dev_mcasp8_mcasp_ahclkx_pin:120,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp8_mcasp_ahclkx_pout:120,dev_mcasp8_vbusp_clk:120,dev_mcasp9_aux_clk:120,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:120,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:120,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:120,dev_mcasp9_mcasp_aclkr_pin:120,dev_mcasp9_mcasp_aclkr_pout:120,dev_mcasp9_mcasp_aclkx_pin:120,dev_mcasp9_mcasp_aclkx_pout:120,dev_mcasp9_mcasp_ahclkr_pin:120,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp9_mcasp_ahclkr_pout:120,dev_mcasp9_mcasp_ahclkx_pin:120,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:120,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:120,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:120,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:120,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:120,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:120,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:120,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:120,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:120,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:120,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:120,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:120,dev_mcasp9_mcasp_ahclkx_pout:120,dev_mcasp9_vbusp_clk:120,dev_mcrc64_0_clk:[32,45],dev_mcspi0_bus_clkspiref_clk:[74,90],dev_mcspi0_bus_io_clkspii_clk:[74,90],dev_mcspi0_bus_io_clkspio_clk:[74,90],dev_mcspi0_bus_vbusp_clk:[74,90],dev_mcspi0_clkspiref_clk:[32,45,59,106,120,135,149],dev_mcspi0_io_clkspii_clk:[59,135,149],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[59,135,149],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[59,135,149],dev_mcspi0_io_clkspio_clk:[32,45,59,106,120,135,149],dev_mcspi0_vbusp_clk:[32,45,59,106,120,135,149],dev_mcspi1_bus_clkspiref_clk:[74,90],dev_mcspi1_bus_io_clkspii_clk:[74,90],dev_mcspi1_bus_io_clkspio_clk:[74,90],dev_mcspi1_bus_vbusp_clk:[74,90],dev_mcspi1_clkspiref_clk:[32,45,59,106,120,135,149],dev_mcspi1_io_clkspii_clk:[59,135,149],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[59,135,149],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[59,135,149],dev_mcspi1_io_clkspio_clk:[32,45,59,106,120,135,149],dev_mcspi1_vbusp_clk:[32,45,59,106,120,135,149],dev_mcspi2_bus_clkspiref_clk:[74,90],dev_mcspi2_bus_io_clkspii_clk:[74,90],dev_mcspi2_bus_io_clkspio_clk:[74,90],dev_mcspi2_bus_vbusp_clk:[74,90],dev_mcspi2_clkspiref_clk:[32,45,59,106,120,135,149],dev_mcspi2_io_clkspii_clk:[59,135,149],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[59,135,149],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[59,135,149],dev_mcspi2_io_clkspio_clk:[32,45,59,106,120,135,149],dev_mcspi2_vbusp_clk:[32,45,59,106,120,135,149],dev_mcspi3_bus_clkspiref_clk:[74,90],dev_mcspi3_bus_io_clkspii_clk:[74,90],dev_mcspi3_bus_io_clkspio_clk:[74,90],dev_mcspi3_bus_vbusp_clk:[74,90],dev_mcspi3_clkspiref_clk:[59,106,120,135,149],dev_mcspi3_io_clkspii_clk:[59,106,120,135,149],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:59,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[135,149],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[59,106,120,135,149],dev_mcspi3_io_clkspio_clk:[59,106,120,135,149],dev_mcspi3_vbusp_clk:[59,106,120,135,149],dev_mcspi4_bus_clkspiref_clk:[74,90],dev_mcspi4_bus_io_clkspii_clk:90,dev_mcspi4_bus_io_clkspio_clk:90,dev_mcspi4_bus_vbusp_clk:[74,90],dev_mcspi4_clkspiref_clk:[59,106,120,135,149],dev_mcspi4_io_clkspii_clk:[59,106,120,135,149],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:59,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:59,dev_mcspi4_io_clkspio_clk:[59,106,120,135,149],dev_mcspi4_vbusp_clk:[59,106,120,135,149],dev_mcspi5_clkspiref_clk:[106,120,135,149],dev_mcspi5_io_clkspii_clk:[135,149],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[135,149],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[135,149],dev_mcspi5_io_clkspio_clk:[106,120,135,149],dev_mcspi5_vbusp_clk:[106,120,135,149],dev_mcspi6_clkspiref_clk:[106,120,135,149],dev_mcspi6_io_clkspii_clk:[135,149],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[135,149],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[135,149],dev_mcspi6_io_clkspio_clk:[106,120,135,149],dev_mcspi6_vbusp_clk:[106,120,135,149],dev_mcspi7_clkspiref_clk:[106,120,135,149],dev_mcspi7_io_clkspii_clk:[135,149],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[135,149],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[135,149],dev_mcspi7_io_clkspio_clk:[106,120,135,149],dev_mcspi7_vbusp_clk:[106,120,135,149],dev_mcu_adc0_adc_clk:106,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:106,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:106,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:106,dev_mcu_adc0_bus_adc_clk:[74,90],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[74,90],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[74,90],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_adc0_bus_sys_clk:[74,90],dev_mcu_adc0_bus_vbus_clk:[74,90],dev_mcu_adc0_sys_clk:106,dev_mcu_adc0_vbus_clk:106,dev_mcu_adc12_16ffc0_adc_clk:120,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:120,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:120,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:120,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:120,dev_mcu_adc12_16ffc0_sys_clk:120,dev_mcu_adc12_16ffc0_vbus_clk:120,dev_mcu_adc12_16ffc1_adc_clk:120,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:120,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:120,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:120,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:120,dev_mcu_adc12_16ffc1_sys_clk:120,dev_mcu_adc12_16ffc1_vbus_clk:120,dev_mcu_adc12fc_16ffc0_adc_clk:[135,149],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[135,149],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[135,149],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[135,149],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[135,149],dev_mcu_adc12fc_16ffc0_sys_clk:[135,149],dev_mcu_adc12fc_16ffc0_vbus_clk:[135,149],dev_mcu_adc12fc_16ffc1_adc_clk:[135,149],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[135,149],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[135,149],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[135,149],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[135,149],dev_mcu_adc12fc_16ffc1_sys_clk:[135,149],dev_mcu_adc12fc_16ffc1_vbus_clk:[135,149],dev_mcu_adc1_adc_clk:106,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:106,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:106,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:106,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:106,dev_mcu_adc1_bus_adc_clk:[74,90],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[74,90],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[74,90],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_adc1_bus_sys_clk:[74,90],dev_mcu_adc1_bus_vbus_clk:[74,90],dev_mcu_adc1_sys_clk:106,dev_mcu_adc1_vbus_clk:106,dev_mcu_armss0_bus_interface_clk:74,dev_mcu_armss0_cpu0_bus_cpu_clk:[74,90],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[74,90],dev_mcu_armss0_cpu0_bus_interface_clk:[74,90],dev_mcu_armss0_cpu0_bus_interface_phas:[74,90],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_armss0_cpu1_bus_cpu_clk:[74,90],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[74,90],dev_mcu_armss0_cpu1_bus_interface_clk:[74,90],dev_mcu_armss0_cpu1_bus_interface_phas:[74,90],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[74,90],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[74,90],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[74,90],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[74,90],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[74,90],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[74,90],dev_mcu_cpsw0_bus_cppi_clk_clk:[74,90],dev_mcu_cpsw0_bus_cpts_genf0_0:74,dev_mcu_cpsw0_bus_cpts_rft_clk:[74,90],dev_mcu_cpsw0_bus_gmii1_mr_clk:[74,90],dev_mcu_cpsw0_bus_gmii1_mt_clk:[74,90],dev_mcu_cpsw0_bus_gmii_rft_clk:[74,90],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[74,90],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[74,90],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[74,90],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[74,90],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[74,90],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[74,90],dev_mcu_cpsw0_cppi_clk_clk:[106,120,135,149],dev_mcu_cpsw0_cpts_genf0:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[106,120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,135,149],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:106,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_mcu_cpsw0_gmii1_mr_clk:[106,120,135,149],dev_mcu_cpsw0_gmii1_mt_clk:[106,120,135,149],dev_mcu_cpsw0_gmii_rft_clk:[106,120,135,149],dev_mcu_cpsw0_mdio_mdclk_o:[106,120,135,149],dev_mcu_cpsw0_rgmii1_rxc_i:[106,120,135,149],dev_mcu_cpsw0_rgmii1_txc_i:120,dev_mcu_cpsw0_rgmii1_txc_o:[106,120,135,149],dev_mcu_cpsw0_rgmii_mhz_250_clk:[106,120,135,149],dev_mcu_cpsw0_rgmii_mhz_50_clk:[106,120,135,149],dev_mcu_cpsw0_rgmii_mhz_5_clk:[106,120,135,149],dev_mcu_cpsw0_rmii_mhz_50_clk:[106,120,135,149],dev_mcu_cpt2_aggr0_bus_vclk_clk:[74,90],dev_mcu_cpt2_aggr0_vclk_clk:[32,106,120,135,149],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[74,90],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[74,90],dev_mcu_dcc0_bus_dcc_input00_clk:[74,90],dev_mcu_dcc0_bus_dcc_input01_clk:[74,90],dev_mcu_dcc0_bus_dcc_input02_clk:[74,90],dev_mcu_dcc0_bus_dcc_input10_clk:[74,90],dev_mcu_dcc0_bus_vbus_clk:[74,90],dev_mcu_dcc0_dcc_clksrc0_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc1_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc2_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc3_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc4_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc5_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc6_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_clksrc7_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_input00_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_input01_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_input02_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_dcc_input10_clk:[32,45,59,106,120,135,149],dev_mcu_dcc0_vbus_clk:[32,45,59,106,120,135,149],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[74,90],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[74,90],dev_mcu_dcc1_bus_dcc_input00_clk:[74,90],dev_mcu_dcc1_bus_dcc_input01_clk:[74,90],dev_mcu_dcc1_bus_dcc_input02_clk:[74,90],dev_mcu_dcc1_bus_dcc_input10_clk:[74,90],dev_mcu_dcc1_bus_vbus_clk:[74,90],dev_mcu_dcc1_dcc_clksrc0_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_clksrc1_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_clksrc2_clk:[106,120,135,149],dev_mcu_dcc1_dcc_clksrc3_clk:[106,120,135,149],dev_mcu_dcc1_dcc_clksrc4_clk:[106,120,135,149],dev_mcu_dcc1_dcc_clksrc5_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_clksrc6_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_clksrc7_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_input00_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_input01_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_input02_clk:[32,106,120,135,149],dev_mcu_dcc1_dcc_input10_clk:[32,106,120,135,149],dev_mcu_dcc1_vbus_clk:[32,106,120,135,149],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[74,90],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[74,90],dev_mcu_dcc2_bus_dcc_input00_clk:[74,90],dev_mcu_dcc2_bus_dcc_input01_clk:[74,90],dev_mcu_dcc2_bus_dcc_input02_clk:[74,90],dev_mcu_dcc2_bus_dcc_input10_clk:[74,90],dev_mcu_dcc2_bus_vbus_clk:[74,90],dev_mcu_dcc2_dcc_clksrc0_clk:[106,120,135,149],dev_mcu_dcc2_dcc_clksrc1_clk:[106,120,135,149],dev_mcu_dcc2_dcc_clksrc2_clk:[135,149],dev_mcu_dcc2_dcc_clksrc3_clk:[106,120,135,149],dev_mcu_dcc2_dcc_clksrc4_clk:[120,135,149],dev_mcu_dcc2_dcc_clksrc6_clk:[106,120,135,149],dev_mcu_dcc2_dcc_clksrc7_clk:[106,120,135,149],dev_mcu_dcc2_dcc_input00_clk:[106,120,135,149],dev_mcu_dcc2_dcc_input01_clk:[106,120,135,149],dev_mcu_dcc2_dcc_input02_clk:[106,120,135,149],dev_mcu_dcc2_dcc_input10_clk:[106,120,135,149],dev_mcu_dcc2_vbus_clk:[106,120,135,149],dev_mcu_debugss0_bus_atb0_clk:[74,90],dev_mcu_debugss0_bus_atb1_clk:[74,90],dev_mcu_debugss0_bus_atb2_clk:[74,90],dev_mcu_debugss0_bus_atb3_clk:[74,90],dev_mcu_debugss0_bus_cfg_clk:[74,90],dev_mcu_debugss0_bus_dbg_clk:[74,90],dev_mcu_debugss0_bus_sys_clk:[74,90],dev_mcu_ecc_aggr0_bus_aggr_clk:[74,90],dev_mcu_ecc_aggr1_bus_aggr_clk:[74,90],dev_mcu_efuse0_bus_efc0_ctl_fclk:74,dev_mcu_efuse0_bus_efc1_ctl_fclk:74,dev_mcu_efuse0_bus_efc2_ctl_fclk:74,dev_mcu_efuse0_bus_efc3_ctl_fclk:74,dev_mcu_efuse0_bus_vbusp_clk_clk:[74,90],dev_mcu_esm0_bus_clk:[74,90],dev_mcu_esm0_clk:[59,106,120,135,149],dev_mcu_fss0_fsas_0_gclk:[106,120,135,149],dev_mcu_fss0_hyperbus0_bus_cba_clk:[74,90],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[74,90],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[74,90],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[74,90],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:74,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:74,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:74,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[106,120,135,149],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[106,120,135,149],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:74,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:90,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[106,120,135,149],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[106,120,135,149],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:74,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:74,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:90,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[120,135,149],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[120,135,149],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[120,135,149],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[120,135,149],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[120,135,149],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[106,120,135,149],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[120,135,149],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[120,135,149],dev_mcu_gpio0_mmr_clk:[32,45,59],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:[32,45],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,45],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,45],dev_mcu_i2c0_bus_clk:[74,90],dev_mcu_i2c0_bus_piscl:74,dev_mcu_i2c0_bus_pisys_clk:[74,90],dev_mcu_i2c0_clk:[32,45,59,106,120,135,149],dev_mcu_i2c0_piscl:[32,45,59,106,120,135,149],dev_mcu_i2c0_pisys_clk:[32,45,59,106,120,135,149],dev_mcu_i2c0_porscl:[32,45,59,120,135,149],dev_mcu_i2c1_clk:[59,106,120,135,149],dev_mcu_i2c1_piscl:[59,106,120,135,149],dev_mcu_i2c1_pisys_clk:[59,106,120,135,149],dev_mcu_i2c1_porscl:[59,106,120,135,149],dev_mcu_i3c0_i3c_pclk_clk:[106,120,135,149],dev_mcu_i3c0_i3c_scl_di:[106,120,135,149],dev_mcu_i3c0_i3c_scl_do:[106,120,135,149],dev_mcu_i3c0_i3c_sclk_clk:[106,120,135,149],dev_mcu_i3c0_i3c_sda_di:[135,149],dev_mcu_i3c1_i3c_pclk_clk:[106,120,135,149],dev_mcu_i3c1_i3c_scl_di:120,dev_mcu_i3c1_i3c_scl_do:120,dev_mcu_i3c1_i3c_sclk_clk:[106,120,135,149],dev_mcu_m4fss0_cbass_0_clk:[45,59],dev_mcu_m4fss0_core0_dap_clk:[45,59],dev_mcu_m4fss0_core0_vbus_clk:[45,59],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:59,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:59,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:45,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:45,dev_mcu_mcan0_bus_mcanss_cclk_clk:[74,90],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[74,90],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[74,90],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[74,90],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_mcan0_bus_mcanss_hclk_clk:[74,90],dev_mcu_mcan0_mcanss_can_rxd:[135,149],dev_mcu_mcan0_mcanss_cclk_clk:[32,45,106,120,135,149],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,106,120,135,149],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[32,45],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[32,45],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[106,120,135,149],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[106,120,135,149],dev_mcu_mcan0_mcanss_hclk_clk:[32,45,106,120,135,149],dev_mcu_mcan1_bus_mcanss_cclk_clk:[74,90],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[74,90],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[74,90],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[74,90],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_mcan1_bus_mcanss_hclk_clk:[74,90],dev_mcu_mcan1_mcanss_can_rxd:[135,149],dev_mcu_mcan1_mcanss_cclk_clk:[32,45,106,120,135,149],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,106,120,135,149],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,106,120,135,149],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[32,45],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[32,45],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[106,120,135,149],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[106,120,135,149],dev_mcu_mcan1_mcanss_hclk_clk:[32,45,106,120,135,149],dev_mcu_mcrc64_0_clk:[32,45,59],dev_mcu_mcspi0_bus_clkspiref_clk:[74,90],dev_mcu_mcspi0_bus_io_clkspii_clk:[74,90],dev_mcu_mcspi0_bus_io_clkspio_clk:[74,90],dev_mcu_mcspi0_bus_vbusp_clk:[74,90],dev_mcu_mcspi0_clkspiref_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi0_io_clkspii_clk:[59,135,149],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[59,135,149],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[59,135,149],dev_mcu_mcspi0_io_clkspio_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi0_vbusp_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi1_bus_clkspiref_clk:[74,90],dev_mcu_mcspi1_bus_io_clkspii_clk:[74,90],dev_mcu_mcspi1_bus_io_clkspio_clk:[74,90],dev_mcu_mcspi1_bus_vbusp_clk:[74,90],dev_mcu_mcspi1_clkspiref_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi1_io_clkspii_clk:[59,106,120,135,149],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:59,dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[135,149],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[106,120,135,149],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:59,dev_mcu_mcspi1_io_clkspio_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi1_vbusp_clk:[32,45,59,106,120,135,149],dev_mcu_mcspi2_bus_clkspiref_clk:[74,90],dev_mcu_mcspi2_bus_io_clkspii_clk:90,dev_mcu_mcspi2_bus_io_clkspio_clk:90,dev_mcu_mcspi2_bus_vbusp_clk:[74,90],dev_mcu_mcspi2_clkspiref_clk:[106,120,135,149],dev_mcu_mcspi2_io_clkspii_clk:[106,120,135,149],dev_mcu_mcspi2_io_clkspio_clk:[106,120,135,149],dev_mcu_mcspi2_vbusp_clk:[106,120,135,149],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:[32,45],dev_mcu_mcu_gpiomux_introuter0_intr_clk:59,dev_mcu_msram0_bus_cclk_clk:[74,90],dev_mcu_msram0_bus_vclk_clk:[74,90],dev_mcu_navss0_bus_cpsw0clk:[74,90],dev_mcu_navss0_bus_modss_vd2clk:[74,90],dev_mcu_navss0_bus_pdma_mcu1clk:[74,90],dev_mcu_navss0_bus_udmass_vd2clk:74,dev_mcu_navss0_intr_0_intr_clk:[106,120],dev_mcu_navss0_intr_router_0_intr_clk:[135,149],dev_mcu_navss0_mcrc_0_clk:[106,120,135,149],dev_mcu_navss0_modss_vd2clk:[106,120,135,149],dev_mcu_navss0_proxy0_clk_clk:[106,120,135,149],dev_mcu_navss0_ringacc0_sys_clk:[106,120,135,149],dev_mcu_navss0_udmap_0_sys_clk:[106,120,135,149],dev_mcu_navss0_udmass_inta_0_sys_clk:[106,120,135,149],dev_mcu_navss0_udmass_vd2clk:[106,120,135,149],dev_mcu_pbist0_bus_clk1_clk:[74,90],dev_mcu_pbist0_bus_clk2_clk:[74,90],dev_mcu_pbist0_bus_clk4_clk:[74,90],dev_mcu_pbist0_clk1_clk:[106,135,149],dev_mcu_pbist0_clk2_clk:[106,135,149],dev_mcu_pbist0_clk3_clk:[106,135,149],dev_mcu_pbist0_clk4_clk:[106,135,149],dev_mcu_pbist0_clk5_clk:[106,135,149],dev_mcu_pbist0_clk6_clk:[106,135,149],dev_mcu_pbist0_clk7_clk:[106,135,149],dev_mcu_pbist0_clk8_clk:[32,106,135,149],dev_mcu_pbist1_clk1_clk:[106,135,149],dev_mcu_pbist1_clk2_clk:[106,135,149],dev_mcu_pbist1_clk3_clk:[106,135,149],dev_mcu_pbist1_clk4_clk:[106,135,149],dev_mcu_pbist1_clk5_clk:[106,135,149],dev_mcu_pbist1_clk6_clk:[106,135,149],dev_mcu_pbist1_clk7_clk:[106,135,149],dev_mcu_pbist1_clk8_clk:[106,135,149],dev_mcu_pbist2_clk1_clk:106,dev_mcu_pbist2_clk2_clk:106,dev_mcu_pbist2_clk3_clk:106,dev_mcu_pbist2_clk4_clk:106,dev_mcu_pbist2_clk5_clk:106,dev_mcu_pbist2_clk6_clk:106,dev_mcu_pbist2_clk7_clk:106,dev_mcu_pbist2_clk8_clk:[106,135,149],dev_mcu_pdma0_bus_vclk:[74,90],dev_mcu_pdma1_bus_vclk:[74,90],dev_mcu_pll_mmr0_bus_vbusp_clk:[74,90],dev_mcu_psc0_clk:59,dev_mcu_psc0_slow_clk:59,dev_mcu_psram0_bus_clk_clk:[74,90],dev_mcu_r5fss0_core0_cpu0_clk:32,dev_mcu_r5fss0_core0_cpu_clk:[106,120,135,149],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[106,120,135,149],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[106,120,135,149],dev_mcu_r5fss0_core0_interface0_clk:32,dev_mcu_r5fss0_core0_interface_clk:[106,120,135,149],dev_mcu_r5fss0_core0_interface_phas:[106,120,135,149],dev_mcu_r5fss0_core1_cpu_clk:[106,120,135,149],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[106,120,135,149],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[106,120,135,149],dev_mcu_r5fss0_core1_interface_clk:[106,120,135,149],dev_mcu_r5fss0_core1_interface_phas:[106,120,135,149],dev_mcu_rom0_bus_clk_clk:[74,90],dev_mcu_rti0_bus_rti_clk:[74,90],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_rti0_bus_vbusp_clk:[74,90],dev_mcu_rti0_rti_clk:[32,45,59,106,120,135,149],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,59],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:45,dev_mcu_rti0_vbusp_clk:[32,45,59,106,120,135,149],dev_mcu_rti1_bus_rti_clk:[74,90],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_rti1_bus_vbusp_clk:[74,90],dev_mcu_rti1_rti_clk:[106,120,135,149],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_rti1_vbusp_clk:[106,120,135,149],dev_mcu_sa2_ul0_pka_in_clk:[106,120],dev_mcu_sa2_ul0_x1_clk:[106,120],dev_mcu_sa2_ul0_x2_clk:[106,120],dev_mcu_sa3_ss0_dmss_eccaggr_0_x1_clk:149,dev_mcu_sa3_ss0_intaggr_0_x1_clk:149,dev_mcu_sa3_ss0_pktdma_0_x1_clk:149,dev_mcu_sa3_ss0_ringacc_0_x1_clk:149,dev_mcu_sa3_ss0_sa_ul_0_pka_in_clk:149,dev_mcu_sa3_ss0_sa_ul_0_x1_clk:149,dev_mcu_sa3_ss0_sa_ul_0_x2_clk:149,dev_mcu_sec_mmr0_bus_vbusp_clk:[74,90],dev_mcu_timer0_bus_timer_hclk_clk:[74,90],dev_mcu_timer0_bus_timer_tclk_clk:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_timer0_timer_hclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer0_timer_pwm:[32,45,59,106,120,135,149],dev_mcu_timer0_timer_tclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,59],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[45,59],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120,135,149],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:59,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[106,135,149],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:45,dev_mcu_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:32,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,45],dev_mcu_timer1_bus_timer_hclk_clk:[74,90],dev_mcu_timer1_bus_timer_tclk_clk:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_timer1_clksel_vd_clk:[106,120],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:106,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer1_timer_hclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer1_timer_pwm:[32,45,59],dev_mcu_timer1_timer_tclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[32,106,120,135,149],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[45,59],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:59,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[106,120,135,149],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1:32,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:45,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer2_bus_timer_hclk_clk:[74,90],dev_mcu_timer2_bus_timer_tclk_clk:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_timer2_timer_hclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer2_timer_pwm:[32,45,59,106,120,135,149],dev_mcu_timer2_timer_tclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,59],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[45,59],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120,135,149],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:59,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[106,135,149],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:45,dev_mcu_timer2_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:32,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[32,45],dev_mcu_timer3_bus_timer_hclk_clk:[74,90],dev_mcu_timer3_bus_timer_tclk_clk:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:74,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_mcu_timer3_clksel_vd_clk:[106,120],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:106,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer3_timer_hclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer3_timer_pwm:[32,45,59],dev_mcu_timer3_timer_tclk_clk:[32,45,59,106,120,135,149],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[32,106,120,135,149],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[45,59],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:59,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[106,120,135,149],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3:32,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:45,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:45,dev_mcu_timer4_timer_hclk_clk:[106,120,135,149],dev_mcu_timer4_timer_pwm:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120,135,149],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[106,135,149],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer5_clksel_vd_clk:[106,120],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:106,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer5_timer_hclk_clk:[106,120,135,149],dev_mcu_timer5_timer_tclk_clk:[106,120,135,149],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[106,120,135,149],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[106,120,135,149],dev_mcu_timer6_timer_hclk_clk:[106,120,135,149],dev_mcu_timer6_timer_pwm:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120,135,149],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[106,135,149],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer7_clksel_vd_clk:[106,120],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:106,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer7_timer_hclk_clk:[106,120,135,149],dev_mcu_timer7_timer_tclk_clk:[106,120,135,149],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[106,120,135,149],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[106,120,135,149],dev_mcu_timer8_timer_hclk_clk:[106,120,135,149],dev_mcu_timer8_timer_pwm:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120,135,149],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[106,135,149],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer9_clksel_vd_clk:[106,120],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[106,120],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[106,120],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:106,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:120,dev_mcu_timer9_timer_hclk_clk:[106,120,135,149],dev_mcu_timer9_timer_tclk_clk:[106,120,135,149],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[106,120,135,149],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[106,120,135,149],dev_mcu_uart0_bus_fclk_clk:[74,90],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[74,90],dev_mcu_uart0_bus_vbusp_clk:[74,90],dev_mcu_uart0_fclk_clk:[32,45,59,106,120,135,149],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[106,120,135,149],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:106,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[120,135,149],dev_mcu_uart0_vbusp_clk:[32,45,59,106,120,135,149],dev_mcu_uart1_fclk_clk:59,dev_mcu_uart1_vbusp_clk:59,dev_mlb0_mlbss_amlb_clk:120,dev_mlb0_mlbss_hclk_clk:120,dev_mlb0_mlbss_mlb_clk:120,dev_mlb0_mlbss_pclk_clk:120,dev_mlb0_mlbss_sclk_clk:120,dev_mmcsd0_bus_emmcsdss_vbus_clk:[74,90],dev_mmcsd0_bus_emmcsdss_xin_clk:[74,90],dev_mmcsd0_emmcsdss_io_clk_i:[32,45],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:[32,45],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:[32,45],dev_mmcsd0_emmcsdss_io_clk_o:[32,45],dev_mmcsd0_emmcsdss_vbus_clk:[32,45],dev_mmcsd0_emmcsdss_xin_clk:[32,45],dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,45],dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,45],dev_mmcsd0_emmcss_io_clk:120,dev_mmcsd0_emmcss_vbus_clk:[59,106,120,135,149],dev_mmcsd0_emmcss_xin_clk:[59,106,120,135,149],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[106,120,135,149],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[106,120,135,149],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[59,120,135,149],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[106,120,135,149],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:106,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:59,dev_mmcsd1_bus_emmcsdss_vbus_clk:[74,90],dev_mmcsd1_bus_emmcsdss_xin_clk:[74,90],dev_mmcsd1_emmcsdss_io_clk_i:[32,45,59,106,120,135,149],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:[32,45],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[32,45,59],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:59,dev_mmcsd1_emmcsdss_io_clk_o:[32,45,59,106,120,135,149],dev_mmcsd1_emmcsdss_vbus_clk:[32,45,59,106,120,135,149],dev_mmcsd1_emmcsdss_xin_clk:[32,45,59,106,120,135,149],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[106,120,135,149],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[106,120,135,149],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,45,59,120,135,149],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[106,120,135,149],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:106,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,45,59],dev_mmcsd2_emmcsdss_io_clk_i:[32,45,120],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:[32,45],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:[32,45],dev_mmcsd2_emmcsdss_io_clk_o:[32,45,120],dev_mmcsd2_emmcsdss_vbus_clk:[32,45,120],dev_mmcsd2_emmcsdss_xin_clk:[32,45,120],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:120,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:120,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,45,120],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:120,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,45],dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:74,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:74,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:74,dev_navss0_bcdma_0_clk:[135,149],dev_navss0_bus_cpts0_genf2_0:[74,90],dev_navss0_bus_cpts0_genf3_0:[74,90],dev_navss0_bus_cpts0_genf4_0:[74,90],dev_navss0_bus_cpts0_genf5_0:[74,90],dev_navss0_bus_icss_g0clk:[74,90],dev_navss0_bus_icss_g1clk:[74,90],dev_navss0_bus_icss_g2clk:[74,90],dev_navss0_bus_modss_vd2clk:74,dev_navss0_bus_msmc0clk:[74,90],dev_navss0_bus_nbss_vclk:[74,90],dev_navss0_bus_nbss_vd2clk:[74,90],dev_navss0_bus_pdma_main1clk:[74,90],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[74,90],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[74,90],dev_navss0_bus_udmass_vd2clk:74,dev_navss0_cpts0_genf2:[106,120,135,149],dev_navss0_cpts0_genf3:[106,120,135,149],dev_navss0_cpts0_genf4:106,dev_navss0_cpts_0_rclk:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[106,120,135,149],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:106,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,135,149],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:106,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_navss0_cpts_0_ts_genf0:[106,120,135,149],dev_navss0_cpts_0_ts_genf1:[106,120,135,149],dev_navss0_cpts_0_vbusp_gclk:[106,120,135,149],dev_navss0_dti_0_clk_clk:[106,120],dev_navss0_dti_0_ext0_dti_clk_clk:120,dev_navss0_dti_0_ext1_dti_clk_clk:120,dev_navss0_dti_0_ext2_dti_clk_clk:120,dev_navss0_dti_0_ext3_dti_clk_clk:120,dev_navss0_intr_0_intr_clk:[135,149],dev_navss0_intr_router_0_intr_clk:[106,120],dev_navss0_mailbox1_0_vclk_clk:[135,149],dev_navss0_mailbox1_10_vclk_clk:[135,149],dev_navss0_mailbox1_11_vclk_clk:[135,149],dev_navss0_mailbox1_1_vclk_clk:[135,149],dev_navss0_mailbox1_2_vclk_clk:[135,149],dev_navss0_mailbox1_3_vclk_clk:[135,149],dev_navss0_mailbox1_4_vclk_clk:[135,149],dev_navss0_mailbox1_5_vclk_clk:[135,149],dev_navss0_mailbox1_6_vclk_clk:[135,149],dev_navss0_mailbox1_7_vclk_clk:[135,149],dev_navss0_mailbox1_8_vclk_clk:[135,149],dev_navss0_mailbox1_9_vclk_clk:[135,149],dev_navss0_mailbox_0_vclk_clk:[106,120,135,149],dev_navss0_mailbox_10_vclk_clk:[106,120,135,149],dev_navss0_mailbox_11_vclk_clk:[106,120,135,149],dev_navss0_mailbox_1_vclk_clk:[106,120,135,149],dev_navss0_mailbox_2_vclk_clk:[106,120,135,149],dev_navss0_mailbox_3_vclk_clk:[106,120,135,149],dev_navss0_mailbox_4_vclk_clk:[106,120,135,149],dev_navss0_mailbox_5_vclk_clk:[106,120,135,149],dev_navss0_mailbox_6_vclk_clk:[106,120,135,149],dev_navss0_mailbox_7_vclk_clk:[106,120,135,149],dev_navss0_mailbox_8_vclk_clk:[106,120,135,149],dev_navss0_mailbox_9_vclk_clk:[106,120,135,149],dev_navss0_mcrc_0_clk:[106,120,135,149],dev_navss0_modss_inta_0_sys_clk:[106,135,149],dev_navss0_modss_inta_1_sys_clk:[106,135,149],dev_navss0_modss_intaggr_0_sys_clk:120,dev_navss0_modss_intaggr_1_sys_clk:120,dev_navss0_modss_vd2clk:[106,120,135,149],dev_navss0_proxy_0_clk_clk:[106,120,135,149],dev_navss0_pvu_0_clk_clk:[120,135,149],dev_navss0_pvu_1_clk_clk:[120,135,149],dev_navss0_pvu_2_clk_clk:120,dev_navss0_ringacc_0_sys_clk:[106,120,135,149],dev_navss0_spinlock_0_clk:[106,120,135,149],dev_navss0_tbu_0_clk_clk:[106,120],dev_navss0_tcu_0_clk_clk:120,dev_navss0_timermgr_0_eon_tick_evt:[106,120,135,149],dev_navss0_timermgr_0_vclk_clk:[106,120,135,149],dev_navss0_timermgr_1_eon_tick_evt:[106,120,135,149],dev_navss0_timermgr_1_vclk_clk:[106,120,135,149],dev_navss0_udmap_0_sys_clk:[106,120,135,149],dev_navss0_udmass_inta_0_sys_clk:[106,135,149],dev_navss0_udmass_intaggr_0_sys_clk:120,dev_navss0_udmass_vd2clk:[106,120,135,149],dev_navss0_virtss_vd2clk:[106,120,135,149],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:74,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:74,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[74,90],dev_pbist0_bus_clk1_clk:[74,90],dev_pbist0_bus_clk2_clk:[74,90],dev_pbist0_bus_clk4_clk:[74,90],dev_pbist0_clk1_clk:106,dev_pbist0_clk2_clk:106,dev_pbist0_clk3_clk:106,dev_pbist0_clk4_clk:106,dev_pbist0_clk5_clk:106,dev_pbist0_clk6_clk:106,dev_pbist0_clk7_clk:106,dev_pbist0_clk8_clk:[32,45,59,106,135,149],dev_pbist0_tclk_clk:[32,45],dev_pbist10_clk8_clk:[135,149],dev_pbist11_clk7_clk:[135,149],dev_pbist14_clk8_clk:149,dev_pbist1_bus_clk1_clk:[74,90],dev_pbist1_bus_clk2_clk:[74,90],dev_pbist1_bus_clk4_clk:[74,90],dev_pbist1_clk1_clk:106,dev_pbist1_clk2_clk:106,dev_pbist1_clk3_clk:106,dev_pbist1_clk4_clk:106,dev_pbist1_clk5_clk:106,dev_pbist1_clk6_clk:106,dev_pbist1_clk7_clk:106,dev_pbist1_clk8_clk:[45,59,106,135,149],dev_pbist1_tclk_clk:45,dev_pbist2_clk1_clk:106,dev_pbist2_clk2_clk:106,dev_pbist2_clk3_clk:106,dev_pbist2_clk4_clk:106,dev_pbist2_clk5_clk:106,dev_pbist2_clk6_clk:106,dev_pbist2_clk7_clk:106,dev_pbist2_clk8_clk:[59,106,135,149],dev_pbist3_clk8_clk:[32,59,135,149],dev_pbist4_clk8_clk:[135,149],dev_pbist5_clk8_clk:[135,149],dev_pcie0_bus_pcie_cba_clk:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[74,90],dev_pcie0_bus_pcie_txi0_clk:[74,90],dev_pcie0_bus_pcie_txr0_clk:[74,90],dev_pcie0_bus_pcie_txr1_clk:[74,90],dev_pcie0_pcie_cba_clk:[59,120,149],dev_pcie0_pcie_cpts_rclk_clk:[59,120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[59,120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[59,120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[59,120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,149],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:120,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_pcie0_pcie_lane0_refclk:[59,120,149],dev_pcie0_pcie_lane0_rxclk:[59,120,149],dev_pcie0_pcie_lane0_rxfclk:[59,120,149],dev_pcie0_pcie_lane0_txclk:[59,120,149],dev_pcie0_pcie_lane0_txfclk:[59,120,149],dev_pcie0_pcie_lane0_txmclk:[59,120,149],dev_pcie0_pcie_lane1_refclk:[120,149],dev_pcie0_pcie_lane1_rxclk:[120,149],dev_pcie0_pcie_lane1_rxfclk:[120,149],dev_pcie0_pcie_lane1_txclk:[120,149],dev_pcie0_pcie_lane1_txfclk:[120,149],dev_pcie0_pcie_lane1_txmclk:[120,149],dev_pcie0_pcie_lane2_refclk:149,dev_pcie0_pcie_lane2_rxclk:149,dev_pcie0_pcie_lane2_rxfclk:149,dev_pcie0_pcie_lane2_txclk:149,dev_pcie0_pcie_lane2_txfclk:149,dev_pcie0_pcie_lane2_txmclk:149,dev_pcie0_pcie_lane3_refclk:149,dev_pcie0_pcie_lane3_rxclk:149,dev_pcie0_pcie_lane3_rxfclk:149,dev_pcie0_pcie_lane3_txclk:149,dev_pcie0_pcie_lane3_txfclk:149,dev_pcie0_pcie_lane3_txmclk:149,dev_pcie0_pcie_pm_clk:[59,120,149],dev_pcie1_bus_pcie_cba_clk:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[74,90],dev_pcie1_bus_pcie_txi0_clk:[74,90],dev_pcie1_bus_pcie_txr0_clk:[74,90],dev_pcie1_pcie_cba_clk:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[106,120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,135,149],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:106,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_pcie1_pcie_lane0_refclk:[106,120,135,149],dev_pcie1_pcie_lane0_rxclk:[106,120,135,149],dev_pcie1_pcie_lane0_rxfclk:[106,120,135,149],dev_pcie1_pcie_lane0_txclk:[106,120,135,149],dev_pcie1_pcie_lane0_txfclk:[106,120,135,149],dev_pcie1_pcie_lane0_txmclk:[106,120,135,149],dev_pcie1_pcie_lane1_refclk:[106,120,135,149],dev_pcie1_pcie_lane1_rxclk:[106,120,135,149],dev_pcie1_pcie_lane1_rxfclk:[106,120,135,149],dev_pcie1_pcie_lane1_txclk:[106,120,135,149],dev_pcie1_pcie_lane1_txfclk:[106,120,135,149],dev_pcie1_pcie_lane1_txmclk:[106,120,135,149],dev_pcie1_pcie_lane2_refclk:[106,135,149],dev_pcie1_pcie_lane2_rxclk:[106,135,149],dev_pcie1_pcie_lane2_rxfclk:[106,135,149],dev_pcie1_pcie_lane2_txclk:[106,135,149],dev_pcie1_pcie_lane2_txfclk:[106,135,149],dev_pcie1_pcie_lane2_txmclk:[106,135,149],dev_pcie1_pcie_lane3_refclk:[106,135,149],dev_pcie1_pcie_lane3_rxclk:[106,135,149],dev_pcie1_pcie_lane3_rxfclk:[106,135,149],dev_pcie1_pcie_lane3_txclk:[106,135,149],dev_pcie1_pcie_lane3_txfclk:[106,135,149],dev_pcie1_pcie_lane3_txmclk:[106,135,149],dev_pcie1_pcie_pm_clk:[106,120,135,149],dev_pcie2_pcie_cba_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,149],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:120,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_pcie2_pcie_lane0_refclk:[120,149],dev_pcie2_pcie_lane0_rxclk:[120,149],dev_pcie2_pcie_lane0_rxfclk:[120,149],dev_pcie2_pcie_lane0_txclk:[120,149],dev_pcie2_pcie_lane0_txfclk:[120,149],dev_pcie2_pcie_lane0_txmclk:[120,149],dev_pcie2_pcie_lane1_refclk:[120,149],dev_pcie2_pcie_lane1_rxclk:[120,149],dev_pcie2_pcie_lane1_rxfclk:[120,149],dev_pcie2_pcie_lane1_txclk:[120,149],dev_pcie2_pcie_lane1_txfclk:[120,149],dev_pcie2_pcie_lane1_txmclk:[120,149],dev_pcie2_pcie_pm_clk:[120,149],dev_pcie3_pcie_cba_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[120,149],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:120,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:149,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:149,dev_pcie3_pcie_lane0_refclk:[120,149],dev_pcie3_pcie_lane0_rxclk:[120,149],dev_pcie3_pcie_lane0_rxfclk:[120,149],dev_pcie3_pcie_lane0_txclk:[120,149],dev_pcie3_pcie_lane0_txfclk:[120,149],dev_pcie3_pcie_lane0_txmclk:[120,149],dev_pcie3_pcie_lane1_refclk:[120,149],dev_pcie3_pcie_lane1_rxclk:[120,149],dev_pcie3_pcie_lane1_rxfclk:[120,149],dev_pcie3_pcie_lane1_txclk:[120,149],dev_pcie3_pcie_lane1_txfclk:[120,149],dev_pcie3_pcie_lane1_txmclk:[120,149],dev_pcie3_pcie_pm_clk:[120,149],dev_pdma0_bus_vclk:[74,90],dev_pdma1_bus_vclk:[74,90],dev_pdma_debug0_bus_vclk:[74,90],dev_pll_mmr0_bus_vbusp_clk:[74,90],dev_pllctrl0_bus_pll_clkout_clk:[74,90],dev_pllctrl0_bus_pll_refclk_clk:[74,90],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_pllctrl0_bus_vbus_slv_refclk_clk:[74,90],dev_pru_icssg0_bus_core_clk:[74,90],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[74,90],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg0_bus_iep_clk:[74,90],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[74,90],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[74,90],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[74,90],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[74,90],dev_pru_icssg0_bus_uclk_clk:[74,90],dev_pru_icssg0_bus_vclk_clk:[74,90],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[74,90],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[74,90],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[74,90],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[74,90],dev_pru_icssg0_core_clk:[59,120],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[59,120],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:120,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:59,dev_pru_icssg0_iep_clk:[59,120],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[59,120],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[59,120],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:120,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[59,120],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:120,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:120,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[59,120],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:120,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:59,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:59,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_pru_icssg0_pr1_mdio_mdclk_o:[59,120],dev_pru_icssg0_pr1_rgmii0_rxc_i:[59,120],dev_pru_icssg0_pr1_rgmii0_txc_i:[59,120],dev_pru_icssg0_pr1_rgmii0_txc_o:[59,120],dev_pru_icssg0_pr1_rgmii1_rxc_i:[59,120],dev_pru_icssg0_pr1_rgmii1_txc_i:[59,120],dev_pru_icssg0_pr1_rgmii1_txc_o:[59,120],dev_pru_icssg0_rgmii_mhz_250_clk:[59,120],dev_pru_icssg0_rgmii_mhz_50_clk:[59,120],dev_pru_icssg0_rgmii_mhz_5_clk:[59,120],dev_pru_icssg0_uclk_clk:[59,120],dev_pru_icssg0_vclk_clk:[59,120],dev_pru_icssg1_bus_core_clk:[74,90],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[74,90],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg1_bus_iep_clk:[74,90],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[74,90],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[74,90],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[74,90],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[74,90],dev_pru_icssg1_bus_uclk_clk:[74,90],dev_pru_icssg1_bus_vclk_clk:[74,90],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[74,90],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[74,90],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[74,90],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[74,90],dev_pru_icssg1_core_clk:[59,120],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[59,120],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:120,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:59,dev_pru_icssg1_iep_clk:[59,120],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[59,120],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[59,120],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:120,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[59,120],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:120,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:120,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[59,120],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:120,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:59,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:59,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:59,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:120,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:120,dev_pru_icssg1_pr1_mdio_mdclk_o:[59,120],dev_pru_icssg1_pr1_rgmii0_rxc_i:[59,120],dev_pru_icssg1_pr1_rgmii0_txc_i:[59,120],dev_pru_icssg1_pr1_rgmii0_txc_o:[59,120],dev_pru_icssg1_pr1_rgmii1_rxc_i:[59,120],dev_pru_icssg1_pr1_rgmii1_txc_i:[59,120],dev_pru_icssg1_pr1_rgmii1_txc_o:[59,120],dev_pru_icssg1_rgmii_mhz_250_clk:[59,120],dev_pru_icssg1_rgmii_mhz_50_clk:[59,120],dev_pru_icssg1_rgmii_mhz_5_clk:[59,120],dev_pru_icssg1_serdes0_refclk:120,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:120,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:120,dev_pru_icssg1_serdes0_rxclk:120,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:120,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:120,dev_pru_icssg1_serdes0_rxfclk:120,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:120,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:120,dev_pru_icssg1_serdes0_txclk:120,dev_pru_icssg1_serdes0_txfclk:120,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:120,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:120,dev_pru_icssg1_serdes0_txmclk:120,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:120,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:120,dev_pru_icssg1_serdes1_refclk:120,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:120,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:120,dev_pru_icssg1_serdes1_rxclk:120,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:120,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:120,dev_pru_icssg1_serdes1_rxfclk:120,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:120,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:120,dev_pru_icssg1_serdes1_txclk:120,dev_pru_icssg1_serdes1_txfclk:120,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:120,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:120,dev_pru_icssg1_serdes1_txmclk:120,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:120,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:120,dev_pru_icssg1_uclk_clk:[59,120],dev_pru_icssg1_vclk_clk:[59,120],dev_pru_icssg2_bus_core_clk:[74,90],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[74,90],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg2_bus_iep_clk:[74,90],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[74,90],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[74,90],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:74,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:74,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:74,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:74,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[74,90],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[74,90],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[74,90],dev_pru_icssg2_bus_uclk_clk:[74,90],dev_pru_icssg2_bus_vclk_clk:[74,90],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[74,90],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[74,90],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[74,90],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[74,90],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[74,90],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[74,90],dev_psc0_bus_clk:[74,90],dev_psc0_bus_slow_clk:[74,90],dev_psc0_clk:[32,45,59,106,120,135,149],dev_psc0_fw_0_clk:[32,45],dev_psc0_slow_clk:[32,45,59,106,120,135,149],dev_psramecc0_bus_clk_clk:[74,90],dev_r5fss0_core0_cpu_clk:[32,45,59,106,120,135,149],dev_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_r5fss0_core0_cpu_clk_parent_hsdiv2_16fft_main_15_hsdivout2_clk:32,dev_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_r5fss0_core0_interface_clk:[32,45,59,106,120,135,149],dev_r5fss0_core0_interface_phas:[106,120],dev_r5fss0_core1_cpu_clk:[59,106,120,135,149],dev_r5fss0_core1_interface_clk:[59,106,120,135,149],dev_r5fss0_core1_interface_phas:[106,120],dev_r5fss0_introuter0_intr_clk:120,dev_r5fss1_core0_cpu_clk:[59,120,135,149],dev_r5fss1_core0_interface_clk:[59,120,135,149],dev_r5fss1_core0_interface_phas:120,dev_r5fss1_core1_cpu_clk:[59,120,135,149],dev_r5fss1_core1_interface_clk:[59,120,135,149],dev_r5fss1_core1_interface_phas:120,dev_r5fss1_introuter0_intr_clk:120,dev_r5fss2_core0_cpu_clk:149,dev_r5fss2_core0_interface_clk:149,dev_r5fss2_core1_cpu_clk:149,dev_r5fss2_core1_interface_clk:149,dev_rti0_bus_rti_clk:[74,90],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[74,90],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_rti0_bus_vbusp_clk:[74,90],dev_rti0_rti_clk:[32,45,59,106,120,135,149],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,120,135,149],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,120,135,149],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,120,135,149],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,59],dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:45,dev_rti0_vbusp_clk:[32,45,59,106,120,135,149],dev_rti10_rti_clk:59,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:59,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti10_vbusp_clk:59,dev_rti11_rti_clk:59,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:59,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti11_vbusp_clk:59,dev_rti15_rti_clk:[45,120,135,149],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[120,135,149],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[120,135,149],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[120,135,149],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:45,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[45,120,135,149],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:45,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:45,dev_rti15_vbusp_clk:[45,120,135,149],dev_rti16_rti_clk:[120,135,149],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[120,135,149],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[120,135,149],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[120,135,149],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti16_vbusp_clk:[120,135,149],dev_rti17_rti_clk:[135,149],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[135,149],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,149],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,149],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,149],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[135,149],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[135,149],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti17_vbusp_clk:[135,149],dev_rti18_rti_clk:149,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti18_vbusp_clk:149,dev_rti19_rti_clk:149,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti19_vbusp_clk:149,dev_rti1_bus_rti_clk:[74,90],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[74,90],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_rti1_bus_vbusp_clk:[74,90],dev_rti1_rti_clk:[32,45,59,106,120,135,149],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,120,135,149],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,120,135,149],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,120,135,149],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[32,59],dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:45,dev_rti1_vbusp_clk:[32,45,59,106,120,135,149],dev_rti24_rti_clk:120,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:120,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:120,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:120,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:120,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:120,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:120,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti24_vbusp_clk:120,dev_rti25_rti_clk:120,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:120,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:120,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:120,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:120,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:120,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:120,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti25_vbusp_clk:120,dev_rti28_rti_clk:[106,120,135,149],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,120,135,149],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,120,135,149],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,120,135,149],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti28_vbusp_clk:[106,120,135,149],dev_rti29_rti_clk:[106,120,135,149],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[106,120,135,149],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[106,120,135,149],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[106,120,135,149],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:106,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_rti29_vbusp_clk:[106,120,135,149],dev_rti2_bus_rti_clk:[74,90],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[74,90],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_rti2_bus_vbusp_clk:[74,90],dev_rti2_rti_clk:[32,45,149],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,149],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti2_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:45,dev_rti2_vbusp_clk:[32,45,149],dev_rti30_rti_clk:[120,135,149],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[120,135,149],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[120,135,149],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[120,135,149],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti30_vbusp_clk:[120,135,149],dev_rti31_rti_clk:[120,135,149],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[120,135,149],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[120,135,149],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[120,135,149],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[135,149],dev_rti31_vbusp_clk:[120,135,149],dev_rti32_rti_clk:149,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti32_vbusp_clk:149,dev_rti33_rti_clk:149,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti33_vbusp_clk:149,dev_rti3_bus_rti_clk:[74,90],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[74,90],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[74,90],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[74,90],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_rti3_bus_vbusp_clk:[74,90],dev_rti3_rti_clk:[32,45,149],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45,149],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti3_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:45,dev_rti3_vbusp_clk:[32,45,149],dev_rti4_rti_clk:[32,149],dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti4_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:[32,149],dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti4_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_rti4_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti4_vbusp_clk:[32,149],dev_rti5_rti_clk:149,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti5_vbusp_clk:149,dev_rti6_rti_clk:149,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti6_vbusp_clk:149,dev_rti7_rti_clk:149,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:149,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:149,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:149,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:149,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:149,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:149,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:149,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:149,dev_rti7_vbusp_clk:149,dev_rti8_rti_clk:59,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:59,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti8_vbusp_clk:59,dev_rti9_rti_clk:59,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:59,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:59,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:59,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_rti9_vbusp_clk:59,dev_sa2_cpsw_psilss0_main_2_clk:[135,149],dev_sa2_cpsw_psilss0_main_clk:[135,149],dev_sa2_ul0_bus_pka_in_clk:[74,90],dev_sa2_ul0_bus_x1_clk:[74,90],dev_sa2_ul0_bus_x2_clk:[74,90],dev_sa2_ul0_pka_in_clk:[59,120,135,149],dev_sa2_ul0_x1_clk:[59,120,135,149],dev_sa2_ul0_x2_clk:[59,120,135,149],dev_serdes0_bus_clk:[74,90],dev_serdes0_bus_ip2_ln0_txrclk:[74,90],dev_serdes0_bus_ip3_ln0_txrclk:[74,90],dev_serdes0_bus_li_refclk:[74,90],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[74,90],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[74,90],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[74,90],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_serdes0_bus_ln0_rxclk:[74,90],dev_serdes0_bus_ln0_txclk:[74,90],dev_serdes0_bus_refclkpn:74,dev_serdes0_bus_refclkpp:74,dev_serdes1_bus_clk:[74,90],dev_serdes1_bus_ip1_ln0_txrclk:[74,90],dev_serdes1_bus_ip2_ln0_txrclk:[74,90],dev_serdes1_bus_ip3_ln0_txrclk:[74,90],dev_serdes1_bus_ln0_rxclk:[74,90],dev_serdes1_bus_ln0_txclk:[74,90],dev_serdes1_bus_refclkpn:74,dev_serdes1_bus_refclkpp:74,dev_serdes1_bus_ri_refclk:[74,90],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[74,90],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[74,90],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[74,90],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_serdes_10g0_clk:[59,120,135,149],dev_serdes_10g0_cmn_refclk_m:[135,149],dev_serdes_10g0_cmn_refclk_p:[135,149],dev_serdes_10g0_core_ref1_clk:149,dev_serdes_10g0_core_ref_clk:[59,120,135,149],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:59,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[120,135,149],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[59,120,135,149],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[59,120,135,149],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[120,135,149],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:59,dev_serdes_10g0_ip1_ln0_refclk:[59,120,135],dev_serdes_10g0_ip1_ln0_rxclk:[59,120,135],dev_serdes_10g0_ip1_ln0_rxfclk:[59,120,135],dev_serdes_10g0_ip1_ln0_txclk:[59,120,135,149],dev_serdes_10g0_ip1_ln0_txfclk:[59,120,135],dev_serdes_10g0_ip1_ln0_txmclk:[59,120,135],dev_serdes_10g0_ip1_ln1_refclk:[120,135],dev_serdes_10g0_ip1_ln1_rxclk:[120,135],dev_serdes_10g0_ip1_ln1_rxfclk:[120,135],dev_serdes_10g0_ip1_ln1_txclk:[120,135,149],dev_serdes_10g0_ip1_ln1_txfclk:[120,135],dev_serdes_10g0_ip1_ln1_txmclk:[120,135],dev_serdes_10g0_ip1_ln2_refclk:[120,135,149],dev_serdes_10g0_ip1_ln2_rxclk:[120,135,149],dev_serdes_10g0_ip1_ln2_rxfclk:[120,135,149],dev_serdes_10g0_ip1_ln2_txclk:[120,135,149],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:135,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:135,dev_serdes_10g0_ip1_ln2_txfclk:[120,135,149],dev_serdes_10g0_ip1_ln2_txmclk:[120,135,149],dev_serdes_10g0_ip1_ln3_refclk:[120,135,149],dev_serdes_10g0_ip1_ln3_rxclk:[120,135,149],dev_serdes_10g0_ip1_ln3_rxfclk:[120,135,149],dev_serdes_10g0_ip1_ln3_txclk:[120,135,149],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:135,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:135,dev_serdes_10g0_ip1_ln3_txfclk:[120,135,149],dev_serdes_10g0_ip1_ln3_txmclk:[120,135,149],dev_serdes_10g0_ip2_ln0_refclk:[59,135,149],dev_serdes_10g0_ip2_ln0_rxclk:[59,135,149],dev_serdes_10g0_ip2_ln0_rxfclk:[59,135,149],dev_serdes_10g0_ip2_ln0_txclk:[59,135,149],dev_serdes_10g0_ip2_ln0_txfclk:[59,135,149],dev_serdes_10g0_ip2_ln0_txmclk:[59,135,149],dev_serdes_10g0_ip2_ln1_refclk:[135,149],dev_serdes_10g0_ip2_ln1_rxclk:[135,149],dev_serdes_10g0_ip2_ln1_rxfclk:[135,149],dev_serdes_10g0_ip2_ln1_txclk:[135,149],dev_serdes_10g0_ip2_ln1_txfclk:[135,149],dev_serdes_10g0_ip2_ln1_txmclk:[135,149],dev_serdes_10g0_ip2_ln2_refclk:[135,149],dev_serdes_10g0_ip2_ln2_rxclk:[135,149],dev_serdes_10g0_ip2_ln2_rxfclk:[135,149],dev_serdes_10g0_ip2_ln2_txclk:[135,149],dev_serdes_10g0_ip2_ln2_txfclk:[135,149],dev_serdes_10g0_ip2_ln2_txmclk:[135,149],dev_serdes_10g0_ip2_ln3_refclk:[135,149],dev_serdes_10g0_ip2_ln3_rxclk:[135,149],dev_serdes_10g0_ip2_ln3_rxfclk:[135,149],dev_serdes_10g0_ip2_ln3_txclk:[135,149],dev_serdes_10g0_ip2_ln3_txfclk:[135,149],dev_serdes_10g0_ip2_ln3_txmclk:[135,149],dev_serdes_10g0_ip3_ln0_refclk:120,dev_serdes_10g0_ip3_ln0_rxclk:120,dev_serdes_10g0_ip3_ln0_rxfclk:120,dev_serdes_10g0_ip3_ln0_txclk:120,dev_serdes_10g0_ip3_ln0_txfclk:120,dev_serdes_10g0_ip3_ln0_txmclk:120,dev_serdes_10g0_ip3_ln1_refclk:[120,135],dev_serdes_10g0_ip3_ln1_rxclk:[120,135],dev_serdes_10g0_ip3_ln1_rxfclk:[120,135],dev_serdes_10g0_ip3_ln1_txclk:[120,135],dev_serdes_10g0_ip3_ln1_txfclk:[120,135],dev_serdes_10g0_ip3_ln1_txmclk:[120,135],dev_serdes_10g0_ip3_ln2_refclk:120,dev_serdes_10g0_ip3_ln2_rxclk:120,dev_serdes_10g0_ip3_ln2_rxfclk:120,dev_serdes_10g0_ip3_ln2_txclk:120,dev_serdes_10g0_ip3_ln2_txfclk:120,dev_serdes_10g0_ip3_ln2_txmclk:120,dev_serdes_10g0_ip3_ln3_refclk:[120,135,149],dev_serdes_10g0_ip3_ln3_rxclk:[120,135,149],dev_serdes_10g0_ip3_ln3_rxfclk:[120,135,149],dev_serdes_10g0_ip3_ln3_txclk:[120,135,149],dev_serdes_10g0_ip3_ln3_txfclk:[120,135,149],dev_serdes_10g0_ip3_ln3_txmclk:[120,135,149],dev_serdes_10g0_ip4_ln0_refclk:[135,149],dev_serdes_10g0_ip4_ln0_rxclk:[135,149],dev_serdes_10g0_ip4_ln0_rxfclk:[135,149],dev_serdes_10g0_ip4_ln0_txclk:[135,149],dev_serdes_10g0_ip4_ln0_txfclk:[135,149],dev_serdes_10g0_ip4_ln0_txmclk:[135,149],dev_serdes_10g0_ip4_ln1_refclk:[135,149],dev_serdes_10g0_ip4_ln1_rxclk:[135,149],dev_serdes_10g0_ip4_ln1_rxfclk:[135,149],dev_serdes_10g0_ip4_ln1_txclk:[135,149],dev_serdes_10g0_ip4_ln1_txfclk:[135,149],dev_serdes_10g0_ip4_ln1_txmclk:[135,149],dev_serdes_10g0_ip4_ln2_refclk:[135,149],dev_serdes_10g0_ip4_ln2_rxclk:[135,149],dev_serdes_10g0_ip4_ln2_rxfclk:[135,149],dev_serdes_10g0_ip4_ln2_txclk:[135,149],dev_serdes_10g0_ip4_ln2_txfclk:[135,149],dev_serdes_10g0_ip4_ln2_txmclk:[135,149],dev_serdes_10g0_ip4_ln3_refclk:[135,149],dev_serdes_10g0_ip4_ln3_rxclk:[135,149],dev_serdes_10g0_ip4_ln3_rxfclk:[135,149],dev_serdes_10g0_ip4_ln3_txclk:[135,149],dev_serdes_10g0_ip4_ln3_txfclk:[135,149],dev_serdes_10g0_ip4_ln3_txmclk:[135,149],dev_serdes_10g0_ref_out_clk:120,dev_serdes_10g0_tap_tck:[135,149],dev_serdes_10g1_clk:[106,149],dev_serdes_10g1_cmn_refclk_m:149,dev_serdes_10g1_cmn_refclk_p:149,dev_serdes_10g1_core_ref1_clk:149,dev_serdes_10g1_core_ref_clk:[106,149],dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[106,149],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[106,149],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[106,149],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[106,149],dev_serdes_10g1_ip1_ln0_refclk:[106,149],dev_serdes_10g1_ip1_ln0_rxclk:[106,149],dev_serdes_10g1_ip1_ln0_rxfclk:[106,149],dev_serdes_10g1_ip1_ln0_txclk:[106,149],dev_serdes_10g1_ip1_ln0_txfclk:[106,149],dev_serdes_10g1_ip1_ln0_txmclk:[106,149],dev_serdes_10g1_ip1_ln1_refclk:[106,149],dev_serdes_10g1_ip1_ln1_rxclk:[106,149],dev_serdes_10g1_ip1_ln1_rxfclk:[106,149],dev_serdes_10g1_ip1_ln1_txclk:[106,149],dev_serdes_10g1_ip1_ln1_txfclk:[106,149],dev_serdes_10g1_ip1_ln1_txmclk:[106,149],dev_serdes_10g1_ip1_ln2_refclk:[106,149],dev_serdes_10g1_ip1_ln2_rxclk:[106,149],dev_serdes_10g1_ip1_ln2_rxfclk:[106,149],dev_serdes_10g1_ip1_ln2_txclk:[106,149],dev_serdes_10g1_ip1_ln2_txfclk:[106,149],dev_serdes_10g1_ip1_ln2_txmclk:[106,149],dev_serdes_10g1_ip1_ln3_refclk:[106,149],dev_serdes_10g1_ip1_ln3_rxclk:[106,149],dev_serdes_10g1_ip1_ln3_rxfclk:[106,149],dev_serdes_10g1_ip1_ln3_txclk:[106,149],dev_serdes_10g1_ip1_ln3_txfclk:[106,149],dev_serdes_10g1_ip1_ln3_txmclk:[106,149],dev_serdes_10g1_ip2_ln0_refclk:[106,149],dev_serdes_10g1_ip2_ln0_rxclk:[106,149],dev_serdes_10g1_ip2_ln0_rxfclk:[106,149],dev_serdes_10g1_ip2_ln0_txclk:[106,149],dev_serdes_10g1_ip2_ln0_txfclk:[106,149],dev_serdes_10g1_ip2_ln0_txmclk:[106,149],dev_serdes_10g1_ip2_ln1_refclk:[106,149],dev_serdes_10g1_ip2_ln1_rxclk:[106,149],dev_serdes_10g1_ip2_ln1_rxfclk:[106,149],dev_serdes_10g1_ip2_ln1_txclk:[106,149],dev_serdes_10g1_ip2_ln1_txfclk:[106,149],dev_serdes_10g1_ip2_ln1_txmclk:[106,149],dev_serdes_10g1_ip2_ln2_refclk:[106,149],dev_serdes_10g1_ip2_ln2_rxclk:[106,149],dev_serdes_10g1_ip2_ln2_rxfclk:[106,149],dev_serdes_10g1_ip2_ln2_txclk:[106,149],dev_serdes_10g1_ip2_ln2_txfclk:[106,149],dev_serdes_10g1_ip2_ln2_txmclk:[106,149],dev_serdes_10g1_ip2_ln3_refclk:[106,149],dev_serdes_10g1_ip2_ln3_rxclk:[106,149],dev_serdes_10g1_ip2_ln3_rxfclk:[106,149],dev_serdes_10g1_ip2_ln3_txclk:[106,149],dev_serdes_10g1_ip2_ln3_txfclk:[106,149],dev_serdes_10g1_ip2_ln3_txmclk:[106,149],dev_serdes_10g1_ip3_ln1_refclk:106,dev_serdes_10g1_ip3_ln1_rxclk:106,dev_serdes_10g1_ip3_ln1_rxfclk:106,dev_serdes_10g1_ip3_ln1_txclk:106,dev_serdes_10g1_ip3_ln1_txfclk:106,dev_serdes_10g1_ip3_ln1_txmclk:106,dev_serdes_10g1_ip3_ln2_refclk:149,dev_serdes_10g1_ip3_ln2_rxclk:149,dev_serdes_10g1_ip3_ln2_rxfclk:149,dev_serdes_10g1_ip3_ln2_txclk:149,dev_serdes_10g1_ip3_ln2_txfclk:149,dev_serdes_10g1_ip3_ln2_txmclk:149,dev_serdes_10g1_ip3_ln3_refclk:[106,149],dev_serdes_10g1_ip3_ln3_rxclk:[106,149],dev_serdes_10g1_ip3_ln3_rxfclk:[106,149],dev_serdes_10g1_ip3_ln3_txclk:[106,149],dev_serdes_10g1_ip3_ln3_txfclk:[106,149],dev_serdes_10g1_ip3_ln3_txmclk:[106,149],dev_serdes_10g1_tap_tck:149,dev_serdes_10g2_clk:149,dev_serdes_10g2_cmn_refclk_m:149,dev_serdes_10g2_cmn_refclk_p:149,dev_serdes_10g2_core_ref1_clk:149,dev_serdes_10g2_core_ref_clk:149,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:149,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:149,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:149,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:149,dev_serdes_10g2_ip1_ln0_refclk:149,dev_serdes_10g2_ip1_ln0_rxclk:149,dev_serdes_10g2_ip1_ln0_rxfclk:149,dev_serdes_10g2_ip1_ln0_txclk:149,dev_serdes_10g2_ip1_ln0_txfclk:149,dev_serdes_10g2_ip1_ln0_txmclk:149,dev_serdes_10g2_ip1_ln1_refclk:149,dev_serdes_10g2_ip1_ln1_rxclk:149,dev_serdes_10g2_ip1_ln1_rxfclk:149,dev_serdes_10g2_ip1_ln1_txclk:149,dev_serdes_10g2_ip1_ln1_txfclk:149,dev_serdes_10g2_ip1_ln1_txmclk:149,dev_serdes_10g2_ip1_ln2_refclk:149,dev_serdes_10g2_ip1_ln2_rxclk:149,dev_serdes_10g2_ip1_ln2_rxfclk:149,dev_serdes_10g2_ip1_ln2_txclk:149,dev_serdes_10g2_ip1_ln2_txfclk:149,dev_serdes_10g2_ip1_ln2_txmclk:149,dev_serdes_10g2_ip1_ln3_refclk:149,dev_serdes_10g2_ip1_ln3_rxclk:149,dev_serdes_10g2_ip1_ln3_rxfclk:149,dev_serdes_10g2_ip1_ln3_txclk:149,dev_serdes_10g2_ip1_ln3_txfclk:149,dev_serdes_10g2_ip1_ln3_txmclk:149,dev_serdes_10g2_ip2_ln2_refclk:149,dev_serdes_10g2_ip2_ln2_rxclk:149,dev_serdes_10g2_ip2_ln2_rxfclk:149,dev_serdes_10g2_ip2_ln2_txclk:149,dev_serdes_10g2_ip2_ln2_txfclk:149,dev_serdes_10g2_ip2_ln2_txmclk:149,dev_serdes_10g2_ip2_ln3_refclk:149,dev_serdes_10g2_ip2_ln3_rxclk:149,dev_serdes_10g2_ip2_ln3_rxfclk:149,dev_serdes_10g2_ip2_ln3_txclk:149,dev_serdes_10g2_ip2_ln3_txfclk:149,dev_serdes_10g2_ip2_ln3_txmclk:149,dev_serdes_10g2_tap_tck:149,dev_serdes_10g4_clk:149,dev_serdes_10g4_cmn_refclk_m:149,dev_serdes_10g4_cmn_refclk_p:149,dev_serdes_10g4_core_ref1_clk:149,dev_serdes_10g4_core_ref_clk:149,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:149,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:149,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:149,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:149,dev_serdes_10g4_ip1_ln0_refclk:149,dev_serdes_10g4_ip1_ln0_rxclk:149,dev_serdes_10g4_ip1_ln0_rxfclk:149,dev_serdes_10g4_ip1_ln0_txclk:149,dev_serdes_10g4_ip1_ln0_txfclk:149,dev_serdes_10g4_ip1_ln0_txmclk:149,dev_serdes_10g4_ip1_ln1_refclk:149,dev_serdes_10g4_ip1_ln1_rxclk:149,dev_serdes_10g4_ip1_ln1_rxfclk:149,dev_serdes_10g4_ip1_ln1_txclk:149,dev_serdes_10g4_ip1_ln1_txfclk:149,dev_serdes_10g4_ip1_ln1_txmclk:149,dev_serdes_10g4_ip1_ln2_refclk:149,dev_serdes_10g4_ip1_ln2_rxclk:149,dev_serdes_10g4_ip1_ln2_rxfclk:149,dev_serdes_10g4_ip1_ln2_txclk:149,dev_serdes_10g4_ip1_ln2_txfclk:149,dev_serdes_10g4_ip1_ln2_txmclk:149,dev_serdes_10g4_ip1_ln3_refclk:149,dev_serdes_10g4_ip1_ln3_rxclk:149,dev_serdes_10g4_ip1_ln3_rxfclk:149,dev_serdes_10g4_ip1_ln3_txclk:149,dev_serdes_10g4_ip1_ln3_txfclk:149,dev_serdes_10g4_ip1_ln3_txmclk:149,dev_serdes_10g4_ip2_ln0_refclk:149,dev_serdes_10g4_ip2_ln0_rxclk:149,dev_serdes_10g4_ip2_ln0_rxfclk:149,dev_serdes_10g4_ip2_ln0_txclk:149,dev_serdes_10g4_ip2_ln0_txfclk:149,dev_serdes_10g4_ip2_ln0_txmclk:149,dev_serdes_10g4_ip2_ln1_refclk:149,dev_serdes_10g4_ip2_ln1_rxclk:149,dev_serdes_10g4_ip2_ln1_rxfclk:149,dev_serdes_10g4_ip2_ln1_txclk:149,dev_serdes_10g4_ip2_ln1_txfclk:149,dev_serdes_10g4_ip2_ln1_txmclk:149,dev_serdes_10g4_ip2_ln2_refclk:149,dev_serdes_10g4_ip2_ln2_rxclk:149,dev_serdes_10g4_ip2_ln2_rxfclk:149,dev_serdes_10g4_ip2_ln2_txclk:149,dev_serdes_10g4_ip2_ln2_txfclk:149,dev_serdes_10g4_ip2_ln2_txmclk:149,dev_serdes_10g4_ip2_ln3_refclk:149,dev_serdes_10g4_ip2_ln3_rxclk:149,dev_serdes_10g4_ip2_ln3_rxfclk:149,dev_serdes_10g4_ip2_ln3_txclk:149,dev_serdes_10g4_ip2_ln3_txfclk:149,dev_serdes_10g4_ip2_ln3_txmclk:149,dev_serdes_10g4_ip3_ln3_refclk:149,dev_serdes_10g4_ip3_ln3_rxclk:149,dev_serdes_10g4_ip3_ln3_rxfclk:149,dev_serdes_10g4_ip3_ln3_txclk:149,dev_serdes_10g4_ip3_ln3_txfclk:149,dev_serdes_10g4_ip3_ln3_txmclk:149,dev_serdes_10g4_ip4_ln0_refclk:149,dev_serdes_10g4_ip4_ln0_rxclk:149,dev_serdes_10g4_ip4_ln0_rxfclk:149,dev_serdes_10g4_ip4_ln0_txclk:149,dev_serdes_10g4_ip4_ln0_txfclk:149,dev_serdes_10g4_ip4_ln0_txmclk:149,dev_serdes_10g4_ip4_ln1_refclk:149,dev_serdes_10g4_ip4_ln1_rxclk:149,dev_serdes_10g4_ip4_ln1_rxfclk:149,dev_serdes_10g4_ip4_ln1_txclk:149,dev_serdes_10g4_ip4_ln1_txfclk:149,dev_serdes_10g4_ip4_ln1_txmclk:149,dev_serdes_10g4_ip4_ln2_refclk:149,dev_serdes_10g4_ip4_ln2_rxclk:149,dev_serdes_10g4_ip4_ln2_rxfclk:149,dev_serdes_10g4_ip4_ln2_txclk:149,dev_serdes_10g4_ip4_ln2_txfclk:149,dev_serdes_10g4_ip4_ln2_txmclk:149,dev_serdes_10g4_ip4_ln3_refclk:149,dev_serdes_10g4_ip4_ln3_rxclk:149,dev_serdes_10g4_ip4_ln3_rxfclk:149,dev_serdes_10g4_ip4_ln3_txclk:149,dev_serdes_10g4_ip4_ln3_txfclk:149,dev_serdes_10g4_ip4_ln3_txmclk:149,dev_serdes_16g0_clk:120,dev_serdes_16g0_cmn_refclk1_m:120,dev_serdes_16g0_cmn_refclk1_p:120,dev_serdes_16g0_core_ref1_clk:120,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g0_core_ref_clk:120,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g0_ip1_ln0_refclk:120,dev_serdes_16g0_ip1_ln0_rxclk:120,dev_serdes_16g0_ip1_ln0_rxfclk:120,dev_serdes_16g0_ip1_ln0_txclk:120,dev_serdes_16g0_ip1_ln0_txfclk:120,dev_serdes_16g0_ip1_ln0_txmclk:120,dev_serdes_16g0_ip1_ln1_refclk:120,dev_serdes_16g0_ip1_ln1_rxclk:120,dev_serdes_16g0_ip1_ln1_rxfclk:120,dev_serdes_16g0_ip1_ln1_txclk:120,dev_serdes_16g0_ip1_ln1_txfclk:120,dev_serdes_16g0_ip1_ln1_txmclk:120,dev_serdes_16g0_ip2_ln0_refclk:120,dev_serdes_16g0_ip2_ln0_rxclk:120,dev_serdes_16g0_ip2_ln0_rxfclk:120,dev_serdes_16g0_ip2_ln0_txclk:120,dev_serdes_16g0_ip2_ln0_txfclk:120,dev_serdes_16g0_ip2_ln0_txmclk:120,dev_serdes_16g0_ip2_ln1_refclk:120,dev_serdes_16g0_ip2_ln1_rxclk:120,dev_serdes_16g0_ip2_ln1_rxfclk:120,dev_serdes_16g0_ip2_ln1_txclk:120,dev_serdes_16g0_ip2_ln1_txfclk:120,dev_serdes_16g0_ip2_ln1_txmclk:120,dev_serdes_16g0_ip3_ln1_refclk:120,dev_serdes_16g0_ip3_ln1_rxclk:120,dev_serdes_16g0_ip3_ln1_rxfclk:120,dev_serdes_16g0_ip3_ln1_txclk:120,dev_serdes_16g0_ip3_ln1_txfclk:120,dev_serdes_16g0_ip3_ln1_txmclk:120,dev_serdes_16g0_ref1_out_clk:120,dev_serdes_16g0_ref_der_out_clk:120,dev_serdes_16g0_ref_out_clk:120,dev_serdes_16g1_clk:120,dev_serdes_16g1_cmn_refclk1_m:120,dev_serdes_16g1_cmn_refclk1_p:120,dev_serdes_16g1_core_ref1_clk:120,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g1_core_ref_clk:120,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g1_ip1_ln0_refclk:120,dev_serdes_16g1_ip1_ln0_rxclk:120,dev_serdes_16g1_ip1_ln0_rxfclk:120,dev_serdes_16g1_ip1_ln0_txclk:120,dev_serdes_16g1_ip1_ln0_txfclk:120,dev_serdes_16g1_ip1_ln0_txmclk:120,dev_serdes_16g1_ip1_ln1_refclk:120,dev_serdes_16g1_ip1_ln1_rxclk:120,dev_serdes_16g1_ip1_ln1_rxfclk:120,dev_serdes_16g1_ip1_ln1_txclk:120,dev_serdes_16g1_ip1_ln1_txfclk:120,dev_serdes_16g1_ip1_ln1_txmclk:120,dev_serdes_16g1_ip2_ln0_refclk:120,dev_serdes_16g1_ip2_ln0_rxclk:120,dev_serdes_16g1_ip2_ln0_rxfclk:120,dev_serdes_16g1_ip2_ln0_txclk:120,dev_serdes_16g1_ip2_ln0_txfclk:120,dev_serdes_16g1_ip2_ln0_txmclk:120,dev_serdes_16g1_ip2_ln1_refclk:120,dev_serdes_16g1_ip2_ln1_rxclk:120,dev_serdes_16g1_ip2_ln1_rxfclk:120,dev_serdes_16g1_ip2_ln1_txclk:120,dev_serdes_16g1_ip2_ln1_txfclk:120,dev_serdes_16g1_ip2_ln1_txmclk:120,dev_serdes_16g1_ip3_ln1_refclk:120,dev_serdes_16g1_ip3_ln1_rxclk:120,dev_serdes_16g1_ip3_ln1_rxfclk:120,dev_serdes_16g1_ip3_ln1_txclk:120,dev_serdes_16g1_ip3_ln1_txfclk:120,dev_serdes_16g1_ip3_ln1_txmclk:120,dev_serdes_16g1_ip4_ln0_refclk:120,dev_serdes_16g1_ip4_ln0_rxclk:120,dev_serdes_16g1_ip4_ln0_rxfclk:120,dev_serdes_16g1_ip4_ln0_txclk:120,dev_serdes_16g1_ip4_ln0_txfclk:120,dev_serdes_16g1_ip4_ln0_txmclk:120,dev_serdes_16g1_ip4_ln1_refclk:120,dev_serdes_16g1_ip4_ln1_rxclk:120,dev_serdes_16g1_ip4_ln1_rxfclk:120,dev_serdes_16g1_ip4_ln1_txclk:120,dev_serdes_16g1_ip4_ln1_txfclk:120,dev_serdes_16g1_ip4_ln1_txmclk:120,dev_serdes_16g1_ref1_out_clk:120,dev_serdes_16g1_ref_der_out_clk:120,dev_serdes_16g1_ref_out_clk:120,dev_serdes_16g2_clk:120,dev_serdes_16g2_cmn_refclk1_m:120,dev_serdes_16g2_cmn_refclk1_p:120,dev_serdes_16g2_core_ref1_clk:120,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g2_core_ref_clk:120,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g2_ip2_ln0_refclk:120,dev_serdes_16g2_ip2_ln0_rxclk:120,dev_serdes_16g2_ip2_ln0_rxfclk:120,dev_serdes_16g2_ip2_ln0_txclk:120,dev_serdes_16g2_ip2_ln0_txfclk:120,dev_serdes_16g2_ip2_ln0_txmclk:120,dev_serdes_16g2_ip2_ln1_refclk:120,dev_serdes_16g2_ip2_ln1_rxclk:120,dev_serdes_16g2_ip2_ln1_rxfclk:120,dev_serdes_16g2_ip2_ln1_txclk:120,dev_serdes_16g2_ip2_ln1_txfclk:120,dev_serdes_16g2_ip2_ln1_txmclk:120,dev_serdes_16g2_ip3_ln1_refclk:120,dev_serdes_16g2_ip3_ln1_rxclk:120,dev_serdes_16g2_ip3_ln1_rxfclk:120,dev_serdes_16g2_ip3_ln1_txclk:120,dev_serdes_16g2_ip3_ln1_txfclk:120,dev_serdes_16g2_ip3_ln1_txmclk:120,dev_serdes_16g2_ip4_ln0_refclk:120,dev_serdes_16g2_ip4_ln0_rxclk:120,dev_serdes_16g2_ip4_ln0_rxfclk:120,dev_serdes_16g2_ip4_ln0_txclk:120,dev_serdes_16g2_ip4_ln0_txfclk:120,dev_serdes_16g2_ip4_ln0_txmclk:120,dev_serdes_16g2_ip4_ln1_refclk:120,dev_serdes_16g2_ip4_ln1_rxclk:120,dev_serdes_16g2_ip4_ln1_rxfclk:120,dev_serdes_16g2_ip4_ln1_txclk:120,dev_serdes_16g2_ip4_ln1_txfclk:120,dev_serdes_16g2_ip4_ln1_txmclk:120,dev_serdes_16g2_ref1_out_clk:120,dev_serdes_16g2_ref_der_out_clk:120,dev_serdes_16g2_ref_out_clk:120,dev_serdes_16g3_clk:120,dev_serdes_16g3_cmn_refclk1_m:120,dev_serdes_16g3_cmn_refclk1_p:120,dev_serdes_16g3_core_ref1_clk:120,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g3_core_ref_clk:120,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:120,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:120,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_serdes_16g3_ip2_ln0_refclk:120,dev_serdes_16g3_ip2_ln0_rxclk:120,dev_serdes_16g3_ip2_ln0_rxfclk:120,dev_serdes_16g3_ip2_ln0_txclk:120,dev_serdes_16g3_ip2_ln0_txfclk:120,dev_serdes_16g3_ip2_ln0_txmclk:120,dev_serdes_16g3_ip2_ln1_refclk:120,dev_serdes_16g3_ip2_ln1_rxclk:120,dev_serdes_16g3_ip2_ln1_rxfclk:120,dev_serdes_16g3_ip2_ln1_txclk:120,dev_serdes_16g3_ip2_ln1_txfclk:120,dev_serdes_16g3_ip2_ln1_txmclk:120,dev_serdes_16g3_ip3_ln1_refclk:120,dev_serdes_16g3_ip3_ln1_rxclk:120,dev_serdes_16g3_ip3_ln1_rxfclk:120,dev_serdes_16g3_ip3_ln1_txclk:120,dev_serdes_16g3_ip3_ln1_txfclk:120,dev_serdes_16g3_ip3_ln1_txmclk:120,dev_serdes_16g3_ref1_out_clk:120,dev_serdes_16g3_ref_der_out_clk:120,dev_serdes_16g3_ref_out_clk:120,dev_sms0_ext_clk:32,dev_sms0_func_32k_rc_clk:32,dev_sms0_func_32k_rt_clk:32,dev_sms0_func_mosc_clk:32,dev_sms0_vbus_clk:32,dev_spinlock0_vclk_clk:[32,45,59],dev_stm0_atb_clk:[32,45,59,106,120,135,149],dev_stm0_bus_atb_clk:[74,90],dev_stm0_bus_core_clk:[74,90],dev_stm0_bus_vbusp_clk:[74,90],dev_stm0_core_clk:[32,45,59,106,120,135,149],dev_stm0_vbusp_clk:[32,45,59,106,120,135,149],dev_timer0_bus_timer_hclk_clk:[74,90],dev_timer0_bus_timer_tclk_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer0_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer0_timer_pwm:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45,59],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,59,106,120,135,149],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45,59],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45,59],dev_timer10_bus_timer_hclk_clk:[74,90],dev_timer10_bus_timer_tclk_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer10_timer_hclk_clk:[59,106,120,135,149],dev_timer10_timer_pwm:[59,106,120,135,149],dev_timer10_timer_tclk_clk:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:59,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:59,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:59,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[59,106,120,135,149],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:59,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:59,dev_timer11_bus_timer_hclk_clk:[74,90],dev_timer11_bus_timer_tclk_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer11_clksel_vd_clk:[106,120],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer11_timer_hclk_clk:[59,106,120,135,149],dev_timer11_timer_pwm:59,dev_timer11_timer_tclk_clk:[59,106,120,135,149],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:59,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:59,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[106,120,135,149],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:59,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[106,120,135,149],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:59,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:59,dev_timer12_timer_hclk_clk:[106,120,135,149],dev_timer12_timer_pwm:[106,120,135,149],dev_timer12_timer_tclk_clk:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer13_clksel_vd_clk:[106,120],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer13_timer_hclk_clk:[106,120,135,149],dev_timer13_timer_tclk_clk:[106,120,135,149],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[106,120,135,149],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[106,120,135,149],dev_timer14_timer_hclk_clk:[106,120,135,149],dev_timer14_timer_pwm:[106,120,135,149],dev_timer14_timer_tclk_clk:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer15_clksel_vd_clk:[106,120],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer15_timer_hclk_clk:[106,120,135,149],dev_timer15_timer_tclk_clk:[106,120,135,149],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[106,120,135,149],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[106,120,135,149],dev_timer16_timer_hclk_clk:[106,120,135,149],dev_timer16_timer_pwm:[106,120,135,149],dev_timer16_timer_tclk_clk:[106,120,135,149],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[135,149],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[135,149],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer17_clksel_vd_clk:[106,120],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer17_timer_hclk_clk:[106,120,135,149],dev_timer17_timer_tclk_clk:[106,120,135,149],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[106,120,135,149],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[135,149],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[106,120],dev_timer18_timer_hclk_clk:[106,120,135,149],dev_timer18_timer_pwm:[106,120,135,149],dev_timer18_timer_tclk_clk:[106,120,135,149],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[135,149],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[135,149],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer19_clksel_vd_clk:[106,120],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer19_timer_hclk_clk:[106,120,135,149],dev_timer19_timer_tclk_clk:[106,120,135,149],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[106,120,135,149],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[135,149],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[106,120],dev_timer1_bus_timer_hclk_clk:[74,90],dev_timer1_bus_timer_tclk_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer1_clksel_vd_clk:[106,120],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer1_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer1_timer_pwm:[32,45,59],dev_timer1_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[45,59],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,59],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[45,59],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[32,106,120,135,149],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,59],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[106,120,135,149],dev_timer1_timer_tclk_clk_parent_main_timerclkn_sel_out1:32,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[45,59],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[45,59],dev_timer2_bus_timer_hclk_clk:[74,90],dev_timer2_bus_timer_tclk_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer2_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer2_timer_pwm:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45,59],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,59,106,120,135,149],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45,59],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45,59],dev_timer3_bus_timer_hclk_clk:[74,90],dev_timer3_bus_timer_tclk_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer3_clksel_vd_clk:[106,120],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer3_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer3_timer_pwm:[32,45,59],dev_timer3_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[45,59],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,59],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[45,59],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[32,106,120,135,149],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,59],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[106,120,135,149],dev_timer3_timer_tclk_clk_parent_main_timerclkn_sel_out3:32,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[45,59],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[45,59],dev_timer4_bus_timer_hclk_clk:[74,90],dev_timer4_bus_timer_tclk_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer4_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer4_timer_pwm:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45,59],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,59,106,120,135,149],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45,59],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45,59],dev_timer5_bus_timer_hclk_clk:[74,90],dev_timer5_bus_timer_tclk_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer5_clksel_vd_clk:[106,120],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer5_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer5_timer_pwm:[32,45,59],dev_timer5_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[45,59],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,59],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[45,59],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[32,106,120,135,149],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,59],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[106,120,135,149],dev_timer5_timer_tclk_clk_parent_main_timerclkn_sel_out5:32,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[45,59],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[45,59],dev_timer6_bus_timer_hclk_clk:[74,90],dev_timer6_bus_timer_tclk_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer6_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer6_timer_pwm:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45,59],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45,59],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,45,59],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45,59],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:32,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,45,59,106,120,135,149],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,45,59],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,45,59],dev_timer7_bus_timer_hclk_clk:[74,90],dev_timer7_bus_timer_tclk_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer7_clksel_vd_clk:[106,120],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer7_timer_hclk_clk:[32,45,59,106,120,135,149],dev_timer7_timer_pwm:[32,45,59],dev_timer7_timer_tclk_clk:[32,45,59,106,120,135,149],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[45,59],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[45,59],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[45,59],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[45,59],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[45,59],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[32,106,120,135,149],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[45,59],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[45,59],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[45,59],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[106,120,135,149],dev_timer7_timer_tclk_clk_parent_main_timerclkn_sel_out7:32,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[45,59],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[45,59],dev_timer8_bus_timer_hclk_clk:[74,90],dev_timer8_bus_timer_tclk_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer8_timer_hclk_clk:[59,106,120,135,149],dev_timer8_timer_pwm:[59,106,120,135,149],dev_timer8_timer_tclk_clk:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[135,149],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:59,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:59,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:149,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[120,135,149],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:59,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[106,135,149],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[59,106,120,135,149],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120,135,149],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[135,149],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[135,149],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[135,149],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120,135,149],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[135,149],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:59,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:59,dev_timer9_bus_timer_hclk_clk:[74,90],dev_timer9_bus_timer_tclk_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[74,90],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[74,90],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[74,90],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[74,90],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[74,90],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[74,90],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[74,90],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[74,90],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[74,90],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[74,90],dev_timer9_clksel_vd_clk:[106,120],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[106,120],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[106,120],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[106,120],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[106,120],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:106,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:106,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:120,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[106,120],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:120,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:106,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:120,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:120,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[106,120],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[106,120],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[106,120],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:106,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:106,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:106,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:120,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:120,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[106,120],dev_timer9_timer_hclk_clk:[59,106,120,135,149],dev_timer9_timer_pwm:59,dev_timer9_timer_tclk_clk:[59,106,120,135,149],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:59,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:59,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:59,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:59,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:59,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:59,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[106,120,135,149],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:59,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:59,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:59,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:59,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:59,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:59,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:59,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:59,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[106,120,135,149],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:59,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:59,dev_timermgr0_vclk_clk:59,dev_timesync_event_introuter0_intr_clk:59,dev_timesync_event_router0_intr_clk:[32,45],dev_timesync_intrtr0_bus_intr_clk:[74,90],dev_timesync_intrtr0_intr_clk:[120,135,149],dev_uart0_bus_fclk_clk:[74,90],dev_uart0_bus_vbusp_clk:[74,90],dev_uart0_fclk_clk:[32,45,59,106,120,135,149],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[32,45,59],dev_uart0_vbusp_clk:[32,45,59,106,120,135,149],dev_uart1_bus_fclk_clk:[74,90],dev_uart1_bus_vbusp_clk:[74,90],dev_uart1_fclk_clk:[32,45,59,106,120,135,149],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[32,45,59],dev_uart1_vbusp_clk:[32,45,59,106,120,135,149],dev_uart2_bus_fclk_clk:[74,90],dev_uart2_bus_vbusp_clk:[74,90],dev_uart2_fclk_clk:[32,45,59,106,120,135,149],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[32,45,59],dev_uart2_vbusp_clk:[32,45,59,106,120,135,149],dev_uart3_fclk_clk:[32,45,59,106,120,135,149],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[32,45,59],dev_uart3_vbusp_clk:[32,45,59,106,120,135,149],dev_uart4_fclk_clk:[32,45,59,106,120,135,149],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[32,45,59],dev_uart4_vbusp_clk:[32,45,59,106,120,135,149],dev_uart5_fclk_clk:[32,45,59,106,120,135,149],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[32,45,59],dev_uart5_vbusp_clk:[32,45,59,106,120,135,149],dev_uart6_fclk_clk:[32,45,59,106,120,135,149],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,45,59],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[32,45,59],dev_uart6_vbusp_clk:[32,45,59,106,120,135,149],dev_uart7_fclk_clk:[106,120,135,149],dev_uart7_vbusp_clk:[106,120,135,149],dev_uart8_fclk_clk:[106,120,135,149],dev_uart8_vbusp_clk:[106,120,135,149],dev_uart9_fclk_clk:[106,120,135,149],dev_uart9_vbusp_clk:[106,120,135,149],dev_ufs0_ufshci_hclk_clk:[120,149],dev_ufs0_ufshci_mclk_clk:[120,149],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[120,149],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[120,149],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[120,149],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[120,149],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:149,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:149,dev_ufs0_ufshci_mphy_refclk:[120,149],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:149,dev_usb0_aclk_clk:[59,106,120,135,149],dev_usb0_buf_clk:[106,120,135,149],dev_usb0_bus_clk:[32,45],dev_usb0_cfg_clk:[32,45],dev_usb0_clk_lpm_clk:[59,106,120,135,149],dev_usb0_pclk_clk:[59,106,120,135,149],dev_usb0_pipe_refclk:[59,106,120,135,149],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:120,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:120,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:106,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:106,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:149,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:149,dev_usb0_pipe_rxclk:[59,106,120,135,149],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:120,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:120,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:149,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:149,dev_usb0_pipe_rxfclk:[59,106,120,135,149],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:120,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:120,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:149,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:149,dev_usb0_pipe_txclk:[59,106,120,135,149],dev_usb0_pipe_txfclk:[59,106,120,135,149],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:120,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:120,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:149,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:149,dev_usb0_pipe_txmclk:[59,106,120,135,149],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:120,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:120,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:149,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:149,dev_usb0_usb2_apb_pclk_clk:[32,45,59,106,120,135,149],dev_usb0_usb2_refclock_clk:[32,45,59,106,120,135,149],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[106,120,135,149],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,45,59,106,120,135,149],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:59,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[32,45],dev_usb0_usb2_tap_tck:[32,45,135,149],dev_usb1_aclk_clk:120,dev_usb1_buf_clk:120,dev_usb1_bus_clk:[32,45],dev_usb1_cfg_clk:[32,45],dev_usb1_clk_lpm_clk:120,dev_usb1_pclk_clk:120,dev_usb1_pipe_refclk:120,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:120,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:120,dev_usb1_pipe_rxclk:120,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:120,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:120,dev_usb1_pipe_rxfclk:120,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:120,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:120,dev_usb1_pipe_txclk:120,dev_usb1_pipe_txfclk:120,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:120,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:120,dev_usb1_pipe_txmclk:120,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:120,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:120,dev_usb1_usb2_apb_pclk_clk:[32,45,120],dev_usb1_usb2_refclock_clk:[32,45,120],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:120,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,45,120],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[32,45],dev_usb1_usb2_tap_tck:[32,45],dev_usb3ss0_bus_bus_clk:[74,90],dev_usb3ss0_bus_hsic_clk_clk:[74,90],dev_usb3ss0_bus_phy2_refclk960m_clk:[74,90],dev_usb3ss0_bus_pipe3_txb_clk:[74,90],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:74,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:90,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[74,90],dev_usb3ss0_bus_ref_clk:[74,90],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[74,90],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:74,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:90,dev_usb3ss0_bus_susp_clk:[74,90],dev_usb3ss0_bus_utmi_clk_clk:[74,90],dev_usb3ss1_bus_bus_clk:[74,90],dev_usb3ss1_bus_hsic_clk_clk:[74,90],dev_usb3ss1_bus_phy2_refclk960m_clk:[74,90],dev_usb3ss1_bus_pipe3_txb_clk:[74,90],dev_usb3ss1_bus_ref_clk:[74,90],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[74,90],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:74,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:90,dev_usb3ss1_bus_susp_clk:[74,90],dev_usb3ss1_bus_utmi_clk_clk:[74,90],dev_vpac0_clk:120,dev_vpac0_ldc0_clk_clk:[135,149],dev_vpac0_main_clk:[135,149],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[135,149],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[135,149],dev_vpac0_msc_clk:[135,149],dev_vpac0_nf_clk_clk:[135,149],dev_vpac0_pll_ctrl_clk:32,dev_vpac0_pll_dco_clk:120,dev_vpac0_psil_leaf_clk:[135,149],dev_vpac0_viss0_clk_clk:[135,149],dev_vpac0_vpac_pll_cfg_clk:32,dev_vpac0_vpac_pll_clk:32,dev_vpac1_ldc0_clk_clk:149,dev_vpac1_main_clk:149,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:149,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:149,dev_vpac1_msc_clk:149,dev_vpac1_nf_clk_clk:149,dev_vpac1_psil_leaf_clk:149,dev_vpac1_viss0_clk_clk:149,dev_vpac_rsws_bw_limiter7_clk_clk:32,dev_vpac_rsws_bw_limiter8_clk_clk:32,dev_vpfe0_ccd_pclk_clk:120,dev_vpfe0_vpfe_clk:120,dev_vtm0_fix_ref2_clk:59,dev_vtm0_fix_ref_clk:59,dev_vtm0_vbusp_clk:59,dev_vusr_dual0_v0_clk:[135,149],dev_vusr_dual0_v0_rxfl_clk:[135,149],dev_vusr_dual0_v0_rxpm_clk:[135,149],dev_vusr_dual0_v0_txfl_clk:[135,149],dev_vusr_dual0_v0_txpm_clk:[135,149],dev_vusr_dual0_v1_clk:[135,149],dev_vusr_dual0_v1_rxfl_clk:[135,149],dev_vusr_dual0_v1_rxpm_clk:[135,149],dev_vusr_dual0_v1_txfl_clk:[135,149],dev_vusr_dual0_v1_txpm_clk:[135,149],dev_vusr_dual0_vusrx_ln0_refclk:[135,149],dev_vusr_dual0_vusrx_ln0_rxclk:[135,149],dev_vusr_dual0_vusrx_ln0_rxfclk:[135,149],dev_vusr_dual0_vusrx_ln0_txclk:[135,149],dev_vusr_dual0_vusrx_ln0_txfclk:[135,149],dev_vusr_dual0_vusrx_ln0_txmclk:[135,149],dev_vusr_dual0_vusrx_ln1_refclk:[135,149],dev_vusr_dual0_vusrx_ln1_rxclk:[135,149],dev_vusr_dual0_vusrx_ln1_rxfclk:[135,149],dev_vusr_dual0_vusrx_ln1_txclk:[135,149],dev_vusr_dual0_vusrx_ln1_txfclk:[135,149],dev_vusr_dual0_vusrx_ln1_txmclk:[135,149],dev_vusr_dual0_vusrx_ln2_refclk:[135,149],dev_vusr_dual0_vusrx_ln2_rxclk:[135,149],dev_vusr_dual0_vusrx_ln2_rxfclk:[135,149],dev_vusr_dual0_vusrx_ln2_txclk:[135,149],dev_vusr_dual0_vusrx_ln2_txfclk:[135,149],dev_vusr_dual0_vusrx_ln2_txmclk:[135,149],dev_vusr_dual0_vusrx_ln3_refclk:[135,149],dev_vusr_dual0_vusrx_ln3_rxclk:[135,149],dev_vusr_dual0_vusrx_ln3_rxfclk:[135,149],dev_vusr_dual0_vusrx_ln3_txclk:[135,149],dev_vusr_dual0_vusrx_ln3_txfclk:[135,149],dev_vusr_dual0_vusrx_ln3_txmclk:[135,149],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[74,90],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[74,90],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[74,90],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[74,90],dev_wkup_ddpa0_ddpa_clk:[106,120,135,149],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:[32,45],dev_wkup_dmsc0_bus_dap_clk:74,dev_wkup_dmsc0_bus_ext_clk:74,dev_wkup_dmsc0_bus_func_32k_rc_clk:74,dev_wkup_dmsc0_bus_func_32k_rt_clk:74,dev_wkup_dmsc0_bus_func_mosc_clk:74,dev_wkup_dmsc0_bus_sec_efc_fclk:74,dev_wkup_dmsc0_bus_vbus_clk:74,dev_wkup_ecc_aggr0_bus_aggr_clk:[74,90],dev_wkup_esm0_bus_clk:[74,90],dev_wkup_esm0_clk:[32,45,106,120,135,149],dev_wkup_gpio0_bus_mmr_clk:[74,90],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[74,90],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[74,90],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[74,90],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[74,90],dev_wkup_gpio0_mmr_clk:[106,120,135,149],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:106,dev_wkup_gpio1_mmr_clk:[106,120,135,149],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:106,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:106,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:106,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:106,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[74,90],dev_wkup_gpiomux_intrtr0_intr_clk:[120,135,149],dev_wkup_gtc0_gtc_clk:[32,45],dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,45],dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[32,45],dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,45],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,45],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[32,45],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:32,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:45,dev_wkup_gtc0_vbusp_clk:[32,45],dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_gtc0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_hsm0_dap_clk:135,dev_wkup_i2c0_bus_clk:[74,90],dev_wkup_i2c0_bus_piscl:74,dev_wkup_i2c0_bus_pisys_clk:[74,90],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[74,90],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_wkup_i2c0_clk:[32,45,106,120,135,149],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_i2c0_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_i2c0_piscl:[45,106,120,135,149],dev_wkup_i2c0_pisys_clk:[32,45,106,120,135,149],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[120,135,149],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[120,135,149],dev_wkup_i2c0_porscl:[32,45,106,120,135,149],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[135,149],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[135,149],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[135,149],dev_wkup_mcu_gpiomux_introuter0_intr_clk:[32,45],dev_wkup_pbist0_clk8_clk:[32,45],dev_wkup_pllctrl0_bus_pll_clkout_clk:[74,90],dev_wkup_pllctrl0_bus_pll_refclk_clk:[74,90],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[74,90],dev_wkup_porz_sync0_clk_12m_rc_clk:[106,120,135,149],dev_wkup_psc0_bus_clk:[74,90],dev_wkup_psc0_bus_slow_clk:[74,90],dev_wkup_psc0_clk:[32,45,106,120,135,149],dev_wkup_psc0_slow_clk:[32,45,106,120,135,149],dev_wkup_rtcss0_ana_osc32k_clk:[32,45],dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_wkup_rtcss0_ana_osc32k_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:45,dev_wkup_rtcss0_jtag_wrck:32,dev_wkup_rtcss0_vclk_clk:[32,45],dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_rtcss0_vclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_rti0_rti_clk:[32,45],dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:45,dev_wkup_rti0_vbusp_clk:[32,45],dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_rti0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_timer0_timer_hclk_clk:[32,45],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_timer0_timer_pwm:32,dev_wkup_timer0_timer_tclk_clk:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:45,dev_wkup_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:32,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:[32,45],dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:45,dev_wkup_timer1_timer_hclk_clk:[32,45],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_timer1_timer_tclk_clk:[32,45],dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:45,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:45,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:45,dev_wkup_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_wkup_0_timer_pwm:32,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:45,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:45,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:45,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:45,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1:32,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:45,dev_wkup_uart0_bus_fclk_clk:[74,90],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:74,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[74,90],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:90,dev_wkup_uart0_bus_vbusp_clk:[74,90],dev_wkup_uart0_fclk_clk:[32,45,106,120,135,149],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[106,120,135,149],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[135,149],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[106,120],dev_wkup_uart0_vbusp_clk:[32,45,106,120,135,149],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_uart0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_vtm0_bus_fix_ref_clk:[74,90],dev_wkup_vtm0_bus_vbusp_clk:[74,90],dev_wkup_vtm0_fix_ref2_clk:[32,45,106,120,135,149],dev_wkup_vtm0_fix_ref_clk:[32,45,106,120,135,149],dev_wkup_vtm0_vbusp_clk:[32,45,106,120,135,149],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:45,dev_wkup_vtm0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:32,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[32,45],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:106,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:106,dev_wkup_wakeup0_wkup_rcosc_32k_clk:106,develop:[25,174],devgrp:[25,26,27,28,31],devgrp_00:[44,58,73,89,104,119,133,148,162,163],devgrp_01:[44,58,73,89,104,119,133,148,162,163],devgrp_02:163,devgrp_03:163,devgrp_04:163,devgrp_05:163,devgrp_06:163,devgrp_al:163,devgrp_boardcfg:31,devgrp_devic:31,devgrp_t:[24,26,27,28,163],devgrp_valid:31,devic:[4,5,8,9,10,11,12,13,14,15,16,18,20,21,22,24,25,28,31,35,42,49,56,63,70,71,79,86,87,94,101,102,105,110,117,124,131,139,146,153,160,165,167,169,171,172,175,176],device_id:[5,31],device_off:31,device_on:31,devstat:[26,37,51,65,81,96,112,126,141,155],diagram:[0,2,168,175],did:165,dies:14,differ:[0,2,5,7,12,21,22,24,25,26,27,35,37,49,51,63,65,79,81,94,96,110,112,124,126,139,141,153,155,164,165,166,167,168,170],differenti:[2,165,167],direct:[32,43,45,57,59,72,74,88,90,103,106,118,120,132,135,147,149,161,167,172],directli:[2,9,12,13,164],directori:[22,174],dirstring_typ:[22,170,171,174],disabl:[5,6,9,11,13,14,22,24,31,167,174,175],disable_main_nav_secure_proxi:24,discard:[12,21],discoveri:27,discuss:[24,163],dispc_intr_req_0:[80,95],dispc_intr_req_1:[80,95],disregard:2,distinct:174,distinguish:[14,22,170,174],distinguished_nam:[22,170,171,174],distribut:[2,175],div2:14,div3:14,div4:14,divid:[5,12,14,26],dkek:28,dkek_allowed_host:28,dkek_config:28,dm2dmsc:[110,118,124,132],dm2tif:[35,43,49,57,139,147,153,161],dma:[0,2,7,13,105,164],dma_event_intr:[80,95,111,125,140,154],dma_pvu0_exp_intr:111,dmass0_bcdma_0:[34,36,41,47,50,55,61,64,69],dmass0_pktdma_0:[34,41,47,55,61,69],dmass0_ringacc_0:[41,55,69],dmass1_bcdma_0:[34,36,41],dmsc2dm:[110,118,124,132],dmsc:[0,3,10,12,14,17,21,25,27,28,33,46,60,61,62,63,64,68,69,75,76,78,79,80,83,84,85,91,92,93,94,95,98,99,100,107,108,109,110,111,114,115,116,121,122,123,124,125,128,129,130,136,150,164,170,175],document:[0,14,15,16,18,20,21,23,27,28,32,37,43,45,51,57,59,65,72,74,81,88,90,96,103,106,112,118,120,126,132,135,141,147,149,155,161,163,164,165,166,167,168,170,171,173,174,175,176],doe:[0,3,5,8,9,13,14,22,25,27,28,39,53,67,163,164,166,167,170,172,174],doesn:171,domain:[0,6,7,8,9,44,58,73,89,104,105,119,133,148,162,163,169,176],domgrp:134,domgrp_00:[134,165],domgrp_01:[134,165],domgrp_02:165,domgrp_03:165,domgrp_04:165,domgrp_05:165,domgrp_06:165,domgrp_compat:[8,134,165],domgrp_t:[8,165],don:[6,13,163],done:[5,14,37,51,65,81,96,112,126,141,155,164,167,171],doorbel:12,doubl:[24,170,171],down:[14,163],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[22,170,174],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:174,driven:0,driver:[5,6,9,11,14,26,27,31],dru:27,dsi_0_func_intr:[125,140,154],dsp:[0,6],dss0:51,dss1:[37,51],dss:[81,96,126,141,155],dss_inst0_dispc_func_irq_proc0:[125,140,154],dss_inst0_dispc_func_irq_proc1:[125,140,154],dss_inst0_dispc_safety_error_irq_proc0:[125,140,154],dss_inst0_dispc_safety_error_irq_proc1:[125,140,154],dss_inst0_dispc_secure_irq_proc0:[125,140,154],dss_inst0_dispc_secure_irq_proc1:[125,140,154],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,19,27,31,170],due:[2,5,6,13,14,24,27,31,164,166,168],dump:167,durat:14,dure:[7,13,14,22,25,27,31,37,44,51,58,65,71,73,81,87,89,96,102,104,112,119,126,133,141,148,155,162,163,166,174,175],each:[0,2,5,9,12,14,17,21,22,24,25,26,27,28,31,34,40,41,47,48,54,55,61,62,68,69,76,78,84,85,92,93,99,100,108,109,115,116,122,123,129,130,137,138,144,145,151,152,158,159,163,164,165,166,167,168,172,174],earli:[31,165],earlier:[0,163],earliest:31,early_can:165,eas:[32,45,59,74,90,106,120,135,149],easili:[7,31,166],eavesdropp:172,ecap_int:[80,95,111,125,140,154],ecc:[0,172],ecc_intr_err_pend:125,ecdsa:170,edit:27,editor:174,effect:[28,31,163,174],effici:[0,165],efus:[0,16,18,19,22,31,164,166,168,170,171,174],egress:172,einval:5,either:[2,12,14,18],element:[9,12,24,25,27,28],elimin:7,elm_porocpsinterrupt_lvl:[80,95,111,125,140,154],els:[5,22,171],elsiz:12,emailaddress:[22,170,171,174],embed:25,emmcsdss_intr:[80,95,111,125,140,154],emmcss_intr:[111,125,140,154],emploi:25,empti:[3,5,6,8,14,24,26,27,28],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:174,enabl:[0,2,3,5,6,9,11,12,13,14,16,20,22,24,26,28,31,167,168,172,174],enable_saul_psil_global_config_writ:28,enc:[22,170],enc_aes_kei:170,enc_bmpk_signed_aes_kei:170,enc_smpk_signed_aes_kei:170,encod:[12,14,19,22,25,27,164,171,174],encrypt:[7,15,18,24,26,27,28,164,166,170],end:[0,3,5,22,27,31,48,62,78,93,109,123,138,152,163,170,174,175],end_address:17,endian:[14,22,174],enforc:[14,28,166,168,170,172,173,174],engin:[0,164,172],enodev:5,ensur:[0,5,22,24,26,27,28,168,175],enter:7,entir:[134,163],entiti:[0,5,6,11,14,24,27,28,35,42,43,49,56,57,63,70,72,79,86,88,94,101,103,110,117,118,124,131,132,139,146,147,153,160,161,167],entitl:0,entri:[7,12,13,19,27,42,56,70,86,101,117,131,146,160,166,175],enumer:[2,19,22,26,27,32,45,59,74,90,106,120,135,149],eoe:[13,80,95,111,125,140,154],epwm_etint:[80,95,111,125,140,154],epwm_synco_o:[36,50,64],epwm_tripzint:[80,95,111,125,140,154],eqep_int:[80,95,111,125,140,154],equal:[5,11,163,174],equival:[0,8],eras:15,err_level:125,errataid:12,error:[8,10,12,13,27,31,36,43,50,57,64,72,80,88,95,103,111,118,125,132,140,147,154,161,170],esd:27,esm_int_cfg_lvl:125,esm_int_hi_lvl:125,esm_int_low_lvl:125,esm_pls_event0:[36,50,64,80,95,111,125,140,154],esm_pls_event1:[36,50,64,80,95,111,125,140,154],esm_pls_event2:[36,50,64,80,95,111,125,140,154],especi:31,essenti:[3,5,6,8,14,24,26,27,28],establish:[14,168],etc:[0,14,31,163,167],evalu:5,even:[2,12,13,28,35,49,63,79,94,110,124,139,153,163,164,166,174],event:[0,8,9,10,12,13,14,26,27,31],event_pend_intr:[80,95,111,125,140,154],everi:[0,14,27,167],everyon:[48,62,78,93,109,123,138,152],everyth:163,evm:174,evnt_pend:[111,125,140,154],exact:[24,37,51,65,81,96,112,126,141,155],exactli:24,exampl:[2,3,6,18,22,24,25,26,27,163,165,167,171,172],exceed:5,except:[3,14,167,175],exchang:6,exclus:[0,6,31,163,168],exclusive_busi:31,exclusive_devic:31,excpet:7,exe:174,execut:[0,5,7,9,12,14,31,166,174],exist:[10,11,12,13,26,27],exit:[27,174],exp_intr:[80,95,125,140,154],expans:[10,11],expect:[2,14,24,26,27,163,166,170,174],explain:14,explicitli:[26,27,168],expon:31,expos:164,ext:[18,22,170],ext_boot_info:25,ext_otp:[22,170],extboot_boardcfg_desc:25,extboot_boardcfg_num_field:25,extboot_boardcfg_pm_pres:25,extboot_boardcfg_pm_valid:25,extboot_boardcfg_pres:25,extboot_boardcfg_rm_pres:25,extboot_boardcfg_rm_valid:25,extboot_boardcfg_security_pres:25,extboot_boardcfg_security_valid:25,extboot_boardcfg_valid:25,extboot_pres:25,extboot_statu:[3,25],extboot_valid:25,extboot_x509_comp:25,extboot_x509_t:25,extend:[0,3,4,5,13,19,24,25,31,105,169,176],extended_ch_typ:13,extens:[2,18,19,20,21,25,168,170,173],extern:[5,13,21,26],extra:5,extract:[20,166],extrem:[3,14,27],fact:6,factor:24,factori:[164,166,170],fail:[5,6,14,17,18,21,22,23,25,26,27,31],failur:[2,5,14,17,18,27,31],fals:[16,27,48,62,78,93,109,123,138,152],famili:[0,5,6,14,22,27,166,167,172,174,176],familiar:[163,164],faq:[169,176],far:[3,9],fashion:174,fast:[14,31],faster:[27,89,104,119,133,148,162],fault:[22,24],favour:167,fdepth:[13,31],fdq0:31,fdq1:31,fdq2:31,fdq3:31,featur:[0,2,5,24,27,28,172,175],fed:164,fek:[18,170],fenc:[24,27],fetch:[3,13,31],few:[0,22],field:[2,5,6,9,11,14,15,17,18,20,21,24,25,27,28,31,163,164,165,166,168,175],fieldvalid:22,fifo:13,figur:[0,168,170],file:[27,174],fill:[20,21,22,170,174],filter:31,finalstatu:5,find:[5,9,174],finer:5,firewal:[0,2,3,4,9,10,11,12,13,24,27,28,31,105,164,169,170,172,174,175,176],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,169,170,171,172,173,175,176],first:[2,7,14,26,27,28,163,173,174],fix:[24,26,27,28,166,168],flag:[5,6,7,8,26,27,28,44,58,73,89,104,119,133,134,148,162,164,174],flagsvalid:22,flat:28,flexbl:[20,21],flexibl:168,flow:[5,27,31,80,95,111,125,140,154,163,168,173],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:165,folder:174,follow:[0,2,3,6,9,12,13,14,17,21,22,24,25,26,27,28,31,32,37,45,51,59,65,71,74,81,87,90,96,102,106,112,120,126,135,141,149,155,163,164,165,167,168,170,171,172,173,174],forc:14,form:[27,48,62,78,93,109,123,138,152,171],format:[0,2,11,14,18,19,20,21,22,24,26,27,28,29,163,165,167,170,171,174,176],formula:12,forwar:0,forward:[0,5],found:[5,14,22,27,31,167,170,174],foundat:[25,35],foundpar:5,four:174,fraction:[24,37,51,65,81,96,112,126,141,155],fragment:165,framework:22,free:[0,9,13,14,175],freed:[9,11],freeli:172,freq:[5,37,51,65,81,96,112,126,141,155],freq_hz:5,frequenc:[2,26,31,37,51,65,81,96,112,126,141,155],from:[0,2,3,5,6,7,8,9,11,12,13,14,16,17,18,19,20,21,22,24,25,26,27,28,31,32,37,45,48,51,59,62,65,74,78,81,90,93,96,106,109,112,120,123,126,135,138,141,149,152,155,164,165,166,167,168,170,171,172,173,174,175],ftbool:[24,28],full:[3,5,6,8,14,22,24,26,27,28,163,168,172,174],fulli:11,fundament:14,further:[21,43,57,72,88,103,118,132,147,161,163,166,172,174],fuse:170,futur:[2,10,11,18,22,24,28,31,170],fwl:167,fwl_id:17,gain:172,gatekeep:14,gcfg:[13,31],gen_ign_bootvector:14,gen_level:125,gener:[0,6,9,12,13,15,17,18,23,27,31,44,58,73,89,104,119,133,134,148,162,163,164,165,166,168,170,172,174,176],generic_debug:31,generic_ipc:69,get:[2,3,5,6,13,19,26,31,163],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:31,getuid:174,gevt:[36,50,64,80,95,111,125,140,154],gic500ss_main_0:[88,103],gic_output_waker_gic_pwr0_wake_request:125,gic_spi:36,gic_spi_37:43,gic_spi_64:118,gic_spi_65:118,gic_spi_66:118,gic_spi_67:118,gic_spi_68:118,gic_spi_69:118,gic_spi_70:118,gic_spi_71:118,gic_spi_72:118,gic_spi_73:118,gicss0:[43,57,72],give:[2,5,7,10,14,37,51,65,81,96,112,126,141,155,171],given:[0,5,18,26,163,164],glitch:[14,26],global:[9,12,31],global_ev:9,global_soft_lock:16,goe:[2,14],going:14,gpio:[27,36,50,64,80,95],gpio_bank:[36,50,64,80,95,111,125,140,154],gpmc_sinterrupt:[80,95,111,125,140,154],gpu:[49,57,126,141,155],gpu_0:[48,78,79,88,93,94,103,123,124,132,138,139,147,152,153,161],gpu_1:[79,88,94,103],gpu_irq:[80,95],gpu_pwrctrl_req:[140,154],gqe843yqv0sag:[22,170,174],grant:[9,12,13],granular:[14,31,32,45,59,74,90,106,120,135,149,166],greater:[5,11,12,13,27],group:[24,25,28,31,105,169,176],gtc_push_ev:[36,50,64,80,95,111,125,140,154],guarante:[5,27,31],guid:[0,14,27,48,62,78,93,109,123,138,152,170,172],guidanc:[163,165],guidelin:27,had:[0,14],halt:[7,14],hand:[14,23,175],handl:[0,6,8,9,13,14,22,31,48,62,78,93,109,123,138,152],handler:[26,27,31],handov:[4,169,176],handover_msg_send:28,handover_processor:14,handover_to_host_id:[28,175],handshak:6,happen:[2,7,174],hard:14,hardwar:[0,3,5,6,7,8,13,14,16,21,163,164,167],has:[0,2,5,6,14,16,21,22,23,25,27,28,31,32,45,59,74,90,106,120,135,149,163,164,166,167,168,170,171,172,175],hash:[22,31,168,170,171,173,174],have:[0,2,3,5,6,9,11,13,14,22,24,25,27,28,31,32,44,45,48,58,59,62,73,74,78,89,90,93,104,106,109,119,120,123,133,135,138,148,149,152,162,164,165,166,167,170,172,174],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,25,26,27,28,164,167],help:[14,25,27,167,171,174],henc:14,henceforth:0,here:[7,14,22,28,32,45,59,74,90,106,120,135,149,163,168,170],heterogen:0,hex:[22,167,170,171,174],hexadecim:174,hfosc:[26,37,51,65,81,96,112,126,141,155],hierarchi:24,high:[2,3,7,12,13,24,26,28,163,168,171,172,174],high_prior:[88,103,118,132,147,161],higher:[14,18,19,174],highli:24,highlight:0,his:[22,174],hit:14,hlo:[7,9,163],hold:[5,14],holder:[22,170,174],hole:24,home:[27,174],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,19,23,24,26,27,31,34,36,38,41,43,47,48,50,52,55,57,61,62,64,66,69,72,76,78,80,82,83,85,88,92,93,95,97,98,100,103,105,108,109,111,113,114,116,118,122,123,125,127,128,130,132,137,138,140,142,143,145,147,151,152,154,156,157,159,161,164,166,172,174,175],host_cfg:27,host_cfg_entri:27,host_hierarchi:28,host_hierarchy_entri:28,host_id:[14,27,28,38,52,66,82,97,113,127,142,156],host_id_al:[27,79,94],host_perm:28,host_system_error:[111,125,140,154],how:[0,6,13,14,22,24,26,27,28,31,166,168,172,174],howev:[0,2,6,12,14,21,24,26,27,31,32,45,59,74,90,106,120,135,149,168,170,175],hpb_intr:125,hsdiv0:[37,51,65,112,126,141,155],hsdiv1:[37,51,65,81,96,112,126,141,155],hsdiv2:[37,51,65,81,96,112,126,141,155],hsdiv3:[37,51,65,81,96,112,126,141,155],hsdiv4:[37,51,65,81,96,112,126,141,155],hsdiv5:[37,51,65,112,126,141,155],hsdiv6:[37,51,65,112,126,141,155],hsdiv7:[37,51,65,112,126,141,155],hsdiv8:[37,51,65,112,126,141,155],hsm0:52,hsm:[0,14,25,48,138,139,147,152,153,161],hsm_dbg_en:14,html:27,http:[22,27],huge:31,human:[3,31],hw_read_lock:16,hw_write_lock:16,hypervisor:12,hypothet:[5,14],i00_lvl:[80,95],i01_lvl:[80,95],i02_lvl:[80,95],i03_lvl:[80,95],i04_lvl:[80,95],i05_lvl:[80,95],i06_lvl:[80,95],i07_lvl:[80,95],i08_lvl:[80,95],i09_lvl:[80,95],i10_lvl:[80,95],i11_lvl:[80,95],i12_lvl:[80,95],i13_lvl:[80,95],i14_lvl:[80,95],i15_lvl:[80,95],i2023:12,i2c:163,i3c__int:[111,125],ia_global_ev:31,ia_id:9,ia_vint:31,ia_vint_status_bit:31,icss:[6,79,94],icssg0_rx:[68,84,99],icssg0_tx:[68,84,99],icssg1_rx:[68,84,99],icssg1_tx:[68,84,99],icssg2_rx:[84,99],icssg2_tx:[84,99],icssg:[78,93,124],icssg_0:[79,88,94,103,124,132],icssg_0_rx_chan:[61,69],icssg_0_tx_chan:[61,69],icssg_1:[79,88,94,103],icssg_1_rx_chan:[61,69],icssg_1_tx_chan:[61,69],icssg_2:[79,88,94,103],identif:[35,43,49,57,63,72,79,88,94,103,110,118,124,132,139,147,153,161,163,165],identifi:[2,5,6,14,20,22,26,27,31,48,62,78,93,105,109,123,134,138,152,164,165,167,174],ids:[31,167],iec:22,ignor:[5,6,12,13,16,28,31,164,174],illustr:170,imag:[3,18,29,168,173,176],image_addr_hi:18,image_addr_lo:18,image_address_hi:14,image_address_lo:14,image_integr:171,image_s:14,images:[22,171],immedi:[24,31],impact:[0,14,31,163],implement:[0,2,3,5,6,8,9,12,14,24,26,27,28,32,45,59,74,90,106,120,135,149,167],impli:[14,26,32,45,48,59,62,74,78,90,93,106,109,120,123,135,138,149,152,163,166],improv:168,in_intr:[80,95,111,125,140,154],inact:[22,24],inc:171,includ:[0,2,5,6,7,9,13,22,25,163,167,174,175],inclus:27,incom:[32,45,59,74,90,106,120,135,149],increas:[12,163,168,173],increment:174,indefinit:172,independ:[0,3,6,14,28,166,168],index:[9,10,11,12,13,16,17,22,27,31,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159,170,171],indic:[2,3,5,6,13,14,16,17,18,21,22,23,25,28,31,35,49,63,79,94,110,124,139,153,163,174],individu:[6,10,12,13,25,37,51,65,81,96,112,126,141,155,166,170,174],infifo_level:125,info:[3,13,17,25,31],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,18,19,20,22,23,24,25,27,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,71,72,73,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,170,174,175],infrastructur:3,ingress:172,ingroup_level:125,init:[31,37,44,51,58,65,73,81,89,96,104,112,119,126,133,141,148,155,162],init_err:[80,95],initalvector:22,initi:[2,3,5,14,22,28,31,44,58,73,89,104,119,133,148,162,164,167,168,170,172,173,175],initialvector:[22,168],inlin:27,inline_sort:27,inner:25,input:[5,9,12,13,15,18,25,26,27,31,32,34,37,40,41,45,47,51,54,55,59,61,65,68,69,74,76,81,83,84,85,90,92,96,98,99,100,106,108,112,114,115,116,120,122,126,128,129,130,135,137,141,143,144,145,149,151,155,157,158,159,164,165,170,173],insecur:24,insert:2,insid:[31,164,174],instal:174,instanc:[14,15,24,26,27,31,163,165,172],instead:[5,22,27,163,164,166,168,170,171,173],instrument:[0,4,171,174,176],insur:6,int_cal_l:[80,95],intact:2,intaggr_levi_pend:[36,50,64,111,125,140,154],intaggr_vintr_pend:[80,95,111,125,140,154],integ:[19,22,170,171,174],integ_check:2,integr:[0,18,24,25,27,28,168,173],intend:[3,28,35,49,63,79,94,110,124,139,153],intent:[2,17],intention:24,interact:[0,2,3,14],interchang:0,interconnect:[22,48,62,78,93,109,123,138,152,167],interest:[5,31,163],interfac:[0,4,14,20,31,36,50,64,80,95,111,125,140,154,164,167,176],intern:[5,9,12,13,14,17,18,25,27,48,62,78,93,109,123,138,152,175],interpret:[0,2,5,13,22,31,176],interrupt:[0,2,9,14,31,105],intial:25,intiti:22,intput:27,intr:[36,50,64,80,95,111,125,140,154],intr_224:[118,132,147,161],intr_225:[118,132,147,161],intr_226:[118,132,147,161],intr_227:[118,132,147,161],intr_64:[43,57,72,118,132,147,161],intr_65:[43,57,72,118,132,147,161],intr_66:[72,118,132,147,161],intr_67:[43,57,72,118,132,147,161],intr_69:118,intr_70:[118,132,147,161],intr_71:[118,132,147,161],intr_72:[118,132,147,161],intr_73:[118,132,147,161],intr_74:[118,132,147,161],intr_75:[132,147,161],intr_done_level:[80,95,111,125,140,154],intr_pend:[80,95,111,125,140,154],intr_spi:[80,95,111,125,140,154],intr_wwd:125,intrins:171,introduc:[0,163,167],introduct:176,invalid:[5,13,16,18,22,24,27,31,80,95,111,125,140,154,163],invalid_st:31,invas:[14,22,174],invoc:14,invok:[6,14,26,163,164,165,175],involv:[14,21,26,27],invovl:14,io_pvu0_exp_intr:111,io_tbu0_ras_intr:125,ir_input:31,ir_inst:27,ir_output:31,iram:175,irbit:174,irq:[4,6,12,13,31,43,57,72,88,103,111,118,125,132,140,147,154,161,167],irq_dst_host_irq:31,irq_dst_id:31,irq_global_ev:31,irq_ia_id:31,irq_ia_init:31,irq_ia_map_vint:31,irq_ia_oes_get:31,irq_ia_oes_set:31,irq_ia_unmap_vint:31,irq_init:31,irq_ir_cfg:31,irq_ir_clr:31,irq_ir_init:31,irq_releaes_respons:9,irq_releas:[9,31],irq_secondary_host:31,irq_set:[9,31],irq_set_respons:9,irq_src_id:31,irq_src_index:31,irq_vint:31,irq_vint_status_bit_index:31,irrespect:166,isc:[12,175],island:[0,35,49,63,79,94,110,124,139,153],iso:22,isol:[6,24,26,28],issu:[5,8,31,164],iter:[12,14],iterationcnt:[22,168],itm:[24,31],its:[2,5,10,12,13,14,22,25,164,171,172,174],itself:[0,14,25,172],itu:22,j7200:[14,25,31,171,176],j7200_dev_a72ss0_core0:[106,107,119],j7200_dev_a72ss0_core0_0:[106,107,119],j7200_dev_a72ss0_core0_1:[106,107,119],j7200_dev_atl0:[106,107,119],j7200_dev_board0:[106,107,119],j7200_dev_cmpevent_intrtr0:[106,107,111,117,119],j7200_dev_compute_cluster0:[106,107,119],j7200_dev_compute_cluster0_cfg_wrap:[107,119],j7200_dev_compute_cluster0_clec:[107,119],j7200_dev_compute_cluster0_core_cor:[107,119],j7200_dev_compute_cluster0_debug_wrap:[107,119],j7200_dev_compute_cluster0_divh2_divh0:[107,119],j7200_dev_compute_cluster0_divp_tft0:[107,119],j7200_dev_compute_cluster0_dmsc_wrap:[107,119],j7200_dev_compute_cluster0_en_msmc_domain:[107,119],j7200_dev_compute_cluster0_gic500ss:[107,111,119],j7200_dev_compute_cluster0_pbist_wrap:[106,107,119],j7200_dev_cpsw0:[106,107,111,119],j7200_dev_cpsw_tx_rgmii0:[106,107,119],j7200_dev_cpt2_aggr0:[106,107,119],j7200_dev_cpt2_aggr1:[106,107,119],j7200_dev_cpt2_aggr2:[106,107,119],j7200_dev_cpt2_aggr3:[106,107,119],j7200_dev_dcc0:[106,107,111,119],j7200_dev_dcc1:[106,107,111,119],j7200_dev_dcc2:[106,107,111,119],j7200_dev_dcc3:[106,107,111,119],j7200_dev_dcc4:[106,107,111,119],j7200_dev_dcc5:[106,107,111,119],j7200_dev_dcc6:[106,107,111,119],j7200_dev_ddr0:[106,107,111,119],j7200_dev_debugss_wrap0:[106,107,119],j7200_dev_ecap0:[106,107,111,119],j7200_dev_ecap1:[106,107,111,119],j7200_dev_ecap2:[106,107,111,119],j7200_dev_ehrpwm0:[106,107,111,119],j7200_dev_ehrpwm1:[106,107,111,119],j7200_dev_ehrpwm2:[106,107,111,119],j7200_dev_ehrpwm3:[106,107,111,119],j7200_dev_ehrpwm4:[106,107,111,119],j7200_dev_ehrpwm5:[106,107,111,119],j7200_dev_elm0:[106,107,111,119],j7200_dev_emif_data_0_vd:[107,119],j7200_dev_eqep0:[106,107,111,119],j7200_dev_eqep1:[106,107,111,119],j7200_dev_eqep2:[106,107,111,119],j7200_dev_esm0:[106,107,111,119],j7200_dev_ffi_main_infra_cbass_vd:[107,119],j7200_dev_ffi_main_ip_cbass_vd:[107,119],j7200_dev_ffi_main_rc_cbass_vd:[107,119],j7200_dev_gpio0:[106,107,111,119],j7200_dev_gpio2:[106,107,111,119],j7200_dev_gpio4:[106,107,111,119],j7200_dev_gpio6:[106,107,111,119],j7200_dev_gpiomux_intrtr0:[106,107,111,117,119],j7200_dev_gpmc0:[106,107,111,119],j7200_dev_gtc0:[106,107,111,119],j7200_dev_i2c0:[106,107,111,119],j7200_dev_i2c1:[106,107,111,119],j7200_dev_i2c2:[106,107,111,119],j7200_dev_i2c3:[106,107,111,119],j7200_dev_i2c4:[106,107,111,119],j7200_dev_i2c5:[106,107,111,119],j7200_dev_i2c6:[106,107,111,119],j7200_dev_i3c0:[106,107,111,119],j7200_dev_led0:[106,107,119],j7200_dev_main0:[107,119],j7200_dev_main2mcu_lvl_intrtr0:[107,111,117,119],j7200_dev_main2mcu_pls_intrtr0:[107,111,117,119],j7200_dev_main2wkupmcu_vd:[107,119],j7200_dev_mcan0:[106,107,111,119],j7200_dev_mcan10:[106,107,111,119],j7200_dev_mcan11:[106,107,111,119],j7200_dev_mcan12:[106,107,111,119],j7200_dev_mcan13:[106,107,111,119],j7200_dev_mcan14:[106,107,111,119],j7200_dev_mcan15:[106,107,111,119],j7200_dev_mcan16:[106,107,111,119],j7200_dev_mcan17:[106,107,111,119],j7200_dev_mcan1:[106,107,111,119],j7200_dev_mcan2:[106,107,111,119],j7200_dev_mcan3:[106,107,111,119],j7200_dev_mcan4:[106,107,111,119],j7200_dev_mcan5:[106,107,111,119],j7200_dev_mcan6:[106,107,111,119],j7200_dev_mcan7:[106,107,111,119],j7200_dev_mcan8:[106,107,111,119],j7200_dev_mcan9:[106,107,111,119],j7200_dev_mcasp0:[106,107,111,119],j7200_dev_mcasp1:[106,107,111,119],j7200_dev_mcasp2:[106,107,111,119],j7200_dev_mcspi0:[106,107,111,119],j7200_dev_mcspi1:[106,107,111,119],j7200_dev_mcspi2:[106,107,111,119],j7200_dev_mcspi3:[106,107,111,119],j7200_dev_mcspi4:[106,107,111,119],j7200_dev_mcspi5:[106,107,111,119],j7200_dev_mcspi6:[106,107,111,119],j7200_dev_mcspi7:[106,107,111,119],j7200_dev_mcu_adc0:[106,107,119],j7200_dev_mcu_adc1:[106,107,119],j7200_dev_mcu_cpsw0:[106,107,111,119],j7200_dev_mcu_cpt2_aggr0:[106,107,119],j7200_dev_mcu_dcc0:[106,107,119],j7200_dev_mcu_dcc1:[106,107,119],j7200_dev_mcu_dcc2:[106,107,119],j7200_dev_mcu_esm0:[106,107,119],j7200_dev_mcu_fss0:[107,119],j7200_dev_mcu_fss0_fsas_0:[106,107,119],j7200_dev_mcu_fss0_hyperbus1p0_0:[106,107,119],j7200_dev_mcu_fss0_ospi_0:[106,107,119],j7200_dev_mcu_fss0_ospi_1:[106,107,119],j7200_dev_mcu_i2c0:[106,107,119],j7200_dev_mcu_i2c1:[106,107,119],j7200_dev_mcu_i3c0:[106,107,119],j7200_dev_mcu_i3c1:[106,107,119],j7200_dev_mcu_mcan0:[106,107,119],j7200_dev_mcu_mcan1:[106,107,119],j7200_dev_mcu_mcspi0:[106,107,119],j7200_dev_mcu_mcspi1:[106,107,119],j7200_dev_mcu_mcspi2:[106,107,119],j7200_dev_mcu_navss0:[107,115,119],j7200_dev_mcu_navss0_intr_0:[106,107,111,117,119],j7200_dev_mcu_navss0_mcrc_0:[106,107,111,119],j7200_dev_mcu_navss0_modss:[106,107,119],j7200_dev_mcu_navss0_proxy0:[106,107,114,117,119],j7200_dev_mcu_navss0_ringacc0:[106,107,111,116,117,119],j7200_dev_mcu_navss0_udmap_0:[106,107,108,111,117,119],j7200_dev_mcu_navss0_udmass:[106,107,119],j7200_dev_mcu_navss0_udmass_inta_0:[106,107,111,117,119],j7200_dev_mcu_pbist0:[106,107,119],j7200_dev_mcu_pbist1:[106,107,119],j7200_dev_mcu_pbist2:[106,107,119],j7200_dev_mcu_r5fss0:[107,119],j7200_dev_mcu_r5fss0_core0:[106,107,111,119],j7200_dev_mcu_r5fss0_core1:[106,107,111,119],j7200_dev_mcu_rti0:[106,107,119],j7200_dev_mcu_rti1:[106,107,119],j7200_dev_mcu_sa2_ul0:[106,107,119],j7200_dev_mcu_timer0:[106,107,119],j7200_dev_mcu_timer1:[106,107,119],j7200_dev_mcu_timer1_clksel_vd:[106,107,119],j7200_dev_mcu_timer2:[106,107,119],j7200_dev_mcu_timer3:[106,107,119],j7200_dev_mcu_timer3_clksel_vd:[106,107,119],j7200_dev_mcu_timer4:[106,107,119],j7200_dev_mcu_timer5:[106,107,119],j7200_dev_mcu_timer5_clksel_vd:[106,107,119],j7200_dev_mcu_timer6:[106,107,119],j7200_dev_mcu_timer7:[106,107,119],j7200_dev_mcu_timer7_clksel_vd:[106,107,119],j7200_dev_mcu_timer8:[106,107,119],j7200_dev_mcu_timer9:[106,107,119],j7200_dev_mcu_timer9_clksel_vd:[106,107,119],j7200_dev_mcu_uart0:[106,107,119],j7200_dev_mmcsd0:[106,107,111,119],j7200_dev_mmcsd1:[106,107,111,119],j7200_dev_navss0:[106,107,111,115,119],j7200_dev_navss0_cpts_0:[106,107,111,119],j7200_dev_navss0_dti_0:[106,107,119],j7200_dev_navss0_intr_router_0:[106,107,111,117,119],j7200_dev_navss0_mailbox_0:[106,107,111,119],j7200_dev_navss0_mailbox_10:[106,107,111,119],j7200_dev_navss0_mailbox_11:[106,107,111,119],j7200_dev_navss0_mailbox_1:[106,107,111,119],j7200_dev_navss0_mailbox_2:[106,107,111,119],j7200_dev_navss0_mailbox_3:[106,107,111,119],j7200_dev_navss0_mailbox_4:[106,107,111,119],j7200_dev_navss0_mailbox_5:[106,107,111,119],j7200_dev_navss0_mailbox_6:[106,107,111,119],j7200_dev_navss0_mailbox_7:[106,107,111,119],j7200_dev_navss0_mailbox_8:[106,107,111,119],j7200_dev_navss0_mailbox_9:[106,107,111,119],j7200_dev_navss0_mcrc_0:[106,107,111,119],j7200_dev_navss0_modss:[106,107,119],j7200_dev_navss0_modss_inta_0:[106,107,111,117,119],j7200_dev_navss0_modss_inta_1:[106,107,111,117,119],j7200_dev_navss0_proxy_0:[106,107,114,117,119],j7200_dev_navss0_ringacc_0:[106,107,111,116,117,119],j7200_dev_navss0_spinlock_0:[106,107,119],j7200_dev_navss0_tbu_0:[106,107,119],j7200_dev_navss0_timermgr_0:[106,107,119],j7200_dev_navss0_timermgr_1:[106,107,119],j7200_dev_navss0_udmap_0:[106,107,108,111,117,119],j7200_dev_navss0_udmass:[106,107,119],j7200_dev_navss0_udmass_inta_0:[106,107,111,117,119],j7200_dev_navss0_virtss:[106,107,111,119],j7200_dev_pbist0:[106,107,119],j7200_dev_pbist1:[106,107,119],j7200_dev_pbist2:[106,107,119],j7200_dev_pcie1:[106,107,111,119],j7200_dev_psc0:[106,107,119],j7200_dev_r5fss0:[107,119],j7200_dev_r5fss0_core0:[106,107,111,119],j7200_dev_r5fss0_core1:[106,107,111,119],j7200_dev_rti0:[106,107,119],j7200_dev_rti1:[106,107,119],j7200_dev_rti28:[106,107,119],j7200_dev_rti29:[106,107,119],j7200_dev_serdes_10g1:[106,107,119],j7200_dev_stm0:[106,107,119],j7200_dev_timer0:[106,107,111,119],j7200_dev_timer10:[106,107,111,119],j7200_dev_timer11:[106,107,111,119],j7200_dev_timer11_clksel_vd:[106,107,119],j7200_dev_timer12:[106,107,111,119],j7200_dev_timer13:[106,107,111,119],j7200_dev_timer13_clksel_vd:[106,107,119],j7200_dev_timer14:[106,107,111,119],j7200_dev_timer15:[106,107,111,119],j7200_dev_timer15_clksel_vd:[106,107,119],j7200_dev_timer16:[106,107,111,119],j7200_dev_timer17:[106,107,111,119],j7200_dev_timer17_clksel_vd:[106,107,119],j7200_dev_timer18:[106,107,111,119],j7200_dev_timer19:[106,107,111,119],j7200_dev_timer19_clksel_vd:[106,107,119],j7200_dev_timer1:[106,107,111,119],j7200_dev_timer1_clksel_vd:[106,107,119],j7200_dev_timer2:[106,107,111,119],j7200_dev_timer3:[106,107,111,119],j7200_dev_timer3_clksel_vd:[106,107,119],j7200_dev_timer4:[106,107,111,119],j7200_dev_timer5:[106,107,111,119],j7200_dev_timer5_clksel_vd:[106,107,119],j7200_dev_timer6:[106,107,111,119],j7200_dev_timer7:[106,107,111,119],j7200_dev_timer7_clksel_vd:[106,107,119],j7200_dev_timer8:[106,107,111,119],j7200_dev_timer9:[106,107,111,119],j7200_dev_timer9_clksel_vd:[106,107,119],j7200_dev_timesync_intrtr0:[107,111,117,119],j7200_dev_uart0:[106,107,111,119],j7200_dev_uart1:[106,107,111,119],j7200_dev_uart2:[106,107,111,119],j7200_dev_uart3:[106,107,111,119],j7200_dev_uart4:[106,107,111,119],j7200_dev_uart5:[106,107,111,119],j7200_dev_uart6:[106,107,111,119],j7200_dev_uart7:[106,107,111,119],j7200_dev_uart8:[106,107,111,119],j7200_dev_uart9:[106,107,111,119],j7200_dev_usb0:[106,107,111,119],j7200_dev_wkup_ddpa0:[106,107,119],j7200_dev_wkup_dmsc0:[107,119],j7200_dev_wkup_esm0:[106,107,111,119],j7200_dev_wkup_gpio0:[106,107,111,119],j7200_dev_wkup_gpio1:[106,107,111,119],j7200_dev_wkup_gpiomux_intrtr0:[107,111,117,119],j7200_dev_wkup_i2c0:[106,107,119],j7200_dev_wkup_porz_sync0:[106,107,119],j7200_dev_wkup_psc0:[106,107,119],j7200_dev_wkup_uart0:[106,107,119],j7200_dev_wkup_vtm0:[106,107,119],j7200_dev_wkup_wakeup0:[106,107,119],j7200_dev_wkupmcu2main_vd:[107,119],j721e:[14,27,31,168,171,172,176],j721e_dev_a72ss0:[120,121,133],j721e_dev_a72ss0_core0:[120,121,133],j721e_dev_a72ss0_core1:[120,121,133],j721e_dev_aasrc0:[120,121,125,133],j721e_dev_ascpcie_buffer0:[120,121,133],j721e_dev_ascpcie_buffer1:[120,121,133],j721e_dev_atl0:[120,121,133],j721e_dev_board0:[120,121,133],j721e_dev_c66ss0:[121,133],j721e_dev_c66ss0_core0:[120,121,125,133],j721e_dev_c66ss0_introuter0:[120,121,125,131,133],j721e_dev_c66ss0_pbist0:[121,133],j721e_dev_c66ss1:[121,133],j721e_dev_c66ss1_core0:[120,121,125,133],j721e_dev_c66ss1_introuter0:[120,121,125,131,133],j721e_dev_c66ss1_pbist0:[121,133],j721e_dev_c71ss0:[120,121,133],j721e_dev_c71ss0_mma:[120,121,133],j721e_dev_c71x_0_pbist_vd:[121,133],j721e_dev_cmpevent_intrtr0:[120,121,125,131,133],j721e_dev_compute_cluster0:[121,125,133],j721e_dev_compute_cluster0_cfg_wrap:[120,121,133],j721e_dev_compute_cluster0_clec:[120,121,125,133],j721e_dev_compute_cluster0_core_cor:[120,121,133],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[120,121,133],j721e_dev_compute_cluster0_debug_wrap:[120,121,133],j721e_dev_compute_cluster0_divh2_divh0:[121,133],j721e_dev_compute_cluster0_divp_tft0:[121,133],j721e_dev_compute_cluster0_dmsc_wrap:[120,121,133],j721e_dev_compute_cluster0_en_msmc_domain:[120,121,133],j721e_dev_compute_cluster0_gic500ss:[120,121,125,133],j721e_dev_compute_cluster0_pbist_wrap:[120,121,133],j721e_dev_cpsw0:[120,121,125,133],j721e_dev_cpt2_aggr0:[120,121,133],j721e_dev_cpt2_aggr1:[120,121,133],j721e_dev_cpt2_aggr2:[120,121,133],j721e_dev_csi_psilss0:[120,121,133],j721e_dev_csi_rx_if0:[120,121,125,133],j721e_dev_csi_rx_if1:[120,121,125,133],j721e_dev_csi_tx_if0:[120,121,125,133],j721e_dev_dcc0:[120,121,125,133],j721e_dev_dcc10:[120,121,125,133],j721e_dev_dcc11:[120,121,125,133],j721e_dev_dcc12:[120,121,125,133],j721e_dev_dcc1:[120,121,125,133],j721e_dev_dcc2:[120,121,125,133],j721e_dev_dcc3:[120,121,125,133],j721e_dev_dcc4:[120,121,125,133],j721e_dev_dcc5:[120,121,125,133],j721e_dev_dcc6:[120,121,125,133],j721e_dev_dcc7:[120,121,125,133],j721e_dev_dcc8:[120,121,125,133],j721e_dev_dcc9:[120,121,125,133],j721e_dev_ddr0:[120,121,125,133],j721e_dev_debugss_wrap0:[120,121,133],j721e_dev_decoder0:[120,121,125,133],j721e_dev_dmpac0:[120,121,133],j721e_dev_dmpac0_sde_0:[120,121,133],j721e_dev_dphy_rx0:[120,121,133],j721e_dev_dphy_rx1:[120,121,133],j721e_dev_dphy_tx0:[120,121,133],j721e_dev_dss0:[120,121,125,133],j721e_dev_dss_dsi0:[120,121,125,133],j721e_dev_dss_edp0:[120,121,125,133],j721e_dev_ecap0:[120,121,125,133],j721e_dev_ecap1:[120,121,125,133],j721e_dev_ecap2:[120,121,125,133],j721e_dev_ehrpwm0:[120,121,125,133],j721e_dev_ehrpwm1:[120,121,125,133],j721e_dev_ehrpwm2:[120,121,125,133],j721e_dev_ehrpwm3:[120,121,125,133],j721e_dev_ehrpwm4:[120,121,125,133],j721e_dev_ehrpwm5:[120,121,125,133],j721e_dev_elm0:[120,121,125,133],j721e_dev_emif_data_0_vd:[121,133],j721e_dev_encoder0:[120,121,125,133],j721e_dev_eqep0:[120,121,125,133],j721e_dev_eqep1:[120,121,125,133],j721e_dev_eqep2:[120,121,125,133],j721e_dev_esm0:[120,121,125,133],j721e_dev_gpio0:[120,121,125,133],j721e_dev_gpio1:[120,121,125,133],j721e_dev_gpio2:[120,121,125,133],j721e_dev_gpio3:[120,121,125,133],j721e_dev_gpio4:[120,121,125,133],j721e_dev_gpio5:[120,121,125,133],j721e_dev_gpio6:[120,121,125,133],j721e_dev_gpio7:[120,121,125,133],j721e_dev_gpiomux_intrtr0:[120,121,125,131,133],j721e_dev_gpmc0:[120,121,125,133],j721e_dev_gpu0:[121,133],j721e_dev_gpu0_dft_pbist_0:[121,133],j721e_dev_gpu0_gpu_0:[120,121,133],j721e_dev_gpu0_gpucore_0:[121,133],j721e_dev_gtc0:[120,121,125,133],j721e_dev_i2c0:[120,121,125,133],j721e_dev_i2c1:[120,121,125,133],j721e_dev_i2c2:[120,121,125,133],j721e_dev_i2c3:[120,121,125,133],j721e_dev_i2c4:[120,121,125,133],j721e_dev_i2c5:[120,121,125,133],j721e_dev_i2c6:[120,121,125,133],j721e_dev_i3c0:[120,121,125,133],j721e_dev_led0:[120,121,133],j721e_dev_main2mcu_lvl_intrtr0:[120,121,125,131,133],j721e_dev_main2mcu_pls_intrtr0:[120,121,125,131,133],j721e_dev_main2wkupmcu_vd:[121,133],j721e_dev_mcan0:[120,121,125,133],j721e_dev_mcan10:[120,121,125,133],j721e_dev_mcan11:[120,121,125,133],j721e_dev_mcan12:[120,121,125,133],j721e_dev_mcan13:[120,121,125,133],j721e_dev_mcan1:[120,121,125,133],j721e_dev_mcan2:[120,121,125,133],j721e_dev_mcan3:[120,121,125,133],j721e_dev_mcan4:[120,121,125,133],j721e_dev_mcan5:[120,121,125,133],j721e_dev_mcan6:[120,121,125,133],j721e_dev_mcan7:[120,121,125,133],j721e_dev_mcan8:[120,121,125,133],j721e_dev_mcan9:[120,121,125,133],j721e_dev_mcasp0:[120,121,125,133],j721e_dev_mcasp10:[120,121,125,133],j721e_dev_mcasp11:[120,121,125,133],j721e_dev_mcasp1:[120,121,125,133],j721e_dev_mcasp2:[120,121,125,133],j721e_dev_mcasp3:[120,121,125,133],j721e_dev_mcasp4:[120,121,125,133],j721e_dev_mcasp5:[120,121,125,133],j721e_dev_mcasp6:[120,121,125,133],j721e_dev_mcasp7:[120,121,125,133],j721e_dev_mcasp8:[120,121,125,133],j721e_dev_mcasp9:[120,121,125,133],j721e_dev_mcspi0:[120,121,125,133],j721e_dev_mcspi1:[120,121,125,133],j721e_dev_mcspi2:[120,121,125,133],j721e_dev_mcspi3:[120,121,125,133],j721e_dev_mcspi4:[120,121,125,133],j721e_dev_mcspi5:[120,121,125,133],j721e_dev_mcspi6:[120,121,125,133],j721e_dev_mcspi7:[120,121,125,133],j721e_dev_mcu_adc12_16ffc0:[120,121,125,133],j721e_dev_mcu_adc12_16ffc1:[120,121,125,133],j721e_dev_mcu_cpsw0:[120,121,125,133],j721e_dev_mcu_cpt2_aggr0:[120,121,133],j721e_dev_mcu_dcc0:[120,121,125,133],j721e_dev_mcu_dcc1:[120,121,125,133],j721e_dev_mcu_dcc2:[120,121,125,133],j721e_dev_mcu_esm0:[120,121,125,133],j721e_dev_mcu_fss0:[121,133],j721e_dev_mcu_fss0_fsas_0:[120,121,125,133],j721e_dev_mcu_fss0_hyperbus1p0_0:[120,121,125,133],j721e_dev_mcu_fss0_ospi_0:[120,121,125,133],j721e_dev_mcu_fss0_ospi_1:[120,121,125,133],j721e_dev_mcu_i2c0:[120,121,125,133],j721e_dev_mcu_i2c1:[120,121,125,133],j721e_dev_mcu_i3c0:[120,121,125,133],j721e_dev_mcu_i3c1:[120,121,125,133],j721e_dev_mcu_mcan0:[120,121,125,133],j721e_dev_mcu_mcan1:[120,121,125,133],j721e_dev_mcu_mcspi0:[120,121,125,133],j721e_dev_mcu_mcspi1:[120,121,125,133],j721e_dev_mcu_mcspi2:[120,121,125,133],j721e_dev_mcu_navss0:[121,129,133],j721e_dev_mcu_navss0_intr_0:[120,121,125,131,133],j721e_dev_mcu_navss0_mcrc_0:[120,121,125,133],j721e_dev_mcu_navss0_modss:[120,121,133],j721e_dev_mcu_navss0_proxy0:[120,121,128,131,133],j721e_dev_mcu_navss0_ringacc0:[120,121,125,130,131,133],j721e_dev_mcu_navss0_udmap_0:[120,121,122,125,131,133],j721e_dev_mcu_navss0_udmass:[120,121,133],j721e_dev_mcu_navss0_udmass_inta_0:[120,121,125,131,133],j721e_dev_mcu_pbist0:[121,133],j721e_dev_mcu_pbist1:[121,133],j721e_dev_mcu_r5fss0:[121,133],j721e_dev_mcu_r5fss0_core0:[120,121,125,133],j721e_dev_mcu_r5fss0_core1:[120,121,125,133],j721e_dev_mcu_rti0:[120,121,133],j721e_dev_mcu_rti1:[120,121,133],j721e_dev_mcu_sa2_ul0:[120,121,125,133,172],j721e_dev_mcu_timer0:[120,121,125,133],j721e_dev_mcu_timer1:[120,121,125,133],j721e_dev_mcu_timer1_clksel_vd:[120,121,133],j721e_dev_mcu_timer2:[120,121,125,133],j721e_dev_mcu_timer3:[120,121,125,133],j721e_dev_mcu_timer3_clksel_vd:[120,121,133],j721e_dev_mcu_timer4:[120,121,125,133],j721e_dev_mcu_timer5:[120,121,125,133],j721e_dev_mcu_timer5_clksel_vd:[120,121,133],j721e_dev_mcu_timer6:[120,121,125,133],j721e_dev_mcu_timer7:[120,121,125,133],j721e_dev_mcu_timer7_clksel_vd:[120,121,133],j721e_dev_mcu_timer8:[120,121,125,133],j721e_dev_mcu_timer9:[120,121,125,133],j721e_dev_mcu_timer9_clksel_vd:[120,121,133],j721e_dev_mcu_uart0:[120,121,125,133],j721e_dev_mlb0:[120,121,125,133],j721e_dev_mmcsd0:[120,121,125,133],j721e_dev_mmcsd1:[120,121,125,133],j721e_dev_mmcsd2:[120,121,125,133],j721e_dev_navss0:[120,121,125,129,133],j721e_dev_navss0_cpts_0:[120,121,125,133],j721e_dev_navss0_dti_0:[120,121,133],j721e_dev_navss0_intr_router_0:[120,121,125,131,133],j721e_dev_navss0_mailbox_0:[120,121,125,133],j721e_dev_navss0_mailbox_10:[120,121,125,133],j721e_dev_navss0_mailbox_11:[120,121,125,133],j721e_dev_navss0_mailbox_1:[120,121,125,133],j721e_dev_navss0_mailbox_2:[120,121,125,133],j721e_dev_navss0_mailbox_3:[120,121,125,133],j721e_dev_navss0_mailbox_4:[120,121,125,133],j721e_dev_navss0_mailbox_5:[120,121,125,133],j721e_dev_navss0_mailbox_6:[120,121,125,133],j721e_dev_navss0_mailbox_7:[120,121,125,133],j721e_dev_navss0_mailbox_8:[120,121,125,133],j721e_dev_navss0_mailbox_9:[120,121,125,133],j721e_dev_navss0_mcrc_0:[120,121,125,133],j721e_dev_navss0_modss:[120,121,133],j721e_dev_navss0_modss_intaggr_0:[120,121,125,131,133],j721e_dev_navss0_modss_intaggr_1:[120,121,125,131,133],j721e_dev_navss0_proxy_0:[120,121,128,131,133],j721e_dev_navss0_pvu_0:[120,121,125,133],j721e_dev_navss0_pvu_1:[120,121,125,133],j721e_dev_navss0_pvu_2:[120,121,125,133],j721e_dev_navss0_ringacc_0:[120,121,125,130,131,133],j721e_dev_navss0_spinlock_0:[120,121,133],j721e_dev_navss0_tbu_0:[120,121,125,133],j721e_dev_navss0_tcu_0:[120,121,125,133],j721e_dev_navss0_timermgr_0:[120,121,133],j721e_dev_navss0_timermgr_1:[120,121,133],j721e_dev_navss0_udmap_0:[120,121,122,125,131,133],j721e_dev_navss0_udmass:[120,121,133],j721e_dev_navss0_udmass_intaggr_0:[120,121,125,131,133],j721e_dev_navss0_virtss:[120,121,133],j721e_dev_pbist0:[121,133],j721e_dev_pbist10:[121,133],j721e_dev_pbist1:[121,133],j721e_dev_pbist2:[121,133],j721e_dev_pbist3:[121,133],j721e_dev_pbist4:[121,133],j721e_dev_pbist5:[121,133],j721e_dev_pbist6:[121,133],j721e_dev_pbist7:[121,133],j721e_dev_pbist9:[121,133],j721e_dev_pcie0:[120,121,125,133],j721e_dev_pcie1:[120,121,125,133],j721e_dev_pcie2:[120,121,125,133],j721e_dev_pcie3:[120,121,125,133],j721e_dev_pru_icssg0:[120,121,125,133],j721e_dev_pru_icssg1:[120,121,125,133],j721e_dev_psc0:[120,121,133],j721e_dev_r5fss0:[121,133],j721e_dev_r5fss0_core0:[120,121,125,133],j721e_dev_r5fss0_core1:[120,121,125,133],j721e_dev_r5fss0_introuter0:[120,121,125,131,133],j721e_dev_r5fss1:[121,133],j721e_dev_r5fss1_core0:[120,121,125,133],j721e_dev_r5fss1_core1:[120,121,125,133],j721e_dev_r5fss1_introuter0:[120,121,125,131,133],j721e_dev_rti0:[120,121,133],j721e_dev_rti15:[120,121,133],j721e_dev_rti16:[120,121,133],j721e_dev_rti1:[120,121,133],j721e_dev_rti24:[120,121,125,133],j721e_dev_rti25:[120,121,125,133],j721e_dev_rti28:[120,121,133],j721e_dev_rti29:[120,121,133],j721e_dev_rti30:[120,121,133],j721e_dev_rti31:[120,121,133],j721e_dev_sa2_ul0:[120,121,125,133,172],j721e_dev_serdes_10g0:[120,121,133],j721e_dev_serdes_16g0:[120,121,133],j721e_dev_serdes_16g1:[120,121,133],j721e_dev_serdes_16g2:[120,121,133],j721e_dev_serdes_16g3:[120,121,133],j721e_dev_stm0:[120,121,133],j721e_dev_timer0:[120,121,125,133],j721e_dev_timer10:[120,121,125,133],j721e_dev_timer11:[120,121,125,133],j721e_dev_timer11_clksel_vd:[120,121,133],j721e_dev_timer12:[120,121,125,133],j721e_dev_timer13:[120,121,125,133],j721e_dev_timer13_clksel_vd:[120,121,133],j721e_dev_timer14:[120,121,125,133],j721e_dev_timer15:[120,121,125,133],j721e_dev_timer15_clksel_vd:[120,121,133],j721e_dev_timer16:[120,121,125,133],j721e_dev_timer17:[120,121,125,133],j721e_dev_timer17_clksel_vd:[120,121,133],j721e_dev_timer18:[120,121,125,133],j721e_dev_timer19:[120,121,125,133],j721e_dev_timer19_clksel_vd:[120,121,133],j721e_dev_timer1:[120,121,125,133],j721e_dev_timer1_clksel_vd:[120,121,133],j721e_dev_timer2:[120,121,125,133],j721e_dev_timer3:[120,121,125,133],j721e_dev_timer3_clksel_vd:[120,121,133],j721e_dev_timer4:[120,121,125,133],j721e_dev_timer5:[120,121,125,133],j721e_dev_timer5_clksel_vd:[120,121,133],j721e_dev_timer6:[120,121,125,133],j721e_dev_timer7:[120,121,125,133],j721e_dev_timer7_clksel_vd:[120,121,133],j721e_dev_timer8:[120,121,125,133],j721e_dev_timer9:[120,121,125,133],j721e_dev_timer9_clksel_vd:[120,121,133],j721e_dev_timesync_intrtr0:[120,121,125,131,133],j721e_dev_uart0:[120,121,125,133],j721e_dev_uart1:[120,121,125,133],j721e_dev_uart2:[120,121,125,133],j721e_dev_uart3:[120,121,125,133],j721e_dev_uart4:[120,121,125,133],j721e_dev_uart5:[120,121,125,133],j721e_dev_uart6:[120,121,125,133],j721e_dev_uart7:[120,121,125,133],j721e_dev_uart8:[120,121,125,133],j721e_dev_uart9:[120,121,125,133],j721e_dev_ufs0:[120,121,125,133],j721e_dev_usb0:[120,121,125,133],j721e_dev_usb1:[120,121,125,133],j721e_dev_vpac0:[120,121,133],j721e_dev_vpfe0:[120,121,125,133],j721e_dev_wkup_ddpa0:[120,121,133],j721e_dev_wkup_dmsc0:[121,133],j721e_dev_wkup_esm0:[120,121,125,133],j721e_dev_wkup_gpio0:[120,121,125,133],j721e_dev_wkup_gpio1:[120,121,125,133],j721e_dev_wkup_gpiomux_intrtr0:[120,121,125,131,133],j721e_dev_wkup_i2c0:[120,121,125,133],j721e_dev_wkup_porz_sync0:[120,121,133],j721e_dev_wkup_psc0:[120,121,133],j721e_dev_wkup_uart0:[120,121,125,133],j721e_dev_wkup_vtm0:[120,121,125,133],j721e_dev_wkupmcu2main_vd:[121,133],j721s2:[31,176],j721s2_dev_a72ss0:[135,136,148],j721s2_dev_a72ss0_core0:[135,136,148],j721s2_dev_a72ss0_core0_pbist_wrap:[136,148],j721s2_dev_a72ss0_core1:[135,136,148],j721s2_dev_aggr_atb0:[135,136,148],j721s2_dev_atl0:[135,136,148],j721s2_dev_board0:[135,136,148],j721s2_dev_c71x_0_pbist_vd:[136,148],j721s2_dev_c71x_1_pbist_vd:[136,148],j721s2_dev_cmpevent_intrtr0:[135,136,140,146,148],j721s2_dev_codec0:[135,136,140,148],j721s2_dev_compute_cluster0:[136,148],j721s2_dev_compute_cluster0_c71ss0_0:[135,136,148],j721s2_dev_compute_cluster0_c71ss0_mma_0:[136,148],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[136,148],j721s2_dev_compute_cluster0_c71ss1_0:[135,136,148],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[136,148],j721s2_dev_compute_cluster0_cfg_wrap_0:[136,148],j721s2_dev_compute_cluster0_clec:[135,136,140,148],j721s2_dev_compute_cluster0_core_cor:[135,136,148],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[136,148],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[136,148],j721s2_dev_compute_cluster0_debug_wrap_0:[135,136,148],j721s2_dev_compute_cluster0_divh2_divh0_0:[136,148],j721s2_dev_compute_cluster0_divh2_divh0_1:[136,148],j721s2_dev_compute_cluster0_divp_tft0_0:[136,148],j721s2_dev_compute_cluster0_divp_tft0_1:[136,148],j721s2_dev_compute_cluster0_dmsc_wrap_0:[136,148],j721s2_dev_compute_cluster0_en_msmc_domain_0:[135,136,148],j721s2_dev_compute_cluster0_gic500ss:[135,136,140,148],j721s2_dev_compute_cluster0_pbist_wrap_0:[135,136,148],j721s2_dev_cpsw1:[135,136,140,148],j721s2_dev_cpt2_aggr0:[135,136,148],j721s2_dev_cpt2_aggr1:[135,136,148],j721s2_dev_cpt2_aggr2:[135,136,148],j721s2_dev_cpt2_aggr3:[135,136,148],j721s2_dev_cpt2_aggr4:[135,136,148],j721s2_dev_cpt2_aggr5:[135,136,148],j721s2_dev_csi_psilss0:[135,136,148],j721s2_dev_csi_rx_if0:[135,136,140,148],j721s2_dev_csi_rx_if1:[135,136,140,148],j721s2_dev_csi_tx_if_v2_0:[135,136,140,148],j721s2_dev_csi_tx_if_v2_1:[135,136,140,148],j721s2_dev_dcc0:[135,136,140,148],j721s2_dev_dcc1:[135,136,140,148],j721s2_dev_dcc2:[135,136,140,148],j721s2_dev_dcc3:[135,136,140,148],j721s2_dev_dcc4:[135,136,140,148],j721s2_dev_dcc5:[135,136,140,148],j721s2_dev_dcc6:[135,136,140,148],j721s2_dev_dcc7:[135,136,140,148],j721s2_dev_dcc8:[135,136,140,148],j721s2_dev_dcc9:[135,136,140,148],j721s2_dev_ddr0:[135,136,140,148],j721s2_dev_ddr1:[135,136,140,148],j721s2_dev_debugss_wrap0:[135,136,148],j721s2_dev_debugsuspendrtr0:[135,136,148],j721s2_dev_dmpac0:[135,136,148],j721s2_dev_dmpac0_ctset_0:[136,148],j721s2_dev_dmpac0_intd_0:[136,140,148],j721s2_dev_dmpac0_sde_0:[135,136,148],j721s2_dev_dmpac0_utc_0:[135,136,148],j721s2_dev_dmpac_vpac_psilss0:[135,136,148],j721s2_dev_dphy_rx0:[135,136,148],j721s2_dev_dphy_rx1:[135,136,148],j721s2_dev_dphy_tx0:[135,136,148],j721s2_dev_dphy_tx1:[135,136,148],j721s2_dev_dss0:[135,136,140,148],j721s2_dev_dss_dsi0:[135,136,140,148],j721s2_dev_dss_dsi1:[135,136,140,148],j721s2_dev_dss_edp0:[135,136,140,148],j721s2_dev_ecap0:[135,136,140,148],j721s2_dev_ecap1:[135,136,140,148],j721s2_dev_ecap2:[135,136,140,148],j721s2_dev_elm0:[135,136,140,148],j721s2_dev_emif_data_0_vd:[136,148],j721s2_dev_emif_data_1_vd:[136,148],j721s2_dev_epwm0:[135,136,140,148],j721s2_dev_epwm1:[135,136,140,148],j721s2_dev_epwm2:[135,136,140,148],j721s2_dev_epwm3:[135,136,140,148],j721s2_dev_epwm4:[135,136,140,148],j721s2_dev_epwm5:[135,136,140,148],j721s2_dev_eqep0:[135,136,140,148],j721s2_dev_eqep1:[135,136,140,148],j721s2_dev_eqep2:[135,136,140,148],j721s2_dev_esm0:[135,136,140,148],j721s2_dev_ffi_main_ac_cbass_vd:[136,148],j721s2_dev_ffi_main_ac_qm_cbass_vd:[136,148],j721s2_dev_ffi_main_hc_cbass_vd:[136,148],j721s2_dev_ffi_main_infra_cbass_vd:[136,148],j721s2_dev_ffi_main_ip_cbass_vd:[136,148],j721s2_dev_ffi_main_rc_cbass_vd:[136,148],j721s2_dev_gpio0:[135,136,140,148],j721s2_dev_gpio2:[135,136,140,148],j721s2_dev_gpio4:[135,136,140,148],j721s2_dev_gpio6:[135,136,140,148],j721s2_dev_gpiomux_intrtr0:[135,136,140,146,148],j721s2_dev_gpmc0:[135,136,140,148],j721s2_dev_gtc0:[135,136,140,148],j721s2_dev_i2c0:[135,136,140,148],j721s2_dev_i2c1:[135,136,140,148],j721s2_dev_i2c2:[135,136,140,148],j721s2_dev_i2c3:[135,136,140,148],j721s2_dev_i2c4:[135,136,140,148],j721s2_dev_i2c5:[135,136,140,148],j721s2_dev_i2c6:[135,136,140,148],j721s2_dev_j7aep_gpu_bxs464_wrap0:[136,140,148],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[136,148],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[135,136,140,148],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[136,148],j721s2_dev_j7am_32_64_atb_funnel0:[135,136,148],j721s2_dev_j7am_32_64_atb_funnel1:[135,136,148],j721s2_dev_j7am_32_64_atb_funnel2:[135,136,148],j721s2_dev_j7am_bolt_pgd0:[135,136,148],j721s2_dev_j7am_hwa_atb_funnel0:[135,136,148],j721s2_dev_j7am_main_16ff0:[135,136,148],j721s2_dev_j7am_pulsar_atb_funnel0:[135,136,148],j721s2_dev_led0:[135,136,148],j721s2_dev_main2mcu_lvl_intrtr0:[135,136,140,146,148],j721s2_dev_main2mcu_pls_intrtr0:[135,136,140,146,148],j721s2_dev_main2wkupmcu_vd:[136,148],j721s2_dev_mcan0:[135,136,140,148],j721s2_dev_mcan10:[135,136,140,148],j721s2_dev_mcan11:[135,136,140,148],j721s2_dev_mcan12:[135,136,140,148],j721s2_dev_mcan13:[135,136,140,148],j721s2_dev_mcan14:[135,136,140,148],j721s2_dev_mcan15:[135,136,140,148],j721s2_dev_mcan16:[135,136,140,148],j721s2_dev_mcan17:[135,136,140,148],j721s2_dev_mcan1:[135,136,140,148],j721s2_dev_mcan2:[135,136,140,148],j721s2_dev_mcan3:[135,136,140,148],j721s2_dev_mcan4:[135,136,140,148],j721s2_dev_mcan5:[135,136,140,148],j721s2_dev_mcan6:[135,136,140,148],j721s2_dev_mcan7:[135,136,140,148],j721s2_dev_mcan8:[135,136,140,148],j721s2_dev_mcan9:[135,136,140,148],j721s2_dev_mcasp0:[135,136,140,148],j721s2_dev_mcasp1:[135,136,140,148],j721s2_dev_mcasp2:[135,136,140,148],j721s2_dev_mcasp3:[135,136,140,148],j721s2_dev_mcasp4:[135,136,140,148],j721s2_dev_mcspi0:[135,136,140,148],j721s2_dev_mcspi1:[135,136,140,148],j721s2_dev_mcspi2:[135,136,140,148],j721s2_dev_mcspi3:[135,136,140,148],j721s2_dev_mcspi4:[135,136,140,148],j721s2_dev_mcspi5:[135,136,140,148],j721s2_dev_mcspi6:[135,136,140,148],j721s2_dev_mcspi7:[135,136,140,148],j721s2_dev_mcu_adc12fc_16ffc0:[135,136,148],j721s2_dev_mcu_adc12fc_16ffc1:[135,136,148],j721s2_dev_mcu_cpsw0:[135,136,140,148],j721s2_dev_mcu_cpt2_aggr0:[135,136,148],j721s2_dev_mcu_dcc0:[135,136,148],j721s2_dev_mcu_dcc1:[135,136,148],j721s2_dev_mcu_dcc2:[135,136,148],j721s2_dev_mcu_esm0:[135,136,148],j721s2_dev_mcu_fss0:[136,148],j721s2_dev_mcu_fss0_fsas_0:[135,136,148],j721s2_dev_mcu_fss0_hyperbus1p0_0:[135,136,148],j721s2_dev_mcu_fss0_ospi_0:[135,136,148],j721s2_dev_mcu_fss0_ospi_1:[135,136,148],j721s2_dev_mcu_i2c0:[135,136,148],j721s2_dev_mcu_i2c1:[135,136,148],j721s2_dev_mcu_i3c0:[135,136,148],j721s2_dev_mcu_i3c1:[135,136,148],j721s2_dev_mcu_mcan0:[135,136,148],j721s2_dev_mcu_mcan1:[135,136,148],j721s2_dev_mcu_mcspi0:[135,136,148],j721s2_dev_mcu_mcspi1:[135,136,148],j721s2_dev_mcu_mcspi2:[135,136,148],j721s2_dev_mcu_navss0:[136,144,148],j721s2_dev_mcu_navss0_intr_router_0:[135,136,140,146,148],j721s2_dev_mcu_navss0_mcrc_0:[135,136,140,148],j721s2_dev_mcu_navss0_modss:[135,136,148],j721s2_dev_mcu_navss0_proxy0:[135,136,143,146,148],j721s2_dev_mcu_navss0_ringacc0:[135,136,140,145,146,148],j721s2_dev_mcu_navss0_udmap_0:[135,136,137,140,146,148],j721s2_dev_mcu_navss0_udmass:[135,136,148],j721s2_dev_mcu_navss0_udmass_inta_0:[135,136,140,146,148],j721s2_dev_mcu_pbist0:[135,136,148],j721s2_dev_mcu_pbist1:[135,136,148],j721s2_dev_mcu_pbist2:[135,136,148],j721s2_dev_mcu_r5fss0:[136,148],j721s2_dev_mcu_r5fss0_core0:[135,136,140,148],j721s2_dev_mcu_r5fss0_core1:[135,136,140,148],j721s2_dev_mcu_rti0:[135,136,148],j721s2_dev_mcu_rti1:[135,136,148],j721s2_dev_mcu_timer0:[135,136,148],j721s2_dev_mcu_timer1:[135,136,148],j721s2_dev_mcu_timer2:[135,136,148],j721s2_dev_mcu_timer3:[135,136,148],j721s2_dev_mcu_timer4:[135,136,148],j721s2_dev_mcu_timer5:[135,136,148],j721s2_dev_mcu_timer6:[135,136,148],j721s2_dev_mcu_timer7:[135,136,148],j721s2_dev_mcu_timer8:[135,136,148],j721s2_dev_mcu_timer9:[135,136,148],j721s2_dev_mcu_uart0:[135,136,148],j721s2_dev_mmcsd0:[135,136,140,148],j721s2_dev_mmcsd1:[135,136,140,148],j721s2_dev_navss0:[135,136,140,144,148],j721s2_dev_navss0_bcdma_0:[135,136,137,145,146,148],j721s2_dev_navss0_cpts_0:[135,136,140,148],j721s2_dev_navss0_intr_0:[135,136,140,146,148],j721s2_dev_navss0_mailbox1_0:[135,136,140,148],j721s2_dev_navss0_mailbox1_10:[135,136,140,148],j721s2_dev_navss0_mailbox1_11:[135,136,140,148],j721s2_dev_navss0_mailbox1_1:[135,136,140,148],j721s2_dev_navss0_mailbox1_2:[135,136,140,148],j721s2_dev_navss0_mailbox1_3:[135,136,140,148],j721s2_dev_navss0_mailbox1_4:[135,136,140,148],j721s2_dev_navss0_mailbox1_5:[135,136,140,148],j721s2_dev_navss0_mailbox1_6:[135,136,140,148],j721s2_dev_navss0_mailbox1_7:[135,136,140,148],j721s2_dev_navss0_mailbox1_8:[135,136,140,148],j721s2_dev_navss0_mailbox1_9:[135,136,140,148],j721s2_dev_navss0_mailbox_0:[135,136,140,148],j721s2_dev_navss0_mailbox_10:[135,136,140,148],j721s2_dev_navss0_mailbox_11:[135,136,140,148],j721s2_dev_navss0_mailbox_1:[135,136,140,148],j721s2_dev_navss0_mailbox_2:[135,136,140,148],j721s2_dev_navss0_mailbox_3:[135,136,140,148],j721s2_dev_navss0_mailbox_4:[135,136,140,148],j721s2_dev_navss0_mailbox_5:[135,136,140,148],j721s2_dev_navss0_mailbox_6:[135,136,140,148],j721s2_dev_navss0_mailbox_7:[135,136,140,148],j721s2_dev_navss0_mailbox_8:[135,136,140,148],j721s2_dev_navss0_mailbox_9:[135,136,140,148],j721s2_dev_navss0_mcrc_0:[135,136,140,148],j721s2_dev_navss0_modss:[135,136,148],j721s2_dev_navss0_modss_inta_0:[135,136,140,146,148],j721s2_dev_navss0_modss_inta_1:[135,136,140,146,148],j721s2_dev_navss0_proxy_0:[135,136,143,146,148],j721s2_dev_navss0_pvu_0:[135,136,140,148],j721s2_dev_navss0_pvu_1:[135,136,140,148],j721s2_dev_navss0_ringacc_0:[135,136,140,145,146,148],j721s2_dev_navss0_spinlock_0:[135,136,148],j721s2_dev_navss0_timermgr_0:[135,136,148],j721s2_dev_navss0_timermgr_1:[135,136,148],j721s2_dev_navss0_udmap_0:[135,136,137,140,146,148],j721s2_dev_navss0_udmass:[135,136,148],j721s2_dev_navss0_udmass_inta_0:[135,136,140,146,148],j721s2_dev_navss0_virtss:[135,136,148],j721s2_dev_pbist0:[135,136,148],j721s2_dev_pbist10:[135,136,148],j721s2_dev_pbist11:[135,136,148],j721s2_dev_pbist1:[135,136,148],j721s2_dev_pbist2:[135,136,148],j721s2_dev_pbist3:[135,136,148],j721s2_dev_pbist4:[135,136,148],j721s2_dev_pbist5:[135,136,148],j721s2_dev_pbist7:[136,148],j721s2_dev_pbist8:[136,148],j721s2_dev_pcie1:[135,136,140,148],j721s2_dev_psc0:[135,136,148],j721s2_dev_r5fss0:[136,148],j721s2_dev_r5fss0_core0:[135,136,140,148],j721s2_dev_r5fss0_core1:[135,136,140,148],j721s2_dev_r5fss1:[136,148],j721s2_dev_r5fss1_core0:[135,136,140,148],j721s2_dev_r5fss1_core1:[135,136,140,148],j721s2_dev_rti0:[135,136,148],j721s2_dev_rti15:[135,136,148],j721s2_dev_rti16:[135,136,148],j721s2_dev_rti17:[135,136,148],j721s2_dev_rti1:[135,136,148],j721s2_dev_rti28:[135,136,148],j721s2_dev_rti29:[135,136,148],j721s2_dev_rti30:[135,136,148],j721s2_dev_rti31:[135,136,148],j721s2_dev_sa2_cpsw_psilss0:[135,136,148],j721s2_dev_sa2_ul0:[135,136,140,148],j721s2_dev_serdes_10g0:[135,136,148],j721s2_dev_stm0:[135,136,148],j721s2_dev_timer0:[135,136,140,148],j721s2_dev_timer10:[135,136,140,148],j721s2_dev_timer11:[135,136,140,148],j721s2_dev_timer12:[135,136,140,148],j721s2_dev_timer13:[135,136,140,148],j721s2_dev_timer14:[135,136,140,148],j721s2_dev_timer15:[135,136,140,148],j721s2_dev_timer16:[135,136,140,148],j721s2_dev_timer17:[135,136,140,148],j721s2_dev_timer18:[135,136,140,148],j721s2_dev_timer19:[135,136,140,148],j721s2_dev_timer1:[135,136,140,148],j721s2_dev_timer2:[135,136,140,148],j721s2_dev_timer3:[135,136,140,148],j721s2_dev_timer4:[135,136,140,148],j721s2_dev_timer5:[135,136,140,148],j721s2_dev_timer6:[135,136,140,148],j721s2_dev_timer7:[135,136,140,148],j721s2_dev_timer8:[135,136,140,148],j721s2_dev_timer9:[135,136,140,148],j721s2_dev_timesync_intrtr0:[135,136,140,146,148],j721s2_dev_uart0:[135,136,140,148],j721s2_dev_uart1:[135,136,140,148],j721s2_dev_uart2:[135,136,140,148],j721s2_dev_uart3:[135,136,140,148],j721s2_dev_uart4:[135,136,140,148],j721s2_dev_uart5:[135,136,140,148],j721s2_dev_uart6:[135,136,140,148],j721s2_dev_uart7:[135,136,140,148],j721s2_dev_uart8:[135,136,140,148],j721s2_dev_uart9:[135,136,140,148],j721s2_dev_usb0:[135,136,140,148],j721s2_dev_vpac0:[135,136,140,148],j721s2_dev_vusr_dual0:[135,136,140,148],j721s2_dev_wkup_ddpa0:[135,136,148],j721s2_dev_wkup_esm0:[135,136,140,148],j721s2_dev_wkup_gpio0:[135,136,140,148],j721s2_dev_wkup_gpio1:[135,136,140,148],j721s2_dev_wkup_gpiomux_intrtr0:[135,136,140,146,148],j721s2_dev_wkup_hsm0:[135,136,140,148],j721s2_dev_wkup_i2c0:[135,136,148],j721s2_dev_wkup_j7am_wakeup_16ff0:[135,136,148],j721s2_dev_wkup_porz_sync0:[135,136,148],j721s2_dev_wkup_psc0:[135,136,148],j721s2_dev_wkup_sms0:[136,148],j721s2_dev_wkup_uart0:[135,136,148],j721s2_dev_wkup_vtm0:[135,136,148],j721s2_dev_wkupmcu2main_vd:[136,148],j784s4:176,j784s4_dev_a72ss0:[149,150,162],j784s4_dev_a72ss0_core0:[149,150,162],j784s4_dev_a72ss0_core1:[149,150,162],j784s4_dev_a72ss0_core2:[149,150,162],j784s4_dev_a72ss0_core3:[149,150,162],j784s4_dev_a72ss1:[149,150,162],j784s4_dev_a72ss1_core0:[149,150,162],j784s4_dev_a72ss1_core1:[149,150,162],j784s4_dev_a72ss1_core2:[149,150,162],j784s4_dev_a72ss1_core3:[149,150,162],j784s4_dev_aggr_atb0:[149,150,162],j784s4_dev_atl0:[149,150,162],j784s4_dev_board0:[149,150,162],j784s4_dev_c71x_0_pbist_vd:[150,162],j784s4_dev_c71x_1_pbist_vd:[150,162],j784s4_dev_cmpevent_intrtr0:[149,150,154,160,162],j784s4_dev_codec0:[149,150,154,162],j784s4_dev_codec1:[149,150,154,162],j784s4_dev_compute_cluster0:[150,162],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1:[150,162],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1:[150,162],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[150,162],j784s4_dev_compute_cluster0_c71ss0:[149,150,162],j784s4_dev_compute_cluster0_c71ss0_core0:[149,150,162],j784s4_dev_compute_cluster0_c71ss0_mma_0:[150,162],j784s4_dev_compute_cluster0_c71ss1:[149,150,162],j784s4_dev_compute_cluster0_c71ss1_core0:[149,150,162],j784s4_dev_compute_cluster0_c71ss1_mma_0:[150,162],j784s4_dev_compute_cluster0_c71ss2:[149,150,162],j784s4_dev_compute_cluster0_c71ss2_core0:[149,150,162],j784s4_dev_compute_cluster0_c71ss2_mma_0:[150,162],j784s4_dev_compute_cluster0_c71ss3:[149,150,162],j784s4_dev_compute_cluster0_c71ss3_core0:[149,150,162],j784s4_dev_compute_cluster0_c71ss3_mma_0:[150,162],j784s4_dev_compute_cluster0_cfg_wrap_0:[150,162],j784s4_dev_compute_cluster0_clec:[150,154,162],j784s4_dev_compute_cluster0_core_cor:[149,150,162],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[150,162],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[150,162],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[150,162],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[150,162],j784s4_dev_compute_cluster0_debug_wrap_0:[149,150,162],j784s4_dev_compute_cluster0_divh2_divh_0:[150,162],j784s4_dev_compute_cluster0_divh2_divh_1:[150,162],j784s4_dev_compute_cluster0_divh4_divh_0:[150,162],j784s4_dev_compute_cluster0_divp_tft_0:[150,162],j784s4_dev_compute_cluster0_divp_tft_1:[150,162],j784s4_dev_compute_cluster0_dmsc_wrap_0:[150,162],j784s4_dev_compute_cluster0_dru0:[150,162],j784s4_dev_compute_cluster0_dru4:[150,162],j784s4_dev_compute_cluster0_dru5:[150,162],j784s4_dev_compute_cluster0_dru6:[150,162],j784s4_dev_compute_cluster0_dru7:[150,162],j784s4_dev_compute_cluster0_en_msmc_domain_0:[150,162],j784s4_dev_compute_cluster0_gic500ss:[149,150,154,162],j784s4_dev_compute_cluster0_msmc2_wrap_0:[150,162],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[150,162],j784s4_dev_cpsw1:[149,150,154,162],j784s4_dev_cpsw_9xuss_j7am0:[149,150,154,162],j784s4_dev_cpt2_aggr0:[149,150,162],j784s4_dev_cpt2_aggr1:[149,150,162],j784s4_dev_cpt2_aggr2:[149,150,162],j784s4_dev_cpt2_aggr3:[149,150,162],j784s4_dev_cpt2_aggr4:[149,150,162],j784s4_dev_cpt2_aggr5:[149,150,162],j784s4_dev_csi_psilss0:[149,150,162],j784s4_dev_csi_rx_if0:[149,150,154,162],j784s4_dev_csi_rx_if1:[149,150,154,162],j784s4_dev_csi_rx_if2:[149,150,154,162],j784s4_dev_csi_tx_if_v2_0:[149,150,154,162],j784s4_dev_csi_tx_if_v2_1:[149,150,154,162],j784s4_dev_dcc0:[149,150,154,162],j784s4_dev_dcc1:[149,150,154,162],j784s4_dev_dcc2:[149,150,154,162],j784s4_dev_dcc3:[149,150,154,162],j784s4_dev_dcc4:[149,150,154,162],j784s4_dev_dcc5:[149,150,154,162],j784s4_dev_dcc6:[149,150,154,162],j784s4_dev_dcc7:[149,150,154,162],j784s4_dev_dcc8:[149,150,154,162],j784s4_dev_dcc9:[149,150,154,162],j784s4_dev_ddr0:[149,150,154,162],j784s4_dev_ddr1:[149,150,154,162],j784s4_dev_ddr2:[149,150,154,162],j784s4_dev_ddr3:[149,150,154,162],j784s4_dev_debugss_wrap0:[149,150,162],j784s4_dev_debugsuspendrtr0:[149,150,162],j784s4_dev_dmpac0:[149,150,162],j784s4_dev_dmpac0_ctset_0:[150,162],j784s4_dev_dmpac0_intd_0:[150,154,162],j784s4_dev_dmpac0_sde_0:[149,150,162],j784s4_dev_dmpac0_utc_0:[149,150,162],j784s4_dev_dmpac_vpac_psilss0:[149,150,162],j784s4_dev_dphy_rx0:[149,150,162],j784s4_dev_dphy_rx1:[149,150,162],j784s4_dev_dphy_rx2:[149,150,162],j784s4_dev_dphy_tx0:[149,150,162],j784s4_dev_dphy_tx1:[149,150,162],j784s4_dev_dss0:[149,150,154,162],j784s4_dev_dss_dsi0:[149,150,154,162],j784s4_dev_dss_dsi1:[149,150,154,162],j784s4_dev_dss_edp0:[149,150,154,162],j784s4_dev_ecap0:[149,150,154,162],j784s4_dev_ecap1:[149,150,154,162],j784s4_dev_ecap2:[149,150,154,162],j784s4_dev_elm0:[149,150,154,162],j784s4_dev_emif_data_0_vd:[150,162],j784s4_dev_emif_data_1_vd:[150,162],j784s4_dev_emif_data_2_vd:[150,162],j784s4_dev_emif_data_3_vd:[150,162],j784s4_dev_epwm0:[149,150,154,162],j784s4_dev_epwm1:[149,150,154,162],j784s4_dev_epwm2:[149,150,154,162],j784s4_dev_epwm3:[149,150,154,162],j784s4_dev_epwm4:[149,150,154,162],j784s4_dev_epwm5:[149,150,154,162],j784s4_dev_eqep0:[149,150,154,162],j784s4_dev_eqep1:[149,150,154,162],j784s4_dev_eqep2:[149,150,154,162],j784s4_dev_esm0:[149,150,154,162],j784s4_dev_ffi_main_ac_cbass_vd:[150,162],j784s4_dev_ffi_main_ac_qm_cbass_vd:[150,162],j784s4_dev_ffi_main_hc_cbass_vd:[150,162],j784s4_dev_ffi_main_infra_cbass_vd:[150,162],j784s4_dev_ffi_main_ip_cbass_vd:[150,162],j784s4_dev_ffi_main_rc_cbass_vd:[150,162],j784s4_dev_gpio0:[149,150,154,162],j784s4_dev_gpio2:[149,150,154,162],j784s4_dev_gpio4:[149,150,154,162],j784s4_dev_gpio6:[149,150,154,162],j784s4_dev_gpiomux_intrtr0:[149,150,154,160,162],j784s4_dev_gpmc0:[149,150,154,162],j784s4_dev_gtc0:[149,150,154,162],j784s4_dev_i2c0:[149,150,154,162],j784s4_dev_i2c1:[149,150,154,162],j784s4_dev_i2c2:[149,150,154,162],j784s4_dev_i2c3:[149,150,154,162],j784s4_dev_i2c4:[149,150,154,162],j784s4_dev_i2c5:[149,150,154,162],j784s4_dev_i2c6:[149,150,154,162],j784s4_dev_j7aep_gpu_bxs464_wrap0:[150,154,162],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[150,162],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[149,150,154,162],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[150,162],j784s4_dev_j7am_32_64_atb_funnel0:[149,150,162],j784s4_dev_j7am_32_64_atb_funnel1:[149,150,162],j784s4_dev_j7am_32_64_atb_funnel2:[149,150,162],j784s4_dev_j7am_bolt_pgd0:[149,150,162],j784s4_dev_j7am_bolt_psc_wrap0:[149,150,162],j784s4_dev_j7am_hwa_atb_funnel0:[149,150,162],j784s4_dev_j7am_main_16ff0:[149,150,162],j784s4_dev_j7am_pulsar_atb_funnel0:[149,150,162],j784s4_dev_led0:[149,150,162],j784s4_dev_main2mcu_lvl_intrtr0:[149,150,154,160,162],j784s4_dev_main2mcu_pls_intrtr0:[149,150,154,160,162],j784s4_dev_main2wkupmcu_vd:[150,162],j784s4_dev_mcan0:[149,150,154,162],j784s4_dev_mcan10:[149,150,154,162],j784s4_dev_mcan11:[149,150,154,162],j784s4_dev_mcan12:[149,150,154,162],j784s4_dev_mcan13:[149,150,154,162],j784s4_dev_mcan14:[149,150,154,162],j784s4_dev_mcan15:[149,150,154,162],j784s4_dev_mcan16:[149,150,154,162],j784s4_dev_mcan17:[149,150,154,162],j784s4_dev_mcan1:[149,150,154,162],j784s4_dev_mcan2:[149,150,154,162],j784s4_dev_mcan3:[149,150,154,162],j784s4_dev_mcan4:[149,150,154,162],j784s4_dev_mcan5:[149,150,154,162],j784s4_dev_mcan6:[149,150,154,162],j784s4_dev_mcan7:[149,150,154,162],j784s4_dev_mcan8:[149,150,154,162],j784s4_dev_mcan9:[149,150,154,162],j784s4_dev_mcasp0:[149,150,154,162],j784s4_dev_mcasp1:[149,150,154,162],j784s4_dev_mcasp2:[149,150,154,162],j784s4_dev_mcasp3:[149,150,154,162],j784s4_dev_mcasp4:[149,150,154,162],j784s4_dev_mcspi0:[149,150,154,162],j784s4_dev_mcspi1:[149,150,154,162],j784s4_dev_mcspi2:[149,150,154,162],j784s4_dev_mcspi3:[149,150,154,162],j784s4_dev_mcspi4:[149,150,154,162],j784s4_dev_mcspi5:[149,150,154,162],j784s4_dev_mcspi6:[149,150,154,162],j784s4_dev_mcspi7:[149,150,154,162],j784s4_dev_mcu_adc12fc_16ffc0:[149,150,162],j784s4_dev_mcu_adc12fc_16ffc1:[149,150,162],j784s4_dev_mcu_cpsw0:[149,150,154,162],j784s4_dev_mcu_cpt2_aggr0:[149,150,162],j784s4_dev_mcu_dcc0:[149,150,162],j784s4_dev_mcu_dcc1:[149,150,162],j784s4_dev_mcu_dcc2:[149,150,162],j784s4_dev_mcu_esm0:[149,150,162],j784s4_dev_mcu_fss0:[150,162],j784s4_dev_mcu_fss0_fsas_0:[149,150,162],j784s4_dev_mcu_fss0_hyperbus1p0_0:[149,150,162],j784s4_dev_mcu_fss0_ospi_0:[149,150,162],j784s4_dev_mcu_fss0_ospi_1:[149,150,162],j784s4_dev_mcu_i2c0:[149,150,162],j784s4_dev_mcu_i2c1:[149,150,162],j784s4_dev_mcu_i3c0:[149,150,162],j784s4_dev_mcu_i3c1:[149,150,162],j784s4_dev_mcu_mcan0:[149,150,162],j784s4_dev_mcu_mcan1:[149,150,162],j784s4_dev_mcu_mcspi0:[149,150,162],j784s4_dev_mcu_mcspi1:[149,150,162],j784s4_dev_mcu_mcspi2:[149,150,162],j784s4_dev_mcu_navss0:[150,158,162],j784s4_dev_mcu_navss0_intr_router_0:[149,150,154,160,162],j784s4_dev_mcu_navss0_mcrc_0:[149,150,154,162],j784s4_dev_mcu_navss0_modss:[149,150,162],j784s4_dev_mcu_navss0_proxy0:[149,150,157,160,162],j784s4_dev_mcu_navss0_ringacc0:[149,150,154,159,160,162],j784s4_dev_mcu_navss0_udmap_0:[149,150,151,154,160,162],j784s4_dev_mcu_navss0_udmass:[149,150,162],j784s4_dev_mcu_navss0_udmass_inta_0:[149,150,154,160,162],j784s4_dev_mcu_pbist0:[149,150,162],j784s4_dev_mcu_pbist1:[149,150,162],j784s4_dev_mcu_pbist2:[149,150,162],j784s4_dev_mcu_r5fss0:[150,162],j784s4_dev_mcu_r5fss0_core0:[149,150,154,162],j784s4_dev_mcu_r5fss0_core1:[149,150,154,162],j784s4_dev_mcu_rti0:[149,150,162],j784s4_dev_mcu_rti1:[149,150,162],j784s4_dev_mcu_sa3_ss0:[150,158],j784s4_dev_mcu_sa3_ss0_dmss_eccaggr_0:[149,150],j784s4_dev_mcu_sa3_ss0_intaggr_0:[149,150,154,160],j784s4_dev_mcu_sa3_ss0_pktdma_0:[149,150,151,159,160],j784s4_dev_mcu_sa3_ss0_ringacc_0:[149,150,154,159,160],j784s4_dev_mcu_sa3_ss0_sa_ul_0:[149,150],j784s4_dev_mcu_timer0:[149,150,162],j784s4_dev_mcu_timer1:[149,150,162],j784s4_dev_mcu_timer2:[149,150,162],j784s4_dev_mcu_timer3:[149,150,162],j784s4_dev_mcu_timer4:[149,150,162],j784s4_dev_mcu_timer5:[149,150,162],j784s4_dev_mcu_timer6:[149,150,162],j784s4_dev_mcu_timer7:[149,150,162],j784s4_dev_mcu_timer8:[149,150,162],j784s4_dev_mcu_timer9:[149,150,162],j784s4_dev_mcu_uart0:[149,150,162],j784s4_dev_mmcsd0:[149,150,154,162],j784s4_dev_mmcsd1:[149,150,154,162],j784s4_dev_navss0:[149,150,154,158,162],j784s4_dev_navss0_bcdma_0:[149,150,151,159,160,162],j784s4_dev_navss0_cpts_0:[149,150,154,162],j784s4_dev_navss0_intr_0:[149,150,154,160,162],j784s4_dev_navss0_mailbox1_0:[149,150,154,162],j784s4_dev_navss0_mailbox1_10:[149,150,154,162],j784s4_dev_navss0_mailbox1_11:[149,150,154,162],j784s4_dev_navss0_mailbox1_1:[149,150,154,162],j784s4_dev_navss0_mailbox1_2:[149,150,154,162],j784s4_dev_navss0_mailbox1_3:[149,150,154,162],j784s4_dev_navss0_mailbox1_4:[149,150,154,162],j784s4_dev_navss0_mailbox1_5:[149,150,154,162],j784s4_dev_navss0_mailbox1_6:[149,150,154,162],j784s4_dev_navss0_mailbox1_7:[149,150,154,162],j784s4_dev_navss0_mailbox1_8:[149,150,154,162],j784s4_dev_navss0_mailbox1_9:[149,150,154,162],j784s4_dev_navss0_mailbox_0:[149,150,154,162],j784s4_dev_navss0_mailbox_10:[149,150,154,162],j784s4_dev_navss0_mailbox_11:[149,150,154,162],j784s4_dev_navss0_mailbox_1:[149,150,154,162],j784s4_dev_navss0_mailbox_2:[149,150,154,162],j784s4_dev_navss0_mailbox_3:[149,150,154,162],j784s4_dev_navss0_mailbox_4:[149,150,154,162],j784s4_dev_navss0_mailbox_5:[149,150,154,162],j784s4_dev_navss0_mailbox_6:[149,150,154,162],j784s4_dev_navss0_mailbox_7:[149,150,154,162],j784s4_dev_navss0_mailbox_8:[149,150,154,162],j784s4_dev_navss0_mailbox_9:[149,150,154,162],j784s4_dev_navss0_mcrc_0:[149,150,154,162],j784s4_dev_navss0_modss:[149,150,162],j784s4_dev_navss0_modss_inta_0:[149,150,154,160,162],j784s4_dev_navss0_modss_inta_1:[149,150,154,160,162],j784s4_dev_navss0_proxy_0:[149,150,157,160,162],j784s4_dev_navss0_pvu_0:[149,150,154,162],j784s4_dev_navss0_pvu_1:[149,150,154,162],j784s4_dev_navss0_ringacc_0:[149,150,154,159,160,162],j784s4_dev_navss0_spinlock_0:[149,150,162],j784s4_dev_navss0_timermgr_0:[149,150,162],j784s4_dev_navss0_timermgr_1:[149,150,162],j784s4_dev_navss0_udmap_0:[149,150,151,154,160,162],j784s4_dev_navss0_udmass:[149,150,162],j784s4_dev_navss0_udmass_inta_0:[149,150,154,160,162],j784s4_dev_navss0_virtss:[149,150,162],j784s4_dev_pbist0:[149,150,162],j784s4_dev_pbist10:[149,150,162],j784s4_dev_pbist11:[149,150,162],j784s4_dev_pbist13:[150,162],j784s4_dev_pbist14:[149,150,162],j784s4_dev_pbist15:[150,162],j784s4_dev_pbist1:[149,150,162],j784s4_dev_pbist2:[149,150,162],j784s4_dev_pbist3:[149,150,162],j784s4_dev_pbist4:[149,150,162],j784s4_dev_pbist5:[149,150,162],j784s4_dev_pbist7:[150,162],j784s4_dev_pbist8:[150,162],j784s4_dev_pcie0:[149,150,154,162],j784s4_dev_pcie1:[149,150,154,162],j784s4_dev_pcie2:[149,150,154,162],j784s4_dev_pcie3:[149,150,154,162],j784s4_dev_psc0:[149,150,162],j784s4_dev_r5fss0:[150,162],j784s4_dev_r5fss0_core0:[149,150,154,162],j784s4_dev_r5fss0_core1:[149,150,154,162],j784s4_dev_r5fss1:[150,162],j784s4_dev_r5fss1_core0:[149,150,154,162],j784s4_dev_r5fss1_core1:[149,150,154,162],j784s4_dev_r5fss2:[150,162],j784s4_dev_r5fss2_core0:[149,150,154,162],j784s4_dev_r5fss2_core1:[149,150,154,162],j784s4_dev_rti0:[149,150,162],j784s4_dev_rti15:[149,150,162],j784s4_dev_rti16:[149,150,162],j784s4_dev_rti17:[149,150,162],j784s4_dev_rti18:[149,150,162],j784s4_dev_rti19:[149,150,162],j784s4_dev_rti1:[149,150,162],j784s4_dev_rti28:[149,150,162],j784s4_dev_rti29:[149,150,162],j784s4_dev_rti2:[149,150,162],j784s4_dev_rti30:[149,150,162],j784s4_dev_rti31:[149,150,162],j784s4_dev_rti32:[149,150,162],j784s4_dev_rti33:[149,150,162],j784s4_dev_rti3:[149,150,162],j784s4_dev_rti4:[149,150,162],j784s4_dev_rti5:[149,150,162],j784s4_dev_rti6:[149,150,162],j784s4_dev_rti7:[149,150,162],j784s4_dev_sa2_cpsw_psilss0:[149,150,162],j784s4_dev_sa2_ul0:[149,150,154,162],j784s4_dev_serdes_10g0:[149,150,162],j784s4_dev_serdes_10g1:[149,150,162],j784s4_dev_serdes_10g2:[149,150,162],j784s4_dev_serdes_10g4:[149,150,162],j784s4_dev_stm0:[149,150,162],j784s4_dev_timer0:[149,150,154,162],j784s4_dev_timer10:[149,150,154,162],j784s4_dev_timer11:[149,150,154,162],j784s4_dev_timer12:[149,150,154,162],j784s4_dev_timer13:[149,150,154,162],j784s4_dev_timer14:[149,150,154,162],j784s4_dev_timer15:[149,150,154,162],j784s4_dev_timer16:[149,150,154,162],j784s4_dev_timer17:[149,150,154,162],j784s4_dev_timer18:[149,150,154,162],j784s4_dev_timer19:[149,150,154,162],j784s4_dev_timer1:[149,150,154,162],j784s4_dev_timer2:[149,150,154,162],j784s4_dev_timer3:[149,150,154,162],j784s4_dev_timer4:[149,150,154,162],j784s4_dev_timer5:[149,150,154,162],j784s4_dev_timer6:[149,150,154,162],j784s4_dev_timer7:[149,150,154,162],j784s4_dev_timer8:[149,150,154,162],j784s4_dev_timer9:[149,150,154,162],j784s4_dev_timesync_intrtr0:[149,150,154,160,162],j784s4_dev_uart0:[149,150,154,162],j784s4_dev_uart1:[149,150,154,162],j784s4_dev_uart2:[149,150,154,162],j784s4_dev_uart3:[149,150,154,162],j784s4_dev_uart4:[149,150,154,162],j784s4_dev_uart5:[149,150,154,162],j784s4_dev_uart6:[149,150,154,162],j784s4_dev_uart7:[149,150,154,162],j784s4_dev_uart8:[149,150,154,162],j784s4_dev_uart9:[149,150,154,162],j784s4_dev_ufs0:[149,150,154,162],j784s4_dev_usb0:[149,150,154,162],j784s4_dev_vpac0:[149,150,154,162],j784s4_dev_vpac1:[149,150,154,162],j784s4_dev_vusr_dual0:[149,150,154,162],j784s4_dev_wkup_ddpa0:[149,150,162],j784s4_dev_wkup_esm0:[149,150,154,162],j784s4_dev_wkup_gpio0:[149,150,154,162],j784s4_dev_wkup_gpio1:[149,150,154,162],j784s4_dev_wkup_gpiomux_intrtr0:[149,150,154,160,162],j784s4_dev_wkup_i2c0:[149,150,162],j784s4_dev_wkup_j7am_wakeup_16ff0:[149,150,162],j784s4_dev_wkup_porz_sync0:[149,150,162],j784s4_dev_wkup_psc0:[149,150,162],j784s4_dev_wkup_sms0:[150,162],j784s4_dev_wkup_uart0:[149,150,162],j784s4_dev_wkup_vtm0:[149,150,162],j784s4_dev_wkupmcu2main_vd:[150,162],j7_main_sec_mmr_main_0:127,j7_mcu_sec_mmr_mcu_0:127,j7am_main_sec_mmr_main_0:[142,156],j7vcl_main_sec_mmr_main_0:113,j7vcl_mcu_sec_mmr_mcu_0:[113,142,156],jitter:5,job:9,json:27,jtag:[0,7,20,22,24,28,170],jtag_unlock_host:[28,174],judgement:14,judici:27,just:[14,35,49,63,79,94,110,124,139,153,172],kdf:15,kdf_context_len:15,kdf_label_and_context:15,kdf_label_and_context_len_max:15,kdf_label_len:15,keep:[2,3,6,27,31],kei:[0,2,15,20,21,24,26,27,166,168,169,171,172,173,174,176],kek:[4,24,169,176],kept:[0,5],key_prog_mask:18,keycnt:[19,22,170],keycount:[19,171],keyrev:[19,22,28,31,169,170,176],keyrevis:[19,22,171],keyston:174,keystor:[21,105],keywr:[22,170],keywr_aes_enc_bmek:22,keywr_aes_enc_bmpkh:22,keywr_aes_enc_ext_otp:22,keywr_aes_enc_smek:22,keywr_aes_enc_smpkh:22,keywr_enc_a:22,keywr_enc_bmpk_sign_a:22,keywr_enc_smpk_sign_a:22,keywr_err_decrypt_aes256_kei:18,keywr_err_decrypt_bmek:18,keywr_err_decrypt_bmpkh:18,keywr_err_decrypt_ext_otp:18,keywr_err_decrypt_smek:18,keywr_err_decrypt_smpkh:18,keywr_err_img_integ_smpk_cert:18,keywr_err_interal_op:18,keywr_err_invalid_ext_count:18,keywr_err_parse_cert:18,keywr_err_parse_fek:18,keywr_err_parse_smpk_cert:18,keywr_err_progr_bmek:18,keywr_err_progr_bmpkh_part_1:18,keywr_err_progr_bmpkh_part_2:18,keywr_err_progr_ext_otp:18,keywr_err_progr_fw_cfg_rev:18,keywr_err_progr_keycount:18,keywr_err_progr_keyrev:18,keywr_err_progr_msv:18,keywr_err_progr_smek:18,keywr_err_progr_smpkh_part_1:18,keywr_err_progr_smpkh_part_2:18,keywr_err_progr_swrev:18,keywr_err_validation_bmpk_kei:18,keywr_err_validation_cert:18,keywr_err_validation_smpk_cert:18,keywr_err_validation_smpk_kei:18,keywr_err_write_prot_keycount:18,keywr_err_write_prot_keyrev:18,keywr_keycnt:22,keywr_keyrev:22,keywr_mek_opt:22,keywr_mpk_opt:22,keywr_msv:22,keywr_swrev_sbl:22,keywr_swrev_sec_bcfg:22,keywr_swrev_sysfw:22,keywr_vers:22,keywrit:[4,170],keywriter_error_cod:18,kfp5ugcgwxxcfxi:[22,170,174],kind:0,kindli:0,knob:[14,21],know:[0,3,5,25,163],knowledg:0,known:[8,11,27,76,92,108,122,137,151],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,164,175],lack:[0,5],larg:[31,163],larger:5,last:[6,14,22,26,27,174,175],latenc:[14,163],later:[3,163,168,174],latest:27,launch:174,layer:[2,30,176],layout:[2,13],lead:[8,171],least:14,leav:[2,8,170],left:[9,13,31,171,175],legal:13,length:[2,15,21,22,27,164,168,170,173],less:5,lesser:163,let:[3,14],level:[2,14,22,25,28,174],levent_in:[80,95],leverag:171,levt:[36,50,64],librari:[0,25],like:[0,2,6,14,21,25,172],limit:[2,5,14,15,21,24,27,163,164,167,172,174,175],line:[6,22,174],link:[3,35,40,49,54,63,68,79,84,94,99,110,115,124,129,139,144,153,158,167],linux:[0,2,174],list:[0,2,5,10,12,13,14,15,17,19,21,22,23,24,27,31,163,164,167,170,172,173,174,175],lite:2,littl:[14,174],load:[3,6,14,25,168,173],loader:174,local:[6,12,27,31,174],local_rm_boardcfg:27,locat:[0,2,10,12,13,14,22,24,25,26,27,28,38,52,66,82,97,113,127,142,156,168,173,174],lock:[22,26,166,174,175],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,26,27,31],log_output_consol:27,log_output_fil:27,logic:[14,22,163,170],longer:14,look:[2,37,51,65,81,96,112,126,141,155,174],loop:[5,14,26],lost:6,low:[2,3,4,6,12,13,24,26,27,28],low_prior:[43,57,72,88,103,118,132,147,161],lower:[14,18,19,22,31,164],lpm:7,lpsc:[14,31],lpsc_main_debug_err_intr:[80,95],lpsc_main_infra_err_intr:[80,95],lpsc_per_common_err_intr:[80,95],lrst:6,lsb:[2,12,21,27,170,171],m4_0:[48,49,57,62,63,72],machin:[31,35,49,63,79,94,110,124,139,153],macro:[7,24],made:[0,5,24,27,35,49,63,79,94,110,124,139,153,164],magic:[25,27,28],magic_word:25,mai:[2,5,6,8,13,14,22,25,26,35,49,63,79,94,110,124,139,153,163,165,172],main2mcu:27,main:[0,22,24,26,27,28,31,35,37,49,51,63,65,79,81,94,96,110,112,124,126,134,139,141,153,155,165],main_0_c6x_0_nonsecur:123,main_0_c6x_0_secur:123,main_0_c6x_1_nonsecur:123,main_0_c6x_1_secur:123,main_0_c7x_0_nonsecur:[123,138,152],main_0_c7x_0_secur:[123,138,152],main_0_icssg_0:[62,123],main_0_icssm_0:48,main_0_r5_0:[35,43,49,57,63,72,110,118,124,132,139,147,153,161],main_0_r5_0_nonsecur:[48,62,109,123,138,152],main_0_r5_0_secur:[48,62,109,123,138,152],main_0_r5_1:[35,43,49,57,63,72,110,118,124,132,139,147,153,161],main_0_r5_1_nonsecur:[48,62,109,123,138,152],main_0_r5_1_secur:[48,62,109,123,138,152],main_0_r5_2:[35,43,49,57,63,72,110,118,124,132,139,147,153,161],main_0_r5_3:[35,43,49,57,63,72,110,118,124,132,139,147,153,161],main_1_c7x_0_nonsecur:[138,152],main_1_c7x_0_secur:[138,152],main_1_r5_0:[63,72,124,132,139,147,153,161],main_1_r5_0_nonsecur:[62,123,138,152],main_1_r5_0_secur:[62,123,138,152],main_1_r5_1:[63,72,124,132,139,147,153,161],main_1_r5_1_nonsecur:[62,123,138,152],main_1_r5_1_secur:[62,123,138,152],main_1_r5_2:[63,72,124,132,139,147,153,161],main_1_r5_3:[63,72,124,132,139,147,153,161],main_2_c7x_0_nonsecur:152,main_2_c7x_0_secur:152,main_2_r5_0:[153,161],main_2_r5_0_nonsecur:152,main_2_r5_0_secur:152,main_2_r5_1:[153,161],main_2_r5_1_nonsecur:152,main_2_r5_1_secur:152,main_2_r5_2:[153,161],main_2_r5_3:[153,161],main_3_c7x_0_nonsecur:152,main_3_c7x_0_secur:152,main_isolation_en:24,main_isolation_hostid:24,maintain:[2,8,37,51,65,81,96,112,126,141,155,164,166,167,175],major:[2,3,24,31],make:[2,5,9,10,12,13,14,22,26,27,28,163,170,174],manag:[3,8,15,16,17,22,24,29,32,33,35,45,46,48,49,59,60,62,63,74,75,78,79,90,91,93,94,105,106,107,109,110,120,121,123,124,135,136,138,139,149,150,152,153,164,171,175,176],mandatori:[2,20,21,25,28,35,43,49,57,63,72,79,88,94,103,110,118,124,132,139,147,153,161,174],mani:[5,6,13,14,26,31],manipul:9,manner:[2,17,163,164,174],manual:[6,14,167],manufactur:[164,170],map:[9,11,12,13,25,26,27,28,31,32,36,45,50,59,64,74,90,106,120,135,140,149,154,166,167,170],mark:[2,5,14,28,32,34,36,40,41,45,47,50,54,55,59,61,64,68,69,74,76,80,83,84,85,90,92,95,98,99,100,106,108,111,114,115,116,120,122,125,128,129,130,135,137,140,143,144,145,149,151,154,157,158,159,164,166,167],mask:[16,166,170],maskabl:14,master:[14,28,48,62,78,93,109,123,138,152],match:[5,14,24,27,28,174],materi:164,max:[5,171],max_cpu_cor:22,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,21,24,27,42,56,70,86,101,117,131,146,160,166,170,171],mcanss_ext_ts_rollover_lvl_int:[111,125,140,154],mcanss_mcan_lvl_int:[111,125,140,154],mcu0:[81,96],mcu:[0,2,7,14,24,25,27,28,35,37,44,51,58,65,73,79,89,94,104,110,119,124,133,134,139,148,153,162,165],mcu_0_r5_0:[35,43,110,118,124,132,139,147,153,161],mcu_0_r5_1:[110,118,124,132,139,147,153,161],mcu_0_r5_2:[110,118,124,132,139,147,153,161],mcu_0_r5_3:[110,118,124,132,139,147,153,161],mcu_armss0_cpu0:[88,103],mcu_armss0_cpu1:[88,103],mcu_cpsw:[112,126,141,155],mcu_m4fss0_core0:[52,66],mcu_navss0_ringacc0:[85,100,116,130,145,159],mcu_navss0_udmap0:[76,80,92,95],mcu_navss0_udmap_0:[108,111,122,125,137,140,151,154],mcu_per:[112,126,141,155],mcu_pulsar:[112,126,141,155],mcu_r5:14,mcu_r5fss0_core0:[38,113,118,127,132,142,147,156,161],mcu_r5fss0_core1:[113,118,127,132,142,147,156,161],mcu_sa3_ss0_pktdma_0:[151,159],mcu_sa3_ss0_ringacc_0:159,mcu_sec_mmr0:[82,97,174],mdio_pend:[111,125,140,154],mean:[3,6,14,18,22,24,27,31],meant:[5,14,165],meanwhil:3,mechan:[2,13,27],mek:[168,173],mem_init_di:14,member:[22,28],memori:[0,2,3,7,17,24,25,26,27,28,35,49,63,79,94,110,124,139,153,164,166,168,171,172,173,174,175],memset:5,mention:163,messag:[0,14,25,31,32,33,34,36,37,40,41,43,45,46,47,50,51,54,55,57,59,60,61,64,65,68,69,72,74,75,76,80,81,83,84,85,88,90,91,92,95,96,98,99,100,103,106,107,108,111,112,114,115,116,118,120,121,122,125,126,128,129,130,132,135,136,137,140,141,143,144,145,147,149,150,151,154,155,157,158,159,161,164,166,167,173,174,175,176],method:[20,21,25,167],mevt:[36,50,64,80,95,111,125,140,154],mhz:[0,37,51,65,81,96,112,126,141,155],micro:14,might:[5,14,35,49,63,79,94,110,124,139,153],milli:14,millisecond:168,min:[5,170],min_cert_rev:[28,174],min_freq_hz:5,min_hz:5,mind:[3,6,35,49,63,79,94,110,124,139,153],minim:[0,12,25],minimum:[5,14,28,174],minor:[3,24,31,173],misc_lvl:[80,95],misconfigur:24,mismatch:24,mitig:[0,164],mix:163,mlbss_mlb_ahb_int:125,mlbss_mlb_int:125,mmr:[13,26,28,77,166,171,172],mmr_idx:16,mmr_val:16,mmra:172,mmu:[0,2,14],mode:[0,2,4,12,14,31,163,164,168,173,174],model:170,modif:166,modifi:[5,6,12,14,21,31,33,46,60,75,91,107,121,136,150,166,172,173,174],modul:[0,2,5,6,14,24,26,31,37,51,65,81,96,112,126,141,155,172],module_get:31,module_put:31,moduleclockparentchang:5,moment:[10,11],monitor:[31,80,85,95,100,111,116,125,130,140,145,154,159],monoton:6,more:[0,2,13,20,22,25,26,27,31,42,44,48,56,58,62,70,73,78,86,89,93,101,104,109,117,119,123,131,133,134,138,146,148,152,160,162,163,166,167,170,171,172],most:[5,12,21,27,166,171,175],motiv:163,mount:[32,45,59,74,90,106,120,135,149],move:[22,26],movement:0,mpk:[168,173],mpu:[2,24],mrst:6,msb:[2,12,21,170],msd:31,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:31,msg_param_v:31,msg_receiv:31,msmc0_rx:[84,99],msmc0_tx:[84,99],msmc:24,msmc_cache_s:[3,24],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:18,multi:5,multipl:[0,2,5,6,25,26,27,31,164,166,167,168,170,172,173,174,175],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,163,164,166,167,168,170,172,173,174,175],mutlipl:174,mutual:163,mux:[9,32,45,59,74,90,106,120,135,149],n_permission_reg:17,nack:[5,11,13,17,23,26,27,42,56,70,86,101,117,131,146,160,175],nak:[2,5,6,7,8,14,24],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,72,73,74,75,76,78,79,80,81,82,83,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,170,171,174,175],natur:2,nav:24,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[137,140,145,151,154,159],navss0_ringacc0:[85,100],navss0_ringacc_0:[116,130,145,159],navss0_udmap0:[76,80,92,95],navss0_udmap_0:[108,111,122,125,137,140,151,154],navss:[17,31,167],navss_main_cpsw2_rx:[144,158],navss_main_cpsw2_tx:[144,158],navss_main_cpsw5_rx:[115,144,158],navss_main_cpsw5_tx:[115,144,158],navss_main_cpsw9_rx:129,navss_main_cpsw9_tx:129,navss_main_csi_rx:[129,144,158],navss_main_csi_tx:[129,144,158],navss_main_dmpac_tc0_cc_rx:129,navss_main_dmpac_tc0_cc_tx:129,navss_main_icssg0_rx:129,navss_main_icssg0_tx:129,navss_main_icssg1_rx:129,navss_main_icssg1_tx:129,navss_main_msmc0_rx:[129,144,158],navss_main_msmc0_tx:[129,144,158],navss_main_pdma_main_aasrc_rx:[115,129,144,158],navss_main_pdma_main_aasrc_tx:[115,129,144,158],navss_main_pdma_main_debug_ccmcu_rx:[115,129],navss_main_pdma_main_debug_mainc66_rx:[115,129,144,158],navss_main_pdma_main_debug_rx:[144,158],navss_main_pdma_main_mcan_rx:[115,129,144,158],navss_main_pdma_main_mcan_tx:[115,129,144,158],navss_main_pdma_main_mcasp_g0_rx:[115,129],navss_main_pdma_main_mcasp_g0_tx:[115,129],navss_main_pdma_main_mcasp_g1_rx:129,navss_main_pdma_main_mcasp_g1_tx:129,navss_main_pdma_main_mcasp_rx:[144,158],navss_main_pdma_main_mcasp_tx:[144,158],navss_main_pdma_main_misc_g0_rx:129,navss_main_pdma_main_misc_g0_tx:129,navss_main_pdma_main_misc_g1_rx:[115,129,144,158],navss_main_pdma_main_misc_g1_tx:[115,129,144,158],navss_main_pdma_main_misc_g2_rx:[115,129,144,158],navss_main_pdma_main_misc_g2_tx:[115,129,144,158],navss_main_pdma_main_misc_g3_rx:[115,129,144,158],navss_main_pdma_main_misc_g3_tx:[115,129,144,158],navss_main_pdma_main_misc_rx:[144,158],navss_main_pdma_main_misc_tx:[144,158],navss_main_pdma_main_spi_g0_rx:115,navss_main_pdma_main_spi_g0_tx:115,navss_main_pdma_main_spi_g1_rx:115,navss_main_pdma_main_spi_g1_tx:115,navss_main_pdma_main_usart_g0_rx:[115,129],navss_main_pdma_main_usart_g0_tx:[115,129],navss_main_pdma_main_usart_g1_rx:[115,129,144,158],navss_main_pdma_main_usart_g1_tx:[115,129,144,158],navss_main_pdma_main_usart_g2_rx:[115,129,144,158],navss_main_pdma_main_usart_g2_tx:[115,129,144,158],navss_main_pdma_main_usart_rx:[144,158],navss_main_pdma_main_usart_tx:[144,158],navss_main_saul0_rx:[129,144,158],navss_main_saul0_tx:[129,144,158],navss_main_udmap0_rx:[115,129,144,158],navss_main_udmap0_tx:[115,129,144,158],navss_main_vpac_dmpac_rx:[144,158],navss_main_vpac_dmpac_tx:[144,158],navss_main_vpac_tc0_cc_rx:129,navss_main_vpac_tc0_cc_tx:129,navss_main_vpac_tc1_cc_rx:129,navss_main_vpac_tc1_cc_tx:129,navss_mcu_pdma_adc_rx:[115,129,144,158],navss_mcu_pdma_adc_tx:[115,129,144,158],navss_mcu_pdma_cpsw0_rx:[115,129,144,158],navss_mcu_pdma_cpsw0_tx:[115,129,144,158],navss_mcu_pdma_mcu0_rx:[115,129,144,158],navss_mcu_pdma_mcu0_tx:[115,129,144,158],navss_mcu_pdma_mcu1_rx:[115,129,144,158],navss_mcu_pdma_mcu1_tx:[115,129,144,158],navss_mcu_pdma_mcu2_rx:[115,129,144,158],navss_mcu_pdma_mcu2_tx:[115,129,144,158],navss_mcu_saul0_rx:[115,129,144,158],navss_mcu_saul0_tx:[115,129,144,158],navss_mcu_udmap0_rx:[115,129,144,158],navss_mcu_udmap0_tx:[115,129,144,158],necessari:[8,14,28,31,166,175],need:[0,2,3,10,11,12,14,21,22,24,25,26,27,163,168,170,173,174,175],never:166,newer:5,next:[2,26,27,166,174],nich:27,nist:164,nmfi_en:14,nobmp:[22,170,171,174],node:174,non:[0,7,11,12,13,14,16,22,25,27,28,35,48,49,62,63,78,79,89,93,94,104,109,110,119,123,124,133,138,139,148,152,153,162,164,166,167,170,174],none:[24,27,48,62,78,93,109,123,138,152,167,170,172],nonsec_a53_2_response_tx:[43,57],nonsec_a53_3_response_tx:[43,57],nonsec_a53_4_response_tx:[43,57],nonsec_a72_2_notify_tx:[118,132,147,161],nonsec_a72_2_response_tx:[118,132,147,161],nonsec_a72_3_notify_tx:[118,132,147,161],nonsec_a72_3_response_tx:[118,132,147,161],nonsec_a72_4_notify_tx:[118,132,147,161],nonsec_a72_4_response_tx:[118,132,147,161],nonsec_a72_5_notify_tx:161,nonsec_a72_5_response_tx:161,nonsec_a72_6_notify_tx:161,nonsec_a72_6_response_tx:161,nonsec_a72_7_notify_tx:161,nonsec_a72_7_response_tx:161,nonsec_c6x_0_1_notify_tx:132,nonsec_c6x_0_1_response_tx:132,nonsec_c6x_1_1_notify_tx:132,nonsec_c6x_1_1_response_tx:132,nonsec_c7x_0_0_response_tx:43,nonsec_c7x_0_1_notify_tx:[147,161],nonsec_c7x_0_1_response_tx:[147,161],nonsec_c7x_1_1_notify_tx:[147,161],nonsec_c7x_1_1_response_tx:[147,161],nonsec_c7x_1_notify_tx:132,nonsec_c7x_1_response_tx:132,nonsec_c7x_2_1_notify_tx:161,nonsec_c7x_2_1_response_tx:161,nonsec_c7x_3_1_notify_tx:161,nonsec_c7x_3_1_response_tx:161,nonsec_dmsc2dm_notify_tx:[118,132],nonsec_dmsc2dm_response_tx:[118,132],nonsec_gpu_0_notify_tx:[132,147,161],nonsec_gpu_0_response_tx:[132,147,161],nonsec_gpu_response_tx:57,nonsec_high_priority_rx:[118,132,147,161],nonsec_icssg_0_notify_tx:132,nonsec_icssg_0_response_tx:132,nonsec_low_priority_rx:[43,57,118,132,147,161],nonsec_m4_0_response_tx:57,nonsec_main_0_r5_0_notify_tx:[118,132,147,161],nonsec_main_0_r5_0_response_tx:[118,132,147,161],nonsec_main_0_r5_1_response_tx:[43,57],nonsec_main_0_r5_2_notify_tx:[118,132,147,161],nonsec_main_0_r5_2_response_tx:[118,132,147,161],nonsec_main_0_r5_3_response_tx:[43,57],nonsec_main_1_r5_0_notify_tx:[132,147,161],nonsec_main_1_r5_0_response_tx:[132,147,161],nonsec_main_1_r5_2_notify_tx:[132,147,161],nonsec_main_1_r5_2_response_tx:[132,147,161],nonsec_main_2_r5_0_notify_tx:161,nonsec_main_2_r5_0_response_tx:161,nonsec_main_2_r5_2_notify_tx:161,nonsec_main_2_r5_2_response_tx:161,nonsec_mcu_0_r5_0_notify_tx:[118,132,147,161],nonsec_mcu_0_r5_0_response_tx:[43,118,132,147,161],nonsec_mcu_0_r5_2_notify_tx:[118,132,147,161],nonsec_mcu_0_r5_2_response_tx:[118,132,147,161],nonsec_notify_resp_rx:[118,132,147,161],nonsec_tifs2dm_notify_tx:[147,161],nonsec_tifs2dm_response_tx:[43,57,147,161],normal:[3,5,6,7,8,9,10,11,12,13,14,15,17,19,20,22,23,24,26,27,28,168,174],notat:22,note:[0,5,6,7,9,14,21,28,31,32,38,45,52,59,66,74,76,82,90,92,97,106,108,113,120,122,127,135,137,142,149,151,156,167,170,174],notif:[2,3,24,25,26,27,28],notifi:[3,27,88,103,118,132,147,161],notify_resp:[88,103,118,132,147,161],now:[16,22,25,26,27,163,168],num:5,num_comp:25,num_elem:25,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:27,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,21,25,26,27,28,31,42,43,56,57,70,72,77,86,88,101,103,117,118,131,132,146,147,160,161,163,166,170,171,172,174],numpar:5,nvic:[50,64,80,95,140],obtain:[20,22,164,167,172,174],occup:12,occur:[13,14,21,31,167],ocmc:[24,27,28],oct:[22,170,171,174],octet:[22,170],oem:170,oes_reg_index:31,ofc:26,off:[5,6,7,14,31],offer:[2,166,168],offici:26,offset:[13,14,25,31,34,47,61,171],often:[2,166],oid:[22,171],old:5,older:[5,174],onc:[5,6,14,21,25,26,27,31,37,51,65,81,96,112,126,141,155,164,166,174,175],one:[0,5,7,12,14,15,16,21,22,24,26,27,28,32,45,59,74,90,106,120,135,149,163,164,166,167,168,170,172,174],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,163,164,166,167,168,170,171,172,173,174,175],onto:24,open:[22,27,170,172,174,175],openssl:174,oper:[0,2,5,6,11,13,14,16,17,18,21,22,26,27,28,31,163,164,166,168,173,174],opt:[22,170,174],optim:[25,163],option:[0,2,5,9,12,13,14,21,24,25,27,28,32,44,45,58,59,73,74,89,90,104,106,119,120,133,135,148,149,162,164,165,174],order:[2,6,12,13,14,24,25,26,27,28,31,76,92,108,122,137,151,163,167,170,172,173,174],order_id:12,orderid:[12,13],organ:[32,45,59,74,90,106,120,135,149,163,166,168],origin:[5,12,13,26,168],origpar:5,os_irq:[140,154],osal:31,ospi_lvl_intr:125,otfa_intr_err_pend:125,otg_lvl:[80,95],otgirq:[111,125,140,154],other:[0,2,5,6,9,12,13,14,16,18,20,21,22,24,27,28,31,163,164,166,167,168,172,173,174,175],otherwis:[2,5,7,9,13,27,28,174],otp:[4,24,31,105,169,176],otp_config:28,otp_entri:28,otp_rev_id_sbl:19,otp_rev_id_sec_brdcfg:19,otp_rev_id_sysfw:19,out:[6,14,164,167,168,170,173,174,175],outer:22,outfifo_level:125,outform:174,outgo:[32,45,59,74,90,106,120,135,149],outgroup_level:125,outl_intr:[80,95,125],outp:[111,125,140,154],output:[5,9,13,22,27,31,32,45,59,74,90,106,120,135,149,168,173,174],output_binary_fil:27,outsid:[169,176],over:[2,14,23,25,28,31,163,175],overal:[6,14,24,27],overhead:14,overlap:[27,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159,165],overrid:[14,22,167],overridden:167,overview:[2,172],ovrd:22,own:[5,11,12,13,14,24,25,27,48,62,76,78,92,93,108,109,122,123,137,138,151,152,164,166,167,172],owner:[11,12,13,14,27,31,48,62,78,93,109,123,138,152,166,167,172],owner_index:17,owner_permission_bit:17,owner_privid:17,ownership:[14,17,28,163,172],packet:[13,31],pad:[168,173],page:0,pair:[18,28,31,172],parallel:[0,25],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,32,33,34,36,40,41,45,46,47,50,54,55,59,60,61,64,68,69,74,75,76,80,83,84,85,90,91,92,95,98,99,100,106,107,108,111,114,115,116,120,121,122,125,128,129,130,135,136,137,140,143,144,145,149,150,151,154,157,158,159,165,168],paramt:24,parent32:5,parent:[5,31,32,45,59,74,90,106,120,135,149],pars:[18,25,31],parser:22,part1:170,part:[8,12,13,14,18,22,25,26,31,34,36,40,41,47,50,54,55,61,64,68,69,76,80,83,84,85,92,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,163,170,174,175],parti:0,particular:[14,32,33,45,46,59,60,74,75,90,91,106,107,120,121,135,136,149,150],partit:[31,165],pass:[5,6,8,10,12,13,22,24,26,27,28,174],patch:[3,31],patch_vers:3,path:[5,43,57,72,88,103,118,132,147,161,167,174],pattern:171,paus:[13,31],payload:[2,21,22,173,174],pbu:171,pcie0_pend:[80,95],pcie10_pend:[80,95],pcie11_pend:[80,95],pcie12_pend:[80,95],pcie13_pend:[80,95],pcie14_pend:[80,95],pcie1_pend:[80,95],pcie2_pend:[80,95],pcie3_pend:[80,95],pcie4_pend:[80,95],pcie5_pend:[80,95],pcie6_pend:[80,95],pcie7_pend:[80,95],pcie8_pend:[80,95],pcie9_pend:[80,95],pcie_cpts_comp:[64,80,95,111,125,140,154],pcie_cpts_genf0:[64,80,95,111,125,140,154],pcie_cpts_hw1_push:[64,80,95,111,125,140,154],pcie_cpts_hw2_push:[64,80,95,111,125,140,154],pcie_cpts_pend:[80,95,111,125,140,154],pcie_cpts_sync:[64,80,95,111,125,140,154],pcie_downstream_puls:[111,125,140,154],pcie_dpa_puls:[111,140,154],pcie_error_puls:[111,125,140,154],pcie_flr_puls:[111,125,140,154],pcie_hot_reset_puls:[111,125,140,154],pcie_legacy_puls:[111,125,140,154],pcie_link_state_puls:[111,125,140,154],pcie_local_level:[111,125,140,154],pcie_phy_level:[111,125,140,154],pcie_ptm_valid_puls:[64,111,125,140,154],pcie_pwr_state_puls:[111,125,140,154],pd_get:31,pd_init:31,pd_inv_dep_data:31,pd_put:31,pd_rstdne_timeout:31,pd_trans_timeout:31,pdk:18,pdma_cpsw0_rx:[84,99],pdma_cpsw0_tx:[84,99],pdma_debug_cc_rx:[84,99],pdma_debug_main_rx:[84,99],pdma_debug_mcu_rx:[84,99],pdma_main0_mcan0_rx:[40,54],pdma_main0_mcan0_tx:[40,54],pdma_main0_mcasp0_rx:[84,99],pdma_main0_mcasp0_tx:[84,99],pdma_main0_mcasp1_rx:[84,99],pdma_main0_mcasp1_tx:[84,99],pdma_main0_mcasp2_rx:[84,99],pdma_main0_mcasp2_tx:[84,99],pdma_main0_mcspi0_rx:[40,54,68],pdma_main0_mcspi0_tx:[40,54,68],pdma_main0_mcspi1_rx:[40,54,68],pdma_main0_mcspi1_tx:[40,54,68],pdma_main0_mcspi2_rx:[40,54,68],pdma_main0_mcspi2_tx:[40,54,68],pdma_main0_mcspi3_rx:68,pdma_main0_mcspi3_tx:68,pdma_main0_uart0_rx:68,pdma_main0_uart0_tx:68,pdma_main0_uart1_rx:68,pdma_main0_uart1_tx:68,pdma_main1_adc0_rx:68,pdma_main1_mcan0_rx:68,pdma_main1_mcan0_tx:68,pdma_main1_mcan1_rx:68,pdma_main1_mcan1_tx:68,pdma_main1_mcspi4_rx:68,pdma_main1_mcspi4_tx:68,pdma_main1_spi0_rx:[84,99],pdma_main1_spi0_tx:[84,99],pdma_main1_spi1_rx:[84,99],pdma_main1_spi1_tx:[84,99],pdma_main1_spi2_rx:[84,99],pdma_main1_spi2_tx:[84,99],pdma_main1_spi3_rx:[84,99],pdma_main1_spi3_tx:[84,99],pdma_main1_spi4_rx:[84,99],pdma_main1_spi4_tx:[84,99],pdma_main1_uart0_rx:[40,54],pdma_main1_uart0_tx:[40,54],pdma_main1_uart1_rx:[40,54],pdma_main1_uart1_tx:[40,54],pdma_main1_uart2_rx:[40,54,68],pdma_main1_uart2_tx:[40,54,68],pdma_main1_uart3_rx:[40,54,68],pdma_main1_uart3_tx:[40,54,68],pdma_main1_uart4_rx:[40,54,68],pdma_main1_uart4_tx:[40,54,68],pdma_main1_uart5_rx:[40,54,68],pdma_main1_uart5_tx:[40,54,68],pdma_main1_uart6_rx:[40,54,68],pdma_main1_uart6_tx:[40,54,68],pdma_main1_usart0_rx:[84,99],pdma_main1_usart0_tx:[84,99],pdma_main1_usart1_rx:[84,99],pdma_main1_usart1_tx:[84,99],pdma_main1_usart2_rx:[84,99],pdma_main1_usart2_tx:[84,99],pdma_mcasp_mcasp0_rx:[40,54],pdma_mcasp_mcasp0_tx:[40,54],pdma_mcasp_mcasp1_rx:[40,54],pdma_mcasp_mcasp1_tx:[40,54],pdma_mcasp_mcasp2_rx:[40,54],pdma_mcasp_mcasp2_tx:[40,54],pdma_mcu0_adc12_rx:[84,99],pdma_mcu0_adc12_tx:[84,99],pdma_mcu1_mcan0_rx:[84,99],pdma_mcu1_mcan0_tx:[84,99],pdma_mcu1_mcan1_rx:[84,99],pdma_mcu1_mcan1_tx:[84,99],pdma_mcu1_spi0_rx:[84,99],pdma_mcu1_spi0_tx:[84,99],pdma_mcu1_spi1_rx:[84,99],pdma_mcu1_spi1_tx:[84,99],pdma_mcu1_spi2_rx:[84,99],pdma_mcu1_spi2_tx:[84,99],pdma_mcu1_usart0_rx:[84,99],pdma_mcu1_usart0_tx:[84,99],peer:31,pem:174,pend:6,pend_intr:[80,95,111,125,140,154],per0:[37,51,65,81,96,112,126,141,155],per1:[37,51,65,81,96,126,141,155],per:[2,12,13,14,24,25,26,27,28,31,32,45,59,74,77,90,106,120,135,149,164,167,174],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,16,17,20,21,22,23,26,27,28,31,134,163,164,166,167,168,169,172,176],peripher:[0,9,26,27,44,58,73,89,104,119,133,148,162,163,165,170],perman:166,permiss:[12,17,28,48,62,78,93,109,123,138,152,166,172],permit:[14,24,33,35,38,42,43,44,46,49,52,56,57,58,60,63,66,70,72,73,75,79,82,86,88,89,91,94,97,101,103,104,107,110,113,117,118,119,121,124,127,131,132,133,134,136,139,142,146,147,148,150,153,156,160,161,162,163],perspect:[25,32,45,59,74,90,106,120,135,149,167],physic:[2,3,7,14,20,24,26,27,28,38,52,66,82,97,113,127,142,156,163,174],pick:22,piec:[3,166],pin:26,pinmux:26,pipelin:14,piyali:27,pka:[0,172],pkh:168,pktdma:[0,2,13],pktdma_rx:[40,54,68,158],pktdma_rx_chan_error:[36,50,64,154],pktdma_rx_flow_complet:[36,50,64,154],pktdma_rx_flow_firewal:[36,50,64,154],pktdma_rx_flow_starv:[36,50,64,154],pktdma_tx:[40,54,68,158],pktdma_tx_chan_error:[36,50,64,154],pktdma_tx_flow_complet:[36,50,64,154],place:[2,5,7,11,14,22,24,25,27,28,168,170,174],placement:2,plain:[14,24,27,170],plain_key_cnt:170,plain_key_rev:170,plain_keywr_min_vers:170,plain_mek_opt:170,plain_mpk_opt:170,plain_msv:170,plain_swrev_sbl:170,plain_swrev_sec_brdcfg:170,plain_swrev_sysfw:170,plaintext:170,platform:[23,165],pleas:[6,14,21,22,24,26,27,28,163,165,166,167,170,172,173,174,175],pll:[26,105],pllfrac2_ssmod_16fft_main_0:126,pllfrac2_ssmod_16fft_main_13:126,pllfrac2_ssmod_16fft_main_14:126,pllfrac2_ssmod_16fft_main_15:126,pllfrac2_ssmod_16fft_main_16:126,pllfrac2_ssmod_16fft_main_17:126,pllfrac2_ssmod_16fft_main_18:126,pllfrac2_ssmod_16fft_main_19:126,pllfrac2_ssmod_16fft_main_1:126,pllfrac2_ssmod_16fft_main_23:126,pllfrac2_ssmod_16fft_main_25:126,pllfrac2_ssmod_16fft_main_2:126,pllfrac2_ssmod_16fft_main_3:126,pllfrac2_ssmod_16fft_main_4:126,pllfrac2_ssmod_16fft_main_5:126,pllfrac2_ssmod_16fft_main_6:126,pllfrac2_ssmod_16fft_main_7:126,pllfrac2_ssmod_16fft_main_8:126,pllfrac2_ssmod_16fft_mcu_0:126,pllfrac2_ssmod_16fft_mcu_1:126,pllfrac2_ssmod_16fft_mcu_2:126,pllfracf2_ssmod_16fft_main_0:[141,155],pllfracf2_ssmod_16fft_main_12:[141,155],pllfracf2_ssmod_16fft_main_14:[141,155],pllfracf2_ssmod_16fft_main_16:[141,155],pllfracf2_ssmod_16fft_main_17:[141,155],pllfracf2_ssmod_16fft_main_19:[141,155],pllfracf2_ssmod_16fft_main_1:[141,155],pllfracf2_ssmod_16fft_main_25:[141,155],pllfracf2_ssmod_16fft_main_26:[141,155],pllfracf2_ssmod_16fft_main_27:155,pllfracf2_ssmod_16fft_main_28:155,pllfracf2_ssmod_16fft_main_2:[141,155],pllfracf2_ssmod_16fft_main_3:[141,155],pllfracf2_ssmod_16fft_main_4:[141,155],pllfracf2_ssmod_16fft_main_5:[141,155],pllfracf2_ssmod_16fft_main_6:[141,155],pllfracf2_ssmod_16fft_main_7:[141,155],pllfracf2_ssmod_16fft_main_8:[141,155],pllfracf2_ssmod_16fft_main_9:155,pllfracf2_ssmod_16fft_mcu_0:[141,155],pllfracf2_ssmod_16fft_mcu_1:[141,155],pllfracf2_ssmod_16fft_mcu_2:[141,155],pllfracf_ssmod_16fft_main_0:[37,51,65,112],pllfracf_ssmod_16fft_main_12:[37,51,65,112,126],pllfracf_ssmod_16fft_main_14:[65,112],pllfracf_ssmod_16fft_main_15:[37,51],pllfracf_ssmod_16fft_main_16:51,pllfracf_ssmod_16fft_main_17:[37,51],pllfracf_ssmod_16fft_main_1:[37,51,65,112],pllfracf_ssmod_16fft_main_2:[37,51,65],pllfracf_ssmod_16fft_main_3:112,pllfracf_ssmod_16fft_main_4:112,pllfracf_ssmod_16fft_main_5:37,pllfracf_ssmod_16fft_main_7:37,pllfracf_ssmod_16fft_main_8:[37,51,65,112],pllfracf_ssmod_16fft_mcu_0:[37,51,65,112],pllfracf_ssmod_16fft_mcu_1:112,pllfracf_ssmod_16fft_mcu_2:112,plu:13,pm_bcfg_hash:22,pm_dev_init:31,pm_init:31,pm_sys_reset:31,pmboardcfghash:[22,168],pme_gen_lvl:[80,95],pmmc:5,point:[3,14,18,21,25,26,27,31,163,174],pointer:[5,7,12,13,24,26,27,28,168],pointrpend:[80,95,111,125,140,154],polic:[2,14],polici:172,poll:[5,21],pool:14,popul:[2,20,25,26,27,28,164,168,170,171,173],por:166,port:[20,21,22,167,170,174],portion:[27,28,172,175],posit:[6,31,171],possess:164,possibl:[3,5,6,12,14,27,164],post:[27,31],potenti:31,power:[0,3,6,8,14,24,29,32,33,45,46,59,60,74,75,90,91,106,107,120,121,135,136,149,150,174,176],powerdomain:31,pppp:174,pr1_edc0_latch0_in:[50,64,80,95,125],pr1_edc0_latch1_in:[50,64,80,95,125],pr1_edc0_sync0_out:[50,64,80,95,125],pr1_edc0_sync1_out:[50,64,80,95,125],pr1_edc1_latch0_in:[64,80,95,125],pr1_edc1_latch1_in:[64,80,95,125],pr1_edc1_sync0_out:[64,80,95,125],pr1_edc1_sync1_out:[64,80,95,125],pr1_host_intr_pend:[80,95,125],pr1_host_intr_req:[50,64,80,95,125],pr1_iep0_cap_intr_req:[50,64,80,95,125],pr1_iep0_cmp_intr_req:[50,64,80,95,125],pr1_iep1_cap_intr_req:[64,80,95,125],pr1_iep1_cmp_intr_req:[64,80,95,125],pr1_rx_sof_intr_req:[80,95,125],pr1_slv_intr:[50,64,80,95,125],pr1_tx_sof_intr_req:[80,95,125],precaut:24,preclud:27,predefin:[163,165,166],prefix:2,prepar:[2,7,25],prepend:2,present:[2,3,5,13,21,25,28,31,164,174],preserv:22,presum:24,prevent:[6,14,16,26,27,163,166,167,172,174],previou:163,previous:14,prf:164,primari:[2,20,21,27,28,163,171,172],prime:25,primer:[169,176],print:[31,174],print_freq:5,printf:5,prior:[5,6,9,13,14,31],prioriti:[2,13,24,27,31],priv:[17,22,31],privat:[168,170,171,173],privid:164,priviledg:2,privileg:[2,22,48,62,78,93,109,123,138,152,167,174],privilig:164,probabl:14,proc_access_list:28,proc_access_mast:28,proc_access_secondari:28,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176],proc_id:[7,14],proce:174,procedur:[164,174],proceess:20,process:[0,2,3,5,6,8,9,10,12,13,14,17,20,21,22,24,25,28,35,42,43,49,56,57,63,70,72,79,86,88,94,101,103,110,117,118,124,131,132,139,146,147,153,160,161,165,166,170,173,174,175],processor:[0,2,4,7,9,22,24,27,35,43,49,57,63,72,79,88,94,103,105,110,118,124,132,139,147,153,161,174,175],processor_access_list:28,processor_acl_list:28,processor_id:[14,28],produc:164,product:[26,163,174],profil:24,program:[2,6,9,10,11,12,13,17,18,19,22,26,27,28,31,37,51,65,81,96,112,126,141,155,170,171,175],programm:[12,16,166],programmed_st:[5,6],progress:31,project:27,prompt:[22,170,171,174],proper:[2,26],properli:[26,31],protect:[0,18,22,26,28,163,164,166,167,168,170,173,175],protocol:[2,13,174],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,170,174],proxi:[0,2,4,5,9,11,13,17,24,28,31,105,167],proxy_cfg:[10,31],proxy_cfg_respons:10,proxy_init:31,proxy_oes_get:31,proxy_oes_set:31,psc:[6,14,26,31],psc_inv_data:31,pseudo:[5,164],pseudorandom:164,psi:[0,2,4,13,31,105],psil:[11,28,172],psil_dst_thread:31,psil_init:31,psil_pair:31,psil_read:31,psil_src_thread:31,psil_src_thread_p:31,psil_thread:31,psil_thread_cfg_reg_addr:31,psil_thread_cfg_reg_val_hi:31,psil_thread_cfg_reg_val_lo:31,psil_thread_dis:31,psil_thread_en:31,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:31,psil_writ:31,psinfo:31,psuedo:5,pub:22,pub_boardcfg_rm_tisci:27,pulsar_0:[78,93,109,123,138,152],pulsar_1:[78,93,109,123,138,152],purpos:[0,14,22,31,35,49,63,79,94,110,124,139,153,164,165,166,168,172,174],put:[31,170],put_actflag_aesenc_bmek:170,put_actflag_aesenc_bmpkh:170,put_actflag_aesenc_ext_otp:170,put_actflag_aesenc_smek:170,put_actflag_aesenc_smpkh:170,put_actflag_plain_key_cnt:170,put_actflag_plain_key_rev:170,put_actflag_plain_mek_opt:170,put_actflag_plain_mpk_opt:170,put_actflag_plain_msv:170,put_actflag_plain_swrev_sbl:170,put_actflag_plain_swrev_sec_brdcfg:170,put_actflag_plain_swrev_sysfw:170,put_aesenc_bmek:170,put_aesenc_bmpkh:170,put_aesenc_ext_otp:170,put_aesenc_smek:170,put_aesenc_smpkh:170,put_enc_aes_kei:170,put_enc_bmpk_signed_aes_kei:170,put_enc_smpk_signed_aes_kei:170,put_indx_aesenc_ext_otp:170,put_iv_aesenc_bmek:170,put_iv_aesenc_bmpkh:170,put_iv_aesenc_ext_otp:170,put_iv_aesenc_smek:170,put_iv_aesenc_smpkh:170,put_plain_key_cnt:170,put_plain_key_rev:170,put_plain_keywr_min_v:170,put_plain_mek_opt:170,put_plain_mpk_opt:170,put_plain_msv:170,put_plain_swrev_sbl:170,put_plain_swrev_sec_brdcfg:170,put_plain_swrev_sysfw:170,put_rs_aesenc_bmek:170,put_rs_aesenc_bmpkh:170,put_rs_aesenc_ext_otp:170,put_rs_aesenc_smek:170,put_rs_aesenc_smpkh:170,put_size_aesenc_bmek:170,put_size_aesenc_bmpkh:170,put_size_aesenc_ext_otp:170,put_size_aesenc_smek:170,put_size_aesenc_smpkh:170,put_size_enc_a:170,put_size_enc_bmpk_signed_a:170,put_size_enc_smpk_signed_a:170,put_wprp_aesenc_ext_otp:170,qmode:12,qos:13,qqqq:174,queri:[5,16,17,27,166],query_freq_resp:5,question:17,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,31],quick:[163,165],quietli:[12,13],quirk:0,r5_0:[35,49,63,79,88,94,103,110,124,139,153],r5_1:[63,79,88,94,103,124,139,153],r5_2:[79,88,94,103,153],r5_3:[79,88,94,103],r5_cl0_c0:[82,97,174],r5_cl0_c1:[82,97,174],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,65,112,126,141,155],r5fss0_core0:[38,43,52,57,66,72,113,118,127,132,142,147,156,161],r5fss0_core1:[66,72,113,118,127,132,142,147,156,161],r5fss1_core0:[66,72,127,132,142,147,156,161],r5fss1_core1:[66,72,127,132,142,147,156,161],r5fss2_core0:[156,161],r5fss2_core1:[156,161],ra_init:31,ra_inst:27,ram:[3,10,14],random:[22,164,168,170,173,174],randomli:[18,164],randomstr:[22,168],rang:[3,5,10,12,13,21,24,31,34,36,40,41,42,47,50,54,55,56,61,64,68,69,70,76,79,80,83,84,85,86,92,94,95,98,99,100,101,108,111,114,115,116,117,122,125,128,129,130,131,137,140,143,144,145,146,151,154,157,158,159,160],range_num:27,range_num_sec:27,range_start:27,range_start_sec:27,rapidli:5,rare:5,rat:14,rat_exp_intr:125,rate:[5,14],rather:5,rational:14,raw:168,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,18,21,22,23,26,28,31,37,43,48,51,57,62,65,72,78,81,88,93,96,103,109,112,118,123,126,132,138,141,147,152,155,161,163,164,167,169,170,172,174,175,176],readabl:[3,31,32,45,59,74,90,106,120,135,149],readback:167,readi:[3,14,25],real:[5,9,11,12,13,27],realli:163,reamin:28,reason:[12,14,24,26,27,163,166],reboot:[31,164,166],rec_intr_pend:[80,95,111,125,140,154],receipt:[26,28],receiv:[2,3,5,11,14,24,28,31,34,47,61,76,80,92,95,108,111,122,125,137,140,151,154,164,175],recept:27,reciev:[0,25],recommend:[24,26,27,163,164],reconfigur:[8,24,26,175],record:12,recov:14,recoveri:[8,14,28],reduc:[27,28,168,170,171],redund:[170,171],ref:[9,11,12,13,27],refer:[0,2,5,6,14,18,24,25,26,27,28,37,48,51,62,65,78,81,93,96,109,112,123,126,138,141,152,155,163,165,166,167,170,171,172,173,174,175],reflect:[22,25,26,27,174],refresh:166,regard:[0,2,6,13],regardless:[5,6],region:[0,7,10,11,12,13,31,165,166,172,175],regist:[2,5,9,10,12,13,14,15,16,17,21,22,26,27,28,31,37,51,65,81,96,112,126,141,155,164,166,171],regular:[24,27],reject:[13,24,27,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159],rel:5,relat:[13,164,172],relationship:3,releas:[0,2,6,27,28,164,172,175],release_processor:14,relev:[14,22,163],reli:168,relinquish:14,reloc:3,remain:[0,3,5,7,21,26,28,163,167,168,170,174],remot:11,remov:[24,175],reorder:174,repeat:[21,163],replac:[12,22,165,170,171],repons:0,report:[14,27,31,174],repres:[5,22,27,31,32,33,35,38,42,43,45,46,49,52,56,57,59,60,63,66,70,72,74,75,79,82,86,88,90,91,94,97,101,103,106,107,110,113,117,118,120,121,124,127,131,132,135,136,139,142,146,147,149,150,153,156,160,161,171],represent:[22,171],reprogram:167,req:[22,170,171,174],req_distinguished_nam:[22,170,171,174],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,23,24,25,26,27,28,31,34,36,40,41,47,50,54,55,61,64,68,69,76,80,83,84,85,92,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,164,175],request_processor:14,requir:[0,2,5,6,9,12,14,17,20,21,22,24,26,27,28,31,34,36,40,41,47,50,54,55,61,64,68,69,76,80,83,84,85,92,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,163,164,165,167,168,170,171,172,173,174,175],requisit:5,resasg:27,resasg_entri:27,resasg_entries_s:27,resasg_firewall_cfg:31,resasg_fwl_ch:31,resasg_fwl_id:31,resasg_subtype_bcdma_block_copy_chan:[42,56,70],resasg_subtype_bcdma_ring_block_copy_chan:[42,56,70],resasg_subtype_bcdma_ring_split_tr_rx_chan:[42,56,70,146,160],resasg_subtype_bcdma_ring_split_tr_tx_chan:[42,56,70,146,160],resasg_subtype_bcdma_split_tr_rx_chan:[42,56,70,146,160],resasg_subtype_bcdma_split_tr_tx_chan:[42,56,70,146,160],resasg_subtype_global_event_sevt:[42,56,70,86,101,117,131,146,160],resasg_subtype_global_event_trigg:[42,56,70,86,101,117,131,146,160],resasg_subtype_ia_bcdma_chan_data_completion_o:[42,56,70],resasg_subtype_ia_bcdma_chan_error_o:[42,56,70],resasg_subtype_ia_bcdma_chan_ring_completion_o:[42,56,70],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[42,56,70,146,160],resasg_subtype_ia_bcdma_rx_chan_error_o:[42,56,70,146,160],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[42,56,70,146,160],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[42,56,70,146,160],resasg_subtype_ia_bcdma_tx_chan_error_o:[42,56,70,146,160],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[42,56,70,146,160],resasg_subtype_ia_pktdma_rx_chan_error_o:[42,56,70,160],resasg_subtype_ia_pktdma_rx_flow_completion_o:[42,56,70,160],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[42,56,70,160],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[42,56,70,160],resasg_subtype_ia_pktdma_tx_chan_error_o:[42,56,70,160],resasg_subtype_ia_pktdma_tx_flow_completion_o:[42,56,70,160],resasg_subtype_ia_timermgr_evt_o:[42,56,70,160],resasg_subtype_ia_vint:[42,56,70,86,101,117,131,146,160],resasg_subtype_ir_output:[42,56,70,86,101,117,131,146,160],resasg_subtype_pktdma_cpsw_rx_chan:[42,56,70],resasg_subtype_pktdma_cpsw_tx_chan:[42,56,70],resasg_subtype_pktdma_flow_cpsw_rx_chan:[42,56,70],resasg_subtype_pktdma_flow_icssg_0_rx_chan:70,resasg_subtype_pktdma_flow_icssg_1_rx_chan:70,resasg_subtype_pktdma_flow_saul_rx_0_chan:[42,56,70,160],resasg_subtype_pktdma_flow_saul_rx_1_chan:[42,56,70,160],resasg_subtype_pktdma_flow_saul_rx_2_chan:[42,56,70,160],resasg_subtype_pktdma_flow_saul_rx_3_chan:[42,56,70,160],resasg_subtype_pktdma_flow_unmapped_rx_chan:[42,56,70],resasg_subtype_pktdma_icssg_0_rx_chan:70,resasg_subtype_pktdma_icssg_0_tx_chan:70,resasg_subtype_pktdma_icssg_1_rx_chan:70,resasg_subtype_pktdma_icssg_1_tx_chan:70,resasg_subtype_pktdma_ring_cpsw_rx_chan:[42,56,70],resasg_subtype_pktdma_ring_cpsw_tx_chan:[42,56,70],resasg_subtype_pktdma_ring_icssg_0_rx_chan:70,resasg_subtype_pktdma_ring_icssg_0_tx_chan:70,resasg_subtype_pktdma_ring_icssg_1_rx_chan:70,resasg_subtype_pktdma_ring_icssg_1_tx_chan:70,resasg_subtype_pktdma_ring_saul_rx_0_chan:[42,56,70,160],resasg_subtype_pktdma_ring_saul_rx_1_chan:[42,56,70,160],resasg_subtype_pktdma_ring_saul_rx_2_chan:[42,56,70,160],resasg_subtype_pktdma_ring_saul_rx_3_chan:[42,56,70,160],resasg_subtype_pktdma_ring_saul_tx_0_chan:[42,56,70,160],resasg_subtype_pktdma_ring_saul_tx_1_chan:[42,56,70,160],resasg_subtype_pktdma_ring_unmapped_rx_chan:[42,56,70],resasg_subtype_pktdma_ring_unmapped_tx_chan:[42,56,70],resasg_subtype_pktdma_saul_rx_0_chan:[42,56,70,160],resasg_subtype_pktdma_saul_rx_1_chan:[42,56,70,160],resasg_subtype_pktdma_saul_rx_2_chan:[42,56,70,160],resasg_subtype_pktdma_saul_rx_3_chan:[42,56,70,160],resasg_subtype_pktdma_saul_tx_0_chan:[42,56,70,160],resasg_subtype_pktdma_saul_tx_1_chan:[42,56,70,160],resasg_subtype_pktdma_unmapped_rx_chan:[42,56,70],resasg_subtype_pktdma_unmapped_tx_chan:[42,56,70],resasg_subtype_proxy_proxi:[86,101,117,131,146,160],resasg_subtype_ra_error_o:[42,56,70,86,101,117,131,146,160],resasg_subtype_ra_generic_ipc:70,resasg_subtype_ra_gp:[86,101,117,131,146,160],resasg_subtype_ra_monitor:[27,86,101,117,131,146,160],resasg_subtype_ra_udmap_rx:[86,101,117,131,146,160],resasg_subtype_ra_udmap_rx_h:[86,101,117,131,146,160],resasg_subtype_ra_udmap_rx_uh:[117,131,146,160],resasg_subtype_ra_udmap_tx:[86,101,117,131,146,160],resasg_subtype_ra_udmap_tx_ext:[86,101,131,146,160],resasg_subtype_ra_udmap_tx_h:[86,101,117,131,146,160],resasg_subtype_ra_udmap_tx_uh:[117,131,146,160],resasg_subtype_ra_virtid:[42,56,70,86,101,117,131,146,160],resasg_subtype_udmap_global_config:[42,56,70,86,101,117,131,146,160],resasg_subtype_udmap_invalid_flow_o:[86,101,117,131,146,160],resasg_subtype_udmap_rx_chan:[86,101,117,131,146,160],resasg_subtype_udmap_rx_flow_common:[86,101,117,131,146,160],resasg_subtype_udmap_rx_hchan:[86,101,117,131,146,160],resasg_subtype_udmap_rx_uhchan:[117,131,146,160],resasg_subtype_udmap_tx_chan:[86,101,117,131,146,160],resasg_subtype_udmap_tx_echan:[86,101,131,146,160],resasg_subtype_udmap_tx_hchan:[86,101,117,131,146,160],resasg_subtype_udmap_tx_uhchan:[117,131,146,160],resasg_utyp:31,resasg_validate_host:31,resasg_validate_resourc:31,resend:[8,21],resent:21,reserv:[2,3,5,6,7,12,13,14,18,22,25,26,27,28,31,34,36,40,41,47,50,54,55,61,64,68,69,76,80,83,84,85,92,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,170,172,174,175],reset:[2,4,5,6,14,21,22,31,134,165,166,173,174],resetdon:31,resetvec:22,resid:9,resourc:[0,3,6,8,14,17,24,28,29,33,34,36,41,44,46,47,48,50,55,58,60,61,62,64,69,73,75,76,78,79,80,83,85,89,91,92,93,94,95,98,100,104,105,107,108,109,111,114,116,119,121,122,123,125,128,130,133,136,137,138,140,143,145,148,150,151,152,154,157,159,162,163,176],resource_get:31,resource_get_range_num:31,resource_get_range_start:31,resource_get_secondary_host:31,resource_get_subtyp:31,resource_get_typ:31,respect:[168,170],respfreq_hz:5,respon:16,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,17,18,19,20,21,23,24,25,26,27,28,31,43,57,72,88,103,118,132,147,161,163,164,165,166,171,174,175],rest:[0,2,14,167,168,174,175],restor:[5,7,14],restrict:[13,31,167,172],result:[2,5,9,10,12,13,27,31,42,56,70,86,101,117,131,146,160,164,167,171],resum:7,ret:5,retain:[164,175],retent:[5,6,31],retention_get:31,retention_put:31,retriev:[3,6,12,17,27,31],reus:22,rev:[18,27,170],revers:5,review:21,revis:[4,18,25,27,28,31,166,168,170,173],rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:124,right:[5,27],ring:[0,2,4,9,13,24,31,36,50,64,80,95,105,111,125,140,154,167,175],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:31,ring_ba_lo_lo:31,ring_configur:31,ring_control2:12,ring_count_hi:31,ring_count_lo:31,ring_get_cfg:31,ring_mod:31,ring_mon_cfg:[12,31],ring_mon_cfg_respons:12,ring_monitor_mod:31,ring_monitor_queu:31,ring_monitor_sourc:31,ring_oes_get:31,ring_oes_set:31,ring_orderid:[12,31],ring_siz:[12,31],ring_validate_index:31,ring_virtid:31,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:22,rm_boardcfg:27,rm_core_init:31,rm_init:31,rma:170,rmboardcfghash:[22,168],role:24,rollback:[0,22,28,168,173],rom:[20,22,26,29,37,51,65,81,96,112,126,141,155,168,170,174,176],rom_msg_cert_auth_fail:25,rom_msg_cert_auth_pass:25,rom_msg_m3_to_r5_m3fw_result:25,rom_msg_r5_to_m3_m3fw:25,root:[0,2,19,20,24,27,166,167,168,170,174],round:24,rout:[13,27,31],router:[0,2,9,27],routin:164,row:[18,22,77,166,170,171],row_idx:16,row_mask:16,row_soft_lock:16,row_val:16,rsa:[0,170],rsdv2:22,rsdv3:22,rsvd1:22,rsvd2:22,rsvd3:22,rsvd:[2,28],rto:[0,2],rule:[22,27,167],rules_fil:27,run:[0,2,3,5,14,21,25,27,31,163,164,166,167,169,174,175,176],runtim:[4,21,27,28,31,44,58,73,89,104,105,119,133,148,162,173,174],rwcd:[48,62,78,93,109,123,138,152],rwd:[48,62,78,93,109,123,138,152],rx_atyp:13,rx_burst_siz:13,rx_chan:[76,92,108,122,137,151],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[76,92,108,122,137,151],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[108,122,137,151],rxcq_qnum:13,sa2:2,sa2ul:[15,169,175,176],sa2ul_config:28,sa2ul_dkek_key_len:15,sa2ul_inst:15,sa_ul_pka:[80,95,125,140,154],sa_ul_trng:[80,95,125,140,154],safeti:[0,165],salt:[22,168],same:[0,2,5,6,12,21,22,27,28,31,35,49,63,79,94,110,124,134,139,153,164,166,168,171,174],sane:14,satisfi:5,saul0_rx:[40,54,68,84,99,158],saul0_tx:[40,54,68,84,99],saul:28,saul_rx_0_chan:[34,41,47,55,61,69,151,159],saul_rx_1_chan:[34,41,47,55,61,69,151,159],saul_rx_2_chan:[34,41,47,55,61,69,151,159],saul_rx_3_chan:[34,41,47,55,61,69,151,159],saul_tx_0_chan:[34,41,47,55,61,69,151,159],saul_tx_1_chan:[34,41,47,55,61,69,151,159],save:[7,12],sbl:[19,25,170],sbl_data:25,scalabl:27,scale:24,scaling_factor:24,scaling_profil:24,scan:14,scenario:[0,14],schedul:[13,27,31],scheme:163,sci:[2,16,17,20,24,25,26,28,31],sciserv:0,script:27,sdbg_debug_ctrl:22,sdk:2,search:5,sec:[21,170,174],sec_bcfg_enc_iv:22,sec_bcfg_enc_r:22,sec_bcfg_hash:22,sec_bcfg_key_derive_index:22,sec_bcfg_key_derive_salt:22,sec_bcfg_ver:22,sec_boot_ctrl:22,sec_dbg_config:28,sec_debug_core_sel:22,sec_proxi:159,secboardcfghash:[22,168],secboardcfgv:[22,168],secmgr_swrv_status_reg_i:171,second:[14,27],secondari:[9,27,31,170,171],secondary_host:[9,27],secondarybootload:25,secproxi:24,secreci:164,secret:[26,28,175],section:[2,12,13,14,22,25,27,28,32,34,36,40,41,45,47,48,50,54,55,59,61,62,64,68,69,74,76,78,80,83,84,85,90,92,93,95,98,99,100,106,108,109,111,114,115,116,120,122,123,125,128,129,130,135,137,138,140,143,144,145,149,151,152,154,157,158,159,163,164,167,172,173,174],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,24,25,26,27,29,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,169,171,172,176],see:[3,5,6,13,14,15,20,21,22,27,28,31,43,57,72,88,103,118,132,147,161,164,166,167,168,170,174],seen:31,select:[5,12,24,31,174],selector:[13,31],self:14,send:[2,3,5,12,24,25,26,27,28,31,42,56,70,86,101,117,131,146,160,167],send_receive_with_timeout:5,sender:[2,175],sensit:[163,172],sent:[2,3,5,7,19,23,24,25,26,27,28,31,37,51,65,81,96,112,126,141,155,167,168,175],separ:[0,2,12,14,24,27,28,164,168],seq:2,sequenc:[2,3,5,7,22,25,26,27,44,58,73,89,104,119,133,148,162,163,168,170,171,174,175],serv:[24,27],server:25,servic:[0,2,25,27,28,163,172],set:[0,2,3,5,6,7,10,11,12,13,16,19,21,22,24,26,27,28,31,37,44,51,58,65,73,81,89,96,104,112,119,126,133,141,148,155,162,163,164,166,167,168,170,171,172,174,175],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:31,set_module_reset:31,set_processor_config:[14,22],set_processor_control:14,set_processor_suspend_readi:14,sete:19,setup:[5,10,14,166],sever:3,sevt:[36,50,64,80,95,111,125,140,154],sfals:9,sgx544:[79,94],sha2:[0,22,168,173],sha512:[171,174],sha:[22,170],shall:[14,163],share:[3,6,7,27,76,92,108,122,137,151,164,174],shatyp:[22,171],shavalu:[22,171],she:0,shift:[13,171],should:[2,5,7,14,18,20,21,22,25,27,31,38,52,66,82,97,113,127,142,156,163,170,174],show:[22,27,31,168,174,175],shown:[2,22,27,167,168,173,174],shutdown:14,side:[15,23,163,164,166,170,175],sigend:170,sign:[18,19,20,21,24,26,27,28,31,169,170,174,176],signatur:[21,174],signific:171,significand:31,signing_config:174,silicon:[14,26],similar:[2,14,163,167,174],similarli:5,simpl:17,simplest:163,simplifi:5,simutan:24,sinc:[0,2,6,14,22,24,25,26,163],singl:[14,25,27,31,164,166,168,174],single_cor:14,singlecore_onli:14,situat:[25,164],size:[3,12,14,15,21,22,24,25,26,27,28,31,164,170,171],size_byt:12,sizeof:[5,24,171],skip:[22,174],slave:[2,167],sleep:7,slight:0,slightli:6,slot:[48,62,78,93,109,123,138,152],small:5,smaller:166,smek:[18,170],smpk:[18,170,171,174],smpkh:[18,170],sms_main_0_secctrl_0:52,sms_wkup_0_secctrl_0:142,snapshot:5,snippet:[5,171],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,21,22,24,25,26,27,28,31,33,34,35,36,37,38,40,41,42,43,44,46,47,49,50,51,52,54,55,56,57,58,60,61,63,64,65,66,68,69,70,71,72,73,75,76,77,79,80,81,82,83,84,85,86,87,88,89,91,92,94,95,96,97,98,99,100,101,102,103,104,107,108,110,111,112,113,114,115,116,117,118,119,121,122,124,125,126,127,128,129,130,131,132,133,134,136,137,139,140,141,142,143,144,145,146,147,148,150,151,153,154,155,156,157,158,159,160,161,162,163,165,166,167,170,172,175,176],soc_doc_am6_public_host_desc_host_list:24,soc_events_in:[36,125,140,154],soc_events_in_64:[132,147,161],soc_events_in_65:[132,147,161],soc_events_in_66:[132,147,161],soc_events_in_67:[132,147,161],soc_events_in_68:[132,147,161],soc_events_in_69:[132,147,161],soc_events_in_70:[132,147,161],soc_events_in_71:[132,147,161],soc_events_in_720:161,soc_events_in_721:161,soc_events_in_722:161,soc_events_in_723:161,soc_events_in_724:161,soc_events_in_725:161,soc_events_in_726:161,soc_events_in_727:161,soc_events_in_728:[147,161],soc_events_in_729:[147,161],soc_events_in_72:[132,147,161],soc_events_in_730:[147,161],soc_events_in_731:[147,161],soc_events_in_732:[132,147,161],soc_events_in_733:[132,147,161],soc_events_in_734:[132,147,161],soc_events_in_735:[132,147,161],soc_events_in_73:[132,147,161],soc_events_in_74:161,soc_events_in_75:161,soc_events_in_76:161,soc_events_in_77:161,soc_events_in_78:161,soc_events_in_79:161,soc_events_out_level:125,soc_phys_addr_t:17,soc_uid:[20,174],soft:166,softwar:[2,3,7,8,21,24,25,26,27,163,164,166,167,168,170,171,172,173,174],sofwar:19,some:[5,6,9,10,12,13,14,24,33,34,35,36,40,41,46,47,49,50,54,55,60,61,63,64,68,69,75,76,79,80,83,84,85,91,92,94,95,98,99,100,107,108,110,111,114,115,116,121,122,124,125,128,129,130,136,137,139,140,143,144,145,150,151,153,154,157,158,159,167,173,175],soon:164,sop:31,sort:27,sound:163,sourc:[5,6,9,11,12,13,31,32,45,59,74,90,106,120,135,149,168],space:5,span:[163,167],special:[6,14,22,32,45,59,74,90,106,120,135,149,174],specif:[0,2,3,5,6,13,15,16,20,22,23,24,25,26,27,31,34,36,40,41,44,47,50,54,55,58,61,64,68,69,73,76,80,83,84,85,89,92,95,98,99,100,104,108,111,114,115,116,119,122,125,128,129,130,133,134,137,140,143,144,145,148,151,154,157,158,159,162,163,164,165,166,167,170,174,175,176],specifi:[7,9,11,12,13,14,16,17,20,21,22,23,24,25,26,27,28,31,32,33,35,45,46,49,59,60,63,74,75,79,90,91,94,106,107,110,120,121,124,135,136,139,149,150,153,166,168,170,174,175],spectrum:5,speed:163,spi:[36,50,64,80,95,111,125,140,154],spi_64:[43,57,72,118,132,147,161],spi_65:[43,57,72,118,132,147,161],spi_66:[43,57,72,118,132,147,161],spi_67:[43,57,72,118,132,147,161],spi_68:[43,57,72,118,132,147,161],spi_69:[118,132,147,161],spi_70:[118,132,147,161],spi_71:[118,132,147,161],spi_720:161,spi_721:161,spi_722:161,spi_723:161,spi_724:161,spi_725:161,spi_726:161,spi_727:161,spi_728:[147,161],spi_729:[147,161],spi_72:[118,132,147,161],spi_730:[147,161],spi_731:[147,161],spi_732:[132,147,161],spi_733:[132,147,161],spi_734:[132,147,161],spi_735:[132,147,161],spi_73:[118,132,147,161],spi_74:161,spi_75:161,spi_76:161,spi_77:161,spi_78:161,spi_79:161,spl:25,split:[0,13,14,170],split_tr_rx_chan:[34,41,47,55,61,69,137,145,151,159],split_tr_tx_chan:[34,41,47,55,61,69,137,145,151,159],spmkh:170,spread:5,sproxi:[43,57,72,88,103,118,132,147,161],sproxy_priv:[48,62,78,93,109,123,138,152],sr1:[167,176],sr2:176,sram:[3,14,24,25,27,28],src_id:9,src_index:9,src_thread:11,ss_device_id:31,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,44,58,73,89,104,119,133,148,162,163],stai:6,standalon:[28,166],standard:[0,2,6,9,10,11,12,13,14,18,19,26,27,28,31,167],standbywfil2:14,start:[3,6,11,13,14,16,17,22,26,27,31,42,48,56,62,70,78,86,93,101,109,117,123,131,138,146,152,160,163,170,171,174,175],start_address:17,start_resourc:27,startup:[3,14,17,163],stat_pend:[111,125,140,154],state:[0,3,5,6,7,8,12,14,26,27,31,163,166,170,175],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,25,31,35,49,63,79,94,110,124,139,153,166,172,174],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:175,steer:[9,27],step:[7,12,14,21,25,26,27,163,168,170,173,174,175],still:[2,5,25,26,27,174],stop:14,storag:27,store:[2,5,13,15,26,28,164,166,171],str:3,stream:0,stricter:172,string:[3,22,31,164,168,173,174],strongli:[26,163],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28],structur:[14,22,25,168,174],structutr:25,strucutr:25,strue:9,studio:174,sub:3,sub_vers:3,subhdr:[24,27,28],subject:9,subordin:[12,13],subpath:174,subsect:[2,25,167],subsequ:[21,27,28,170],subset:[13,23,163],substructur:[26,27],subsystem:[0,2,9,10,11,12,13,14,31,32,33,45,46,59,60,74,75,90,91,106,107,120,121,135,136,149,150,172],subtyp:[27,31,42,56,70,86,101,117,131,146,160],subvers:31,succe:[5,22,24],succeed:2,succes:17,success:[2,5,6,11,14,18,21,22,23,168,173],successfulli:[17,174],suffic:[5,174],summari:0,superset:168,superstructur:24,supervisor:[11,12,13,24,28],supervisor_host_id:28,supervisori:28,suppli:[13,32,45,59,74,90,106,120,135,149,167,168,174],support:[0,2,5,12,13,14,15,19,20,21,22,24,25,26,27,28,31,42,56,70,86,101,117,131,146,160,166,168,171,172,173,174,175],suppress:[13,31],sure:[9,13,14,26,27,163],suspend:[7,14],sw_main_warmrst:134,sw_mcu_warmrst:134,sw_rev:25,swrev:[18,19,22,25,28,31,169,176],swrev_sbl:171,swrev_sysfw:171,swrstdisabl:6,swrv:[22,174],symmetr:[0,164],synchron:12,syncreset:6,syntax:22,sysfw:[0,14,19,25,27,163,165,168,169,170,176],sysfw_boardcfg_rul:27,sysfw_boardcfg_valid:27,sysfw_boot_seq:22,sysfw_data:25,sysfw_hs_boardcfg:22,sysfw_image_integr:22,sysfw_image_load:22,sysfw_vers:31,sysreset:165,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,169,170,171,172,173,175,176],system_intr_level:[140,154],systemresetwhileconnect:174,sz0:31,sz1:31,sz2:31,sz3:31,tabl:[0,2,6,9,12,13,14,22,24,25,26,31,32,37,45,48,51,59,62,65,74,78,81,90,93,96,106,109,112,120,123,126,135,138,141,149,152,155,168,172,174,175],taddr:11,tag:[13,31],take:[0,11,12,24,25,27,28,31,34,36,40,41,47,48,50,54,55,61,62,64,68,69,76,78,80,83,84,85,92,93,95,98,99,100,108,109,111,114,115,116,122,123,125,128,129,130,137,138,140,143,144,145,151,152,154,157,158,159,163,166,167,174,175],taken:[2,26],tamper:7,target:[0,5,10,20,21,22,31,168,170,173,174,175],target_err:[80,95],target_freq_hz:5,task:[12,24],tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:125,tcu_cmd_sync_s_intr:125,tcu_event_q_ns_intr:125,tcu_event_q_s_intr:125,tcu_global_ns_intr:125,tcu_global_s_intr:125,tcu_ras_intr:125,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,31],technic:[6,14,167],technolog:22,templat:171,term:[0,163],termin:[5,27],test_image_enc_iv:22,test_image_enc_r:22,test_image_key_derive_index:22,test_image_key_derive_salt:22,test_image_length:22,test_image_s:171,test_image_sha512:[22,171],tester:164,texa:[0,4,171,174,176],text:[24,27,174],than:[5,11,12,13,27,42,56,70,86,101,117,131,146,160,163,174,175],thei:[2,5,12,13,27,31,166,167,168,170,174,175],them:[25,31,32,45,59,74,76,90,92,106,108,120,122,135,137,149,151,174],themselv:14,theorit:21,therefor:[7,11,12,24,27,166],therm_lvl_gt_th1_intr:125,therm_lvl_gt_th2_intr:125,therm_lvl_lt_th0_intr:125,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,54,55,56,57,58,59,60,61,62,63,64,65,66,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,170,171,172,173,174,175],thing:[35,49,63,79,94,110,124,139,153],those:3,though:[28,35,49,63,79,94,110,124,139,153,163,174],thrd_id:11,thread:[2,27,28,31,172],three:17,threshold:[12,31,43,57,72,88,103,118,132,147,161],through:[2,9,11,12,13,19,20,21,26,27,28,164,166,167,172,174],throughout:31,throughput:164,thu:[9,24,25,27,170],thumb:14,ti_bcfg_info:22,ti_enc_info:22,ti_load_info:22,tied:[19,20,166],tif:[0,2,14,18,22,25,31,34,35,36,40,41,47,48,49,50,54,55,137,138,139,140,143,144,145,151,152,153,154,157,158,159],tifek:22,tifs2dm:[35,43,49,57,139,147,153,161],till:26,time:[6,9,11,12,13,14,16,21,25,26,27,28,31,48,62,78,93,109,123,138,152,163,164,166,169,170,176],timedout:14,timeout:[13,14,31],timer_pwm:[36,50,64,111,125,140,154],timermgr_evt:[36,50,64,154],timpk:170,tisci:[0,21,22,25,31,32,33,34,36,40,41,45,46,47,48,50,54,55,59,60,61,62,64,68,69,74,75,76,78,80,83,84,85,90,91,92,93,95,98,99,100,106,107,108,109,111,114,115,116,120,121,122,123,125,128,129,130,135,136,137,138,140,143,144,145,149,150,151,152,154,157,158,159,166,167,170,173,175],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],tisci_msg_:2,tisci_msg_board_config:[24,25,27,31,163],tisci_msg_board_config_pm:[24,25,26,163],tisci_msg_board_config_pm_handl:26,tisci_msg_board_config_pm_req:26,tisci_msg_board_config_pm_resp:26,tisci_msg_board_config_req:24,tisci_msg_board_config_resp:24,tisci_msg_board_config_rm:[25,27,163],tisci_msg_board_config_rm_handl:27,tisci_msg_board_config_rm_req:27,tisci_msg_board_config_rm_resp:27,tisci_msg_board_config_secur:[25,28,163,168],tisci_msg_board_config_security_req:28,tisci_msg_board_config_security_resp:28,tisci_msg_boot_notif:25,tisci_msg_boot_notification_req:[3,25],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[167,172],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:17,tisci_msg_fwl_change_owner_info_resp:17,tisci_msg_fwl_get_firewall_region_req:17,tisci_msg_fwl_get_firewall_region_resp:17,tisci_msg_fwl_set_firewall_region_req:17,tisci_msg_fwl_set_firewall_region_resp:17,tisci_msg_get_clock:26,tisci_msg_get_clock_par:26,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,26],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:26,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:167,tisci_msg_get_keycnt_keyrev_req:19,tisci_msg_get_keycnt_keyrev_resp:19,tisci_msg_get_num_clock_par:26,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:166,tisci_msg_get_otp_row_lock_status_req:16,tisci_msg_get_otp_row_lock_status_resp:16,tisci_msg_get_soc_uid:174,tisci_msg_get_soc_uid_req:20,tisci_msg_get_soc_uid_resp:20,tisci_msg_get_swrev_req:19,tisci_msg_get_swrev_resp:19,tisci_msg_keywriter_req:18,tisci_msg_keywriter_resp:18,tisci_msg_lock_otp_row:166,tisci_msg_lock_otp_row_req:16,tisci_msg_lock_otp_row_resp:16,tisci_msg_open_debug_fwl:174,tisci_msg_open_debug_fwls_req:20,tisci_msg_open_debug_fwls_resp:20,tisci_msg_pm_board_config_pm:26,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[31,173,175],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:175,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:175,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:175,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:175,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:175,tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:175,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:175,tisci_msg_query_freq:[26,37,51,65,81,96,112,126,141,155],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:171,tisci_msg_read_otp_mmr:166,tisci_msg_read_otp_mmr_req:16,tisci_msg_read_otp_mmr_resp:16,tisci_msg_read_swrev:171,tisci_msg_receiv:31,tisci_msg_rm_board_config_rm:27,tisci_msg_rm_get_resource_rang:27,tisci_msg_rm_get_resource_range_req:27,tisci_msg_rm_get_resource_range_resp:27,tisci_msg_rm_irq_releas:27,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:27,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:27,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[27,172],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:27,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:27,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[27,172],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:27,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:27,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:27,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[76,92,108,122,137,151],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:27,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:27,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:27,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:27,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:164,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_release_dkek:164,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_set_dkek:164,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sec_handov:175,tisci_msg_security_handover_req:23,tisci_msg_security_handover_resp:23,tisci_msg_sender_host_id:31,tisci_msg_set_clock:26,tisci_msg_set_clock_par:26,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:26,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:26,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[26,37,51,65,81,96,112,126,141,155],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[167,172],tisci_msg_set_keyrev_req:[19,171],tisci_msg_set_keyrev_resp:19,tisci_msg_set_swrev_req:19,tisci_msg_set_swrev_resp:19,tisci_msg_soft_lock_otp_write_glob:166,tisci_msg_soft_lock_otp_write_global_req:16,tisci_msg_soft_lock_otp_write_global_resp:16,tisci_msg_sys_reset:[26,165],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:27,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[28,171],tisci_msg_write_otp_row:166,tisci_msg_write_otp_row_req:16,tisci_msg_write_otp_row_resp:16,tisci_msg_write_swrev:[28,171],tisci_otp_revision_identifi:19,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:168,togeth:[13,22,171],toler:[5,22,24],too:31,tool:[27,174],top:[14,25,28],topic:[0,176],total:[12,14,15,77,164,172],toward:175,trace:[0,9,24,167,176],trace_data_vers:31,trace_dst:24,trace_dst_en:24,trace_dst_itm:24,trace_dst_mem:24,trace_dst_uart0:24,trace_src:24,trace_src_bas:24,trace_src_en:24,trace_src_pm:24,trace_src_rm:24,trace_src_sec:24,trace_src_supr:24,trace_src_us:24,track:[2,163],tradit:0,transact:[21,164,167],transfer:[2,13,17,28,167,174],transit:[6,31,172],translat:[9,171],transmit:[2,11,31,80,95,111,125,140,154],transmitt:2,travers:167,treatment:13,tree:[26,28],tremend:0,tri:14,tricki:164,trigger:[7,9,18,36,50,64,80,95,111,125,140,154],tripl:24,trivial:14,trm:[13,14,17,25,48,62,78,93,109,123,138,152,167,172],trng:172,trust:[0,2,19,20,21,24,166,168,170,174],tune:28,turn:[6,7,14,31],tweak:[26,37,51,65,81,96,112,126,141,155],two:[2,14,21,22,24,27,163,166,167,168,170,174,175],tx_atyp:13,tx_burst_siz:13,tx_chan:[76,92,108,122,137,151],tx_chan_typ:13,tx_credit_count:13,tx_echan:[76,92,122,137,151],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[76,92,108,122,137,151],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[108,122,137,151],txcq_qnum:13,txt:174,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28,31,34,40,41,47,54,55,61,68,69,76,84,85,92,99,100,105,108,115,116,122,129,130,137,144,145,151,158,159,163,165,168],typic:[0,5,6,12,14,35,49,63,79,94,110,124,139,153,163,170,174],u16:[2,3,9,10,11,12,13,17,22,24,25,26,27,28],u32:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,20,22,24,25,26,27,28,31],u64:[5,20,22,25],uart0:31,uart1:31,uart:[24,26,163],udma:[0,13,80,95,111,125,140,154,167],udma_ch_atyp:31,udma_ch_burst_s:31,udma_ch_cq_qnum:31,udma_ch_fetch_s:31,udma_ch_orderid:31,udma_ch_pause_on_err:31,udma_ch_prior:31,udma_ch_qo:31,udma_ch_sched_prior:31,udma_ch_thread_id:31,udma_ch_typ:31,udma_flow_desc_typ:31,udma_flow_dest_tag_sel:31,udma_flow_rx_dest_qnum:31,udma_flow_rx_einfo_pres:31,udma_flow_rx_error_handl:31,udma_flow_rx_fdq0_sz0_qnum:31,udma_flow_rx_fdq0_sz1_qnum:31,udma_flow_rx_fdq0_sz2_qnum:31,udma_flow_rx_fdq0_sz3_qnum:31,udma_flow_rx_fdq1_qnum:31,udma_flow_rx_fdq2_qnum:31,udma_flow_rx_fdq3_qnum:31,udma_flow_rx_ps_loc:31,udma_flow_rx_psinfo_pres:31,udma_flow_rx_size_thresh_en:31,udma_flow_rx_sop_offset:31,udma_flow_src_tag_sel:31,udma_rx_ch_flow_id_count:31,udma_rx_ch_flow_id_start:31,udma_rx_ch_ignore_long:31,udma_rx_ch_ignore_short:31,udma_tx_ch_credit_count:31,udma_tx_ch_fdepth:31,udma_tx_ch_filt_einfo:31,udma_tx_ch_filt_psword:31,udma_tx_ch_supr_tdpkt:31,udma_tx_ch_tdtyp:31,udma_utc_ctrl:27,udmap0_cfgstrm_tx:[84,99,115,129,144,158],udmap0_rx:[84,99],udmap0_trstrm_tx:[84,99,115,129,144,158],udmap0_tx:[84,99],udmap:[2,4,9,11,12,27,31],udmap_flow_cfg:31,udmap_flow_get_cfg:31,udmap_flow_sz_cfg:31,udmap_flow_sz_get_cfg:31,udmap_gcfg_cfg:[13,31],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:31,udmap_init:31,udmap_oes_get:31,udmap_oes_set:31,udmap_rx:[84,85,99,100,116,130,145,159],udmap_rx_ch_cfg:31,udmap_rx_ch_get_cfg:31,udmap_rx_ch_set_thrd_id:31,udmap_rx_h:[85,100,116,130,145,159],udmap_rx_uh:[116,130,145,159],udmap_tx:[84,85,99,100,116,130,145,159],udmap_tx_ch_cfg:31,udmap_tx_ch_get_cfg:31,udmap_tx_ch_set_thrd_id:31,udmap_tx_ext:[85,100,130,145,159],udmap_tx_h:[85,100,116,130,145,159],udmap_tx_uh:[116,130,145,159],ufs_intr:[125,154],uid:[22,28],uid_len_word:20,uint32_t:[5,171],unabl:174,unavail:175,unawar:2,undefin:[27,167],under:[2,26,27,167],underli:[5,166,167],understand:[2,3,28,163],understood:[37,51,65,81,96,112,126,141,155],unencrypt:170,unifi:0,uniqu:[0,20,21,22,24,26,27,31,42,48,56,62,70,78,86,93,101,109,117,123,131,138,146,152,160,164],unit:[0,13,24],unknown:13,unless:[5,14,174],unlock:[0,20,21,22,26],unmap:[9,31],unmapped_rx_chan:[34,41,47,55,61,69],unmapped_tx_chan:[34,41,47,55,61,69],unown:[167,172],unpair:[31,172],unprivileg:167,unrel:167,unsign:[24,27,168],unsuccess:21,unsupport:28,until:[3,14,21,26,27,28,31,164,166,168,171,173],unus:[5,10,11,17,27,28,31],updat:[14,22,26,27,168,172,174],upfront:163,upon:[7,27,28,163],upper:[12,22,31],upto:14,url:27,usag:[2,15,17,19,20,23,25,31,164,165],usart_irq:[80,95,111,125,140,154],uscif:174,use:[0,2,3,6,7,8,10,11,12,13,14,18,22,24,27,28,31,34,35,36,40,41,44,47,49,50,54,55,58,61,63,64,68,69,73,76,79,80,83,84,85,89,92,94,95,98,99,100,104,108,110,111,114,115,116,119,122,124,125,128,129,130,133,137,139,140,143,144,145,148,151,153,154,157,158,159,162,163,164,165,166,167,168,170,172,174,175],use_dkek:164,useabl:[79,94],usecas:[3,5,14,22,24,26,37,51,65,81,96,112,126,141,155,173,175],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,18,19,20,21,22,24,25,26,27,28,31,32,35,36,40,41,44,45,49,50,54,55,58,59,63,64,68,69,73,74,79,80,83,84,85,89,90,94,95,98,99,100,104,106,110,111,114,115,116,119,120,124,125,128,129,130,133,134,135,139,140,143,144,145,148,149,153,154,157,158,159,162,163,164,165,166,168,170,171,172,173,174,175],useful:31,user:[0,2,5,8,13,14,22,24,26,27,31,32,33,37,45,46,48,51,59,60,62,65,74,75,78,81,90,91,93,96,106,107,109,112,120,121,123,126,135,136,138,141,149,150,152,155,163,164,165,170,171,175],uses:[2,3,9,22,164,170,175],using:[0,11,13,14,17,20,21,24,25,26,27,28,31,76,92,108,122,137,151,163,164,166,167,168,170,173,174],usual:[2,5],utc_chan_start:13,util:[0,9,11,31,89,104,119,133,148,162],v0_mcp_hi_intlvl:[140,154],v0_mcp_lo_intlvl:[140,154],v0_vusr_in_int:[140,154],v0_vusr_intlvl:[140,154],v1_mcp_hi_intlvl:[140,154],v1_mcp_lo_intlvl:[140,154],v1_vusr_in_int:[140,154],v1_vusr_intlvl:[140,154],v2020:0,v3_ca:[22,170,171,174],val:[22,170],valid:[2,3,5,7,11,14,18,22,24,25,31,34,36,40,41,47,50,54,55,61,64,68,69,76,80,83,84,85,92,95,98,99,100,108,111,114,115,116,122,125,128,129,130,137,140,143,144,145,151,154,157,158,159,163,175],valid_param:[9,10,11,12,13,31],valid_param_hi:31,valid_param_lo:31,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,18,19,21,22,24,25,26,27,28,31,34,36,37,40,41,44,47,50,51,54,55,58,61,64,65,68,69,73,76,77,80,81,83,84,85,89,92,95,96,98,99,100,104,108,111,112,114,115,116,119,122,125,126,128,129,130,133,134,137,140,141,143,144,145,148,151,154,155,157,158,159,162,164,166,167,170,171,172,173,174],vari:[6,8,14,27,163,166],variabl:27,variant:[22,174],variat:0,variou:[0,2,5,6,14,21,22,28,31,163,167,168,172,173],vector:[7,14,22,168,173],ver:170,veri:[5,14],verif:171,verifi:[2,11,13,21,22,26,27,168,171,173,174],version:[3,5,24,27,28,31,168,170,174],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,20,21,24,27,28,32,33,45,46,59,60,74,75,90,91,106,107,120,121,135,136,149,150,167,175],video:[37,126,141,155],view:[0,5,6,174],vint:[9,36,50,64,80,95,111,125,140,154],vint_status_bit_index:9,virt:[12,31],virtid:12,virtual:[0,9,27,31,35,49,63,79,94,110,124,139,153],vision:[126,141,155],voltag:163,vpac_level:[140,154],vpu_wave521cl_intr:[140,154],vshs9c9qqwgrb:[22,170,174],wai:[2,22,31,164,168,174],wait:[21,25,31],wake:[6,165],wake_arm:31,wake_handl:31,wakeup:[7,14,31,89,104,119,133,148,162],warm:[8,166],warn:[2,14,42,56,70,86,101,117,131,146,160],well:[2,5,12,21,24,26,27,28,31,168,171,174],were:170,wfe:14,wfi:14,what:[0,5,7,9,11,24,27,37,51,65,81,96,112,126,141,155,163,165],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,21,22,24,25,27,28,31,37,51,65,81,96,112,126,141,155,163,164,165,167,168,173,174,175],whenev:27,where:[0,5,9,10,12,13,21,22,26,27,28,48,62,78,93,109,123,138,152,163,164,171,172,173,174],wherev:164,whether:[0,2,10,12,13,22,27,28],which:[0,2,5,6,7,9,11,12,13,14,18,22,24,25,26,27,28,31,32,35,37,43,45,49,51,57,59,63,65,72,74,79,81,88,90,94,96,103,106,110,112,118,120,124,126,132,135,139,141,147,149,153,155,161,163,164,166,168,170,172,174,175],who:[12,13,27,28,164,175],whole:[26,27],whose:[11,27,171],wide:[5,6,8,12,26,28,31,174],wider:163,width:[11,166],wild:174,wildcard:[28,167,172,174],window:174,wipe:175,wise:25,wish:28,within:[5,6,9,10,11,12,13,14,21,25,27,28,31,34,36,41,47,50,55,61,64,69,76,80,83,85,92,95,98,100,108,111,114,116,122,125,128,130,137,140,143,145,151,154,157,159],without:[2,170],wkup:[26,31,134,165],wkup_hsm0:142,won:22,word:[11,13,20,21,25,27,31,167,174],work:[13,27,28,166],workaround:[0,12],worst:14,would:[5,8,14,18,22,24,25,26,27,32,45,59,74,90,106,120,135,149,170,171,172,174],wprp:[22,170],wrap:[2,12],writabl:167,write:[2,3,4,10,12,13,14,18,21,22,28,31,43,48,57,62,72,78,88,93,103,109,118,123,132,138,147,152,161,164,169,170,172,174,176],write_host:[28,166],writeback:[24,27],writer:[166,169,176],written:[11,12,16,21,31,164,166],x0fsqgtpwbgpuiv:[22,170,174],x509:[4,14,18,20,21,25,28,168,173,174],x509_extens:[22,170,171,174],xds110:174,xmit_intr_pend:[80,95,111,125,140,154],xyz:[32,45,59,74,90,106,120,135,149],yes:14,yet:[5,9,21,22],you:[2,13,14,28,163,174],your:[5,6,14],zero:[2,5,9,12,13,14,16,17,21,22,26,27,168,170,171,173,174]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62A Clock Identifiers","AM62A Devices Descriptions","AM62A DMA Device Descriptions","AM62A Host Descriptions","AM62A Interrupt Management Device Descriptions","AM62A PLL Defaults","AM62A Processor Descriptions","AM62A Proxy Device Descriptions","AM62A PSI-L Device Descriptions","AM62A Ring Accelerator Device Descriptions","AM62A Board Configuration Resource Assignment Type Descriptions","AM62A Secure Proxy Descriptions","AM62A Device Group descriptions","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[37,51,65,81,96,112,126,141,155,174],"function":24,"static":27,AES:22,Are:167,IDs:[31,33,34,35,36,38,40,41,44,46,47,49,50,52,54,55,58,60,61,63,64,66,68,69,73,75,76,79,80,82,83,84,85,89,91,92,94,95,97,98,99,100,104,107,108,110,111,113,114,115,116,119,121,122,124,125,127,128,129,130,133,134,136,137,139,140,142,143,144,145,148,150,151,153,154,156,157,158,159,162],Used:[5,6,8],Using:[164,166,174],a53_rs_bw_limiter0:[32,45],a53_ws_bw_limiter1:[32,45],a53ss0:[32,45,59],a53ss0_core_0:[32,45,59],a53ss0_core_1:[32,45,59],a53ss0_core_2:[32,45],a53ss0_core_3:[32,45],a72ss0:[120,135,149],a72ss0_core0:[106,120,135,149],a72ss0_core0_0:106,a72ss0_core0_1:106,a72ss0_core0_pbist_wrap:135,a72ss0_core1:[120,135,149],a72ss0_core2:149,a72ss0_core3:149,a72ss1:149,a72ss1_core0:149,a72ss1_core1:149,a72ss1_core2:149,a72ss1_core3:149,aasrc0:120,abi:24,acceler:[12,27,41,55,69,85,100,116,130,145,159],access:[14,28,44,58,73,89,104,119,133,148,162,172],action:[22,31],adc0:59,after:[26,27,175],aggr_atb0:[135,149],aggreg:[36,50,64,80,95,111,125,140,154],all:[163,167],alloc:[31,43,57,72,88,103,118,132,147,161],am62a:[32,33,34,35,36,37,38,39,40,41,42,43,44,105],am62x:[45,46,47,48,49,50,51,52,53,54,55,56,57,58,105],am64x:[59,60,61,62,63,64,65,66,67,68,69,70,72,73,105],am65x:[77,105],am65x_sr2:[92,95,98,99,100,101],am6:[71,74,75,76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,93,94,96,97,102,103,104],ani:167,api:[3,5,6,7,8,14,15,16,17,18,19,20,23,24,26,27,28,166,174],approach:164,architectur:0,arm:14,armv8:14,arrai:28,ascpcie_buffer0:120,ascpcie_buffer1:120,assign:[27,42,56,70,86,101,117,131,146,160],atl0:[106,120,135,149],authent:14,avail:172,background:[17,167],bank:175,base:[27,36,48,50,62,64,78,80,93,95,109,111,123,125,138,140,152,154],baseport:31,bch:170,between:[0,167],binari:173,bmek:22,bmpk:22,bmpkh:22,board0:[32,45,59,74,90,106,120,135,149],board:[22,24,25,26,27,28,29,42,56,70,86,101,117,131,146,160,168,174,175],boardcfg:24,boardcfg_control:24,boardcfg_dbg_cfg:24,boardcfg_dbg_dst_port:24,boardcfg_dbg_src:24,boardcfg_host_hierarchi:28,boardcfg_msmc:24,boardcfg_pm:26,boardcfg_proc:28,boardcfg_rm:27,boardcfg_rm_host_cfg:27,boardcfg_rm_host_cfg_entri:27,boardcfg_rm_resasg:27,boardcfg_rm_resasg_entri:27,boardcfg_secproxi:24,boardconfig:[22,25],book:14,boot:[14,22,25,168,173],buffer:31,c66ss0:120,c66ss0_core0:120,c66ss0_introuter0:[120,125],c66ss0_pbist0:120,c66ss1:120,c66ss1_core0:120,c66ss1_introuter0:[120,125],c66ss1_pbist0:120,c6x:14,c71ss0:120,c71ss0_mma:120,c71x_0_pbist_vd:[120,135,149],c71x_1_pbist_vd:[135,149],c7x256v0:32,c7x256v0_c7xv_core_0:32,c7x256v0_clec:32,c7x256v0_clk:32,c7x256v0_core0:32,c7x256v0_debug:32,c7x256v0_gicss:32,c7x256v0_pbist:32,c7x:14,c7xv_rsws_bs_limiter6:32,cal0:[74,90],calcul:2,can:167,caveat:164,cbass0:[74,90],cbass_debug0:[74,90],cbass_fw0:[74,90],cbass_infra0:[74,90],ccdebugss0:[74,90],central:0,certif:[22,168,171,174],chang:[0,17],channel:[13,34,47,48,61,62,76,78,92,93,108,109,122,123,137,138,151,152],chapter:[1,4,29,30,105,169],check:2,clk_32k_rc_sel_dev_vd:[32,45],clock:[2,5,26,32,45,59,74,90,106,120,135,149],cmp_event_introuter0:[32,36,45,50,59,64],cmpevent_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],code:[18,170],codec0:[32,135,149],codec1:149,codec_rs_bw_limiter2:32,codec_ws_bw_limiter3:32,combin:25,command:21,commun:2,compar:164,comparison:164,compat:5,compil:24,compute_cluster0:[32,45,59,106,120,135,149],compute_cluster0_ac71_4_dft_embed_pbist_0:149,compute_cluster0_ac71_5_dft_embed_pbist_0:149,compute_cluster0_ac71_6_dft_embed_pbist_0:149,compute_cluster0_ac71_7_dft_embed_pbist_0:149,compute_cluster0_arm0_dft_embed_pbist_0:149,compute_cluster0_arm0_dft_embed_pbist_1:149,compute_cluster0_arm1_dft_embed_pbist_0:149,compute_cluster0_arm1_dft_embed_pbist_1:149,compute_cluster0_aw4_msmc_dft_embed_pbist_0:149,compute_cluster0_aw5_msmc_dft_embed_pbist_0:149,compute_cluster0_aw6_msmc_dft_embed_pbist_0:149,compute_cluster0_aw7_msmc_dft_embed_pbist_0:149,compute_cluster0_c71ss0:149,compute_cluster0_c71ss0_0:135,compute_cluster0_c71ss0_core0:149,compute_cluster0_c71ss0_mma_0:[135,149],compute_cluster0_c71ss0_pbist_wrap_0:135,compute_cluster0_c71ss1:149,compute_cluster0_c71ss1_0:135,compute_cluster0_c71ss1_core0:149,compute_cluster0_c71ss1_mma_0:149,compute_cluster0_c71ss1_pbist_wrap_0:135,compute_cluster0_c71ss2:149,compute_cluster0_c71ss2_core0:149,compute_cluster0_c71ss2_mma_0:149,compute_cluster0_c71ss3:149,compute_cluster0_c71ss3_core0:149,compute_cluster0_c71ss3_mma_0:149,compute_cluster0_cfg_wrap:[106,120],compute_cluster0_cfg_wrap_0:[135,149],compute_cluster0_clec:[106,120,135,149],compute_cluster0_core_cor:[106,120,135,149],compute_cluster0_ddr32ss_emif0_ew:120,compute_cluster0_ddr32ss_emif0_ew_0:135,compute_cluster0_ddr32ss_emif1_ew_0:135,compute_cluster0_ddr32ss_emif_0:149,compute_cluster0_ddr32ss_emif_1:149,compute_cluster0_ddr32ss_emif_2:149,compute_cluster0_ddr32ss_emif_3:149,compute_cluster0_debug_wrap:[106,120],compute_cluster0_debug_wrap_0:[135,149],compute_cluster0_dmsc_wrap:[106,120],compute_cluster0_dmsc_wrap_0:[135,149],compute_cluster0_dru0:149,compute_cluster0_dru4:149,compute_cluster0_dru5:149,compute_cluster0_dru6:149,compute_cluster0_dru7:149,compute_cluster0_en_msmc_domain:[106,120],compute_cluster0_en_msmc_domain_0:[135,149],compute_cluster0_gic500ss:[106,120,135,149],compute_cluster0_msmc2_wrap_0:149,compute_cluster0_msmc_dft_embed_pbist_0:149,compute_cluster0_pbist_0:[32,45,59],compute_cluster0_pbist_wrap:[106,120],compute_cluster0_pbist_wrap_0:135,compute_cluster_a53_0:[74,90],compute_cluster_a53_1:[74,90],compute_cluster_a53_2:[74,90],compute_cluster_a53_3:[74,90],compute_cluster_cpac0:[74,90],compute_cluster_cpac1:[74,90],compute_cluster_cpac_pbist0:[74,90],compute_cluster_cpac_pbist1:[74,90],compute_cluster_msmc0:[74,90],compute_cluster_pbist0:[74,90],config:[24,26,27,28],configur:[5,6,7,10,11,12,13,14,17,22,24,25,26,27,28,29,31,42,56,70,86,101,117,131,146,160,166,167,168,170,174,175],consol:24,control:[2,5,6,7,14,174],convers:170,core:[26,27,168],count:[19,22],cpsw0:[32,45,59,106,120],cpsw1:[135,149],cpsw_9xuss_j7am0:149,cpsw_tx_rgmii0:106,cpt2_aggr0:[32,45,59,74,90,106,120,135,149],cpt2_aggr1:[32,45,106,120,135,149],cpt2_aggr2:[106,120,135,149],cpt2_aggr3:[106,135,149],cpt2_aggr4:[135,149],cpt2_aggr5:[135,149],cpt2_probe_vbusm_main_cal0_0:[74,90],cpt2_probe_vbusm_main_dss_2:[74,90],cpt2_probe_vbusm_main_navddrhi_5:[74,90],cpt2_probe_vbusm_main_navddrlo_6:[74,90],cpt2_probe_vbusm_main_navsramhi_3:[74,90],cpt2_probe_vbusm_main_navsramlo_4:[74,90],cpt2_probe_vbusm_mcu_export_slv_0:[74,90],cpt2_probe_vbusm_mcu_fss_s0_2:[74,90],cpt2_probe_vbusm_mcu_fss_s1_3:[74,90],cpt2_probe_vbusm_mcu_sram_slv_1:[74,90],cpts0:59,creat:174,csi_psilss0:[120,135,149],csi_rx_if0:[32,45,120,135,149],csi_rx_if1:[120,135,149],csi_rx_if2:149,csi_tx_if0:120,csi_tx_if_v2_0:[135,149],csi_tx_if_v2_1:[135,149],ctrl_mmr0:[74,90],data:[3,5,6,7,8,11,21,24,25,26,27,28,30,31],dbgsuspendrouter0:[32,45,59],dcc0:[32,45,59,74,90,106,120,135,149],dcc10:120,dcc11:120,dcc12:120,dcc1:[32,45,59,74,90,106,120,135,149],dcc2:[32,45,59,74,90,106,120,135,149],dcc3:[32,45,59,74,90,106,120,135,149],dcc4:[32,45,59,74,90,106,120,135,149],dcc5:[32,45,59,74,90,106,120,135,149],dcc6:[32,45,74,90,106,120,135,149],dcc7:[74,90,120,135,149],dcc8:[120,135,149],dcc9:[120,135,149],ddpa0:[32,45,59],ddr0:[106,120,135,149],ddr16ss0:[45,59],ddr1:[135,149],ddr2:149,ddr32ss0:32,ddr3:149,ddrss0:[74,90],debug:[20,22,24,28,31,167,174],debugss0:[32,45,74,90],debugss_wrap0:[32,45,59,74,90,106,120,135,149],debugsuspendrtr0:[74,90,135,149],decod:171,decoder0:120,definit:[14,163,165],deleg:13,deriv:[15,28,164],descript:[9,10,11,12,13,14,15,16,17,18,19,20,23,33,34,35,36,38,39,40,41,42,43,44,46,47,48,49,50,52,53,54,55,56,57,58,60,61,62,63,64,66,67,68,69,70,72,73,75,76,78,79,80,82,83,84,85,86,88,89,91,92,93,94,95,97,98,99,100,101,103,104,107,108,109,110,111,113,114,115,116,117,118,119,121,122,123,124,125,127,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,150,151,152,153,154,156,157,158,159,160,161,162],design:[24,27],destin:[36,40,50,54,64,68,80,84,95,99,111,115,125,129,140,144,154,158],detail:[24,27],develop:168,devgrp:[44,58,73,89,104,119,133,148,162,163],devic:[0,2,6,7,26,27,32,33,34,36,37,39,40,41,44,45,46,47,50,51,53,54,55,58,59,60,61,64,65,67,68,69,73,74,75,76,80,81,83,84,85,89,90,91,92,95,96,98,99,100,104,106,107,108,111,112,114,115,116,119,120,121,122,125,126,128,129,130,133,135,136,137,140,141,143,144,145,148,149,150,151,154,155,157,158,159,162,163,164,166,168,170,173,174],dftss0:[74,90],directli:167,dkek:[15,164],dma:[27,34,47,61,76,92,108,122,137,151],dmass0:[32,45,59],dmass0_bcdma_0:[32,45,59],dmass0_cbass_0:[32,45,59],dmass0_intaggr_0:[32,36,45,50,59,64],dmass0_ipcss_0:[32,45,59],dmass0_pktdma_0:[32,45,59],dmass0_ringacc_0:[32,45,59],dmass0_sec_proxy_0:[43,57,72],dmass1:32,dmass1_bcdma_0:32,dmass1_intaggr_0:[32,36],dmpac0:[120,135,149],dmpac0_ctset_0:[135,149],dmpac0_intd_0:[135,149],dmpac0_sde_0:[120,135,149],dmpac0_utc_0:[135,149],dmpac_vpac_psilss0:[135,149],dmsc0:59,dmsc:[26,167],document:[3,4,5,6,7,8,22,105],domain:[31,134,165],domgrp:165,done:174,dphy_rx0:[32,45,120,135,149],dphy_rx1:[120,135,149],dphy_rx2:149,dphy_tx0:[120,135,149],dphy_tx1:[135,149],dsp:14,dss0:[32,45,74,90,120,135,149],dss_dsi0:[120,135,149],dss_dsi1:[135,149],dss_edp0:[120,135,149],dual:171,dummy_ip_lpsc_debug2dmsc_vd:[74,90],dummy_ip_lpsc_dmsc_vd:[74,90],dummy_ip_lpsc_emif_data_vd:[74,90],dummy_ip_lpsc_main2mcu_vd:[74,90],dummy_ip_lpsc_mcu2main_infra_vd:[74,90],dummy_ip_lpsc_mcu2main_vd:[74,90],dummy_ip_lpsc_mcu2wkup_vd:[74,90],dummy_ip_lpsc_wkup2main_infra_vd:[74,90],dummy_ip_lpsc_wkup2mcu_vd:[74,90],dure:[21,168],ecap0:[32,45,59,74,90,106,120,135,149],ecap1:[32,45,59,106,120,135,149],ecap2:[32,45,59,106,120,135,149],ecc_aggr0:[74,90],ecc_aggr1:[74,90],ecc_aggr2:[74,90],efuse0:[74,90],ehrpwm0:[74,90,106,120],ehrpwm1:[74,90,106,120],ehrpwm2:[74,90,106,120],ehrpwm3:[74,90,106,120],ehrpwm4:[74,90,106,120],ehrpwm5:[74,90,106,120],elig:2,elm0:[32,45,59,74,90,106,120,135,149],emif_cfg_iso_vd:[32,45],emif_data_0_vd:[59,106,120,135,149],emif_data_1_vd:[135,149],emif_data_2_vd:149,emif_data_3_vd:149,emif_data_iso_vd:[32,45],enabl:163,encoder0:120,encrypt:[22,168,173],entiti:2,entri:28,enumer:[24,28,33,35,38,43,44,46,49,52,57,58,60,63,66,72,73,75,79,82,88,89,91,94,97,103,104,107,110,113,118,119,121,124,127,132,133,134,136,139,142,147,148,150,153,156,161,162],epwm0:[32,45,59,135,149],epwm1:[32,45,59,135,149],epwm2:[32,45,59,135,149],epwm3:[59,135,149],epwm4:[59,135,149],epwm5:[59,135,149],epwm6:59,epwm7:59,epwm8:59,eqep0:[32,45,59,74,90,106,120,135,149],eqep1:[32,45,59,74,90,106,120,135,149],eqep2:[32,45,59,74,90,106,120,135,149],error:18,esm0:[32,45,59,74,90,106,120,135,149],event:[36,50,64,80,95,111,125,140,154],exampl:[5,14,170,174],extend:[16,22,28,77,166,170],extens:[22,174],famili:105,faq:167,ffi_main_ac_cbass_vd:[135,149],ffi_main_ac_qm_cbass_vd:[135,149],ffi_main_hc_cbass_vd:[135,149],ffi_main_infra_cbass_vd:[106,135,149],ffi_main_ip_cbass_vd:[106,135,149],ffi_main_rc_cbass_vd:[106,135,149],field:[10,12,13,22,170,174],firewal:[17,20,48,62,78,93,109,123,138,152,167],firmwar:[22,24,28,168,174],flag:[2,14,22],flow:[13,25,34,47,61,76,92,108,122,137,151],foreground:167,format:[25,31,168],foundat:[0,2],frequenc:5,fsirx0:59,fsirx1:59,fsirx2:59,fsirx3:59,fsirx4:59,fsirx5:59,fsitx0:59,fsitx1:59,fss0:[32,45,59],fss0_fsas_0:[32,45,59],fss0_ospi_0:[32,45,59],fss_mcu_0:90,further:0,gener:[2,3,4,14],get:[14,15,16,17,20,21,27],gic0:[74,90],gicss0:[32,45,59],global:[13,16,36,50,64,80,95,111,125,140,154],glossari:0,goal:24,gpio0:[32,45,59,74,90,106,120,135,149],gpio1:[32,45,59,74,90,120],gpio2:[106,120,135,149],gpio3:120,gpio4:[106,120,135,149],gpio5:120,gpio6:[106,120,135,149],gpio7:120,gpiomux_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],gpmc0:[32,45,59,74,90,106,120,135,149],gpu0:[45,74,90,120],gpu0_dft_pbist_0:120,gpu0_gpu_0:120,gpu0_gpucore_0:120,gpu_rs_bw_limiter2:45,gpu_ws_bw_limiter3:45,group:[26,27,44,58,73,89,104,119,133,134,148,162,163,165],gs80prg_mcu_wrap_wkup_0:[74,90],gs80prg_soc_wrap_wkup_0:[74,90],gtc0:[59,74,90,106,120,135,149],guid:[169,174,176],handov:[14,23,28,175],hardwar:166,header:[2,24],hierarchi:28,high:[27,170],host:[28,35,49,63,79,94,110,124,139,153,167],how:167,hsm0:45,i2c0:[32,45,59,74,90,106,120,135,149],i2c1:[32,45,59,74,90,106,120,135,149],i2c2:[32,45,59,74,90,106,120,135,149],i2c3:[32,45,59,74,90,106,120,135,149],i2c4:[106,120,135,149],i2c5:[106,120,135,149],i2c6:[106,120,135,149],i3c0:[106,120],icemelter_wkup_0:[74,90],icssm0:45,identifi:[19,32,45,59,74,90,106,120,135,149],ids:[48,62,78,93,109,123,138,152],imag:[14,22,25],includ:168,increment:163,index:5,indic:[34,41,47,55,61,69,76,83,85,92,98,100,108,114,116,122,128,130,137,143,145,151,157,159],inform:[17,77,168],init:[26,27],initi:[17,26,27,163],input:[36,50,64,80,95,111,125,140,154],instrument:2,integr:[2,22],interfac:[2,21,174],interpret:30,interrupt:[27,36,50,64,80,95,111,125,140,154],introduct:[0,1,5,6,7,9,10,11,12,13,14,20,21,22,25,26,27,33,34,35,36,38,40,41,42,43,44,46,47,48,49,50,52,54,55,56,57,58,60,61,62,63,64,66,68,69,70,71,72,73,75,76,77,78,79,80,82,83,84,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,102,103,104,107,108,109,110,111,113,114,115,116,117,118,119,121,122,123,124,125,127,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,150,151,152,153,154,156,157,158,159,160,161,162,163,165,172,174],irq:[9,27],issu:167,j7200:[105,106,107,108,109,110,111,112,113,114,115,116,117,118,119],j721e:[105,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134],j721s2:[105,135,136,137,138,139,140,141,142,143,144,145,146,147,148],j784s4:[105,149,150,151,152,153,154,155,156,157,158,159,160,161,162],j7aep_gpu_bxs464_wrap0:[135,149],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[135,149],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[135,149],j7aep_gpu_bxs464_wrap0_gpucore_0:[135,149],j7am_32_64_atb_funnel0:[135,149],j7am_32_64_atb_funnel1:[135,149],j7am_32_64_atb_funnel2:[135,149],j7am_bolt_pgd0:[135,149],j7am_bolt_psc_wrap0:149,j7am_hwa_atb_funnel0:[135,149],j7am_main_16ff0:[135,149],j7am_pulsar_atb_funnel0:[135,149],jpgenc0:32,jpgenc_rs_bw_limiter4:32,jpgenc_ws_bw_limiter5:32,jtag:[21,174],k3_arm_atb_funnel_3_32_mcu_0:[74,90],k3_led_main_0:[74,90],keep:14,kei:[18,19,22,164,170],kek:[15,28,164],keyrev:171,keystor:[71,87,102],keywrit:[18,22],know:167,larg:5,layer:31,led0:[32,45,59,106,120,135,149],level:27,list:[28,32,45,48,59,62,74,78,90,93,106,109,120,123,135,138,149,152],load:22,locat:31,lock:16,logic:171,low:7,m4f:14,macro:[5,6,8],magic:24,mailbox0:[32,45,59],main0:106,main2mcu_lvl_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],main2mcu_pls_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],main2mcu_vd:[32,45,59],main2wkupmcu_vd:[106,120,135,149],main:[44,58,73,89,104,119,133,148,162],main_gpiomux_introuter0:[32,36,45,50,59,64],main_sec_proxy0:[88,103],main_usb0_iso_vd:[32,45],main_usb1_iso_vd:[32,45],manag:[0,2,4,5,9,10,11,12,13,14,26,27,28,31,36,50,64,80,95,111,125,140,154,167],map:0,mcan0:[32,45,59,106,120,135,149],mcan10:[106,120,135,149],mcan11:[106,120,135,149],mcan12:[106,120,135,149],mcan13:[106,120,135,149],mcan14:[106,135,149],mcan15:[106,135,149],mcan16:[106,135,149],mcan17:[106,135,149],mcan1:[59,106,120,135,149],mcan2:[106,120,135,149],mcan3:[106,120,135,149],mcan4:[106,120,135,149],mcan5:[106,120,135,149],mcan6:[106,120,135,149],mcan7:[106,120,135,149],mcan8:[106,120,135,149],mcan9:[106,120,135,149],mcasp0:[32,45,74,90,106,120,135,149],mcasp10:120,mcasp11:120,mcasp1:[32,45,74,90,106,120,135,149],mcasp2:[32,45,74,90,106,120,135,149],mcasp3:[120,135,149],mcasp4:[120,135,149],mcasp5:120,mcasp6:120,mcasp7:120,mcasp8:120,mcasp9:120,mcrc64_0:[32,45],mcspi0:[32,45,59,74,90,106,120,135,149],mcspi1:[32,45,59,74,90,106,120,135,149],mcspi2:[32,45,59,74,90,106,120,135,149],mcspi3:[59,74,90,106,120,135,149],mcspi4:[59,74,90,106,120,135,149],mcspi5:[106,120,135,149],mcspi6:[106,120,135,149],mcspi7:[106,120,135,149],mcu2main_vd:[45,59],mcu_adc0:[74,90,106],mcu_adc12_16ffc0:120,mcu_adc12_16ffc1:120,mcu_adc12fc_16ffc0:[135,149],mcu_adc12fc_16ffc1:[135,149],mcu_adc1:[74,90,106],mcu_armss0:[74,90],mcu_armss0_cpu0:[74,90],mcu_armss0_cpu1:[74,90],mcu_cbass0:[74,90],mcu_cbass_debug0:[74,90],mcu_cbass_fw0:[74,90],mcu_cpsw0:[74,90,106,120,135,149],mcu_cpt2_aggr0:[32,74,90,106,120,135,149],mcu_ctrl_mmr0:[74,90],mcu_dcc0:[32,45,59,74,90,106,120,135,149],mcu_dcc1:[32,74,90,106,120,135,149],mcu_dcc2:[74,90,106,120,135,149],mcu_debugss0:[74,90],mcu_ecc_aggr0:[74,90],mcu_ecc_aggr1:[74,90],mcu_efuse0:[74,90],mcu_esm0:[59,74,90,106,120,135,149],mcu_fss0:[106,120,135,149],mcu_fss0_fsas_0:[74,90,106,120,135,149],mcu_fss0_hyperbus0:[74,90],mcu_fss0_hyperbus1p0_0:[106,120,135,149],mcu_fss0_ospi_0:[74,90,106,120,135,149],mcu_fss0_ospi_1:[74,90,106,120,135,149],mcu_gpio0:[32,45,59],mcu_i2c0:[32,45,59,74,90,106,120,135,149],mcu_i2c1:[59,106,120,135,149],mcu_i3c0:[106,120,135,149],mcu_i3c1:[106,120,135,149],mcu_m4fss0:[45,59],mcu_m4fss0_cbass_0:[45,59],mcu_m4fss0_core0:[45,59],mcu_mcan0:[32,45,74,90,106,120,135,149],mcu_mcan1:[32,45,74,90,106,120,135,149],mcu_mcrc64_0:[32,45,59],mcu_mcspi0:[32,45,59,74,90,106,120,135,149],mcu_mcspi1:[32,45,59,74,90,106,120,135,149],mcu_mcspi2:[74,90,106,120,135,149],mcu_mcu_16ff0:[32,45],mcu_mcu_gpiomux_introuter0:[59,64],mcu_msram0:[74,90],mcu_navss0:[74,90,106,120,135,149],mcu_navss0_intr_0:[106,111,120,125],mcu_navss0_intr_aggr_0:[74,80,90,95],mcu_navss0_intr_router_0:[74,80,90,95,135,140,149,154],mcu_navss0_mcrc0:[74,90],mcu_navss0_mcrc_0:[106,120,135,149],mcu_navss0_modss:[106,120,135,149],mcu_navss0_proxy0:[74,90,106,120,135,149],mcu_navss0_ringacc0:[74,90,106,120,135,149],mcu_navss0_sec_proxy0:[118,132,147,161],mcu_navss0_udmap0:[74,90],mcu_navss0_udmap_0:[106,120,135,149],mcu_navss0_udmass:[106,120,135,149],mcu_navss0_udmass_inta_0:[106,111,120,125,135,140,149,154],mcu_pbist0:[32,74,90,106,120,135,149],mcu_pbist1:[106,120,135,149],mcu_pbist2:[106,135,149],mcu_pdma0:[74,90],mcu_pdma1:[74,90],mcu_pll_mmr0:[74,90],mcu_psc0:59,mcu_psram0:[74,90],mcu_r5fss0:[32,106,120,135,149],mcu_r5fss0_core0:[32,106,120,135,149],mcu_r5fss0_core1:[106,120,135,149],mcu_rom0:[74,90],mcu_rti0:[32,45,59,74,90,106,120,135,149],mcu_rti1:[74,90,106,120,135,149],mcu_sa2_ul0:[106,120],mcu_sa3_ss0:149,mcu_sa3_ss0_dmss_eccaggr_0:149,mcu_sa3_ss0_intaggr_0:[149,154],mcu_sa3_ss0_pktdma_0:149,mcu_sa3_ss0_ringacc_0:149,mcu_sa3_ss0_sa_ul_0:149,mcu_sa3_ss0_sec_proxy_0:[147,161],mcu_sec_mmr0:[74,90],mcu_sec_proxy0:[88,103],mcu_timer0:[32,45,59,74,90,106,120,135,149],mcu_timer1:[32,45,59,74,90,106,120,135,149],mcu_timer1_clksel_vd:[106,120],mcu_timer2:[32,45,59,74,90,106,120,135,149],mcu_timer3:[32,45,59,74,90,106,120,135,149],mcu_timer3_clksel_vd:[106,120],mcu_timer4:[106,120,135,149],mcu_timer5:[106,120,135,149],mcu_timer5_clksel_vd:[106,120],mcu_timer6:[106,120,135,149],mcu_timer7:[106,120,135,149],mcu_timer7_clksel_vd:[106,120],mcu_timer8:[106,120,135,149],mcu_timer9:[106,120,135,149],mcu_timer9_clksel_vd:[106,120],mcu_uart0:[32,45,59,74,90,106,120,135,149],mcu_uart1:59,mcu_wakeup:[44,58,73,89,104,119,133,148,162],mcusram:175,mek:[22,170],memori:31,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,23,24,26,27,28,168,171],method:164,mlb0:120,mmcsd0:[32,45,59,74,90,106,120,135,149],mmcsd1:[32,45,59,74,90,106,120,135,149],mmcsd2:[32,45,120],mmr:16,mode:7,model:163,monitor:12,mpk:[22,170],msmc:3,msv:[22,170],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[74,90],mx_efuse_mcu_chain_mcu_0:[74,90],mx_wakeup_reset_sync_wkup_0:[74,90],navss0:[74,90,106,120,135,149],navss0_bcdma_0:[135,149],navss0_cpts0:[74,90],navss0_cpts_0:[106,120,135,149],navss0_dti_0:[106,120],navss0_intr_0:[135,140,149,154],navss0_intr_router_0:[74,80,90,95,106,111,120,125],navss0_mailbox0_cluster0:[74,90],navss0_mailbox0_cluster10:[74,90],navss0_mailbox0_cluster11:[74,90],navss0_mailbox0_cluster1:[74,90],navss0_mailbox0_cluster2:[74,90],navss0_mailbox0_cluster3:[74,90],navss0_mailbox0_cluster4:[74,90],navss0_mailbox0_cluster5:[74,90],navss0_mailbox0_cluster6:[74,90],navss0_mailbox0_cluster7:[74,90],navss0_mailbox0_cluster8:[74,90],navss0_mailbox0_cluster9:[74,90],navss0_mailbox1_0:[135,149],navss0_mailbox1_10:[135,149],navss0_mailbox1_11:[135,149],navss0_mailbox1_1:[135,149],navss0_mailbox1_2:[135,149],navss0_mailbox1_3:[135,149],navss0_mailbox1_4:[135,149],navss0_mailbox1_5:[135,149],navss0_mailbox1_6:[135,149],navss0_mailbox1_7:[135,149],navss0_mailbox1_8:[135,149],navss0_mailbox1_9:[135,149],navss0_mailbox_0:[106,120,135,149],navss0_mailbox_10:[106,120,135,149],navss0_mailbox_11:[106,120,135,149],navss0_mailbox_1:[106,120,135,149],navss0_mailbox_2:[106,120,135,149],navss0_mailbox_3:[106,120,135,149],navss0_mailbox_4:[106,120,135,149],navss0_mailbox_5:[106,120,135,149],navss0_mailbox_6:[106,120,135,149],navss0_mailbox_7:[106,120,135,149],navss0_mailbox_8:[106,120,135,149],navss0_mailbox_9:[106,120,135,149],navss0_mcrc0:[74,90],navss0_mcrc_0:[106,120,135,149],navss0_modss:[106,120,135,149],navss0_modss_inta0:[74,80,90,95],navss0_modss_inta1:[74,80,90,95],navss0_modss_inta_0:[106,111,135,140,149,154],navss0_modss_inta_1:[106,111,135,140,149,154],navss0_modss_intaggr_0:[120,125],navss0_modss_intaggr_1:[120,125],navss0_proxy0:[74,90],navss0_proxy_0:[106,120,135,149],navss0_pvu0:[74,90],navss0_pvu1:[74,90],navss0_pvu_0:[120,135,149],navss0_pvu_1:[120,135,149],navss0_pvu_2:120,navss0_ringacc0:[74,90],navss0_ringacc_0:[106,120,135,149],navss0_sec_proxy_0:[118,132,147,161],navss0_spinlock_0:[106,120,135,149],navss0_tbu_0:[106,120],navss0_tcu_0:120,navss0_timer_mgr0:[74,90],navss0_timer_mgr1:[74,90],navss0_timermgr_0:[106,120,135,149],navss0_timermgr_1:[106,120,135,149],navss0_udmap0:[74,90],navss0_udmap_0:[106,120,135,149],navss0_udmass:[106,120,135,149],navss0_udmass_inta0:[74,80,90,95],navss0_udmass_inta_0:[106,111,135,140,149,154],navss0_udmass_intaggr_0:[120,125],navss0_virtss:[106,120,135,149],non:2,normal:175,note:15,number:24,object:[3,5,6,7,8],oldi_tx_core_main_0:[74,90],open:[20,21],oper:175,optim:168,option:[22,31,170],osal:[26,27],otp:[16,18,19,22,28,77,166,170,171],outer:168,output:[36,50,64,80,95,111,125,140,154],outsid:172,over:174,overlap:167,overview:31,owner:17,ownership:167,pair:11,paramet:[9,10,11,12,13,77],part:27,pass:25,path:2,payload:168,pbist0:[32,45,59,74,90,106,120,135,149],pbist10:[120,135,149],pbist11:[135,149],pbist13:149,pbist14:149,pbist15:149,pbist1:[45,59,74,90,106,120,135,149],pbist2:[59,106,120,135,149],pbist3:[32,59,120,135,149],pbist4:[120,135,149],pbist5:[120,135,149],pbist6:120,pbist7:[120,135,149],pbist8:[135,149],pbist9:120,pcie0:[59,74,90,120,149],pcie1:[74,90,106,120,135,149],pcie2:[120,149],pcie3:[120,149],pdma0:[74,90],pdma1:[74,90],pdma_debug0:[74,90],per:[43,57,72,88,103,118,132,147,161],perform:[174,175],permiss:167,pll:[37,51,65,81,96,112,126,141,155],pll_mmr0:[74,90],pllctrl0:[74,90],popul:[22,174],post:175,power:[2,4,5,7,26,31],pre:27,primer:[163,165],priv:[48,62,78,93,109,123,138,152,167],procedur:[12,168,170],process:27,processor:[14,28,38,52,66,82,97,113,127,142,156],program:[5,164,166,167],programm:167,protocol:21,proxi:[10,27,39,40,43,53,54,57,67,68,72,83,84,88,98,99,103,114,115,118,128,129,132,143,144,147,157,158,161],pru_icssg0:[59,74,90,120],pru_icssg1:[59,74,90,120],pru_icssg2:[74,90],psc0:[32,45,59,74,90,106,120,135,149],psc0_fw_0:[32,45],pscss0:[32,45],psi:[11,40,54,68,84,99,115,129,144,158],psil:27,psramecc0:[74,90],queri:3,r5fss0:[32,45,59,106,120,135,149],r5fss0_core0:[32,45,59,106,120,135,149],r5fss0_core1:[59,106,120,135,149],r5fss0_introuter0:[120,125],r5fss0_ss0:[32,45],r5fss1:[59,120,135,149],r5fss1_core0:[59,120,135,149],r5fss1_core1:[59,120,135,149],r5fss1_introuter0:[120,125],r5fss2:149,r5fss2_core0:149,r5fss2_core1:149,rang:27,read:[0,11,16,19,166,171],receiv:[13,21,26,27],refer:22,region:[17,48,62,78,93,109,123,138,152,167],regist:[11,167],relat:171,relationship:167,releas:[9,14,15],request:[2,10,12,13,14],reset:[8,12],resourc:[2,4,9,10,11,12,13,27,31,42,56,70,86,101,117,131,146,160,167,172,175],respons:[2,9,10,12,13],retriev:174,revis:[19,22,24,171,174],ring:[12,27,41,55,69,85,100,116,130,145,159],rom:25,rout:9,router:[36,50,64,80,95,111,125,140,154],row:[16,28],rti0:[32,45,59,74,90,106,120,135,149],rti10:59,rti11:59,rti15:[45,120,135,149],rti16:[120,135,149],rti17:[135,149],rti18:149,rti19:149,rti1:[32,45,59,74,90,106,120,135,149],rti24:120,rti25:120,rti28:[106,120,135,149],rti29:[106,120,135,149],rti2:[32,45,74,90,149],rti30:[120,135,149],rti31:[120,135,149],rti32:149,rti33:149,rti3:[32,45,74,90,149],rti4:[32,149],rti5:149,rti6:149,rti7:149,rti8:59,rti9:59,run:171,runtim:[20,71,87,102,175],sa2_cpsw_psilss0:[135,149],sa2_ul0:[59,74,90,120,135,149],sa2ul:[28,164,172],sa3_ss0_sec_proxy_0:[43,57],same:167,sampl:22,sbl:[22,171],sci:[0,27],sdk:0,sec:22,secur:[0,2,4,21,22,23,28,31,43,57,72,88,103,118,132,147,161,168,170,173,174,175],send:174,sequenc:14,serdes0:[74,90],serdes1:[74,90],serdes_10g0:[59,120,135,149],serdes_10g1:[106,149],serdes_10g2:149,serdes_10g4:149,serdes_16g0:120,serdes_16g1:120,serdes_16g2:120,serdes_16g3:120,server:0,set:[9,14,15,17],sign:[22,168,171,173],size:[13,71,87,102],smek:22,smpk:22,smpkh:22,sms0:[32,45],soc:[20,32,45,59,74,90,105,106,120,135,149,174],soft:16,softwar:[0,19,22],sourc:[36,40,50,54,64,68,80,84,95,99,111,115,125,129,140,144,154,158],specif:[14,105],specifi:167,spinlock0:[32,45,59],sr1:105,sr2:105,state:174,statu:[14,16],stm0:[32,45,59,74,90,106,120,135,149],structur:[3,5,6,7,8,11,24,26,27,28,171],sub:[31,170],substructur:[24,28],subsystem:[26,27],suppli:164,support:[7,167,170],swrev:[170,171],sysfw:[22,171,172],system:[2,8,22,24,28,168,174],templat:[22,170],texa:2,thi:[5,6,8],thread:[11,40,43,54,57,68,72,84,88,99,103,115,118,129,132,144,147,158,161],threshold:13,time:[24,168,171],timeout:21,timer0:[32,45,59,74,90,106,120,135,149],timer10:[59,74,90,106,120,135,149],timer11:[59,74,90,106,120,135,149],timer11_clksel_vd:[106,120],timer12:[106,120,135,149],timer13:[106,120,135,149],timer13_clksel_vd:[106,120],timer14:[106,120,135,149],timer15:[106,120,135,149],timer15_clksel_vd:[106,120],timer16:[106,120,135,149],timer17:[106,120,135,149],timer17_clksel_vd:[106,120],timer18:[106,120,135,149],timer19:[106,120,135,149],timer19_clksel_vd:[106,120],timer1:[32,45,59,74,90,106,120,135,149],timer1_clksel_vd:[106,120],timer2:[32,45,59,74,90,106,120,135,149],timer3:[32,45,59,74,90,106,120,135,149],timer3_clksel_vd:[106,120],timer4:[32,45,59,74,90,106,120,135,149],timer5:[32,45,59,74,90,106,120,135,149],timer5_clksel_vd:[106,120],timer6:[32,45,59,74,90,106,120,135,149],timer7:[32,45,59,74,90,106,120,135,149],timer7_clksel_vd:[106,120],timer8:[59,74,90,106,120,135,149],timer9:[59,74,90,106,120,135,149],timer9_clksel_vd:[106,120],timermgr0:59,timesync_event_introuter0:[59,64],timesync_event_router0:[32,36,45,50],timesync_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,164,168,171,174,176],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:17,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:17,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:16,tisci_msg_get_soc_uid:20,tisci_msg_key_writ:18,tisci_msg_lock_otp_row:16,tisci_msg_open_debug_fwl:20,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:19,tisci_msg_read_otp_mmr:16,tisci_msg_read_swrev:19,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sec_handov:23,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:17,tisci_msg_soft_lock_otp_write_glob:16,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:19,tisci_msg_write_otp_row:16,tisci_msg_write_swrev:19,topic:169,trace:[30,31],transfer:21,transmit:[13,21],transport:2,trigger:175,two:164,type:[42,56,70,86,101,117,131,146,160,170,174],uart0:[32,45,59,74,90,106,120,135,149],uart1:[32,45,59,74,90,106,120,135,149],uart2:[32,45,59,74,90,106,120,135,149],uart3:[32,45,59,106,120,135,149],uart4:[32,45,59,106,120,135,149],uart5:[32,45,59,106,120,135,149],uart6:[32,45,59,106,120,135,149],uart7:[106,120,135,149],uart8:[106,120,135,149],uart9:[106,120,135,149],uart:[31,174],udmap:13,ufs0:[120,149],uid:[20,21,174],unencrypt:173,unlock:[28,174],unpair:11,usag:[3,5,6,7,8,9,10,11,12,13,14,16,18,24,26,27,28,163,175],usb0:[32,45,59,106,120,135,149],usb1:[32,45,120],usb3ss0:[74,90],usb3ss1:[74,90],user:[167,169,174,176],valid:[9,10,12,13,26,27,174],valu:[163,165],variou:174,vdc_data_vbusm_32b_ref_mcu2wkup:[74,90],vdc_data_vbusm_32b_ref_wkup2mcu:[74,90],vdc_data_vbusm_64b_ref_main2mcu:[74,90],vdc_data_vbusm_64b_ref_mcu2main:[74,90],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[74,90],vdc_infra_vbusp_32b_ref_mcu2main_infra:[74,90],vdc_infra_vbusp_32b_ref_wkup2main_infra:[74,90],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[74,90],vdc_nav_psil_128b_ref_main2mcu:[74,90],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[74,90],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[74,90],version:22,via:[164,174],virtual:[36,50,64,80,95,111,125,140,154],vpac0:[32,120,135,149],vpac1:149,vpac_rsws_bw_limiter7:32,vpac_rsws_bw_limiter8:32,vpfe0:120,vtm0:59,vusr_dual0:[135,149],wait:14,what:167,which:167,wise:[32,45,59,74,90,106,120,135,149],without:[5,25],wkup_cbass0:[74,90],wkup_cbass_fw0:[74,90],wkup_ctrl_mmr0:[74,90],wkup_ddpa0:[106,120,135,149],wkup_deepsleep_sources0:[32,45],wkup_dmsc0:[74,90,106,120],wkup_dmsc0_cortex_m3_0:[74,90],wkup_ecc_aggr0:[74,90],wkup_esm0:[32,45,74,90,106,120,135,149],wkup_gpio0:[74,90,106,120,135,149],wkup_gpio1:[106,120,135,149],wkup_gpiomux_intrtr0:[74,80,90,95,106,111,120,125,135,140,149,154],wkup_gtc0:[32,45],wkup_hsm0:135,wkup_i2c0:[32,45,74,90,106,120,135,149],wkup_j7am_wakeup_16ff0:[135,149],wkup_mcu_gpiomux_introuter0:[32,36,45,50],wkup_pbist0:[32,45],wkup_pbist1:32,wkup_pllctrl0:[74,90],wkup_porz_sync0:[106,120,135,149],wkup_psc0:[32,45,74,90,106,120,135,149],wkup_rtcss0:[32,45],wkup_rti0:[32,45],wkup_sms0:[135,149],wkup_timer0:[32,45],wkup_timer1:[32,45],wkup_uart0:[32,45,74,90,106,120,135,149],wkup_vtm0:[32,45,74,90,106,120,135,149],wkup_wakeup0:106,wkupmcu2main_vd:[106,120,135,149],write:[11,16,19,166,167,171],writer:[18,170],x509:[22,170]}})