/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [24:0] _05_;
  wire [24:0] _06_;
  wire [25:0] _07_;
  reg [10:0] _08_;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [21:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_57z;
  wire celloutsig_0_63z;
  wire [12:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(celloutsig_0_52z[0] | _00_);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[12] | celloutsig_0_11z);
  assign celloutsig_0_19z = ~(celloutsig_0_4z | celloutsig_0_6z[1]);
  assign celloutsig_0_23z = ~(celloutsig_0_9z[1] | celloutsig_0_15z[4]);
  assign celloutsig_1_6z = ~celloutsig_1_5z;
  assign celloutsig_1_8z = ~((celloutsig_1_0z[2] | celloutsig_1_3z) & (in_data[152] | celloutsig_1_2z));
  assign celloutsig_0_25z = ~((celloutsig_0_8z | celloutsig_0_21z) & (celloutsig_0_11z | celloutsig_0_20z));
  assign celloutsig_1_17z = celloutsig_1_0z[1] | ~(celloutsig_1_16z[3]);
  assign celloutsig_0_75z = celloutsig_0_16z[0] | celloutsig_0_42z;
  assign celloutsig_1_2z = celloutsig_1_0z[4] | in_data[106];
  assign celloutsig_1_4z = in_data[143] ^ celloutsig_1_0z[0];
  assign celloutsig_1_19z = celloutsig_1_18z[5] ^ celloutsig_1_16z[0];
  assign celloutsig_0_63z = ~(celloutsig_0_57z[2] ^ celloutsig_0_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_0_21z = ~(celloutsig_0_20z ^ celloutsig_0_9z[7]);
  reg [3:0] _24_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= in_data[63:60];
  assign { _03_, _00_, _05_[2:1] } = _24_;
  reg [25:0] _25_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _25_ <= 26'h0000000;
    else _25_ <= in_data[76:51];
  assign { _07_[25:16], _02_, _07_[14:7], _01_, _07_[5:0] } = _25_;
  reg [24:0] _26_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 25'h0000000;
    else _26_ <= { celloutsig_0_9z[10:7], celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_29z, _03_, _00_, _05_[2:1], celloutsig_0_14z };
  assign { _04_, _06_[23:0] } = _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 11'h000;
    else _08_ <= { in_data[120:111], celloutsig_1_6z };
  assign celloutsig_0_35z = celloutsig_0_13z[6:3] == in_data[72:69];
  assign celloutsig_0_11z = { _07_[24:16], _02_, _07_[14], celloutsig_0_4z } == celloutsig_0_10z[12:1];
  assign celloutsig_0_38z = { celloutsig_0_16z[12:6], celloutsig_0_19z } === { celloutsig_0_1z[7:2], celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_0_4z = { in_data[27:25], _03_, _00_, _05_[2:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } === celloutsig_0_1z[13:4];
  assign celloutsig_0_41z = { celloutsig_0_27z[16:14], celloutsig_0_29z, celloutsig_0_25z } >= { celloutsig_0_10z[12], celloutsig_0_37z };
  assign celloutsig_1_15z = { in_data[173:165], celloutsig_1_4z } >= { celloutsig_1_1z[14:8], celloutsig_1_1z[16:15], celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[180:175], celloutsig_1_6z } <= { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_13z = { _08_[4:3], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } <= celloutsig_1_11z[7:3];
  assign celloutsig_0_42z = { celloutsig_0_9z[6], celloutsig_0_12z, celloutsig_0_41z, celloutsig_0_6z } && { celloutsig_0_36z, celloutsig_0_38z, celloutsig_0_15z };
  assign celloutsig_0_74z = { celloutsig_0_67z[8:6], celloutsig_0_20z } && { celloutsig_0_7z[3:1], celloutsig_0_63z };
  assign celloutsig_0_29z = celloutsig_0_20z & ~(in_data[67]);
  assign celloutsig_0_6z = { in_data[78:76], celloutsig_0_3z } * { _03_, _00_, _05_[2:1] };
  assign celloutsig_1_9z = { celloutsig_1_1z[13:12], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z } * { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = { _03_, _00_, _05_[2:1], celloutsig_0_6z, celloutsig_0_7z } * { in_data[21:12], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_5z = in_data[125:110] !== { celloutsig_1_1z[16:12], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_7z[2], celloutsig_0_3z, celloutsig_0_3z } !== _07_[5:3];
  assign celloutsig_0_14z = _07_[13:11] !== in_data[26:24];
  assign celloutsig_0_2z = { in_data[38], celloutsig_0_1z } !== in_data[19:4];
  assign celloutsig_0_67z = ~ { _06_[22:17], celloutsig_0_53z, celloutsig_0_57z };
  assign celloutsig_1_11z = ~ { celloutsig_1_1z[9:8], celloutsig_1_1z[16:11] };
  assign celloutsig_0_1z = ~ in_data[58:44];
  assign celloutsig_0_27z = ~ { celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_7z = { _03_, _00_, _05_[2:1] } | { _03_, _00_, _05_[2:1] };
  assign celloutsig_0_16z = celloutsig_0_1z[13:0] | { in_data[17:5], celloutsig_0_11z };
  assign celloutsig_0_3z = | in_data[71:56];
  assign celloutsig_0_43z = | { celloutsig_0_10z[10:4], celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_0_52z = { celloutsig_0_17z[4:3], celloutsig_0_21z } >> { _00_, _05_[2:1] };
  assign celloutsig_0_18z = { celloutsig_0_1z[9:6], celloutsig_0_4z } >> celloutsig_0_9z[5:1];
  assign celloutsig_0_15z = { celloutsig_0_9z[0], _03_, _00_, _05_[2:1] } <<< { _07_[17:16], _02_, _07_[14], celloutsig_0_11z };
  assign celloutsig_0_57z = celloutsig_0_16z[10:5] >>> { celloutsig_0_53z, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_1z[16], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_13z } >>> celloutsig_1_0z;
  assign celloutsig_0_10z = { _07_[17:16], _02_, _07_[14:7], _01_, _07_[5] } >>> { _07_[17:16], _02_, _07_[14:7], _01_, _07_[5] };
  assign celloutsig_0_17z = celloutsig_0_10z[6:2] >>> { celloutsig_0_6z[2:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[111:103] - in_data[161:153];
  assign celloutsig_1_16z = celloutsig_1_11z[5:2] - { in_data[181:180], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_9z[8:0] - { _07_[18:16], _02_, _07_[14:11], celloutsig_0_11z };
  assign celloutsig_0_30z = celloutsig_0_15z[4:2] - celloutsig_0_18z[2:0];
  assign celloutsig_0_37z = { celloutsig_0_9z[10:8], celloutsig_0_25z } ~^ { celloutsig_0_1z[11:9], celloutsig_0_3z };
  assign celloutsig_0_36z = ~((celloutsig_0_13z[7] & celloutsig_0_17z[0]) | celloutsig_0_19z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[16] & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_0_20z = ~((celloutsig_0_6z[0] & celloutsig_0_13z[5]) | celloutsig_0_14z);
  assign { celloutsig_1_1z[8], celloutsig_1_1z[16:9] } = ~ celloutsig_1_0z;
  assign { _05_[24:3], _05_[0] } = { celloutsig_0_9z[10:7], celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_29z, _03_, _00_, celloutsig_0_14z };
  assign _06_[24] = _04_;
  assign { _07_[15], _07_[6] } = { _02_, _01_ };
  assign celloutsig_1_1z[7:0] = celloutsig_1_1z[16:9];
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
