

================================================================
== Vivado HLS Report for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s'
================================================================
* Date:           Tue Nov  9 10:00:43 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution12
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.969 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      224|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      224|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_110_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_132_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_154_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_176_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_198_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_220_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_242_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_88_p2      |   icmp   |      0|  0|  13|          16|           1|
    |select_ln81_15_fu_120_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_16_fu_142_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_17_fu_164_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_18_fu_186_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_19_fu_208_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_20_fu_230_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_21_fu_252_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_fu_98_p3      |  select  |      0|  0|  15|           1|          15|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 224|         136|         128|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_5    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_6    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|ap_return_7    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                   data_0_V_read                  |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                   data_1_V_read                  |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                   data_2_V_read                  |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                   data_3_V_read                  |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                   data_4_V_read                  |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                   data_5_V_read                  |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                   data_6_V_read                  |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                   data_7_V_read                  |    scalar    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.96>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 2 'read' 'data_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 3 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 4 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 5 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 6 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 7 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 8 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:69]   --->   Operation 9 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str67)" [firmware/nnet_utils/nnet_activation.h:71]   --->   Operation 10 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [firmware/nnet_utils/nnet_activation.h:72]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str67, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:73]   --->   Operation 12 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%icmp_ln1494 = icmp sgt i16 %data_0_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 13 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i16 %data_0_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 14 'trunc' 'trunc_ln81' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.29ns)   --->   "%select_ln81 = select i1 %icmp_ln1494, i15 %trunc_ln81, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 15 'select' 'select_ln81' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i15 %select_ln81 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 16 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 17 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln81_15 = trunc i16 %data_1_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 18 'trunc' 'trunc_ln81_15' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%select_ln81_15 = select i1 %icmp_ln1494_1, i15 %trunc_ln81_15, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 19 'select' 'select_ln81_15' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i15 %select_ln81_15 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 20 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 21 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln81_16 = trunc i16 %data_2_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 22 'trunc' 'trunc_ln81_16' <Predicate = (icmp_ln1494_2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln81_16 = select i1 %icmp_ln1494_2, i15 %trunc_ln81_16, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 23 'select' 'select_ln81_16' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i15 %select_ln81_16 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 24 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 25 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln81_17 = trunc i16 %data_3_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 26 'trunc' 'trunc_ln81_17' <Predicate = (icmp_ln1494_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln81_17 = select i1 %icmp_ln1494_3, i15 %trunc_ln81_17, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 27 'select' 'select_ln81_17' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i15 %select_ln81_17 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 28 'zext' 'zext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 29 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln81_18 = trunc i16 %data_4_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 30 'trunc' 'trunc_ln81_18' <Predicate = (icmp_ln1494_4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.29ns)   --->   "%select_ln81_18 = select i1 %icmp_ln1494_4, i15 %trunc_ln81_18, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 31 'select' 'select_ln81_18' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i15 %select_ln81_18 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 32 'zext' 'zext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 33 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln81_19 = trunc i16 %data_5_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 34 'trunc' 'trunc_ln81_19' <Predicate = (icmp_ln1494_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%select_ln81_19 = select i1 %icmp_ln1494_5, i15 %trunc_ln81_19, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 35 'select' 'select_ln81_19' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i15 %select_ln81_19 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 36 'zext' 'zext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 37 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln81_20 = trunc i16 %data_6_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 38 'trunc' 'trunc_ln81_20' <Predicate = (icmp_ln1494_6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.29ns)   --->   "%select_ln81_20 = select i1 %icmp_ln1494_6, i15 %trunc_ln81_20, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 39 'select' 'select_ln81_20' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i15 %select_ln81_20 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 40 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_3, 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 41 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln81_21 = trunc i16 %data_7_V_read_3 to i15" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 42 'trunc' 'trunc_ln81_21' <Predicate = (icmp_ln1494_7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln81_21 = select i1 %icmp_ln1494_7, i15 %trunc_ln81_21, i15 0" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 43 'select' 'select_ln81_21' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i15 %select_ln81_21 to i16" [firmware/nnet_utils/nnet_activation.h:81]   --->   Operation 44 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %zext_ln81, 0" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 45 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %zext_ln81_1, 1" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 46 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %zext_ln81_2, 2" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 47 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %zext_ln81_3, 3" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 48 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %zext_ln81_4, 4" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 49 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %zext_ln81_5, 5" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 50 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %zext_ln81_6, 6" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 51 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %zext_ln81_7, 7" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 52 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:84]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_V_read_3   (read           ) [ 00]
data_6_V_read_3   (read           ) [ 00]
data_5_V_read_3   (read           ) [ 00]
data_4_V_read_3   (read           ) [ 00]
data_3_V_read_3   (read           ) [ 00]
data_2_V_read_3   (read           ) [ 00]
data_1_V_read_3   (read           ) [ 00]
data_0_V_read_3   (read           ) [ 00]
tmp               (specregionbegin) [ 00]
specpipeline_ln72 (specpipeline   ) [ 00]
empty             (specregionend  ) [ 00]
icmp_ln1494       (icmp           ) [ 01]
trunc_ln81        (trunc          ) [ 00]
select_ln81       (select         ) [ 00]
zext_ln81         (zext           ) [ 00]
icmp_ln1494_1     (icmp           ) [ 01]
trunc_ln81_15     (trunc          ) [ 00]
select_ln81_15    (select         ) [ 00]
zext_ln81_1       (zext           ) [ 00]
icmp_ln1494_2     (icmp           ) [ 01]
trunc_ln81_16     (trunc          ) [ 00]
select_ln81_16    (select         ) [ 00]
zext_ln81_2       (zext           ) [ 00]
icmp_ln1494_3     (icmp           ) [ 01]
trunc_ln81_17     (trunc          ) [ 00]
select_ln81_17    (select         ) [ 00]
zext_ln81_3       (zext           ) [ 00]
icmp_ln1494_4     (icmp           ) [ 01]
trunc_ln81_18     (trunc          ) [ 00]
select_ln81_18    (select         ) [ 00]
zext_ln81_4       (zext           ) [ 00]
icmp_ln1494_5     (icmp           ) [ 01]
trunc_ln81_19     (trunc          ) [ 00]
select_ln81_19    (select         ) [ 00]
zext_ln81_5       (zext           ) [ 00]
icmp_ln1494_6     (icmp           ) [ 01]
trunc_ln81_20     (trunc          ) [ 00]
select_ln81_20    (select         ) [ 00]
zext_ln81_6       (zext           ) [ 00]
icmp_ln1494_7     (icmp           ) [ 01]
trunc_ln81_21     (trunc          ) [ 00]
select_ln81_21    (select         ) [ 00]
zext_ln81_7       (zext           ) [ 00]
mrv               (insertvalue    ) [ 00]
mrv_1             (insertvalue    ) [ 00]
mrv_2             (insertvalue    ) [ 00]
mrv_3             (insertvalue    ) [ 00]
mrv_4             (insertvalue    ) [ 00]
mrv_5             (insertvalue    ) [ 00]
mrv_6             (insertvalue    ) [ 00]
mrv_7             (insertvalue    ) [ 00]
ret_ln84          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="data_7_V_read_3_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="data_6_V_read_3_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_5_V_read_3_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_4_V_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_3_V_read_3_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_3_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_1_V_read_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_0_V_read_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln1494_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln81_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln81_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln81_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln1494_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln81_15_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln81_15_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="15" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln81_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1494_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln81_16_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln81_16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="0" index="2" bw="15" slack="0"/>
<pin id="146" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_16/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln81_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln1494_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln81_17_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_17/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln81_17_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="15" slack="0"/>
<pin id="167" dir="0" index="2" bw="15" slack="0"/>
<pin id="168" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln81_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln1494_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln81_18_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_18/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln81_18_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="0"/>
<pin id="189" dir="0" index="2" bw="15" slack="0"/>
<pin id="190" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_18/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln81_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln1494_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln81_19_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_19/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln81_19_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="0" index="2" bw="15" slack="0"/>
<pin id="212" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_19/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln81_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1494_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln81_20_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_20/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln81_20_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="0"/>
<pin id="233" dir="0" index="2" bw="15" slack="0"/>
<pin id="234" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_20/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln81_6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_6/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln1494_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln81_21_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_21/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln81_21_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="15" slack="0"/>
<pin id="255" dir="0" index="2" bw="15" slack="0"/>
<pin id="256" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_21/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln81_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_7/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mrv_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="0"/>
<pin id="273" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="128" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="128" slack="0"/>
<pin id="290" dir="0" index="1" bw="15" slack="0"/>
<pin id="291" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="0"/>
<pin id="297" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="128" slack="0"/>
<pin id="302" dir="0" index="1" bw="15" slack="0"/>
<pin id="303" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="15" slack="0"/>
<pin id="309" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="88" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="76" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="76" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="110" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="64" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="64" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="154" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="58" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="58" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="52" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="198" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="46" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="46" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="220" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="40" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="40" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="242" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="106" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="128" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="150" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="172" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="194" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="216" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="238" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="260" pin="1"/><net_sink comp="306" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_0_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_1_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_2_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_3_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_4_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_5_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_6_V_read | {1 }
	Port: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2> : data_7_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		select_ln81 : 1
		zext_ln81 : 2
		select_ln81_15 : 1
		zext_ln81_1 : 2
		select_ln81_16 : 1
		zext_ln81_2 : 2
		select_ln81_17 : 1
		zext_ln81_3 : 2
		select_ln81_18 : 1
		zext_ln81_4 : 2
		select_ln81_19 : 1
		zext_ln81_5 : 2
		select_ln81_20 : 1
		zext_ln81_6 : 2
		select_ln81_21 : 1
		zext_ln81_7 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln84 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      select_ln81_fu_98     |    0    |    15   |
|          |    select_ln81_15_fu_120   |    0    |    15   |
|          |    select_ln81_16_fu_142   |    0    |    15   |
|  select  |    select_ln81_17_fu_164   |    0    |    15   |
|          |    select_ln81_18_fu_186   |    0    |    15   |
|          |    select_ln81_19_fu_208   |    0    |    15   |
|          |    select_ln81_20_fu_230   |    0    |    15   |
|          |    select_ln81_21_fu_252   |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln1494_fu_88     |    0    |    13   |
|          |    icmp_ln1494_1_fu_110    |    0    |    13   |
|          |    icmp_ln1494_2_fu_132    |    0    |    13   |
|   icmp   |    icmp_ln1494_3_fu_154    |    0    |    13   |
|          |    icmp_ln1494_4_fu_176    |    0    |    13   |
|          |    icmp_ln1494_5_fu_198    |    0    |    13   |
|          |    icmp_ln1494_6_fu_220    |    0    |    13   |
|          |    icmp_ln1494_7_fu_242    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          | data_7_V_read_3_read_fu_40 |    0    |    0    |
|          | data_6_V_read_3_read_fu_46 |    0    |    0    |
|          | data_5_V_read_3_read_fu_52 |    0    |    0    |
|   read   | data_4_V_read_3_read_fu_58 |    0    |    0    |
|          | data_3_V_read_3_read_fu_64 |    0    |    0    |
|          | data_2_V_read_3_read_fu_70 |    0    |    0    |
|          | data_1_V_read_3_read_fu_76 |    0    |    0    |
|          | data_0_V_read_3_read_fu_82 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln81_fu_94      |    0    |    0    |
|          |    trunc_ln81_15_fu_116    |    0    |    0    |
|          |    trunc_ln81_16_fu_138    |    0    |    0    |
|   trunc  |    trunc_ln81_17_fu_160    |    0    |    0    |
|          |    trunc_ln81_18_fu_182    |    0    |    0    |
|          |    trunc_ln81_19_fu_204    |    0    |    0    |
|          |    trunc_ln81_20_fu_226    |    0    |    0    |
|          |    trunc_ln81_21_fu_248    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln81_fu_106      |    0    |    0    |
|          |     zext_ln81_1_fu_128     |    0    |    0    |
|          |     zext_ln81_2_fu_150     |    0    |    0    |
|   zext   |     zext_ln81_3_fu_172     |    0    |    0    |
|          |     zext_ln81_4_fu_194     |    0    |    0    |
|          |     zext_ln81_5_fu_216     |    0    |    0    |
|          |     zext_ln81_6_fu_238     |    0    |    0    |
|          |     zext_ln81_7_fu_260     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_264         |    0    |    0    |
|          |        mrv_1_fu_270        |    0    |    0    |
|          |        mrv_2_fu_276        |    0    |    0    |
|insertvalue|        mrv_3_fu_282        |    0    |    0    |
|          |        mrv_4_fu_288        |    0    |    0    |
|          |        mrv_5_fu_294        |    0    |    0    |
|          |        mrv_6_fu_300        |    0    |    0    |
|          |        mrv_7_fu_306        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   224   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   224  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   224  |
+-----------+--------+--------+
