#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14ef05280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ef07280 .scope module, "static_memory_tb" "static_memory_tb" 3 1;
 .timescale 0 0;
P_0x14ef073f0 .param/l "NUM_CLAUSES" 0 3 3, +C4<00000000000000000000000001000000>;
P_0x14ef07430 .param/l "NUM_CLAUSES_PER_CYCLE" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x14ef07470 .param/l "NUM_VARS_PER_CLAUSE" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x14ef074b0 .param/l "VAR_ID_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
v0x14ef18170_0 .var "clk", 0 0;
v0x14ef18200_0 .net "output_memory_slice", 431 0, L_0x14ef184f0;  1 drivers
S_0x14ef07630 .scope module, "dut" "static_memory" 3 15, 4 1 0, S_0x14ef07280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 432 "output_memory_slice";
P_0x14ef077a0 .param/l "NUM_CLAUSES" 0 4 2, +C4<00000000000000000000000001000000>;
P_0x14ef077e0 .param/l "NUM_CLAUSES_PER_CYCLE" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x14ef07820 .param/l "NUM_ROWS" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x14ef07860 .param/l "NUM_VARS_PER_CLAUSE" 0 4 5, +C4<00000000000000000000000000000011>;
P_0x14ef078a0 .param/l "PTR_BITS" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x14ef078e0 .param/l "ROW_WIDTH" 1 4 18, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_0x14ef07920 .param/l "VAR_ID_BITS" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x14ef184f0 .functor BUFZ 432, L_0x14ef182b0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x14ef07c50_0 .net *"_ivl_0", 431 0, L_0x14ef182b0;  1 drivers
v0x14ef17d70_0 .net *"_ivl_2", 3 0, L_0x14ef18390;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ef17e10_0 .net *"_ivl_5", 1 0, L_0x140040010;  1 drivers
v0x14ef17ea0_0 .net "clk", 0 0, v0x14ef18170_0;  1 drivers
v0x14ef17f30 .array "memory", 0 3, 431 0;
v0x14ef18000_0 .net "output_memory_slice", 431 0, L_0x14ef184f0;  alias, 1 drivers
v0x14ef18090_0 .var "row_ptr", 1 0;
E_0x14ef07c10 .event posedge, v0x14ef17ea0_0;
L_0x14ef182b0 .array/port v0x14ef17f30, L_0x14ef18390;
L_0x14ef18390 .concat [ 2 2 0 0], v0x14ef18090_0, L_0x140040010;
    .scope S_0x14ef07630;
T_0 ;
    %wait E_0x14ef07c10;
    %load/vec4 v0x14ef18090_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14ef18090_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14ef07630;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14ef18090_0, 0, 2;
    %pushi/vec4 0, 0, 432;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef17f30, 4, 0;
    %pushi/vec4 2443359172, 0, 215;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 28036591, 0, 25;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef17f30, 4, 0;
    %pushi/vec4 4275878409, 0, 208;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %concati/vec4 4275878409, 0, 32;
    %concati/vec4 2271560481, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef17f30, 4, 0;
    %pushi/vec4 2863311530, 0, 213;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 2863311530, 0, 32;
    %concati/vec4 89478485, 0, 27;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ef17f30, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14ef07280;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef18170_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x14ef18170_0;
    %inv;
    %store/vec4 v0x14ef18170_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x14ef07280;
T_3 ;
    %delay 1, 0;
    %vpi_call/w 3 32 "$display", "Row | Output" {0 0 0};
    %vpi_call/w 3 33 "$display", "----|-------" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 3 37 "$display", " %0d  | %h", v0x14ef18090_0, v0x14ef18200_0 {0 0 0};
    %wait E_0x14ef07c10;
    %delay 1, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/static_memory_tb.sv";
    "modules/static_memory.sv";
