
5. Printing statistics.

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_a ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $eq                             4
     $ge                             2
     $le                             2
     $logic_and                     25
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_b ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $eq                             4
     $ge                             2
     $le                             2
     $logic_and                     25
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== generic_fifo_sc_c ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            5
     $eq                             4
     $ge                             2
     $le                             2
     $logic_and                     25
     $logic_not                      5
     $lt                             2
     $mux                           14
     $ne                             3
     $not                            1
     $or                             3
     $reduce_bool                    7
     $reduce_or                      1
     $sdffe                          9
     dual_port_ram                   1

=== mkPktMerge ===

   Number of wires:                 72
   Number of wire bits:           1592
   Number of public wires:          58
   Number of public wire bits:    1578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $logic_and                     14
     $logic_not                      7
     $logic_or                       4
     $mux                            5
     $sdffe                          3
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1

=== design hierarchy ===

   mkPktMerge                        1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1

   Number of wires:                408
   Number of wire bits:           5231
   Number of public wires:         196
   Number of public wire bits:    4971
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     $add                           15
     $eq                            12
     $ge                             6
     $le                             6
     $logic_and                     89
     $logic_not                     22
     $logic_or                       4
     $lt                             6
     $mux                           47
     $ne                             9
     $not                            3
     $or                             9
     $reduce_bool                   21
     $reduce_or                      3
     $sdffe                         30
     dual_port_ram                   3

