// Logic to reverse bit ordering
reg [99:0] out;
always reg @(*) 
  begin
    out = {in[99], in[98:0]};
  end
endmodule