
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _131_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003702    0.010710    0.005996    2.505996 v rst (in)
                                                         rst (net)
                      0.010713    0.000000    2.505996 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.017439    0.106061    0.136039    2.642035 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.106150    0.002045    2.644080 v fanout112/A (sky130_fd_sc_hd__buf_4)
    17    0.085618    0.115183    0.230609    2.874689 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.115231    0.002125    2.876814 v fanout111/A (sky130_fd_sc_hd__buf_2)
    11    0.042778    0.105568    0.223201    3.100015 v fanout111/X (sky130_fd_sc_hd__buf_2)
                                                         net111 (net)
                      0.105608    0.001743    3.101758 v fanout109/A (sky130_fd_sc_hd__buf_4)
    10    0.056081    0.080870    0.217095    3.318853 v fanout109/X (sky130_fd_sc_hd__buf_4)
                                                         net109 (net)
                      0.080898    0.001551    3.320404 v _106_/A (sky130_fd_sc_hd__inv_2)
     1    0.006993    0.044316    0.068453    3.388857 ^ _106_/Y (sky130_fd_sc_hd__inv_2)
                                                         _036_ (net)
                      0.044319    0.000380    3.389237 ^ _131_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.389237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.119656    0.537546    0.376458    5.376459 ^ clk (in)
                                                         clk (net)
                      0.537821    0.000000    5.376459 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.137100    0.154771    0.328626    5.705084 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.156942    0.014440    5.719524 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.057725    0.076818    0.191779    5.911304 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.077216    0.004312    5.915616 ^ _131_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.665616   clock uncertainty
                                  0.000000    5.665616   clock reconvergence pessimism
                                  0.240385    5.906000   library recovery time
                                              5.906000   data required time
---------------------------------------------------------------------------------------------
                                              5.906000   data required time
                                             -3.389237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.516763   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.119656    0.537546    0.376458    0.376458 ^ clk (in)
                                                         clk (net)
                      0.537821    0.000000    0.376458 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.137100    0.154771    0.328626    0.705084 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.156387    0.012515    0.717600 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.084128    0.101744    0.210325    0.927924 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.102586    0.007377    0.935301 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.030933    0.273328    0.508712    1.444013 ^ _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.273393    0.004114    1.448127 ^ output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000759    0.027011    0.105448    1.553575 ^ output63/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[5] (net)
                      0.027011    0.000022    1.553597 ^ sine_out[5] (out)
                                              1.553597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.553597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696403   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr1[0]                         0.045000    0.601354   -0.556354 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.572278   -0.527278 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.543325   -0.498325 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.487617   -0.447617 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.485796   -0.440796 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.458092   -0.413092 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.381889   -0.336889 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.319953   -0.274953 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.311169   -0.271169 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.297790   -0.252790 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.280696   -0.235696 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.271111   -0.231111 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.274975   -0.229975 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.259586   -0.214586 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.233535   -0.193535 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.232041   -0.192041 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.233092   -0.188092 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.220479   -0.180479 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.207446   -0.167446 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.201129   -0.161129 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.200985   -0.160985 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.199650   -0.159650 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.199592   -0.159592 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.199173   -0.159173 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.198962   -0.158962 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.196500   -0.156500 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.195084   -0.155084 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.191786   -0.151786 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.151940   -0.106940 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.136444   -0.091444 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.133136   -0.088136 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.113020   -0.068020 (VIOLATED)
_073_/A1                                0.750000    0.763711   -0.013711 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    0.763706   -0.013706 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    0.754898   -0.004898 (VIOLATED)
wire82/X                                0.750000    0.754877   -0.004877 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
fanout112/X                              10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout85/X                               10     15     -5 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
fanout111/X                              10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_113/HI
 mem_i1_114/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 36
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
