#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Apr 10 13:28:37 2016
# Process ID: 1472
# Current directory: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4600 K:\MostFrequentlyNeeded___2014\Education2011\2015_2016\SecondSemester\CR\AulasTeoricas\Aula8_11april2016\Projects2016\SW_or_Count\SW_or_Count.xpr
# Log file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/vivado.log
# Journal file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
Adding component instance block -- ua.pt:user:DC32:1.0 - DC32_0
Adding component instance block -- ua.pt:user:BinToBCD16:1.0 - BinToBCD16_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <BD_counter_display> from BD file <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd>
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:My_Conc:1.0 My_Conc_0
endgroup
set_property location {3 93 -321} [get_bd_cells My_Conc_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins My_Conc_0/in2]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:TopCounterN:1.0 TopCounterN_0
endgroup
set_property location {2 300 -95} [get_bd_cells TopCounterN_0]
connect_bd_net [get_bd_pins TopCounterN_0/data_out] [get_bd_pins My_Conc_0/in1]
connect_bd_net [get_bd_pins My_Conc_0/out32] [get_bd_pins DC32_0/data_in]
ipx::edit_ip_in_project -upgrade true -name TopCounterN_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/TopCounterN_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/topcountern_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 13:30:20 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/topcountern_v1_0_project/TopCounterN_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 13:30:52 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/topcountern_v1_0_project/TopCounterN_v1_0_project.runs/synth_1/runme.log
current_project SW_or_Count
connect_bd_net [get_bd_ports clk] [get_bd_pins TopCounterN_0/clk]
create_bd_port -dir I btnL
connect_bd_net [get_bd_ports btnL] [get_bd_pins TopCounterN_0/btnC]
set_property location {-85 -82} [get_bd_ports btnL]
regenerate_bd_layout
delete_bd_objs [get_bd_nets btnL_1]
connect_bd_net [get_bd_ports btnC] [get_bd_pins TopCounterN_0/btnC]
connect_bd_net [get_bd_ports btnL] [get_bd_pins My_Conc_0/sel]
save_bd_design
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_My_Conc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_My_Conc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BD_counter_display_My_Conc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_Conc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_TopCounterN_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_TopCounterN_0_0'...
ERROR: [IP_Flow 19-187] Failed to open file 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/ip/BD_counter_display_TopCounterN_0_0/synth/BD_counter_display_TopCounterN_0_0.vhd'.
INFO: [IP_Flow 19-3500] Reset failed 'Synthesis' target for IP 'BD_counter_display_TopCounterN_0_0'.
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'BD_counter_display_TopCounterN_0_0'. Failed to generate 'VHDL Synthesis Wrapper' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'BD_counter_display_TopCounterN_0_0'. Failed to generate 'VHDL Synthesis Wrapper' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block TopCounterN_0 
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.hwdef
[Sun Apr 10 13:32:29 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
[Sun Apr 10 13:32:29 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
ipx::edit_ip_in_project -upgrade true -name TopCounterN_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/TopCounterN_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
ERROR: [Ipptcl 7-561] A project named 'TopCounterN_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project TopCounterN_v1_0_project
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 13:34:12 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/topcountern_v1_0_project/TopCounterN_v1_0_project.runs/synth_1/runme.log
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
current_project SW_or_Count
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'
delete_bd_objs [get_bd_nets TopCounterN_0_data_out] [get_bd_cells TopCounterN_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:MyC:1.0 MyC_0
endgroup
set_property location {3 534 426} [get_bd_cells MyC_0]
connect_bd_net [get_bd_pins MyC_0/data_out] [get_bd_pins My_Conc_0/in1]
connect_bd_net [get_bd_ports clk] [get_bd_pins MyC_0/clk]
connect_bd_net [get_bd_ports btnC] [get_bd_pins MyC_0/btnC]
regenerate_bd_layout
save_bd_design
generate_target all [get_files  K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd]
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_Conc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MyC_0 .
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.hwdef
export_ip_user_files -of_objects [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd] -no_script -force -quiet
export_simulation -of_objects [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd] -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 13:36:33 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
[Sun Apr 10 13:36:33 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505166A
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
ipx::edit_ip_in_project -upgrade true -name MyC_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/MyC_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 14:06:45 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project/MyC_v1_0_project.runs/synth_1/runme.log
current_project TopCounterN_v1_0_project
current_project MyC_v1_0_project
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
current_project SW_or_Count
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 14:07:54 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd:1]
[Sun Apr 10 14:08:11 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 10 14:08:40 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
current_project MyC_v1_0_project
close_project
close_project
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 14:09:43 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
ipx::edit_ip_in_project -upgrade true -name MyC_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/MyC_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
close_project
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'
reset_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd:1]
[Sun Apr 10 14:12:39 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 10 14:13:09 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 14:14:11 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
ipx::edit_ip_in_project -upgrade true -name MyC_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/MyC_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 14:17:46 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project/MyC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/imports/FirstTrivial/Clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd" into library work [k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1/new/TopCounter32.vhd:1]
[Sun Apr 10 14:20:24 2016] Launched synth_1...
Run output will be captured here: k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project/MyC_v1_0_project.runs/synth_1/runme.log
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
close_project
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd:1]
[Sun Apr 10 14:21:20 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Apr 10 14:21:50 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 14:22:49 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
ipx::edit_ip_in_project -upgrade true -name MyC_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/MyC_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/myc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
current_project SW_or_Count
ipx::edit_ip_in_project -upgrade true -name BinToBCD16_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.tmp/BinToBCD16_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/BCD16bit/BCD16bit.srcs/sources_1/imports/6/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/sw_or_count/sw_or_count.tmp/bintobcd16_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
current_project SW_or_Count
delete_bd_objs [get_bd_nets MyC_0_data_out] [get_bd_cells MyC_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:MyC:1.0 MyC_0
endgroup
regenerate_bd_layout
set_property location {3 550 430} [get_bd_cells MyC_0]
connect_bd_net [get_bd_pins MyC_0/data_out] [get_bd_pins My_Conc_0/in1]
connect_bd_net [get_bd_ports clk] [get_bd_pins MyC_0/clk]
connect_bd_net [get_bd_ports btnC] [get_bd_pins MyC_0/btnC]
current_project MyC_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name MyC_v1_0_project -directory K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/MyC_v1_0_project k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/Counter32bit/Counter32bit.srcs/sources_1/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/myc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1 k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/counter32bit/counter32bit.srcs/sources_1'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
save_bd_design
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/MyC_0

VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_Conc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_MyC_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_MyC_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BD_counter_display_MyC_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MyC_0 .
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.hwdef
[Sun Apr 10 14:28:22 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
[Sun Apr 10 14:28:22 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

delete_bd_objs [get_bd_nets MyC_0_data_out] [get_bd_cells MyC_0]
set_property  ip_repo_paths  k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:MyC:1.0 MyC_0
endgroup
set_property location {3 564 471} [get_bd_cells MyC_0]
connect_bd_net [get_bd_pins MyC_0/data_out] [get_bd_pins My_Conc_0/in1]
connect_bd_net [get_bd_ports clk] [get_bd_pins MyC_0/clk]
connect_bd_net [get_bd_ports btnC] [get_bd_pins MyC_0/btnC]
save_bd_design
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_Conc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BD_counter_display_MyC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block MyC_0 .
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.hwdef
[Sun Apr 10 14:30:01 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/synth_1/runme.log
[Sun Apr 10 14:30:01 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/SW_or_Count/SW_or_Count.runs/impl_1/BD_counter_display_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
save_project_as BM K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM'
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property location {2 374 -121} [get_bd_cells dist_mem_gen_0]
startgroup
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {32} CONFIG.coefficient_file {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/coe_for_block.coe} CONFIG.default_data {7}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/coe_for_block.coe' provided. It will be converted relative to IP Instance files '../../../../../../../coe_for_block.coe'
endgroup
set_property -dict [list CONFIG.memory_type {rom}] [get_bd_cells dist_mem_gen_0]
delete_bd_objs [get_bd_nets MyC_0_data_out] [get_bd_cells MyC_0]
connect_bd_net [get_bd_pins My_Conc_0/in1] [get_bd_pins dist_mem_gen_0/spo]
delete_bd_objs [get_bd_nets btnL_1] [get_bd_nets xlconcat_0_dout] [get_bd_nets My_Conc_0_out32] [get_bd_nets dist_mem_gen_0_spo] [get_bd_cells My_Conc_0]
delete_bd_objs [get_bd_nets BinToBCD16_0_BCD0] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets btnC_1] [get_bd_nets sw_1] [get_bd_nets xlconstant_0_dout] [get_bd_cells BinToBCD16_0]
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_0]
set_property location {2 357 141} [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins DC32_0/data_in]
delete_bd_objs [get_bd_ports sw]
delete_bd_objs [get_bd_ports btnC]
delete_bd_objs [get_bd_ports btnL]
create_bd_port -dir I -from 3 -to 0 sw
set_property location {54 174} [get_bd_ports sw]
connect_bd_net [get_bd_ports sw] [get_bd_pins dist_mem_gen_0/a]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BD_counter_display_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BD_counter_display_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BD_counter_display_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BD_counter_display_dist_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hw_handoff/BD_counter_display_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display.hwdef
[Sun Apr 10 14:37:38 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/synth_1/runme.log
[Sun Apr 10 14:37:38 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/runme.log
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
make_wrapper -files [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd] -top
remove_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd] -top
add_files -norecurse K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd}
remove_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/BD_counter_display.bd
file delete -force K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.ip_user_files/bd/BD_counter_display K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.ip_user_files/sim_scripts/BD_counter_display
remove_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BD_counter_display/hdl/BD_counter_display_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 14:41:03 2016...
