<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::DMA::CCR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html">DMA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html">CCR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::DMA::CCR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ac408a11ecbb88cf111dd87dc01b1921d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ac408a11ecbb88cf111dd87dc01b1921d">EN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 0, 1 &gt;</td></tr>
<tr class="memdesc:ac408a11ecbb88cf111dd87dc01b1921d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable.  <a href="#ac408a11ecbb88cf111dd87dc01b1921d">More...</a><br /></td></tr>
<tr class="separator:ac408a11ecbb88cf111dd87dc01b1921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ff2132edf082322567d73b8d19bab5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a13ff2132edf082322567d73b8d19bab5">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 1, 1 &gt;</td></tr>
<tr class="memdesc:a13ff2132edf082322567d73b8d19bab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete interrupt enable.  <a href="#a13ff2132edf082322567d73b8d19bab5">More...</a><br /></td></tr>
<tr class="separator:a13ff2132edf082322567d73b8d19bab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24d1ee674d493130884c98a6489899f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ad24d1ee674d493130884c98a6489899f">HTIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 2, 1 &gt;</td></tr>
<tr class="memdesc:ad24d1ee674d493130884c98a6489899f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half Transfer interrupt enable.  <a href="#ad24d1ee674d493130884c98a6489899f">More...</a><br /></td></tr>
<tr class="separator:ad24d1ee674d493130884c98a6489899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07daf3d6298deb8c7e4a25ec82d4291"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ae07daf3d6298deb8c7e4a25ec82d4291">TEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 3, 1 &gt;</td></tr>
<tr class="memdesc:ae07daf3d6298deb8c7e4a25ec82d4291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer error interrupt enable.  <a href="#ae07daf3d6298deb8c7e4a25ec82d4291">More...</a><br /></td></tr>
<tr class="separator:ae07daf3d6298deb8c7e4a25ec82d4291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eed20df974cec1e533628c65604a27c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a8eed20df974cec1e533628c65604a27c">DIR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 4, 1 &gt;</td></tr>
<tr class="memdesc:a8eed20df974cec1e533628c65604a27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction.  <a href="#a8eed20df974cec1e533628c65604a27c">More...</a><br /></td></tr>
<tr class="separator:a8eed20df974cec1e533628c65604a27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff855f6afd864384bb4c062e2cbfc051"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aff855f6afd864384bb4c062e2cbfc051">CIRC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 5, 1 &gt;</td></tr>
<tr class="memdesc:aff855f6afd864384bb4c062e2cbfc051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular mode.  <a href="#aff855f6afd864384bb4c062e2cbfc051">More...</a><br /></td></tr>
<tr class="separator:aff855f6afd864384bb4c062e2cbfc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43ca308c329a7de8d51bbbe56e47a0a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aa43ca308c329a7de8d51bbbe56e47a0a">PINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 6, 1 &gt;</td></tr>
<tr class="memdesc:aa43ca308c329a7de8d51bbbe56e47a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral increment mode.  <a href="#aa43ca308c329a7de8d51bbbe56e47a0a">More...</a><br /></td></tr>
<tr class="separator:aa43ca308c329a7de8d51bbbe56e47a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab197d41c668f9f269e1d74c4f1e7e795"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ab197d41c668f9f269e1d74c4f1e7e795">MINC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 7, 1 &gt;</td></tr>
<tr class="memdesc:ab197d41c668f9f269e1d74c4f1e7e795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory increment mode.  <a href="#ab197d41c668f9f269e1d74c4f1e7e795">More...</a><br /></td></tr>
<tr class="separator:ab197d41c668f9f269e1d74c4f1e7e795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4805def367c640090c386ee9d38b2a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a4f4805def367c640090c386ee9d38b2a">PSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 8, 2 &gt;</td></tr>
<tr class="memdesc:a4f4805def367c640090c386ee9d38b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral size.  <a href="#a4f4805def367c640090c386ee9d38b2a">More...</a><br /></td></tr>
<tr class="separator:a4f4805def367c640090c386ee9d38b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7eb252cd8113f5c2f5dc5c498d35b12"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aa7eb252cd8113f5c2f5dc5c498d35b12">MSIZE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 10, 2 &gt;</td></tr>
<tr class="memdesc:aa7eb252cd8113f5c2f5dc5c498d35b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory size.  <a href="#aa7eb252cd8113f5c2f5dc5c498d35b12">More...</a><br /></td></tr>
<tr class="separator:aa7eb252cd8113f5c2f5dc5c498d35b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a517bc9a9a274931e76d1e54e6e0b76"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a5a517bc9a9a274931e76d1e54e6e0b76">PL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 12, 2 &gt;</td></tr>
<tr class="memdesc:a5a517bc9a9a274931e76d1e54e6e0b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Priority level.  <a href="#a5a517bc9a9a274931e76d1e54e6e0b76">More...</a><br /></td></tr>
<tr class="separator:a5a517bc9a9a274931e76d1e54e6e0b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fdaf4d2751196ed715506df49dca40"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a11fdaf4d2751196ed715506df49dca40">MEM2MEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 14, 1 &gt;</td></tr>
<tr class="memdesc:a11fdaf4d2751196ed715506df49dca40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory to memory mode.  <a href="#a11fdaf4d2751196ed715506df49dca40">More...</a><br /></td></tr>
<tr class="separator:a11fdaf4d2751196ed715506df49dca40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ac408a11ecbb88cf111dd87dc01b1921d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ac408a11ecbb88cf111dd87dc01b1921d">STM32LIB::reg::DMA::CCR1::EN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel enable. </p>

</div>
</div>
<a class="anchor" id="a13ff2132edf082322567d73b8d19bab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a13ff2132edf082322567d73b8d19bab5">STM32LIB::reg::DMA::CCR1::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ad24d1ee674d493130884c98a6489899f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ad24d1ee674d493130884c98a6489899f">STM32LIB::reg::DMA::CCR1::HTIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half Transfer interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ae07daf3d6298deb8c7e4a25ec82d4291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ae07daf3d6298deb8c7e4a25ec82d4291">STM32LIB::reg::DMA::CCR1::TEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer error interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a8eed20df974cec1e533628c65604a27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a8eed20df974cec1e533628c65604a27c">STM32LIB::reg::DMA::CCR1::DIR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction. </p>

</div>
</div>
<a class="anchor" id="aff855f6afd864384bb4c062e2cbfc051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aff855f6afd864384bb4c062e2cbfc051">STM32LIB::reg::DMA::CCR1::CIRC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular mode. </p>

</div>
</div>
<a class="anchor" id="aa43ca308c329a7de8d51bbbe56e47a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aa43ca308c329a7de8d51bbbe56e47a0a">STM32LIB::reg::DMA::CCR1::PINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral increment mode. </p>

</div>
</div>
<a class="anchor" id="ab197d41c668f9f269e1d74c4f1e7e795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#ab197d41c668f9f269e1d74c4f1e7e795">STM32LIB::reg::DMA::CCR1::MINC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory increment mode. </p>

</div>
</div>
<a class="anchor" id="a4f4805def367c640090c386ee9d38b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a4f4805def367c640090c386ee9d38b2a">STM32LIB::reg::DMA::CCR1::PSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral size. </p>

</div>
</div>
<a class="anchor" id="aa7eb252cd8113f5c2f5dc5c498d35b12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aa7eb252cd8113f5c2f5dc5c498d35b12">STM32LIB::reg::DMA::CCR1::MSIZE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 10, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory size. </p>

</div>
</div>
<a class="anchor" id="a5a517bc9a9a274931e76d1e54e6e0b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a5a517bc9a9a274931e76d1e54e6e0b76">STM32LIB::reg::DMA::CCR1::PL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Priority level. </p>

</div>
</div>
<a class="anchor" id="a11fdaf4d2751196ed715506df49dca40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a11fdaf4d2751196ed715506df49dca40">STM32LIB::reg::DMA::CCR1::MEM2MEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40020008, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory to memory mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:14 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
