<!doctype html>
<html>
	<head>
		<meta charset="utf-8">
		<meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no">

		<title>Lecture 4</title>

		<link rel="shortcut icon" type="image/x-icon" href="uu_logo/UU_logo_color-cropped.ico">

		<link rel="stylesheet" href="reveal.js/dist/reset.css">
		<link rel="stylesheet" href="reveal.js/dist/reveal.css">
		<link rel="stylesheet" href="reveal.js/dist/theme/black.css">

		<!-- Theme used for syntax highlighted code -->
		<link rel="stylesheet" href="atomic-one-dark.css">

		<!-- Custom css -->
		<link rel="stylesheet" href="style.css">
	</head>
	<body>
		<img class="logo" src="uu_logo/UU_logo_vit-cropped.svg">
		<div class="reveal">
			<div class="slides">

<!-- BEGIN SLIDES -->
<section data-background-image="images/background.jpg" data-background-opacity="0.4">
	<h1>Lecture 5</h1>
	<p>Paul Fiterau</p>
	<br/>
	<footer>Based on slides by Nikolaus Huber</footer>
</section>

<section data-background-image="images/memory.jpg" data-background-opacity="0.2">
	<h1>Memory Management</h1>
</section>


<section>
	<h3>Memory Architecture</h3>
	<ul>
		<li class="fragment fade-up">µCs often use a (variation of) Harvard architecture</li>
		<ul class="fragment fade-up">
			<li>Separate memory + buses for code (ROM) and data (RAM)</li>
			<li>Allows instructions (code) and data to be fetched simultaneously</li>
		</ul>
		<li class="fragment fade-up">Code is usually eXecuted In Place (XIP), not copied to RAM before execution</li>
		<ul class="fragment fade-up">
			<li>Saves writable memory</li>
		</ul>
		<li class="fragment fade-up">Some amount of RAM/ROM is integrated in the µC</li>
		<li class="fragment fade-up">Can be extended through external memory if needed</li>
		<li class="fragment fade-up">RP2040 actually relies on external ROM</li>
	</ul>
</section>

<!--<section>
	<h3>Memory Technologies</h3>
	<ul>
		<li>Random-Access Memory (RAM)</li>
		<li>Read-only Memory (ROM)</li>
		
	</ul>
</section> -->

<section>
	<h3>Read-only Memory (ROM)</h3>
	<ul>
		<li class="fragment fade-up">Non-volatile: preserves contents when power is off</li>
		<li class="fragment fade-up">Used to store code + constant data (e.g. lookup tables)</li>
		<!-- Tables for measuring unit conversion, etc.-->
		<li class="fragment fade-up">Unrestricted reading, usually difficult to write</li>
		<li class="fragment fade-up">Most common (today): Flash memory</li>
		<ul class="fragment fade-up">
			<li>Fast reads</li>
			<li>Slow writes, limited in number, "coarse"</li>
		</ul> 
		<li class="fragment fade-up">Other kinds do exist: PROM, UV-EPROM, EEPROM</li>
		<li class="fragment fade-up">Pico Board has 2MB Flash (external), RP2040 has on-chip 16kB ROM</li>
	</ul>
</section>

<section>
	<h3>Random-Access Memory (RAM)</h3>
	<ul>
		<li class="fragment fade-up">Volatile: losses contents when power is off</li>
		<li class="fragment fade-up">Used for data (e.g. stack, heap)</li>
		<li class="fragment fade-up">Unrestricted reading and writing</li>
		<li class="fragment fade-up">Two kinds in use today: SRAM, DRAM</li>
		<li class="fragment fade-up">SRAM: faster but larger and more expensive</li>
		<li class="fragment fade-up">DRAM: cheaper and denser, but needs to be refreshed</li>
		<ul class="fragment fade-up">
			<li>May cause unwanted variability in memory access times (wait or refresh...)</li>
		</ul>
		<li class="fragment fade-up">RP2040 has 265kB on-chip SRAM</li>
	</ul>
</section>


<section>
	<img src="images/rp2040.png" >
	<div class="citation">
		<div class="source">RP2040 Datasheet</div>
	</div>
</section>

<section>
	<h3>Address Map</h3>
	<ul>
		<li>Determines how addreses get mapped to hardware</li>
		<li class="fragment fade-up">Address space determined by processor address width</li>
		<ul>
			<li class="fragment fade-up">Cortex M0+ has 32 bit addresses => 2^32 address space (4GB)</li>
		</ul>
		<li class="fragment fade-up">RAM, ROM, peripheral registers, ... are mapped into different address regions</li>
		<li class="fragment fade-up">Details depend on the implementation of the chip</li>
	</ul>
</section>

<section>
	<h3>Address Map of ARM Cortex M0+</h3>
	<img src="images/CortexM3-memory_map.png" width="40%"
		height="40%">
	<ul class="fragment fade-up"><li>Check RP2040 Datasheet (Section 2.6) for specifics</li></ul>
</section>

<section>
	<h3>Read - Modify - Write</h3>
	<ul>
		<li class="fragment fade-up">We often want to set a single bit in a register</li>
		<li class="fragment fade-up">Typically, a CPU cannot write individual bits, only entire bytes or even words</li>
		<li class="fragment fade-up">If we want to set a single bit, we need to</li>
		<ul>
			<li class="fragment fade-up">Read the whole register</li>
			<li class="fragment fade-up">Modify one bit (i.e., do some logic operation)</li>
			<li class="fragment fade-up">Write the modified value back into the register</li>
		</ul>
		<li class="fragment fade-up"><emph>This is not atomic!</emph></li>
	</ul>
</section>

<section>
	<h3>Solution 1 - Bit-Banding</h3>
	<ul>
		<li class="fragment fade-up">Optional feature of ARM Cortex-M3 and M4 µCs</li>
		<li class="fragment fade-up">1MB of bit-band region is mapped to 32MB alias region</li>
		<ul>
			<li class="fragment fade-up">Each bit in bit-band region corresponds to a full word in alias region</li>
			<li class="fragment fade-up">We can set a single bit by writing a full word in the alias region</li>
			<li class="fragment fade-up">We can read a single bit by reading from the alias region</li>
		</ul>
		<li class="fragment fade-up">Used for example by STM32 chips</li>
		<li class="fragment fade-up">More info: <a href="https://developer.arm.com/documentation/ddi0439/b/Programmers-Model/Bit-banding">ARM Developer Manual</a></li>
	</ul>
</section>

<section>
	<h3>Solution 1 - Bit-Banding</h3>
	<img class="r-stretch" src="images/bit_band.png" width="100%" height="100%">
</section>

<section>
	<h3>Solution 2 - Bit Set and Clear Registers</h3>
	<ul>
		<li class="fragment fade-up">Used by RP2040</li>
		<li class="fragment fade-up">A register with multiple bit fields has dedicated SET and CLR registers</li>
		<li class="fragment fade-up">Writing a word to SET will set all bits in the main register that are set in the word</li>
		<li class="fragment fade-up">Writing a word to CLR will clear all bits in the main register that are set in the word</li>
		<li class="fragment fade-up">Main register might not even be visible/accessible!</li>

		<aside class="notes">
			Do example on Board:
			Main: 0b00001111
			Set:  0b00110000
			Res:  0b00111111 

			Main: 0b00111111 
			Clr:  0b00001001 
			Res:  0b00110110
		</aside>
	</ul>
</section>


<section>
	<h3>Examples of Bit Set and Clear Registers in RP20240</h3>
	<ul>
		<li>GPIO_OUT sets output level (1/0 → high/low) for GPIO0…29</li>
		<li class="fragment fade-up">GPIO_OUT_SET performs atomic bit-set on GPIO_OUT</li>
		<ul class="fragment fade-up">
			<li>Effectively: GPIO_OUT = GPIO_OUT | wdata</li>
		</ul>
		<li class="fragment fade-up">GPIO_OUT_CLR performs atomic bit-clear on GPIO_OUT</li>
		<ul class="fragment fade-up">
			<li>Effectively: GPIO_OUT = GPIO_OUT = GPIO_OUT & ~wdata</li>
		</ul>
		<li class="fragment fade-up">Check RP2040 Datasheet (p. 46) for specifics</li>
	</ul>
</section>

<section>
	<h3>Ways to manage memory</h3>
	<ul>
		<li class="fragment fade-up">At compile time (statically)</li>
		<li class="fragment fade-up">At runtime (dynamically)</li>
	</ul>
</section>


<section>
	<h3>Management at compile time</h3>
	<img class="r-stretch" src="images/prog_to_mem_init.png" width="100%" height="100%">
</section>

<section>
	<h3>Management at compile time</h3>
	<img class="r-stretch" src="images/prog_to_mem_full.png" width="100%" height="100%">
</section>

<section>
	<h3>Management at compile time</h3>
	<ul>
		<li>Compiler/Linker creates sections for different kinds of data/code</li>
		<ul>
			<li>Code (.text)</li>
			<li>Read-only data (.rodata)</li>
			<li>Read-write data (.data)</li>
			<li>Zero-initialized read-write data (.bss)</li>
		</ul>
		<li>More sections possible, depends on implementation and compiler/linker</li>
		<li>Code/data is flashed to µC, RAM is initialized during start-up</li>
	</ul>
</section>

<section>
	<h3>Management at compile time</h3>
	<ul>
		<li class="fragment fade-up">Mapping of data to sections can be automatic (static, const) or explicit (compiler specific, gcc: #pragma)</li>
		<li class="fragment fade-up">Layout of sections in memory can be chosen in linker script</li>
		<li class="fragment fade-up">Examples (assume global variables)</li>
		<ul>
			<li class="fragment fade-up">char rwData[100]; => .bss, RAM</li>
			<li class="fragment fade-up">char raData[3] = {1, 2, 3}; => .data, RAM</li>
			<li class="fragment fade-up">const char roData[3] = {1, 2, 3}; => .rodata/.constdata, ROM</li>
		</ul>
	</ul>
</section>

<section data-background-image="images/code.jpg" data-background-opacity="0.4">
	<h1>Example - ELF and 
		<a href="https://github.com/raspberrypi/pico-sdk/blob/master/src/rp2_common/pico_crt0/rp2040/memmap_default.ld">Linker File</a></h1>

	<aside class="notes">
		run command
			arm-none-eabi-objdump -h blinky.elf
		to show sections
	</aside>
</section>

<section>
	<h3>Dynamic memory management</h3>
	<ul>
		<li class="fragment fade-up">Manual management: malloc( ), free( )</li>
		<li class="fragment fade-up">More flexible, might be necessary in some cases</li>
		<li class="fragment fade-up">Can cause various problems</li>
		<ul>
			<li class="fragment fade-up">Possibly insufficient memory during runtime</li>
			<li class="fragment fade-up">Memory leaks (did you free?)</li>
			<li class="fragment fade-up">Fragmentation</li>
			<li class="fragment fade-up">Implementation of malloc and free can be of substantial size</li>
			<li class="fragment fade-up">Are malloc and free reentrant functions?</li>
		</ul>
	</ul>
</section>

<section>
	<h3>Malloc and free</h3>
	<ul>
		<li>Often implemented by the (RT)OS</li>
		<ul>
			<li>FreeRTOS</li>
			<ul>
				<li>Heap_1: only malloc, no free</li>
				<li>Heap_2: malloc + free</li>
				<li>Heap_3: malloc + free, both thread-safe</li>
				<li>Heap_4: same as Heap_3, but tries to avoid fragmentation</li>
			</ul>
			<li>Zephyr</li>
			<ul>
				<li>Heaps can be created with K_HEAP_DEFINE</li>
				<li>Can use k_heap_alloc and k_heap_free</li>
				<li>Use of libc malloc and free is discouraged</li>
				<li>For more info look into the <a href="https://docs.zephyrproject.org/apidoc/latest/group__heap__apis.html">documentation</a>!</li>
			</ul>
		</ul>
	</ul>
</section>

<section>
	<h3>Memory anagement best practice</h3>
	<ul>
		<li class="fragment fade-up">Allocate all required memory at compile time</li>
		<li class="fragment fade-up">Sometimes enforced by coding standards</li>
		<div class ="fragment fade-up citation">
			<div class="cite">Dir 4.12 Dynamic memory allocation shall not be used</div>
			<div class="source">
				MISRA C:2012
			</div>
		</div>
		<li class="fragment fade-up">Little risk of runtime errors due to memory management problems</li>
		<li class="fragment fade-up">If dynamic allocation is unavoidable, do it only at start-up</li>
	</ul>
</section>

<section>
	<h3>Recursive Factorial - Problems?</h3>

	<pre class="C"><code data-trim data-noescape>
		#include <zephyr/kernel.h>
		#define STACK_SIZE  100 

		int factorial(int i) {
			if (i == 1) {
				return 1;	
			} else {
				return i * factorial(i-1);
			}
		}

		...
	</code></pre>
</section>

<section>
	<h3>Task stack overflow detection</h3>
	<ul>
		<li class="fragment fade-up">Canaries</li>
		<ul>
			<li class="fragment fade-up">Initially write some known data/pattern to the end of the stack</li>
			<li class="fragment fade-up">Periodically check wether that data is still there</li>
		</ul>
		<li class="fragment fade-up">In Zephyr => CONFIG_STACK_SENTINEL, gets checked at</li>
		<ul class="fragment fade-up">
			<li>Context switch</li>
			<li>Hardware interrupts</li>
			<li>Thread returns from entry point</li>
			<li>k_yield</li>
		</ul>
		<li class="fragment fade-up">In Zephyr only used when there is no MPU</li>
	</ul>
</section>

<section>
	<h3>Memory protection unit</h3>
	<ul>
		<li class="fragment fade-up">Can define access rules (e.g., privileged only vs full) for different memory regions</li>
		<li class="fragment fade-up">When an access rule is violated => fault exception</li>
		<li class="fragment fade-up">MPU can be used to, e.g.:</li>
		<ul>
			<li class="fragment fade-up">prevent tasks from corrupting stack/memory of other tasks and OS</li>
			<li class="fragment fade-up">set certain memory regions read-only to prevent accidentally erasing configuration data</li>
			<li class="fragment fade-up">prevent unpriviledged tasks from accessing peripherals</li>
		</ul>
		<li class="fragment fade-up">More info: <a href="https://developer.arm.com/documentation/ddi0439/b/Memory-Protection-Unit?lang=en">ARM Developer Manual</a></li>
	</ul>
</section>

<!--

<section>
	<h3>Processor modes</h3>
	<ul>
		<li class="fragment fade-up">ARM processor has multiple processor modes</li>
		<ul>
			<li class="fragment fade-up">Thread mode</li>
			<ul>
				<li class="fragment fade-up">For executing applications</li>
				<li class="fragment fade-up">SW can be executed as privileged or unpriviledged</li>
			</ul>
			<li class="fragment fade-up">Handler mode</li>
			<ul>
				<li class="fragment fade-up">Entered as a result of an exception, always in privileged</li>
				<li class="fragment fade-up">Processor returns to Thread mode when it has finished exception handling</li>
			</ul>
		</ul>
	</ul>
</section>

<section>
	<h3>Software execution modes</h3>
	<ul>
		<li class="fragment fade-up">Unpriviledged mode</li>
		<ul>
			<li class="fragment fade-up">Limited access to instructions (cannot change processor state for example)</li>
			<li class="fragment fade-up">Cannot access the sytem timer, NVIC, or system control registers</li>
			<li class="fragment fade-up">Might have restricted access to memory or peripherals</li>
		</ul>
		<li class="fragment fade-up">Privileged mode</li>
		<ul>
			<li class="fragment fade-up">Software can use all instructions and has access to all resources</li>
		</ul>
		<li class="fragment fade-up">Unpriviledged SW usually requests OS services by issuing a software interrupt => change to handler mode</li>
	</ul>
</section>

<section data-background-color="white">
	<h3>ARM Operation Modes</h3>
	<img class="r-stretch" src="images/arm_modes.drawio.svg">
	<div class="citation" style="color:white">
		<div class="source">Adapted from: The Definite Guide to ARM Cortex-M3 and Cortex-M4 Processors, Joseph Yiu, 3rd Edition</div>
	</div>
</section>
-->

<section>
	<h1>Thanks for today!</h1>
</section>

<!-- END SLIDES -->
</div>
</div>
		<script src="reveal.js/dist/reveal.js"></script>
		<script src="reveal.js/plugin/notes/notes.js"></script>
		<script src="reveal.js/plugin/markdown/markdown.js"></script>
		<script src="reveal.js/plugin/highlight/highlight.js"></script>
		<script src="reveal.js/plugin/math/math.js"></script>
		<script>
			// More info about initialization & config:
			// - https://revealjs.com/initialization/
			// - https://revealjs.com/config/
			Reveal.initialize({
				hash: true,
				controlsTutorial: false,
				transition: 'fade', 
				slideNumber: 'c', 
				pdfSeparateFragments: false, 
				navigationMode: 'linear', 
				// Learn about plugins: https://revealjs.com/plugins/
				plugins: [ RevealMath.KaTeX, RevealMarkdown, RevealHighlight, RevealNotes ]
			});
		</script>
	</body>
</html>
