/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_23z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire [39:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[175] ? in_data[163] : in_data[172]);
  assign celloutsig_1_2z = !(in_data[98] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_0_11z = !(celloutsig_0_7z ? _00_ : celloutsig_0_0z);
  assign celloutsig_0_20z = !(celloutsig_0_5z[3] ? celloutsig_0_15z[1] : celloutsig_0_5z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[108]) & in_data[116]);
  assign celloutsig_0_10z = ~((_01_ | celloutsig_0_7z) & celloutsig_0_5z[7]);
  assign celloutsig_1_3z = in_data[169] | ~(celloutsig_1_0z);
  assign celloutsig_0_8z = celloutsig_0_3z ^ celloutsig_0_6z[0];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[90];
  assign celloutsig_0_45z = ~(celloutsig_0_23z[14] ^ celloutsig_0_18z[2]);
  assign celloutsig_1_0z = ~(in_data[173] ^ in_data[113]);
  reg [8:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 9'h000;
    else _14_ <= { in_data[65:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[8:5], _00_, _02_[3:1], _01_ } = _14_;
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z } & { celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = in_data[56:47] & { celloutsig_0_12z, _02_[8:5], _00_, _02_[3:1], _01_ };
  assign celloutsig_0_23z = { in_data[53:49], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z } & { in_data[19:10], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_12z = { in_data[94:88], celloutsig_0_3z } == { in_data[41:36], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[80:68], celloutsig_0_0z } === { _02_[7:5], _00_, _02_[8:5], _00_, _02_[3:1], _01_, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_41z } > in_data[85:83];
  assign celloutsig_0_21z = { celloutsig_0_18z[11:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_20z } > { _02_[7:5], _00_, _02_[3:1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z } <= { in_data[125:119], celloutsig_1_2z };
  assign celloutsig_0_7z = { _02_[6:5], _00_, _02_[3], celloutsig_0_6z, _02_[8:5], _00_, _02_[3:1], _01_ } <= { in_data[36:31], _02_[8:5], _00_, _02_[3:1], _01_, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[31] & ~(in_data[52]);
  assign celloutsig_1_14z = celloutsig_1_3z & ~(celloutsig_1_8z[1]);
  assign celloutsig_0_9z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_1_16z = - { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_41z = { celloutsig_0_5z[8:3], celloutsig_0_1z, celloutsig_0_7z } !== { celloutsig_0_5z[5:1], celloutsig_0_6z };
  assign celloutsig_1_8z = ~ { celloutsig_1_7z[3:2], celloutsig_1_4z };
  assign celloutsig_1_9z = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~ { celloutsig_1_11z[14:8], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_18z = ~ { celloutsig_1_16z[29], celloutsig_1_8z };
  assign celloutsig_0_18z = ~ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_3z & _02_[5];
  assign celloutsig_1_6z = ^ { in_data[102:97], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_15z = _02_[8:6] << { celloutsig_0_6z[2:1], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_2z } >>> { in_data[136:127], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_6z = { _02_[2:1], celloutsig_0_3z } >>> celloutsig_0_5z[4:2];
  assign celloutsig_0_14z = celloutsig_0_13z[8:5] >>> { celloutsig_0_5z[6:4], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[18:10] ~^ { _02_[8:5], _00_, _02_[3:2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_15z[11], celloutsig_1_8z } ~^ { celloutsig_1_18z[3:2], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_3z = ~((_02_[6] & celloutsig_0_0z) | (_02_[1] & celloutsig_0_0z));
  assign { _02_[4], _02_[0] } = { _00_, _01_ };
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
