//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	floyd_warshall_init
// _ZZ24floyd_warshall_iterationE9s_dist_ik has been demoted
// _ZZ24floyd_warshall_iterationE9s_dist_kj has been demoted
// _ZZ27calculate_coupling_strengthE10shared_sum has been demoted
// _ZZ27calculate_coupling_strengthE12shared_count has been demoted

.visible .entry floyd_warshall_init(
	.param .u64 .ptr .align 1 floyd_warshall_init_param_0,
	.param .u64 .ptr .align 1 floyd_warshall_init_param_1,
	.param .u64 .ptr .align 1 floyd_warshall_init_param_2,
	.param .u32 floyd_warshall_init_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<18>;

	ld.param.b64 	%rd3, [floyd_warshall_init_param_0];
	ld.param.b64 	%rd4, [floyd_warshall_init_param_1];
	ld.param.b64 	%rd5, [floyd_warshall_init_param_2];
	ld.param.b32 	%r5, [floyd_warshall_init_param_3];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %ntid.y;
	mov.u32 	%r8, %tid.y;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r2, %r9, %r10, %r11;
	max.s32 	%r12, %r1, %r2;
	setp.ge.s32 	%p1, %r12, %r5;
	@%p1 bra 	$L__BB0_6;
	mad.lo.s32 	%r3, %r5, %r1, %r2;
	setp.ne.s32 	%p2, %r1, %r2;
	@%p2 bra 	$L__BB0_3;
	mul.wide.s32 	%rd15, %r3, 4;
	add.s64 	%rd16, %rd2, %rd15;
	st.global.b32 	[%rd16], 0;
	add.s64 	%rd17, %rd1, %rd15;
	st.global.b32 	[%rd17], %r1;
	bra.uni 	$L__BB0_6;
$L__BB0_3:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r3, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.b32 	%r4, [%rd8];
	setp.leu.ftz.f32 	%p3, %r4, 0f2EDBE6FF;
	@%p3 bra 	$L__BB0_5;
	rcp.approx.ftz.f32 	%r13, %r4;
	add.s64 	%rd13, %rd2, %rd7;
	st.global.b32 	[%rd13], %r13;
	add.s64 	%rd14, %rd1, %rd7;
	st.global.b32 	[%rd14], %r2;
	bra.uni 	$L__BB0_6;
$L__BB0_5:
	add.s64 	%rd10, %rd2, %rd7;
	st.global.b32 	[%rd10], 1900671690;
	add.s64 	%rd11, %rd1, %rd7;
	st.global.b32 	[%rd11], -1;
$L__BB0_6:
	ret;

}
	// .globl	floyd_warshall_iteration
.visible .entry floyd_warshall_iteration(
	.param .u64 .ptr .align 1 floyd_warshall_iteration_param_0,
	.param .u64 .ptr .align 1 floyd_warshall_iteration_param_1,
	.param .u32 floyd_warshall_iteration_param_2,
	.param .u32 floyd_warshall_iteration_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<15>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24floyd_warshall_iterationE9s_dist_ik[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ24floyd_warshall_iterationE9s_dist_kj[1024];
	ld.param.b64 	%rd4, [floyd_warshall_iteration_param_0];
	ld.param.b64 	%rd5, [floyd_warshall_iteration_param_1];
	ld.param.b32 	%r11, [floyd_warshall_iteration_param_2];
	ld.param.b32 	%r12, [floyd_warshall_iteration_param_3];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r13, %ctaid.y;
	shl.b32 	%r14, %r13, 4;
	mov.u32 	%r1, %tid.y;
	add.s32 	%r2, %r14, %r1;
	mov.u32 	%r15, %ctaid.x;
	shl.b32 	%r16, %r15, 4;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r16, %r3;
	shl.b32 	%r17, %r1, 6;
	mov.b32 	%r18, _ZZ24floyd_warshall_iterationE9s_dist_ik;
	add.s32 	%r5, %r18, %r17;
	max.s32 	%r19, %r2, %r11;
	setp.ge.s32 	%p1, %r19, %r12;
	@%p1 bra 	$L__BB1_2;
	mad.lo.s32 	%r23, %r12, %r2, %r11;
	mul.wide.s32 	%rd6, %r23, 4;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.b32 	%r24, [%rd7];
	shl.b32 	%r25, %r3, 2;
	and.b32 	%r26, %r25, 60;
	add.s32 	%r27, %r5, %r26;
	st.shared.b32 	[%r27], %r24;
	bra.uni 	$L__BB1_3;
$L__BB1_2:
	shl.b32 	%r20, %r3, 2;
	and.b32 	%r21, %r20, 60;
	add.s32 	%r22, %r5, %r21;
	st.shared.b32 	[%r22], 1900671690;
$L__BB1_3:
	max.s32 	%r28, %r11, %r4;
	setp.ge.s32 	%p2, %r28, %r12;
	@%p2 bra 	$L__BB1_5;
	mad.lo.s32 	%r35, %r12, %r11, %r4;
	mul.wide.s32 	%rd8, %r35, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.b32 	%r36, [%rd9];
	and.b32 	%r38, %r17, 960;
	mov.b32 	%r39, _ZZ24floyd_warshall_iterationE9s_dist_kj;
	add.s32 	%r40, %r39, %r38;
	shl.b32 	%r41, %r3, 2;
	add.s32 	%r42, %r40, %r41;
	st.shared.b32 	[%r42], %r36;
	bra.uni 	$L__BB1_6;
$L__BB1_5:
	and.b32 	%r30, %r17, 960;
	mov.b32 	%r31, _ZZ24floyd_warshall_iterationE9s_dist_kj;
	add.s32 	%r32, %r31, %r30;
	shl.b32 	%r33, %r3, 2;
	add.s32 	%r34, %r32, %r33;
	st.shared.b32 	[%r34], 1900671690;
$L__BB1_6:
	bar.sync 	0;
	max.s32 	%r43, %r2, %r4;
	setp.ge.s32 	%p3, %r43, %r12;
	@%p3 bra 	$L__BB1_11;
	mul.lo.s32 	%r6, %r12, %r2;
	add.s32 	%r7, %r6, %r4;
	ld.shared.b32 	%r44, [%r5];
	shl.b32 	%r45, %r3, 2;
	mov.b32 	%r46, _ZZ24floyd_warshall_iterationE9s_dist_kj;
	add.s32 	%r47, %r46, %r45;
	ld.shared.b32 	%r48, [%r47];
	add.ftz.f32 	%r8, %r44, %r48;
	mul.wide.s32 	%rd10, %r7, 4;
	add.s64 	%rd3, %rd2, %rd10;
	ld.global.b32 	%r49, [%rd3];
	setp.geu.ftz.f32 	%p4, %r8, %r49;
	@%p4 bra 	$L__BB1_11;
	setp.ge.s32 	%p5, %r11, %r12;
	st.global.b32 	[%rd3], %r8;
	mov.b32 	%r52, -1;
	@%p5 bra 	$L__BB1_10;
	add.s32 	%r51, %r6, %r11;
	mul.wide.s32 	%rd11, %r51, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.b32 	%r52, [%rd12];
$L__BB1_10:
	add.s64 	%rd14, %rd1, %rd10;
	st.global.b32 	[%rd14], %r52;
$L__BB1_11:
	ret;

}
	// .globl	floyd_warshall_blocked
.visible .entry floyd_warshall_blocked(
	.param .u64 .ptr .align 1 floyd_warshall_blocked_param_0,
	.param .u64 .ptr .align 1 floyd_warshall_blocked_param_1,
	.param .u32 floyd_warshall_blocked_param_2,
	.param .u32 floyd_warshall_blocked_param_3,
	.param .u32 floyd_warshall_blocked_param_4
)
{
	.reg .pred 	%p<26>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<43>;

	ld.param.b64 	%rd24, [floyd_warshall_blocked_param_0];
	ld.param.b64 	%rd25, [floyd_warshall_blocked_param_1];
	ld.param.b32 	%r184, [floyd_warshall_blocked_param_2];
	ld.param.b32 	%r102, [floyd_warshall_blocked_param_3];
	ld.param.b32 	%r103, [floyd_warshall_blocked_param_4];
	cvta.to.global.u64 	%rd1, %rd25;
	cvta.to.global.u64 	%rd2, %rd24;
	mov.u32 	%r104, %ctaid.y;
	mov.u32 	%r105, %ntid.y;
	mov.u32 	%r106, %tid.y;
	mad.lo.s32 	%r1, %r104, %r105, %r106;
	mov.u32 	%r107, %ctaid.x;
	mov.u32 	%r108, %ntid.x;
	mov.u32 	%r109, %tid.x;
	mad.lo.s32 	%r2, %r107, %r108, %r109;
	max.s32 	%r110, %r1, %r2;
	setp.ge.s32 	%p1, %r110, %r103;
	@%p1 bra 	$L__BB2_43;
	mul.lo.s32 	%r3, %r103, %r1;
	add.s32 	%r111, %r3, %r2;
	mul.wide.s32 	%rd26, %r111, 4;
	add.s64 	%rd3, %rd2, %rd26;
	ld.global.b32 	%r166, [%rd3];
	add.s64 	%rd4, %rd1, %rd26;
	ld.global.b32 	%r167, [%rd4];
	min.s32 	%r112, %r102, %r103;
	setp.le.s32 	%p2, %r112, %r184;
	@%p2 bra 	$L__BB2_42;
	add.s32 	%r116, %r184, 1;
	max.s32 	%r117, %r112, %r116;
	sub.s32 	%r6, %r117, %r184;
	and.b32 	%r7, %r6, 7;
	sub.s32 	%r118, %r184, %r117;
	setp.gt.u32 	%p3, %r118, -8;
	@%p3 bra 	$L__BB2_21;
	mad.lo.s32 	%r162, %r103, %r184, %r2;
	shl.b32 	%r9, %r103, 3;
	add.s32 	%r161, %r184, %r3;
	and.b32 	%r119, %r6, -8;
	neg.s32 	%r160, %r119;
	mul.wide.s32 	%rd8, %r103, 4;
$L__BB2_4:
	.pragma "nounroll";
	mul.wide.s32 	%rd27, %r161, 4;
	add.s64 	%rd5, %rd2, %rd27;
	ld.global.b32 	%r120, [%rd5];
	mul.wide.s32 	%rd28, %r162, 4;
	add.s64 	%rd6, %rd2, %rd28;
	ld.global.b32 	%r121, [%rd6];
	add.ftz.f32 	%r18, %r120, %r121;
	setp.geu.ftz.f32 	%p4, %r18, %r166;
	add.s64 	%rd7, %rd1, %rd27;
	@%p4 bra 	$L__BB2_6;
	ld.global.b32 	%r167, [%rd7];
	mov.b32 	%r166, %r18;
$L__BB2_6:
	ld.global.b32 	%r122, [%rd5+4];
	add.s64 	%rd9, %rd6, %rd8;
	ld.global.b32 	%r123, [%rd9];
	add.ftz.f32 	%r22, %r122, %r123;
	setp.geu.ftz.f32 	%p5, %r22, %r166;
	@%p5 bra 	$L__BB2_8;
	ld.global.b32 	%r167, [%rd7+4];
	mov.b32 	%r166, %r22;
$L__BB2_8:
	ld.global.b32 	%r124, [%rd5+8];
	add.s64 	%rd10, %rd9, %rd8;
	ld.global.b32 	%r125, [%rd10];
	add.ftz.f32 	%r26, %r124, %r125;
	setp.geu.ftz.f32 	%p6, %r26, %r166;
	@%p6 bra 	$L__BB2_10;
	ld.global.b32 	%r167, [%rd7+8];
	mov.b32 	%r166, %r26;
$L__BB2_10:
	ld.global.b32 	%r126, [%rd5+12];
	add.s64 	%rd11, %rd10, %rd8;
	ld.global.b32 	%r127, [%rd11];
	add.ftz.f32 	%r30, %r126, %r127;
	setp.geu.ftz.f32 	%p7, %r30, %r166;
	@%p7 bra 	$L__BB2_12;
	ld.global.b32 	%r167, [%rd7+12];
	mov.b32 	%r166, %r30;
$L__BB2_12:
	ld.global.b32 	%r128, [%rd5+16];
	add.s64 	%rd12, %rd11, %rd8;
	ld.global.b32 	%r129, [%rd12];
	add.ftz.f32 	%r34, %r128, %r129;
	setp.geu.ftz.f32 	%p8, %r34, %r166;
	@%p8 bra 	$L__BB2_14;
	ld.global.b32 	%r167, [%rd7+16];
	mov.b32 	%r166, %r34;
$L__BB2_14:
	ld.global.b32 	%r130, [%rd5+20];
	add.s64 	%rd13, %rd12, %rd8;
	ld.global.b32 	%r131, [%rd13];
	add.ftz.f32 	%r38, %r130, %r131;
	setp.geu.ftz.f32 	%p9, %r38, %r166;
	@%p9 bra 	$L__BB2_16;
	ld.global.b32 	%r167, [%rd7+20];
	mov.b32 	%r166, %r38;
$L__BB2_16:
	ld.global.b32 	%r132, [%rd5+24];
	add.s64 	%rd14, %rd13, %rd8;
	ld.global.b32 	%r133, [%rd14];
	add.ftz.f32 	%r42, %r132, %r133;
	setp.geu.ftz.f32 	%p10, %r42, %r166;
	@%p10 bra 	$L__BB2_18;
	ld.global.b32 	%r167, [%rd7+24];
	mov.b32 	%r166, %r42;
$L__BB2_18:
	ld.global.b32 	%r134, [%rd5+28];
	add.s64 	%rd29, %rd14, %rd8;
	ld.global.b32 	%r135, [%rd29];
	add.ftz.f32 	%r46, %r134, %r135;
	setp.geu.ftz.f32 	%p11, %r46, %r166;
	@%p11 bra 	$L__BB2_20;
	ld.global.b32 	%r167, [%rd7+28];
	mov.b32 	%r166, %r46;
$L__BB2_20:
	add.s32 	%r184, %r184, 8;
	add.s32 	%r162, %r162, %r9;
	add.s32 	%r161, %r161, 8;
	add.s32 	%r160, %r160, 8;
	setp.ne.s32 	%p12, %r160, 0;
	@%p12 bra 	$L__BB2_4;
$L__BB2_21:
	setp.eq.s32 	%p13, %r7, 0;
	@%p13 bra 	$L__BB2_42;
	and.b32 	%r59, %r6, 3;
	setp.lt.u32 	%p14, %r7, 4;
	@%p14 bra 	$L__BB2_32;
	add.s32 	%r138, %r184, %r3;
	mul.wide.s32 	%rd30, %r138, 4;
	add.s64 	%rd15, %rd2, %rd30;
	ld.global.b32 	%r139, [%rd15];
	mad.lo.s32 	%r140, %r184, %r103, %r2;
	mul.wide.s32 	%rd31, %r140, 4;
	add.s64 	%rd16, %rd2, %rd31;
	ld.global.b32 	%r141, [%rd16];
	add.ftz.f32 	%r60, %r139, %r141;
	setp.geu.ftz.f32 	%p15, %r60, %r166;
	add.s64 	%rd17, %rd1, %rd30;
	@%p15 bra 	$L__BB2_25;
	ld.global.b32 	%r167, [%rd17];
	mov.b32 	%r166, %r60;
$L__BB2_25:
	ld.global.b32 	%r142, [%rd15+4];
	mul.wide.s32 	%rd18, %r103, 4;
	add.s64 	%rd19, %rd16, %rd18;
	ld.global.b32 	%r143, [%rd19];
	add.ftz.f32 	%r64, %r142, %r143;
	setp.geu.ftz.f32 	%p16, %r64, %r166;
	@%p16 bra 	$L__BB2_27;
	ld.global.b32 	%r167, [%rd17+4];
	mov.b32 	%r166, %r64;
$L__BB2_27:
	ld.global.b32 	%r144, [%rd15+8];
	add.s64 	%rd20, %rd19, %rd18;
	ld.global.b32 	%r145, [%rd20];
	add.ftz.f32 	%r68, %r144, %r145;
	setp.geu.ftz.f32 	%p17, %r68, %r166;
	@%p17 bra 	$L__BB2_29;
	ld.global.b32 	%r167, [%rd17+8];
	mov.b32 	%r166, %r68;
$L__BB2_29:
	ld.global.b32 	%r146, [%rd15+12];
	add.s64 	%rd32, %rd20, %rd18;
	ld.global.b32 	%r147, [%rd32];
	add.ftz.f32 	%r72, %r146, %r147;
	setp.geu.ftz.f32 	%p18, %r72, %r166;
	@%p18 bra 	$L__BB2_31;
	ld.global.b32 	%r167, [%rd17+12];
	mov.b32 	%r166, %r72;
$L__BB2_31:
	add.s32 	%r184, %r184, 4;
$L__BB2_32:
	setp.eq.s32 	%p19, %r59, 0;
	@%p19 bra 	$L__BB2_42;
	setp.eq.s32 	%p20, %r59, 1;
	@%p20 bra 	$L__BB2_39;
	add.s32 	%r150, %r184, %r3;
	mul.wide.s32 	%rd33, %r150, 4;
	add.s64 	%rd21, %rd2, %rd33;
	ld.global.b32 	%r151, [%rd21];
	mad.lo.s32 	%r152, %r184, %r103, %r2;
	mul.wide.s32 	%rd34, %r152, 4;
	add.s64 	%rd22, %rd2, %rd34;
	ld.global.b32 	%r153, [%rd22];
	add.ftz.f32 	%r82, %r151, %r153;
	setp.geu.ftz.f32 	%p21, %r82, %r166;
	add.s64 	%rd23, %rd1, %rd33;
	@%p21 bra 	$L__BB2_36;
	ld.global.b32 	%r167, [%rd23];
	mov.b32 	%r166, %r82;
$L__BB2_36:
	ld.global.b32 	%r154, [%rd21+4];
	mul.wide.s32 	%rd35, %r103, 4;
	add.s64 	%rd36, %rd22, %rd35;
	ld.global.b32 	%r155, [%rd36];
	add.ftz.f32 	%r86, %r154, %r155;
	setp.geu.ftz.f32 	%p22, %r86, %r166;
	@%p22 bra 	$L__BB2_38;
	ld.global.b32 	%r167, [%rd23+4];
	mov.b32 	%r166, %r86;
$L__BB2_38:
	add.s32 	%r184, %r184, 2;
$L__BB2_39:
	and.b32 	%r156, %r6, 1;
	setp.ne.b32 	%p23, %r156, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB2_42;
	add.s32 	%r96, %r184, %r3;
	mul.wide.s32 	%rd37, %r96, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.b32 	%r157, [%rd38];
	mad.lo.s32 	%r158, %r184, %r103, %r2;
	mul.wide.s32 	%rd39, %r158, 4;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.b32 	%r159, [%rd40];
	add.ftz.f32 	%r97, %r157, %r159;
	setp.geu.ftz.f32 	%p25, %r97, %r166;
	@%p25 bra 	$L__BB2_42;
	add.s64 	%rd42, %rd1, %rd37;
	ld.global.b32 	%r167, [%rd42];
	mov.b32 	%r166, %r97;
$L__BB2_42:
	st.global.b32 	[%rd3], %r166;
	st.global.b32 	[%rd4], %r167;
$L__BB2_43:
	ret;

}
	// .globl	brandes_bfs_step
.visible .entry brandes_bfs_step(
	.param .u64 .ptr .align 1 brandes_bfs_step_param_0,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_1,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_2,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_3,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_4,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_5,
	.param .u64 .ptr .align 1 brandes_bfs_step_param_6,
	.param .u32 brandes_bfs_step_param_7,
	.param .u32 brandes_bfs_step_param_8
)
{
	.reg .pred 	%p<22>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<58>;

	ld.param.b64 	%rd20, [brandes_bfs_step_param_0];
	ld.param.b64 	%rd21, [brandes_bfs_step_param_1];
	ld.param.b64 	%rd22, [brandes_bfs_step_param_2];
	ld.param.b64 	%rd19, [brandes_bfs_step_param_3];
	ld.param.b64 	%rd23, [brandes_bfs_step_param_4];
	ld.param.b64 	%rd24, [brandes_bfs_step_param_5];
	ld.param.b64 	%rd25, [brandes_bfs_step_param_6];
	ld.param.b32 	%r18, [brandes_bfs_step_param_7];
	ld.param.b32 	%r19, [brandes_bfs_step_param_8];
	cvta.to.global.u64 	%rd1, %rd22;
	cvta.to.global.u64 	%rd2, %rd23;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd21;
	cvta.to.global.u64 	%rd5, %rd20;
	cvta.to.global.u64 	%rd26, %rd24;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	ld.global.nc.b32 	%r23, [%rd26];
	setp.ge.s32 	%p1, %r1, %r23;
	@%p1 bra 	$L__BB3_33;
	cvta.to.global.u64 	%rd27, %rd19;
	mul.wide.s32 	%rd28, %r1, 4;
	add.s64 	%rd6, %rd27, %rd28;
	setp.lt.s32 	%p2, %r19, 1;
	@%p2 bra 	$L__BB3_33;
	ld.global.nc.b32 	%r25, [%rd6];
	mul.lo.s32 	%r2, %r25, %r19;
	add.s32 	%r3, %r18, 1;
	mul.wide.s32 	%rd29, %r25, 4;
	add.s64 	%rd7, %rd1, %rd29;
	and.b32 	%r4, %r19, 3;
	setp.lt.u32 	%p3, %r19, 4;
	mov.b32 	%r64, 0;
	@%p3 bra 	$L__BB3_25;
	and.b32 	%r64, %r19, 2147483644;
	mov.b32 	%r60, 0;
$L__BB3_4:
	add.s32 	%r27, %r60, %r2;
	mul.wide.s32 	%rd30, %r27, 4;
	add.s64 	%rd8, %rd5, %rd30;
	ld.global.nc.b32 	%r28, [%rd8];
	setp.le.ftz.f32 	%p4, %r28, 0f2EDBE6FF;
	@%p4 bra 	$L__BB3_9;
	mul.wide.u32 	%rd31, %r60, 4;
	add.s64 	%rd9, %rd4, %rd31;
	atom.relaxed.global.cas.b32 	%r29, [%rd9], -1, %r3;
	setp.ne.s32 	%p5, %r29, -1;
	@%p5 bra 	$L__BB3_7;
	atom.global.add.u32 	%r30, [%rd3], 1;
	mul.wide.s32 	%rd32, %r30, 4;
	add.s64 	%rd33, %rd2, %rd32;
	st.global.b32 	[%rd33], %r60;
$L__BB3_7:
	ld.global.b32 	%r31, [%rd9];
	setp.ne.s32 	%p6, %r31, %r3;
	@%p6 bra 	$L__BB3_9;
	add.s64 	%rd35, %rd1, %rd31;
	ld.global.b32 	%r32, [%rd7];
	atom.global.add.f32 	%r33, [%rd35], %r32;
$L__BB3_9:
	add.s32 	%r7, %r60, 1;
	ld.global.nc.b32 	%r34, [%rd8+4];
	setp.le.ftz.f32 	%p7, %r34, 0f2EDBE6FF;
	@%p7 bra 	$L__BB3_14;
	mul.wide.u32 	%rd36, %r60, 4;
	add.s64 	%rd10, %rd4, %rd36;
	atom.relaxed.global.cas.b32 	%r35, [%rd10+4], -1, %r3;
	setp.ne.s32 	%p8, %r35, -1;
	@%p8 bra 	$L__BB3_12;
	atom.global.add.u32 	%r36, [%rd3], 1;
	mul.wide.s32 	%rd37, %r36, 4;
	add.s64 	%rd38, %rd2, %rd37;
	st.global.b32 	[%rd38], %r7;
$L__BB3_12:
	ld.global.b32 	%r37, [%rd10+4];
	setp.ne.s32 	%p9, %r37, %r3;
	@%p9 bra 	$L__BB3_14;
	add.s64 	%rd40, %rd1, %rd36;
	ld.global.b32 	%r38, [%rd7];
	atom.global.add.f32 	%r39, [%rd40+4], %r38;
$L__BB3_14:
	ld.global.nc.b32 	%r40, [%rd8+8];
	setp.le.ftz.f32 	%p10, %r40, 0f2EDBE6FF;
	@%p10 bra 	$L__BB3_19;
	mul.wide.u32 	%rd41, %r60, 4;
	add.s64 	%rd11, %rd4, %rd41;
	atom.relaxed.global.cas.b32 	%r41, [%rd11+8], -1, %r3;
	setp.ne.s32 	%p11, %r41, -1;
	@%p11 bra 	$L__BB3_17;
	atom.global.add.u32 	%r42, [%rd3], 1;
	mul.wide.s32 	%rd42, %r42, 4;
	add.s64 	%rd43, %rd2, %rd42;
	add.s32 	%r43, %r7, 1;
	st.global.b32 	[%rd43], %r43;
$L__BB3_17:
	ld.global.b32 	%r44, [%rd11+8];
	setp.ne.s32 	%p12, %r44, %r3;
	@%p12 bra 	$L__BB3_19;
	add.s64 	%rd45, %rd1, %rd41;
	ld.global.b32 	%r45, [%rd7];
	atom.global.add.f32 	%r46, [%rd45+8], %r45;
$L__BB3_19:
	ld.global.nc.b32 	%r47, [%rd8+12];
	setp.le.ftz.f32 	%p13, %r47, 0f2EDBE6FF;
	@%p13 bra 	$L__BB3_24;
	mul.wide.u32 	%rd46, %r60, 4;
	add.s64 	%rd12, %rd4, %rd46;
	atom.relaxed.global.cas.b32 	%r48, [%rd12+12], -1, %r3;
	setp.ne.s32 	%p14, %r48, -1;
	@%p14 bra 	$L__BB3_22;
	atom.global.add.u32 	%r49, [%rd3], 1;
	mul.wide.s32 	%rd47, %r49, 4;
	add.s64 	%rd48, %rd2, %rd47;
	add.s32 	%r50, %r7, 2;
	st.global.b32 	[%rd48], %r50;
$L__BB3_22:
	ld.global.b32 	%r51, [%rd12+12];
	setp.ne.s32 	%p15, %r51, %r3;
	@%p15 bra 	$L__BB3_24;
	add.s64 	%rd50, %rd1, %rd46;
	ld.global.b32 	%r52, [%rd7];
	atom.global.add.f32 	%r53, [%rd50+12], %r52;
$L__BB3_24:
	add.s32 	%r60, %r7, 3;
	setp.ne.s32 	%p16, %r60, %r64;
	@%p16 bra 	$L__BB3_4;
$L__BB3_25:
	setp.eq.s32 	%p17, %r4, 0;
	@%p17 bra 	$L__BB3_33;
	mul.wide.u32 	%rd51, %r64, 4;
	add.s64 	%rd57, %rd1, %rd51;
	add.s64 	%rd56, %rd4, %rd51;
	add.s32 	%r63, %r64, %r2;
	neg.s32 	%r62, %r4;
$L__BB3_27:
	.pragma "nounroll";
	mul.wide.s32 	%rd52, %r63, 4;
	add.s64 	%rd53, %rd5, %rd52;
	ld.global.nc.b32 	%r54, [%rd53];
	setp.le.ftz.f32 	%p18, %r54, 0f2EDBE6FF;
	@%p18 bra 	$L__BB3_32;
	atom.relaxed.global.cas.b32 	%r55, [%rd56], -1, %r3;
	setp.ne.s32 	%p19, %r55, -1;
	@%p19 bra 	$L__BB3_30;
	atom.global.add.u32 	%r56, [%rd3], 1;
	mul.wide.s32 	%rd54, %r56, 4;
	add.s64 	%rd55, %rd2, %rd54;
	st.global.b32 	[%rd55], %r64;
$L__BB3_30:
	ld.global.b32 	%r57, [%rd56];
	setp.ne.s32 	%p20, %r57, %r3;
	@%p20 bra 	$L__BB3_32;
	ld.global.b32 	%r58, [%rd7];
	atom.global.add.f32 	%r59, [%rd57], %r58;
$L__BB3_32:
	add.s32 	%r64, %r64, 1;
	add.s64 	%rd57, %rd57, 4;
	add.s64 	%rd56, %rd56, 4;
	add.s32 	%r63, %r63, 1;
	add.s32 	%r62, %r62, 1;
	setp.ne.s32 	%p21, %r62, 0;
	@%p21 bra 	$L__BB3_27;
$L__BB3_33:
	ret;

}
	// .globl	brandes_backprop
.visible .entry brandes_backprop(
	.param .u64 .ptr .align 1 brandes_backprop_param_0,
	.param .u64 .ptr .align 1 brandes_backprop_param_1,
	.param .u64 .ptr .align 1 brandes_backprop_param_2,
	.param .u64 .ptr .align 1 brandes_backprop_param_3,
	.param .u64 .ptr .align 1 brandes_backprop_param_4,
	.param .u64 .ptr .align 1 brandes_backprop_param_5,
	.param .u32 brandes_backprop_param_6,
	.param .u32 brandes_backprop_param_7,
	.param .u32 brandes_backprop_param_8
)
{
	.reg .pred 	%p<18>;
	.reg .b32 	%r<72>;
	.reg .b64 	%rd<60>;

	ld.param.b64 	%rd29, [brandes_backprop_param_0];
	ld.param.b64 	%rd30, [brandes_backprop_param_1];
	ld.param.b64 	%rd31, [brandes_backprop_param_2];
	ld.param.b64 	%rd32, [brandes_backprop_param_3];
	ld.param.b64 	%rd28, [brandes_backprop_param_5];
	ld.param.b32 	%r22, [brandes_backprop_param_6];
	ld.param.b32 	%r21, [brandes_backprop_param_8];
	cvta.to.global.u64 	%rd1, %rd31;
	cvta.to.global.u64 	%rd2, %rd29;
	cvta.to.global.u64 	%rd3, %rd32;
	cvta.to.global.u64 	%rd4, %rd30;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r1, %r23, %r24, %r25;
	setp.ge.s32 	%p1, %r1, %r22;
	@%p1 bra 	$L__BB4_25;
	cvta.to.global.u64 	%rd33, %rd28;
	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.b32 	%r2, [%rd35];
	cvt.s64.s32 	%rd5, %r2;
	mul.wide.s32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd3, %rd36;
	ld.global.b32 	%r3, [%rd37];
	setp.lt.s32 	%p2, %r21, 1;
	@%p2 bra 	$L__BB4_23;
	shl.b64 	%rd38, %rd5, 2;
	add.s64 	%rd39, %rd4, %rd38;
	ld.global.nc.b32 	%r27, [%rd39];
	add.s32 	%r4, %r27, -1;
	add.s64 	%rd6, %rd1, %rd36;
	add.ftz.f32 	%r5, %r3, 0f3F800000;
	and.b32 	%r6, %r21, 3;
	setp.lt.u32 	%p3, %r21, 4;
	mov.b32 	%r69, 0;
	@%p3 bra 	$L__BB4_17;
	mul.wide.s32 	%rd7, %r21, 8;
	add.s64 	%rd56, %rd4, 8;
	add.s64 	%rd55, %rd1, 8;
	add.s64 	%rd54, %rd3, 8;
	and.b32 	%r28, %r21, 2147483644;
	neg.s32 	%r67, %r28;
	mov.b32 	%r68, %r2;
$L__BB4_4:
	mul.wide.s32 	%rd41, %r68, 4;
	add.s64 	%rd14, %rd2, %rd41;
	ld.global.nc.b32 	%r29, [%rd14];
	setp.le.ftz.f32 	%p4, %r29, 0f2EDBE6FF;
	@%p4 bra 	$L__BB4_7;
	ld.global.nc.b32 	%r30, [%rd56+-8];
	setp.ne.s32 	%p5, %r30, %r4;
	@%p5 bra 	$L__BB4_7;
	ld.global.nc.b32 	%r31, [%rd55+-8];
	ld.global.nc.b32 	%r32, [%rd6];
	div.approx.ftz.f32 	%r33, %r31, %r32;
	mul.ftz.f32 	%r34, %r5, %r33;
	atom.global.add.f32 	%r35, [%rd54+-8], %r34;
$L__BB4_7:
	mul.wide.s32 	%rd42, %r21, 4;
	add.s64 	%rd43, %rd14, %rd42;
	ld.global.nc.b32 	%r36, [%rd43];
	setp.le.ftz.f32 	%p6, %r36, 0f2EDBE6FF;
	@%p6 bra 	$L__BB4_10;
	ld.global.nc.b32 	%r37, [%rd56+-4];
	setp.ne.s32 	%p7, %r37, %r4;
	@%p7 bra 	$L__BB4_10;
	ld.global.nc.b32 	%r38, [%rd55+-4];
	ld.global.nc.b32 	%r39, [%rd6];
	div.approx.ftz.f32 	%r40, %r38, %r39;
	mul.ftz.f32 	%r41, %r5, %r40;
	atom.global.add.f32 	%r42, [%rd54+-4], %r41;
$L__BB4_10:
	add.s64 	%rd44, %rd14, %rd7;
	ld.global.nc.b32 	%r43, [%rd44];
	setp.le.ftz.f32 	%p8, %r43, 0f2EDBE6FF;
	@%p8 bra 	$L__BB4_13;
	ld.global.nc.b32 	%r44, [%rd56];
	setp.ne.s32 	%p9, %r44, %r4;
	@%p9 bra 	$L__BB4_13;
	ld.global.nc.b32 	%r45, [%rd55];
	ld.global.nc.b32 	%r46, [%rd6];
	div.approx.ftz.f32 	%r47, %r45, %r46;
	mul.ftz.f32 	%r48, %r5, %r47;
	atom.global.add.f32 	%r49, [%rd54], %r48;
$L__BB4_13:
	mul.wide.s32 	%rd45, %r21, 12;
	add.s64 	%rd46, %rd14, %rd45;
	ld.global.nc.b32 	%r50, [%rd46];
	setp.le.ftz.f32 	%p10, %r50, 0f2EDBE6FF;
	@%p10 bra 	$L__BB4_16;
	ld.global.nc.b32 	%r51, [%rd56+4];
	setp.ne.s32 	%p11, %r51, %r4;
	@%p11 bra 	$L__BB4_16;
	ld.global.nc.b32 	%r52, [%rd55+4];
	ld.global.nc.b32 	%r53, [%rd6];
	div.approx.ftz.f32 	%r54, %r52, %r53;
	mul.ftz.f32 	%r55, %r5, %r54;
	atom.global.add.f32 	%r56, [%rd54+4], %r55;
$L__BB4_16:
	and.b32 	%r69, %r21, 2147483644;
	shl.b32 	%r57, %r21, 2;
	add.s32 	%r68, %r68, %r57;
	add.s64 	%rd56, %rd56, 16;
	add.s64 	%rd55, %rd55, 16;
	add.s64 	%rd54, %rd54, 16;
	add.s32 	%r67, %r67, 4;
	setp.ne.s32 	%p12, %r67, 0;
	@%p12 bra 	$L__BB4_4;
$L__BB4_17:
	setp.eq.s32 	%p13, %r6, 0;
	@%p13 bra 	$L__BB4_23;
	mul.wide.u32 	%rd47, %r69, 4;
	add.s64 	%rd59, %rd3, %rd47;
	add.s64 	%rd58, %rd1, %rd47;
	add.s64 	%rd57, %rd4, %rd47;
	mad.lo.s32 	%r71, %r69, %r21, %r2;
	neg.s32 	%r70, %r6;
$L__BB4_19:
	.pragma "nounroll";
	mul.wide.s32 	%rd48, %r71, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.b32 	%r58, [%rd49];
	setp.le.ftz.f32 	%p14, %r58, 0f2EDBE6FF;
	@%p14 bra 	$L__BB4_22;
	ld.global.nc.b32 	%r59, [%rd57];
	setp.ne.s32 	%p15, %r59, %r4;
	@%p15 bra 	$L__BB4_22;
	ld.global.nc.b32 	%r60, [%rd58];
	ld.global.nc.b32 	%r61, [%rd6];
	div.approx.ftz.f32 	%r62, %r60, %r61;
	mul.ftz.f32 	%r63, %r5, %r62;
	atom.global.add.f32 	%r64, [%rd59], %r63;
$L__BB4_22:
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 4;
	add.s64 	%rd57, %rd57, 4;
	add.s32 	%r71, %r71, %r21;
	add.s32 	%r70, %r70, 1;
	setp.ne.s32 	%p16, %r70, 0;
	@%p16 bra 	$L__BB4_19;
$L__BB4_23:
	ld.param.b32 	%r66, [brandes_backprop_param_7];
	setp.eq.s32 	%p17, %r2, %r66;
	@%p17 bra 	$L__BB4_25;
	ld.param.b64 	%rd53, [brandes_backprop_param_4];
	cvta.to.global.u64 	%rd50, %rd53;
	mul.wide.s32 	%rd51, %r2, 4;
	add.s64 	%rd52, %rd50, %rd51;
	atom.global.add.f32 	%r65, [%rd52], %r3;
$L__BB4_25:
	ret;

}
	// .globl	brandes_init
.visible .entry brandes_init(
	.param .u64 .ptr .align 1 brandes_init_param_0,
	.param .u64 .ptr .align 1 brandes_init_param_1,
	.param .u64 .ptr .align 1 brandes_init_param_2,
	.param .u32 brandes_init_param_3,
	.param .u32 brandes_init_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<15>;

	ld.param.b64 	%rd4, [brandes_init_param_0];
	ld.param.b64 	%rd5, [brandes_init_param_1];
	ld.param.b64 	%rd3, [brandes_init_param_2];
	ld.param.b32 	%r2, [brandes_init_param_3];
	ld.param.b32 	%r3, [brandes_init_param_4];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB5_5;
	setp.ne.s32 	%p2, %r1, %r2;
	@%p2 bra 	$L__BB5_3;
	mul.wide.s32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd2, %rd9;
	st.global.b32 	[%rd10], 0;
	add.s64 	%rd11, %rd1, %rd9;
	st.global.b32 	[%rd11], 1065353216;
	bra.uni 	$L__BB5_4;
$L__BB5_3:
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd2, %rd6;
	st.global.b32 	[%rd7], -1;
	add.s64 	%rd8, %rd1, %rd6;
	st.global.b32 	[%rd8], 0;
$L__BB5_4:
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.b32 	[%rd14], 0;
$L__BB5_5:
	ret;

}
	// .globl	brandes_normalize
.visible .entry brandes_normalize(
	.param .u64 .ptr .align 1 brandes_normalize_param_0,
	.param .f32 brandes_normalize_param_1,
	.param .u32 brandes_normalize_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;

	ld.param.b64 	%rd1, [brandes_normalize_param_0];
	ld.param.b32 	%r2, [brandes_normalize_param_1];
	ld.param.b32 	%r3, [brandes_normalize_param_2];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB6_2;
	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.b32 	%r7, [%rd4];
	mul.ftz.f32 	%r8, %r2, %r7;
	st.global.b32 	[%rd4], %r8;
$L__BB6_2:
	ret;

}
	// .globl	find_communication_paths
.visible .entry find_communication_paths(
	.param .u64 .ptr .align 1 find_communication_paths_param_0,
	.param .u64 .ptr .align 1 find_communication_paths_param_1,
	.param .u64 .ptr .align 1 find_communication_paths_param_2,
	.param .u64 .ptr .align 1 find_communication_paths_param_3,
	.param .u64 .ptr .align 1 find_communication_paths_param_4,
	.param .u64 .ptr .align 1 find_communication_paths_param_5,
	.param .u32 find_communication_paths_param_6,
	.param .u32 find_communication_paths_param_7,
	.param .u32 find_communication_paths_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	ld.param.b64 	%rd3, [find_communication_paths_param_0];
	ld.param.b64 	%rd4, [find_communication_paths_param_1];
	ld.param.b64 	%rd5, [find_communication_paths_param_2];
	ld.param.b64 	%rd6, [find_communication_paths_param_3];
	ld.param.b64 	%rd7, [find_communication_paths_param_4];
	ld.param.b64 	%rd8, [find_communication_paths_param_5];
	ld.param.b32 	%r8, [find_communication_paths_param_6];
	ld.param.b32 	%r6, [find_communication_paths_param_7];
	ld.param.b32 	%r7, [find_communication_paths_param_8];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r1, %r9, %r10, %r11;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %ntid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r2, %r12, %r13, %r14;
	setp.ge.s32 	%p1, %r1, %r8;
	setp.ge.s32 	%p2, %r2, %r6;
	or.pred 	%p3, %p1, %p2;
	@%p3 bra 	$L__BB7_4;
	cvta.to.global.u64 	%rd9, %rd5;
	cvta.to.global.u64 	%rd10, %rd6;
	mul.wide.u32 	%rd11, %r1, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.b32 	%r3, [%rd12];
	mul.wide.s32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd10, %rd13;
	ld.global.nc.b32 	%r15, [%rd14];
	mad.lo.s32 	%r5, %r6, %r1, %r2;
	max.s32 	%r16, %r3, %r15;
	setp.ge.s32 	%p4, %r16, %r7;
	@%p4 bra 	$L__BB7_3;
	mad.lo.s32 	%r17, %r3, %r7, %r15;
	cvta.to.global.u64 	%rd18, %rd3;
	mul.wide.s32 	%rd19, %r17, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.b32 	%r18, [%rd20];
	mul.wide.s32 	%rd21, %r5, 4;
	add.s64 	%rd22, %rd2, %rd21;
	st.global.b32 	[%rd22], %r18;
	cvta.to.global.u64 	%rd23, %rd4;
	add.s64 	%rd24, %rd23, %rd19;
	ld.global.nc.b32 	%r19, [%rd24];
	add.s64 	%rd25, %rd1, %rd21;
	st.global.b32 	[%rd25], %r19;
	bra.uni 	$L__BB7_4;
$L__BB7_3:
	mul.wide.s32 	%rd15, %r5, 4;
	add.s64 	%rd16, %rd2, %rd15;
	st.global.b32 	[%rd16], 1900671690;
	add.s64 	%rd17, %rd1, %rd15;
	st.global.b32 	[%rd17], -1;
$L__BB7_4:
	ret;

}
	// .globl	calculate_coupling_strength
.visible .entry calculate_coupling_strength(
	.param .u64 .ptr .align 1 calculate_coupling_strength_param_0,
	.param .u64 .ptr .align 1 calculate_coupling_strength_param_1,
	.param .u32 calculate_coupling_strength_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<7>;
	// demoted variable
	.shared .align 4 .b8 _ZZ27calculate_coupling_strengthE10shared_sum[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ27calculate_coupling_strengthE12shared_count[1024];
	ld.param.b64 	%rd1, [calculate_coupling_strength_param_0];
	ld.param.b64 	%rd2, [calculate_coupling_strength_param_1];
	ld.param.b32 	%r14, [calculate_coupling_strength_param_2];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r39, %ntid.x;
	mad.lo.s32 	%r3, %r15, %r39, %r1;
	setp.ge.s32 	%p1, %r3, %r14;
	mov.b32 	%r38, 0;
	mov.b32 	%r37, 0f00000000;
	@%p1 bra 	$L__BB8_3;
	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r3, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.nc.b32 	%r4, [%rd5];
	setp.geu.ftz.f32 	%p2, %r4, 0f7149F2CA;
	@%p2 bra 	$L__BB8_3;
	add.ftz.f32 	%r19, %r4, 0f3F800000;
	rcp.approx.ftz.f32 	%r37, %r19;
	mov.b32 	%r38, 1;
$L__BB8_3:
	shl.b32 	%r20, %r1, 2;
	mov.b32 	%r21, _ZZ27calculate_coupling_strengthE10shared_sum;
	add.s32 	%r8, %r21, %r20;
	st.shared.b32 	[%r8], %r37;
	mov.b32 	%r22, _ZZ27calculate_coupling_strengthE12shared_count;
	add.s32 	%r9, %r22, %r20;
	st.shared.b32 	[%r9], %r38;
	bar.sync 	0;
	setp.lt.u32 	%p3, %r39, 2;
	@%p3 bra 	$L__BB8_7;
$L__BB8_4:
	shr.u32 	%r11, %r39, 1;
	setp.ge.u32 	%p4, %r1, %r11;
	@%p4 bra 	$L__BB8_6;
	shl.b32 	%r23, %r11, 2;
	add.s32 	%r24, %r8, %r23;
	ld.shared.b32 	%r25, [%r24];
	ld.shared.b32 	%r26, [%r8];
	add.ftz.f32 	%r27, %r25, %r26;
	st.shared.b32 	[%r8], %r27;
	add.s32 	%r28, %r9, %r23;
	ld.shared.b32 	%r29, [%r28];
	ld.shared.b32 	%r30, [%r9];
	add.s32 	%r31, %r30, %r29;
	st.shared.b32 	[%r9], %r31;
$L__BB8_6:
	bar.sync 	0;
	setp.gt.u32 	%p5, %r39, 3;
	mov.b32 	%r39, %r11;
	@%p5 bra 	$L__BB8_4;
$L__BB8_7:
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	$L__BB8_9;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.shared.b32 	%r32, [_ZZ27calculate_coupling_strengthE10shared_sum];
	atom.global.add.f32 	%r33, [%rd6], %r32;
	ld.shared.b32 	%r34, [_ZZ27calculate_coupling_strengthE12shared_count];
	atom.global.add.u32 	%r35, [%rd6+4], %r34;
$L__BB8_9:
	ret;

}
	// .globl	calculate_closeness_centrality
.visible .entry calculate_closeness_centrality(
	.param .u64 .ptr .align 1 calculate_closeness_centrality_param_0,
	.param .u64 .ptr .align 1 calculate_closeness_centrality_param_1,
	.param .u32 calculate_closeness_centrality_param_2
)
{
	.reg .pred 	%p<59>;
	.reg .b32 	%r<150>;
	.reg .b64 	%rd<18>;

	ld.param.b64 	%rd4, [calculate_closeness_centrality_param_0];
	ld.param.b64 	%rd5, [calculate_closeness_centrality_param_1];
	ld.param.b32 	%r40, [calculate_closeness_centrality_param_2];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r41, %ctaid.x;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r1, %r41, %r42, %r43;
	setp.ge.s32 	%p1, %r1, %r40;
	@%p1 bra 	$L__BB9_16;
	setp.lt.s32 	%p2, %r40, 1;
	mov.b32 	%r149, 0;
	mov.b32 	%r148, 0f00000000;
	@%p2 bra 	$L__BB9_13;
	mul.lo.s32 	%r2, %r40, %r1;
	and.b32 	%r3, %r40, 7;
	setp.lt.u32 	%p3, %r40, 8;
	mov.b32 	%r148, 0f00000000;
	mov.b32 	%r140, 0;
	mov.b32 	%r149, %r140;
	@%p3 bra 	$L__BB9_5;
	and.b32 	%r140, %r40, 2147483640;
	neg.s32 	%r130, %r140;
	add.s64 	%rd3, %rd1, 16;
	mov.b32 	%r148, 0f00000000;
	mov.b32 	%r149, 0;
	mov.b32 	%r129, %r2;
$L__BB9_4:
	.pragma "nounroll";
	mul.wide.s32 	%rd6, %r129, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.nc.b32 	%r52, [%rd7+-16];
	setp.lt.ftz.f32 	%p4, %r52, 0f7149F2CA;
	setp.gt.ftz.f32 	%p5, %r52, 0f00000000;
	and.pred 	%p6, %p4, %p5;
	add.ftz.f32 	%r53, %r148, %r52;
	selp.f32 	%r54, %r53, %r148, %p6;
	selp.b32 	%r55, 1, 0, %p6;
	add.s32 	%r56, %r149, %r55;
	ld.global.nc.b32 	%r57, [%rd7+-12];
	setp.lt.ftz.f32 	%p7, %r57, 0f7149F2CA;
	setp.gt.ftz.f32 	%p8, %r57, 0f00000000;
	and.pred 	%p9, %p7, %p8;
	add.ftz.f32 	%r58, %r54, %r57;
	selp.f32 	%r59, %r58, %r54, %p9;
	selp.b32 	%r60, 1, 0, %p9;
	add.s32 	%r61, %r56, %r60;
	ld.global.nc.b32 	%r62, [%rd7+-8];
	setp.lt.ftz.f32 	%p10, %r62, 0f7149F2CA;
	setp.gt.ftz.f32 	%p11, %r62, 0f00000000;
	and.pred 	%p12, %p10, %p11;
	add.ftz.f32 	%r63, %r59, %r62;
	selp.f32 	%r64, %r63, %r59, %p12;
	selp.b32 	%r65, 1, 0, %p12;
	add.s32 	%r66, %r61, %r65;
	ld.global.nc.b32 	%r67, [%rd7+-4];
	setp.lt.ftz.f32 	%p13, %r67, 0f7149F2CA;
	setp.gt.ftz.f32 	%p14, %r67, 0f00000000;
	and.pred 	%p15, %p13, %p14;
	add.ftz.f32 	%r68, %r64, %r67;
	selp.f32 	%r69, %r68, %r64, %p15;
	selp.b32 	%r70, 1, 0, %p15;
	add.s32 	%r71, %r66, %r70;
	ld.global.nc.b32 	%r72, [%rd7];
	setp.lt.ftz.f32 	%p16, %r72, 0f7149F2CA;
	setp.gt.ftz.f32 	%p17, %r72, 0f00000000;
	and.pred 	%p18, %p16, %p17;
	add.ftz.f32 	%r73, %r69, %r72;
	selp.f32 	%r74, %r73, %r69, %p18;
	selp.b32 	%r75, 1, 0, %p18;
	add.s32 	%r76, %r71, %r75;
	ld.global.nc.b32 	%r77, [%rd7+4];
	setp.lt.ftz.f32 	%p19, %r77, 0f7149F2CA;
	setp.gt.ftz.f32 	%p20, %r77, 0f00000000;
	and.pred 	%p21, %p19, %p20;
	add.ftz.f32 	%r78, %r74, %r77;
	selp.f32 	%r79, %r78, %r74, %p21;
	selp.b32 	%r80, 1, 0, %p21;
	add.s32 	%r81, %r76, %r80;
	ld.global.nc.b32 	%r82, [%rd7+8];
	setp.lt.ftz.f32 	%p22, %r82, 0f7149F2CA;
	setp.gt.ftz.f32 	%p23, %r82, 0f00000000;
	and.pred 	%p24, %p22, %p23;
	add.ftz.f32 	%r83, %r79, %r82;
	selp.f32 	%r84, %r83, %r79, %p24;
	selp.b32 	%r85, 1, 0, %p24;
	add.s32 	%r86, %r81, %r85;
	ld.global.nc.b32 	%r87, [%rd7+12];
	setp.lt.ftz.f32 	%p25, %r87, 0f7149F2CA;
	setp.gt.ftz.f32 	%p26, %r87, 0f00000000;
	and.pred 	%p27, %p25, %p26;
	add.ftz.f32 	%r88, %r84, %r87;
	selp.f32 	%r148, %r88, %r84, %p27;
	selp.b32 	%r89, 1, 0, %p27;
	add.s32 	%r149, %r86, %r89;
	add.s32 	%r130, %r130, 8;
	add.s32 	%r129, %r129, 8;
	setp.ne.s32 	%p28, %r130, 0;
	@%p28 bra 	$L__BB9_4;
$L__BB9_5:
	setp.eq.s32 	%p29, %r3, 0;
	@%p29 bra 	$L__BB9_13;
	and.b32 	%r19, %r40, 3;
	setp.lt.u32 	%p30, %r3, 4;
	@%p30 bra 	$L__BB9_8;
	add.s32 	%r92, %r140, %r2;
	mul.wide.s32 	%rd8, %r92, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.nc.b32 	%r93, [%rd9];
	setp.lt.ftz.f32 	%p31, %r93, 0f7149F2CA;
	setp.gt.ftz.f32 	%p32, %r93, 0f00000000;
	and.pred 	%p33, %p31, %p32;
	add.ftz.f32 	%r94, %r148, %r93;
	selp.f32 	%r95, %r94, %r148, %p33;
	selp.b32 	%r96, 1, 0, %p33;
	add.s32 	%r97, %r149, %r96;
	ld.global.nc.b32 	%r98, [%rd9+4];
	setp.lt.ftz.f32 	%p34, %r98, 0f7149F2CA;
	setp.gt.ftz.f32 	%p35, %r98, 0f00000000;
	and.pred 	%p36, %p34, %p35;
	add.ftz.f32 	%r99, %r95, %r98;
	selp.f32 	%r100, %r99, %r95, %p36;
	selp.b32 	%r101, 1, 0, %p36;
	add.s32 	%r102, %r97, %r101;
	ld.global.nc.b32 	%r103, [%rd9+8];
	setp.lt.ftz.f32 	%p37, %r103, 0f7149F2CA;
	setp.gt.ftz.f32 	%p38, %r103, 0f00000000;
	and.pred 	%p39, %p37, %p38;
	add.ftz.f32 	%r104, %r100, %r103;
	selp.f32 	%r105, %r104, %r100, %p39;
	selp.b32 	%r106, 1, 0, %p39;
	add.s32 	%r107, %r102, %r106;
	ld.global.nc.b32 	%r108, [%rd9+12];
	setp.lt.ftz.f32 	%p40, %r108, 0f7149F2CA;
	setp.gt.ftz.f32 	%p41, %r108, 0f00000000;
	and.pred 	%p42, %p40, %p41;
	add.ftz.f32 	%r109, %r105, %r108;
	selp.f32 	%r148, %r109, %r105, %p42;
	selp.b32 	%r110, 1, 0, %p42;
	add.s32 	%r149, %r107, %r110;
	add.s32 	%r140, %r140, 4;
$L__BB9_8:
	setp.eq.s32 	%p43, %r19, 0;
	@%p43 bra 	$L__BB9_13;
	setp.eq.s32 	%p44, %r19, 1;
	@%p44 bra 	$L__BB9_11;
	add.s32 	%r113, %r140, %r2;
	mul.wide.s32 	%rd10, %r113, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.nc.b32 	%r114, [%rd11];
	setp.lt.ftz.f32 	%p45, %r114, 0f7149F2CA;
	setp.gt.ftz.f32 	%p46, %r114, 0f00000000;
	and.pred 	%p47, %p45, %p46;
	add.ftz.f32 	%r115, %r148, %r114;
	selp.f32 	%r116, %r115, %r148, %p47;
	selp.b32 	%r117, 1, 0, %p47;
	add.s32 	%r118, %r149, %r117;
	ld.global.nc.b32 	%r119, [%rd11+4];
	setp.lt.ftz.f32 	%p48, %r119, 0f7149F2CA;
	setp.gt.ftz.f32 	%p49, %r119, 0f00000000;
	and.pred 	%p50, %p48, %p49;
	add.ftz.f32 	%r120, %r116, %r119;
	selp.f32 	%r148, %r120, %r116, %p50;
	selp.b32 	%r121, 1, 0, %p50;
	add.s32 	%r149, %r118, %r121;
	add.s32 	%r140, %r140, 2;
$L__BB9_11:
	and.b32 	%r122, %r40, 1;
	setp.ne.b32 	%p51, %r122, 0;
	not.pred 	%p52, %p51;
	@%p52 bra 	$L__BB9_13;
	add.s32 	%r123, %r140, %r2;
	mul.wide.s32 	%rd12, %r123, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.nc.b32 	%r124, [%rd13];
	setp.lt.ftz.f32 	%p53, %r124, 0f7149F2CA;
	setp.gt.ftz.f32 	%p54, %r124, 0f00000000;
	and.pred 	%p55, %p53, %p54;
	add.ftz.f32 	%r125, %r148, %r124;
	selp.f32 	%r148, %r125, %r148, %p55;
	selp.b32 	%r126, 1, 0, %p55;
	add.s32 	%r149, %r149, %r126;
$L__BB9_13:
	setp.leu.ftz.f32 	%p56, %r148, 0f2EDBE6FF;
	setp.eq.s32 	%p57, %r149, 0;
	or.pred 	%p58, %p56, %p57;
	@%p58 bra 	$L__BB9_15;
	cvt.rn.f32.u32 	%r127, %r149;
	div.approx.ftz.f32 	%r128, %r127, %r148;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd2, %rd16;
	st.global.b32 	[%rd17], %r128;
	bra.uni 	$L__BB9_16;
$L__BB9_15:
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd2, %rd14;
	st.global.b32 	[%rd15], 0;
$L__BB9_16:
	ret;

}
	// .globl	calculate_degree_centrality
.visible .entry calculate_degree_centrality(
	.param .u64 .ptr .align 1 calculate_degree_centrality_param_0,
	.param .u64 .ptr .align 1 calculate_degree_centrality_param_1,
	.param .u32 calculate_degree_centrality_param_2
)
{
	.reg .pred 	%p<41>;
	.reg .b32 	%r<156>;
	.reg .b64 	%rd<16>;

	ld.param.b64 	%rd4, [calculate_degree_centrality_param_0];
	ld.param.b64 	%rd3, [calculate_degree_centrality_param_1];
	ld.param.b32 	%r40, [calculate_degree_centrality_param_2];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r41, %ctaid.x;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r1, %r41, %r42, %r43;
	setp.ge.s32 	%p1, %r1, %r40;
	@%p1 bra 	$L__BB10_18;
	setp.lt.s32 	%p2, %r40, 1;
	mov.b32 	%r154, 0f00000000;
	@%p2 bra 	$L__BB10_15;
	mul.lo.s32 	%r2, %r40, %r1;
	and.b32 	%r3, %r40, 15;
	setp.lt.u32 	%p3, %r40, 16;
	mov.b32 	%r145, 0;
	mov.b32 	%r153, %r145;
	@%p3 bra 	$L__BB10_5;
	and.b32 	%r145, %r40, 2147483632;
	neg.s32 	%r139, %r145;
	add.s64 	%rd2, %rd1, 32;
	mov.b32 	%r153, 0;
	mov.b32 	%r138, %r2;
$L__BB10_4:
	.pragma "nounroll";
	mul.wide.s32 	%rd5, %r138, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.nc.b32 	%r48, [%rd6+-32];
	setp.gt.ftz.f32 	%p4, %r48, 0f2EDBE6FF;
	selp.b32 	%r49, 1, 0, %p4;
	add.s32 	%r50, %r153, %r49;
	ld.global.nc.b32 	%r51, [%rd6+-28];
	setp.gt.ftz.f32 	%p5, %r51, 0f2EDBE6FF;
	selp.b32 	%r52, 1, 0, %p5;
	add.s32 	%r53, %r50, %r52;
	ld.global.nc.b32 	%r54, [%rd6+-24];
	setp.gt.ftz.f32 	%p6, %r54, 0f2EDBE6FF;
	selp.b32 	%r55, 1, 0, %p6;
	add.s32 	%r56, %r53, %r55;
	ld.global.nc.b32 	%r57, [%rd6+-20];
	setp.gt.ftz.f32 	%p7, %r57, 0f2EDBE6FF;
	selp.b32 	%r58, 1, 0, %p7;
	add.s32 	%r59, %r56, %r58;
	ld.global.nc.b32 	%r60, [%rd6+-16];
	setp.gt.ftz.f32 	%p8, %r60, 0f2EDBE6FF;
	selp.b32 	%r61, 1, 0, %p8;
	add.s32 	%r62, %r59, %r61;
	ld.global.nc.b32 	%r63, [%rd6+-12];
	setp.gt.ftz.f32 	%p9, %r63, 0f2EDBE6FF;
	selp.b32 	%r64, 1, 0, %p9;
	add.s32 	%r65, %r62, %r64;
	ld.global.nc.b32 	%r66, [%rd6+-8];
	setp.gt.ftz.f32 	%p10, %r66, 0f2EDBE6FF;
	selp.b32 	%r67, 1, 0, %p10;
	add.s32 	%r68, %r65, %r67;
	ld.global.nc.b32 	%r69, [%rd6+-4];
	setp.gt.ftz.f32 	%p11, %r69, 0f2EDBE6FF;
	selp.b32 	%r70, 1, 0, %p11;
	add.s32 	%r71, %r68, %r70;
	ld.global.nc.b32 	%r72, [%rd6];
	setp.gt.ftz.f32 	%p12, %r72, 0f2EDBE6FF;
	selp.b32 	%r73, 1, 0, %p12;
	add.s32 	%r74, %r71, %r73;
	ld.global.nc.b32 	%r75, [%rd6+4];
	setp.gt.ftz.f32 	%p13, %r75, 0f2EDBE6FF;
	selp.b32 	%r76, 1, 0, %p13;
	add.s32 	%r77, %r74, %r76;
	ld.global.nc.b32 	%r78, [%rd6+8];
	setp.gt.ftz.f32 	%p14, %r78, 0f2EDBE6FF;
	selp.b32 	%r79, 1, 0, %p14;
	add.s32 	%r80, %r77, %r79;
	ld.global.nc.b32 	%r81, [%rd6+12];
	setp.gt.ftz.f32 	%p15, %r81, 0f2EDBE6FF;
	selp.b32 	%r82, 1, 0, %p15;
	add.s32 	%r83, %r80, %r82;
	ld.global.nc.b32 	%r84, [%rd6+16];
	setp.gt.ftz.f32 	%p16, %r84, 0f2EDBE6FF;
	selp.b32 	%r85, 1, 0, %p16;
	add.s32 	%r86, %r83, %r85;
	ld.global.nc.b32 	%r87, [%rd6+20];
	setp.gt.ftz.f32 	%p17, %r87, 0f2EDBE6FF;
	selp.b32 	%r88, 1, 0, %p17;
	add.s32 	%r89, %r86, %r88;
	ld.global.nc.b32 	%r90, [%rd6+24];
	setp.gt.ftz.f32 	%p18, %r90, 0f2EDBE6FF;
	selp.b32 	%r91, 1, 0, %p18;
	add.s32 	%r92, %r89, %r91;
	ld.global.nc.b32 	%r93, [%rd6+28];
	setp.gt.ftz.f32 	%p19, %r93, 0f2EDBE6FF;
	selp.b32 	%r94, 1, 0, %p19;
	add.s32 	%r153, %r92, %r94;
	add.s32 	%r139, %r139, 16;
	add.s32 	%r138, %r138, 16;
	setp.ne.s32 	%p20, %r139, 0;
	@%p20 bra 	$L__BB10_4;
$L__BB10_5:
	setp.eq.s32 	%p21, %r3, 0;
	@%p21 bra 	$L__BB10_14;
	and.b32 	%r15, %r40, 7;
	setp.lt.u32 	%p22, %r3, 8;
	@%p22 bra 	$L__BB10_8;
	add.s32 	%r96, %r145, %r2;
	mul.wide.s32 	%rd7, %r96, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.nc.b32 	%r97, [%rd8];
	setp.gt.ftz.f32 	%p23, %r97, 0f2EDBE6FF;
	selp.b32 	%r98, 1, 0, %p23;
	add.s32 	%r99, %r153, %r98;
	ld.global.nc.b32 	%r100, [%rd8+4];
	setp.gt.ftz.f32 	%p24, %r100, 0f2EDBE6FF;
	selp.b32 	%r101, 1, 0, %p24;
	add.s32 	%r102, %r99, %r101;
	ld.global.nc.b32 	%r103, [%rd8+8];
	setp.gt.ftz.f32 	%p25, %r103, 0f2EDBE6FF;
	selp.b32 	%r104, 1, 0, %p25;
	add.s32 	%r105, %r102, %r104;
	ld.global.nc.b32 	%r106, [%rd8+12];
	setp.gt.ftz.f32 	%p26, %r106, 0f2EDBE6FF;
	selp.b32 	%r107, 1, 0, %p26;
	add.s32 	%r108, %r105, %r107;
	ld.global.nc.b32 	%r109, [%rd8+16];
	setp.gt.ftz.f32 	%p27, %r109, 0f2EDBE6FF;
	selp.b32 	%r110, 1, 0, %p27;
	add.s32 	%r111, %r108, %r110;
	ld.global.nc.b32 	%r112, [%rd8+20];
	setp.gt.ftz.f32 	%p28, %r112, 0f2EDBE6FF;
	selp.b32 	%r113, 1, 0, %p28;
	add.s32 	%r114, %r111, %r113;
	ld.global.nc.b32 	%r115, [%rd8+24];
	setp.gt.ftz.f32 	%p29, %r115, 0f2EDBE6FF;
	selp.b32 	%r116, 1, 0, %p29;
	add.s32 	%r117, %r114, %r116;
	ld.global.nc.b32 	%r118, [%rd8+28];
	setp.gt.ftz.f32 	%p30, %r118, 0f2EDBE6FF;
	selp.b32 	%r119, 1, 0, %p30;
	add.s32 	%r153, %r117, %r119;
	add.s32 	%r145, %r145, 8;
$L__BB10_8:
	setp.eq.s32 	%p31, %r15, 0;
	@%p31 bra 	$L__BB10_14;
	and.b32 	%r21, %r40, 3;
	setp.lt.u32 	%p32, %r15, 4;
	@%p32 bra 	$L__BB10_11;
	add.s32 	%r121, %r145, %r2;
	mul.wide.s32 	%rd9, %r121, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.nc.b32 	%r122, [%rd10];
	setp.gt.ftz.f32 	%p33, %r122, 0f2EDBE6FF;
	selp.b32 	%r123, 1, 0, %p33;
	add.s32 	%r124, %r153, %r123;
	ld.global.nc.b32 	%r125, [%rd10+4];
	setp.gt.ftz.f32 	%p34, %r125, 0f2EDBE6FF;
	selp.b32 	%r126, 1, 0, %p34;
	add.s32 	%r127, %r124, %r126;
	ld.global.nc.b32 	%r128, [%rd10+8];
	setp.gt.ftz.f32 	%p35, %r128, 0f2EDBE6FF;
	selp.b32 	%r129, 1, 0, %p35;
	add.s32 	%r130, %r127, %r129;
	ld.global.nc.b32 	%r131, [%rd10+12];
	setp.gt.ftz.f32 	%p36, %r131, 0f2EDBE6FF;
	selp.b32 	%r132, 1, 0, %p36;
	add.s32 	%r153, %r130, %r132;
	add.s32 	%r145, %r145, 4;
$L__BB10_11:
	setp.eq.s32 	%p37, %r21, 0;
	@%p37 bra 	$L__BB10_14;
	add.s32 	%r151, %r145, %r2;
	neg.s32 	%r150, %r21;
$L__BB10_13:
	.pragma "nounroll";
	mul.wide.s32 	%rd11, %r151, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.nc.b32 	%r133, [%rd12];
	setp.gt.ftz.f32 	%p38, %r133, 0f2EDBE6FF;
	selp.b32 	%r134, 1, 0, %p38;
	add.s32 	%r153, %r153, %r134;
	add.s32 	%r151, %r151, 1;
	add.s32 	%r150, %r150, 1;
	setp.ne.s32 	%p39, %r150, 0;
	@%p39 bra 	$L__BB10_13;
$L__BB10_14:
	cvt.rn.f32.u32 	%r154, %r153;
$L__BB10_15:
	setp.lt.s32 	%p40, %r40, 2;
	mov.b32 	%r155, 0f00000000;
	@%p40 bra 	$L__BB10_17;
	add.s32 	%r136, %r40, -1;
	cvt.rn.f32.u32 	%r137, %r136;
	div.approx.ftz.f32 	%r155, %r154, %r137;
$L__BB10_17:
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.b32 	[%rd15], %r155;
$L__BB10_18:
	ret;

}
	// .globl	eigenvector_centrality_iteration
.visible .entry eigenvector_centrality_iteration(
	.param .u64 .ptr .align 1 eigenvector_centrality_iteration_param_0,
	.param .u64 .ptr .align 1 eigenvector_centrality_iteration_param_1,
	.param .u64 .ptr .align 1 eigenvector_centrality_iteration_param_2,
	.param .u32 eigenvector_centrality_iteration_param_3
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<148>;
	.reg .b64 	%rd<31>;

	ld.param.b64 	%rd11, [eigenvector_centrality_iteration_param_0];
	ld.param.b64 	%rd12, [eigenvector_centrality_iteration_param_1];
	ld.param.b64 	%rd10, [eigenvector_centrality_iteration_param_2];
	ld.param.b32 	%r36, [eigenvector_centrality_iteration_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r1, %r37, %r38, %r39;
	setp.ge.s32 	%p1, %r1, %r36;
	@%p1 bra 	$L__BB11_15;
	setp.lt.s32 	%p2, %r36, 1;
	mov.b32 	%r147, 0f00000000;
	@%p2 bra 	$L__BB11_14;
	mul.lo.s32 	%r2, %r36, %r1;
	and.b32 	%r3, %r36, 15;
	setp.lt.u32 	%p3, %r36, 16;
	mov.b32 	%r147, 0f00000000;
	mov.b32 	%r139, 0;
	@%p3 bra 	$L__BB11_5;
	and.b32 	%r139, %r36, 2147483632;
	neg.s32 	%r133, %r139;
	add.s64 	%rd3, %rd2, 32;
	add.s64 	%rd29, %rd1, 32;
	mov.b32 	%r147, 0f00000000;
	mov.b32 	%r132, %r2;
$L__BB11_4:
	.pragma "nounroll";
	mul.wide.s32 	%rd13, %r132, 4;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.nc.b32 	%r45, [%rd14+-32];
	ld.global.nc.b32 	%r46, [%rd29+-32];
	fma.rn.ftz.f32 	%r47, %r45, %r46, %r147;
	ld.global.nc.b32 	%r48, [%rd14+-28];
	ld.global.nc.b32 	%r49, [%rd29+-28];
	fma.rn.ftz.f32 	%r50, %r48, %r49, %r47;
	ld.global.nc.b32 	%r51, [%rd14+-24];
	ld.global.nc.b32 	%r52, [%rd29+-24];
	fma.rn.ftz.f32 	%r53, %r51, %r52, %r50;
	ld.global.nc.b32 	%r54, [%rd14+-20];
	ld.global.nc.b32 	%r55, [%rd29+-20];
	fma.rn.ftz.f32 	%r56, %r54, %r55, %r53;
	ld.global.nc.b32 	%r57, [%rd14+-16];
	ld.global.nc.b32 	%r58, [%rd29+-16];
	fma.rn.ftz.f32 	%r59, %r57, %r58, %r56;
	ld.global.nc.b32 	%r60, [%rd14+-12];
	ld.global.nc.b32 	%r61, [%rd29+-12];
	fma.rn.ftz.f32 	%r62, %r60, %r61, %r59;
	ld.global.nc.b32 	%r63, [%rd14+-8];
	ld.global.nc.b32 	%r64, [%rd29+-8];
	fma.rn.ftz.f32 	%r65, %r63, %r64, %r62;
	ld.global.nc.b32 	%r66, [%rd14+-4];
	ld.global.nc.b32 	%r67, [%rd29+-4];
	fma.rn.ftz.f32 	%r68, %r66, %r67, %r65;
	ld.global.nc.b32 	%r69, [%rd14];
	ld.global.nc.b32 	%r70, [%rd29];
	fma.rn.ftz.f32 	%r71, %r69, %r70, %r68;
	ld.global.nc.b32 	%r72, [%rd14+4];
	ld.global.nc.b32 	%r73, [%rd29+4];
	fma.rn.ftz.f32 	%r74, %r72, %r73, %r71;
	ld.global.nc.b32 	%r75, [%rd14+8];
	ld.global.nc.b32 	%r76, [%rd29+8];
	fma.rn.ftz.f32 	%r77, %r75, %r76, %r74;
	ld.global.nc.b32 	%r78, [%rd14+12];
	ld.global.nc.b32 	%r79, [%rd29+12];
	fma.rn.ftz.f32 	%r80, %r78, %r79, %r77;
	ld.global.nc.b32 	%r81, [%rd14+16];
	ld.global.nc.b32 	%r82, [%rd29+16];
	fma.rn.ftz.f32 	%r83, %r81, %r82, %r80;
	ld.global.nc.b32 	%r84, [%rd14+20];
	ld.global.nc.b32 	%r85, [%rd29+20];
	fma.rn.ftz.f32 	%r86, %r84, %r85, %r83;
	ld.global.nc.b32 	%r87, [%rd14+24];
	ld.global.nc.b32 	%r88, [%rd29+24];
	fma.rn.ftz.f32 	%r89, %r87, %r88, %r86;
	ld.global.nc.b32 	%r90, [%rd14+28];
	ld.global.nc.b32 	%r91, [%rd29+28];
	fma.rn.ftz.f32 	%r147, %r90, %r91, %r89;
	add.s32 	%r133, %r133, 16;
	add.s32 	%r132, %r132, 16;
	add.s64 	%rd29, %rd29, 64;
	setp.ne.s32 	%p4, %r133, 0;
	@%p4 bra 	$L__BB11_4;
$L__BB11_5:
	setp.eq.s32 	%p5, %r3, 0;
	@%p5 bra 	$L__BB11_14;
	and.b32 	%r15, %r36, 7;
	setp.lt.u32 	%p6, %r3, 8;
	@%p6 bra 	$L__BB11_8;
	add.s32 	%r93, %r139, %r2;
	mul.wide.s32 	%rd15, %r93, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.b32 	%r94, [%rd16];
	mul.wide.u32 	%rd17, %r139, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.b32 	%r95, [%rd18];
	fma.rn.ftz.f32 	%r96, %r94, %r95, %r147;
	ld.global.nc.b32 	%r97, [%rd16+4];
	ld.global.nc.b32 	%r98, [%rd18+4];
	fma.rn.ftz.f32 	%r99, %r97, %r98, %r96;
	ld.global.nc.b32 	%r100, [%rd16+8];
	ld.global.nc.b32 	%r101, [%rd18+8];
	fma.rn.ftz.f32 	%r102, %r100, %r101, %r99;
	ld.global.nc.b32 	%r103, [%rd16+12];
	ld.global.nc.b32 	%r104, [%rd18+12];
	fma.rn.ftz.f32 	%r105, %r103, %r104, %r102;
	ld.global.nc.b32 	%r106, [%rd16+16];
	ld.global.nc.b32 	%r107, [%rd18+16];
	fma.rn.ftz.f32 	%r108, %r106, %r107, %r105;
	ld.global.nc.b32 	%r109, [%rd16+20];
	ld.global.nc.b32 	%r110, [%rd18+20];
	fma.rn.ftz.f32 	%r111, %r109, %r110, %r108;
	ld.global.nc.b32 	%r112, [%rd16+24];
	ld.global.nc.b32 	%r113, [%rd18+24];
	fma.rn.ftz.f32 	%r114, %r112, %r113, %r111;
	ld.global.nc.b32 	%r115, [%rd16+28];
	ld.global.nc.b32 	%r116, [%rd18+28];
	fma.rn.ftz.f32 	%r147, %r115, %r116, %r114;
	add.s32 	%r139, %r139, 8;
$L__BB11_8:
	setp.eq.s32 	%p7, %r15, 0;
	@%p7 bra 	$L__BB11_14;
	and.b32 	%r21, %r36, 3;
	setp.lt.u32 	%p8, %r15, 4;
	@%p8 bra 	$L__BB11_11;
	add.s32 	%r118, %r139, %r2;
	mul.wide.s32 	%rd19, %r118, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.b32 	%r119, [%rd20];
	mul.wide.u32 	%rd21, %r139, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.nc.b32 	%r120, [%rd22];
	fma.rn.ftz.f32 	%r121, %r119, %r120, %r147;
	ld.global.nc.b32 	%r122, [%rd20+4];
	ld.global.nc.b32 	%r123, [%rd22+4];
	fma.rn.ftz.f32 	%r124, %r122, %r123, %r121;
	ld.global.nc.b32 	%r125, [%rd20+8];
	ld.global.nc.b32 	%r126, [%rd22+8];
	fma.rn.ftz.f32 	%r127, %r125, %r126, %r124;
	ld.global.nc.b32 	%r128, [%rd20+12];
	ld.global.nc.b32 	%r129, [%rd22+12];
	fma.rn.ftz.f32 	%r147, %r128, %r129, %r127;
	add.s32 	%r139, %r139, 4;
$L__BB11_11:
	setp.eq.s32 	%p9, %r21, 0;
	@%p9 bra 	$L__BB11_14;
	mul.wide.u32 	%rd23, %r139, 4;
	add.s64 	%rd30, %rd1, %rd23;
	add.s32 	%r145, %r139, %r2;
	neg.s32 	%r144, %r21;
$L__BB11_13:
	.pragma "nounroll";
	mul.wide.s32 	%rd24, %r145, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.b32 	%r130, [%rd25];
	ld.global.nc.b32 	%r131, [%rd30];
	fma.rn.ftz.f32 	%r147, %r130, %r131, %r147;
	add.s64 	%rd30, %rd30, 4;
	add.s32 	%r145, %r145, 1;
	add.s32 	%r144, %r144, 1;
	setp.ne.s32 	%p10, %r144, 0;
	@%p10 bra 	$L__BB11_13;
$L__BB11_14:
	cvta.to.global.u64 	%rd26, %rd10;
	mul.wide.s32 	%rd27, %r1, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.b32 	[%rd28], %r147;
$L__BB11_15:
	ret;

}
	// .globl	normalize_eigenvector_centrality
.visible .entry normalize_eigenvector_centrality(
	.param .u64 .ptr .align 1 normalize_eigenvector_centrality_param_0,
	.param .f32 normalize_eigenvector_centrality_param_1,
	.param .u32 normalize_eigenvector_centrality_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;

	ld.param.b64 	%rd1, [normalize_eigenvector_centrality_param_0];
	ld.param.b32 	%r2, [normalize_eigenvector_centrality_param_1];
	ld.param.b32 	%r3, [normalize_eigenvector_centrality_param_2];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	setp.leu.ftz.f32 	%p2, %r2, 0f2EDBE6FF;
	or.pred 	%p3, %p2, %p1;
	@%p3 bra 	$L__BB12_2;
	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.s32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.b32 	%r7, [%rd4];
	div.approx.ftz.f32 	%r8, %r7, %r2;
	st.global.b32 	[%rd4], %r8;
$L__BB12_2:
	ret;

}
	// .globl	fused_network_metrics
.visible .entry fused_network_metrics(
	.param .u64 .ptr .align 1 fused_network_metrics_param_0,
	.param .u64 .ptr .align 1 fused_network_metrics_param_1,
	.param .u64 .ptr .align 1 fused_network_metrics_param_2,
	.param .u64 .ptr .align 1 fused_network_metrics_param_3,
	.param .u32 fused_network_metrics_param_4,
	.param .f32 fused_network_metrics_param_5,
	.param .f32 fused_network_metrics_param_6
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<144>;
	.reg .b64 	%rd<43>;

	ld.param.b64 	%rd8, [fused_network_metrics_param_0];
	ld.param.b64 	%rd11, [fused_network_metrics_param_1];
	ld.param.b64 	%rd9, [fused_network_metrics_param_2];
	ld.param.b64 	%rd10, [fused_network_metrics_param_3];
	ld.param.b32 	%r35, [fused_network_metrics_param_4];
	ld.param.b32 	%r36, [fused_network_metrics_param_5];
	ld.param.b32 	%r37, [fused_network_metrics_param_6];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r38, %ctaid.y;
	mov.u32 	%r39, %ntid.y;
	mov.u32 	%r40, %tid.y;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	mov.u32 	%r41, %ctaid.x;
	mov.u32 	%r42, %ntid.x;
	mov.u32 	%r43, %tid.x;
	mad.lo.s32 	%r2, %r41, %r42, %r43;
	max.s32 	%r44, %r1, %r2;
	setp.ge.s32 	%p1, %r44, %r35;
	mov.b32 	%r129, 0f00000000;
	@%p1 bra 	$L__BB13_18;
	setp.eq.s32 	%p2, %r1, %r2;
	@%p2 bra 	$L__BB13_4;
	cvta.to.global.u64 	%rd12, %rd8;
	mul.lo.s32 	%r47, %r1, 3;
	mul.wide.u32 	%rd13, %r47, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.b32 	%r48, [%rd14];
	mul.lo.s32 	%r49, %r2, 3;
	mul.wide.s32 	%rd15, %r49, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.b32 	%r50, [%rd16];
	sub.ftz.f32 	%r51, %r48, %r50;
	ld.global.nc.b32 	%r52, [%rd14+4];
	ld.global.nc.b32 	%r53, [%rd16+4];
	sub.ftz.f32 	%r54, %r52, %r53;
	ld.global.nc.b32 	%r55, [%rd14+8];
	ld.global.nc.b32 	%r56, [%rd16+8];
	sub.ftz.f32 	%r57, %r55, %r56;
	mul.ftz.f32 	%r58, %r54, %r54;
	fma.rn.ftz.f32 	%r59, %r51, %r51, %r58;
	fma.rn.ftz.f32 	%r3, %r57, %r57, %r59;
	setp.geu.ftz.f32 	%p3, %r3, %r36;
	@%p3 bra 	$L__BB13_4;
	neg.ftz.f32 	%r60, %r3;
	div.approx.ftz.f32 	%r61, %r60, %r37;
	mul.ftz.f32 	%r62, %r61, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r129, %r62;
$L__BB13_4:
	mul.lo.s32 	%r6, %r35, %r1;
	add.s32 	%r63, %r6, %r2;
	mul.wide.s32 	%rd17, %r63, 4;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.b32 	[%rd18], %r129;
	bar.sync 	0;
	setp.ne.s32 	%p4, %r2, 0;
	@%p4 bra 	$L__BB13_18;
	and.b32 	%r7, %r35, 15;
	setp.lt.u32 	%p5, %r35, 16;
	mov.b32 	%r143, 0f00000000;
	mov.b32 	%r136, 0;
	@%p5 bra 	$L__BB13_8;
	and.b32 	%r136, %r35, 2147483632;
	neg.s32 	%r130, %r136;
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd20, %rd19, %rd1;
	add.s64 	%rd41, %rd20, 32;
	mov.b32 	%r143, 0f00000000;
$L__BB13_7:
	.pragma "nounroll";
	ld.global.b32 	%r68, [%rd41+-32];
	add.ftz.f32 	%r69, %r143, %r68;
	ld.global.b32 	%r70, [%rd41+-28];
	add.ftz.f32 	%r71, %r69, %r70;
	ld.global.b32 	%r72, [%rd41+-24];
	add.ftz.f32 	%r73, %r71, %r72;
	ld.global.b32 	%r74, [%rd41+-20];
	add.ftz.f32 	%r75, %r73, %r74;
	ld.global.b32 	%r76, [%rd41+-16];
	add.ftz.f32 	%r77, %r75, %r76;
	ld.global.b32 	%r78, [%rd41+-12];
	add.ftz.f32 	%r79, %r77, %r78;
	ld.global.b32 	%r80, [%rd41+-8];
	add.ftz.f32 	%r81, %r79, %r80;
	ld.global.b32 	%r82, [%rd41+-4];
	add.ftz.f32 	%r83, %r81, %r82;
	ld.global.b32 	%r84, [%rd41];
	add.ftz.f32 	%r85, %r83, %r84;
	ld.global.b32 	%r86, [%rd41+4];
	add.ftz.f32 	%r87, %r85, %r86;
	ld.global.b32 	%r88, [%rd41+8];
	add.ftz.f32 	%r89, %r87, %r88;
	ld.global.b32 	%r90, [%rd41+12];
	add.ftz.f32 	%r91, %r89, %r90;
	ld.global.b32 	%r92, [%rd41+16];
	add.ftz.f32 	%r93, %r91, %r92;
	ld.global.b32 	%r94, [%rd41+20];
	add.ftz.f32 	%r95, %r93, %r94;
	ld.global.b32 	%r96, [%rd41+24];
	add.ftz.f32 	%r97, %r95, %r96;
	ld.global.b32 	%r98, [%rd41+28];
	add.ftz.f32 	%r143, %r97, %r98;
	add.s32 	%r130, %r130, 16;
	add.s64 	%rd41, %rd41, 64;
	setp.ne.s32 	%p6, %r130, 0;
	@%p6 bra 	$L__BB13_7;
$L__BB13_8:
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB13_17;
	and.b32 	%r17, %r35, 7;
	setp.lt.u32 	%p8, %r7, 8;
	@%p8 bra 	$L__BB13_11;
	add.s32 	%r100, %r136, %r6;
	mul.wide.u32 	%rd21, %r100, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.b32 	%r101, [%rd22];
	add.ftz.f32 	%r102, %r143, %r101;
	cvt.u64.u32 	%rd23, %r6;
	cvt.u64.u32 	%rd24, %r136;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.b32 	%r103, [%rd27+4];
	add.ftz.f32 	%r104, %r102, %r103;
	ld.global.b32 	%r105, [%rd27+8];
	add.ftz.f32 	%r106, %r104, %r105;
	ld.global.b32 	%r107, [%rd27+12];
	add.ftz.f32 	%r108, %r106, %r107;
	ld.global.b32 	%r109, [%rd27+16];
	add.ftz.f32 	%r110, %r108, %r109;
	ld.global.b32 	%r111, [%rd27+20];
	add.ftz.f32 	%r112, %r110, %r111;
	ld.global.b32 	%r113, [%rd27+24];
	add.ftz.f32 	%r114, %r112, %r113;
	ld.global.b32 	%r115, [%rd27+28];
	add.ftz.f32 	%r143, %r114, %r115;
	add.s32 	%r136, %r136, 8;
$L__BB13_11:
	setp.eq.s32 	%p9, %r17, 0;
	@%p9 bra 	$L__BB13_17;
	and.b32 	%r23, %r35, 3;
	setp.lt.u32 	%p10, %r17, 4;
	@%p10 bra 	$L__BB13_14;
	add.s32 	%r117, %r136, %r6;
	mul.wide.u32 	%rd28, %r117, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.b32 	%r118, [%rd29];
	add.ftz.f32 	%r119, %r143, %r118;
	cvt.u64.u32 	%rd30, %r6;
	cvt.u64.u32 	%rd31, %r136;
	add.s64 	%rd32, %rd31, %rd30;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.b32 	%r120, [%rd34+4];
	add.ftz.f32 	%r121, %r119, %r120;
	ld.global.b32 	%r122, [%rd34+8];
	add.ftz.f32 	%r123, %r121, %r122;
	ld.global.b32 	%r124, [%rd34+12];
	add.ftz.f32 	%r143, %r123, %r124;
	add.s32 	%r136, %r136, 4;
$L__BB13_14:
	setp.eq.s32 	%p11, %r23, 0;
	@%p11 bra 	$L__BB13_17;
	add.s32 	%r125, %r136, %r6;
	mul.wide.u32 	%rd35, %r125, 4;
	add.s64 	%rd42, %rd1, %rd35;
	neg.s32 	%r141, %r23;
$L__BB13_16:
	.pragma "nounroll";
	ld.global.b32 	%r126, [%rd42];
	add.ftz.f32 	%r143, %r143, %r126;
	add.s64 	%rd42, %rd42, 4;
	add.s32 	%r141, %r141, 1;
	setp.ne.s32 	%p12, %r141, 0;
	@%p12 bra 	$L__BB13_16;
$L__BB13_17:
	cvta.to.global.u64 	%rd36, %rd9;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	st.global.b32 	[%rd38], %r143;
	setp.gt.ftz.f32 	%p13, %r143, 0f2EDBE6FF;
	selp.f32 	%r127, %r143, 0f00000000, %p13;
	cvta.to.global.u64 	%rd39, %rd10;
	add.s64 	%rd40, %rd39, %rd37;
	st.global.b32 	[%rd40], %r127;
$L__BB13_18:
	ret;

}
