Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:14:18 2024
| Host         : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
| Design       : finn_design_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 26807 |     0 |          0 |    230400 | 11.63 |
|   LUT as Logic             | 25342 |     0 |          0 |    230400 | 11.00 |
|   LUT as Memory            |  1465 |     0 |          0 |    101760 |  1.44 |
|     LUT as Distributed RAM |   642 |     0 |            |           |       |
|     LUT as Shift Register  |   823 |     0 |            |           |       |
| CLB Registers              | 45377 |     0 |          0 |    460800 |  9.85 |
|   Register as Flip Flop    | 45377 |     0 |          0 |    460800 |  9.85 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   603 |     0 |          0 |     28800 |  2.09 |
| F7 Muxes                   |   272 |     0 |          0 |    115200 |  0.24 |
| F8 Muxes                   |    48 |     0 |          0 |     57600 |  0.08 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 568   |          Yes |         Set |            - |
| 44809 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5920 |     0 |          0 |     28800 | 20.56 |
|   CLBL                                     |  3139 |     0 |            |           |       |
|   CLBM                                     |  2781 |     0 |            |           |       |
| LUT as Logic                               | 25342 |     0 |          0 |    230400 | 11.00 |
|   using O5 output only                     |   460 |       |            |           |       |
|   using O6 output only                     | 19855 |       |            |           |       |
|   using O5 and O6                          |  5027 |       |            |           |       |
| LUT as Memory                              |  1465 |     0 |          0 |    101760 |  1.44 |
|   LUT as Distributed RAM                   |   642 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   578 |       |            |           |       |
|     using O5 and O6                        |    64 |       |            |           |       |
|   LUT as Shift Register                    |   823 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   823 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 45377 |     0 |          0 |    460800 |  9.85 |
|   Register driven from within the CLB      | 23866 |       |            |           |       |
|   Register driven from outside the CLB     | 21511 |       |            |           |       |
|     LUT in front of the register is unused | 16294 |       |            |           |       |
|     LUT in front of the register is used   |  5217 |       |            |           |       |
| Unique Control Sets                        |   582 |       |          0 |     57600 |  1.01 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  205 |     0 |          0 |       312 | 65.71 |
|   RAMB36/FIFO*    |  175 |     0 |          0 |       312 | 56.09 |
|     RAMB36E2 only |  175 |       |            |           |       |
|   RAMB18          |   60 |     0 |          0 |       624 |  9.62 |
|     RAMB18E2 only |   60 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  138 |     0 |          0 |      1728 |  7.99 |
|   DSP48E2 only |  138 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   30 |     0 |          0 |       360 |  8.33 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |   15 |     0 |          0 |        24 | 62.50 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |   15 |     0 |          0 |        24 | 62.50 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       208 |  0.48 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       144 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 44809 |            Register |
| LUT5     |  9873 |                 CLB |
| LUT4     |  8456 |                 CLB |
| LUT3     |  6956 |                 CLB |
| LUT6     |  3090 |                 CLB |
| LUT2     |  1831 |                 CLB |
| SRLC32E  |   752 |                 CLB |
| CARRY8   |   603 |                 CLB |
| FDSE     |   568 |            Register |
| RAMD64E  |   530 |                 CLB |
| MUXF7    |   272 |                 CLB |
| RAMB36E2 |   175 |            BLOCKRAM |
| LUT1     |   163 |                 CLB |
| DSP48E2  |   138 |          Arithmetic |
| RAMD32   |   110 |                 CLB |
| SRL16E   |    71 |                 CLB |
| RAMB18E2 |    60 |            BLOCKRAM |
| RAMS64E  |    48 |                 CLB |
| MUXF8    |    48 |                 CLB |
| INBUF    |    20 |                 I/O |
| IBUFCTRL |    20 |              Others |
| RAMS32   |    18 |                 CLB |
| OBUF     |    10 |                 I/O |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------------+------+
|                     Ref Name                     | Used |
+--------------------------------------------------+------+
| finn_design_fifo_8                               |    1 |
| finn_design_fifo_7                               |    1 |
| finn_design_fifo_6                               |    1 |
| finn_design_fifo_5                               |    1 |
| finn_design_fifo_4                               |    1 |
| finn_design_fifo_3                               |    1 |
| finn_design_fifo_2                               |    1 |
| finn_design_fifo_1                               |    1 |
| finn_design_fifo_0                               |    1 |
| finn_design_Thresholding_rtl_8_0                 |    1 |
| finn_design_Thresholding_rtl_7_0                 |    1 |
| finn_design_Thresholding_rtl_6_0                 |    1 |
| finn_design_Thresholding_rtl_5_0                 |    1 |
| finn_design_Thresholding_rtl_4_0                 |    1 |
| finn_design_Thresholding_rtl_3_0                 |    1 |
| finn_design_Thresholding_rtl_2_0                 |    1 |
| finn_design_Thresholding_rtl_1_0                 |    1 |
| finn_design_Thresholding_rtl_0_0                 |    1 |
| finn_design_StreamingMaxPool_hls_6_0             |    1 |
| finn_design_StreamingMaxPool_hls_5_0             |    1 |
| finn_design_StreamingMaxPool_hls_4_0             |    1 |
| finn_design_StreamingMaxPool_hls_3_0             |    1 |
| finn_design_StreamingMaxPool_hls_2_0             |    1 |
| finn_design_StreamingMaxPool_hls_1_0             |    1 |
| finn_design_StreamingMaxPool_hls_0_0             |    1 |
| finn_design_StreamingFIFO_rtl_9_0                |    1 |
| finn_design_StreamingFIFO_rtl_8_0                |    1 |
| finn_design_StreamingFIFO_rtl_7_0                |    1 |
| finn_design_StreamingFIFO_rtl_6_4_0              |    1 |
| finn_design_StreamingFIFO_rtl_66_0               |    1 |
| finn_design_StreamingFIFO_rtl_65_0               |    1 |
| finn_design_StreamingFIFO_rtl_64_0               |    1 |
| finn_design_StreamingFIFO_rtl_63_0               |    1 |
| finn_design_StreamingFIFO_rtl_62_0               |    1 |
| finn_design_StreamingFIFO_rtl_61_0               |    1 |
| finn_design_StreamingFIFO_rtl_60_0               |    1 |
| finn_design_StreamingFIFO_rtl_5_0                |    1 |
| finn_design_StreamingFIFO_rtl_59_0               |    1 |
| finn_design_StreamingFIFO_rtl_58_0               |    1 |
| finn_design_StreamingFIFO_rtl_57_0               |    1 |
| finn_design_StreamingFIFO_rtl_56_0               |    1 |
| finn_design_StreamingFIFO_rtl_55_0               |    1 |
| finn_design_StreamingFIFO_rtl_54_0               |    1 |
| finn_design_StreamingFIFO_rtl_53_0               |    1 |
| finn_design_StreamingFIFO_rtl_52_0               |    1 |
| finn_design_StreamingFIFO_rtl_51_0               |    1 |
| finn_design_StreamingFIFO_rtl_50_0               |    1 |
| finn_design_StreamingFIFO_rtl_49_0               |    1 |
| finn_design_StreamingFIFO_rtl_48_0               |    1 |
| finn_design_StreamingFIFO_rtl_47_0               |    1 |
| finn_design_StreamingFIFO_rtl_46_0               |    1 |
| finn_design_StreamingFIFO_rtl_45_0               |    1 |
| finn_design_StreamingFIFO_rtl_44_0               |    1 |
| finn_design_StreamingFIFO_rtl_43_0               |    1 |
| finn_design_StreamingFIFO_rtl_42_0               |    1 |
| finn_design_StreamingFIFO_rtl_41_0               |    1 |
| finn_design_StreamingFIFO_rtl_40_0               |    1 |
| finn_design_StreamingFIFO_rtl_3_3_0              |    1 |
| finn_design_StreamingFIFO_rtl_3_2_0              |    1 |
| finn_design_StreamingFIFO_rtl_39_0               |    1 |
| finn_design_StreamingFIFO_rtl_38_0               |    1 |
| finn_design_StreamingFIFO_rtl_37_0               |    1 |
| finn_design_StreamingFIFO_rtl_36_0               |    1 |
| finn_design_StreamingFIFO_rtl_35_0               |    1 |
| finn_design_StreamingFIFO_rtl_34_0               |    1 |
| finn_design_StreamingFIFO_rtl_33_0               |    1 |
| finn_design_StreamingFIFO_rtl_32_0               |    1 |
| finn_design_StreamingFIFO_rtl_31_0               |    1 |
| finn_design_StreamingFIFO_rtl_30_0               |    1 |
| finn_design_StreamingFIFO_rtl_2_1_0              |    1 |
| finn_design_StreamingFIFO_rtl_29_0               |    1 |
| finn_design_StreamingFIFO_rtl_28_0               |    1 |
| finn_design_StreamingFIFO_rtl_27_0               |    1 |
| finn_design_StreamingFIFO_rtl_26_0               |    1 |
| finn_design_StreamingFIFO_rtl_25_0               |    1 |
| finn_design_StreamingFIFO_rtl_24_0               |    1 |
| finn_design_StreamingFIFO_rtl_23_0               |    1 |
| finn_design_StreamingFIFO_rtl_22_0               |    1 |
| finn_design_StreamingFIFO_rtl_21_0               |    1 |
| finn_design_StreamingFIFO_rtl_20_0               |    1 |
| finn_design_StreamingFIFO_rtl_1_1_0              |    1 |
| finn_design_StreamingFIFO_rtl_19_0               |    1 |
| finn_design_StreamingFIFO_rtl_18_0               |    1 |
| finn_design_StreamingFIFO_rtl_17_0               |    1 |
| finn_design_StreamingFIFO_rtl_16_0               |    1 |
| finn_design_StreamingFIFO_rtl_15_0               |    1 |
| finn_design_StreamingFIFO_rtl_14_0               |    1 |
| finn_design_StreamingFIFO_rtl_13_0               |    1 |
| finn_design_StreamingFIFO_rtl_12_0               |    1 |
| finn_design_StreamingFIFO_rtl_11_0               |    1 |
| finn_design_StreamingFIFO_rtl_10_0               |    1 |
| finn_design_StreamingFIFO_rtl_0_0                |    1 |
| finn_design_StreamingDataWidthConverter_rtl_9_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_8_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_7_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_6_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_5_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_4_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_3_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_2_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_23_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_22_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_21_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_20_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_1_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_19_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_18_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_17_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_16_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_15_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_14_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_13_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_12_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_11_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_10_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_0_0  |    1 |
| finn_design_MVAU_rtl_9_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_9_0                         |    1 |
| finn_design_MVAU_rtl_8_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_8_0                         |    1 |
| finn_design_MVAU_rtl_7_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_7_0                         |    1 |
| finn_design_MVAU_rtl_6_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_6_0                         |    1 |
| finn_design_MVAU_rtl_5_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_5_0                         |    1 |
| finn_design_MVAU_rtl_4_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_4_0                         |    1 |
| finn_design_MVAU_rtl_3_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_3_0                         |    1 |
| finn_design_MVAU_rtl_2_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_2_0                         |    1 |
| finn_design_MVAU_rtl_1_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_1_0                         |    1 |
| finn_design_MVAU_rtl_0_wstrm_0                   |    1 |
| finn_design_MVAU_rtl_0_0                         |    1 |
| finn_design_LabelSelect_hls_0_0                  |    1 |
| finn_design_FMPadding_rtl_6_0                    |    1 |
| finn_design_FMPadding_rtl_5_0                    |    1 |
| finn_design_FMPadding_rtl_4_0                    |    1 |
| finn_design_FMPadding_rtl_3_0                    |    1 |
| finn_design_FMPadding_rtl_2_0                    |    1 |
| finn_design_FMPadding_rtl_1_0                    |    1 |
| finn_design_FMPadding_rtl_0_0                    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_6_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_5_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_4_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_3_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_2_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_1_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_0_0    |    1 |
| finn_design_ChannelwiseOp_hls_0_0                |    1 |
+--------------------------------------------------+------+


