<h1>SDRAM Controller for Micron MT48LC4M16A2 with VGA Display Interface</h1>

<h2>Overview</h2>
<p>
  This project implements an SDRAM controller for the Micron MT48LC4M16A2 chip, interfaced with a VGA display for visual output. The system uses a Phase-Locked Loop (PLL) to generate a 167 MHz clock from a 50 MHz system clock to meet the timing requirements of the SDRAM. Additionally, the project includes UART communication for external data transmission and reception, and utility modules for binary-to-Gray code and Gray-to-binary conversion for efficient data transmission.
</p>

<h2>Components</h2>

<h3>1. SDRAM Controller (<code>sdram.v</code>)</h3>
<p>
  This module handles read/write operations to the Micron MT48LC4M16A2 SDRAM chip. It ensures that the SDRAM is refreshed periodically and manages the interface between the FPGA and the SDRAM. The controller supports both burst and single access modes.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk</code>: 167 MHz clock generated by the PLL.</li>
    <li><code>addr</code>: Memory address for read/write operations.</li>
    <li><code>data_in</code>: Data to write into SDRAM.</li>
    <li><code>we</code>: Write enable signal.</li>
  </ul>
  <li><strong>Outputs:</strong></li>
  <ul>
    <li><code>data_out</code>: Data read from SDRAM.</li>
    <li><code>sdram_interface_pins</code>: The signals to control the SDRAM (e.g., <code>RAS</code>, <code>CAS</code>, <code>WE</code>, <code>CLK</code>).</li>
  </ul>
</ul>

<h3>2. VGA Display Controller (<code>vga.v</code>)</h3>
<p>
  The VGA controller manages the display of data stored in the SDRAM on a VGA display. It reads pixel data from SDRAM and drives the RGB signals to generate a display with a resolution of 800x600 pixels.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk</code>: System clock.</li>
    <li><code>data_in</code>: Pixel data to display (from SDRAM).</li>
  </ul>
  <li><strong>Outputs:</strong></li>
  <ul>
    <li><code>vga_r</code>, <code>vga_g</code>, <code>vga_b</code>: Red, Green, Blue signals for VGA output.</li>
    <li><code>vga_hsync</code>, <code>vga_vsync</code>: Horizontal and vertical sync signals for VGA.</li>
  </ul>
</ul>

<h3>3. PLL Clock Generation (<code>pll.v</code>)</h3>
<p>
  A Phase-Locked Loop (PLL) module is used to generate a 167 MHz clock signal from the system's 50 MHz clock to meet the SDRAM's timing requirements.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk_50mhz</code>: 50 MHz system clock.</li>
  </ul>
  <li><strong>Outputs:</strong></li>
  <ul>
    <li><code>clk_167mhz</code>: 167 MHz clock for SDRAM communication.</li>
  </ul>
</ul>

<h3>4. UART Transmitter (<code>uart_tx.v</code>)</h3>
<p>
  The UART transmitter sends 8-bit data to an external device over a serial connection. This module is used to transmit data to/from the SDRAM and VGA display for debugging or external communication.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk</code>: System clock.</li>
    <li><code>tx_start</code>: Signal to start transmission.</li>
    <li><code>data_in</code>: 8-bit parallel data input.</li>
    <li><code>baud_clk</code>: Baud rate clock signal.</li>
  </ul>
  <li><strong>Output:</strong></li>
  <ul>
    <li><code>tx_pin</code>: UART transmit pin (serial output).</li>
  </ul>
</ul>

<h3>5. UART Receiver (<code>uart_rx.v</code>)</h3>
<p>
  The UART receiver listens for incoming serial data and converts it to an 8-bit parallel format. This allows external devices to send commands or data to the SDRAM or control the VGA display.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk</code>: System clock.</li>
    <li><code>rx_pin</code>: UART receive pin (serial input).</li>
    <li><code>baud_clk</code>: Baud rate clock signal.</li>
  </ul>
  <li><strong>Outputs:</strong></li>
  <ul>
    <li><code>data_out</code>: 8-bit parallel data output.</li>
    <li><code>rx_ready</code>: Signal indicating that received data is ready.</li>
  </ul>
</ul>

<h3>6. Baud Rate Generator (<code>baud_gen.v</code>)</h3>
<p>
  The baud rate generator produces the <code>baud_clk</code> signal for UART communication. The baud rate is set to 9600 bps based on a clock division factor of the 50 MHz system clock.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>clk</code>: System clock.</li>
    <li><code>reset</code>: Reset signal.</li>
  </ul>
  <li><strong>Output:</strong></li>
  <ul>
    <li><code>baud_clk</code>: Baud rate clock signal.</li>
  </ul>
</ul>

<h3>7. Binary-to-Gray Code and Gray-to-Binary Converter <code>gray.v</code></h3>
<p>
  These utility modules convert binary data to Gray code and vice versa. This is useful for error reduction in asynchronous communication.
</p>
<ul>
  <li><strong>Inputs:</strong></li>
  <ul>
    <li><code>binary</code>: 9-bit binary input for <code>grc</code>.</li>
    <li><code>gray</code>: 9-bit Gray code input for <code>pcg</code>.</li>
  </ul>
  <li><strong>Outputs:</strong></li>
  <ul>
    <li><code>gray</code>: 9-bit Gray code output for <code>grc</code>.</li>
    <li><code>binary</code>: 9-bit binary output for <code>pcg</code>.</li>
  </ul>
</ul>

<h2>How It Works</h2>
<ul>
  <li><strong>SDRAM Communication:</strong> The <code>sdram_controller</code> module handles all communication with the Micron MT48LC4M16A2 SDRAM chip, managing read, write, and refresh operations. The 167 MHz clock generated by the PLL ensures that the SDRAM meets its timing constraints. Data from the SDRAM is used as the source for display on the VGA screen.</li>
  <li><strong>VGA Display Output:</strong> The <code>vga_controller</code> module reads pixel data from SDRAM and outputs the corresponding RGB values to the VGA display. The display resolution is 800x600 pixels, and synchronization signals (horizontal and vertical sync) are generated to match the VGA standard.</li>
  <li><strong>PLL for Clock Generation:</strong> The PLL module takes the systemâ€™s 50 MHz clock and generates a 167 MHz clock signal required by the SDRAM.</li>
  <li><strong>UART Communication:</strong> The <code>uart_tx</code> and <code>uart_rx</code> modules enable communication between the FPGA and an external device. This can be used to send or receive data to/from the SDRAM or to control the VGA display.</li>
  <li><strong>Baud Rate Generation:</strong> The <code>baud_gen</code> module ensures accurate UART communication by generating the appropriate clock signal for a baud rate of 9600 bps.</li>
  <li><strong>Binary-Gray Code Conversion:</strong> The <code>grc</code> module converts binary data to Gray code to improve communication reliability, and the <code>pcg</code> module converts it back to binary for further processing.</li>
</ul>

<h2>Features</h2>
<ul>
  <li>SDRAM controller supporting the Micron MT48LC4M16A2 chip with a 167 MHz clock (generated by PLL).</li>
  <li>VGA output at 800x600 resolution, displaying data stored in SDRAM.</li>
  <li>UART communication for external control and debugging.</li>
  <li>Baud rate generation for accurate UART communication.</li>
  <li>Binary-to-Gray and Gray-to-Binary conversion for efficient data handling.</li>
  <li>Modular design for easy integration and expansion.</li>
</ul>

