<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trinityd.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/trinityd.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/trinityd.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='trinityd.h.html'>trinityd.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: trinityd.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2012 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * Authors: Alex Deucher</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/_TRINITYD_H_">_TRINITYD_H_</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/_TRINITYD_H_" data-ref="_M/_TRINITYD_H_">_TRINITYD_H_</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* pm registers */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* cg */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_0" data-ref="_M/CG_CGTT_LOCAL_0">CG_CGTT_LOCAL_0</dfn>                                 0x0</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_1" data-ref="_M/CG_CGTT_LOCAL_1">CG_CGTT_LOCAL_1</dfn>                                 0x1</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* smc */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_0_CNTL_0" data-ref="_M/SMU_SCLK_DPM_STATE_0_CNTL_0">SMU_SCLK_DPM_STATE_0_CNTL_0</dfn>                     0x1f000</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/STATE_VALID" data-ref="_M/STATE_VALID">STATE_VALID</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/STATE_VALID_MASK" data-ref="_M/STATE_VALID_MASK">STATE_VALID_MASK</dfn>                         (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/STATE_VALID_SHIFT" data-ref="_M/STATE_VALID_SHIFT">STATE_VALID_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/CLK_DIVIDER" data-ref="_M/CLK_DIVIDER">CLK_DIVIDER</dfn>(x)                           ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="41">41</th><td><u>#       define <dfn class="macro" id="_M/CLK_DIVIDER_MASK" data-ref="_M/CLK_DIVIDER_MASK">CLK_DIVIDER_MASK</dfn>                         (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/CLK_DIVIDER_SHIFT" data-ref="_M/CLK_DIVIDER_SHIFT">CLK_DIVIDER_SHIFT</dfn>                        8</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/VID" data-ref="_M/VID">VID</dfn>(x)                                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/VID_MASK" data-ref="_M/VID_MASK">VID_MASK</dfn>                                 (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/VID_SHIFT" data-ref="_M/VID_SHIFT">VID_SHIFT</dfn>                                16</u></td></tr>
<tr><th id="46">46</th><td><u>#       define <dfn class="macro" id="_M/LVRT" data-ref="_M/LVRT">LVRT</dfn>(x)                                  ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/LVRT_MASK" data-ref="_M/LVRT_MASK">LVRT_MASK</dfn>                                (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="48">48</th><td><u>#       define <dfn class="macro" id="_M/LVRT_SHIFT" data-ref="_M/LVRT_SHIFT">LVRT_SHIFT</dfn>                               24</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_0_CNTL_1" data-ref="_M/SMU_SCLK_DPM_STATE_0_CNTL_1">SMU_SCLK_DPM_STATE_0_CNTL_1</dfn>                     0x1f004</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/DS_DIV" data-ref="_M/DS_DIV">DS_DIV</dfn>(x)                                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="51">51</th><td><u>#       define <dfn class="macro" id="_M/DS_DIV_MASK" data-ref="_M/DS_DIV_MASK">DS_DIV_MASK</dfn>                              (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="52">52</th><td><u>#       define <dfn class="macro" id="_M/DS_DIV_SHIFT" data-ref="_M/DS_DIV_SHIFT">DS_DIV_SHIFT</dfn>                             0</u></td></tr>
<tr><th id="53">53</th><td><u>#       define <dfn class="macro" id="_M/DS_SH_DIV" data-ref="_M/DS_SH_DIV">DS_SH_DIV</dfn>(x)                             ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="54">54</th><td><u>#       define <dfn class="macro" id="_M/DS_SH_DIV_MASK" data-ref="_M/DS_SH_DIV_MASK">DS_SH_DIV_MASK</dfn>                           (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="55">55</th><td><u>#       define <dfn class="macro" id="_M/DS_SH_DIV_SHIFT" data-ref="_M/DS_SH_DIV_SHIFT">DS_SH_DIV_SHIFT</dfn>                          8</u></td></tr>
<tr><th id="56">56</th><td><u>#       define <dfn class="macro" id="_M/DISPLAY_WM" data-ref="_M/DISPLAY_WM">DISPLAY_WM</dfn>(x)                            ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="57">57</th><td><u>#       define <dfn class="macro" id="_M/DISPLAY_WM_MASK" data-ref="_M/DISPLAY_WM_MASK">DISPLAY_WM_MASK</dfn>                          (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="58">58</th><td><u>#       define <dfn class="macro" id="_M/DISPLAY_WM_SHIFT" data-ref="_M/DISPLAY_WM_SHIFT">DISPLAY_WM_SHIFT</dfn>                         16</u></td></tr>
<tr><th id="59">59</th><td><u>#       define <dfn class="macro" id="_M/VCE_WM" data-ref="_M/VCE_WM">VCE_WM</dfn>(x)                                ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="60">60</th><td><u>#       define <dfn class="macro" id="_M/VCE_WM_MASK" data-ref="_M/VCE_WM_MASK">VCE_WM_MASK</dfn>                              (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="61">61</th><td><u>#       define <dfn class="macro" id="_M/VCE_WM_SHIFT" data-ref="_M/VCE_WM_SHIFT">VCE_WM_SHIFT</dfn>                             24</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_0_CNTL_3" data-ref="_M/SMU_SCLK_DPM_STATE_0_CNTL_3">SMU_SCLK_DPM_STATE_0_CNTL_3</dfn>                     0x1f00c</u></td></tr>
<tr><th id="64">64</th><td><u>#       define <dfn class="macro" id="_M/GNB_SLOW" data-ref="_M/GNB_SLOW">GNB_SLOW</dfn>(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="65">65</th><td><u>#       define <dfn class="macro" id="_M/GNB_SLOW_MASK" data-ref="_M/GNB_SLOW_MASK">GNB_SLOW_MASK</dfn>                            (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="66">66</th><td><u>#       define <dfn class="macro" id="_M/GNB_SLOW_SHIFT" data-ref="_M/GNB_SLOW_SHIFT">GNB_SLOW_SHIFT</dfn>                           0</u></td></tr>
<tr><th id="67">67</th><td><u>#       define <dfn class="macro" id="_M/FORCE_NBPS1" data-ref="_M/FORCE_NBPS1">FORCE_NBPS1</dfn>(x)                           ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="68">68</th><td><u>#       define <dfn class="macro" id="_M/FORCE_NBPS1_MASK" data-ref="_M/FORCE_NBPS1_MASK">FORCE_NBPS1_MASK</dfn>                         (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="69">69</th><td><u>#       define <dfn class="macro" id="_M/FORCE_NBPS1_SHIFT" data-ref="_M/FORCE_NBPS1_SHIFT">FORCE_NBPS1_SHIFT</dfn>                        8</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_0_AT" data-ref="_M/SMU_SCLK_DPM_STATE_0_AT">SMU_SCLK_DPM_STATE_0_AT</dfn>                         0x1f010</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/AT" data-ref="_M/AT">AT</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/AT_MASK" data-ref="_M/AT_MASK">AT_MASK</dfn>                                  (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="73">73</th><td><u>#       define <dfn class="macro" id="_M/AT_SHIFT" data-ref="_M/AT_SHIFT">AT_SHIFT</dfn>                                 0</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_0_PG_CNTL" data-ref="_M/SMU_SCLK_DPM_STATE_0_PG_CNTL">SMU_SCLK_DPM_STATE_0_PG_CNTL</dfn>                    0x1f014</u></td></tr>
<tr><th id="76">76</th><td><u>#       define <dfn class="macro" id="_M/PD_SCLK_DIVIDER" data-ref="_M/PD_SCLK_DIVIDER">PD_SCLK_DIVIDER</dfn>(x)                       ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="77">77</th><td><u>#       define <dfn class="macro" id="_M/PD_SCLK_DIVIDER_MASK" data-ref="_M/PD_SCLK_DIVIDER_MASK">PD_SCLK_DIVIDER_MASK</dfn>                     (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="78">78</th><td><u>#       define <dfn class="macro" id="_M/PD_SCLK_DIVIDER_SHIFT" data-ref="_M/PD_SCLK_DIVIDER_SHIFT">PD_SCLK_DIVIDER_SHIFT</dfn>                    16</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_STATE_1_CNTL_0" data-ref="_M/SMU_SCLK_DPM_STATE_1_CNTL_0">SMU_SCLK_DPM_STATE_1_CNTL_0</dfn>                     0x1f020</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_CNTL" data-ref="_M/SMU_SCLK_DPM_CNTL">SMU_SCLK_DPM_CNTL</dfn>                               0x1f100</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_EN" data-ref="_M/SCLK_DPM_EN">SCLK_DPM_EN</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="84">84</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_EN_MASK" data-ref="_M/SCLK_DPM_EN_MASK">SCLK_DPM_EN_MASK</dfn>                         (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="85">85</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_EN_SHIFT" data-ref="_M/SCLK_DPM_EN_SHIFT">SCLK_DPM_EN_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_BOOT_STATE" data-ref="_M/SCLK_DPM_BOOT_STATE">SCLK_DPM_BOOT_STATE</dfn>(x)                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="87">87</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_BOOT_STATE_MASK" data-ref="_M/SCLK_DPM_BOOT_STATE_MASK">SCLK_DPM_BOOT_STATE_MASK</dfn>                 (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="88">88</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_BOOT_STATE_SHIFT" data-ref="_M/SCLK_DPM_BOOT_STATE_SHIFT">SCLK_DPM_BOOT_STATE_SHIFT</dfn>                16</u></td></tr>
<tr><th id="89">89</th><td><u>#       define <dfn class="macro" id="_M/VOLTAGE_CHG_EN" data-ref="_M/VOLTAGE_CHG_EN">VOLTAGE_CHG_EN</dfn>(x)                        ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="90">90</th><td><u>#       define <dfn class="macro" id="_M/VOLTAGE_CHG_EN_MASK" data-ref="_M/VOLTAGE_CHG_EN_MASK">VOLTAGE_CHG_EN_MASK</dfn>                      (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="91">91</th><td><u>#       define <dfn class="macro" id="_M/VOLTAGE_CHG_EN_SHIFT" data-ref="_M/VOLTAGE_CHG_EN_SHIFT">VOLTAGE_CHG_EN_SHIFT</dfn>                     24</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_TT_CNTL" data-ref="_M/SMU_SCLK_DPM_TT_CNTL">SMU_SCLK_DPM_TT_CNTL</dfn>                            0x1f108</u></td></tr>
<tr><th id="94">94</th><td><u>#       define <dfn class="macro" id="_M/SCLK_TT_EN" data-ref="_M/SCLK_TT_EN">SCLK_TT_EN</dfn>(x)                            ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="95">95</th><td><u>#       define <dfn class="macro" id="_M/SCLK_TT_EN_MASK" data-ref="_M/SCLK_TT_EN_MASK">SCLK_TT_EN_MASK</dfn>                          (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="96">96</th><td><u>#       define <dfn class="macro" id="_M/SCLK_TT_EN_SHIFT" data-ref="_M/SCLK_TT_EN_SHIFT">SCLK_TT_EN_SHIFT</dfn>                         0</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/SMU_SCLK_DPM_TTT" data-ref="_M/SMU_SCLK_DPM_TTT">SMU_SCLK_DPM_TTT</dfn>                                0x1f10c</u></td></tr>
<tr><th id="98">98</th><td><u>#       define <dfn class="macro" id="_M/LT" data-ref="_M/LT">LT</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="99">99</th><td><u>#       define <dfn class="macro" id="_M/LT_MASK" data-ref="_M/LT_MASK">LT_MASK</dfn>                                  (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#       define <dfn class="macro" id="_M/LT_SHIFT" data-ref="_M/LT_SHIFT">LT_SHIFT</dfn>                                 0</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/HT" data-ref="_M/HT">HT</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="102">102</th><td><u>#       define <dfn class="macro" id="_M/HT_MASK" data-ref="_M/HT_MASK">HT_MASK</dfn>                                  (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="103">103</th><td><u>#       define <dfn class="macro" id="_M/HT_SHIFT" data-ref="_M/HT_SHIFT">HT_SHIFT</dfn>                                 16</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SMU_UVD_DPM_STATES" data-ref="_M/SMU_UVD_DPM_STATES">SMU_UVD_DPM_STATES</dfn>                              0x1f1a0</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SMU_UVD_DPM_CNTL" data-ref="_M/SMU_UVD_DPM_CNTL">SMU_UVD_DPM_CNTL</dfn>                                0x1f1a4</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SMU_S_PG_CNTL" data-ref="_M/SMU_S_PG_CNTL">SMU_S_PG_CNTL</dfn>                                   0x1f118</u></td></tr>
<tr><th id="109">109</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_EN" data-ref="_M/DS_PG_EN">DS_PG_EN</dfn>(x)                              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="110">110</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_EN_MASK" data-ref="_M/DS_PG_EN_MASK">DS_PG_EN_MASK</dfn>                            (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="111">111</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_EN_SHIFT" data-ref="_M/DS_PG_EN_SHIFT">DS_PG_EN_SHIFT</dfn>                           16</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/GFX_POWER_GATING_CNTL" data-ref="_M/GFX_POWER_GATING_CNTL">GFX_POWER_GATING_CNTL</dfn>                           0x1f38c</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/PDS_DIV" data-ref="_M/PDS_DIV">PDS_DIV</dfn>(x)                               ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="115">115</th><td><u>#       define <dfn class="macro" id="_M/PDS_DIV_MASK" data-ref="_M/PDS_DIV_MASK">PDS_DIV_MASK</dfn>                             (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="116">116</th><td><u>#       define <dfn class="macro" id="_M/PDS_DIV_SHIFT" data-ref="_M/PDS_DIV_SHIFT">PDS_DIV_SHIFT</dfn>                            0</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/SSSD" data-ref="_M/SSSD">SSSD</dfn>(x)                                  ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/SSSD_MASK" data-ref="_M/SSSD_MASK">SSSD_MASK</dfn>                                (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/SSSD_SHIFT" data-ref="_M/SSSD_SHIFT">SSSD_SHIFT</dfn>                               8</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PM_CONFIG" data-ref="_M/PM_CONFIG">PM_CONFIG</dfn>                                       0x1f428</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/SVI_Mode" data-ref="_M/SVI_Mode">SVI_Mode</dfn>                                 (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PM_I_CNTL_1" data-ref="_M/PM_I_CNTL_1">PM_I_CNTL_1</dfn>                                     0x1f464</u></td></tr>
<tr><th id="125">125</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM" data-ref="_M/SCLK_DPM">SCLK_DPM</dfn>(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_MASK" data-ref="_M/SCLK_DPM_MASK">SCLK_DPM_MASK</dfn>                            (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="127">127</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DPM_SHIFT" data-ref="_M/SCLK_DPM_SHIFT">SCLK_DPM_SHIFT</dfn>                           0</u></td></tr>
<tr><th id="128">128</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_CNTL" data-ref="_M/DS_PG_CNTL">DS_PG_CNTL</dfn>(x)                            ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="129">129</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_CNTL_MASK" data-ref="_M/DS_PG_CNTL_MASK">DS_PG_CNTL_MASK</dfn>                          (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="130">130</th><td><u>#       define <dfn class="macro" id="_M/DS_PG_CNTL_SHIFT" data-ref="_M/DS_PG_CNTL_SHIFT">DS_PG_CNTL_SHIFT</dfn>                         16</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PM_TP" data-ref="_M/PM_TP">PM_TP</dfn>                                           0x1f468</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/NB_PSTATE_CONFIG" data-ref="_M/NB_PSTATE_CONFIG">NB_PSTATE_CONFIG</dfn>                                0x1f5f8</u></td></tr>
<tr><th id="134">134</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsLo" data-ref="_M/Dpm0PgNbPsLo">Dpm0PgNbPsLo</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="135">135</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsLo_MASK" data-ref="_M/Dpm0PgNbPsLo_MASK">Dpm0PgNbPsLo_MASK</dfn>                        (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="136">136</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsLo_SHIFT" data-ref="_M/Dpm0PgNbPsLo_SHIFT">Dpm0PgNbPsLo_SHIFT</dfn>                       0</u></td></tr>
<tr><th id="137">137</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsHi" data-ref="_M/Dpm0PgNbPsHi">Dpm0PgNbPsHi</dfn>(x)                          ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="138">138</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsHi_MASK" data-ref="_M/Dpm0PgNbPsHi_MASK">Dpm0PgNbPsHi_MASK</dfn>                        (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="139">139</th><td><u>#       define <dfn class="macro" id="_M/Dpm0PgNbPsHi_SHIFT" data-ref="_M/Dpm0PgNbPsHi_SHIFT">Dpm0PgNbPsHi_SHIFT</dfn>                       2</u></td></tr>
<tr><th id="140">140</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsLo" data-ref="_M/DpmXNbPsLo">DpmXNbPsLo</dfn>(x)                            ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="141">141</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsLo_MASK" data-ref="_M/DpmXNbPsLo_MASK">DpmXNbPsLo_MASK</dfn>                          (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="142">142</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsLo_SHIFT" data-ref="_M/DpmXNbPsLo_SHIFT">DpmXNbPsLo_SHIFT</dfn>                         4</u></td></tr>
<tr><th id="143">143</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsHi" data-ref="_M/DpmXNbPsHi">DpmXNbPsHi</dfn>(x)                            ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="144">144</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsHi_MASK" data-ref="_M/DpmXNbPsHi_MASK">DpmXNbPsHi_MASK</dfn>                          (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="145">145</th><td><u>#       define <dfn class="macro" id="_M/DpmXNbPsHi_SHIFT" data-ref="_M/DpmXNbPsHi_SHIFT">DpmXNbPsHi_SHIFT</dfn>                         6</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/DC_CAC_VALUE" data-ref="_M/DC_CAC_VALUE">DC_CAC_VALUE</dfn>                                    0x1f908</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GPU_CAC_AVRG_CNTL" data-ref="_M/GPU_CAC_AVRG_CNTL">GPU_CAC_AVRG_CNTL</dfn>                               0x1f920</u></td></tr>
<tr><th id="150">150</th><td><u>#       define <dfn class="macro" id="_M/WINDOW_SIZE" data-ref="_M/WINDOW_SIZE">WINDOW_SIZE</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="151">151</th><td><u>#       define <dfn class="macro" id="_M/WINDOW_SIZE_MASK" data-ref="_M/WINDOW_SIZE_MASK">WINDOW_SIZE_MASK</dfn>                         (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="152">152</th><td><u>#       define <dfn class="macro" id="_M/WINDOW_SIZE_SHIFT" data-ref="_M/WINDOW_SIZE_SHIFT">WINDOW_SIZE_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CC_SMU_MISC_FUSES" data-ref="_M/CC_SMU_MISC_FUSES">CC_SMU_MISC_FUSES</dfn>                               0xe0001004</u></td></tr>
<tr><th id="155">155</th><td><u>#       define <dfn class="macro" id="_M/MinSClkDid" data-ref="_M/MinSClkDid">MinSClkDid</dfn>(x)                   ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="156">156</th><td><u>#       define <dfn class="macro" id="_M/MinSClkDid_MASK" data-ref="_M/MinSClkDid_MASK">MinSClkDid_MASK</dfn>                 (0x7f &lt;&lt; 2)</u></td></tr>
<tr><th id="157">157</th><td><u>#       define <dfn class="macro" id="_M/MinSClkDid_SHIFT" data-ref="_M/MinSClkDid_SHIFT">MinSClkDid_SHIFT</dfn>                2</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CC_SMU_TST_EFUSE1_MISC" data-ref="_M/CC_SMU_TST_EFUSE1_MISC">CC_SMU_TST_EFUSE1_MISC</dfn>                          0xe000101c</u></td></tr>
<tr><th id="160">160</th><td><u>#       define <dfn class="macro" id="_M/RB_BACKEND_DISABLE" data-ref="_M/RB_BACKEND_DISABLE">RB_BACKEND_DISABLE</dfn>(x)                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="161">161</th><td><u>#       define <dfn class="macro" id="_M/RB_BACKEND_DISABLE_MASK" data-ref="_M/RB_BACKEND_DISABLE_MASK">RB_BACKEND_DISABLE_MASK</dfn>                  (3 &lt;&lt; 16)</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/RB_BACKEND_DISABLE_SHIFT" data-ref="_M/RB_BACKEND_DISABLE_SHIFT">RB_BACKEND_DISABLE_SHIFT</dfn>                 16</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SMU_SCRATCH_A" data-ref="_M/SMU_SCRATCH_A">SMU_SCRATCH_A</dfn>                                   0xe0003024</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SMU_SCRATCH0" data-ref="_M/SMU_SCRATCH0">SMU_SCRATCH0</dfn>                                    0xe0003040</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* mmio */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SMC_INT_REQ" data-ref="_M/SMC_INT_REQ">SMC_INT_REQ</dfn>                                     0x220</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/SMC_MESSAGE_0" data-ref="_M/SMC_MESSAGE_0">SMC_MESSAGE_0</dfn>                                   0x22c</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SMC_RESP_0" data-ref="_M/SMC_RESP_0">SMC_RESP_0</dfn>                                      0x230</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x670</u></td></tr>
<tr><th id="175">175</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                0x678</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_DOWN_EN" data-ref="_M/DYN_PWR_DOWN_EN">DYN_PWR_DOWN_EN</dfn>                          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/RESET_BUSY_CNT" data-ref="_M/RESET_BUSY_CNT">RESET_BUSY_CNT</dfn>                           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="180">180</th><td><u>#       define <dfn class="macro" id="_M/RESET_SCLK_CNT" data-ref="_M/RESET_SCLK_CNT">RESET_SCLK_CNT</dfn>                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                       (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="183">183</th><td><u>#       define <dfn class="macro" id="_M/DYNAMIC_PM_EN" data-ref="_M/DYNAMIC_PM_EN">DYNAMIC_PM_EN</dfn>                            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                0x684</u></td></tr>
<tr><th id="186">186</th><td><u>#       define <dfn class="macro" id="_M/TARGET_STATE" data-ref="_M/TARGET_STATE">TARGET_STATE</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/TARGET_STATE_MASK" data-ref="_M/TARGET_STATE_MASK">TARGET_STATE_MASK</dfn>                        (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="188">188</th><td><u>#       define <dfn class="macro" id="_M/TARGET_STATE_SHIFT" data-ref="_M/TARGET_STATE_SHIFT">TARGET_STATE_SHIFT</dfn>                       0</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE" data-ref="_M/CURRENT_STATE">CURRENT_STATE</dfn>(x)                         ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_MASK" data-ref="_M/CURRENT_STATE_MASK">CURRENT_STATE_MASK</dfn>                       (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_SHIFT" data-ref="_M/CURRENT_STATE_SHIFT">CURRENT_STATE_SHIFT</dfn>                      4</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/CG_GIPOTS" data-ref="_M/CG_GIPOTS">CG_GIPOTS</dfn>                                       0x6d8</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT" data-ref="_M/CG_GIPOT">CG_GIPOT</dfn>(x)                              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_MASK" data-ref="_M/CG_GIPOT_MASK">CG_GIPOT_MASK</dfn>                            (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_SHIFT" data-ref="_M/CG_GIPOT_SHIFT">CG_GIPOT_SHIFT</dfn>                           16</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CG_PG_CTRL" data-ref="_M/CG_PG_CTRL">CG_PG_CTRL</dfn>                                      0x6e0</u></td></tr>
<tr><th id="199">199</th><td><u>#       define <dfn class="macro" id="_M/SP" data-ref="_M/SP">SP</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="200">200</th><td><u>#       define <dfn class="macro" id="_M/SP_MASK" data-ref="_M/SP_MASK">SP_MASK</dfn>                                  (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="201">201</th><td><u>#       define <dfn class="macro" id="_M/SP_SHIFT" data-ref="_M/SP_SHIFT">SP_SHIFT</dfn>                                 0</u></td></tr>
<tr><th id="202">202</th><td><u>#       define <dfn class="macro" id="_M/SU" data-ref="_M/SU">SU</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/SU_MASK" data-ref="_M/SU_MASK">SU_MASK</dfn>                                  (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/SU_SHIFT" data-ref="_M/SU_SHIFT">SU_SHIFT</dfn>                                 16</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/CG_MISC_REG" data-ref="_M/CG_MISC_REG">CG_MISC_REG</dfn>                                     0x708</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/CG_THERMAL_INT_CTRL" data-ref="_M/CG_THERMAL_INT_CTRL">CG_THERMAL_INT_CTRL</dfn>                             0x738</u></td></tr>
<tr><th id="209">209</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTH" data-ref="_M/DIG_THERM_INTH">DIG_THERM_INTH</dfn>(x)                        ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTH_MASK" data-ref="_M/DIG_THERM_INTH_MASK">DIG_THERM_INTH_MASK</dfn>                      (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="211">211</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTH_SHIFT" data-ref="_M/DIG_THERM_INTH_SHIFT">DIG_THERM_INTH_SHIFT</dfn>                     0</u></td></tr>
<tr><th id="212">212</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTL" data-ref="_M/DIG_THERM_INTL">DIG_THERM_INTL</dfn>(x)                        ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="213">213</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTL_MASK" data-ref="_M/DIG_THERM_INTL_MASK">DIG_THERM_INTL_MASK</dfn>                      (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="214">214</th><td><u>#       define <dfn class="macro" id="_M/DIG_THERM_INTL_SHIFT" data-ref="_M/DIG_THERM_INTL_SHIFT">DIG_THERM_INTL_SHIFT</dfn>                     8</u></td></tr>
<tr><th id="215">215</th><td><u>#       define <dfn class="macro" id="_M/THERM_INTH_MASK" data-ref="_M/THERM_INTH_MASK">THERM_INTH_MASK</dfn>                          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="216">216</th><td><u>#       define <dfn class="macro" id="_M/THERM_INTL_MASK" data-ref="_M/THERM_INTL_MASK">THERM_INTL_MASK</dfn>                          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/CG_CG_VOLTAGE_CNTL" data-ref="_M/CG_CG_VOLTAGE_CNTL">CG_CG_VOLTAGE_CNTL</dfn>                              0x770</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/EN" data-ref="_M/EN">EN</dfn>                                       (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/HW_REV" data-ref="_M/HW_REV">HW_REV</dfn>   					0x5564</u></td></tr>
<tr><th id="222">222</th><td><u>#       define <dfn class="macro" id="_M/ATI_REV_ID_MASK" data-ref="_M/ATI_REV_ID_MASK">ATI_REV_ID_MASK</dfn>                          (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="223">223</th><td><u>#       define <dfn class="macro" id="_M/ATI_REV_ID_SHIFT" data-ref="_M/ATI_REV_ID_SHIFT">ATI_REV_ID_SHIFT</dfn>                         28</u></td></tr>
<tr><th id="224">224</th><td><i>/* 0 = A0, 1 = A1, 2 = B0, 3 = C0, etc. */</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CGTS_SM_CTRL_REG" data-ref="_M/CGTS_SM_CTRL_REG">CGTS_SM_CTRL_REG</dfn>                                0x9150</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/GB_ADDR_CONFIG" data-ref="_M/GB_ADDR_CONFIG">GB_ADDR_CONFIG</dfn>                                  0x98f8</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="231">231</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_trinity_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_trinity_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
