$date
	Fri Oct 31 12:14:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_even_odd $end
$var wire 1 ! odd1 $end
$var wire 1 " odd0 $end
$var wire 1 # even1 $end
$var wire 1 $ even0 $end
$var reg 1 % clk $end
$var reg 1 & in $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & in $end
$var wire 1 ' rst $end
$var parameter 32 ( s0 $end
$var parameter 32 ) s1 $end
$var parameter 32 * s2 $end
$var parameter 32 + s3 $end
$var reg 1 $ even0 $end
$var reg 1 # even1 $end
$var reg 2 , next_state [1:0] $end
$var reg 1 " odd0 $end
$var reg 1 ! odd1 $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
b0 -
b10 ,
1'
0&
0%
1$
1#
0"
0!
$end
#5
1%
#10
b1 ,
0%
1&
0'
#15
1!
0#
b0 ,
b1 -
1%
#20
b11 ,
0%
0&
#25
1"
0$
b1 ,
b11 -
1%
#30
b10 ,
0%
1&
#35
0!
1#
b11 ,
b10 -
1%
#40
0%
#45
1!
0#
b10 ,
b11 -
1%
#50
b1 ,
0%
0&
#55
0"
1$
b11 ,
b1 -
1%
#60
0%
#65
1"
0$
b1 ,
b11 -
1%
#70
b10 ,
0%
1&
#75
0!
1#
b11 ,
b10 -
1%
#80
0%
#85
1!
0#
b10 ,
b11 -
1%
#90
0%
