// Seed: 3120036050
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_3 = id_6;
  assign id_4[-1'b0] = id_3 == -1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri id_4,
    output wor id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9
    , id_14,
    input uwire id_10,
    input supply1 id_11,
    output tri0 id_12
);
  logic id_15;
  assign id_7  = id_9;
  assign id_15 = (1);
  assign id_12 = -1;
  module_0 modCall_1 (
      id_8,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic [-1 : 1] id_16 = -1;
endmodule
