--
--	Conversion of HydroponicAutomationSensorPerf.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 22 11:03:42 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__FlowSensorSig_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_3552 : bit;
SIGNAL tmpIO_0__FlowSensorSig_net_0 : bit;
TERMINAL tmpSIOVREF__FlowSensorSig_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__FlowSensorSig_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_576 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_624 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_583 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_621 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_581 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_620 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
TERMINAL \pHADC:Net_248\ : bit;
TERMINAL \pHADC:Net_235\ : bit;
SIGNAL Net_2543 : bit;
SIGNAL \pHADC:vp_ctl_0\ : bit;
SIGNAL \pHADC:vp_ctl_2\ : bit;
SIGNAL \pHADC:vn_ctl_1\ : bit;
SIGNAL \pHADC:vn_ctl_3\ : bit;
SIGNAL \pHADC:vp_ctl_1\ : bit;
SIGNAL \pHADC:vp_ctl_3\ : bit;
SIGNAL \pHADC:vn_ctl_0\ : bit;
SIGNAL \pHADC:vn_ctl_2\ : bit;
SIGNAL \pHADC:Net_385\ : bit;
SIGNAL \pHADC:Net_381\ : bit;
SIGNAL \pHADC:Net_188\ : bit;
SIGNAL \pHADC:Net_221\ : bit;
TERMINAL Net_2540 : bit;
TERMINAL \pHADC:Net_126\ : bit;
TERMINAL \pHADC:Net_215\ : bit;
TERMINAL \pHADC:Net_257\ : bit;
SIGNAL \pHADC:soc\ : bit;
SIGNAL \pHADC:Net_252\ : bit;
SIGNAL Net_2546 : bit;
SIGNAL \pHADC:Net_207_11\ : bit;
SIGNAL \pHADC:Net_207_10\ : bit;
SIGNAL \pHADC:Net_207_9\ : bit;
SIGNAL \pHADC:Net_207_8\ : bit;
SIGNAL \pHADC:Net_207_7\ : bit;
SIGNAL \pHADC:Net_207_6\ : bit;
SIGNAL \pHADC:Net_207_5\ : bit;
SIGNAL \pHADC:Net_207_4\ : bit;
SIGNAL \pHADC:Net_207_3\ : bit;
SIGNAL \pHADC:Net_207_2\ : bit;
SIGNAL \pHADC:Net_207_1\ : bit;
SIGNAL \pHADC:Net_207_0\ : bit;
TERMINAL \pHADC:Net_209\ : bit;
TERMINAL \pHADC:Net_149\ : bit;
TERMINAL \pHADC:Net_255\ : bit;
TERMINAL \pHADC:Net_368\ : bit;
SIGNAL \pHADC:Net_383\ : bit;
SIGNAL tmpOE__pH_net_0 : bit;
SIGNAL tmpFB_0__pH_net_0 : bit;
SIGNAL tmpIO_0__pH_net_0 : bit;
TERMINAL tmpSIOVREF__pH_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pH_net_0 : bit;
SIGNAL Net_2032 : bit;
SIGNAL \pHSampleTimer:Net_260\ : bit;
SIGNAL Net_2533 : bit;
SIGNAL \pHSampleTimer:Net_55\ : bit;
SIGNAL Net_2034 : bit;
SIGNAL \pHSampleTimer:Net_53\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_7\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_6\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_5\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_4\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_3\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_2\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:control_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:capture_last\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:run_mode\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_tc\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:per_zero\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:tc_i\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2537 : bit;
SIGNAL \pHSampleTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_6\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_5\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_4\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_2\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:status_3\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:nc0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:nc3\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:nc4\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \pHSampleTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \pHSampleTimer:Net_102\ : bit;
SIGNAL \pHSampleTimer:Net_266\ : bit;
SIGNAL Net_3467 : bit;
SIGNAL \PingSensorTrigCounter:Net_82\ : bit;
SIGNAL \PingSensorTrigCounter:Net_91\ : bit;
SIGNAL Net_2828 : bit;
SIGNAL \PingSensorTrigCounter:Net_48\ : bit;
SIGNAL \PingSensorTrigCounter:Net_47\ : bit;
SIGNAL \PingSensorTrigCounter:Net_42\ : bit;
SIGNAL Net_3063 : bit;
SIGNAL Net_3061 : bit;
SIGNAL \PingSensorTrigCounter:Net_89\ : bit;
SIGNAL \PingSensorTrigCounter:Net_95\ : bit;
SIGNAL \PingSensorTrigCounter:Net_102\ : bit;
SIGNAL tmpOE__pHUpEcho_net_0 : bit;
SIGNAL Net_2908 : bit;
SIGNAL tmpIO_0__pHUpEcho_net_0 : bit;
TERMINAL tmpSIOVREF__pHUpEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pHUpEcho_net_0 : bit;
SIGNAL \PingSensorControl:clk\ : bit;
SIGNAL \PingSensorControl:rst\ : bit;
SIGNAL \PingSensorControl:control_out_0\ : bit;
SIGNAL Net_2825 : bit;
SIGNAL \PingSensorControl:control_out_1\ : bit;
SIGNAL Net_2826 : bit;
SIGNAL \PingSensorControl:control_out_2\ : bit;
SIGNAL Net_2827 : bit;
SIGNAL \PingSensorControl:control_out_3\ : bit;
SIGNAL Net_2829 : bit;
SIGNAL \PingSensorControl:control_out_4\ : bit;
SIGNAL Net_2830 : bit;
SIGNAL \PingSensorControl:control_out_5\ : bit;
SIGNAL Net_2831 : bit;
SIGNAL \PingSensorControl:control_out_6\ : bit;
SIGNAL Net_2832 : bit;
SIGNAL \PingSensorControl:control_out_7\ : bit;
SIGNAL \PingSensorControl:control_7\ : bit;
SIGNAL \PingSensorControl:control_6\ : bit;
SIGNAL \PingSensorControl:control_5\ : bit;
SIGNAL \PingSensorControl:control_4\ : bit;
SIGNAL \PingSensorControl:control_3\ : bit;
SIGNAL \PingSensorControl:control_2\ : bit;
SIGNAL \PingSensorControl:control_1\ : bit;
SIGNAL \PingSensorControl:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_2980_2 : bit;
SIGNAL Net_2980_1 : bit;
SIGNAL Net_2980_0 : bit;
SIGNAL Net_2909 : bit;
SIGNAL Net_3577 : bit;
SIGNAL Net_3578 : bit;
SIGNAL Net_3591 : bit;
SIGNAL Net_3322 : bit;
SIGNAL \PingSensorEchoTimer:Net_260\ : bit;
SIGNAL Net_2836 : bit;
SIGNAL \PingSensorEchoTimer:Net_55\ : bit;
SIGNAL Net_2841 : bit;
SIGNAL \PingSensorEchoTimer:Net_53\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_7\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_6\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_5\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_4\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_3\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_2\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:control_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capture_last\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:run_mode\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_tc\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:per_zero\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:tc_i\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2878 : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_6\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_5\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_4\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_2\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:status_3\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:nc0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:nc3\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:nc4\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorEchoTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorEchoTimer:Net_102\ : bit;
SIGNAL \PingSensorEchoTimer:Net_266\ : bit;
SIGNAL tmpOE__WaterEcho_net_0 : bit;
SIGNAL tmpIO_0__WaterEcho_net_0 : bit;
TERMINAL tmpSIOVREF__WaterEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaterEcho_net_0 : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL Net_3294 : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_2_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_3_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_4_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_5_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_6_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_7_reg\ : bit;
SIGNAL Net_2894 : bit;
SIGNAL Net_2892 : bit;
SIGNAL Net_3581 : bit;
SIGNAL Net_3582 : bit;
SIGNAL Net_3587 : bit;
SIGNAL Net_3588 : bit;
SIGNAL Net_3589 : bit;
SIGNAL Net_3590 : bit;
SIGNAL tmpOE__pHUpTrig_net_0 : bit;
SIGNAL tmpFB_0__pHUpTrig_net_0 : bit;
SIGNAL tmpIO_0__pHUpTrig_net_0 : bit;
TERMINAL tmpSIOVREF__pHUpTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pHUpTrig_net_0 : bit;
SIGNAL tmpOE__pHDownTrig_net_0 : bit;
SIGNAL tmpFB_0__pHDownTrig_net_0 : bit;
SIGNAL tmpIO_0__pHDownTrig_net_0 : bit;
TERMINAL tmpSIOVREF__pHDownTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pHDownTrig_net_0 : bit;
SIGNAL tmpOE__NutsTrig_net_0 : bit;
SIGNAL tmpFB_0__NutsTrig_net_0 : bit;
SIGNAL tmpIO_0__NutsTrig_net_0 : bit;
TERMINAL tmpSIOVREF__NutsTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NutsTrig_net_0 : bit;
SIGNAL tmpOE__WaterTrig_net_0 : bit;
SIGNAL tmpFB_0__WaterTrig_net_0 : bit;
SIGNAL tmpIO_0__WaterTrig_net_0 : bit;
TERMINAL tmpSIOVREF__WaterTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaterTrig_net_0 : bit;
SIGNAL tmpOE__pHDownEcho_net_0 : bit;
SIGNAL tmpIO_0__pHDownEcho_net_0 : bit;
TERMINAL tmpSIOVREF__pHDownEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pHDownEcho_net_0 : bit;
SIGNAL tmpOE__NutsEcho_net_0 : bit;
SIGNAL tmpIO_0__NutsEcho_net_0 : bit;
TERMINAL tmpSIOVREF__NutsEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NutsEcho_net_0 : bit;
SIGNAL \LevelSelect:clk\ : bit;
SIGNAL \LevelSelect:rst\ : bit;
SIGNAL \LevelSelect:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \LevelSelect:control_bus_7\:SIGNAL IS 2;
SIGNAL \LevelSelect:control_out_7\ : bit;
SIGNAL \LevelSelect:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \LevelSelect:control_bus_6\:SIGNAL IS 2;
SIGNAL \LevelSelect:control_out_6\ : bit;
SIGNAL \LevelSelect:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \LevelSelect:control_bus_5\:SIGNAL IS 2;
SIGNAL \LevelSelect:control_out_5\ : bit;
SIGNAL \LevelSelect:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \LevelSelect:control_bus_4\:SIGNAL IS 2;
SIGNAL \LevelSelect:control_out_4\ : bit;
SIGNAL \LevelSelect:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \LevelSelect:control_bus_3\:SIGNAL IS 2;
SIGNAL \LevelSelect:control_out_3\ : bit;
SIGNAL \LevelSelect:control_out_2\ : bit;
SIGNAL \LevelSelect:control_out_1\ : bit;
SIGNAL \LevelSelect:control_out_0\ : bit;
SIGNAL \LevelSelect:control_7\ : bit;
SIGNAL \LevelSelect:control_6\ : bit;
SIGNAL \LevelSelect:control_5\ : bit;
SIGNAL \LevelSelect:control_4\ : bit;
SIGNAL \LevelSelect:control_3\ : bit;
SIGNAL \LevelSelect:control_2\ : bit;
SIGNAL \LevelSelect:control_1\ : bit;
SIGNAL \LevelSelect:control_0\ : bit;
SIGNAL \PingSensorTrigControl:clk\ : bit;
SIGNAL \PingSensorTrigControl:rst\ : bit;
SIGNAL \PingSensorTrigControl:control_out_0\ : bit;
SIGNAL Net_3340 : bit;
SIGNAL \PingSensorTrigControl:control_out_1\ : bit;
SIGNAL Net_3341 : bit;
SIGNAL \PingSensorTrigControl:control_out_2\ : bit;
SIGNAL Net_3342 : bit;
SIGNAL \PingSensorTrigControl:control_out_3\ : bit;
SIGNAL Net_3343 : bit;
SIGNAL \PingSensorTrigControl:control_out_4\ : bit;
SIGNAL Net_3344 : bit;
SIGNAL \PingSensorTrigControl:control_out_5\ : bit;
SIGNAL Net_3345 : bit;
SIGNAL \PingSensorTrigControl:control_out_6\ : bit;
SIGNAL Net_3346 : bit;
SIGNAL \PingSensorTrigControl:control_out_7\ : bit;
SIGNAL \PingSensorTrigControl:control_7\ : bit;
SIGNAL \PingSensorTrigControl:control_6\ : bit;
SIGNAL \PingSensorTrigControl:control_5\ : bit;
SIGNAL \PingSensorTrigControl:control_4\ : bit;
SIGNAL \PingSensorTrigControl:control_3\ : bit;
SIGNAL \PingSensorTrigControl:control_2\ : bit;
SIGNAL \PingSensorTrigControl:control_1\ : bit;
SIGNAL \PingSensorTrigControl:control_0\ : bit;
SIGNAL \PingSensorSampleTimer:Net_260\ : bit;
SIGNAL Net_3203 : bit;
SIGNAL \PingSensorSampleTimer:Net_55\ : bit;
SIGNAL Net_3202 : bit;
SIGNAL \PingSensorSampleTimer:Net_53\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_7\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_6\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_5\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_4\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_3\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_2\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:control_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capture_last\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:run_mode\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_tc\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:per_zero\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:tc_i\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3207 : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_6\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_5\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_4\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_2\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:status_3\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc6\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc8\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc5\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:nc7\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PingSensorSampleTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PingSensorSampleTimer:Net_102\ : bit;
SIGNAL \PingSensorSampleTimer:Net_266\ : bit;
SIGNAL Net_3549 : bit;
SIGNAL \SensorComTxUART:Net_9\ : bit;
SIGNAL \SensorComTxUART:Net_61\ : bit;
SIGNAL \SensorComTxUART:BUART:clock_op\ : bit;
SIGNAL \SensorComTxUART:BUART:reset_reg\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_hd_send_break\ : bit;
SIGNAL \SensorComTxUART:BUART:HalfDuplexSend\ : bit;
SIGNAL \SensorComTxUART:BUART:FinalParityType_1\ : bit;
SIGNAL \SensorComTxUART:BUART:FinalParityType_0\ : bit;
SIGNAL \SensorComTxUART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \SensorComTxUART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \SensorComTxUART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \SensorComTxUART:BUART:reset_sr\ : bit;
SIGNAL \SensorComTxUART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_3444 : bit;
SIGNAL \SensorComTxUART:BUART:txn\ : bit;
SIGNAL Net_3421 : bit;
SIGNAL \SensorComTxUART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_3422 : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_1\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_0\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:tx_shift_out\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_fifo_empty\ : bit;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SensorComTxUART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SensorComTxUART:BUART:counter_load_not\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_2\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_counter_dp\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_7\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_6\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_5\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_4\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_3\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_2\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_1\ : bit;
SIGNAL \SensorComTxUART:BUART:sc_out_0\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_counter_tc\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_6\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_5\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_4\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_0\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_1\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_2\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_status_3\ : bit;
SIGNAL Net_3417 : bit;
SIGNAL \SensorComTxUART:BUART:tx_bitclk\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_mark\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_parity_bit\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \SensorDataComTimer:Net_260\ : bit;
SIGNAL Net_3429 : bit;
SIGNAL \SensorDataComTimer:Net_55\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \SensorDataComTimer:Net_53\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_7\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_6\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_5\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_4\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_3\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_2\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:control_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capture_last\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:run_mode\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_tc\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:per_zero\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:tc_i\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3433 : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_6\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_5\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_4\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_2\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:status_3\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:nc0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:nc6\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:nc8\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:nc1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:nc5\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:nc7\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorDataComTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorDataComTimer:Net_102\ : bit;
SIGNAL \SensorDataComTimer:Net_266\ : bit;
SIGNAL Net_3458 : bit;
SIGNAL tmpOE__DataComTxInv_net_0 : bit;
SIGNAL tmpFB_0__DataComTxInv_net_0 : bit;
SIGNAL tmpIO_0__DataComTxInv_net_0 : bit;
TERMINAL tmpSIOVREF__DataComTxInv_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DataComTxInv_net_0 : bit;
SIGNAL \FreeRunningTimer:Net_260\ : bit;
SIGNAL Net_3529 : bit;
SIGNAL \FreeRunningTimer:Net_55\ : bit;
SIGNAL Net_3534 : bit;
SIGNAL \FreeRunningTimer:Net_53\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_7\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_6\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_5\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_4\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_3\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:control_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capture_last\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:run_mode\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_tc\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:per_zero\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:tc_i\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3533 : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_6\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_5\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_4\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:status_3\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_3528 : bit;
SIGNAL \FreeRunningTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc11\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:nc14\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc10\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:nc13\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:nc9\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:nc12\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \FreeRunningTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \FreeRunningTimer:Net_102\ : bit;
SIGNAL \FreeRunningTimer:Net_266\ : bit;
SIGNAL tmpOE__WaterResEcho_net_0 : bit;
SIGNAL tmpIO_0__WaterResEcho_net_0 : bit;
TERMINAL tmpSIOVREF__WaterResEcho_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaterResEcho_net_0 : bit;
SIGNAL tmpOE__WaterResTrig_net_0 : bit;
SIGNAL tmpFB_0__WaterResTrig_net_0 : bit;
SIGNAL tmpIO_0__WaterResTrig_net_0 : bit;
TERMINAL tmpSIOVREF__WaterResTrig_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WaterResTrig_net_0 : bit;
SIGNAL Net_3719 : bit;
SIGNAL \FlowSenseTimeOutTimer:Net_260\ : bit;
SIGNAL Net_3714 : bit;
SIGNAL \FlowSenseTimeOutTimer:Net_55\ : bit;
SIGNAL \FlowSenseTimeOutTimer:Net_53\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_7\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_6\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_5\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_4\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_3\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_2\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:control_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capture_last\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:run_mode\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_tc\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:per_zero\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:tc_i\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_3718 : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_6\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_5\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_4\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_2\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:status_3\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc6\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc8\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc5\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:nc7\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \FlowSenseTimeOutTimer:Net_102\ : bit;
SIGNAL \FlowSenseTimeOutTimer:Net_266\ : bit;
SIGNAL Net_3740 : bit;
SIGNAL \ECSenseUART:Net_9\ : bit;
SIGNAL \ECSenseUART:Net_61\ : bit;
SIGNAL \ECSenseUART:BUART:clock_op\ : bit;
SIGNAL \ECSenseUART:BUART:reset_reg\ : bit;
SIGNAL \ECSenseUART:BUART:tx_hd_send_break\ : bit;
SIGNAL \ECSenseUART:BUART:HalfDuplexSend\ : bit;
SIGNAL \ECSenseUART:BUART:FinalParityType_1\ : bit;
SIGNAL \ECSenseUART:BUART:FinalParityType_0\ : bit;
SIGNAL \ECSenseUART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \ECSenseUART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \ECSenseUART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \ECSenseUART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \ECSenseUART:BUART:reset_sr\ : bit;
SIGNAL \ECSenseUART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_3742 : bit;
SIGNAL \ECSenseUART:BUART:txn\ : bit;
SIGNAL Net_3748 : bit;
SIGNAL \ECSenseUART:BUART:rx_interrupt_out\ : bit;
SIGNAL \ECSenseUART:BUART:rx_addressmatch\ : bit;
SIGNAL \ECSenseUART:BUART:rx_addressmatch1\ : bit;
SIGNAL \ECSenseUART:BUART:rx_addressmatch2\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_1\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_0\ : bit;
SIGNAL \ECSenseUART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \ECSenseUART:BUART:rx_postpoll\ : bit;
SIGNAL \ECSenseUART:BUART:rx_load_fifo\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:hd_shift_out\ : bit;
SIGNAL \ECSenseUART:BUART:rx_fifonotempty\ : bit;
SIGNAL \ECSenseUART:BUART:rx_fifofull\ : bit;
SIGNAL \ECSenseUART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \ECSenseUART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:rx_counter_load\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_3\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_2\ : bit;
SIGNAL \ECSenseUART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_2\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_1\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_0\ : bit;
SIGNAL \ECSenseUART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_6\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_5\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_4\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count_3\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count7_tc\ : bit;
SIGNAL \ECSenseUART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \ECSenseUART:BUART:rx_bitclk\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \ECSenseUART:BUART:rx_poll_bit1\ : bit;
SIGNAL \ECSenseUART:BUART:rx_poll_bit2\ : bit;
SIGNAL \ECSenseUART:BUART:pollingrange\ : bit;
SIGNAL \ECSenseUART:BUART:pollcount_1\ : bit;
SIGNAL Net_3757 : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\ : bit;
SIGNAL \ECSenseUART:BUART:pollcount_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_0\ : bit;
SIGNAL \ECSenseUART:BUART:rx_markspace_status\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_1\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_2\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_error_status\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_3\ : bit;
SIGNAL \ECSenseUART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_4\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_5\ : bit;
SIGNAL \ECSenseUART:BUART:rx_status_6\ : bit;
SIGNAL \ECSenseUART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3743 : bit;
SIGNAL \ECSenseUART:BUART:rx_markspace_pre\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \ECSenseUART:BUART:rx_break_status\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \ECSenseUART:BUART:rx_address_detected\ : bit;
SIGNAL \ECSenseUART:BUART:rx_last\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_bit\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \ECSenseUART:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \ECSenseUART:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__ECSenseRx_net_0 : bit;
SIGNAL Net_3747 : bit;
SIGNAL tmpIO_0__ECSenseRx_net_0 : bit;
TERMINAL tmpSIOVREF__ECSenseRx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ECSenseRx_net_0 : bit;
SIGNAL tmpOE__ECSenseRxInv_net_0 : bit;
SIGNAL tmpFB_0__ECSenseRxInv_net_0 : bit;
SIGNAL tmpIO_0__ECSenseRxInv_net_0 : bit;
TERMINAL tmpSIOVREF__ECSenseRxInv_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ECSenseRxInv_net_0 : bit;
SIGNAL \ECSenseControlReg:clk\ : bit;
SIGNAL \ECSenseControlReg:rst\ : bit;
SIGNAL Net_3761 : bit;
SIGNAL \ECSenseControlReg:control_out_0\ : bit;
SIGNAL Net_3758 : bit;
SIGNAL \ECSenseControlReg:control_out_1\ : bit;
SIGNAL Net_3759 : bit;
SIGNAL \ECSenseControlReg:control_out_2\ : bit;
SIGNAL Net_3760 : bit;
SIGNAL \ECSenseControlReg:control_out_3\ : bit;
SIGNAL Net_3762 : bit;
SIGNAL \ECSenseControlReg:control_out_4\ : bit;
SIGNAL Net_3763 : bit;
SIGNAL \ECSenseControlReg:control_out_5\ : bit;
SIGNAL Net_3764 : bit;
SIGNAL \ECSenseControlReg:control_out_6\ : bit;
SIGNAL Net_3765 : bit;
SIGNAL \ECSenseControlReg:control_out_7\ : bit;
SIGNAL \ECSenseControlReg:control_7\ : bit;
SIGNAL \ECSenseControlReg:control_6\ : bit;
SIGNAL \ECSenseControlReg:control_5\ : bit;
SIGNAL \ECSenseControlReg:control_4\ : bit;
SIGNAL \ECSenseControlReg:control_3\ : bit;
SIGNAL \ECSenseControlReg:control_2\ : bit;
SIGNAL \ECSenseControlReg:control_1\ : bit;
SIGNAL \ECSenseControlReg:control_0\ : bit;
SIGNAL tmpOE__ECControl_net_0 : bit;
SIGNAL tmpFB_0__ECControl_net_0 : bit;
SIGNAL tmpIO_0__ECControl_net_0 : bit;
TERMINAL tmpSIOVREF__ECControl_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ECControl_net_0 : bit;
SIGNAL Net_3781 : bit;
SIGNAL \SenseSwitchTimer:Net_260\ : bit;
SIGNAL \SenseSwitchTimer:Net_266\ : bit;
SIGNAL Net_3870 : bit;
SIGNAL \SenseSwitchTimer:Net_51\ : bit;
SIGNAL \SenseSwitchTimer:Net_261\ : bit;
SIGNAL \SenseSwitchTimer:Net_57\ : bit;
SIGNAL Net_3865 : bit;
SIGNAL \SenseSwitchTimer:Net_102\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_621D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \pHSampleTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \PingSensorEchoTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \PingSensorSampleTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:reset_reg\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:txn\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_1\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_0\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_3417D : bit;
SIGNAL \SensorComTxUART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_mark\\D\ : bit;
SIGNAL \SensorComTxUART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \SensorDataComTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \FreeRunningTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \FlowSenseTimeOutTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ECSenseUART:BUART:reset_reg\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_1\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_0\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_3\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_2\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \ECSenseUART:BUART:pollcount_1\\D\ : bit;
SIGNAL \ECSenseUART:BUART:pollcount_0\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_break_status\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_last\\D\ : bit;
SIGNAL \ECSenseUART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__FlowSensorSig_net_0 <=  ('1') ;

Net_576 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_621D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_1 and Net_581 and MODIN1_0)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_581 and MODIN1_1));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_0 and Net_581)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_581 and MODIN1_0));

\UART:BUART:rx_postpoll\ <= ((Net_581 and MODIN1_0)
	OR MODIN1_1);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not Net_581 and not MODIN1_1 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_581 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not Net_581 and not MODIN1_1 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_581));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\pHSampleTimer:TimerUDB:status_tc\ <= ((\pHSampleTimer:TimerUDB:run_mode\ and \pHSampleTimer:TimerUDB:per_zero\));

\pHSampleTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_2034 and not \pHSampleTimer:TimerUDB:per_zero\ and not \pHSampleTimer:TimerUDB:trig_disable\ and \pHSampleTimer:TimerUDB:control_7\)
	OR (not Net_2034 and not \pHSampleTimer:TimerUDB:run_mode\ and not \pHSampleTimer:TimerUDB:trig_disable\ and \pHSampleTimer:TimerUDB:control_7\)
	OR (not Net_2034 and not \pHSampleTimer:TimerUDB:timer_enable\ and not \pHSampleTimer:TimerUDB:trig_disable\ and \pHSampleTimer:TimerUDB:control_7\));

\pHSampleTimer:TimerUDB:trig_disable\\D\ <= ((not Net_2034 and \pHSampleTimer:TimerUDB:timer_enable\ and \pHSampleTimer:TimerUDB:run_mode\ and \pHSampleTimer:TimerUDB:per_zero\)
	OR (not Net_2034 and \pHSampleTimer:TimerUDB:trig_disable\));

Net_3322 <= ((not Net_2980_1 and not Net_2980_0 and Net_2980_2 and Net_3591)
	OR (not Net_2980_2 and Net_2980_1 and Net_2980_0 and Net_3578)
	OR (not Net_2980_2 and not Net_2980_0 and Net_2980_1 and Net_3577)
	OR (not Net_2980_2 and not Net_2980_1 and Net_2908 and Net_2980_0)
	OR (not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and Net_2909));

\PingSensorEchoTimer:TimerUDB:capt_fifo_load\ <= ((not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and not Net_2909 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (not Net_2980_0 and not Net_3577 and Net_2980_1 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (not Net_2908 and not Net_2980_1 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (not Net_3578 and Net_2980_1 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (not Net_3591 and Net_2980_2 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (Net_2980_2 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\)
	OR (Net_2980_2 and Net_2980_1 and \PingSensorEchoTimer:TimerUDB:capture_last\ and \PingSensorEchoTimer:TimerUDB:timer_enable\));

\PingSensorEchoTimer:TimerUDB:status_tc\ <= ((\PingSensorEchoTimer:TimerUDB:run_mode\ and \PingSensorEchoTimer:TimerUDB:per_zero\));

\PingSensorEchoTimer:TimerUDB:hwEnable\ <= ((not Net_2980_1 and not Net_2980_0 and Net_2980_2 and Net_3591 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and Net_2980_1 and Net_2980_0 and Net_3578 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_0 and Net_2980_1 and Net_3577 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_1 and Net_2908 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and Net_2909 and \PingSensorEchoTimer:TimerUDB:control_7\));

\PingSensorEchoTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_2828 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:per_zero\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_2 and Net_3591 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:run_mode\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_2 and Net_3591 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:timer_enable\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_2 and Net_3591 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not \PingSensorEchoTimer:TimerUDB:per_zero\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_2980_0 and Net_3578 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not \PingSensorEchoTimer:TimerUDB:run_mode\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_2980_0 and Net_3578 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not \PingSensorEchoTimer:TimerUDB:timer_enable\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_2980_0 and Net_3578 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:per_zero\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_3577 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not \PingSensorEchoTimer:TimerUDB:per_zero\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2908 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:run_mode\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_3577 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not \PingSensorEchoTimer:TimerUDB:run_mode\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2908 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:timer_enable\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2980_1 and Net_3577 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not \PingSensorEchoTimer:TimerUDB:timer_enable\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2908 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:per_zero\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2909 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:run_mode\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2909 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2828 and not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and not \PingSensorEchoTimer:TimerUDB:timer_enable\ and not \PingSensorEchoTimer:TimerUDB:trig_disable\ and Net_2909 and \PingSensorEchoTimer:TimerUDB:control_7\));

\PingSensorEchoTimer:TimerUDB:trig_disable\\D\ <= ((not Net_2828 and \PingSensorEchoTimer:TimerUDB:timer_enable\ and \PingSensorEchoTimer:TimerUDB:run_mode\ and \PingSensorEchoTimer:TimerUDB:per_zero\)
	OR (not Net_2828 and \PingSensorEchoTimer:TimerUDB:trig_disable\));

Net_2894 <= ((not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and Net_3294));

Net_2892 <= ((not Net_2980_2 and not Net_2980_1 and Net_2980_0 and Net_3294));

Net_3581 <= ((not Net_2980_2 and not Net_2980_0 and Net_2980_1 and Net_3294));

Net_3582 <= ((not Net_2980_2 and Net_2980_1 and Net_2980_0 and Net_3294));

Net_3587 <= ((not Net_2980_1 and not Net_2980_0 and Net_2980_2 and Net_3294));

\PingSensorSampleTimer:TimerUDB:status_tc\ <= ((\PingSensorSampleTimer:TimerUDB:run_mode\ and \PingSensorSampleTimer:TimerUDB:per_zero\));

\PingSensorSampleTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_3202 and not \PingSensorSampleTimer:TimerUDB:per_zero\ and not \PingSensorSampleTimer:TimerUDB:trig_disable\ and \PingSensorSampleTimer:TimerUDB:control_7\)
	OR (not Net_3202 and not \PingSensorSampleTimer:TimerUDB:run_mode\ and not \PingSensorSampleTimer:TimerUDB:trig_disable\ and \PingSensorSampleTimer:TimerUDB:control_7\)
	OR (not Net_3202 and not \PingSensorSampleTimer:TimerUDB:timer_enable\ and not \PingSensorSampleTimer:TimerUDB:trig_disable\ and \PingSensorSampleTimer:TimerUDB:control_7\));

\PingSensorSampleTimer:TimerUDB:trig_disable\\D\ <= ((not Net_3202 and \PingSensorSampleTimer:TimerUDB:timer_enable\ and \PingSensorSampleTimer:TimerUDB:run_mode\ and \PingSensorSampleTimer:TimerUDB:per_zero\)
	OR (not Net_3202 and \PingSensorSampleTimer:TimerUDB:trig_disable\));

\SensorComTxUART:BUART:counter_load_not\ <= ((not \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_state_2\)
	OR \SensorComTxUART:BUART:tx_state_0\
	OR \SensorComTxUART:BUART:tx_state_1\);

\SensorComTxUART:BUART:tx_status_0\ <= ((not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_fifo_empty\ and \SensorComTxUART:BUART:tx_state_2\));

\SensorComTxUART:BUART:tx_status_2\ <= (not \SensorComTxUART:BUART:tx_fifo_notfull\);

Net_3417D <= ((not \SensorComTxUART:BUART:reset_reg\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and \SensorComTxUART:BUART:tx_state_0\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and \SensorComTxUART:BUART:tx_state_1\));

\SensorComTxUART:BUART:tx_bitclk\\D\ <= ((not \SensorComTxUART:BUART:tx_state_2\ and \SensorComTxUART:BUART:tx_bitclk_enable_pre\)
	OR (\SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_bitclk_enable_pre\)
	OR (\SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_bitclk_enable_pre\));

\SensorComTxUART:BUART:tx_mark\\D\ <= ((not \SensorComTxUART:BUART:reset_reg\ and \SensorComTxUART:BUART:tx_mark\));

\SensorComTxUART:BUART:tx_state_2\\D\ <= ((not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_2\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_counter_dp\ and \SensorComTxUART:BUART:tx_bitclk\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_2\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_bitclk\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_state_2\));

\SensorComTxUART:BUART:tx_state_1\\D\ <= ((not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_state_2\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_bitclk\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_2\ and not \SensorComTxUART:BUART:tx_bitclk\ and \SensorComTxUART:BUART:tx_state_1\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_0\ and not \SensorComTxUART:BUART:tx_counter_dp\ and \SensorComTxUART:BUART:tx_state_1\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_2\));

\SensorComTxUART:BUART:tx_state_0\\D\ <= ((not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_fifo_empty\ and \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_state_0\ and not \SensorComTxUART:BUART:tx_fifo_empty\ and not \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_bitclk_enable_pre\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_2\ and not \SensorComTxUART:BUART:tx_bitclk\ and \SensorComTxUART:BUART:tx_state_0\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_fifo_empty\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_2\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_state_2\));

\SensorComTxUART:BUART:txn\\D\ <= ((not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_0\ and not \SensorComTxUART:BUART:tx_shift_out\ and not \SensorComTxUART:BUART:tx_state_2\ and not \SensorComTxUART:BUART:tx_counter_dp\ and \SensorComTxUART:BUART:tx_state_1\ and \SensorComTxUART:BUART:tx_bitclk\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_state_2\ and not \SensorComTxUART:BUART:tx_bitclk\ and \SensorComTxUART:BUART:tx_state_0\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_state_1\ and not \SensorComTxUART:BUART:tx_shift_out\ and not \SensorComTxUART:BUART:tx_state_2\ and \SensorComTxUART:BUART:tx_state_0\)
	OR (not \SensorComTxUART:BUART:reset_reg\ and not \SensorComTxUART:BUART:tx_bitclk\ and \SensorComTxUART:BUART:tx_state_1\ and Net_3458)
	OR (not \SensorComTxUART:BUART:reset_reg\ and \SensorComTxUART:BUART:tx_state_2\ and Net_3458));

\SensorComTxUART:BUART:tx_parity_bit\\D\ <= ((not \SensorComTxUART:BUART:tx_state_0\ and \SensorComTxUART:BUART:tx_parity_bit\ and Net_3458)
	OR \SensorComTxUART:BUART:tx_parity_bit\);

\SensorDataComTimer:TimerUDB:status_tc\ <= ((\SensorDataComTimer:TimerUDB:run_mode\ and \SensorDataComTimer:TimerUDB:per_zero\));

\SensorDataComTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_12 and not \SensorDataComTimer:TimerUDB:per_zero\ and not \SensorDataComTimer:TimerUDB:trig_disable\ and \SensorDataComTimer:TimerUDB:control_7\)
	OR (not Net_12 and not \SensorDataComTimer:TimerUDB:run_mode\ and not \SensorDataComTimer:TimerUDB:trig_disable\ and \SensorDataComTimer:TimerUDB:control_7\)
	OR (not Net_12 and not \SensorDataComTimer:TimerUDB:timer_enable\ and not \SensorDataComTimer:TimerUDB:trig_disable\ and \SensorDataComTimer:TimerUDB:control_7\));

\SensorDataComTimer:TimerUDB:trig_disable\\D\ <= ((not Net_12 and \SensorDataComTimer:TimerUDB:timer_enable\ and \SensorDataComTimer:TimerUDB:run_mode\ and \SensorDataComTimer:TimerUDB:per_zero\)
	OR (not Net_12 and \SensorDataComTimer:TimerUDB:trig_disable\));

\FreeRunningTimer:TimerUDB:status_tc\ <= ((\FreeRunningTimer:TimerUDB:control_7\ and \FreeRunningTimer:TimerUDB:per_zero\));

\FlowSenseTimeOutTimer:TimerUDB:status_tc\ <= ((\FlowSenseTimeOutTimer:TimerUDB:run_mode\ and \FlowSenseTimeOutTimer:TimerUDB:per_zero\));

\FlowSenseTimeOutTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_3719 and not \FlowSenseTimeOutTimer:TimerUDB:per_zero\ and not \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ and \FlowSenseTimeOutTimer:TimerUDB:control_7\)
	OR (not Net_3719 and not \FlowSenseTimeOutTimer:TimerUDB:run_mode\ and not \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ and \FlowSenseTimeOutTimer:TimerUDB:control_7\)
	OR (not Net_3719 and not \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ and not \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ and \FlowSenseTimeOutTimer:TimerUDB:control_7\));

\FlowSenseTimeOutTimer:TimerUDB:trig_disable\\D\ <= ((not Net_3719 and \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ and \FlowSenseTimeOutTimer:TimerUDB:run_mode\ and \FlowSenseTimeOutTimer:TimerUDB:per_zero\)
	OR (not Net_3719 and \FlowSenseTimeOutTimer:TimerUDB:trig_disable\));

\ECSenseUART:BUART:rx_counter_load\ <= ((not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_state_2\));

\ECSenseUART:BUART:rx_bitclk_pre\ <= ((not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:rx_count_0\));

\ECSenseUART:BUART:rx_state_stop1_reg\\D\ <= (not \ECSenseUART:BUART:rx_state_2\
	OR not \ECSenseUART:BUART:rx_state_3\
	OR \ECSenseUART:BUART:rx_state_0\
	OR \ECSenseUART:BUART:rx_state_1\);

\ECSenseUART:BUART:pollcount_1\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:pollcount_1\ and not Net_3747 and \ECSenseUART:BUART:pollcount_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and \ECSenseUART:BUART:pollcount_1\ and Net_3747)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:pollcount_1\));

\ECSenseUART:BUART:pollcount_0\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:pollcount_0\ and not Net_3747)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and \ECSenseUART:BUART:pollcount_0\ and Net_3747));

\ECSenseUART:BUART:rx_postpoll\ <= ((not Net_3747 and \ECSenseUART:BUART:pollcount_0\)
	OR \ECSenseUART:BUART:pollcount_1\);

\ECSenseUART:BUART:rx_status_4\ <= ((\ECSenseUART:BUART:rx_load_fifo\ and \ECSenseUART:BUART:rx_fifofull\));

\ECSenseUART:BUART:rx_status_5\ <= ((\ECSenseUART:BUART:rx_fifonotempty\ and \ECSenseUART:BUART:rx_state_stop1_reg\));

\ECSenseUART:BUART:rx_stop_bit_error\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_3\ and \ECSenseUART:BUART:rx_state_2\ and Net_3747)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_3\ and \ECSenseUART:BUART:rx_state_2\));

\ECSenseUART:BUART:rx_load_fifo\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:rx_state_2\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_state_2\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_4\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_state_2\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\ and \ECSenseUART:BUART:rx_state_0\));

\ECSenseUART:BUART:rx_state_3\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_2\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_4\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_2\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_1\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_2\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_state_3\));

\ECSenseUART:BUART:rx_state_2\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_state_2\ and \ECSenseUART:BUART:rx_last\ and Net_3747)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_0\ and not \ECSenseUART:BUART:rx_state_2\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_4\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_2\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_1\ and \ECSenseUART:BUART:rx_state_2\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_state_2\));

\ECSenseUART:BUART:rx_state_1\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_1\));

\ECSenseUART:BUART:rx_state_0\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_2\ and Net_3747)
	OR (not \ECSenseUART:BUART:reset_reg\ and not \ECSenseUART:BUART:rx_state_1\ and not \ECSenseUART:BUART:rx_state_3\ and not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:rx_bitclk_enable\ and \ECSenseUART:BUART:rx_state_2\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_count_5\ and \ECSenseUART:BUART:rx_count_4\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_count_6\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_state_3\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_1\ and \ECSenseUART:BUART:rx_state_0\)
	OR (not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_state_0\ and \ECSenseUART:BUART:rx_state_2\));

\ECSenseUART:BUART:rx_last\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and not Net_3747));

\ECSenseUART:BUART:rx_address_detected\\D\ <= ((not \ECSenseUART:BUART:reset_reg\ and \ECSenseUART:BUART:rx_address_detected\));

Net_3757 <= (not Net_3747);

FlowSensorSig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_3552,
		analog=>(open),
		io=>(tmpIO_0__FlowSensorSig_net_0),
		siovref=>(tmpSIOVREF__FlowSensorSig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FlowSensorSig_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_576,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__FlowSensorSig_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_583);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_581,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
\pHADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pHADC:Net_248\,
		signal2=>\pHADC:Net_235\);
\pHADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2543);
\pHADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c1b53305-1c2f-441b-87e5-7ee488eed6ec/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\pHADC:Net_385\,
		dig_domain_out=>\pHADC:Net_381\);
\pHADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2540,
		vminus=>\pHADC:Net_126\,
		ext_pin=>\pHADC:Net_215\,
		vrefhi_out=>\pHADC:Net_257\,
		vref=>\pHADC:Net_248\,
		clock=>\pHADC:Net_385\,
		pump_clock=>\pHADC:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\pHADC:Net_252\,
		next_out=>Net_2546,
		data_out=>(\pHADC:Net_207_11\, \pHADC:Net_207_10\, \pHADC:Net_207_9\, \pHADC:Net_207_8\,
			\pHADC:Net_207_7\, \pHADC:Net_207_6\, \pHADC:Net_207_5\, \pHADC:Net_207_4\,
			\pHADC:Net_207_3\, \pHADC:Net_207_2\, \pHADC:Net_207_1\, \pHADC:Net_207_0\),
		eof_udb=>Net_2543);
\pHADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pHADC:Net_215\,
		signal2=>\pHADC:Net_209\);
\pHADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pHADC:Net_126\,
		signal2=>\pHADC:Net_149\);
\pHADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pHADC:Net_209\);
\pHADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\pHADC:Net_257\,
		signal2=>\pHADC:Net_149\);
\pHADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pHADC:Net_255\);
\pHADC:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\pHADC:Net_235\);
\pHADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\pHADC:Net_368\);
pH:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a641820-357e-4ef4-a364-bc77eeec9c61",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>(tmpFB_0__pH_net_0),
		analog=>Net_2540,
		io=>(tmpIO_0__pH_net_0),
		siovref=>(tmpSIOVREF__pH_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pH_net_0);
timer_clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6e552040-d070-4939-950f-16af72a3c708",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2032,
		dig_domain_out=>open);
\pHSampleTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2032,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\);
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2032,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\pHSampleTimer:TimerUDB:Clk_Ctl_i\);
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\pHSampleTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\pHSampleTimer:TimerUDB:control_7\, \pHSampleTimer:TimerUDB:control_6\, \pHSampleTimer:TimerUDB:control_5\, \pHSampleTimer:TimerUDB:control_4\,
			\pHSampleTimer:TimerUDB:control_3\, \pHSampleTimer:TimerUDB:control_2\, \pHSampleTimer:TimerUDB:control_1\, \pHSampleTimer:TimerUDB:control_0\));
\pHSampleTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2034,
		clock=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \pHSampleTimer:TimerUDB:status_3\,
			\pHSampleTimer:TimerUDB:status_2\, zero, \pHSampleTimer:TimerUDB:status_tc\),
		interrupt=>\pHSampleTimer:Net_55\);
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2034, \pHSampleTimer:TimerUDB:timer_enable\, \pHSampleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\pHSampleTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\pHSampleTimer:TimerUDB:nc3\,
		f0_blk_stat=>\pHSampleTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\pHSampleTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\pHSampleTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\pHSampleTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\pHSampleTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cap_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\pHSampleTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2034, \pHSampleTimer:TimerUDB:timer_enable\, \pHSampleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\pHSampleTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\pHSampleTimer:TimerUDB:status_3\,
		f0_blk_stat=>\pHSampleTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\pHSampleTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\pHSampleTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\pHSampleTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\pHSampleTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\pHSampleTimer:TimerUDB:sT16:timerdp:cap_1\, \pHSampleTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\pHSampleTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
pHSampleTimerISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2034);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"508ff728-8acf-454d-94c3-938a6f343e0a",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3467,
		dig_domain_out=>open);
\PingSensorTrigCounter:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3467,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>Net_2828,
		tc=>Net_3061,
		compare=>\PingSensorTrigCounter:Net_47\,
		interrupt=>\PingSensorTrigCounter:Net_42\);
PingSensorTrigISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3061);
pHUpEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ae33fbe-d05d-4a6d-8c13-1df988193343",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_2908,
		analog=>(open),
		io=>(tmpIO_0__pHUpEcho_net_0),
		siovref=>(tmpSIOVREF__pHUpEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pHUpEcho_net_0);
\PingSensorControl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>Net_3467,
		control=>(\PingSensorControl:control_7\, \PingSensorControl:control_6\, \PingSensorControl:control_5\, \PingSensorControl:control_4\,
			\PingSensorControl:control_3\, \PingSensorControl:control_2\, \PingSensorControl:control_1\, Net_2828));
\PingSensorEchoTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3467,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\);
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3467,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\PingSensorEchoTimer:TimerUDB:Clk_Ctl_i\);
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PingSensorEchoTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\PingSensorEchoTimer:TimerUDB:control_7\, \PingSensorEchoTimer:TimerUDB:control_6\, \PingSensorEchoTimer:TimerUDB:control_5\, \PingSensorEchoTimer:TimerUDB:control_4\,
			\PingSensorEchoTimer:TimerUDB:control_3\, \PingSensorEchoTimer:TimerUDB:control_2\, \PingSensorEchoTimer:TimerUDB:control_1\, \PingSensorEchoTimer:TimerUDB:control_0\));
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2828,
		clock=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \PingSensorEchoTimer:TimerUDB:status_3\,
			\PingSensorEchoTimer:TimerUDB:status_2\, \PingSensorEchoTimer:TimerUDB:capt_fifo_load\, \PingSensorEchoTimer:TimerUDB:status_tc\),
		interrupt=>\PingSensorEchoTimer:Net_55\);
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2828, \PingSensorEchoTimer:TimerUDB:timer_enable\, \PingSensorEchoTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PingSensorEchoTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PingSensorEchoTimer:TimerUDB:nc3\,
		f0_blk_stat=>\PingSensorEchoTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2828, \PingSensorEchoTimer:TimerUDB:timer_enable\, \PingSensorEchoTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PingSensorEchoTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PingSensorEchoTimer:TimerUDB:status_3\,
		f0_blk_stat=>\PingSensorEchoTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_1\, \PingSensorEchoTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\PingSensorEchoTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
PingSensorEchoISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2878);
WaterEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fed8531-b1d5-464b-9bf0-b3d733ec5766",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_2909,
		analog=>(open),
		io=>(tmpIO_0__WaterEcho_net_0),
		siovref=>(tmpSIOVREF__WaterEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaterEcho_net_0);
pHUpTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5353893c-cc68-42be-af72-898688c538a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_2892,
		fb=>(tmpFB_0__pHUpTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__pHUpTrig_net_0),
		siovref=>(tmpSIOVREF__pHUpTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pHUpTrig_net_0);
pHDownTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7081a449-5876-4437-a055-ced157b3fac6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3581,
		fb=>(tmpFB_0__pHDownTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__pHDownTrig_net_0),
		siovref=>(tmpSIOVREF__pHDownTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pHDownTrig_net_0);
NutsTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2885c429-5932-4155-917a-0938783b4618",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3582,
		fb=>(tmpFB_0__NutsTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__NutsTrig_net_0),
		siovref=>(tmpSIOVREF__NutsTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NutsTrig_net_0);
WaterTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fab91bcc-aff1-402c-9737-4ce088bf4033",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_2894,
		fb=>(tmpFB_0__WaterTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__WaterTrig_net_0),
		siovref=>(tmpSIOVREF__WaterTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaterTrig_net_0);
pHDownEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"01fb91db-638e-46d7-b242-0bf842db35a2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_3577,
		analog=>(open),
		io=>(tmpIO_0__pHDownEcho_net_0),
		siovref=>(tmpSIOVREF__pHDownEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pHDownEcho_net_0);
NutsEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bb17829-8184-440f-9152-d2c60af368b5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_3578,
		analog=>(open),
		io=>(tmpIO_0__NutsEcho_net_0),
		siovref=>(tmpSIOVREF__NutsEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NutsEcho_net_0);
\LevelSelect:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LevelSelect:control_7\, \LevelSelect:control_6\, \LevelSelect:control_5\, \LevelSelect:control_4\,
			\LevelSelect:control_3\, Net_2980_2, Net_2980_1, Net_2980_0));
\PingSensorTrigControl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PingSensorTrigControl:control_7\, \PingSensorTrigControl:control_6\, \PingSensorTrigControl:control_5\, \PingSensorTrigControl:control_4\,
			\PingSensorTrigControl:control_3\, \PingSensorTrigControl:control_2\, \PingSensorTrigControl:control_1\, Net_3294));
\PingSensorSampleTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3467,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\);
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3467,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\PingSensorSampleTimer:TimerUDB:Clk_Ctl_i\);
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PingSensorSampleTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\PingSensorSampleTimer:TimerUDB:control_7\, \PingSensorSampleTimer:TimerUDB:control_6\, \PingSensorSampleTimer:TimerUDB:control_5\, \PingSensorSampleTimer:TimerUDB:control_4\,
			\PingSensorSampleTimer:TimerUDB:control_3\, \PingSensorSampleTimer:TimerUDB:control_2\, \PingSensorSampleTimer:TimerUDB:control_1\, \PingSensorSampleTimer:TimerUDB:control_0\));
\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_3202,
		clock=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \PingSensorSampleTimer:TimerUDB:status_3\,
			\PingSensorSampleTimer:TimerUDB:status_2\, zero, \PingSensorSampleTimer:TimerUDB:status_tc\),
		interrupt=>\PingSensorSampleTimer:Net_55\);
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3202, \PingSensorSampleTimer:TimerUDB:timer_enable\, \PingSensorSampleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PingSensorSampleTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PingSensorSampleTimer:TimerUDB:nc6\,
		f0_blk_stat=>\PingSensorSampleTimer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3202, \PingSensorSampleTimer:TimerUDB:timer_enable\, \PingSensorSampleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PingSensorSampleTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PingSensorSampleTimer:TimerUDB:nc5\,
		f0_blk_stat=>\PingSensorSampleTimer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\,
		co=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3202, \PingSensorSampleTimer:TimerUDB:timer_enable\, \PingSensorSampleTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PingSensorSampleTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PingSensorSampleTimer:TimerUDB:status_3\,
		f0_blk_stat=>\PingSensorSampleTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_1\, \PingSensorSampleTimer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\PingSensorSampleTimer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f31c4f65-a12b-4bcb-82a1-88ebc7107038",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3549,
		dig_domain_out=>open);
\SensorComTxUART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2dd9960b-4809-49a0-8497-0a8195c69c86/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SensorComTxUART:Net_9\,
		dig_domain_out=>open);
\SensorComTxUART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SensorComTxUART:Net_9\,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\SensorComTxUART:BUART:clock_op\);
\SensorComTxUART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\SensorComTxUART:BUART:reset_reg\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		cs_addr=>(\SensorComTxUART:BUART:tx_state_1\, \SensorComTxUART:BUART:tx_state_0\, \SensorComTxUART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SensorComTxUART:BUART:tx_shift_out\,
		f0_bus_stat=>\SensorComTxUART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\SensorComTxUART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\SensorComTxUART:BUART:reset_reg\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		cs_addr=>(zero, zero, \SensorComTxUART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\SensorComTxUART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\SensorComTxUART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\SensorComTxUART:BUART:sc_out_7\, \SensorComTxUART:BUART:sc_out_6\, \SensorComTxUART:BUART:sc_out_5\, \SensorComTxUART:BUART:sc_out_4\,
			\SensorComTxUART:BUART:sc_out_3\, \SensorComTxUART:BUART:sc_out_2\, \SensorComTxUART:BUART:sc_out_1\, \SensorComTxUART:BUART:sc_out_0\));
\SensorComTxUART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\SensorComTxUART:BUART:reset_reg\,
		clock=>\SensorComTxUART:BUART:clock_op\,
		status=>(zero, zero, zero, \SensorComTxUART:BUART:tx_fifo_notfull\,
			\SensorComTxUART:BUART:tx_status_2\, \SensorComTxUART:BUART:tx_fifo_empty\, \SensorComTxUART:BUART:tx_status_0\),
		interrupt=>\SensorComTxUART:BUART:tx_interrupt_out\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"70c14f8a-e268-403a-a2c4-25afb9968379",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\SensorDataComTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\);
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\SensorDataComTimer:TimerUDB:Clk_Ctl_i\);
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SensorDataComTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\SensorDataComTimer:TimerUDB:control_7\, \SensorDataComTimer:TimerUDB:control_6\, \SensorDataComTimer:TimerUDB:control_5\, \SensorDataComTimer:TimerUDB:control_4\,
			\SensorDataComTimer:TimerUDB:control_3\, \SensorDataComTimer:TimerUDB:control_2\, \SensorDataComTimer:TimerUDB:control_1\, \SensorDataComTimer:TimerUDB:control_0\));
\SensorDataComTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_12,
		clock=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \SensorDataComTimer:TimerUDB:status_3\,
			\SensorDataComTimer:TimerUDB:status_2\, zero, \SensorDataComTimer:TimerUDB:status_tc\),
		interrupt=>\SensorDataComTimer:Net_55\);
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_12, \SensorDataComTimer:TimerUDB:timer_enable\, \SensorDataComTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorDataComTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorDataComTimer:TimerUDB:nc6\,
		f0_blk_stat=>\SensorDataComTimer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\SensorDataComTimer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SensorDataComTimer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_12, \SensorDataComTimer:TimerUDB:timer_enable\, \SensorDataComTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorDataComTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorDataComTimer:TimerUDB:nc5\,
		f0_blk_stat=>\SensorDataComTimer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\,
		co=>\SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\SensorDataComTimer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\SensorDataComTimer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\SensorDataComTimer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\SensorDataComTimer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_12, \SensorDataComTimer:TimerUDB:timer_enable\, \SensorDataComTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorDataComTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorDataComTimer:TimerUDB:status_3\,
		f0_blk_stat=>\SensorDataComTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\SensorDataComTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SensorDataComTimer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_1\, \SensorDataComTimer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\SensorDataComTimer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SensorDataComISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_12);
DataComTxInv:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3458,
		fb=>(tmpFB_0__DataComTxInv_net_0),
		analog=>(open),
		io=>(tmpIO_0__DataComTxInv_net_0),
		siovref=>(tmpSIOVREF__DataComTxInv_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DataComTxInv_net_0);
PingSensorSampleTimerISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3202);
\FreeRunningTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3549,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\);
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3549,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\FreeRunningTimer:TimerUDB:Clk_Ctl_i\);
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FreeRunningTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\FreeRunningTimer:TimerUDB:control_7\, \FreeRunningTimer:TimerUDB:control_6\, \FreeRunningTimer:TimerUDB:control_5\, \FreeRunningTimer:TimerUDB:control_4\,
			\FreeRunningTimer:TimerUDB:control_3\, \FreeRunningTimer:TimerUDB:control_2\, \FreeRunningTimer:TimerUDB:control_1\, \FreeRunningTimer:TimerUDB:control_0\));
\FreeRunningTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \FreeRunningTimer:TimerUDB:status_3\,
			\FreeRunningTimer:TimerUDB:status_2\, zero, \FreeRunningTimer:TimerUDB:status_tc\),
		interrupt=>\FreeRunningTimer:Net_55\);
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \FreeRunningTimer:TimerUDB:control_7\, \FreeRunningTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FreeRunningTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FreeRunningTimer:TimerUDB:nc11\,
		f0_blk_stat=>\FreeRunningTimer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \FreeRunningTimer:TimerUDB:control_7\, \FreeRunningTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FreeRunningTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FreeRunningTimer:TimerUDB:nc10\,
		f0_blk_stat=>\FreeRunningTimer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\,
		co=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \FreeRunningTimer:TimerUDB:control_7\, \FreeRunningTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FreeRunningTimer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FreeRunningTimer:TimerUDB:nc9\,
		f0_blk_stat=>\FreeRunningTimer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\,
		co=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \FreeRunningTimer:TimerUDB:control_7\, \FreeRunningTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FreeRunningTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FreeRunningTimer:TimerUDB:status_3\,
		f0_blk_stat=>\FreeRunningTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\FreeRunningTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\FreeRunningTimer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_1\, \FreeRunningTimer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\FreeRunningTimer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
FlowSenseCaptureISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3552);
WaterResEcho:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26213394-b743-44f7-bff7-154d81f1e2c9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_3591,
		analog=>(open),
		io=>(tmpIO_0__WaterResEcho_net_0),
		siovref=>(tmpSIOVREF__WaterResEcho_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaterResEcho_net_0);
WaterResTrig:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb1c3c8b-d517-4f86-baf3-924b3afbd2cf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3587,
		fb=>(tmpFB_0__WaterResTrig_net_0),
		analog=>(open),
		io=>(tmpIO_0__WaterResTrig_net_0),
		siovref=>(tmpSIOVREF__WaterResTrig_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaterResTrig_net_0);
FlowSenseTimeOutISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3719);
\FlowSenseTimeOutTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3549,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\);
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3549,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\FlowSenseTimeOutTimer:TimerUDB:Clk_Ctl_i\);
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FlowSenseTimeOutTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\FlowSenseTimeOutTimer:TimerUDB:control_7\, \FlowSenseTimeOutTimer:TimerUDB:control_6\, \FlowSenseTimeOutTimer:TimerUDB:control_5\, \FlowSenseTimeOutTimer:TimerUDB:control_4\,
			\FlowSenseTimeOutTimer:TimerUDB:control_3\, \FlowSenseTimeOutTimer:TimerUDB:control_2\, \FlowSenseTimeOutTimer:TimerUDB:control_1\, \FlowSenseTimeOutTimer:TimerUDB:control_0\));
\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_3719,
		clock=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \FlowSenseTimeOutTimer:TimerUDB:status_3\,
			\FlowSenseTimeOutTimer:TimerUDB:status_2\, zero, \FlowSenseTimeOutTimer:TimerUDB:status_tc\),
		interrupt=>\FlowSenseTimeOutTimer:Net_55\);
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3719, \FlowSenseTimeOutTimer:TimerUDB:timer_enable\, \FlowSenseTimeOutTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FlowSenseTimeOutTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FlowSenseTimeOutTimer:TimerUDB:nc6\,
		f0_blk_stat=>\FlowSenseTimeOutTimer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3719, \FlowSenseTimeOutTimer:TimerUDB:timer_enable\, \FlowSenseTimeOutTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FlowSenseTimeOutTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FlowSenseTimeOutTimer:TimerUDB:nc5\,
		f0_blk_stat=>\FlowSenseTimeOutTimer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\,
		co=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3719, \FlowSenseTimeOutTimer:TimerUDB:timer_enable\, \FlowSenseTimeOutTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FlowSenseTimeOutTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FlowSenseTimeOutTimer:TimerUDB:status_3\,
		f0_blk_stat=>\FlowSenseTimeOutTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_1\, \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_583);
ECSenseDataRxISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3740);
\ECSenseUART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ea39af1-a9e7-43bc-9d31-c874b3ad9365/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ECSenseUART:Net_9\,
		dig_domain_out=>open);
\ECSenseUART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ECSenseUART:Net_9\,
		enable=>tmpOE__FlowSensorSig_net_0,
		clock_out=>\ECSenseUART:BUART:clock_op\);
\ECSenseUART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\ECSenseUART:BUART:reset_reg\,
		clk=>\ECSenseUART:BUART:clock_op\,
		cs_addr=>(\ECSenseUART:BUART:rx_state_1\, \ECSenseUART:BUART:rx_state_0\, \ECSenseUART:BUART:rx_bitclk_enable\),
		route_si=>\ECSenseUART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\ECSenseUART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ECSenseUART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\ECSenseUART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ECSenseUART:BUART:hd_shift_out\,
		f0_bus_stat=>\ECSenseUART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\ECSenseUART:BUART:rx_fifofull\,
		f1_bus_stat=>\ECSenseUART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\ECSenseUART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ECSenseUART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ECSenseUART:BUART:clock_op\,
		reset=>\ECSenseUART:BUART:reset_reg\,
		load=>\ECSenseUART:BUART:rx_counter_load\,
		enable=>tmpOE__FlowSensorSig_net_0,
		count=>(\ECSenseUART:BUART:rx_count_6\, \ECSenseUART:BUART:rx_count_5\, \ECSenseUART:BUART:rx_count_4\, \ECSenseUART:BUART:rx_count_3\,
			\ECSenseUART:BUART:rx_count_2\, \ECSenseUART:BUART:rx_count_1\, \ECSenseUART:BUART:rx_count_0\),
		tc=>\ECSenseUART:BUART:rx_count7_tc\);
\ECSenseUART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ECSenseUART:BUART:reset_reg\,
		clock=>\ECSenseUART:BUART:clock_op\,
		status=>(zero, \ECSenseUART:BUART:rx_status_5\, \ECSenseUART:BUART:rx_status_4\, \ECSenseUART:BUART:rx_status_3\,
			\ECSenseUART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_3740);
ECSenseRx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b2b51d0-5b81-426f-8ab7-513b4a491465",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>(zero),
		fb=>Net_3747,
		analog=>(open),
		io=>(tmpIO_0__ECSenseRx_net_0),
		siovref=>(tmpSIOVREF__ECSenseRx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ECSenseRx_net_0);
ECSenseRxInv:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"098d52a1-cd33-4d20-b813-657f6fdc6b03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3757,
		fb=>(tmpFB_0__ECSenseRxInv_net_0),
		analog=>(open),
		io=>(tmpIO_0__ECSenseRxInv_net_0),
		siovref=>(tmpSIOVREF__ECSenseRxInv_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ECSenseRxInv_net_0);
\ECSenseControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ECSenseControlReg:control_7\, \ECSenseControlReg:control_6\, \ECSenseControlReg:control_5\, \ECSenseControlReg:control_4\,
			\ECSenseControlReg:control_3\, \ECSenseControlReg:control_2\, \ECSenseControlReg:control_1\, Net_3761));
ECControl:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"631a298c-944b-479b-9203-701b96bf004a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__FlowSensorSig_net_0),
		y=>Net_3761,
		fb=>(tmpFB_0__ECControl_net_0),
		analog=>(open),
		io=>(tmpIO_0__ECControl_net_0),
		siovref=>(tmpSIOVREF__ECControl_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__FlowSensorSig_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__FlowSensorSig_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ECControl_net_0);
\SenseSwitchTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3781,
		kill=>zero,
		enable=>tmpOE__FlowSensorSig_net_0,
		capture=>zero,
		timer_reset=>Net_3870,
		tc=>Net_3870,
		compare=>\SenseSwitchTimer:Net_261\,
		interrupt=>Net_3865);
SenseSwitchTimerISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3865);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"51e4838f-ad9f-4c9f-a95d-0a16c9a6b7c8",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3781,
		dig_domain_out=>open);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_621:cy_dff
	PORT MAP(d=>Net_621D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_621);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>MODIN1_1);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>MODIN1_0);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\pHSampleTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\pHSampleTimer:TimerUDB:capture_last\);
\pHSampleTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\pHSampleTimer:TimerUDB:control_7\,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\pHSampleTimer:TimerUDB:run_mode\);
\pHSampleTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\pHSampleTimer:TimerUDB:status_tc\,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_2034);
\pHSampleTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\pHSampleTimer:TimerUDB:capture_out_reg_i\);
\pHSampleTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\pHSampleTimer:TimerUDB:runmode_enable\\D\,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\pHSampleTimer:TimerUDB:timer_enable\);
\pHSampleTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\pHSampleTimer:TimerUDB:trig_disable\\D\,
		clk=>\pHSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\pHSampleTimer:TimerUDB:trig_disable\);
\PingSensorEchoTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_3322,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorEchoTimer:TimerUDB:capture_last\);
\PingSensorEchoTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\PingSensorEchoTimer:TimerUDB:hwEnable\,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorEchoTimer:TimerUDB:run_mode\);
\PingSensorEchoTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PingSensorEchoTimer:TimerUDB:status_tc\,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorEchoTimer:TimerUDB:tc_reg_i\);
\PingSensorEchoTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\PingSensorEchoTimer:TimerUDB:capt_fifo_load\,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_2878);
\PingSensorEchoTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\PingSensorEchoTimer:TimerUDB:runmode_enable\\D\,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorEchoTimer:TimerUDB:timer_enable\);
\PingSensorEchoTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\PingSensorEchoTimer:TimerUDB:trig_disable\\D\,
		clk=>\PingSensorEchoTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorEchoTimer:TimerUDB:trig_disable\);
\PingSensorSampleTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorSampleTimer:TimerUDB:capture_last\);
\PingSensorSampleTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\PingSensorSampleTimer:TimerUDB:control_7\,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorSampleTimer:TimerUDB:run_mode\);
\PingSensorSampleTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PingSensorSampleTimer:TimerUDB:status_tc\,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_3202);
\PingSensorSampleTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorSampleTimer:TimerUDB:capture_out_reg_i\);
\PingSensorSampleTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\PingSensorSampleTimer:TimerUDB:runmode_enable\\D\,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorSampleTimer:TimerUDB:timer_enable\);
\PingSensorSampleTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\PingSensorSampleTimer:TimerUDB:trig_disable\\D\,
		clk=>\PingSensorSampleTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\PingSensorSampleTimer:TimerUDB:trig_disable\);
\SensorComTxUART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:reset_reg\);
\SensorComTxUART:BUART:txn\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:txn\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>Net_3458);
\SensorComTxUART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_state_1\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_state_1\);
\SensorComTxUART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_state_0\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_state_0\);
\SensorComTxUART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_state_2\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_state_2\);
Net_3417:cy_dff
	PORT MAP(d=>Net_3417D,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>Net_3417);
\SensorComTxUART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_bitclk\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_bitclk\);
\SensorComTxUART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_ctrl_mark_last\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_ctrl_mark_last\);
\SensorComTxUART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_mark\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_mark\);
\SensorComTxUART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\SensorComTxUART:BUART:tx_parity_bit\\D\,
		clk=>\SensorComTxUART:BUART:clock_op\,
		q=>\SensorComTxUART:BUART:tx_parity_bit\);
\SensorDataComTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorDataComTimer:TimerUDB:capture_last\);
\SensorDataComTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\SensorDataComTimer:TimerUDB:control_7\,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorDataComTimer:TimerUDB:run_mode\);
\SensorDataComTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\SensorDataComTimer:TimerUDB:status_tc\,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_12);
\SensorDataComTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorDataComTimer:TimerUDB:capture_out_reg_i\);
\SensorDataComTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\SensorDataComTimer:TimerUDB:runmode_enable\\D\,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorDataComTimer:TimerUDB:timer_enable\);
\SensorDataComTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\SensorDataComTimer:TimerUDB:trig_disable\\D\,
		clk=>\SensorDataComTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorDataComTimer:TimerUDB:trig_disable\);
\FreeRunningTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FreeRunningTimer:TimerUDB:capture_last\);
\FreeRunningTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\FreeRunningTimer:TimerUDB:status_tc\,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FreeRunningTimer:TimerUDB:tc_reg_i\);
\FreeRunningTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\FreeRunningTimer:TimerUDB:control_7\,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FreeRunningTimer:TimerUDB:hwEnable_reg\);
\FreeRunningTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FreeRunningTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FreeRunningTimer:TimerUDB:capture_out_reg_i\);
\FlowSenseTimeOutTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FlowSenseTimeOutTimer:TimerUDB:capture_last\);
\FlowSenseTimeOutTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\FlowSenseTimeOutTimer:TimerUDB:control_7\,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FlowSenseTimeOutTimer:TimerUDB:run_mode\);
\FlowSenseTimeOutTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\FlowSenseTimeOutTimer:TimerUDB:status_tc\,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_3719);
\FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\);
\FlowSenseTimeOutTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\FlowSenseTimeOutTimer:TimerUDB:runmode_enable\\D\,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FlowSenseTimeOutTimer:TimerUDB:timer_enable\);
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\FlowSenseTimeOutTimer:TimerUDB:trig_disable\\D\,
		clk=>\FlowSenseTimeOutTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\FlowSenseTimeOutTimer:TimerUDB:trig_disable\);
\ECSenseUART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:reset_reg\);
\ECSenseUART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_state_1\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_state_1\);
\ECSenseUART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_state_0\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_state_0\);
\ECSenseUART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_load_fifo\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_load_fifo\);
\ECSenseUART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_state_3\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_state_3\);
\ECSenseUART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_state_2\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_state_2\);
\ECSenseUART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_bitclk_pre\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_bitclk_enable\);
\ECSenseUART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_state_stop1_reg\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_state_stop1_reg\);
\ECSenseUART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:pollcount_1\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:pollcount_1\);
\ECSenseUART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:pollcount_0\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:pollcount_0\);
\ECSenseUART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_markspace_status\);
\ECSenseUART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_status_2\);
\ECSenseUART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_stop_bit_error\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_status_3\);
\ECSenseUART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_addr_match_status\);
\ECSenseUART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_markspace_pre\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_markspace_pre\);
\ECSenseUART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_parity_error_pre\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_parity_error_pre\);
\ECSenseUART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_break_status\);
\ECSenseUART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_address_detected\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_address_detected\);
\ECSenseUART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_last\\D\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_last\);
\ECSenseUART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\ECSenseUART:BUART:rx_parity_bit\,
		clk=>\ECSenseUART:BUART:clock_op\,
		q=>\ECSenseUART:BUART:rx_parity_bit\);

END R_T_L;
