
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 307.711 ; gain = 97.641
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/cygwin64/home/saute/yarr_sim/project_sim/project_sim.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/cygwin64/home/saute/yarr_sim/project_sim/project_sim.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 00:03:03 . Memory (MB): peak = 572.367 ; gain = 362.297
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 572.367 ; gain = 362.297
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 756.832 ; gain = 1.949
Finished Constraint Validation : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:17 ; elapsed = 00:03:26 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:28 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:03:38 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished IO Insertion : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:03:40 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:41 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:41 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:41 . Memory (MB): peak = 756.832 ; gain = 546.762
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:41 . Memory (MB): peak = 756.832 ; gain = 546.762

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |     2|
|2     |LUT3       |     1|
|3     |LUT6       |   599|
|4     |MUXF7      |   252|
|5     |RAMB36E1   |   224|
|6     |RAMB36E1_1 |     2|
|7     |RAMB36E1_2 |     2|
|8     |FDRE       |    17|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:41 . Memory (MB): peak = 756.832 ; gain = 546.762
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 756.832 ; gain = 541.480
