// The code in this header has been derived from ESP-IDF (which is licensed
// under the Apache 2.0 license) but was heavily modified to be more in CMSIS
// style.

#pragma once

#include <stdint.h>

// Based on:
// https://github.com/espressif/esp-idf/blob/6b3da6b188/components/soc/esp32/include/soc/dport_reg.h
typedef struct {
    volatile uint32_t PRO_BOOT_REMAP_CTRL;
    volatile uint32_t APP_BOOT_REMAP_CTRL;
    volatile uint32_t ACCESS_CHECK;
    volatile uint32_t PRO_DPORT_APB_MASK0;
    volatile uint32_t PRO_DPORT_APB_MASK1;
    volatile uint32_t APP_DPORT_APB_MASK0;
    volatile uint32_t APP_DPORT_APB_MASK1;
    volatile uint32_t PERI_CLK_EN;
    volatile uint32_t PERI_RST_EN;
    volatile uint32_t WIFI_BB_CFG;
    volatile uint32_t WIFI_BB_CFG_2;
    volatile uint32_t APPCPU_CTRL_A;
    volatile uint32_t APPCPU_CTRL_B;
    volatile uint32_t APPCPU_CTRL_C;
    volatile uint32_t APPCPU_CTRL_D;
    volatile uint32_t CPU_PER_CONF;
    volatile uint32_t PRO_CACHE_CTRL;
    volatile uint32_t PRO_CACHE_CTRL1;
    volatile uint32_t PRO_CACHE_LOCK_0_ADDR;
    volatile uint32_t PRO_CACHE_LOCK_1_ADDR;
    volatile uint32_t PRO_CACHE_LOCK_2_ADDR;
    volatile uint32_t PRO_CACHE_LOCK_3_ADDR;
    volatile uint32_t APP_CACHE_CTRL;
    volatile uint32_t APP_CACHE_CTRL1;
    volatile uint32_t APP_CACHE_LOCK_0_ADDR;
    volatile uint32_t APP_CACHE_LOCK_1_ADDR;
    volatile uint32_t APP_CACHE_LOCK_2_ADDR;
    volatile uint32_t APP_CACHE_LOCK_3_ADDR;
    volatile uint32_t TRACEMEM_MUX_MODE;
    volatile uint32_t PRO_TRACEMEM_ENA;
    volatile uint32_t APP_TRACEMEM_ENA;
    volatile uint32_t CACHE_MUX_MODE;
    volatile uint32_t IMMU_PAGE_MODE;
    volatile uint32_t DMMU_PAGE_MODE;
    volatile uint32_t ROM_MPU_ENA;
    volatile uint32_t MEM_PD_MASK;
    volatile uint32_t ROM_PD_CTRL;
    volatile uint32_t ROM_FO_CTRL;
    volatile uint32_t SRAM_PD_CTRL_0;
    volatile uint32_t SRAM_PD_CTRL_1;
    volatile uint32_t SRAM_FO_CTRL_0;
    volatile uint32_t SRAM_FO_CTRL_1;
    volatile uint32_t IRAM_DRAM_AHB_SEL;
    volatile uint32_t TAG_FO_CTRL;
    volatile uint32_t AHB_LITE_MASK;
    volatile uint32_t AHB_MPU_TABLE_0;
    volatile uint32_t AHB_MPU_TABLE_1;
    volatile uint32_t HOST_INF_SEL;
    volatile uint32_t PERIP_CLK_EN;
    volatile uint32_t PERIP_RST_EN;
    volatile uint32_t SLAVE_SPI_CONFIG;
    volatile uint32_t WIFI_CLK_EN;
    volatile uint32_t CORE_RST_EN;
    volatile uint32_t BT_LPCK_DIV_INT;
    volatile uint32_t BT_LPCK_DIV_FRAC;
    volatile uint32_t CPU_INTR_FROM_CPU_0;
    volatile uint32_t CPU_INTR_FROM_CPU_1;
    volatile uint32_t CPU_INTR_FROM_CPU_2;
    volatile uint32_t CPU_INTR_FROM_CPU_3;
    volatile uint32_t PRO_INTR_STATUS_0;
    volatile uint32_t PRO_INTR_STATUS_1;
    volatile uint32_t PRO_INTR_STATUS_2;
    volatile uint32_t APP_INTR_STATUS_0;
    volatile uint32_t APP_INTR_STATUS_1;
    volatile uint32_t APP_INTR_STATUS_2;
    volatile uint32_t PRO_MAC_INTR_MAP;
    volatile uint32_t PRO_MAC_NMI_MAP;
    volatile uint32_t PRO_BB_INT_MAP;
    volatile uint32_t PRO_BT_MAC_INT_MAP;
    volatile uint32_t PRO_BT_BB_INT_MAP;
    volatile uint32_t PRO_BT_BB_NMI_MAP;
    volatile uint32_t PRO_RWBT_IRQ_MAP;
    volatile uint32_t PRO_RWBLE_IRQ_MAP;
    volatile uint32_t PRO_RWBT_NMI_MAP;
    volatile uint32_t PRO_RWBLE_NMI_MAP;
    volatile uint32_t PRO_SLC0_INTR_MAP;
    volatile uint32_t PRO_SLC1_INTR_MAP;
    volatile uint32_t PRO_UHCI0_INTR_MAP;
    volatile uint32_t PRO_UHCI1_INTR_MAP;
    volatile uint32_t PRO_TG_T0_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG_T1_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG_WDT_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG_LACT_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG1_T0_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG1_T1_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG1_WDT_LEVEL_INT_MAP;
    volatile uint32_t PRO_TG1_LACT_LEVEL_INT_MAP;
    volatile uint32_t PRO_GPIO_INTERRUPT_MAP;
    volatile uint32_t PRO_GPIO_INTERRUPT_NMI_MAP;
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_0_MAP;
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_1_MAP;
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_2_MAP;
    volatile uint32_t PRO_CPU_INTR_FROM_CPU_3_MAP;
    volatile uint32_t PRO_SPI_INTR_0_MAP;
    volatile uint32_t PRO_SPI_INTR_1_MAP;
    volatile uint32_t PRO_SPI_INTR_2_MAP;
    volatile uint32_t PRO_SPI_INTR_3_MAP;
    volatile uint32_t PRO_I2S0_INT_MAP;
    volatile uint32_t PRO_I2S1_INT_MAP;
    volatile uint32_t PRO_UART_INTR_MAP;
    volatile uint32_t PRO_UART1_INTR_MAP;
    volatile uint32_t PRO_UART2_INTR_MAP;
    volatile uint32_t PRO_SDIO_HOST_INTERRUPT_MAP;
    volatile uint32_t PRO_EMAC_INT_MAP;
    volatile uint32_t PRO_PWM0_INTR_MAP;
    volatile uint32_t PRO_PWM1_INTR_MAP;
    volatile uint32_t PRO_PWM2_INTR_MAP;
    volatile uint32_t PRO_PWM3_INTR_MAP;
    volatile uint32_t PRO_LEDC_INT_MAP;
    volatile uint32_t PRO_EFUSE_INT_MAP;
    volatile uint32_t PRO_CAN_INT_MAP;
    volatile uint32_t PRO_RTC_CORE_INTR_MAP;
    volatile uint32_t PRO_RMT_INTR_MAP;
    volatile uint32_t PRO_PCNT_INTR_MAP;
    volatile uint32_t PRO_I2C_EXT0_INTR_MAP;
    volatile uint32_t PRO_I2C_EXT1_INTR_MAP;
    volatile uint32_t PRO_RSA_INTR_MAP;
    volatile uint32_t PRO_SPI1_DMA_INT_MAP;
    volatile uint32_t PRO_SPI2_DMA_INT_MAP;
    volatile uint32_t PRO_SPI3_DMA_INT_MAP;
    volatile uint32_t PRO_WDG_INT_MAP;
    volatile uint32_t PRO_TIMER_INT1_MAP;
    volatile uint32_t PRO_TIMER_INT2_MAP;
    volatile uint32_t PRO_TG_T0_EDGE_INT_MAP;
    volatile uint32_t PRO_TG_T1_EDGE_INT_MAP;
    volatile uint32_t PRO_TG_WDT_EDGE_INT_MAP;
    volatile uint32_t PRO_TG_LACT_EDGE_INT_MAP;
    volatile uint32_t PRO_TG1_T0_EDGE_INT_MAP;
    volatile uint32_t PRO_TG1_T1_EDGE_INT_MAP;
    volatile uint32_t PRO_TG1_WDT_EDGE_INT_MAP;
    volatile uint32_t PRO_TG1_LACT_EDGE_INT_MAP;
    volatile uint32_t PRO_MMU_IA_INT_MAP;
    volatile uint32_t PRO_MPU_IA_INT_MAP;
    volatile uint32_t PRO_CACHE_IA_INT_MAP;
    volatile uint32_t APP_MAC_INTR_MAP;
    volatile uint32_t APP_MAC_NMI_MAP;
    volatile uint32_t APP_BB_INT_MAP;
    volatile uint32_t APP_BT_MAC_INT_MAP;
    volatile uint32_t APP_BT_BB_INT_MAP;
    volatile uint32_t APP_BT_BB_NMI_MAP;
    volatile uint32_t APP_RWBT_IRQ_MAP;
    volatile uint32_t APP_RWBLE_IRQ_MAP;
    volatile uint32_t APP_RWBT_NMI_MAP;
    volatile uint32_t APP_RWBLE_NMI_MAP;
    volatile uint32_t APP_SLC0_INTR_MAP;
    volatile uint32_t APP_SLC1_INTR_MAP;
    volatile uint32_t APP_UHCI0_INTR_MAP;
    volatile uint32_t APP_UHCI1_INTR_MAP;
    volatile uint32_t APP_TG_T0_LEVEL_INT_MAP;
    volatile uint32_t APP_TG_T1_LEVEL_INT_MAP;
    volatile uint32_t APP_TG_WDT_LEVEL_INT_MAP;
    volatile uint32_t APP_TG_LACT_LEVEL_INT_MAP;
    volatile uint32_t APP_TG1_T0_LEVEL_INT_MAP;
    volatile uint32_t APP_TG1_T1_LEVEL_INT_MAP;
    volatile uint32_t APP_TG1_WDT_LEVEL_INT_MAP;
    volatile uint32_t APP_TG1_LACT_LEVEL_INT_MAP;
    volatile uint32_t APP_GPIO_INTERRUPT_MAP;
    volatile uint32_t APP_GPIO_INTERRUPT_NMI_MAP;
    volatile uint32_t APP_CPU_INTR_FROM_CPU_0_MAP;
    volatile uint32_t APP_CPU_INTR_FROM_CPU_1_MAP;
    volatile uint32_t APP_CPU_INTR_FROM_CPU_2_MAP;
    volatile uint32_t APP_CPU_INTR_FROM_CPU_3_MAP;
    volatile uint32_t APP_SPI_INTR_0_MAP;
    volatile uint32_t APP_SPI_INTR_1_MAP;
    volatile uint32_t APP_SPI_INTR_2_MAP;
    volatile uint32_t APP_SPI_INTR_3_MAP;
    volatile uint32_t APP_I2S0_INT_MAP;
    volatile uint32_t APP_I2S1_INT_MAP;
    volatile uint32_t APP_UART_INTR_MAP;
    volatile uint32_t APP_UART1_INTR_MAP;
    volatile uint32_t APP_UART2_INTR_MAP;
    volatile uint32_t APP_SDIO_HOST_INTERRUPT_MAP;
    volatile uint32_t APP_EMAC_INT_MAP;
    volatile uint32_t APP_PWM0_INTR_MAP;
    volatile uint32_t APP_PWM1_INTR_MAP;
    volatile uint32_t APP_PWM2_INTR_MAP;
    volatile uint32_t APP_PWM3_INTR_MAP;
    volatile uint32_t APP_LEDC_INT_MAP;
    volatile uint32_t APP_EFUSE_INT_MAP;
    volatile uint32_t APP_CAN_INT_MAP;
    volatile uint32_t APP_RTC_CORE_INTR_MAP;
    volatile uint32_t APP_RMT_INTR_MAP;
    volatile uint32_t APP_PCNT_INTR_MAP;
    volatile uint32_t APP_I2C_EXT0_INTR_MAP;
    volatile uint32_t APP_I2C_EXT1_INTR_MAP;
    volatile uint32_t APP_RSA_INTR_MAP;
    volatile uint32_t APP_SPI1_DMA_INT_MAP;
    volatile uint32_t APP_SPI2_DMA_INT_MAP;
    volatile uint32_t APP_SPI3_DMA_INT_MAP;
    volatile uint32_t APP_WDG_INT_MAP;
    volatile uint32_t APP_TIMER_INT1_MAP;
    volatile uint32_t APP_TIMER_INT2_MAP;
    volatile uint32_t APP_TG_T0_EDGE_INT_MAP;
    volatile uint32_t APP_TG_T1_EDGE_INT_MAP;
    volatile uint32_t APP_TG_WDT_EDGE_INT_MAP;
    volatile uint32_t APP_TG_LACT_EDGE_INT_MAP;
    volatile uint32_t APP_TG1_T0_EDGE_INT_MAP;
    volatile uint32_t APP_TG1_T1_EDGE_INT_MAP;
    volatile uint32_t APP_TG1_WDT_EDGE_INT_MAP;
    volatile uint32_t APP_TG1_LACT_EDGE_INT_MAP;
    volatile uint32_t APP_MMU_IA_INT_MAP;
    volatile uint32_t APP_MPU_IA_INT_MAP;
    volatile uint32_t APP_CACHE_IA_INT_MAP;
    volatile uint32_t AHBLITE_MPU_TABLE_UART;
    volatile uint32_t AHBLITE_MPU_TABLE_SPI1;
    volatile uint32_t AHBLITE_MPU_TABLE_SPI0;
    volatile uint32_t AHBLITE_MPU_TABLE_GPIO;
    volatile uint32_t AHBLITE_MPU_TABLE_FE2;
    volatile uint32_t AHBLITE_MPU_TABLE_FE;
    volatile uint32_t AHBLITE_MPU_TABLE_TIMER;
    volatile uint32_t AHBLITE_MPU_TABLE_RTC;
    volatile uint32_t AHBLITE_MPU_TABLE_IO_MUX;
    volatile uint32_t AHBLITE_MPU_TABLE_WDG;
    volatile uint32_t AHBLITE_MPU_TABLE_HINF;
    volatile uint32_t AHBLITE_MPU_TABLE_UHCI1;
    volatile uint32_t AHBLITE_MPU_TABLE_MISC;
    volatile uint32_t AHBLITE_MPU_TABLE_I2C;
    volatile uint32_t AHBLITE_MPU_TABLE_I2S0;
    volatile uint32_t AHBLITE_MPU_TABLE_UART1;
    volatile uint32_t AHBLITE_MPU_TABLE_BT;
    volatile uint32_t AHBLITE_MPU_TABLE_BT_BUFFER;
    volatile uint32_t AHBLITE_MPU_TABLE_I2C_EXT0;
    volatile uint32_t AHBLITE_MPU_TABLE_UHCI0;
    volatile uint32_t AHBLITE_MPU_TABLE_SLCHOST;
    volatile uint32_t AHBLITE_MPU_TABLE_RMT;
    volatile uint32_t AHBLITE_MPU_TABLE_PCNT;
    volatile uint32_t AHBLITE_MPU_TABLE_SLC;
    volatile uint32_t AHBLITE_MPU_TABLE_LEDC;
    volatile uint32_t AHBLITE_MPU_TABLE_EFUSE;
    volatile uint32_t AHBLITE_MPU_TABLE_SPI_ENCRYPT;
    volatile uint32_t AHBLITE_MPU_TABLE_BB;
    volatile uint32_t AHBLITE_MPU_TABLE_PWM0;
    volatile uint32_t AHBLITE_MPU_TABLE_TIMERGROUP;
    volatile uint32_t AHBLITE_MPU_TABLE_TIMERGROUP1;
    volatile uint32_t AHBLITE_MPU_TABLE_SPI2;
    volatile uint32_t AHBLITE_MPU_TABLE_SPI3;
    volatile uint32_t AHBLITE_MPU_TABLE_APB_CTRL;
    volatile uint32_t AHBLITE_MPU_TABLE_I2C_EXT1;
    volatile uint32_t AHBLITE_MPU_TABLE_SDIO_HOST;
    volatile uint32_t AHBLITE_MPU_TABLE_EMAC;
    volatile uint32_t AHBLITE_MPU_TABLE_CAN;
    volatile uint32_t AHBLITE_MPU_TABLE_PWM1;
    volatile uint32_t AHBLITE_MPU_TABLE_I2S1;
    volatile uint32_t AHBLITE_MPU_TABLE_UART2;
    volatile uint32_t AHBLITE_MPU_TABLE_PWM2;
    volatile uint32_t AHBLITE_MPU_TABLE_PWM3;
    volatile uint32_t AHBLITE_MPU_TABLE_RWBT;
    volatile uint32_t AHBLITE_MPU_TABLE_BTMAC;
    volatile uint32_t AHBLITE_MPU_TABLE_WIFIMAC;
    volatile uint32_t AHBLITE_MPU_TABLE_PWR;
    volatile uint32_t MEM_ACCESS_DBUG[2];
    volatile uint32_t PRO_DCACHE_DBUG[10];
    volatile uint32_t APP_DCACHE_DBUG[10];
    struct {
        volatile uint32_t CTRL;
        volatile uint32_t STATUS;
        volatile uint32_t PID;
        volatile uint32_t PDEBUGINST;
        volatile uint32_t PDEBUGSTATUS;
        volatile uint32_t PDEBUGDATA;
        volatile uint32_t PDEBUGPC;
        volatile uint32_t PDEBUGLS0STAT;
        volatile uint32_t PDEBUGLS0ADDR;
        volatile uint32_t PDEBUGLS0DATA;
    } CPU_RECORD[2];
    volatile uint32_t RSA_PD_CTRL;
    volatile uint32_t ROM_MPU_TABLE[4];
    volatile uint32_t SHROM_MPU_TABLE[24];
    volatile uint32_t IMMU_TABLE[16];
    volatile uint32_t DMMU_TABLE[16];
    volatile uint32_t PRO_INTRUSION_CTRL;
    volatile uint32_t PRO_INTRUSION_STATUS;
    volatile uint32_t APP_INTRUSION_CTRL;
    volatile uint32_t APP_INTRUSION_STATUS;
    volatile uint32_t FRONT_END_MEM_PD;
    volatile uint32_t MMU_IA_INT_EN;
    volatile uint32_t MPU_IA_INT_EN;
    volatile uint32_t CACHE_IA_INT_EN;
    volatile uint32_t SECURE_BOOT_CTRL;
    volatile uint32_t SPI_DMA_CHAN_SEL;
    volatile uint32_t PRO_VECBASE_CTRL;
    volatile uint32_t PRO_VECBASE_SET;
    volatile uint32_t APP_VECBASE_CTRL;
    volatile uint32_t APP_VECBASE_SET;
} DPORT_Type;

// Based on:
// https://github.com/espressif/esp-idf/blob/6b3da6b188/components/soc/esp32/include/soc/uart_reg.h
typedef struct {
    volatile uint32_t FIFO;
    volatile uint32_t INT_RAW;
    volatile uint32_t INT_ST;
    volatile uint32_t INT_ENA;
    volatile uint32_t INT_CLR;
    volatile uint32_t CLKDIV;
    volatile uint32_t AUTOBAUD;
    volatile uint32_t STATUS;
    volatile uint32_t CONF0;
    volatile uint32_t CONF1;
    volatile uint32_t LOWPULSE;
    volatile uint32_t HIGHPULSE;
    volatile uint32_t RXD_CNT;
    volatile uint32_t FLOW_CONF;
    volatile uint32_t SLEEP_CONF;
    volatile uint32_t SWFC_CONF;
    volatile uint32_t RS485_CONF;
    volatile uint32_t AT_CMD_PRECNT;
    volatile uint32_t AT_CMD_POSTCNT;
    volatile uint32_t AT_CMD_GAPTOUT;
    volatile uint32_t AT_CMD_CHAR;
    volatile uint32_t MEM_CONF;
    volatile uint32_t _reserved0;
    volatile uint32_t _reserved1;
    volatile uint32_t MEM_CNT_STATUS;
    volatile uint32_t POSPULSE;
    volatile uint32_t NEGPULSE;
} UART_Type;

// Based on:
// https://github.com/espressif/esp-idf/blob/6b3da6b1882f3b72e904cc90be67e9c4e3f369a9/components/soc/esp32/include/soc/gpio_reg.h
typedef struct {
    volatile uint32_t BT_SELECT;
    volatile uint32_t OUT;
    volatile uint32_t OUT_W1TS;
    volatile uint32_t OUT_W1TC;
    volatile uint32_t OUT1;
    volatile uint32_t OUT1_W1TS;
    volatile uint32_t OUT1_W1TC;
    volatile uint32_t SDIO_SELECT;
    volatile uint32_t ENABLE;
    volatile uint32_t ENABLE_W1TS;
    volatile uint32_t ENABLE_W1TC;
    volatile uint32_t ENABLE1;
    volatile uint32_t ENABLE1_W1TS;
    volatile uint32_t ENABLE1_W1TC;
    volatile uint32_t STRAP;
    volatile uint32_t IN;
    volatile uint32_t IN1;
    volatile uint32_t STATUS;
    volatile uint32_t STATUS_W1TS;
    volatile uint32_t STATUS_W1TC;
    volatile uint32_t STATUS1;
    volatile uint32_t STATUS1_W1TS;
    volatile uint32_t STATUS1_W1TC;
    volatile uint32_t _reserved0;
    volatile uint32_t ACPU_INT;
    volatile uint32_t ACPU_NMI_INT;
    volatile uint32_t PCPU_INT;
    volatile uint32_t PCPU_NMI_INT;
    volatile uint32_t CPUSDIO_INT;
    volatile uint32_t ACPU_INT1;
    volatile uint32_t ACPU_NMI_INT1;
    volatile uint32_t PCPU_INT1;
    volatile uint32_t PCPU_NMI_INT1;
    volatile uint32_t CPUSDIO_INT1;
    volatile uint32_t PIN[40];
    volatile uint32_t cali_conf;
    volatile uint32_t cali_data;
    volatile uint32_t FUNC_IN_SEL_CFG[256];
    volatile uint32_t FUNC_OUT_SEL_CFG[40];
} GPIO_Type;

// Based on:
// https://github.com/espressif/esp-idf/blob/6b3da6b188/components/soc/esp32/include/soc/rtc_reg.h
typedef struct {
    volatile uint32_t OPTIONS0;
    volatile uint32_t SLP_TIMER0;
    volatile uint32_t SLP_TIMER1;
    volatile uint32_t TIME_UPDATE;
    volatile uint32_t TIME0;
    volatile uint32_t TIME1;
    volatile uint32_t STATE0;
    volatile uint32_t TIMER1;
    volatile uint32_t TIMER2;
    volatile uint32_t TIMER3; // not present in datasheet?
    volatile uint32_t TIMER4; // not present in datasheet?
    volatile uint32_t TIMER5;
    volatile uint32_t ANA_CONF;
    volatile uint32_t RESET_STATE;
    volatile uint32_t WAKEUP_STATE;
    volatile uint32_t INT_ENA;
    volatile uint32_t INT_RAW;
    volatile uint32_t INT_ST;
    volatile uint32_t INT_CLR;
    volatile uint32_t STORE0;
    volatile uint32_t STORE1;
    volatile uint32_t STORE2;
    volatile uint32_t STORE3;
    volatile uint32_t EXT_XTL_CONF;
    volatile uint32_t EXT_WAKEUP_CONF;
    volatile uint32_t SLP_REJECT_CONF;
    volatile uint32_t CPU_PERIOD_CONF;
    volatile uint32_t SDIO_ACT_CONF;
    volatile uint32_t CLK_CONF;
    volatile uint32_t SDIO_CONF;
    volatile uint32_t BIAS_CONF;
    volatile uint32_t VREG;
    volatile uint32_t PWC;
    volatile uint32_t DIG_PWC;
    volatile uint32_t DIG_ISO;
    volatile uint32_t WDTCONFIG[5];
    volatile uint32_t WDTFEED;
    volatile uint32_t WDTWPROTECT;
    volatile uint32_t TEST_MUX;
    volatile uint32_t SW_CPU_STALL;
    volatile uint32_t STORE4;
    volatile uint32_t STORE5;
    volatile uint32_t STORE6;
    volatile uint32_t STORE7;
    volatile uint32_t LOW_POWER_ST;
    volatile uint32_t DIAG1;
    volatile uint32_t HOLD_FORCE;
    volatile uint32_t EXT_WAKEUP1;
    volatile uint32_t EXT_WAKEUP1_STATUS;
    volatile uint32_t BROWN_OUT;
} RTC_Type;

// Based on:
// https://github.com/espressif/esp-idf/blob/6b3da6b188/components/soc/esp32/include/soc/timer_group_reg.h
typedef struct {
    struct {
        volatile uint32_t CONFIG;
        volatile uint32_t LO;
        volatile uint32_t HI;
        volatile uint32_t UPDATE;
        volatile uint32_t ALARMLO;
        volatile uint32_t ALARMHI;
        volatile uint32_t LOADLO;
        volatile uint32_t LOADHI;
        volatile uint32_t LOAD;
    } T[2];
    volatile uint32_t WDTCONFIG[6];
    volatile uint32_t WDTFEED;
    volatile uint32_t WDTWPROTECT;
    volatile uint32_t RTCCALICFG;
    volatile uint32_t RTCCALICFG1;
    volatile uint32_t LACTCONFIG;
    volatile uint32_t LACTRTC;
    volatile uint32_t LACTLO;
    volatile uint32_t LACTHI;
    volatile uint32_t LACTUPDATE;
    volatile uint32_t LACTALARMLO;
    volatile uint32_t LACTALARMHI;
    volatile uint32_t LACTLOADLO;
    volatile uint32_t LACTLOADHI;
    volatile uint32_t LACTLOAD;
    volatile uint32_t INT_ENA_TIMERS;
    volatile uint32_t INT_RAW_TIMERS;
} TIMG_Type;

#define DPORT  ((DPORT_Type*)(0x3ff00000))
#define UART0  ((UART_Type*)(0x60000000))
#define GPIO   ((GPIO_Type*)(0x3ff44000))
#define RTC    ((RTC_Type*)(0x3ff48000))
#define TIMG0  ((TIMG_Type*)(0x3ff5f000))
