/* Memory layout */
#define UART_BASE  0x10000000
#define XIPM_BASE  0x20000000
#define DTIM_BASE  0x80002000
