{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1523077901466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1523077901468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  7 01:11:41 2018 " "Processing started: Sat Apr  7 01:11:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1523077901468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1523077901468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1523077901468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1523077901741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/lab4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901846 ""} { "Info" "ISGN_ENTITY_NAME" "2 myCoinFSM " "Found entity 2: myCoinFSM" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/lab4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.sv 13 13 " "Found 13 design units, including 13 entities, in source file Lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "2 change " "Found entity 2: change" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "3 gameCounter " "Found entity 3: gameCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "4 roundCounter " "Found entity 4: roundCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "5 loadMasterPattern " "Found entity 5: loadMasterPattern" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "6 guessChecking " "Found entity 6: guessChecking" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "7 count4bits " "Found entity 7: count4bits" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "8 count4bitsZood " "Found entity 8: count4bitsZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "9 checkForZnarly " "Found entity 9: checkForZnarly" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "10 checkForZood " "Found entity 10: checkForZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "11 sliceInput " "Found entity 11: sliceInput" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "12 gameFSM " "Found entity 12: gameFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""} { "Info" "ISGN_ENTITY_NAME" "13 gradeFSM " "Found entity 13: gradeFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "library.sv(108) " "Verilog HDL information at library.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1523077901854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 9 9 " "Found 9 design units, including 9 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagComp " "Found entity 1: MagComp" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder " "Found entity 5: Decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register " "Found entity 6: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_register " "Found entity 8: shift_register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""} { "Info" "ISGN_ENTITY_NAME" "9 Subtracter " "Found entity 9: Subtracter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coinAccepter.sv 1 1 " "Found 1 design units, including 1 entities, in source file coinAccepter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coinAccepter " "Found entity 1: coinAccepter" {  } { { "coinAccepter.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/coinAccepter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077901863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077901863 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(42) " "Verilog HDL Instantiation warning at Lab5.sv(42): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077901864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(43) " "Verilog HDL Instantiation warning at Lab5.sv(43): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077901864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(44) " "Verilog HDL Instantiation warning at Lab5.sv(44): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077901864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.sv(81) " "Verilog HDL Instantiation warning at top.sv(81): instance has no name" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523077901867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1523077901991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGADisplayMasterPattern top.sv(44) " "Verilog HDL or VHDL warning at top.sv(44): object \"VGADisplayMasterPattern\" assigned a value but never read" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1523077901993 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[-1\] top.sv(6) " "Output port \"LEDG\[-1\]\" at top.sv(6) has no driver" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1523077901993 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5 Lab5:labBox " "Elaborating entity \"Lab5\" for hierarchy \"Lab5:labBox\"" {  } { { "top.sv" "labBox" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077901995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM Lab5:labBox\|gameFSM:game " "Elaborating entity \"gameFSM\" for hierarchy \"Lab5:labBox\|gameFSM:game\"" {  } { { "Lab5.sv" "game" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(332) " "Verilog HDL assignment warning at Lab5.sv(332): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902017 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(346) " "Verilog HDL assignment warning at Lab5.sv(346): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902017 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(352) " "Verilog HDL assignment warning at Lab5.sv(352): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902017 "|top|Lab5:labBox|gameFSM:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(358) " "Verilog HDL assignment warning at Lab5.sv(358): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902018 "|top|Lab5:labBox|gameFSM:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gradeFSM Lab5:labBox\|gradeFSM:grade " "Elaborating entity \"gradeFSM\" for hierarchy \"Lab5:labBox\|gradeFSM:grade\"" {  } { { "Lab5.sv" "grade" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab5.sv(386) " "Verilog HDL assignment warning at Lab5.sv(386): truncated value with size 32 to match size of target (1)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902031 "|top|Lab5:labBox|gradeFSM:grade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_20 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_20\"" {  } { { "Lab5.sv" "comb_20" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_21 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_21\"" {  } { { "Lab5.sv" "comb_21" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change Lab5:labBox\|change:comb_22 " "Elaborating entity \"change\" for hierarchy \"Lab5:labBox\|change:comb_22\"" {  } { { "Lab5.sv" "comb_22" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCoinFSM Lab5:labBox\|myCoinFSM:mydesign " "Elaborating entity \"myCoinFSM\" for hierarchy \"Lab5:labBox\|myCoinFSM:mydesign\"" {  } { { "Lab5.sv" "mydesign" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameCounter Lab5:labBox\|gameCounter:gameCount " "Elaborating entity \"gameCounter\" for hierarchy \"Lab5:labBox\|gameCounter:gameCount\"" {  } { { "Lab5.sv" "gameCount" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.sv(96) " "Verilog HDL assignment warning at Lab5.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902079 "|top|Lab5:labBox|gameCounter:gameCount"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.sv(99) " "Verilog HDL assignment warning at Lab5.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902079 "|top|Lab5:labBox|gameCounter:gameCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Lab5:labBox\|counter:roundCounter " "Elaborating entity \"counter\" for hierarchy \"Lab5:labBox\|counter:roundCounter\"" {  } { { "Lab5.sv" "roundCounter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(95) " "Verilog HDL assignment warning at library.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902091 "|top|Lab5:labBox|counter:roundCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(97) " "Verilog HDL assignment warning at library.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/library.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902091 "|top|Lab5:labBox|counter:roundCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadMasterPattern Lab5:labBox\|loadMasterPattern:loadMaster " "Elaborating entity \"loadMasterPattern\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\"" {  } { { "Lab5.sv" "loadMaster" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Lab5:labBox\|loadMasterPattern:loadMaster\|Register:mastPatt " "Elaborating entity \"Register\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\|Register:mastPatt\"" {  } { { "Lab5.sv" "mastPatt" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sliceInput Lab5:labBox\|loadMasterPattern:loadMaster\|sliceInput:slice " "Elaborating entity \"sliceInput\" for hierarchy \"Lab5:labBox\|loadMasterPattern:loadMaster\|sliceInput:slice\"" {  } { { "Lab5.sv" "slice" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guessChecking Lab5:labBox\|guessChecking:guessCheck " "Elaborating entity \"guessChecking\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\"" {  } { { "Lab5.sv" "guessCheck" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkForZnarly Lab5:labBox\|guessChecking:guessCheck\|checkForZnarly:checkZnarly " "Elaborating entity \"checkForZnarly\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|checkForZnarly:checkZnarly\"" {  } { { "Lab5.sv" "checkZnarly" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkForZood Lab5:labBox\|guessChecking:guessCheck\|checkForZood:checkForZood " "Elaborating entity \"checkForZood\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|checkForZood:checkForZood\"" {  } { { "Lab5.sv" "checkForZood" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4bitsZood Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1 " "Elaborating entity \"count4bitsZood\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|count4bitsZood:cnt1\"" {  } { { "Lab5.sv" "cnt1" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4bits Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2 " "Elaborating entity \"count4bits\" for hierarchy \"Lab5:labBox\|guessChecking:guessCheck\|count4bits:cnt2\"" {  } { { "Lab5.sv" "cnt2" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/Lab5.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BCDtoSevenSegment.sv 1 1 " "Using design file BCDtoSevenSegment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/BCDtoSevenSegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077902189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1523077902189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:znarlyBCD " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:znarlyBCD\"" {  } { { "top.sv" "znarlyBCD" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:comb_143 " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:comb_143\"" {  } { { "top.sv" "comb_143" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902195 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902195 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902196 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902196 "|top|mastermindVGA:comb_143"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1523077902196 "|top|mastermindVGA:comb_143"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1523077902196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:comb_143\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:comb_143\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:comb_143\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:comb_143\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:comb_143\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:comb_143\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:comb_143\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:comb_143\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:comb_143\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:comb_143\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:comb_143\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:comb_143\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:comb_143\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:comb_143\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1523077902212 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:comb_143\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:comb_143\|Div1\"" {  } { { "mastermindVGA.sv" "Div1" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1523077903120 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:comb_143\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:comb_143\|Div0\"" {  } { { "mastermindVGA.sv" "Div0" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1523077903120 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:comb_143\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:comb_143\|Mult2\"" {  } { { "mastermindVGA.sv" "Mult2" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1523077903120 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:comb_143\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:comb_143\|Mult3\"" {  } { { "mastermindVGA.sv" "Mult3" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1523077903120 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1523077903120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:comb_143\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mastermindVGA:comb_143\|lpm_divide:Div1\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1523077903182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:comb_143\|lpm_divide:Div1 " "Instantiated megafunction \"mastermindVGA:comb_143\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903183 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1523077903183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077903224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077903224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077903235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077903235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077903251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077903251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077903296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077903296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523077903337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523077903337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:comb_143\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1523077903381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:comb_143\|lpm_mult:Mult2 " "Instantiated megafunction \"mastermindVGA:comb_143\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1523077903381 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1523077903381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_143\|lpm_mult:Mult2\|multcore:mult_core mastermindVGA:comb_143\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1523077903404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_143\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder mastermindVGA:comb_143\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1523077903419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:comb_143\|lpm_mult:Mult2\|altshift:external_latency_ffs mastermindVGA:comb_143\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mastermindVGA:comb_143\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/mastermindVGA.sv" 241 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1523077903432 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1523077903782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1523077904378 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[-1\] GND " "Pin \"LEDG\[-1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1523077904378 "|top|LEDG[-1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1523077904378 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1523077904378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1523077904507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1523077904963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/output_files/top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1523077905024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1523077905255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1523077905255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1523077905369 "|top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1523077905369 "|top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1523077905369 "|top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab5/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1523077905369 "|top|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1523077905369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1284 " "Implemented 1284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1523077905369 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1523077905369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1202 " "Implemented 1202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1523077905369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1523077905369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1523077905407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  7 01:11:45 2018 " "Processing ended: Sat Apr  7 01:11:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1523077905407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1523077905407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1523077905407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1523077905407 ""}
