{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 01:44:04 2024 " "Info: Processing started: Sat Jan 06 01:44:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off X -c X " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off X -c X" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BrunelIDNumberGenerator:brunel_gen\|counter\[0\] register BrunelIDNumberGenerator:brunel_gen\|counter\[0\] 142.86 MHz 7.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.86 MHz between source register \"BrunelIDNumberGenerator:brunel_gen\|counter\[0\]\" and destination register \"BrunelIDNumberGenerator:brunel_gen\|counter\[0\]\" (period= 7.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns + Longest register register " "Info: + Longest register to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BrunelIDNumberGenerator:brunel_gen\|counter\[0\] 1 REG LC12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 4; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.400 ns) 4.400 ns BrunelIDNumberGenerator:brunel_gen\|counter\[0\] 2 REG LC12 4 " "Info: 2: + IC(0.000 ns) + CELL(4.400 ns) = 4.400 ns; Loc. = LC12; Fanout = 4; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { BrunelIDNumberGenerator:brunel_gen|counter[0] BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 100.00 % ) " "Info: Total cell delay = 4.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { BrunelIDNumberGenerator:brunel_gen|counter[0] BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.400 ns" { BrunelIDNumberGenerator:brunel_gen|counter[0] {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.600 ns BrunelIDNumberGenerator:brunel_gen\|counter\[0\] 2 REG LC12 4 " "Info: 2: + IC(0.000 ns) + CELL(0.300 ns) = 1.600 ns; Loc. = LC12; Fanout = 4; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 100.00 % ) " "Info: Total cell delay = 1.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.600 ns BrunelIDNumberGenerator:brunel_gen\|counter\[0\] 2 REG LC12 4 " "Info: 2: + IC(0.000 ns) + CELL(0.300 ns) = 1.600 ns; Loc. = LC12; Fanout = 4; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 100.00 % ) " "Info: Total cell delay = 1.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { BrunelIDNumberGenerator:brunel_gen|counter[0] BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.400 ns" { BrunelIDNumberGenerator:brunel_gen|counter[0] {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.400ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] reset clk 4.000 ns register " "Info: tsu for register \"BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest pin register " "Info: + Longest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns reset 1 PIN PIN_21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_21; Fanout = 15; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.300 ns) 4.600 ns BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] 2 REG LC9 6 " "Info: 2: + IC(1.100 ns) + CELL(3.300 ns) = 4.600 ns; Loc. = LC9; Fanout = 6; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 76.09 % ) " "Info: Total cell delay = 3.500 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.600 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.600 ns" { reset {} reset~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.600 ns BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] 2 REG LC9 6 " "Info: 2: + IC(0.000 ns) + CELL(0.300 ns) = 1.600 ns; Loc. = LC9; Fanout = 6; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 100.00 % ) " "Info: Total cell delay = 1.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.600 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.600 ns" { reset {} reset~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 3.300ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk bcd\[0\] BrunelIDNumberGenerator:brunel_gen\|digit\[0\] 9.000 ns register " "Info: tco from clock \"clk\" to destination pin \"bcd\[0\]\" through register \"BrunelIDNumberGenerator:brunel_gen\|digit\[0\]\" is 9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.600 ns BrunelIDNumberGenerator:brunel_gen\|digit\[0\] 2 REG LC6 3 " "Info: 2: + IC(0.000 ns) + CELL(0.300 ns) = 1.600 ns; Loc. = LC6; Fanout = 3; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|digit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { clk BrunelIDNumberGenerator:brunel_gen|digit[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 100.00 % ) " "Info: Total cell delay = 1.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|digit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|digit[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest register pin " "Info: + Longest register to pin delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BrunelIDNumberGenerator:brunel_gen\|digit\[0\] 1 REG LC6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 3; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|digit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BrunelIDNumberGenerator:brunel_gen|digit[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(4.400 ns) 5.500 ns BrunelIDNumberGenerator:brunel_gen\|digit\[0\]~28 2 COMB LC8 1 " "Info: 2: + IC(1.100 ns) + CELL(4.400 ns) = 5.500 ns; Loc. = LC8; Fanout = 1; COMB Node = 'BrunelIDNumberGenerator:brunel_gen\|digit\[0\]~28'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0] BrunelIDNumberGenerator:brunel_gen|digit[0]~28 } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.800 ns bcd\[0\] 3 PIN PIN_12 0 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 5.800 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'bcd\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0]~28 bcd[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 81.03 % ) " "Info: Total cell delay = 4.700 ns ( 81.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 18.97 % ) " "Info: Total interconnect delay = 1.100 ns ( 18.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.800 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0] BrunelIDNumberGenerator:brunel_gen|digit[0]~28 bcd[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.800 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0] {} BrunelIDNumberGenerator:brunel_gen|digit[0]~28 {} bcd[0] {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 4.400ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|digit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|digit[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.800 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0] BrunelIDNumberGenerator:brunel_gen|digit[0]~28 bcd[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.800 ns" { BrunelIDNumberGenerator:brunel_gen|digit[0] {} BrunelIDNumberGenerator:brunel_gen|digit[0]~28 {} bcd[0] {} } { 0.000ns 1.100ns 0.000ns } { 0.000ns 4.400ns 0.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] reset clk -1.000 ns register " "Info: th for register \"BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.600 ns BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] 2 REG LC9 6 " "Info: 2: + IC(0.000 ns) + CELL(0.300 ns) = 1.600 ns; Loc. = LC9; Fanout = 6; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.300 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 100.00 % ) " "Info: Total cell delay = 1.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } { { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns reset 1 PIN PIN_21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_21; Fanout = 15; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.300 ns) 4.600 ns BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\] 2 REG LC9 6 " "Info: 2: + IC(1.100 ns) + CELL(3.300 ns) = 4.600 ns; Loc. = LC9; Fanout = 6; REG Node = 'BrunelIDNumberGenerator:brunel_gen\|pulseInterval\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.400 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "X.v" "" { Text "H:/EE2660(DegitaiSystemDesignSimulation)/Part2/Section3_task2/X/X.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 76.09 % ) " "Info: Total cell delay = 3.500 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.100 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.600 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.600 ns" { reset {} reset~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.600 ns" { clk BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.600 ns" { clk {} clk~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.300ns 0.300ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.600 ns" { reset BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.600 ns" { reset {} reset~out {} BrunelIDNumberGenerator:brunel_gen|pulseInterval[0] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.200ns 3.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4344 " "Info: Peak virtual memory: 4344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 01:44:05 2024 " "Info: Processing ended: Sat Jan 06 01:44:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
