/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 *
 * Bounded G17P/HAL200 fixed-layout PPP graphics-state records.
 */

#pragma once

#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>

#include "agx_chip.h"

#ifdef __cplusplus
extern "C" {
#endif

#define AGX_PPP_HAL200_FS_LENGTH 28u
#define AGX_PPP_HAL200_OUTPUT_LENGTH 28u
#define AGX_PPP_HAL200_PRIMARY_FACE_LENGTH 28u
#define AGX_PPP_HAL200_SECONDARY_FACE_LENGTH 20u
#define AGX_PPP_HAL200_CULL_LENGTH 8u
#define AGX_PPP_HAL200_GRAPHICS_MAX_LENGTH 28u

#define AGX_PPP_HAL200_FS_HEADER UINT32_C(0x00800000)
#define AGX_PPP_HAL200_OUTPUT_HEADER UINT32_C(0x0c0a0000)
#define AGX_PPP_HAL200_PRIMARY_FACE_HEADER UINT32_C(0x010000b4)
#define AGX_PPP_HAL200_SECONDARY_FACE_HEADER UINT32_C(0x02000048)
#define AGX_PPP_HAL200_CULL_HEADER UINT32_C(0x00200000)

enum agx_ppp_hal200_graphics_bundle {
   AGX_PPP_HAL200_GRAPHICS_FS,
   AGX_PPP_HAL200_GRAPHICS_OUTPUT,
   AGX_PPP_HAL200_GRAPHICS_PRIMARY_FACE,
   AGX_PPP_HAL200_GRAPHICS_SECONDARY_FACE,
   AGX_PPP_HAL200_GRAPHICS_CULL,
};

struct agx_ppp_hal200_graphics_fields {
   uint32_t words[6];
};

struct agx_ppp_hal200_graphics_core {
   uint8_t bytes[AGX_PPP_HAL200_GRAPHICS_MAX_LENGTH];
   uint8_t length;
};

struct agx_ppp_hal200_fragment_fields {
   uint32_t resource_counts;
   /* Absolute 48-bit VIT address; its upper 16 bits occupy counts[15:0].
    * Zero when the fragment has no varyings. The bounded uploader aligns to 64 bytes. */
   uint64_t varying_table;
   uint32_t unknown_0c;
   /* Absolute 48-bit, 64-byte-aligned Ioto/ESL stage-program address. */
   uint64_t stage_program;
   /* Caller-preserved low 22 bits of the stage-program pair's high word. */
   uint32_t stage_program_template;
   uint32_t flags;
};

/*
 * Pack one complete fixed-layout G17P record.  Each record has its own header
 * and outer VDM PPP_STATE pointer; records must never be concatenated behind a
 * single legacy selector header.
 *
 * Payload order and word count by bundle:
 *
 *   FS:             counts, VIT, unknown-0c, stage-program-high,
 *                   stage-program-low, flags
 *   OUTPUT:         output-select, varying-counts-16, output-unknown,
 *                   output-size, primary-face header, fragment-control
 *                   (the traced seven-word window deliberately overlaps the
 *                   first two words of the following primary-face record)
 *   PRIMARY_FACE:   fragment-control, front-face, front-stencil, back-face,
 *                   back-stencil, occlusion-query
 *   SECONDARY_FACE: fragment-control-2, front-face-2, back-face-2,
 *                   occlusion-query-2
 *   CULL:           cull
 */
bool agx_ppp_hal200_graphics_core_supported(enum agx_chip chip);

bool agx_ppp_hal200_graphics_core_pack(
   enum agx_chip chip, enum agx_ppp_hal200_graphics_bundle bundle,
   const struct agx_ppp_hal200_graphics_fields *fields,
   struct agx_ppp_hal200_graphics_core *out);

bool agx_ppp_hal200_graphics_core_unpack(
   enum agx_chip chip, enum agx_ppp_hal200_graphics_bundle bundle,
   const void *bytes, size_t size,
   struct agx_ppp_hal200_graphics_fields *fields);

/* Pack the VDM-referenced G17P fragment record by semantic field. */
bool agx_ppp_hal200_fragment_core_pack(
   enum agx_chip chip, const struct agx_ppp_hal200_fragment_fields *fields,
   struct agx_ppp_hal200_graphics_core *out);

/* Update only native PRIMARY_FACE depth fields, preserving raster state.
 * Compare values use Metal/Vulkan ordering: NEVER=0 through ALWAYS=7. */
bool agx_ppp_hal200_depth_face_pack(enum agx_chip chip, bool test_enable,
                                    bool write_enable, uint32_t compare,
                                    uint32_t original, uint32_t *out);

/* Native VsStateConfig+0xc/+0x14 fields; the first includes all f32 UVS. */
bool agx_ppp_hal200_output_size_pack(uint32_t count_0,
                                      uint32_t count_2, uint32_t *out);

#ifdef __cplusplus
}
#endif
