============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 16:33:08 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_generated_clock -add -name clk_150m -source  -master_clock SYSCLK -divide_by 6 -phase 0 "
RUN-1002 : start command "config_chipwatcher ../../debug_150m.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 131 trigger nets, 131 data nets.
KIT-1004 : Chipwatcher code = 0001011001000111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/Anlogic/TD5.6.2/cw/ -file LED_light_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file LED_light_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in LED_light_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000}) in E:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=300) in E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=300) in E:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000}) in E:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000}) in E:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000000) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=300)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=300)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=131,BUS_CTRL_NUM=278,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010000010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 3371/16 useful/useless nets, 1657/11 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 2712/6 useful/useless nets, 2537/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2696/16 useful/useless nets, 2525/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 858 better
SYN-1014 : Optimize round 2
SYN-1032 : 2063/15 useful/useless nets, 1892/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.136747s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (61.9%)

RUN-1004 : used memory is 128 MB, reserved memory is 92 MB, peak memory is 129 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 128 instances.
SYN-2501 : Optimize round 1, 258 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 2988/2 useful/useless nets, 2831/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 11189, tnet num: 2988, tinst num: 2830, tnode num: 14732, tedge num: 16195.
TMR-2508 : Levelizing timing graph completed, there are 277 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 490 (3.04), #lev = 8 (1.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 490 (3.04), #lev = 8 (1.35)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 966 instances into 490 LUTs, name keeping = 70%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 829 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 296 adder to BLE ...
SYN-4008 : Packed 296 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.232809s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (64.4%)

RUN-1004 : used memory is 134 MB, reserved memory is 99 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2007/1 useful/useless nets, 1849/0 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (380 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (618 clock/control pins, 0 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 1849 instances
RUN-0007 : 609 luts, 1007 seqs, 162 mslices, 47 lslices, 3 pads, 15 brams, 0 dsps
RUN-1001 : There are total 2007 nets
RUN-1001 : 1122 nets have 2 pins
RUN-1001 : 821 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     233     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     743     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1847 instances, 609 luts, 1007 seqs, 209 slices, 16 macros(209 instances: 162 mslices 47 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8511, tnet num: 2005, tinst num: 1847, tnode num: 11962, tedge num: 13602.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.133419s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (23.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488560
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1847.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 408640, overlap = 33.75
PHY-3002 : Step(2): len = 365186, overlap = 33.75
PHY-3002 : Step(3): len = 334113, overlap = 33.75
PHY-3002 : Step(4): len = 304919, overlap = 33.75
PHY-3002 : Step(5): len = 275379, overlap = 33.75
PHY-3002 : Step(6): len = 253769, overlap = 33.75
PHY-3002 : Step(7): len = 231619, overlap = 33.75
PHY-3002 : Step(8): len = 206584, overlap = 33.75
PHY-3002 : Step(9): len = 188008, overlap = 33.75
PHY-3002 : Step(10): len = 166429, overlap = 33.75
PHY-3002 : Step(11): len = 146432, overlap = 33.75
PHY-3002 : Step(12): len = 132123, overlap = 33.75
PHY-3002 : Step(13): len = 121360, overlap = 33.75
PHY-3002 : Step(14): len = 109529, overlap = 33.75
PHY-3002 : Step(15): len = 102322, overlap = 33.75
PHY-3002 : Step(16): len = 96114.2, overlap = 33.75
PHY-3002 : Step(17): len = 87598, overlap = 33.75
PHY-3002 : Step(18): len = 82979.1, overlap = 33.75
PHY-3002 : Step(19): len = 76006.8, overlap = 33.75
PHY-3002 : Step(20): len = 71616.6, overlap = 34.875
PHY-3002 : Step(21): len = 67476.5, overlap = 34.25
PHY-3002 : Step(22): len = 63977.6, overlap = 33.75
PHY-3002 : Step(23): len = 59422.4, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66366e-05
PHY-3002 : Step(24): len = 59105, overlap = 33.75
PHY-3002 : Step(25): len = 54825.1, overlap = 33.75
PHY-3002 : Step(26): len = 54417.7, overlap = 33.75
PHY-3002 : Step(27): len = 53440.9, overlap = 33.75
PHY-3002 : Step(28): len = 52726.4, overlap = 33.75
PHY-3002 : Step(29): len = 50965.3, overlap = 31.5
PHY-3002 : Step(30): len = 46849, overlap = 29.25
PHY-3002 : Step(31): len = 46407, overlap = 33.75
PHY-3002 : Step(32): len = 45071.5, overlap = 33.75
PHY-3002 : Step(33): len = 44669.4, overlap = 33.75
PHY-3002 : Step(34): len = 44261, overlap = 33.75
PHY-3002 : Step(35): len = 43913.9, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32732e-05
PHY-3002 : Step(36): len = 43817.8, overlap = 33.75
PHY-3002 : Step(37): len = 43557.6, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.65463e-05
PHY-3002 : Step(38): len = 43497.1, overlap = 33.75
PHY-3002 : Step(39): len = 43438, overlap = 33.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133093
PHY-3002 : Step(40): len = 43387.8, overlap = 33.75
PHY-3002 : Step(41): len = 43336.4, overlap = 33.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266185
PHY-3002 : Step(42): len = 43280.8, overlap = 33.75
PHY-3002 : Step(43): len = 43273.4, overlap = 33.75
PHY-3002 : Step(44): len = 43260.1, overlap = 33.75
PHY-3002 : Step(45): len = 43193.4, overlap = 33.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000532371
PHY-3002 : Step(46): len = 43135.8, overlap = 33.75
PHY-3002 : Step(47): len = 43074.7, overlap = 33.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00106474
PHY-3002 : Step(48): len = 43026.3, overlap = 33.75
PHY-3002 : Step(49): len = 43026.3, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005459s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044976s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00862069
PHY-3002 : Step(50): len = 41849.3, overlap = 9.375
PHY-3002 : Step(51): len = 41743.3, overlap = 9.5
PHY-3002 : Step(52): len = 40419.2, overlap = 9.6875
PHY-3002 : Step(53): len = 40008.7, overlap = 9.625
PHY-3002 : Step(54): len = 38364.7, overlap = 10.1875
PHY-3002 : Step(55): len = 36666.7, overlap = 11.3438
PHY-3002 : Step(56): len = 34434.7, overlap = 12.5938
PHY-3002 : Step(57): len = 32186.7, overlap = 15.4688
PHY-3002 : Step(58): len = 30776.3, overlap = 15.875
PHY-3002 : Step(59): len = 29560.3, overlap = 16.875
PHY-3002 : Step(60): len = 27980.9, overlap = 17.0312
PHY-3002 : Step(61): len = 26416.1, overlap = 18
PHY-3002 : Step(62): len = 25090.2, overlap = 18.8438
PHY-3002 : Step(63): len = 23887.5, overlap = 20.8438
PHY-3002 : Step(64): len = 23224.3, overlap = 21.6875
PHY-3002 : Step(65): len = 22976.9, overlap = 22.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0172414
PHY-3002 : Step(66): len = 22599.7, overlap = 22.8438
PHY-3002 : Step(67): len = 22558.7, overlap = 22.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0344828
PHY-3002 : Step(68): len = 22400.8, overlap = 23.0312
PHY-3002 : Step(69): len = 22400.8, overlap = 23.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (48.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.9496e-05
PHY-3002 : Step(70): len = 22276.3, overlap = 88.7188
PHY-3002 : Step(71): len = 22282, overlap = 88.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.8992e-05
PHY-3002 : Step(72): len = 22210.3, overlap = 88.4375
PHY-3002 : Step(73): len = 22210.3, overlap = 88.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127809
PHY-3002 : Step(74): len = 22458.5, overlap = 87.1562
PHY-3002 : Step(75): len = 22530.4, overlap = 87.3438
PHY-3002 : Step(76): len = 22440.3, overlap = 86.2188
PHY-3002 : Step(77): len = 22621.4, overlap = 85.3125
PHY-3002 : Step(78): len = 24064.5, overlap = 79.2188
PHY-3002 : Step(79): len = 24645.8, overlap = 72.5625
PHY-3002 : Step(80): len = 24509.3, overlap = 71.125
PHY-3002 : Step(81): len = 24519.1, overlap = 70.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255618
PHY-3002 : Step(82): len = 24681, overlap = 67.375
PHY-3002 : Step(83): len = 24827.3, overlap = 66.625
PHY-3002 : Step(84): len = 25355, overlap = 61.2812
PHY-3002 : Step(85): len = 25837.9, overlap = 58.9375
PHY-3002 : Step(86): len = 26058.5, overlap = 56.4375
PHY-3002 : Step(87): len = 26208.2, overlap = 55.8125
PHY-3002 : Step(88): len = 26461.7, overlap = 50.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511236
PHY-3002 : Step(89): len = 26377.2, overlap = 49.7812
PHY-3002 : Step(90): len = 26436.9, overlap = 48.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000922761
PHY-3002 : Step(91): len = 26919.5, overlap = 47.2188
PHY-3002 : Step(92): len = 27129.5, overlap = 46.125
PHY-3002 : Step(93): len = 27953.3, overlap = 44.9062
PHY-3002 : Step(94): len = 28285.4, overlap = 43.7188
PHY-3002 : Step(95): len = 28859.3, overlap = 42.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00184552
PHY-3002 : Step(96): len = 28842.5, overlap = 41.8438
PHY-3002 : Step(97): len = 28842.5, overlap = 41.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00369105
PHY-3002 : Step(98): len = 29337.7, overlap = 40.0625
PHY-3002 : Step(99): len = 29478, overlap = 39.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00738209
PHY-3002 : Step(100): len = 29753.1, overlap = 39.6875
PHY-3002 : Step(101): len = 29904.8, overlap = 39.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0119442
PHY-3002 : Step(102): len = 29986.6, overlap = 39.0938
PHY-3002 : Step(103): len = 30140.3, overlap = 38.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0238884
PHY-3002 : Step(104): len = 30151, overlap = 38.2812
PHY-3002 : Step(105): len = 30149.2, overlap = 38.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0425431
PHY-3002 : Step(106): len = 30154.1, overlap = 38.0938
PHY-3002 : Step(107): len = 30154.1, overlap = 38.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 8511, tnet num: 2005, tinst num: 1847, tnode num: 11962, tedge num: 13602.
TMR-2508 : Levelizing timing graph completed, there are 141 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 94.38 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2007.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 36976, over cnt = 185(0%), over = 537, worst = 14
PHY-1001 : End global iterations;  0.084751s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.9%)

PHY-1001 : Congestion index: top1 = 30.67, top5 = 19.60, top10 = 13.11, top15 = 9.38.
PHY-1001 : End incremental global routing;  0.136328s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.063293s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.234217s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (60.0%)

OPT-1001 : Current memory(MB): used = 192, reserve = 155, peak = 192.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1336/2007.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 36976, over cnt = 185(0%), over = 537, worst = 14
PHY-1002 : len = 40816, over cnt = 116(0%), over = 207, worst = 10
PHY-1002 : len = 43000, over cnt = 37(0%), over = 57, worst = 5
PHY-1002 : len = 43592, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 43928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.068500s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.6%)

PHY-1001 : Congestion index: top1 = 28.71, top5 = 20.18, top10 = 14.29, top15 = 10.43.
OPT-1001 : End congestion update;  0.113365s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2005 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046022s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.9%)

OPT-0007 : Start: WNS -1915 TNS -1915 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -1915 TNS -1915 NUM_FEPS 1 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -1915 TNS -1915 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.163462s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.8%)

OPT-1001 : Current memory(MB): used = 196, reserve = 159, peak = 196.
OPT-1001 : End physical optimization;  0.535131s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (55.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 609 LUT to BLE ...
SYN-4008 : Packed 609 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 928 remaining SEQ's ...
SYN-4005 : Packed 524 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 404 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 1013/1248 primitive instances ...
PHY-3001 : End packing;  0.066202s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.4%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 772 instances
RUN-1001 : 374 mslices, 374 lslices, 3 pads, 15 brams, 0 dsps
RUN-1001 : There are total 1930 nets
RUN-1001 : 1038 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 770 instances, 748 slices, 16 macros(209 instances: 162 mslices 47 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 32591.8, Over = 59.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7152, tnet num: 1928, tinst num: 770, tnode num: 9388, tedge num: 11515.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158617s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (78.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.17602e-05
PHY-3002 : Step(108): len = 30793.6, overlap = 60.75
PHY-3002 : Step(109): len = 30383.6, overlap = 60.5
PHY-3002 : Step(110): len = 29693.6, overlap = 61
PHY-3002 : Step(111): len = 29523.3, overlap = 61.5
PHY-3002 : Step(112): len = 29514.3, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.35205e-05
PHY-3002 : Step(113): len = 30490.2, overlap = 59
PHY-3002 : Step(114): len = 31651.1, overlap = 57.25
PHY-3002 : Step(115): len = 32167.5, overlap = 56.75
PHY-3002 : Step(116): len = 32598.8, overlap = 57.25
PHY-3002 : Step(117): len = 32841, overlap = 56.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127041
PHY-3002 : Step(118): len = 33865.3, overlap = 57.5
PHY-3002 : Step(119): len = 34749.5, overlap = 55.25
PHY-3002 : Step(120): len = 35332.8, overlap = 53.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082676s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.8%)

PHY-3001 : Trial Legalized: Len = 52444
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036332s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000630762
PHY-3002 : Step(121): len = 48735.2, overlap = 5.25
PHY-3002 : Step(122): len = 46077.4, overlap = 9.5
PHY-3002 : Step(123): len = 43794.2, overlap = 12.75
PHY-3002 : Step(124): len = 42718.2, overlap = 15.5
PHY-3002 : Step(125): len = 41604.2, overlap = 17.75
PHY-3002 : Step(126): len = 40771.2, overlap = 20
PHY-3002 : Step(127): len = 40081.5, overlap = 19.5
PHY-3002 : Step(128): len = 39733.7, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00126152
PHY-3002 : Step(129): len = 40332.5, overlap = 19
PHY-3002 : Step(130): len = 40706.6, overlap = 19
PHY-3002 : Step(131): len = 40559.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00252305
PHY-3002 : Step(132): len = 40716.8, overlap = 18.75
PHY-3002 : Step(133): len = 40996.3, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005281s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46817.1, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 3, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 47487.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7152, tnet num: 1928, tinst num: 770, tnode num: 9388, tedge num: 11515.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/1930.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 58896, over cnt = 198(0%), over = 287, worst = 6
PHY-1002 : len = 59976, over cnt = 116(0%), over = 153, worst = 4
PHY-1002 : len = 61504, over cnt = 24(0%), over = 35, worst = 4
PHY-1002 : len = 61968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.0%)

PHY-1001 : Congestion index: top1 = 29.87, top5 = 23.93, top10 = 18.42, top15 = 14.24.
PHY-1001 : End incremental global routing;  0.218788s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (35.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046575s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.295947s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (52.8%)

OPT-1001 : Current memory(MB): used = 198, reserve = 162, peak = 199.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1607/1930.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 61968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005790s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.87, top5 = 23.93, top10 = 18.42, top15 = 14.24.
OPT-1001 : End congestion update;  0.056512s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.4%)

OPT-0007 : Start: WNS -2025 TNS -2025 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 763 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 770 instances, 748 slices, 16 macros(209 instances: 162 mslices 47 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 47479.8, Over = 0
PHY-3001 : End spreading;  0.004747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 47479.8, Over = 0
PHY-3001 : End incremental legalization;  0.034257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.6%)

OPT-0007 : Iter 1: improved WNS -1975 TNS -1975 NUM_FEPS 1 with 3 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS -1975 TNS -1975 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.142558s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.8%)

OPT-1001 : Current memory(MB): used = 203, reserve = 167, peak = 203.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039773s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1595/1930.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 61992, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 62008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.85, top5 = 23.88, top10 = 18.42, top15 = 14.23.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036498s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -1975 TNS -1975 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.482759
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -1975ps with logic level 6 
RUN-1001 :       #2 path slack -1912ps with logic level 6 
RUN-1001 :   0 HFN exist on timing critical paths out of 1930 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 1930 nets
OPT-1001 : End physical optimization;  0.748378s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (58.5%)

RUN-1003 : finish command "place" in  4.427521s wall, 1.593750s user + 0.203125s system = 1.796875s CPU (40.6%)

RUN-1004 : used memory is 184 MB, reserved memory is 149 MB, peak memory is 203 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 772 instances
RUN-1001 : 374 mslices, 374 lslices, 3 pads, 15 brams, 0 dsps
RUN-1001 : There are total 1930 nets
RUN-1001 : 1038 nets have 2 pins
RUN-1001 : 827 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7152, tnet num: 1928, tinst num: 770, tnode num: 9388, tedge num: 11515.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 374 mslices, 374 lslices, 3 pads, 15 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 58440, over cnt = 201(0%), over = 296, worst = 6
PHY-1002 : len = 59392, over cnt = 141(0%), over = 191, worst = 3
PHY-1002 : len = 61576, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 61904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168300s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (46.4%)

PHY-1001 : Congestion index: top1 = 29.76, top5 = 23.78, top10 = 18.36, top15 = 14.22.
PHY-1001 : End global routing;  0.222084s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (56.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 215, reserve = 179, peak = 228.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 482, reserve = 450, peak = 482.
PHY-1001 : End build detailed router design. 3.252311s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (70.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.665632s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (72.8%)

PHY-1001 : Current memory(MB): used = 514, reserve = 483, peak = 514.
PHY-1001 : End phase 1; 0.671931s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (72.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 266336, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 515, reserve = 484, peak = 516.
PHY-1001 : End initial routed; 1.174674s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (61.2%)

PHY-1001 : Update timing.....
PHY-1001 : 462/1732(26%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.940   |  -8.930   |   4   
RUN-1001 :   Hold   |   0.077   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.219108s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.4%)

PHY-1001 : Current memory(MB): used = 518, reserve = 487, peak = 518.
PHY-1001 : End phase 2; 1.393858s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (63.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -3.595ns STNS -8.585ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.023935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.3%)

PHY-1022 : len = 266376, over cnt = 62(0%), over = 62, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.036059s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 265960, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.060562s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 266000, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.032577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 265968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 462/1732(26%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.595   |  -8.585   |   4   
RUN-1001 :   Hold   |   0.077   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.219726s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.214941s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.2%)

PHY-1001 : Current memory(MB): used = 535, reserve = 504, peak = 535.
PHY-1001 : End phase 3; 0.732831s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (66.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 10 pins with SWNS -3.232ns STNS -8.222ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.043239s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.4%)

PHY-1022 : len = 265912, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.057040s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.232ns, -8.222ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 265880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.023874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 441/1732(25%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.365   |  -8.355   |   4   
RUN-1001 :   Hold   |   0.077   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.217140s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (86.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.227132s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (61.9%)

PHY-1001 : Current memory(MB): used = 537, reserve = 506, peak = 537.
PHY-1001 : End phase 4; 0.541706s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (75.0%)

PHY-1003 : Routed, final wirelength = 265880
PHY-1001 : Current memory(MB): used = 537, reserve = 507, peak = 537.
PHY-1001 : End export database. 0.009935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.3%)

PHY-1001 : End detail routing;  6.788980s wall, 4.593750s user + 0.046875s system = 4.640625s CPU (68.4%)

RUN-1003 : finish command "route" in  7.227550s wall, 4.796875s user + 0.062500s system = 4.859375s CPU (67.2%)

RUN-1004 : used memory is 486 MB, reserved memory is 457 MB, peak memory is 537 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                     1030   out of  19600    5.26%
#reg                     1010   out of  19600    5.15%
#le                      1434
  #lut only               424   out of   1434   29.57%
  #reg only               404   out of   1434   28.17%
  #lut&reg                606   out of   1434   42.26%
#dsp                        0   out of     29    0.00%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        config_inst_syn_9      GCLK               config             config_inst.jtck             334
#2        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    212
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g      |1434   |821     |209     |1012    |15      |0       |
|  u_LED_send                        |LED_send       |187    |134     |14      |152     |0       |0       |
|  u_PLL_150M                        |PLL_150M       |1      |1       |0       |0       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |1200   |676     |187     |827     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |1200   |676     |187     |827     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |606    |279     |0       |606     |0       |0       |
|        reg_inst                    |register       |603    |276     |0       |603     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |594    |397     |187     |221     |0       |0       |
|        bus_inst                    |bus_top        |393    |262     |130     |137     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |388    |258     |130     |132     |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |50      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1035  
    #2          2       407   
    #3          3       413   
    #4          4        7    
    #5        5-10       34   
    #6        11-50      19   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.42            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7152, tnet num: 1928, tinst num: 770, tnode num: 9388, tedge num: 11515.
TMR-2508 : Levelizing timing graph completed, there are 139 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 3 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
PRG-1000 : <!-- HMAC is: d1be12f37f88123b6bc15eb1e7031dbb342105db6ed3e16d6f8032c99f4bfedd -->
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 770
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1930, pip num: 17648
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 11
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1525 valid insts, and 44684 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011010001011001000111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  2.627553s wall, 14.187500s user + 0.046875s system = 14.234375s CPU (541.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 473 MB, peak memory is 669 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_163308.log"
