// Seed: 933468296
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wire id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  logic id_2,
    output tri   id_3,
    output tri1  id_4,
    output tri1  id_5,
    output tri   id_6,
    input  tri   id_7,
    input  uwire id_8
);
  always id_0 <= 1;
  assign id_0 = id_2;
  module_0(
      id_7, id_3, id_1, id_8, id_8, id_3
  );
endmodule
