

================================================================
== Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'
================================================================
* Date:           Mon Nov  2 13:48:43 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.466 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + colLoop  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    280|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      71|      1|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     163|    380|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  ~0 |   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |mul_17s_15ns_32_2_1_U56  |mul_17s_15ns_32_2_1  |        0|   1|  71|   1|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+
    |Total                    |                     |        0|   1|  71|   1|    0|
    +-------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln468_fu_234_p2               |     +    |   0|  0|  39|          32|          32|
    |add_ln695_12_fu_143_p2            |     +    |   0|  0|  18|          11|           1|
    |add_ln695_fu_131_p2               |     +    |   0|  0|  18|          11|           1|
    |sub_ln455_fu_161_p2               |     -    |   0|  0|  24|           1|          17|
    |sub_ln456_fu_200_p2               |     -    |   0|  0|  24|           1|          17|
    |and_ln469_fu_264_p2               |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln424_fu_125_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln431_fu_137_p2              |   icmp   |   0|  0|  13|          11|           9|
    |icmp_ln465_fu_221_p2              |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln469_fu_240_p2              |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |or_ln469_fu_278_p2                |    or    |   0|  0|   2|           1|           1|
    |phase_mat_4372_din                |  select  |   0|  0|   8|           1|           8|
    |select_ln455_fu_167_p3            |  select  |   0|  0|  17|           1|          17|
    |select_ln456_fu_206_p3            |  select  |   0|  0|  17|           1|          17|
    |select_ln469_1_fu_284_p3          |  select  |   0|  0|   8|           1|           6|
    |select_ln469_fu_270_p3            |  select  |   0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln465_fu_258_p2               |    xor   |   0|  0|   2|           1|           2|
    |xor_ln472_fu_246_p2               |    xor   |   0|  0|  16|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 280|         173|         234|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_63_reg_114         |   9|          2|   11|         22|
    |empty_reg_103            |   9|          2|   11|         22|
    |gradx2_mat_4367_blk_n    |   9|          2|    1|          2|
    |grady2_mat_4370_blk_n    |   9|          2|    1|          2|
    |phase_mat_4372_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|   29|         61|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln695_reg_305                 |  11|   0|   11|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |empty_63_reg_114                  |  11|   0|   11|          0|
    |empty_reg_103                     |  11|   0|   11|          0|
    |icmp_ln431_reg_310                |   1|   0|    1|          0|
    |icmp_ln431_reg_310_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_21_reg_335                    |   1|   0|    1|          0|
    |tmp_V_8_reg_324                   |  16|   0|   16|          0|
    |tmp_V_reg_319                     |  16|   0|   16|          0|
    |trunc_ln468_reg_340               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|   0|   92|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> | return value |
|gradx2_mat_4367_dout     |  in |   16|   ap_fifo  |                       gradx2_mat_4367                      |    pointer   |
|gradx2_mat_4367_empty_n  |  in |    1|   ap_fifo  |                       gradx2_mat_4367                      |    pointer   |
|gradx2_mat_4367_read     | out |    1|   ap_fifo  |                       gradx2_mat_4367                      |    pointer   |
|grady2_mat_4370_dout     |  in |   16|   ap_fifo  |                       grady2_mat_4370                      |    pointer   |
|grady2_mat_4370_empty_n  |  in |    1|   ap_fifo  |                       grady2_mat_4370                      |    pointer   |
|grady2_mat_4370_read     | out |    1|   ap_fifo  |                       grady2_mat_4370                      |    pointer   |
|phase_mat_4372_din       | out |    8|   ap_fifo  |                       phase_mat_4372                       |    pointer   |
|phase_mat_4372_full_n    |  in |    1|   ap_fifo  |                       phase_mat_4372                       |    pointer   |
|phase_mat_4372_write     | out |    1|   ap_fifo  |                       phase_mat_4372                       |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

