Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_tx_27.v" into library work
Parsing module <uart_tx_27>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_rx_26.v" into library work
Parsing module <uart_rx_26>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/spi_slave_25.v" into library work
Parsing module <spi_slave_25>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/pipeline_29.v" into library work
Parsing module <pipeline_29>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/edge_detector_28.v" into library work
Parsing module <edge_detector_28>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/cclk_detector_24.v" into library work
Parsing module <cclk_detector_24>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reg_interface_3.v" into library work
Parsing module <reg_interface_3>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/duplicator_5.v" into library work
Parsing module <duplicator_5>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/counter_4.v" into library work
Parsing module <counter_4>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/comparator_9.v" into library work
Parsing module <comparator_9>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v" into library work
Parsing module <fastclk>.
Analyzing Verilog file "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <fastclk>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v" Line 124: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v" Line 125: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v" Line 126: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v" Line 127: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 39: Assignment to M_fast_CLK_OUT1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 41: Assignment to M_fast_CLK_OUT3 ignored, since the identifier is never used

Elaborating module <reset_conditioner_1>.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_24>.

Elaborating module <spi_slave_25>.

Elaborating module <uart_rx_26>.

Elaborating module <uart_tx_27>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 84: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 85: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 86: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <reg_interface_3>.

Elaborating module <counter_4>.

Elaborating module <duplicator_5>.

Elaborating module <edge_detector_28>.

Elaborating module <pipeline_29>.

Elaborating module <comparator_9>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 37: Output port <CLK_OUT1> of the instance <fast> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 37: Output port <CLK_OUT3> of the instance <fast> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 69: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 69: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 69: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
    Found 405-bit register for signal <M_count_store_q>.
    Found 1-bit register for signal <M_poll_flag_q>.
    Found 4-bit register for signal <M_compABCD_pins>.
    Found 1-bit 16-to-1 multiplexer for signal <_n0267> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0299> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0331> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0363> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0395> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0427> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0459> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0491> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0523> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0555> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0587> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0619> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0651> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0683> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0715> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0747> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0779> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0811> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0843> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0875> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0907> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0939> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n0971> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n1003> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n1035> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n1067> created at line 342.
    Found 1-bit 16-to-1 multiplexer for signal <_n1099> created at line 342.
    Summary:
	inferred 410 D-type flip-flop(s).
	inferred  56 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <fastclk>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v".
    Summary:
	no macro.
Unit <fastclk> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/avr_interface_2.v".
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_24>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/cclk_detector_24.v".
    Found 16-bit register for signal <M_ctr_q>.
    Found 16-bit adder for signal <M_ctr_q[15]_GND_8_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <cclk_detector_24> synthesized.

Synthesizing Unit <spi_slave_25>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/spi_slave_25.v".
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_9_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <spi_slave_25> synthesized.

Synthesizing Unit <uart_rx_26>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_rx_26.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 9-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <M_ctr_q[8]_GND_10_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_10_o_add_8_OUT> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_26> synthesized.

Synthesizing Unit <uart_tx_27>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_tx_27.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 9-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_11_o_add_13_OUT> created at line 80.
    Found 9-bit adder for signal <M_ctr_q[8]_GND_11_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 9-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_27> synthesized.

Synthesizing Unit <reg_interface_3>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reg_interface_3.v".
    Found 2-bit register for signal <M_byte_ct_q>.
    Found 1-bit register for signal <M_inc_q>.
    Found 1-bit register for signal <M_wr_q>.
    Found 26-bit register for signal <M_timeout_q>.
    Found 32-bit register for signal <M_addr_q>.
    Found 32-bit register for signal <M_data_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 6-bit register for signal <M_addr_ct_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <M_addr_ct_q[5]_GND_18_o_sub_30_OUT> created at line 134.
    Found 26-bit adder for signal <M_timeout_q[25]_GND_18_o_add_0_OUT> created at line 59.
    Found 2-bit adder for signal <M_byte_ct_q[1]_GND_18_o_add_27_OUT> created at line 132.
    Found 32-bit adder for signal <M_addr_q[31]_GND_18_o_add_31_OUT> created at line 140.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reg_interface_3> synthesized.

Synthesizing Unit <counter_4>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/counter_4.v".
    Found 28-bit register for signal <M_ctr_q>.
    Found 28-bit adder for signal <M_ctr_q[27]_GND_19_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <counter_4> synthesized.

Synthesizing Unit <duplicator_5>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/duplicator_5.v".
    Found 2-bit register for signal <M_ctr_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 2-bit adder for signal <M_ctr_q[1]_GND_20_o_add_1_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <duplicator_5> synthesized.

Synthesizing Unit <edge_detector_28>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/edge_detector_28.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_28> synthesized.

Synthesizing Unit <pipeline_29>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/pipeline_29.v".
    Found 1-bit register for signal <M_pipe_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pipeline_29> synthesized.

Synthesizing Unit <comparator_9>.
    Related source file is "C:/Users/Hesh/Documents/mojo/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/comparator_9.v".
    Found 27-bit register for signal <M_event_counts_q>.
    Found 2-bit register for signal <M_ctr_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 27-bit adder for signal <M_event_counts_q[26]_GND_23_o_add_1_OUT> created at line 43.
    Found 2-bit adder for signal <M_ctr_q[1]_GND_23_o_add_4_OUT> created at line 52.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <comparator_9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 45
 16-bit adder                                          : 1
 2-bit adder                                           : 20
 26-bit adder                                          : 1
 27-bit adder                                          : 15
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 97
 1-bit register                                        : 40
 10-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 21
 26-bit register                                       : 1
 27-bit register                                       : 15
 28-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 4
 405-bit register                                      : 1
 6-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 2
# Multiplexers                                         : 95
 1-bit 16-to-1 multiplexer                             : 27
 1-bit 2-to-1 multiplexer                              : 44
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 15-bit shifter logical right                          : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_24>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_24> synthesized (advanced).

Synthesizing (advanced) Unit <comparator_9>.
The following registers are absorbed into counter <M_event_counts_q>: 1 register on signal <M_event_counts_q>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <comparator_9> synthesized (advanced).

Synthesizing (advanced) Unit <counter_4>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_4> synthesized (advanced).

Synthesizing (advanced) Unit <duplicator_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <duplicator_5> synthesized (advanced).

Synthesizing (advanced) Unit <reg_interface_3>.
The following registers are absorbed into counter <M_timeout_q>: 1 register on signal <M_timeout_q>.
Unit <reg_interface_3> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_25>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave_25> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_26>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_26> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_27>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_27> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Counters                                             : 40
 16-bit up counter                                     : 1
 2-bit up counter                                      : 19
 26-bit up counter                                     : 1
 27-bit up counter                                     : 15
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
# Registers                                            : 595
 Flip-Flops                                            : 595
# Multiplexers                                         : 96
 1-bit 16-to-1 multiplexer                             : 27
 1-bit 2-to-1 multiplexer                              : 49
 2-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 15-bit shifter logical right                          : 2
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave_25> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <L_reg/FSM_3> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
-------------------
INFO:Xst:1901 - Instance fast/pll_base_inst in unit fast/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <uart_tx_27> ...

Optimizing unit <spi_slave_25> ...

Optimizing unit <uart_rx_26> ...

Optimizing unit <duplicator_5> ...

Optimizing unit <reg_interface_3> ...

Optimizing unit <comparator_9> ...
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 28.
FlipFlop L_reg/M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop L_reg/M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop L_reg/M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop avr/uart_tx/M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1097
 Flip-Flops                                            : 1097
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2076
#      GND                         : 22
#      INV                         : 39
#      LUT1                        : 463
#      LUT2                        : 75
#      LUT3                        : 48
#      LUT4                        : 79
#      LUT5                        : 72
#      LUT6                        : 179
#      MUXCY                       : 488
#      MUXF7                       : 57
#      MUXF8                       : 27
#      VCC                         : 20
#      XORCY                       : 507
# FlipFlops/Latches                : 1098
#      FD                          : 65
#      FDE                         : 103
#      FDR                         : 61
#      FDRE                        : 864
#      FDS                         : 5
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 25
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 8
#      OBUFT                       : 6
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1098  out of  11440     9%  
 Number of Slice LUTs:                  956  out of   5720    16%  
    Number used as Logic:               955  out of   5720    16%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1320
   Number with an unused Flip Flop:     222  out of   1320    16%  
   Number with an unused LUT:           364  out of   1320    27%  
   Number of fully used LUT-FF pairs:   734  out of   1320    55%  
   Number of unique control sets:        97

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fast/pll_base_inst/CLKOUT1         | BUFG                   | 1099  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.948ns (Maximum Frequency: 168.123MHz)
   Minimum input arrival time before clock: 4.008ns
   Maximum output required time after clock: 7.924ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fast/pll_base_inst/CLKOUT1'
  Clock period: 5.948ns (frequency: 168.123MHz)
  Total number of paths / destination ports: 26895 / 2981
-------------------------------------------------------------------------
Delay:               5.948ns (Levels of Logic = 5)
  Source:            avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Destination:       L_reg/M_addr_q_31 (FF)
  Source Clock:      fast/pll_base_inst/CLKOUT1 rising
  Destination Clock: fast/pll_base_inst/CLKOUT1 rising

  Data Path: avr/uart_tx/M_state_q_FSM_FFd2 to L_reg/M_addr_q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.310  M_state_q_FSM_FFd2 (M_state_q_FSM_FFd2)
     LUT3:I2->O            4   0.254   0.804  Mmux_busy11 (busy)
     end scope: 'avr/uart_tx:busy'
     end scope: 'avr:tx_busy'
     begin scope: 'L_reg:tx_busy'
     LUT5:I4->O            2   0.254   0.726  _n0284_inv11 (_n0284_inv1)
     LUT6:I5->O           32   0.254   1.519  _n0284_inv (_n0284_inv)
     FDE:CE                    0.302          M_addr_q_0
    ----------------------------------------
    Total                      5.948ns (1.589ns logic, 4.359ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fast/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.008ns (Levels of Logic = 3)
  Source:            cclk (PAD)
  Destination:       avr/cclk_detector/M_ctr_q_15 (FF)
  Destination Clock: fast/pll_base_inst/CLKOUT1 rising

  Data Path: cclk to avr/cclk_detector/M_ctr_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  cclk_IBUF (cclk_IBUF)
     begin scope: 'avr:cclk'
     begin scope: 'avr/cclk_detector:cclk'
     LUT2:I0->O           16   0.250   1.181  Mcount_M_ctr_q_val1 (Mcount_M_ctr_q_val)
     FDRE:R                    0.459          M_ctr_q_0
    ----------------------------------------
    Total                      4.008ns (2.037ns logic, 1.971ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fast/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 102 / 10
-------------------------------------------------------------------------
Offset:              7.924ns (Levels of Logic = 5)
  Source:            avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:       spi_miso (PAD)
  Source Clock:      fast/pll_base_inst/CLKOUT1 rising

  Data Path: avr/cclk_detector/M_ctr_q_11 to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_11 (M_ctr_q_11)
     LUT6:I0->O            2   0.254   1.181  out1 (out)
     LUT6:I0->O            1   0.254   0.682  out3 (ready)
     end scope: 'avr/cclk_detector:ready'
     LUT2:I1->O            1   0.254   0.681  M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv1 (M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv)
     end scope: 'avr:M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      7.924ns (4.199ns logic, 3.725ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr:spi_ss'
     LUT2:I0->O            1   0.250   0.681  M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv1 (M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv)
     end scope: 'avr:M_cclk_detector_ready[0]_spi_ss_AND_30_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fast/pll_base_inst/CLKOUT1
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fast/pll_base_inst/CLKOUT1|    5.948|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.18 secs
 
--> 

Total memory usage is 265224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    7 (   0 filtered)

