
---------- Begin Simulation Statistics ----------
final_tick                                50570985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61253                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725452                       # Number of bytes of host memory used
host_op_rate                                    81219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1632.58                       # Real time elapsed on the host
host_tick_rate                               30976132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132596736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050571                       # Number of seconds simulated
sim_ticks                                 50570985500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8469926                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            710679                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9232265                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5942395                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         8469926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2527531                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9980922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  397982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       516300                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  33671888                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 46130092                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            710686                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5990529                       # Number of branches committed
system.cpu.commit.bw_lim_events              20082745                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           29447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        38341239                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132596736                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     95430171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.389463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.545693                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     38854553     40.72%     40.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24270696     25.43%     66.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8671471      9.09%     75.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3550706      3.72%     78.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20082745     21.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     95430171                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        663                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120080                       # Number of function calls committed.
system.cpu.commit.int_insts                 132470436                       # Number of committed integer instructions.
system.cpu.commit.loads                      48583195                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        94725      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70500700     53.17%     53.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20662      0.02%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             15      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             118      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              90      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            175      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48583131     36.64%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13396843     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132596736                       # Class of committed instruction
system.cpu.commit.refs                       61980202                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132596736                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.011420                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.011420                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              57089104                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              192514877                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9375703                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22358435                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 978637                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11289047                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    58312221                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        182608                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19734849                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        373192                       # TLB misses on write requests
system.cpu.fetch.Branches                     9980922                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14676062                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      84832844                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                186450                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      151393277                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            56                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1957274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098682                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15279369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6340377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.496839                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          101090926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.074812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.657209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 58218942     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3340175      3.30%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2724554      2.70%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3918711      3.88%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2458621      2.43%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3214732      3.18%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 27215191     26.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            101090926                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     23906                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3489                       # number of floating regfile writes
system.cpu.idleCycles                           51046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               791421                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7185717                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.627325                       # Inst execution rate
system.cpu.iew.exec_refs                     78057153                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19734848                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7438003                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              63694405                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             937163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             59367                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22610825                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           182401291                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              58322305                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1601454                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             164590895                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  29547                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                484339                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 978637                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                559778                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12749792                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        27524                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        37192                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     15111179                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      9213809                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          37192                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       682858                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         108563                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 169402566                       # num instructions consuming a value
system.cpu.iew.wb_count                     156845589                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.736759                       # average fanout of values written-back
system.cpu.iew.wb_producers                 124808826                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.550747                       # insts written-back per cycle
system.cpu.iew.wb_sent                      163576289                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                295160247                       # number of integer regfile reads
system.cpu.int_regfile_writes               130413588                       # number of integer regfile writes
system.cpu.ipc                               0.988709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.988709                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6450353      3.88%      3.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              80614505     48.51%     52.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20722      0.01%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 381      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  527      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   98      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2265      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58962642     35.48%     87.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20113248     12.10%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              88      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27471      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166192350                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   31083                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               95778                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        21615                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             147173                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              159710914                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          435497925                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    156823974                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         232095130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  181463901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 166192350                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              937390                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        49804478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2118078                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         907943                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     53576189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     101090926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.643989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.516519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32194527     31.85%     31.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23361025     23.11%     54.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14477283     14.32%     69.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10355605     10.24%     79.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20702486     20.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       101090926                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.643159                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    14676075                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            65                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          19808793                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5278900                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             63694405                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22610825                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92854236                       # number of misc regfile reads
system.cpu.numCycles                        101141972                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                16722326                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             156634101                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               16117581                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13990262                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                8407051                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3407                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             485681959                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              188247046                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           200986935                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  28484686                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               14657222                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 978637                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              40911328                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 44352742                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             95964                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        339128714                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 98                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  47207464                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             89                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    243239449                       # The number of ROB reads
system.cpu.rob.rob_writes                   347577683                       # The number of ROB writes
system.cpu.timesIdled                             430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        217978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       473926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       952699                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            384                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39550                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6040                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119465                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52923                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       390366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       390366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 390366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13564032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13564032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13564032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172388                       # Request fanout histogram
system.membus.reqLayer2.occupancy           419761500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          917304000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            226607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           252166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          252166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       225808                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1429826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1431472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     57445120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               57499328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45974                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2531200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           524747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 524360     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    387      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             524747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          896003500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         716961000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1199498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               306365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   306385                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              306365                       # number of overall hits
system.l2.overall_hits::total                  306385                       # number of overall hits
system.l2.demand_misses::.cpu.inst                779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             171609                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172388                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               779                       # number of overall misses
system.l2.overall_misses::.cpu.data            171609                       # number of overall misses
system.l2.overall_misses::total                172388                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13838324500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13901367500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63043000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13838324500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13901367500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           477974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               478773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          477974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              478773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359034                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359034                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80928.112965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80638.687365                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80639.995243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80928.112965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80638.687365                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80639.995243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39550                       # number of writebacks
system.l2.writebacks::total                     39550                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        171609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172388                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       171609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172388                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12122234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12177487500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12122234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12177487500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.359034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.359034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360062                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70928.112965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70638.687365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70639.995243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70928.112965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70638.687365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70639.995243                       # average overall mshr miss latency
system.l2.replacements                          45974                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       419606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           419606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       419606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       419606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           47                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               47                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           47                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           47                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            132701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                132701                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119465                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9767501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9767501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        252166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            252166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.473755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81760.356590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81760.356590                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8572851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8572851000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71760.356590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71760.356590                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80928.112965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80928.112965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70928.112965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70928.112965                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        173664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            173664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4070823500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4070823500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       225808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        225808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.230922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.230922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78068.876573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78068.876573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3549383500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3549383500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.230922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.230922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68068.876573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68068.876573                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 96854.044553                       # Cycle average of tags in use
system.l2.tags.total_refs                      952696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    172389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.526432                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.568788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       434.628937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     96418.846828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.735617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.738938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        126415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       126412                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.964470                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7793957                       # Number of tag accesses
system.l2.tags.data_accesses                  7793957                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10982976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11032832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2531200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2531200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          171609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39550                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39550                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            985862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217179394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218165256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       985862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           985862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50052416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50052416                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50052416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           985862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217179394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            268217672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     39550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    171603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002502074500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              394779                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              37162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39550                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    39550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1850262750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  861910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5082425250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10733.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29483.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39550                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.888631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.971883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.580294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34261     61.11%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3929      7.01%     68.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3477      6.20%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1661      2.96%     77.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7401     13.20%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          136      0.24%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          241      0.43%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          195      0.35%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4765      8.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.023849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.053089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.454620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2387     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.535565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1751     73.26%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.42%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              617     25.82%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11032448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2529280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11032832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2531200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       218.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49560798000                       # Total gap between requests
system.mem_ctrls.avgGap                     233845.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10982592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2529280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 985861.744774580351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217171801.012262254953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50014449.491003096104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       171609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        39550                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23219750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5059205500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 851055972000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29807.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29481.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21518482.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            198384900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            105444075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           614339880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          102045780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3991472160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12005759520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9309145440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26326591755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.586884                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24079648000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1688440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24802897500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            201926340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            107326395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           616467600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          104248620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3991472160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12127760610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9206407680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26355609405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.160684                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23811544250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1688440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25071001250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14674855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14674855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14674855                       # number of overall hits
system.cpu.icache.overall_hits::total        14674855                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1207                       # number of overall misses
system.cpu.icache.overall_misses::total          1207                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89002000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89002000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89002000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89002000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14676062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14676062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14676062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14676062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73738.193869                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73738.193869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73738.193869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73738.193869                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          408                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          408                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64460500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80676.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80676.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80676.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80676.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14674855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14674855                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1207                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14676062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14676062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73738.193869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73738.193869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          408                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80676.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80676.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           599.911565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14675654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               799                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18367.526909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.911565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.146463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.146463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          751                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          749                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.183350                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14676861                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14676861                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58386402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58386402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58386402                       # number of overall hits
system.cpu.dcache.overall_hits::total        58386402                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       556193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         556193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       572577                       # number of overall misses
system.cpu.dcache.overall_misses::total        572577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20323190952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20323190952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20323190952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20323190952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58942595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58942595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58958979                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58958979                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009436                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009436                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36539.817927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36539.817927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35494.249598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35494.249598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       783733                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             14625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.588581                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       419606                       # number of writebacks
system.cpu.dcache.writebacks::total            419606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        94603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       477974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       477974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16537659952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16537659952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17845759952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17845759952                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008107                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35827.595814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35827.595814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37336.256683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37336.256683                       # average overall mshr miss latency
system.cpu.dcache.replacements                 473878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45242299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45242299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       303289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        303289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8475626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8475626500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45545588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45545588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006659                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27945.710197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27945.710197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        93748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93748                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       209541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       209541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4965021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4965021000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23694.747090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23694.747090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13144103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13144103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       252904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       252904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11847564452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11847564452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46846.093585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46846.093585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       252049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11572638952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11572638952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45914.242675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45914.242675                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1308100000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1308100000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79840.087891                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79840.087891                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  50570985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3905.744727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58864376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            477974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.153929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3905.744727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2582                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1304                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59436953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59436953                       # Number of data accesses

---------- End Simulation Statistics   ----------
