# Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {uart_test_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module uart_test
# 
# Top level modules:
# 	uart_test
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module uart_test_tb
# 
# Top level modules:
# 	uart_test_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.uart_test_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_test(fast)".
# 
# Loading work.uart_test_tb(fast)
# Loading work.uart_test(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_tx(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# Loading work.uart_test_tb(fast)
# Loading work.uart_test(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_tx(fast)
# Loading work.glbl(fast)
add wave -position insertpoint  \
sim:/uart_test_tb/uut/rx_data \
sim:/uart_test_tb/uut/rx_data_valid
add wave -position insertpoint  \
sim:/uart_test_tb/BPS_115200 \
sim:/uart_test_tb/SEND_DATA
restart
# Loading work.uart_test_tb(fast)
# Loading work.uart_test(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_tx(fast)
# Loading work.glbl(fast)
run -all
