// Seed: 613836197
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4,
    output tri id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10
);
  wire id_12;
  wor  id_13;
  assign id_13 = 1 ? 1'b0 : 1;
  assign id_6  = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_10 = 0;
endmodule
