LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY mux_2to1 IS
    PORT(
        d0 : IN STD_LOGIC_VECTOR(7 downto 0);   -- First 8-bit input
        d1 : IN STD_LOGIC_VECTOR(7 downto 0);   -- Second 8-bit input
        sel : IN STD_LOGIC;                     -- 1-bit selector
        d_out : OUT STD_LOGIC_VECTOR(7 downto 0)  -- 8-bit output
    );
END mux_2to1_8bit;

ARCHITECTURE structural OF mux_2to1 IS
    COMPONENT mux_2to1_1bit
        PORT(
            d0 : IN STD_LOGIC;
            d1 : IN STD_LOGIC;
            sel : IN STD_LOGIC;
            d_out : OUT STD_LOGIC
        );
    END COMPONENT;