// Seed: 4080796675
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[1] = 1;
  wire id_4, id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1),
      .id_1(id_2),
      .id_2(1),
      .id_3(1 * 1),
      .id_4(),
      .id_5(id_3),
      .id_6(id_1 * 1),
      .id_7(1),
      .id_8(1),
      .id_9(1'b0),
      .id_10(1),
      .id_11()
  ); module_0();
endmodule
