<module name="VPAC_HTS_S_VBUSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="HTS__S_VBUSP__REGS_pipeline_control_0" acronym="HTS__S_VBUSP__REGS_pipeline_control_0" offset="0x0" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 0 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 0 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_1" acronym="HTS__S_VBUSP__REGS_pipeline_control_1" offset="0x4" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 1 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 1 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_2" acronym="HTS__S_VBUSP__REGS_pipeline_control_2" offset="0x8" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 2 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 2 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_3" acronym="HTS__S_VBUSP__REGS_pipeline_control_3" offset="0xC" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 3 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 3 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_4" acronym="HTS__S_VBUSP__REGS_pipeline_control_4" offset="0x10" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 4 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 4 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_5" acronym="HTS__S_VBUSP__REGS_pipeline_control_5" offset="0x14" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 5 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 5 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipeline_control_6" acronym="HTS__S_VBUSP__REGS_pipeline_control_6" offset="0x18" width="32" description="">
		<bitfield id="HW_EN_EVTSELECT" width="3" begin="4" end="2" resetval="0x0" description="Hw triggered pipeline enable on internally generated hts_event[hw_en_evtselect] " range="4 - 2" rwaccess="R/W"/> 
		<bitfield id="HW_EN" width="1" begin="1" end="1" resetval="0x0" description="Hw event triggerred Pipeline 6 enable,  '1': activate pipeline to receive hw event as described in hw_en_evtselect and hts_event_gen.evt_select , '0' : hw event based pipeline is not enabled " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_EN" width="1" begin="0" end="0" resetval="0x0" description="Pipeline 6 enable, writing '1' activate pipeline , writing '0' during active pipeline is illegal and behavior is undefined, read '1' -> pipeline is active , read '0' -> pipeline is inactive " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_PID" acronym="HTS__S_VBUSP__REGS_PID" offset="0x40" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to  distinguish between old scheme and new scheme. Spare bit to encode future schemes" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU indicator DSPS ==> 0x0  WTBU ==> 0x1  Processors ==> 0x2" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x1226" description="Function indicates a software compatible module family. If there is no level of software compatibility a new FUNC number, and hence PID, should be assigned." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version.  R as described in PDR with additional clarifications and definitions below.  Must be easily ECO-able or controlled during fabrication.  Ideally through a top level metal mask or e-fuse. This number is maintained/owned by IP design owner.   RTL follows a numbering such as X.Y.R.Z which are explained in this table.   R changes ONLY when:  (1) PDS uploads occur which may have been due to spec changes  (2) Bug fixes occur  (3) Resets to '0' when X or Y changes.   Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments. " range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision.   X as described in PDR with additional clarifications/definitions below. This number is owned/maintained by IP specification owner. X is part of IP numbering X.Y.R.Z.  X changes ONLY when:  (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same.   X does NOT change due to:  (1) Bug fixes  (2) Change in feature parameters. " range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device.  Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers.   0 if non-custom. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision.   Y as described in PDR with additional clarifications/definitions below.  This number is owned/maintained by IP specification owner.   Y changes ONLY when:  (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available.  (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon - in which case X will change.   Y does NOT change due to:  (1) Bug fixes  (2) Typos or clarifications  (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable.   Spec owner maintains a customer-invisible number 'S' which changes due to:  (1) Typos/clarifications  (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should document the corresponding spec number (X.Y.S) in its release notes. " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_pipe_dbg_cntl" acronym="HTS__S_VBUSP__REGS_pipe_dbg_cntl" offset="0x48" width="32" description="">
		<bitfield id="DEBUG_STATE" width="3" begin="19" end="17" resetval="0x0" description="Current state of Debug activity" range="19 - 17" rwaccess="R"/> 
		<bitfield id="ABORT_DEBUG" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Abort Debug activity on debug enabled pipelines, '0' no impact " range="16" rwaccess="W"/> 
		<bitfield id="PIPE_DBG_DIS_6" width="1" begin="6" end="6" resetval="0x0" description="'1' -> Pipeline6 doesn't respond to debug events, '0' Pipeline5 respond to debug events " range="6" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_5" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Pipeline5 doesn't respond to debug events, '0' Pipeline5 respond to debug events " range="5" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_4" width="1" begin="4" end="4" resetval="0x0" description="'1' -> Pipeline4 doesn't respond to debug events, '0' Pipeline4 respond to debug events " range="4" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_3" width="1" begin="3" end="3" resetval="0x0" description="'1' -> Pipeline3 doesn't respond to debug events, '0' Pipeline3 respond to debug events " range="3" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_2" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Pipeline2 doesn't respond to debug events, '0' Pipeline2 respond to debug events " range="2" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_1" width="1" begin="1" end="1" resetval="0x0" description="'1' -> Pipeline1 doesn't respond to debug events, '0' Pipeline1 respond to debug events " range="1" rwaccess="R/W"/> 
		<bitfield id="PIPE_DBG_DIS_0" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Pipeline0 doesn't respond to debug events, '0' Pipeline0 respond to debug events " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_dbg_cap" acronym="HTS__S_VBUSP__REGS_dbg_cap" offset="0x4C" width="32" description="">
		<bitfield id="DBG_INT_STEP_SUP" width="1" begin="30" end="30" resetval="0x0" description="Indicates that debug execution control can determine if single step blocks or allows interrupts.  b0 No step/interrupt control b1 Step interrupt control via DBG_INT_STEP_IN" range="30" rwaccess="R"/> 
		<bitfield id="DBG_WP_DATA_SUP" width="1" begin="29" end="29" resetval="0x0" description="Indicates if the WP resources has corresponding data qualification.  b0 - Not supported.  b1 - Data qualifiers are supported." range="29" rwaccess="R"/> 
		<bitfield id="DBG_OWN_SUP" width="1" begin="28" end="28" resetval="0x0" description="Indicates if the HWA supports an module ownership.  v2.0 and above.  b0 - Not Supported.  b1 - Ownership supported." range="28" rwaccess="R"/> 
		<bitfield id="DBG_INDIRECT_SUP" width="1" begin="27" end="27" resetval="0x0" description="Indicates if the HWA supports an indirect memory access port.  v2.0 and above.  b0 - Not Supported.  b1 - Indirect port supported." range="27" rwaccess="R"/> 
		<bitfield id="DBG_SWBP_SUP" width="1" begin="26" end="26" resetval="0x0" description="Whether HWA Core supports SWBP or not.  b0 - Not Supported.  b1 - Supported." range="26" rwaccess="R"/> 
		<bitfield id="DBQ_RESET_SUP" width="1" begin="25" end="25" resetval="0x0" description="Whether HWA Core reset is supported or not which does not affect debug logic.  b0 - Not Supported.  b1 - Supported." range="25" rwaccess="R"/> 
		<bitfield id="SYS_EXE_REQ" width="1" begin="24" end="24" resetval="0x0" description="Whether HWA Core Execution status and control is supported.  b0 - Not Supported.  b1 - Supported." range="24" rwaccess="R"/> 
		<bitfield id="TRIG_OUTPUT" width="1" begin="23" end="23" resetval="0x1" description="b0 - Trigger Outputs are not supported.  b1  - Trigger Outputs are supported." range="23" rwaccess="R"/> 
		<bitfield id="TRIG_INPUT" width="1" begin="22" end="22" resetval="0x1" description="b0  -  Trigger Inputs are not supported.  b1  -  Trigger Inputs are supported." range="22" rwaccess="R"/> 
		<bitfield id="TRIG_CHNS" width="2" begin="21" end="20" resetval="0x1" description="Number of Trigger Channels Supported.  b00 ------ No channels supported.  b01 ------ One channel supported.  b10 ------ Two channels supported.  Others ---- Reserved." range="21 - 20" rwaccess="R"/> 
		<bitfield id="NUM_CNTRS" width="4" begin="19" end="16" resetval="0x0" description="The number of counter modules that exist.  The registers supporting the counter modules must be implemented consecutively in the memory map." range="19 - 16" rwaccess="R"/> 
		<bitfield id="NUM_WPS" width="4" begin="15" end="12" resetval="0x0" description="The number of watchpoint modules that exist.  The registers supporting the watchpoint modules must be implemented consecutively in the memory map" range="15 - 12" rwaccess="R"/> 
		<bitfield id="NUM_BPS" width="4" begin="11" end="8" resetval="0x0" description="The number of breakpoint modules that exist.  The registers supporting the breakpoint modules must be implemented consecutively in the memory map." range="11 - 8" rwaccess="R"/> 
		<bitfield id="REV_MAJ" width="4" begin="7" end="4" resetval="0x2" description="Major Revision" range="7 - 4" rwaccess="R"/> 
		<bitfield id="REV_MIN" width="4" begin="3" end="0" resetval="0x0" description="Minor Revision" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_dbg_cntl" acronym="HTS__S_VBUSP__REGS_dbg_cntl" offset="0x50" width="32" description="">
		<bitfield id="DBG_RESET_OCC" width="1" begin="26" end="26" resetval="0x0" description="Sticky status bit to reflect reset has been generated" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="DBG_EMU0_CNTL" width="4" begin="19" end="16" resetval="0x0" description="EMU0 output control. The cross trigger output control.  The value in this field determines the behavior of the outputs generated on EMU0.  NOTE: The effect of setting any non-zero value is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.  DBG_EMUn_CNTL	Output Enable	Output	Pulse	Description 0	De-asserted	0	NA	No output.  Input only 1	Stopping 	0	Yes	Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.  2	HWBP	0	Yes	Pulse when any HWBP triggers 3	HWWP	0	Yes	Pulse when any HWWP triggers 4	Asserted	1	No	Drive pin high 5	Asserted	0	No	Drive pin low 6-15	-	-		Reserved" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DBG_HALT_EMU0" width="1" begin="12" end="12" resetval="0x0" description="Execution halted due to trigger in on EMU0 input Set to '1' when halt due to EMU0 input completes Set to '0' when execution resumes" range="12" rwaccess="R"/> 
		<bitfield id="DBG_HALT_USER" width="1" begin="11" end="11" resetval="0x0" description="Execution halted due to register update of DBG_HALT Set to '1' when halt due to DBG_HALT update completes Set to '0' when execution resumes" range="11" rwaccess="R"/> 
		<bitfield id="DBG_HALT_STEP" width="1" begin="10" end="10" resetval="0x0" description="Execution halted due to single step completion Set to '1' when the single step completes Set to '0' when execution resumes" range="10" rwaccess="R"/> 
		<bitfield id="DBG_EXE_STAT" width="1" begin="7" end="7" resetval="0x0" description="The execution status of the module Set to '1' when halted due to debug event Set to '0' when execution resumes" range="7" rwaccess="R"/> 
		<bitfield id="DBG_EMU0_EN" width="1" begin="5" end="5" resetval="0x0" description="EMU0 input trigger enable Writing '1' enables halting on the falling edge of the EMU0 input Writing '0' disables halts via EMU0 input" range="5" rwaccess="R/W"/> 
		<bitfield id="DBG_SINGLE_STEP_EN" width="1" begin="2" end="2" resetval="0x0" description="Single Step Execution enable.  When this bit is set, the accelerator core shall be halted upon execution of   a single instruction.  This is after the accelerator core has left the halted state by clearing the DBG_HALT control bit.  Writing '1' enables halting when the next instruction following exit from halted state is executed.  Writing '0' disables halts via single step.  NOTE: 1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." range="2" rwaccess="R/W"/> 
		<bitfield id="DBG_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Debug Restart Status bit.This bit is normally set when the DBG_HALT bit transitions from '1' to '0' when the natural execution state is entered.It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.  Reading '1' means HWA Core exited halted state (at least temporarily).  Reading '0' means HWA Core did not exit halted state.  Writing '1' shall clear the bit if set.  There is no restriction on when it can be cleared.  Writing '0' shall have no effect." range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_HALT" width="1" begin="0" end="0" resetval="0x0" description="Global debug run control.  The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control. Writing '1' when read '0' shall cause a halt on the next possible halt boundary.Writing '0' when read '1' returns the system to the natural execution state.A synchronous run hardware request has the same effect.Reading '1' means that the halted state has been reached or been requested by the manual halt mechanism.Reading '0' means that the target is in its natural execution state.NOTE: 1. The natural execution state means the FSM state entered prior to last entry into Halted state.  2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen0" acronym="HTS__S_VBUSP__REGS_hts_event_gen0" offset="0x54" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen0" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen1" acronym="HTS__S_VBUSP__REGS_hts_event_gen1" offset="0x58" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen2" acronym="HTS__S_VBUSP__REGS_hts_event_gen2" offset="0x5C" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen2" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen3" acronym="HTS__S_VBUSP__REGS_hts_event_gen3" offset="0x60" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen3" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen4" acronym="HTS__S_VBUSP__REGS_hts_event_gen4" offset="0x64" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen4" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen5" acronym="HTS__S_VBUSP__REGS_hts_event_gen5" offset="0x68" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen5" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen6" acronym="HTS__S_VBUSP__REGS_hts_event_gen6" offset="0x6C" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen6" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_hts_event_gen7" acronym="HTS__S_VBUSP__REGS_hts_event_gen7" offset="0x70" width="32" description="">
		<bitfield id="EVT_SELECT" width="6" begin="5" end="0" resetval="0x0" description="internal hts_event index for hts_event_gen7" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA0_scheduler_control" offset="0x100" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -> HWA0 Scheduler resources must not be read during halted state.  '1'-> HWA0 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA0 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA0 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_HOP" acronym="HTS__S_VBUSP__REGS_HWA0_HOP" offset="0x104" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value. when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count)  '0' -> No count ; Note that tdone_count value is available as read value when hop=1 as well." range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA0_WDTimer" offset="0x108" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA0 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA0 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA0_BW_limiter" offset="0x10C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA0 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_skip_control" acronym="HTS__S_VBUSP__REGS_HWA0_skip_control" offset="0x110" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA0 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA0 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons0_control" offset="0x120" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons1_control" offset="0x128" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons2_control" offset="0x130" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons3_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons3_control" offset="0x138" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 3 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons4_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons4_control" offset="0x140" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 4 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_cons5_control" acronym="HTS__S_VBUSP__REGS_HWA0_cons5_control" offset="0x148" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA0 cons socket 5 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod0_control" offset="0x160" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod0_buf_control" offset="0x164" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod0_count" offset="0x168" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA0_pa0_control" offset="0x16C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA0_pa0_prodcount" offset="0x170" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod1_control" offset="0x180" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod1_buf_control" offset="0x184" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod1_count" offset="0x188" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA0_pa1_control" offset="0x18C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA0_pa1_prodcount" offset="0x190" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod2_control" offset="0x1A0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod2_buf_control" offset="0x1A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod2_count" offset="0x1A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA0_pa2_control" offset="0x1AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA0_pa2_prodcount" offset="0x1B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod3_control" offset="0x1C0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod3_buf_control" offset="0x1C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod3_count" offset="0x1C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA0_pa3_control" offset="0x1CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA0_pa3_prodcount" offset="0x1D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod4_control" offset="0x1E0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x4" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 4 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod4_buf_control" offset="0x1E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod4_count" offset="0x1E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod5_control" offset="0x200" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x5" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 5 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod5_buf_control" offset="0x204" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod5_count" offset="0x208" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod6_control" offset="0x220" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 6 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA0 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA0_prod6_buf_control" offset="0x224" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA0_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA0_prod6_count" offset="0x228" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA1_scheduler_control" offset="0x360" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -> HWA1 Scheduler resources must not be read during halted state.  '1'-> HWA1 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA1 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA1 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_HOP" acronym="HTS__S_VBUSP__REGS_HWA1_HOP" offset="0x364" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value. when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count)  '0' -> No count ; Note that tdone_count value is available as read value when hop=1 as well." range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA1_WDTimer" offset="0x368" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA1 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA1 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA1_BW_limiter" offset="0x36C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA1 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_skip_control" acronym="HTS__S_VBUSP__REGS_HWA1_skip_control" offset="0x370" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA1 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA1 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons0_control" offset="0x380" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons1_control" offset="0x388" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons2_control" offset="0x390" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons3_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons3_control" offset="0x398" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 3 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons4_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons4_control" offset="0x3A0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 4 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_cons5_control" acronym="HTS__S_VBUSP__REGS_HWA1_cons5_control" offset="0x3A8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA1 cons socket 5 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod0_control" offset="0x3C0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod0_buf_control" offset="0x3C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod0_count" offset="0x3C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA1_pa0_control" offset="0x3CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA1_pa0_prodcount" offset="0x3D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod1_control" offset="0x3E0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod1_buf_control" offset="0x3E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod1_count" offset="0x3E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA1_pa1_control" offset="0x3EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA1_pa1_prodcount" offset="0x3F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod2_control" offset="0x400" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod2_buf_control" offset="0x404" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod2_count" offset="0x408" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA1_pa2_control" offset="0x40C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA1_pa2_prodcount" offset="0x410" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod3_control" offset="0x420" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod3_buf_control" offset="0x424" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod3_count" offset="0x428" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA1_pa3_control" offset="0x42C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA1_pa3_prodcount" offset="0x430" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod4_control" offset="0x440" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x4" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 4 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod4_buf_control" offset="0x444" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod4_count" offset="0x448" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod5_control" offset="0x460" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x5" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 5 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod5_buf_control" offset="0x464" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod5_count" offset="0x468" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod6_control" offset="0x480" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 6 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 6 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA1 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA1_prod6_buf_control" offset="0x484" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA1_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA1_prod6_count" offset="0x488" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA2_scheduler_control" offset="0x5C0" width="32" description="">
		<bitfield id="EOR_EN" width="1" begin="22" end="22" resetval="0x0" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " range="22" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -> HWA2 Scheduler resources must not be read during halted state.  '1'-> HWA2 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA2 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA2 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_HOP" acronym="HTS__S_VBUSP__REGS_HWA2_HOP" offset="0x5C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value . when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA2_WDTimer" offset="0x5C8" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA2 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA2 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA2_BW_limiter" offset="0x5CC" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA2 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA2_cons0_control" offset="0x5E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA2 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA2_cons1_control" offset="0x5E8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA2 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA2_cons2_control" offset="0x5F0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA2 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod0_control" offset="0x620" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod0_buf_control" offset="0x624" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod0_count" offset="0x628" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa0_control" offset="0x62C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa0_prodcount" offset="0x630" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod1_control" offset="0x640" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod1_buf_control" offset="0x644" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod1_count" offset="0x648" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa1_control" offset="0x64C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa1_prodcount" offset="0x650" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod2_control" offset="0x660" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod2_buf_control" offset="0x664" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod2_count" offset="0x668" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa2_control" offset="0x66C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa2_prodcount" offset="0x670" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod3_control" offset="0x680" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod3_buf_control" offset="0x684" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod3_count" offset="0x688" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa3_control" offset="0x68C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa3_prodcount" offset="0x690" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod4_control" offset="0x6A0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod4_buf_control" offset="0x6A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod4_count" offset="0x6A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa4_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa4_control" offset="0x6AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa4_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa4_prodcount" offset="0x6B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod5_control" offset="0x6C0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod5_buf_control" offset="0x6C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod5_count" offset="0x6C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa5_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa5_control" offset="0x6CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa5_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa5_prodcount" offset="0x6D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod6_control" offset="0x6E0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod6_buf_control" offset="0x6E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod6_count" offset="0x6E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa6_control" acronym="HTS__S_VBUSP__REGS_HWA2_pa6_control" offset="0x6EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_pa6_prodcount" acronym="HTS__S_VBUSP__REGS_HWA2_pa6_prodcount" offset="0x6F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod7_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod7_control" offset="0x700" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 7 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 7 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 7 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA2 prod socket 7. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 7 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod7_buf_control" acronym="HTS__S_VBUSP__REGS_HWA2_prod7_buf_control" offset="0x704" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA2_prod7_count" acronym="HTS__S_VBUSP__REGS_HWA2_prod7_count" offset="0x708" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA3_scheduler_control" offset="0x820" width="32" description="">
		<bitfield id="EOR_EN" width="1" begin="22" end="22" resetval="0x0" description="'1' -> LDC REGION/sub-frame feature enabled, '0' LDC works in Frame mode only " range="22" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x0" description="'0' -> HWA3 Scheduler resources must not be read during halted state.  '1'-> HWA3 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA3 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA3 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_HOP" acronym="HTS__S_VBUSP__REGS_HWA3_HOP" offset="0x824" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value . when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA3_WDTimer" offset="0x828" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA3 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA3 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA3_BW_limiter" offset="0x82C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA3 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA3_cons0_control" offset="0x840" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA3 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA3_cons1_control" offset="0x848" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA3 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA3_cons2_control" offset="0x850" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA3 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod0_control" offset="0x880" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 0 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (0+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod0_buf_control" offset="0x884" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod0_count" offset="0x888" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa0_control" offset="0x88C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa0_prodcount" offset="0x890" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod1_control" offset="0x8A0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 1 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (1+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod1_buf_control" offset="0x8A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod1_count" offset="0x8A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa1_control" offset="0x8AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa1_prodcount" offset="0x8B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod2_control" offset="0x8C0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 2 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (2+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod2_buf_control" offset="0x8C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod2_count" offset="0x8C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa2_control" offset="0x8CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa2_prodcount" offset="0x8D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod3_control" offset="0x8E0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_TRIGMODE" width="2" begin="23" end="22" resetval="0x0" description=" 0: Normal behavior; 1 : Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on tdone_bpr_early attribute;  2: Prod Socket 3 is used to trigger DMA channel to transfer end of Row or End of Region Row buffer data for prod socket (3+2)%4. Useful when this Buffer is not completely filled at end of row and it enables triggering separate DMA channel for end of row. Rely on end of Row attribute. Must not be used in dual output mode" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PARTIAL_BPR_COUNT" width="4" begin="21" end="18" resetval="0x0" description="Remaining block count to complete configured BPR at End of Row or End of Region Row when LDC is configured in tdone_gen_mode='0' " range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod3_buf_control" offset="0x8E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod3_count" offset="0x8E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa3_control" offset="0x8EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa3_prodcount" offset="0x8F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod4_control" offset="0x900" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod4_buf_control" offset="0x904" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod4_count" offset="0x908" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa4_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa4_control" offset="0x90C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa4_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa4_prodcount" offset="0x910" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod5_control" offset="0x920" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod5_buf_control" offset="0x924" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod5_count" offset="0x928" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa5_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa5_control" offset="0x92C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa5_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa5_prodcount" offset="0x930" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod6_control" offset="0x940" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod6_buf_control" offset="0x944" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod6_count" offset="0x948" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa6_control" acronym="HTS__S_VBUSP__REGS_HWA3_pa6_control" offset="0x94C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_pa6_prodcount" acronym="HTS__S_VBUSP__REGS_HWA3_pa6_prodcount" offset="0x950" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod7_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod7_control" offset="0x960" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 7 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 7 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 7 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA3 prod socket 7. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 7 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod7_buf_control" acronym="HTS__S_VBUSP__REGS_HWA3_prod7_buf_control" offset="0x964" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA3_prod7_count" acronym="HTS__S_VBUSP__REGS_HWA3_prod7_count" offset="0x968" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA4_scheduler_control" offset="0xA80" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA4 Scheduler resources must not be read during halted state.  '1'-> HWA4 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA4 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA4 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_HOP" acronym="HTS__S_VBUSP__REGS_HWA4_HOP" offset="0xA84" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value. when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA4_WDTimer" offset="0xA88" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA4 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA4 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA4_BW_limiter" offset="0xA8C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA4 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA4_cons0_control" offset="0xAA0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA4 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA4_cons1_control" offset="0xAA8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA4 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA4_cons2_control" offset="0xAB0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA4 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod0_control" offset="0xAE0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod0_buf_control" offset="0xAE4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod0_count" offset="0xAE8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA4_pa0_control" offset="0xAEC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA4_pa0_prodcount" offset="0xAF0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod1_control" offset="0xB00" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod1_buf_control" offset="0xB04" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod1_count" offset="0xB08" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA4_pa1_control" offset="0xB0C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA4_pa1_prodcount" offset="0xB10" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod2_control" offset="0xB20" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod2_buf_control" offset="0xB24" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod2_count" offset="0xB28" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod3_control" offset="0xB40" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod3_buf_control" offset="0xB44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod3_count" offset="0xB48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod4_control" offset="0xB60" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x4" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod4_buf_control" offset="0xB64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod4_count" offset="0xB68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod5_control" offset="0xB80" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x5" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod5_buf_control" offset="0xB84" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod5_count" offset="0xB88" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod6_control" offset="0xBA0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x6" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod6_buf_control" offset="0xBA4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod6_count" offset="0xBA8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod7_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod7_control" offset="0xBC0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x7" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 7 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 7 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 7 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 7. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 7 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod7_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod7_buf_control" offset="0xBC4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod7_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod7_count" offset="0xBC8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod8_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod8_control" offset="0xBE0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x8" description=" define which tdone_mask apply to prod socket 8. tdone_mask[mask_select] applies to prod_socket8. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 8 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 8 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 8 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 8. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 8 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod8_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod8_buf_control" offset="0xBE4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod8_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod8_count" offset="0xBE8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod9_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod9_control" offset="0xC00" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x9" description=" define which tdone_mask apply to prod socket 9. tdone_mask[mask_select] applies to prod_socket9. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 9 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 9 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 9 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 9. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 9 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod9_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod9_buf_control" offset="0xC04" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod9_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod9_count" offset="0xC08" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod10_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod10_control" offset="0xC20" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 10 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 10 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 10 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA4 prod socket 10. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 10 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod10_buf_control" acronym="HTS__S_VBUSP__REGS_HWA4_prod10_buf_control" offset="0xC24" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA4_prod10_count" acronym="HTS__S_VBUSP__REGS_HWA4_prod10_count" offset="0xC28" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA5_scheduler_control" offset="0xCE0" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA5 Scheduler resources must not be read during halted state.  '1'-> HWA5 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA5 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA5 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_HOP" acronym="HTS__S_VBUSP__REGS_HWA5_HOP" offset="0xCE4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value. when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA5_WDTimer" offset="0xCE8" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA5 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA5 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA5_BW_limiter" offset="0xCEC" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA5 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA5_cons0_control" offset="0xD00" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA5 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA5_cons1_control" offset="0xD08" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA5 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA5_cons2_control" offset="0xD10" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA5 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod0_control" offset="0xD40" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod0_buf_control" offset="0xD44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod0_count" offset="0xD48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA5_pa0_control" offset="0xD4C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA5_pa0_prodcount" offset="0xD50" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod1_control" offset="0xD60" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod1_buf_control" offset="0xD64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod1_count" offset="0xD68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA5_pa1_control" offset="0xD6C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA5_pa1_prodcount" offset="0xD70" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod2_control" offset="0xD80" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod2_buf_control" offset="0xD84" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod2_count" offset="0xD88" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod3_control" offset="0xDA0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod3_buf_control" offset="0xDA4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod3_count" offset="0xDA8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod4_control" offset="0xDC0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x4" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod4_buf_control" offset="0xDC4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod4_count" offset="0xDC8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod5_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod5_control" offset="0xDE0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x5" description=" define which tdone_mask apply to prod socket 5. tdone_mask[mask_select] applies to prod_socket5. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 5 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 5 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 5 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 5. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 5 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod5_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod5_buf_control" offset="0xDE4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod5_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod5_count" offset="0xDE8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod6_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod6_control" offset="0xE00" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x6" description=" define which tdone_mask apply to prod socket 6. tdone_mask[mask_select] applies to prod_socket6. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 6 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 6 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 6 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 6. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 6 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod6_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod6_buf_control" offset="0xE04" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod6_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod6_count" offset="0xE08" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod7_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod7_control" offset="0xE20" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x7" description=" define which tdone_mask apply to prod socket 7. tdone_mask[mask_select] applies to prod_socket7. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 7 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 7 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 7 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 7. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 7 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod7_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod7_buf_control" offset="0xE24" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod7_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod7_count" offset="0xE28" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod8_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod8_control" offset="0xE40" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x8" description=" define which tdone_mask apply to prod socket 8. tdone_mask[mask_select] applies to prod_socket8. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 8 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 8 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 8 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 8. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 8 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod8_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod8_buf_control" offset="0xE44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod8_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod8_count" offset="0xE48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod9_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod9_control" offset="0xE60" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x9" description=" define which tdone_mask apply to prod socket 9. tdone_mask[mask_select] applies to prod_socket9. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 9 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 9 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 9 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 9. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 9 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod9_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod9_buf_control" offset="0xE64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod9_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod9_count" offset="0xE68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod10_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod10_control" offset="0xE80" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 10. tdone_mask[mask_select] applies to prod_socket10. Valid value in range 0 - 10 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 10 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 10 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 10 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA5 prod socket 10. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 10 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod10_buf_control" acronym="HTS__S_VBUSP__REGS_HWA5_prod10_buf_control" offset="0xE84" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA5_prod10_count" acronym="HTS__S_VBUSP__REGS_HWA5_prod10_count" offset="0xE88" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA6_scheduler_control" offset="0xF40" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA6 Scheduler resources must not be read during halted state.  '1'-> HWA6 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA6 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA6 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_HOP" acronym="HTS__S_VBUSP__REGS_HWA6_HOP" offset="0xF44" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value . when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA6_WDTimer" offset="0xF48" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA6 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA6 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA6_BW_limiter" offset="0xF4C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA6 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA6_cons0_control" offset="0xF60" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA6 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA6_cons1_control" offset="0xF68" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA6 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA6_prod0_control" offset="0xFA0" width="32" description="">
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA6 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA6_prod0_buf_control" offset="0xFA4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA6_prod0_count" offset="0xFA8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA6_pa0_control" offset="0xFAC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA6_pa0_prodcount" offset="0xFB0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA6_prod1_control" offset="0xFC0" width="32" description="">
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA6 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA6_prod1_buf_control" offset="0xFC4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA6_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA6_prod1_count" offset="0xFC8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA7_scheduler_control" offset="0x11A0" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA7 Scheduler resources must not be read during halted state.  '1'-> HWA7 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA7 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA7 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_HOP" acronym="HTS__S_VBUSP__REGS_HWA7_HOP" offset="0x11A4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  . when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA7_WDTimer" offset="0x11A8" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA7 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA7 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA7_BW_limiter" offset="0x11AC" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA7 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA7_cons0_control" offset="0x11C0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA7 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA7_cons1_control" offset="0x11C8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA7 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA7_cons2_control" offset="0x11D0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA7 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_cons3_control" acronym="HTS__S_VBUSP__REGS_HWA7_cons3_control" offset="0x11D8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA7 cons socket 3 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_cons4_control" acronym="HTS__S_VBUSP__REGS_HWA7_cons4_control" offset="0x11E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA7 cons socket 4 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod0_control" offset="0x1200" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA7 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod0_buf_control" offset="0x1204" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA7_prod0_count" offset="0x1208" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA7_pa0_control" offset="0x120C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA7_pa0_prodcount" offset="0x1210" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod1_control" offset="0x1220" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA7 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod1_buf_control" offset="0x1224" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA7_prod1_count" offset="0x1228" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA7_pa1_control" offset="0x122C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA7_pa1_prodcount" offset="0x1230" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod2_control" offset="0x1240" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA7 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod2_buf_control" offset="0x1244" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA7_prod2_count" offset="0x1248" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA7_pa2_control" offset="0x124C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA7_pa2_prodcount" offset="0x1250" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod3_control" offset="0x1260" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA7 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod3_buf_control" offset="0x1264" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA7_prod3_count" offset="0x1268" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA7_pa3_control" offset="0x126C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA7_pa3_prodcount" offset="0x1270" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod4_control" offset="0x1280" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA7 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA7_prod4_buf_control" offset="0x1284" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA7_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA7_prod4_count" offset="0x1288" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA8_scheduler_control" offset="0x1400" width="32" description="">
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA8 Scheduler resources must not be read during halted state.  '1'-> HWA8 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA8 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA8 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_HOP" acronym="HTS__S_VBUSP__REGS_HWA8_HOP" offset="0x1404" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  . when enabled, it triggers tdone_intr when (tdone_count==hop_thread_count) , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_WDTimer" acronym="HTS__S_VBUSP__REGS_HWA8_WDTimer" offset="0x1408" width="32" description="">
		<bitfield id="WDTIMER_COUNT" width="17" begin="24" end="8" resetval="0x0" description="Current value of HWA8 Scheduler watchdog timer count" range="24 - 8" rwaccess="R"/> 
		<bitfield id="WDTIMER_MODE" width="1" begin="2" end="2" resetval="0x0" description="Watchdog timeout count '1' -> 128K , '0' -> 64K" range="2" rwaccess="R/W"/> 
		<bitfield id="WDTIMER_STATUS" width="1" begin="1" end="1" resetval="0x0" description="HWA8 Scheduler watchdog timer status '1' -> Timer Active '0' -> Timer Inactive (count is stable)" range="1" rwaccess="R"/> 
		<bitfield id="WDTIMER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> activate watchdog timer for 64K VPAC/DMPAC cycles between task start and task done '0' -> Disable watchdog timer" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_BW_limiter" acronym="HTS__S_VBUSP__REGS_HWA8_BW_limiter" offset="0x140C" width="32" description="">
		<bitfield id="BW_CYCLE_COUNT" width="15" begin="22" end="8" resetval="0x0" description=" Average Cycle count between successive Task Start " range="22 - 8" rwaccess="R/W"/> 
		<bitfield id="BW_TOKEN_COUNT" width="4" begin="4" end="1" resetval="0x0" description=" Max Token count to create average BW " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BW_LIMITER_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Enable BW limiter function for HWA8 sch, '0' --> Disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA8_cons0_control" offset="0x1420" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA8 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA8_cons1_control" offset="0x1428" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA8 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_cons2_control" acronym="HTS__S_VBUSP__REGS_HWA8_cons2_control" offset="0x1430" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA8 cons socket 2 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_cons3_control" acronym="HTS__S_VBUSP__REGS_HWA8_cons3_control" offset="0x1438" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA8 cons socket 3 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_cons4_control" acronym="HTS__S_VBUSP__REGS_HWA8_cons4_control" offset="0x1440" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA8 cons socket 4 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod0_control" offset="0x1460" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 0. tdone_mask[mask_select] applies to prod_socket0. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA8 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod0_buf_control" offset="0x1464" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA8_prod0_count" offset="0x1468" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA8_pa0_control" offset="0x146C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA8_pa0_prodcount" offset="0x1470" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod1_control" offset="0x1480" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x1" description=" define which tdone_mask apply to prod socket 1. tdone_mask[mask_select] applies to prod_socket1. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA8 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod1_buf_control" offset="0x1484" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA8_prod1_count" offset="0x1488" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA8_pa1_control" offset="0x148C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA8_pa1_prodcount" offset="0x1490" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod2_control" offset="0x14A0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x2" description=" define which tdone_mask apply to prod socket 2. tdone_mask[mask_select] applies to prod_socket2. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA8 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod2_buf_control" offset="0x14A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA8_prod2_count" offset="0x14A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA8_pa2_control" offset="0x14AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA8_pa2_prodcount" offset="0x14B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod3_control" offset="0x14C0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x3" description=" define which tdone_mask apply to prod socket 3. tdone_mask[mask_select] applies to prod_socket3. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA8 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod3_buf_control" offset="0x14C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA8_prod3_count" offset="0x14C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa3_control" acronym="HTS__S_VBUSP__REGS_HWA8_pa3_control" offset="0x14CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_pa3_prodcount" acronym="HTS__S_VBUSP__REGS_HWA8_pa3_prodcount" offset="0x14D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod4_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod4_control" offset="0x14E0" width="32" description="">
		<bitfield id="MASK_SELECT" width="4" begin="27" end="24" resetval="0x0" description=" define which tdone_mask apply to prod socket 4. tdone_mask[mask_select] applies to prod_socket4. Valid value in range 0 - 4 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 4 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 4 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 4 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA8 prod socket 4. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 4 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod4_buf_control" acronym="HTS__S_VBUSP__REGS_HWA8_prod4_buf_control" offset="0x14E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA8_prod4_count" acronym="HTS__S_VBUSP__REGS_HWA8_prod4_count" offset="0x14E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA12_scheduler_control" offset="0x1D80" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA12" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA12 Scheduler resources must not be read during halted state.  '1'-> HWA12 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA12 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA12 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_HOP" acronym="HTS__S_VBUSP__REGS_HWA12_HOP" offset="0x1D84" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_skip_control" acronym="HTS__S_VBUSP__REGS_HWA12_skip_control" offset="0x1D90" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA12 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA12 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set0" offset="0x1DA0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA12_channel_count_set0.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA12_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set1" offset="0x1DA4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA12_channel_count_set1.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA12_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set2" offset="0x1DA8" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA12_channel_count_set2.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA12_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set3" offset="0x1DAC" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA12_channel_count_set3.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA12_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set4" offset="0x1DB0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA12_channel_count_set4.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA12_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA12_channel_count_set5" offset="0x1DB4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA12_channel_count_set5.count1 times before linking to next HWA12_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA12_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA12_cons0_control" offset="0x1DE0" width="32" description="">
		<bitfield id="EHWA_PROD" width="1" begin="31" end="31" resetval="0x0" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" range="31" rwaccess="R/W"/> 
		<bitfield id="SET_PEND" width="1" begin="30" end="30" resetval="0x0" description=" writing '1' sets pend on consumer socket  " range="30" rwaccess="W"/> 
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA12 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA12_cons1_control" offset="0x1DE8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA12 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod0_control" offset="0x1E20" width="32" description="">
		<bitfield id="EHWA_CONS" width="1" begin="31" end="31" resetval="0x0" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" range="31" rwaccess="R/W"/> 
		<bitfield id="PROD_DEC" width="1" begin="30" end="30" resetval="0x0" description=" writing '1' decrement prod count value " range="30" rwaccess="W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA12 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod0_buf_control" offset="0x1E24" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA12_prod0_count" offset="0x1E28" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA12_pa0_control" offset="0x1E2C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA12_pa0_prodcount" offset="0x1E30" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod1_control" offset="0x1E40" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA12 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod1_buf_control" offset="0x1E44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA12_prod1_count" offset="0x1E48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA12_pa1_control" offset="0x1E4C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA12_pa1_prodcount" offset="0x1E50" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod2_control" offset="0x1E60" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA12 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod2_buf_control" offset="0x1E64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA12_prod2_count" offset="0x1E68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA12_pa2_control" offset="0x1E6C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA12_pa2_prodcount" offset="0x1E70" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod3_control" offset="0x1E80" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA12 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA12_prod3_buf_control" offset="0x1E84" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA12_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA12_prod3_count" offset="0x1E88" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA13_scheduler_control" offset="0x2020" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA13" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA13 Scheduler resources must not be read during halted state.  '1'-> HWA13 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA13 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA13 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_HOP" acronym="HTS__S_VBUSP__REGS_HWA13_HOP" offset="0x2024" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_skip_control" acronym="HTS__S_VBUSP__REGS_HWA13_skip_control" offset="0x2030" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA13 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA13 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set0" offset="0x2040" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA13_channel_count_set0.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA13_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set1" offset="0x2044" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA13_channel_count_set1.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA13_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set2" offset="0x2048" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA13_channel_count_set2.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA13_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set3" offset="0x204C" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA13_channel_count_set3.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA13_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set4" offset="0x2050" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA13_channel_count_set4.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA13_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA13_channel_count_set5" offset="0x2054" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA13_channel_count_set5.count1 times before linking to next HWA13_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA13_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA13_cons0_control" offset="0x2080" width="32" description="">
		<bitfield id="EHWA_PROD" width="1" begin="31" end="31" resetval="0x0" description=" '1' -> spare consumer is connected to external host producer , '0' --> no external host producer" range="31" rwaccess="R/W"/> 
		<bitfield id="SET_PEND" width="1" begin="30" end="30" resetval="0x0" description=" writing '1' sets pend on consumer socket  " range="30" rwaccess="W"/> 
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA13 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA13_cons1_control" offset="0x2088" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA13 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod0_control" offset="0x20C0" width="32" description="">
		<bitfield id="EHWA_CONS" width="1" begin="31" end="31" resetval="0x0" description=" '1' -> spare consumer is connected to external host consumer , '0' --> no external host consumer" range="31" rwaccess="R/W"/> 
		<bitfield id="PROD_DEC" width="1" begin="30" end="30" resetval="0x0" description=" writing '1' decrement prod count value " range="30" rwaccess="W"/> 
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA13 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod0_buf_control" offset="0x20C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA13_prod0_count" offset="0x20C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA13_pa0_control" offset="0x20CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA13_pa0_prodcount" offset="0x20D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod1_control" offset="0x20E0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA13 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod1_buf_control" offset="0x20E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA13_prod1_count" offset="0x20E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA13_pa1_control" offset="0x20EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA13_pa1_prodcount" offset="0x20F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod2_control" offset="0x2100" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA13 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod2_buf_control" offset="0x2104" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA13_prod2_count" offset="0x2108" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA13_pa2_control" offset="0x210C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA13_pa2_prodcount" offset="0x2110" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod3_control" offset="0x2120" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA13 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA13_prod3_buf_control" offset="0x2124" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA13_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA13_prod3_count" offset="0x2128" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA14_scheduler_control" offset="0x22C0" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA14" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA14 Scheduler resources must not be read during halted state.  '1'-> HWA14 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA14 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA14 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_HOP" acronym="HTS__S_VBUSP__REGS_HWA14_HOP" offset="0x22C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_skip_control" acronym="HTS__S_VBUSP__REGS_HWA14_skip_control" offset="0x22D0" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA14 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA14 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set0" offset="0x22E0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA14_channel_count_set0.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA14_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set1" offset="0x22E4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA14_channel_count_set1.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA14_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set2" offset="0x22E8" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA14_channel_count_set2.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA14_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set3" offset="0x22EC" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA14_channel_count_set3.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA14_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set4" offset="0x22F0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA14_channel_count_set4.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA14_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA14_channel_count_set5" offset="0x22F4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA14_channel_count_set5.count1 times before linking to next HWA14_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA14_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA14_cons0_control" offset="0x2320" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA14 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA14_cons1_control" offset="0x2328" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA14 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod0_control" offset="0x2360" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA14 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod0_buf_control" offset="0x2364" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA14_prod0_count" offset="0x2368" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA14_pa0_control" offset="0x236C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA14_pa0_prodcount" offset="0x2370" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod1_control" offset="0x2380" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA14 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod1_buf_control" offset="0x2384" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA14_prod1_count" offset="0x2388" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA14_pa1_control" offset="0x238C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA14_pa1_prodcount" offset="0x2390" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod2_control" offset="0x23A0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA14 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod2_buf_control" offset="0x23A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA14_prod2_count" offset="0x23A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA14_pa2_control" offset="0x23AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA14_pa2_prodcount" offset="0x23B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod3_control" offset="0x23C0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA14 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA14_prod3_buf_control" offset="0x23C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA14_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA14_prod3_count" offset="0x23C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA15_scheduler_control" offset="0x2560" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA15" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA15 Scheduler resources must not be read during halted state.  '1'-> HWA15 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA15 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA15 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_HOP" acronym="HTS__S_VBUSP__REGS_HWA15_HOP" offset="0x2564" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_skip_control" acronym="HTS__S_VBUSP__REGS_HWA15_skip_control" offset="0x2570" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA15 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA15 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set0" offset="0x2580" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA15_channel_count_set0.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA15_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set1" offset="0x2584" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA15_channel_count_set1.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA15_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set2" offset="0x2588" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA15_channel_count_set2.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA15_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set3" offset="0x258C" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA15_channel_count_set3.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA15_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set4" offset="0x2590" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA15_channel_count_set4.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA15_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA15_channel_count_set5" offset="0x2594" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA15_channel_count_set5.count1 times before linking to next HWA15_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA15_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA15_cons0_control" offset="0x25C0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA15 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA15_cons1_control" offset="0x25C8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA15 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod0_control" offset="0x2600" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA15 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod0_buf_control" offset="0x2604" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA15_prod0_count" offset="0x2608" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA15_pa0_control" offset="0x260C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA15_pa0_prodcount" offset="0x2610" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod1_control" offset="0x2620" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA15 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod1_buf_control" offset="0x2624" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA15_prod1_count" offset="0x2628" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA15_pa1_control" offset="0x262C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA15_pa1_prodcount" offset="0x2630" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod2_control" offset="0x2640" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA15 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod2_buf_control" offset="0x2644" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA15_prod2_count" offset="0x2648" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA15_pa2_control" offset="0x264C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA15_pa2_prodcount" offset="0x2650" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod3_control" offset="0x2660" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA15 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA15_prod3_buf_control" offset="0x2664" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA15_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA15_prod3_count" offset="0x2668" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA16_scheduler_control" offset="0x2800" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA16" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA16 Scheduler resources must not be read during halted state.  '1'-> HWA16 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA16 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA16 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_HOP" acronym="HTS__S_VBUSP__REGS_HWA16_HOP" offset="0x2804" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_skip_control" acronym="HTS__S_VBUSP__REGS_HWA16_skip_control" offset="0x2810" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA16 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA16 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA16_cons0_control" offset="0x2860" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA16 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA16_cons1_control" offset="0x2868" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA16 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod0_control" offset="0x28A0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA16 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod0_buf_control" offset="0x28A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA16_prod0_count" offset="0x28A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA16_pa0_control" offset="0x28AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA16_pa0_prodcount" offset="0x28B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod1_control" offset="0x28C0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA16 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod1_buf_control" offset="0x28C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA16_prod1_count" offset="0x28C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA16_pa1_control" offset="0x28CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA16_pa1_prodcount" offset="0x28D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod2_control" offset="0x28E0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA16 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod2_buf_control" offset="0x28E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA16_prod2_count" offset="0x28E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA16_pa2_control" offset="0x28EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA16_pa2_prodcount" offset="0x28F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod3_control" offset="0x2900" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA16 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA16_prod3_buf_control" offset="0x2904" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA16_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA16_prod3_count" offset="0x2908" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA17_scheduler_control" offset="0x2AA0" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA17" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA17 Scheduler resources must not be read during halted state.  '1'-> HWA17 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA17 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA17 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_HOP" acronym="HTS__S_VBUSP__REGS_HWA17_HOP" offset="0x2AA4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_skip_control" acronym="HTS__S_VBUSP__REGS_HWA17_skip_control" offset="0x2AB0" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA17 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA17 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA17_cons0_control" offset="0x2B00" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA17 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA17_cons1_control" offset="0x2B08" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA17 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod0_control" offset="0x2B40" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA17 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod0_buf_control" offset="0x2B44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA17_prod0_count" offset="0x2B48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA17_pa0_control" offset="0x2B4C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA17_pa0_prodcount" offset="0x2B50" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod1_control" offset="0x2B60" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA17 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod1_buf_control" offset="0x2B64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA17_prod1_count" offset="0x2B68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA17_pa1_control" offset="0x2B6C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA17_pa1_prodcount" offset="0x2B70" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod2_control" offset="0x2B80" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA17 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod2_buf_control" offset="0x2B84" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA17_prod2_count" offset="0x2B88" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA17_pa2_control" offset="0x2B8C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA17_pa2_prodcount" offset="0x2B90" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod3_control" offset="0x2BA0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA17 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA17_prod3_buf_control" offset="0x2BA4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA17_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA17_prod3_count" offset="0x2BA8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA18_scheduler_control" offset="0x2D40" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA18" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA18 Scheduler resources must not be read during halted state.  '1'-> HWA18 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA18 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA18 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_HOP" acronym="HTS__S_VBUSP__REGS_HWA18_HOP" offset="0x2D44" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_skip_control" acronym="HTS__S_VBUSP__REGS_HWA18_skip_control" offset="0x2D50" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA18 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA18 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA18_cons0_control" offset="0x2DA0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA18 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA18_cons1_control" offset="0x2DA8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA18 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod0_control" offset="0x2DE0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA18 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod0_buf_control" offset="0x2DE4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA18_prod0_count" offset="0x2DE8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA18_pa0_control" offset="0x2DEC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA18_pa0_prodcount" offset="0x2DF0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod1_control" offset="0x2E00" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA18 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod1_buf_control" offset="0x2E04" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA18_prod1_count" offset="0x2E08" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA18_pa1_control" offset="0x2E0C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA18_pa1_prodcount" offset="0x2E10" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod2_control" offset="0x2E20" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA18 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod2_buf_control" offset="0x2E24" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA18_prod2_count" offset="0x2E28" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA18_pa2_control" offset="0x2E2C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA18_pa2_prodcount" offset="0x2E30" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod3_control" offset="0x2E40" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA18 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA18_prod3_buf_control" offset="0x2E44" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA18_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA18_prod3_count" offset="0x2E48" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA19_scheduler_control" offset="0x2FE0" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA19" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA19 Scheduler resources must not be read during halted state.  '1'-> HWA19 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA19 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA19 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_HOP" acronym="HTS__S_VBUSP__REGS_HWA19_HOP" offset="0x2FE4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_skip_control" acronym="HTS__S_VBUSP__REGS_HWA19_skip_control" offset="0x2FF0" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA19 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA19 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA19_cons0_control" offset="0x3040" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA19 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA19_cons1_control" offset="0x3048" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA19 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod0_control" offset="0x3080" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA19 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod0_buf_control" offset="0x3084" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA19_prod0_count" offset="0x3088" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA19_pa0_control" offset="0x308C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA19_pa0_prodcount" offset="0x3090" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod1_control" offset="0x30A0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA19 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod1_buf_control" offset="0x30A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA19_prod1_count" offset="0x30A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA19_pa1_control" offset="0x30AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA19_pa1_prodcount" offset="0x30B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod2_control" offset="0x30C0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA19 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod2_buf_control" offset="0x30C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA19_prod2_count" offset="0x30C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA19_pa2_control" offset="0x30CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA19_pa2_prodcount" offset="0x30D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod3_control" offset="0x30E0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA19 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA19_prod3_buf_control" offset="0x30E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA19_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA19_prod3_count" offset="0x30E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA20_scheduler_control" offset="0x3280" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA20" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA20 Scheduler resources must not be read during halted state.  '1'-> HWA20 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA20 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA20 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_HOP" acronym="HTS__S_VBUSP__REGS_HWA20_HOP" offset="0x3284" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_skip_control" acronym="HTS__S_VBUSP__REGS_HWA20_skip_control" offset="0x3290" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA20 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA20 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA20_cons0_control" offset="0x32E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA20 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA20_cons1_control" offset="0x32E8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA20 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod0_control" offset="0x3320" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA20 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod0_buf_control" offset="0x3324" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA20_prod0_count" offset="0x3328" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA20_pa0_control" offset="0x332C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA20_pa0_prodcount" offset="0x3330" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod1_control" offset="0x3340" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA20 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod1_buf_control" offset="0x3344" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA20_prod1_count" offset="0x3348" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA20_pa1_control" offset="0x334C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA20_pa1_prodcount" offset="0x3350" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod2_control" offset="0x3360" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA20 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod2_buf_control" offset="0x3364" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA20_prod2_count" offset="0x3368" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA20_pa2_control" offset="0x336C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA20_pa2_prodcount" offset="0x3370" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod3_control" offset="0x3380" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA20 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA20_prod3_buf_control" offset="0x3384" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA20_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA20_prod3_count" offset="0x3388" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA21_scheduler_control" offset="0x3520" width="32" description="">
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA21" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA21 Scheduler resources must not be read during halted state.  '1'-> HWA21 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA21 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA21 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_HOP" acronym="HTS__S_VBUSP__REGS_HWA21_HOP" offset="0x3524" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_skip_control" acronym="HTS__S_VBUSP__REGS_HWA21_skip_control" offset="0x3530" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA21 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA21 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA21_cons0_control" offset="0x3580" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA21 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA21_cons1_control" offset="0x3588" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA21 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod0_control" offset="0x35C0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA21 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod0_buf_control" offset="0x35C4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA21_prod0_count" offset="0x35C8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA21_pa0_control" offset="0x35CC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA21_pa0_prodcount" offset="0x35D0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod1_control" offset="0x35E0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA21 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod1_buf_control" offset="0x35E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA21_prod1_count" offset="0x35E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA21_pa1_control" offset="0x35EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA21_pa1_prodcount" offset="0x35F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod2_control" offset="0x3600" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA21 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod2_buf_control" offset="0x3604" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA21_prod2_count" offset="0x3608" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA21_pa2_control" offset="0x360C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA21_pa2_prodcount" offset="0x3610" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod3_control" offset="0x3620" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA21 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA21_prod3_buf_control" offset="0x3624" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA21_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA21_prod3_count" offset="0x3628" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA26_scheduler_control" offset="0x4240" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA26" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA26 Scheduler resources must not be read during halted state.  '1'-> HWA26 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA26 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA26 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_HOP" acronym="HTS__S_VBUSP__REGS_HWA26_HOP" offset="0x4244" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_skip_control" acronym="HTS__S_VBUSP__REGS_HWA26_skip_control" offset="0x4250" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA26 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA26 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set0" offset="0x4260" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA26_channel_count_set0.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA26_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set1" offset="0x4264" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA26_channel_count_set1.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA26_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set2" offset="0x4268" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA26_channel_count_set2.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA26_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set3" offset="0x426C" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA26_channel_count_set3.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA26_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set4" offset="0x4270" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA26_channel_count_set4.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA26_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA26_channel_count_set5" offset="0x4274" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA26_channel_count_set5.count1 times before linking to next HWA26_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA26_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA26_cons0_control" offset="0x42A0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA26 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA26_cons1_control" offset="0x42A8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA26 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod0_control" offset="0x42E0" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 0 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA26 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod0_buf_control" offset="0x42E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA26_prod0_count" offset="0x42E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA26_pa0_control" offset="0x42EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA26_pa0_prodcount" offset="0x42F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod1_control" offset="0x4300" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 1 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA26 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod1_buf_control" offset="0x4304" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA26_prod1_count" offset="0x4308" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA26_pa1_control" offset="0x430C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA26_pa1_prodcount" offset="0x4310" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod2_control" offset="0x4320" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 2 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA26 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod2_buf_control" offset="0x4324" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA26_prod2_count" offset="0x4328" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA26_pa2_control" offset="0x432C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA26_pa2_prodcount" offset="0x4330" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod3_control" offset="0x4340" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA26 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA26_prod3_buf_control" offset="0x4344" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA26_prod3_count" offset="0x4348" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold0" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold0" offset="0x44E0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 0 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 0 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold1" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold1" offset="0x44E4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 1 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 1 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold2" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold2" offset="0x44E8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 2 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 2 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold3" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold3" offset="0x44EC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 3 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 3 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold4" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold4" offset="0x44F0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 4 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 4 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold5" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold5" offset="0x44F4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 5 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 5 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold6" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold6" offset="0x44F8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 6 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 6 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold7" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold7" offset="0x44FC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 7 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 7 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold8" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold8" offset="0x4500" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 8 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 8 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold9" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold9" offset="0x4504" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 9 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 9 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold10" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold10" offset="0x4508" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 10 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 10 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold11" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold11" offset="0x450C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 11 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 11 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold12" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold12" offset="0x4510" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 12 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 12 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold13" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold13" offset="0x4514" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 13 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 13 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold14" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold14" offset="0x4518" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 14 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 14 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold15" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold15" offset="0x451C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 15 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 15 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold16" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold16" offset="0x4520" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 16 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 16 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold17" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold17" offset="0x4524" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 17 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 17 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold18" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold18" offset="0x4528" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 18 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 18 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold19" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold19" offset="0x452C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 19 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 19 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold20" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold20" offset="0x4530" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 20 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 20 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold21" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold21" offset="0x4534" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 21 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 21 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold22" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold22" offset="0x4538" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 22 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 22 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold23" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold23" offset="0x453C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 23 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 23 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold24" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold24" offset="0x4540" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 24 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 24 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold25" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold25" offset="0x4544" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 25 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 25 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold26" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold26" offset="0x4548" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 26 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 26 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold27" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold27" offset="0x454C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 27 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 27 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold28" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold28" offset="0x4550" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 28 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 28 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold29" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold29" offset="0x4554" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 29 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 29 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold30" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold30" offset="0x4558" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 30 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 30 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold31" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold31" offset="0x455C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 31 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 31 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold32" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold32" offset="0x4560" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 32 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 32 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold33" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold33" offset="0x4564" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 33 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 33 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold34" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold34" offset="0x4568" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 34 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 34 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold35" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold35" offset="0x456C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 35 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 35 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold36" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold36" offset="0x4570" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 36 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 36 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold37" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold37" offset="0x4574" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 37 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 37 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold38" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold38" offset="0x4578" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 38 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 38 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold39" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold39" offset="0x457C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 39 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 39 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold40" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold40" offset="0x4580" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 40 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 40 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold41" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold41" offset="0x4584" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 41 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 41 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold42" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold42" offset="0x4588" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 42 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 42 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold43" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold43" offset="0x458C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 43 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 43 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold44" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold44" offset="0x4590" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 44 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 44 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold45" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold45" offset="0x4594" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 45 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 45 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold46" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold46" offset="0x4598" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 46 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 46 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold47" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold47" offset="0x459C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 47 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 47 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold48" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold48" offset="0x45A0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 48 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 48 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold49" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold49" offset="0x45A4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 49 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 49 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold50" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold50" offset="0x45A8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 50 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 50 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold51" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold51" offset="0x45AC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 51 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 51 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold52" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold52" offset="0x45B0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 52 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 52 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold53" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold53" offset="0x45B4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 53 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 53 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold54" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold54" offset="0x45B8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 54 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 54 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold55" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold55" offset="0x45BC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 55 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 55 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold56" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold56" offset="0x45C0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 56 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 56 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold57" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold57" offset="0x45C4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 57 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 57 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold58" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold58" offset="0x45C8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 58 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 58 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold59" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold59" offset="0x45CC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 59 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 59 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold60" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold60" offset="0x45D0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 60 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 60 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold61" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold61" offset="0x45D4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 61 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 61 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold62" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold62" offset="0x45D8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 62 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 62 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold63" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold63" offset="0x45DC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 63 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 63 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold64" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold64" offset="0x45E0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 64 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 64 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold65" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold65" offset="0x45E4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 65 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 65 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold66" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold66" offset="0x45E8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 66 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 66 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold67" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold67" offset="0x45EC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 67 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 67 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold68" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold68" offset="0x45F0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 68 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 68 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold69" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold69" offset="0x45F4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 69 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 69 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold70" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold70" offset="0x45F8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 70 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 70 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold71" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold71" offset="0x45FC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 71 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 71 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold72" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold72" offset="0x4600" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 72 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 72 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold73" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold73" offset="0x4604" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 73 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 73 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold74" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold74" offset="0x4608" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 74 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 74 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold75" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold75" offset="0x460C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 75 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 75 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold76" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold76" offset="0x4610" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 76 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 76 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold77" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold77" offset="0x4614" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 77 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 77 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold78" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold78" offset="0x4618" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 78 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 78 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold79" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold79" offset="0x461C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 79 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 79 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold80" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold80" offset="0x4620" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 80 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 80 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold81" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold81" offset="0x4624" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 81 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 81 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold82" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold82" offset="0x4628" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 82 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 82 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold83" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold83" offset="0x462C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 83 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 83 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold84" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold84" offset="0x4630" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 84 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 84 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold85" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold85" offset="0x4634" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 85 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 85 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold86" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold86" offset="0x4638" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 86 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 86 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold87" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold87" offset="0x463C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 87 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 87 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold88" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold88" offset="0x4640" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 88 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 88 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold89" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold89" offset="0x4644" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 89 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 89 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold90" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold90" offset="0x4648" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 90 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 90 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold91" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold91" offset="0x464C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 91 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 91 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold92" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold92" offset="0x4650" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 92 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 92 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold93" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold93" offset="0x4654" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 93 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 93 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold94" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold94" offset="0x4658" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 94 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 94 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold95" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold95" offset="0x465C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 95 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 95 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold96" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold96" offset="0x4660" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 96 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 96 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold97" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold97" offset="0x4664" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 97 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 97 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold98" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold98" offset="0x4668" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 98 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 98 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold99" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold99" offset="0x466C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 99 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 99 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold100" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold100" offset="0x4670" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 100 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 100 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold101" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold101" offset="0x4674" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 101 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 101 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold102" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold102" offset="0x4678" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 102 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 102 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold103" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold103" offset="0x467C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 103 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 103 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold104" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold104" offset="0x4680" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 104 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 104 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold105" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold105" offset="0x4684" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 105 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 105 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold106" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold106" offset="0x4688" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 106 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 106 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold107" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold107" offset="0x468C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 107 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 107 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold108" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold108" offset="0x4690" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 108 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 108 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold109" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold109" offset="0x4694" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 109 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 109 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold110" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold110" offset="0x4698" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 110 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 110 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold111" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold111" offset="0x469C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 111 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 111 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold112" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold112" offset="0x46A0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 112 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 112 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold113" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold113" offset="0x46A4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 113 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 113 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold114" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold114" offset="0x46A8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 114 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 114 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold115" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold115" offset="0x46AC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 115 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 115 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold116" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold116" offset="0x46B0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 116 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 116 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold117" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold117" offset="0x46B4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 117 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 117 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold118" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold118" offset="0x46B8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 118 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 118 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold119" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold119" offset="0x46BC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 119 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 119 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold120" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold120" offset="0x46C0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 120 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 120 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold121" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold121" offset="0x46C4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 121 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 121 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold122" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold122" offset="0x46C8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 122 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 122 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold123" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold123" offset="0x46CC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 123 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 123 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold124" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold124" offset="0x46D0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 124 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 124 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold125" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold125" offset="0x46D4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 125 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 125 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold126" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold126" offset="0x46D8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 126 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 126 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold127" acronym="HTS__S_VBUSP__REGS_HWA26_dynamic_threshold127" offset="0x46DC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 127 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 127 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_scheduler_control" acronym="HTS__S_VBUSP__REGS_HWA27_scheduler_control" offset="0x4780" width="32" description="">
		<bitfield id="CHANNEL_LINK_EN" width="1" begin="25" end="25" resetval="0x0" description=" '1' -> Trigger dma_channel_no for chanel_count_set0.count0 times --> Trigger dma_channel_no+1 for chanel_count_set0.count1 times --> Trigger dma_channel_no+2 for chanel_count_set1.count0 times .. repeat till either total count reaches HOP or dma_channel_no+11 wraps to dma_channel_no and process repeats till reaches HOP, '0' Disable " range="25" rwaccess="R/W"/> 
		<bitfield id="SKIP_TASK_EN" width="1" begin="24" end="24" resetval="0x0" description=" '1' -> task skip enable , '0' Disable " range="24" rwaccess="R/W"/> 
		<bitfield id="START_LOOP_BACK" width="1" begin="23" end="23" resetval="0x0" description="'1' -> loop back start onto done in same cycle w/o asserting external channel start, '0' No loop back" range="23" rwaccess="R/W"/> 
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for HWA27" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> HWA27 Scheduler resources must not be read during halted state.  '1'-> HWA27 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of HWA27 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of HWA27 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_HOP" acronym="HTS__S_VBUSP__REGS_HWA27_HOP" offset="0x4784" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_skip_control" acronym="HTS__S_VBUSP__REGS_HWA27_skip_control" offset="0x4790" width="32" description="">
		<bitfield id="SKIP_BOT" width="13" begin="28" end="16" resetval="0x0" description="skip/ignore tdone from tdone_count=skip_bot till eop in HWA27 scheduler skip-enabled prod socket" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="SKIP_TOP" width="13" begin="12" end="0" resetval="0x0" description="skip/ignore tdone from tdone_count=0 till tdone_count=skip_top value in HWA27 scheduler skip-enabled prod socket" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set0" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set0" offset="0x47A0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+1 HWA27_channel_count_set0.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+0 HWA27_channel_count_set0.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set1" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set1" offset="0x47A4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+3 HWA27_channel_count_set1.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+2 HWA27_channel_count_set1.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set2" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set2" offset="0x47A8" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+5 HWA27_channel_count_set2.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+4 HWA27_channel_count_set2.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set3" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set3" offset="0x47AC" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+7 HWA27_channel_count_set3.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+6 HWA27_channel_count_set3.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set4" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set4" offset="0x47B0" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+9 HWA27_channel_count_set4.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+8 HWA27_channel_count_set4.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_channel_count_set5" acronym="HTS__S_VBUSP__REGS_HWA27_channel_count_set5" offset="0x47B4" width="32" description="">
		<bitfield id="COUNT1" width="13" begin="28" end="16" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+11 HWA27_channel_count_set5.count1 times before linking to next HWA27_channel_count_set. set5 links to set0 if total trigger count exceeds hop_count " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="COUNT0" width="13" begin="12" end="0" resetval="0x0" description="When channel_link_en is set, trigger dma_channel_no+10 HWA27_channel_count_set5.count0 times before linking to count1" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_cons0_control" acronym="HTS__S_VBUSP__REGS_HWA27_cons0_control" offset="0x47E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA27 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_cons1_control" acronym="HTS__S_VBUSP__REGS_HWA27_cons1_control" offset="0x47E8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for HWA27 cons socket 1 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod0_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod0_control" offset="0x4820" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 0 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 0 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 0 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 0 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 0 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA27 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod0_buf_control" offset="0x4824" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod0_count" acronym="HTS__S_VBUSP__REGS_HWA27_prod0_count" offset="0x4828" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa0_control" acronym="HTS__S_VBUSP__REGS_HWA27_pa0_control" offset="0x482C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_HWA27_pa0_prodcount" offset="0x4830" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod1_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod1_control" offset="0x4840" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 1 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 1 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 1 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 1 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 1 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA27 prod socket 1. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 1 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod1_buf_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod1_buf_control" offset="0x4844" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod1_count" acronym="HTS__S_VBUSP__REGS_HWA27_prod1_count" offset="0x4848" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa1_control" acronym="HTS__S_VBUSP__REGS_HWA27_pa1_control" offset="0x484C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa1_prodcount" acronym="HTS__S_VBUSP__REGS_HWA27_pa1_prodcount" offset="0x4850" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod2_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod2_control" offset="0x4860" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 2 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="DYNAMIC_TH_EN" width="1" begin="16" end="16" resetval="0x0" description=" '1' -> Dynamic Thresholding Enabled for Producer socket 2 , '0' Disable Dynamic Thresholding" range="16" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 2 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 2 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 2 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA27 prod socket 2. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 2 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod2_buf_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod2_buf_control" offset="0x4864" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod2_count" acronym="HTS__S_VBUSP__REGS_HWA27_prod2_count" offset="0x4868" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa2_control" acronym="HTS__S_VBUSP__REGS_HWA27_pa2_control" offset="0x486C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_pa2_prodcount" acronym="HTS__S_VBUSP__REGS_HWA27_pa2_prodcount" offset="0x4870" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod3_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod3_control" offset="0x4880" width="32" description="">
		<bitfield id="SKIP_PEND_EN" width="1" begin="17" end="17" resetval="0x0" description=" '1' -> Producer socket 3 skip enable , '0' Disable " range="17" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_EN" width="1" begin="15" end="15" resetval="0x0" description=" '1' -> block pend at the end of hwa eop enabled at Producer socket 3 , '0' Disable " range="15" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_STATUS" width="1" begin="14" end="14" resetval="0x0" description=" '1' -> block pend status at Producer socket 3 , '0' Disable " range="14" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_CLRSELECT" width="3" begin="13" end="11" resetval="0x0" description=" hts_event_gen[block_pend_clrselect] will be used to clear blocked pend in super pipeline " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PEND_AUTOCLR_EN" width="1" begin="10" end="10" resetval="0x0" description=" '1' -> Enable clearing block pend status at Producer socket 3 by hts_event_gen[block_pend_clrselect], '0' Disable " range="10" rwaccess="R/W"/> 
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for HWA27 prod socket 3. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 3 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod3_buf_control" acronym="HTS__S_VBUSP__REGS_HWA27_prod3_buf_control" offset="0x4884" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_prod3_count" acronym="HTS__S_VBUSP__REGS_HWA27_prod3_count" offset="0x4888" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold0" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold0" offset="0x4A20" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 0 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 0 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold1" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold1" offset="0x4A24" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 1 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 1 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold2" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold2" offset="0x4A28" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 2 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 2 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold3" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold3" offset="0x4A2C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 3 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 3 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold4" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold4" offset="0x4A30" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 4 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 4 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold5" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold5" offset="0x4A34" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 5 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 5 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold6" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold6" offset="0x4A38" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 6 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 6 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold7" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold7" offset="0x4A3C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 7 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 7 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold8" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold8" offset="0x4A40" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 8 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 8 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold9" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold9" offset="0x4A44" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 9 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 9 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold10" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold10" offset="0x4A48" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 10 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 10 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold11" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold11" offset="0x4A4C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 11 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 11 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold12" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold12" offset="0x4A50" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 12 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 12 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold13" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold13" offset="0x4A54" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 13 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 13 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold14" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold14" offset="0x4A58" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 14 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 14 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold15" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold15" offset="0x4A5C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 15 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 15 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold16" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold16" offset="0x4A60" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 16 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 16 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold17" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold17" offset="0x4A64" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 17 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 17 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold18" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold18" offset="0x4A68" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 18 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 18 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold19" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold19" offset="0x4A6C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 19 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 19 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold20" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold20" offset="0x4A70" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 20 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 20 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold21" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold21" offset="0x4A74" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 21 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 21 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold22" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold22" offset="0x4A78" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 22 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 22 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold23" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold23" offset="0x4A7C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 23 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 23 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold24" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold24" offset="0x4A80" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 24 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 24 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold25" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold25" offset="0x4A84" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 25 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 25 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold26" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold26" offset="0x4A88" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 26 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 26 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold27" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold27" offset="0x4A8C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 27 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 27 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold28" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold28" offset="0x4A90" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 28 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 28 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold29" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold29" offset="0x4A94" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 29 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 29 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold30" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold30" offset="0x4A98" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 30 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 30 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold31" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold31" offset="0x4A9C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 31 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 31 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold32" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold32" offset="0x4AA0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 32 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 32 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold33" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold33" offset="0x4AA4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 33 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 33 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold34" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold34" offset="0x4AA8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 34 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 34 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold35" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold35" offset="0x4AAC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 35 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 35 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold36" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold36" offset="0x4AB0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 36 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 36 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold37" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold37" offset="0x4AB4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 37 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 37 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold38" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold38" offset="0x4AB8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 38 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 38 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold39" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold39" offset="0x4ABC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 39 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 39 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold40" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold40" offset="0x4AC0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 40 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 40 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold41" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold41" offset="0x4AC4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 41 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 41 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold42" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold42" offset="0x4AC8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 42 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 42 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold43" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold43" offset="0x4ACC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 43 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 43 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold44" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold44" offset="0x4AD0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 44 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 44 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold45" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold45" offset="0x4AD4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 45 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 45 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold46" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold46" offset="0x4AD8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 46 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 46 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold47" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold47" offset="0x4ADC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 47 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 47 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold48" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold48" offset="0x4AE0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 48 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 48 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold49" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold49" offset="0x4AE4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 49 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 49 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold50" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold50" offset="0x4AE8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 50 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 50 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold51" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold51" offset="0x4AEC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 51 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 51 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold52" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold52" offset="0x4AF0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 52 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 52 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold53" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold53" offset="0x4AF4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 53 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 53 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold54" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold54" offset="0x4AF8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 54 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 54 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold55" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold55" offset="0x4AFC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 55 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 55 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold56" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold56" offset="0x4B00" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 56 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 56 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold57" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold57" offset="0x4B04" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 57 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 57 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold58" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold58" offset="0x4B08" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 58 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 58 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold59" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold59" offset="0x4B0C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 59 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 59 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold60" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold60" offset="0x4B10" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 60 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 60 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold61" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold61" offset="0x4B14" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 61 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 61 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold62" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold62" offset="0x4B18" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 62 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 62 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold63" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold63" offset="0x4B1C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 63 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 63 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold64" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold64" offset="0x4B20" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 64 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 64 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold65" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold65" offset="0x4B24" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 65 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 65 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold66" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold66" offset="0x4B28" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 66 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 66 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold67" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold67" offset="0x4B2C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 67 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 67 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold68" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold68" offset="0x4B30" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 68 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 68 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold69" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold69" offset="0x4B34" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 69 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 69 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold70" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold70" offset="0x4B38" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 70 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 70 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold71" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold71" offset="0x4B3C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 71 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 71 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold72" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold72" offset="0x4B40" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 72 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 72 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold73" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold73" offset="0x4B44" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 73 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 73 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold74" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold74" offset="0x4B48" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 74 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 74 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold75" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold75" offset="0x4B4C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 75 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 75 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold76" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold76" offset="0x4B50" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 76 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 76 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold77" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold77" offset="0x4B54" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 77 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 77 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold78" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold78" offset="0x4B58" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 78 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 78 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold79" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold79" offset="0x4B5C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 79 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 79 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold80" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold80" offset="0x4B60" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 80 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 80 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold81" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold81" offset="0x4B64" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 81 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 81 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold82" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold82" offset="0x4B68" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 82 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 82 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold83" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold83" offset="0x4B6C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 83 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 83 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold84" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold84" offset="0x4B70" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 84 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 84 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold85" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold85" offset="0x4B74" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 85 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 85 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold86" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold86" offset="0x4B78" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 86 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 86 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold87" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold87" offset="0x4B7C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 87 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 87 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold88" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold88" offset="0x4B80" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 88 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 88 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold89" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold89" offset="0x4B84" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 89 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 89 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold90" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold90" offset="0x4B88" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 90 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 90 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold91" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold91" offset="0x4B8C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 91 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 91 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold92" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold92" offset="0x4B90" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 92 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 92 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold93" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold93" offset="0x4B94" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 93 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 93 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold94" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold94" offset="0x4B98" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 94 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 94 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold95" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold95" offset="0x4B9C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 95 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 95 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold96" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold96" offset="0x4BA0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 96 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 96 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold97" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold97" offset="0x4BA4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 97 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 97 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold98" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold98" offset="0x4BA8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 98 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 98 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold99" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold99" offset="0x4BAC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 99 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 99 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold100" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold100" offset="0x4BB0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 100 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 100 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold101" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold101" offset="0x4BB4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 101 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 101 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold102" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold102" offset="0x4BB8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 102 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 102 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold103" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold103" offset="0x4BBC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 103 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 103 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold104" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold104" offset="0x4BC0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 104 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 104 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold105" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold105" offset="0x4BC4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 105 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 105 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold106" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold106" offset="0x4BC8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 106 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 106 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold107" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold107" offset="0x4BCC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 107 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 107 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold108" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold108" offset="0x4BD0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 108 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 108 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold109" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold109" offset="0x4BD4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 109 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 109 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold110" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold110" offset="0x4BD8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 110 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 110 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold111" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold111" offset="0x4BDC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 111 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 111 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold112" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold112" offset="0x4BE0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 112 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 112 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold113" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold113" offset="0x4BE4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 113 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 113 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold114" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold114" offset="0x4BE8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 114 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 114 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold115" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold115" offset="0x4BEC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 115 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 115 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold116" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold116" offset="0x4BF0" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 116 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 116 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold117" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold117" offset="0x4BF4" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 117 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 117 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold118" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold118" offset="0x4BF8" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 118 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 118 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold119" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold119" offset="0x4BFC" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 119 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 119 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold120" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold120" offset="0x4C00" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 120 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 120 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold121" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold121" offset="0x4C04" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 121 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 121 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold122" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold122" offset="0x4C08" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 122 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 122 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold123" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold123" offset="0x4C0C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 123 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 123 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold124" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold124" offset="0x4C10" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 124 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 124 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold125" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold125" offset="0x4C14" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 125 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 125 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold126" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold126" offset="0x4C18" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 126 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 126 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold127" acronym="HTS__S_VBUSP__REGS_HWA27_dynamic_threshold127" offset="0x4C1C" width="32" description="">
		<bitfield id="DYN_COUNT_DEC" width="8" begin="23" end="16" resetval="0x0" description=" Prod count dec after pattern adaptation of Row No 127 when dynamic threshold feature is enabled " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DYN_CS_MAXCOUNT" width="10" begin="9" end="0" resetval="0x0" description=" Source count for pattern adaptation of Row No 127 when dynamic threshold feature is enabled " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA0_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA0_scheduler_control" offset="0x5740" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA0" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA0 Scheduler resources must not be read during halted state.  '1'-> DMA0 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA0 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA0 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA0_HOP" acronym="HTS__S_VBUSP__REGS_DMA0_HOP" offset="0x5744" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA0_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA0_prod0_control" offset="0x5760" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA0 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA0_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA0_prod0_buf_control" offset="0x5764" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA0_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA0_prod0_count" offset="0x5768" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA1_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA1_scheduler_control" offset="0x5780" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA1" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA1 Scheduler resources must not be read during halted state.  '1'-> DMA1 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA1 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA1 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA1_HOP" acronym="HTS__S_VBUSP__REGS_DMA1_HOP" offset="0x5784" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA1_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA1_prod0_control" offset="0x57A0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA1 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA1_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA1_prod0_buf_control" offset="0x57A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA1_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA1_prod0_count" offset="0x57A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA2_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA2_scheduler_control" offset="0x57C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA2" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA2 Scheduler resources must not be read during halted state.  '1'-> DMA2 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA2 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA2 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA2_HOP" acronym="HTS__S_VBUSP__REGS_DMA2_HOP" offset="0x57C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA2_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA2_prod0_control" offset="0x57E0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA2 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA2_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA2_prod0_buf_control" offset="0x57E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA2_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA2_prod0_count" offset="0x57E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA3_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA3_scheduler_control" offset="0x5800" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA3" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA3 Scheduler resources must not be read during halted state.  '1'-> DMA3 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA3 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA3 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA3_HOP" acronym="HTS__S_VBUSP__REGS_DMA3_HOP" offset="0x5804" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA3_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA3_prod0_control" offset="0x5820" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA3 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA3_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA3_prod0_buf_control" offset="0x5824" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA3_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA3_prod0_count" offset="0x5828" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA4_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA4_scheduler_control" offset="0x5840" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA4" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA4 Scheduler resources must not be read during halted state.  '1'-> DMA4 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA4 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA4 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA4_HOP" acronym="HTS__S_VBUSP__REGS_DMA4_HOP" offset="0x5844" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA4_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA4_prod0_control" offset="0x5860" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA4 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA4_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA4_prod0_buf_control" offset="0x5864" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA4_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA4_prod0_count" offset="0x5868" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA8_scheduler_control" offset="0x5940" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA8" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA8 Scheduler resources must not be read during halted state.  '1'-> DMA8 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA8 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA8 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_HOP" acronym="HTS__S_VBUSP__REGS_DMA8_HOP" offset="0x5944" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA8_prod0_control" offset="0x5960" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA8 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA8_prod0_buf_control" offset="0x5964" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA8_prod0_count" offset="0x5968" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA8_pa0_control" offset="0x596C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA8_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA8_pa0_prodcount" offset="0x5970" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA9_scheduler_control" offset="0x5980" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA9" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA9 Scheduler resources must not be read during halted state.  '1'-> DMA9 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA9 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA9 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_HOP" acronym="HTS__S_VBUSP__REGS_DMA9_HOP" offset="0x5984" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA9_prod0_control" offset="0x59A0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA9 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA9_prod0_buf_control" offset="0x59A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA9_prod0_count" offset="0x59A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA9_pa0_control" offset="0x59AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA9_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA9_pa0_prodcount" offset="0x59B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA10_scheduler_control" offset="0x59C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA10" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA10 Scheduler resources must not be read during halted state.  '1'-> DMA10 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA10 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA10 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_HOP" acronym="HTS__S_VBUSP__REGS_DMA10_HOP" offset="0x59C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA10_prod0_control" offset="0x59E0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA10 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA10_prod0_buf_control" offset="0x59E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA10_prod0_count" offset="0x59E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA10_pa0_control" offset="0x59EC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA10_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA10_pa0_prodcount" offset="0x59F0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA32_scheduler_control" offset="0x5F40" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA32" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA32 Scheduler resources must not be read during halted state.  '1'-> DMA32 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA32 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA32 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_HOP" acronym="HTS__S_VBUSP__REGS_DMA32_HOP" offset="0x5F44" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA32_prod0_control" offset="0x5F60" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA32 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA32_prod0_buf_control" offset="0x5F64" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA32_prod0_count" offset="0x5F68" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA32_pa0_control" offset="0x5F6C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA32_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA32_pa0_prodcount" offset="0x5F70" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA33_scheduler_control" offset="0x5F80" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA33" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA33 Scheduler resources must not be read during halted state.  '1'-> DMA33 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA33 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA33 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_HOP" acronym="HTS__S_VBUSP__REGS_DMA33_HOP" offset="0x5F84" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA33_prod0_control" offset="0x5FA0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA33 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA33_prod0_buf_control" offset="0x5FA4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA33_prod0_count" offset="0x5FA8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA33_pa0_control" offset="0x5FAC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA33_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA33_pa0_prodcount" offset="0x5FB0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA40_scheduler_control" offset="0x6140" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA40" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA40 Scheduler resources must not be read during halted state.  '1'-> DMA40 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA40 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA40 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_HOP" acronym="HTS__S_VBUSP__REGS_DMA40_HOP" offset="0x6144" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA40_prod0_control" offset="0x6160" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA40 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA40_prod0_buf_control" offset="0x6164" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA40_prod0_count" offset="0x6168" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA40_pa0_control" offset="0x616C" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA40_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA40_pa0_prodcount" offset="0x6170" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA41_scheduler_control" offset="0x6180" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA41" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA41 Scheduler resources must not be read during halted state.  '1'-> DMA41 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA41 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA41 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_HOP" acronym="HTS__S_VBUSP__REGS_DMA41_HOP" offset="0x6184" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA41_prod0_control" offset="0x61A0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA41 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA41_prod0_buf_control" offset="0x61A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA41_prod0_count" offset="0x61A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_pa0_control" acronym="HTS__S_VBUSP__REGS_DMA41_pa0_control" offset="0x61AC" width="32" description="">
		<bitfield id="PA_PS_MAXCOUNT" width="10" begin="22" end="13" resetval="0x0" description=" destination count for pattern adaptation (N), M --> N " range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="PA_CS_MAXCOUNT" width="10" begin="12" end="3" resetval="0x0" description=" source count for pattern adaptation (M), M --> N " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="PA_BUF_CNTL" width="1" begin="2" end="2" resetval="0x0" description="'1' -> Apply threshold, count_preload and count_postload on pattern adapter count (use this only when pa_enable='1') '0' -> Apply threshold, count_preload and count_postload on prod count (same behavior as if no pattern adapter. Note when pa_enable='1' and pa_buf_cntl='0' threshold is not used and ignored)" range="2" rwaccess="R/W"/> 
		<bitfield id="PA_DEC_CNTL" width="1" begin="1" end="1" resetval="0x0" description="'1' -> post pattern adaptation, decrement ps count by count_dec , '0' -> post pattern adaptation, decrement ps count by pa_cs_maxcount" range="1" rwaccess="R/W"/> 
		<bitfield id="PA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="'1' -> pa enable, '0' -> disable" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA41_pa0_prodcount" acronym="HTS__S_VBUSP__REGS_DMA41_pa0_prodcount" offset="0x61B0" width="32" description="">
		<bitfield id="PA_PSCOUNT" width="10" begin="15" end="6" resetval="0x0" description="current count value of pa prod count" range="15 - 6" rwaccess="R"/> 
		<bitfield id="PA_COUNT_DEC" width="6" begin="5" end="0" resetval="0x1" description="Decrement count value of pa_prod_count after pattern adapter prod count reaches threshold" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA48_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA48_scheduler_control" offset="0x6340" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA48" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA48 Scheduler resources must not be read during halted state.  '1'-> DMA48 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA48 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA48 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA48_HOP" acronym="HTS__S_VBUSP__REGS_DMA48_HOP" offset="0x6344" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA48_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA48_prod0_control" offset="0x6360" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA48 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA48_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA48_prod0_buf_control" offset="0x6364" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA48_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA48_prod0_count" offset="0x6368" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA56_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA56_scheduler_control" offset="0x6540" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA56" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA56 Scheduler resources must not be read during halted state.  '1'-> DMA56 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA56 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA56 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA56_HOP" acronym="HTS__S_VBUSP__REGS_DMA56_HOP" offset="0x6544" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA56_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA56_prod0_control" offset="0x6560" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA56 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA56_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA56_prod0_buf_control" offset="0x6564" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA56_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA56_prod0_count" offset="0x6568" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA57_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA57_scheduler_control" offset="0x6580" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA57" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA57 Scheduler resources must not be read during halted state.  '1'-> DMA57 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA57 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA57 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA57_HOP" acronym="HTS__S_VBUSP__REGS_DMA57_HOP" offset="0x6584" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA57_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA57_prod0_control" offset="0x65A0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA57 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA57_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA57_prod0_buf_control" offset="0x65A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA57_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA57_prod0_count" offset="0x65A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA58_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA58_scheduler_control" offset="0x65C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA58" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA58 Scheduler resources must not be read during halted state.  '1'-> DMA58 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA58 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA58 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA58_HOP" acronym="HTS__S_VBUSP__REGS_DMA58_HOP" offset="0x65C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA58_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA58_prod0_control" offset="0x65E0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA58 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA58_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA58_prod0_buf_control" offset="0x65E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA58_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA58_prod0_count" offset="0x65E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA59_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA59_scheduler_control" offset="0x6600" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA59" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA59 Scheduler resources must not be read during halted state.  '1'-> DMA59 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA59 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA59 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA59_HOP" acronym="HTS__S_VBUSP__REGS_DMA59_HOP" offset="0x6604" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA59_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA59_prod0_control" offset="0x6620" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA59 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA59_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA59_prod0_buf_control" offset="0x6624" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA59_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA59_prod0_count" offset="0x6628" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA64_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA64_scheduler_control" offset="0x6740" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA64" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA64 Scheduler resources must not be read during halted state.  '1'-> DMA64 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA64 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA64 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA64_HOP" acronym="HTS__S_VBUSP__REGS_DMA64_HOP" offset="0x6744" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA64_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA64_prod0_control" offset="0x6760" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA64 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA64_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA64_prod0_buf_control" offset="0x6764" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA64_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA64_prod0_count" offset="0x6768" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA65_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA65_scheduler_control" offset="0x6780" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA65" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA65 Scheduler resources must not be read during halted state.  '1'-> DMA65 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA65 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA65 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA65_HOP" acronym="HTS__S_VBUSP__REGS_DMA65_HOP" offset="0x6784" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA65_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA65_prod0_control" offset="0x67A0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA65 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA65_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA65_prod0_buf_control" offset="0x67A4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA65_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA65_prod0_count" offset="0x67A8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA66_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA66_scheduler_control" offset="0x67C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA66" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA66 Scheduler resources must not be read during halted state.  '1'-> DMA66 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA66 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA66 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA66_HOP" acronym="HTS__S_VBUSP__REGS_DMA66_HOP" offset="0x67C4" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA66_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA66_prod0_control" offset="0x67E0" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA66 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA66_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA66_prod0_buf_control" offset="0x67E4" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA66_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA66_prod0_count" offset="0x67E8" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA67_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA67_scheduler_control" offset="0x6800" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA67" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA67 Scheduler resources must not be read during halted state.  '1'-> DMA67 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA67 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA67 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA67_HOP" acronym="HTS__S_VBUSP__REGS_DMA67_HOP" offset="0x6804" width="32" description="">
		<bitfield id="TDONE_COUNT" width="13" begin="29" end="17" resetval="0x0" description="current tdone count value" range="29 - 17" rwaccess="R"/> 
		<bitfield id="TDONE_COUNT_EN" width="1" begin="16" end="16" resetval="0x0" description="'1' -> Count tdone(Not impacted due to individual channel mask). Current tdone count available as read value  , '0' -> No count" range="16" rwaccess="R/W"/> 
		<bitfield id="HOP_THREAD_COUNT" width="13" begin="13" end="1" resetval="0x0" description=" Number of Task count for Head of pipe" range="13 - 1" rwaccess="R/W"/> 
		<bitfield id="HOP" width="1" begin="0" end="0" resetval="0x0" description="'1' -> Head of Pipe producer Sch , '0' -> No hop" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA67_prod0_control" acronym="HTS__S_VBUSP__REGS_DMA67_prod0_control" offset="0x6820" width="32" description="">
		<bitfield id="CONS_SELECT" width="8" begin="8" end="1" resetval="0x0" description=" consumer select for DMA67 prod socket 0. Used in decrementing count of producer buffer " range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PROD_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Producer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA67_prod0_buf_control" acronym="HTS__S_VBUSP__REGS_DMA67_prod0_buf_control" offset="0x6824" width="32" description="">
		<bitfield id="COUNT_DEC" width="8" begin="30" end="23" resetval="0x1" description=" Count decrement value for prod count" range="30 - 23" rwaccess="R/W"/> 
		<bitfield id="THRESHOLD" width="10" begin="22" end="13" resetval="0x1" description=" Count threshold to generate pend for consumer" range="22 - 13" rwaccess="R/W"/> 
		<bitfield id="DEPTH" width="13" begin="12" end="0" resetval="0x0" description=" Maximum number of producer buffer count" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA67_prod0_count" acronym="HTS__S_VBUSP__REGS_DMA67_prod0_count" offset="0x6828" width="32" description="">
		<bitfield id="COUNT" width="13" begin="31" end="19" resetval="0x0" description="current count value" range="31 - 19" rwaccess="R"/> 
		<bitfield id="COUNT_POSTLOAD" width="9" begin="18" end="10" resetval="0x0" description="count postload after producer max thread count reached" range="18 - 10" rwaccess="R/W"/> 
		<bitfield id="COUNT_PRELOAD" width="9" begin="8" end="0" resetval="0x0" description="count preload after scheduler start/init" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA240_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA240_scheduler_control" offset="0x9340" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA240" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA240 Scheduler resources must not be read during halted state.  '1'-> DMA240 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA240 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA240 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA240_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA240_cons0_control" offset="0x9360" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA240 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA241_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA241_scheduler_control" offset="0x9368" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA241" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA241 Scheduler resources must not be read during halted state.  '1'-> DMA241 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA241 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA241 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA241_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA241_cons0_control" offset="0x9388" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA241 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA242_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA242_scheduler_control" offset="0x9390" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA242" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA242 Scheduler resources must not be read during halted state.  '1'-> DMA242 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA242 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA242 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA242_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA242_cons0_control" offset="0x93B0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA242 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA243_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA243_scheduler_control" offset="0x93B8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA243" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA243 Scheduler resources must not be read during halted state.  '1'-> DMA243 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA243 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA243 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA243_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA243_cons0_control" offset="0x93D8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA243 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA244_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA244_scheduler_control" offset="0x93E0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA244" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA244 Scheduler resources must not be read during halted state.  '1'-> DMA244 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA244 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA244 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA244_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA244_cons0_control" offset="0x9400" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA244 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA245_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA245_scheduler_control" offset="0x9408" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA245" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA245 Scheduler resources must not be read during halted state.  '1'-> DMA245 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA245 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA245 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA245_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA245_cons0_control" offset="0x9428" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA245 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA256_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA256_scheduler_control" offset="0x95C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA256" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA256 Scheduler resources must not be read during halted state.  '1'-> DMA256 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA256 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA256 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA256_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA256_cons0_control" offset="0x95E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA256 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA257_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA257_scheduler_control" offset="0x95E8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA257" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA257 Scheduler resources must not be read during halted state.  '1'-> DMA257 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA257 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA257 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA257_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA257_cons0_control" offset="0x9608" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA257 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA258_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA258_scheduler_control" offset="0x9610" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA258" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA258 Scheduler resources must not be read during halted state.  '1'-> DMA258 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA258 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA258 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA258_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA258_cons0_control" offset="0x9630" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA258 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA259_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA259_scheduler_control" offset="0x9638" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA259" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA259 Scheduler resources must not be read during halted state.  '1'-> DMA259 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA259 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA259 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA259_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA259_cons0_control" offset="0x9658" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA259 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA260_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA260_scheduler_control" offset="0x9660" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA260" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA260 Scheduler resources must not be read during halted state.  '1'-> DMA260 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA260 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA260 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA260_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA260_cons0_control" offset="0x9680" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA260 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA261_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA261_scheduler_control" offset="0x9688" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA261" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA261 Scheduler resources must not be read during halted state.  '1'-> DMA261 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA261 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA261 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA261_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA261_cons0_control" offset="0x96A8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA261 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA272_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA272_scheduler_control" offset="0x9840" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA272" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA272 Scheduler resources must not be read during halted state.  '1'-> DMA272 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA272 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA272 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA272_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA272_cons0_control" offset="0x9860" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA272 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA273_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA273_scheduler_control" offset="0x9868" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA273" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA273 Scheduler resources must not be read during halted state.  '1'-> DMA273 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA273 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA273 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA273_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA273_cons0_control" offset="0x9888" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA273 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA274_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA274_scheduler_control" offset="0x9890" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA274" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA274 Scheduler resources must not be read during halted state.  '1'-> DMA274 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA274 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA274 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA274_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA274_cons0_control" offset="0x98B0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA274 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA275_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA275_scheduler_control" offset="0x98B8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA275" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA275 Scheduler resources must not be read during halted state.  '1'-> DMA275 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA275 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA275 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA275_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA275_cons0_control" offset="0x98D8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA275 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA288_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA288_scheduler_control" offset="0x9AC0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA288" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA288 Scheduler resources must not be read during halted state.  '1'-> DMA288 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA288 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA288 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA288_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA288_cons0_control" offset="0x9AE0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA288 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA289_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA289_scheduler_control" offset="0x9AE8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA289" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA289 Scheduler resources must not be read during halted state.  '1'-> DMA289 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA289 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA289 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA289_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA289_cons0_control" offset="0x9B08" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA289 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA290_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA290_scheduler_control" offset="0x9B10" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA290" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA290 Scheduler resources must not be read during halted state.  '1'-> DMA290 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA290 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA290 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA290_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA290_cons0_control" offset="0x9B30" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA290 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA291_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA291_scheduler_control" offset="0x9B38" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA291" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA291 Scheduler resources must not be read during halted state.  '1'-> DMA291 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA291 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA291 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA291_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA291_cons0_control" offset="0x9B58" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA291 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA304_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA304_scheduler_control" offset="0x9D40" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA304" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA304 Scheduler resources must not be read during halted state.  '1'-> DMA304 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA304 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA304 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA304_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA304_cons0_control" offset="0x9D60" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA304 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA305_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA305_scheduler_control" offset="0x9D68" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA305" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA305 Scheduler resources must not be read during halted state.  '1'-> DMA305 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA305 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA305 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA305_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA305_cons0_control" offset="0x9D88" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA305 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA306_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA306_scheduler_control" offset="0x9D90" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA306" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA306 Scheduler resources must not be read during halted state.  '1'-> DMA306 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA306 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA306 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA306_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA306_cons0_control" offset="0x9DB0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA306 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA307_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA307_scheduler_control" offset="0x9DB8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA307" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA307 Scheduler resources must not be read during halted state.  '1'-> DMA307 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA307 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA307 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA307_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA307_cons0_control" offset="0x9DD8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA307 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA308_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA308_scheduler_control" offset="0x9DE0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA308" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA308 Scheduler resources must not be read during halted state.  '1'-> DMA308 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA308 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA308 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA308_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA308_cons0_control" offset="0x9E00" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA308 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA309_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA309_scheduler_control" offset="0x9E08" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA309" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA309 Scheduler resources must not be read during halted state.  '1'-> DMA309 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA309 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA309 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA309_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA309_cons0_control" offset="0x9E28" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA309 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA310_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA310_scheduler_control" offset="0x9E30" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA310" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA310 Scheduler resources must not be read during halted state.  '1'-> DMA310 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA310 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA310 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA310_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA310_cons0_control" offset="0x9E50" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA310 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA311_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA311_scheduler_control" offset="0x9E58" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA311" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA311 Scheduler resources must not be read during halted state.  '1'-> DMA311 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA311 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA311 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA311_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA311_cons0_control" offset="0x9E78" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA311 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA312_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA312_scheduler_control" offset="0x9E80" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA312" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA312 Scheduler resources must not be read during halted state.  '1'-> DMA312 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA312 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA312 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA312_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA312_cons0_control" offset="0x9EA0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA312 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA313_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA313_scheduler_control" offset="0x9EA8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA313" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA313 Scheduler resources must not be read during halted state.  '1'-> DMA313 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA313 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA313 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA313_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA313_cons0_control" offset="0x9EC8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA313 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA336_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA336_scheduler_control" offset="0xA240" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA336" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA336 Scheduler resources must not be read during halted state.  '1'-> DMA336 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA336 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA336 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA336_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA336_cons0_control" offset="0xA260" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA336 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA352_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA352_scheduler_control" offset="0xA4C0" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA352" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA352 Scheduler resources must not be read during halted state.  '1'-> DMA352 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA352 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA352 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA352_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA352_cons0_control" offset="0xA4E0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA352 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA353_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA353_scheduler_control" offset="0xA4E8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA353" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA353 Scheduler resources must not be read during halted state.  '1'-> DMA353 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA353 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA353 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA353_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA353_cons0_control" offset="0xA508" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA353 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA354_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA354_scheduler_control" offset="0xA510" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA354" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA354 Scheduler resources must not be read during halted state.  '1'-> DMA354 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA354 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA354 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA354_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA354_cons0_control" offset="0xA530" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA354 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA355_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA355_scheduler_control" offset="0xA538" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA355" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA355 Scheduler resources must not be read during halted state.  '1'-> DMA355 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA355 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA355 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA355_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA355_cons0_control" offset="0xA558" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA355 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA368_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA368_scheduler_control" offset="0xA740" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA368" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA368 Scheduler resources must not be read during halted state.  '1'-> DMA368 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA368 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA368 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA368_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA368_cons0_control" offset="0xA760" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA368 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA369_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA369_scheduler_control" offset="0xA768" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA369" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA369 Scheduler resources must not be read during halted state.  '1'-> DMA369 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA369 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA369 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA369_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA369_cons0_control" offset="0xA788" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA369 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA370_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA370_scheduler_control" offset="0xA790" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA370" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA370 Scheduler resources must not be read during halted state.  '1'-> DMA370 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA370 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA370 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA370_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA370_cons0_control" offset="0xA7B0" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA370 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA371_scheduler_control" acronym="HTS__S_VBUSP__REGS_DMA371_scheduler_control" offset="0xA7B8" width="32" description="">
		<bitfield id="DMA_CHANNEL_NO" width="8" begin="20" end="13" resetval="0x0" description="DMA channel number for thread scheduler for DMA371" range="20 - 13" rwaccess="R/W"/> 
		<bitfield id="DEBUG_RDY" width="1" begin="12" end="12" resetval="0x1" description="'0' -> DMA371 Scheduler resources must not be read during halted state.  '1'-> DMA371 Scheduler resources are readable during halted state" range="12" rwaccess="R/W"/> 
		<bitfield id="STATE" width="4" begin="10" end="7" resetval="0x0" description="Current state of DMA371 Scheduler" range="10 - 7" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="6" end="6" resetval="0x0" description="'1' -> pause/suspend scheduler , '0' -> resume scheduler " range="6" rwaccess="R/W"/> 
		<bitfield id="STRM_EN" width="1" begin="5" end="5" resetval="0x0" description="'1' -> Streaming input enable, '0' No streaming input" range="5" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_NUM" width="3" begin="3" end="1" resetval="0x0" description="Pipeline Number of DMA371 Scheduler" range="3 - 1" rwaccess="R/W"/> 
		<bitfield id="SCH_EN" width="1" begin="0" end="0" resetval="0x0" description="scheduler enable; write '1' to enable scheduler" range="0" rwaccess="R/W"/>
	</register>
	<register id="HTS__S_VBUSP__REGS_DMA371_cons0_control" acronym="HTS__S_VBUSP__REGS_DMA371_cons0_control" offset="0xA7D8" width="32" description="">
		<bitfield id="PROD_SELECT" width="9" begin="9" end="1" resetval="0x0" description=" producer select for DMA371 cons socket 0 " range="9 - 1" rwaccess="R/W"/> 
		<bitfield id="CONS_EN" width="1" begin="0" end="0" resetval="0x0" description=" '1' -> Consumer socket 0 enable , '0' Disable " range="0" rwaccess="R/W"/>
	</register>
</module>