Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 13 02:26:48 2021
| Host         : LAPTOP-PE3V4VON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file voicepong_control_sets_placed.rpt
| Design       : voicepong
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|     12 |            4 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           28 |
| Yes          | No                    | No                     |              42 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+---------------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+---------------------------------------+------------------+----------------+
|  clk6p25m_BUFG       |                                 |                                       |                1 |              2 |
| ~clk6p25m_BUFG       |                                 |                                       |                1 |              2 |
|  clk                 | comPaddlePos[3]_i_1_n_0         |                                       |                1 |              8 |
|  p_0_in_BUFG         | dbU/flip2/E[0]                  |                                       |                1 |              8 |
|  ctr27_reg_n_0_[13]  |                                 |                                       |                3 |             12 |
|  p_0_in_BUFG         |                                 | ballYpos0                             |                2 |             12 |
|  p_0_in_BUFG         |                                 | playerScore[2]_i_1_n_0                |                2 |             12 |
|  p_0_in_BUFG         | scoreWait_reg_n_0               |                                       |                1 |             12 |
|  ctr27_reg_n_0_[13]  | p_0_out                         |                                       |                2 |             14 |
| ~clk6p25m_BUFG       |                                 | dbC/flip1/dbounceC                    |                4 |             34 |
|  p_0_in_BUFG         |                                 |                                       |               11 |             38 |
| ~clk6p25m_BUFG       | d0/delay_reg[0]_0               | dbC/flip1/dbounceC                    |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG |                                 |                                       |                7 |             54 |
| ~clk6p25m_BUFG       | d0/FSM_onehot_state[31]_i_2_n_0 | dbC/flip1/dbounceC                    |                8 |             64 |
| ~clk6p25m_BUFG       |                                 | dbC/flip2/spi_word_bit_count_reg[0]_0 |               20 |             90 |
+----------------------+---------------------------------+---------------------------------------+------------------+----------------+


