blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../../../../../../../../Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/blk_mem_gen_0_5/sim/blk_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
