/*
 * Copyright (c) 2020, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __DDR_PHY_REGS_H__
#define __DDR_PHY_REGS_H__

#define	BIT_LVL_TRIM_OFFSET				(0x040)
#define	DLL_TEST						(0x044)
#define	DLL_TEST_START					(0x048)
#define	DLL_TEST_RANGE					(0x04C)
#define	DLL_TEST_RESULT					(0x050)
#define	DLLM_WINDOW_SIZE				(0x058)
#define	CA_TRAINING						(0x05C)
#define	BIT_LVL_CONFIG					(0x060)
#define	WRLVL_STEP_SIZE					(0x064)
#define	MRW_CTRL_DDR4					(0x068)
#define	PHY_PAD_CTRL_3					(0x09C)
#define	CA_SWIZZLE_POSITION				(0x0A8)
#define	VREF_CA_TRAINING				(0x0C0)
#define	PHY_PAD_CTRL_1					(0x0C4)
#define	PHY_PAD_CTRL_2					(0x0C8)
#define	CBT_CTRL						(0x0CC)
#define	MRW_CTRL						(0x0D0)
#define	MRR_DATA						(0x0E8)
#define	SCL_START						(0x100)
#define	SCL_DATA_0						(0x104)
#define	SCL_DATA_1						(0x108)
#define	SCL_LATENCY						(0x10C)
#define	SCL_RD_ADDR						(0x110)
#define	SCL_RD_DATA						(0x114)
#define	SCL_CONFIG_1					(0x118)
#define	SCL_CONFIG_2					(0x11C)
#define	PHY_PAD_CTRL					(0x120)
#define	PHY_DLL_RECALIB					(0x124)
#define	PHY_DLL_ADRCTRL					(0x128)
#define	PHY_LANE_SEL					(0x12C)
#define	PHY_DLL_TRIM_1					(0x130)
#define	PHY_DLL_TRIM_2					(0x134)
#define	PHY_DLL_TRIM_3					(0x138)
#define	SCL_DCAPCLK_DLY					(0x13C)
#define	SCL_MAIN_CLK_DELTA				(0x140)
#define	PHY_ERR_INJECT					(0x144)
#define	WRLVL_CTRL						(0x148)
#define	WRLVL_AUTOINC_TRIM				(0x14C)
#define	WRLVL_DYN_ODT					(0x150)
#define	WRLVL_ON_OFF					(0x154)
#define	PHY_DYNAMIC_RECALIB_1			(0x158)
#define	UNQ_ANALOG_DLL_1				(0x15C)
#define	UNQ_ANALOG_DLL_2				(0x160)
#define	PHY_DLL_INCR_TRIM_1				(0x164)
#define	PHY_DLL_INCR_TRIM_3				(0x168)
#define	SCL_CONFIG_3					(0x16C)
#define	UNIQUIFY_IO_1					(0x170)
#define	UNIQUIFY_IO_2					(0x174)
#define	UNIQUIFY_ADDR_CTRL_LOOPBACK_1	(0x178)
#define	UNIQUIFY_ADDR_CTRL_LOOPBACK_2	(0x17C)
#define	UNIQUIFY_DLL_LPBK_1				(0x180)
#define	PHY_SCL_START_ADDR				(0x188)
#define	PHY_DLL_RISE_FALL				(0x18C)
#define	UNQ_ANALOG_DLL_3				(0x190)
#define	IP_DQ_DQS_BITWISE_TRIM			(0x194)
#define	DSCL_CNT						(0x19C)
#define	OP_DQ_DM_DQS_BITWISE_TRIM		(0x1A0)
#define	PHY_DLL_TRIM_CLK				(0x1A4)
#define	PHY_DYNAMIC_RECALIB_2			(0x1A8)
#define	DYNAMIC_BIT_LVL					(0x1AC)
#define	PHY_REV_CNTRL_REG				(0x1B0)
#define	SCL_WINDOW_TRIM					(0x1B4)
#define	DISABLE_GATING_FOR_SCL			(0x1B8)
#define	SCL_CONFIG_4					(0x1BC)
#define	DYNAMIC_WRITE_BIT_LVL			(0x1C0)
#define	DDR4_CONFIG_1					(0x1C4)
#define	VREF_TRAINING					(0x1C8)
#define	UNIQUIFY_IO_3					(0x1CC)
#define	UNIQUIFY_IO_4					(0x1D0)
#define	VREF_TRAINING_WINDOWS			(0x1D4)
#define	DC_PARAM_OUT					(0x1D8)
#define	DC_PARAM_SEL					(0x1DC)
#define	SCL_GATE_TIMING					(0x1E0)
#define	BIT_LVL_MASK					(0x1E4)
#define	DYNAMIC_IE_TIMER				(0x1E8)
#define	DYNAMIC_WRITE_BIT_LVL_EXT		(0x1EC)
#define	UNIQUIFY_IO_5					(0x1F0)
#define	PHY_MODE0						(0x200)
#define	PHY_CTRL0						(0x204)
#define	PHY_TDR0						(0x240)
#define	PHY_TDR1						(0x244)
#define	PHY_TDR2						(0x248)
#define	PHY_TDR3						(0x24C)
#define	PHY_TDR4						(0x250)
#define	PHY_TDR5						(0x254)
#define	PHY_TDR6						(0x258)
#define	PHY_TDR7						(0x25C)
#define	PHY_TDR8						(0x260)
#define	PHY_TDR9						(0x264)

#endif	// __DDR_PHY_REGS_H__
