/* Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* top =  1  *)
(* src = "src/ibex_wrap.sv:4.8" *)
module ibex_wrap(clk, rst_n, scan_rst_n, test_en, debug_req, fetch_enable_0, instr_req, instr_gnt, instr_rvalid, instr_err, core_sleep, alert_minor, instr_addr_0, instr_addr_1, instr_addr_2, instr_addr_3, instr_addr_4, instr_addr_5, instr_rdata_0, instr_rdata_1, instr_rdata_2
, instr_rdata_3, instr_rdata_4, instr_rdata_5, data_req, data_gnt, data_rvalid, data_we, data_err, data_addr_0, data_addr_1, data_addr_2, data_addr_3, data_addr_4, data_addr_5, data_addr_6, data_rdata_0, data_rdata_1, data_rdata_2, data_rdata_3, data_wdata_0, data_wdata_1
, data_wdata_2, data_wdata_3, irq_software, irq_timer, irq_external, irq_nm);
  wire \$100y ;
  wire \$101y ;
  wire \$105y ;
  wire \$107y ;
  wire \$10y ;
  wire \$110y ;
  wire \$112y ;
  wire \$115y ;
  wire \$1173y ;
  wire \$1174y ;
  wire \$1175y ;
  wire \$1176y ;
  wire \$1177y ;
  wire \$1178y ;
  wire [1:0] \$1183y ;
  wire \$119y ;
  wire \$1204y ;
  wire [1:0] \$1205y ;
  wire \$1207y ;
  wire \$1208y ;
  wire \$1219y ;
  wire \$1252y ;
  wire \$1256y ;
  wire \$1257y ;
  wire \$1263y ;
  wire \$1265y ;
  wire \$1273y ;
  wire \$1274y ;
  wire \$1299y ;
  wire [31:0] \$1318y ;
  wire [31:0] \$1319y ;
  wire \$1343y ;
  wire [5:0] \$1357y ;
  wire \$141y ;
  wire \$142y ;
  wire \$143y ;
  wire \$146y ;
  wire \$148y ;
  wire \$150y ;
  wire \$151y ;
  (* unused_bits = "1" *)
  wire [31:0] \$159y ;
  wire [31:0] \$165y ;
  wire \$167y ;
  wire \$1701y ;
  wire \$1703y ;
  wire \$1705y ;
  wire \$1707y ;
  wire \$1709y ;
  wire \$170y ;
  wire \$1711y ;
  wire \$1713y ;
  wire \$1715y ;
  wire \$1717y ;
  wire \$1719y ;
  wire \$171y ;
  wire \$1721y ;
  wire \$1723y ;
  wire \$1725y ;
  wire \$1727y ;
  wire \$1729y ;
  wire \$172y ;
  wire \$175y ;
  wire \$179y ;
  wire \$180y ;
  wire \$181y ;
  wire \$185y ;
  wire [5:0] \$1888y ;
  wire \$203y ;
  wire \$23y ;
  wire \$24y ;
  wire \$252y ;
  wire \$253y ;
  wire \$254y ;
  wire \$280y ;
  wire \$281y ;
  wire [2:0] \$298y ;
  wire \$32y ;
  wire \$371y ;
  wire \$3y ;
  wire \$41y ;
  wire [1:0] \$43y ;
  wire \$44y ;
  wire \$51y ;
  wire \$521y ;
  wire \$526y ;
  wire \$52y ;
  wire \$53y ;
  wire \$56y ;
  wire \$57y ;
  wire \$581y ;
  wire \$582y ;
  wire \$58y ;
  wire \$612y ;
  wire \$613y ;
  wire \$630y ;
  wire \$631y ;
  wire \$632y ;
  wire \$634y ;
  wire \$635y ;
  wire \$636y ;
  wire \$637y ;
  wire \$638y ;
  wire \$645y ;
  wire \$646y ;
  wire [6:0] \$647y ;
  wire \$669y ;
  wire \$66y ;
  wire \$670y ;
  wire \$71y ;
  wire \$749y ;
  wire \$750y ;
  wire \$751y ;
  wire \$752y ;
  wire \$754y ;
  wire \$755y ;
  wire \$763y ;
  wire \$789y ;
  wire \$799y ;
  wire \$805y ;
  wire \$83y ;
  wire \$874y ;
  wire \$877y ;
  wire \$878y ;
  wire \$879y ;
  wire \$89y ;
  wire \$90y ;
  wire \$93y ;
  wire \$952y ;
  wire \$981y ;
  wire \$98y ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$5907 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$5916 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$5921 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$5924 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$5926 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$5935 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$5940 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$5943 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5595 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5597 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5599 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5606 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5615 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5621 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5623 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5628 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5636 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5688 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5690 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5692 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5694 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5703 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5710 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$5712 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5612 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5625 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5638 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5654 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5696 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5707 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$5714 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5405 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5425 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5427 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5435 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5441 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5443 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5453 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5465 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5469 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5471 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5475 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5477 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5479 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5481 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5503 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5838 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5901 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$5905 ;
  wire \$auto$opt_share.cc:222:merge_operators$5853 ;
  wire \$auto$rtlil.cc:3094:Pmux$5855 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5512 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5513 ;
  wire [6:0] \$auto$wreduce.cc:514:run$5519 ;
  wire [5:0] \$auto$wreduce.cc:514:run$5527 ;
  wire [2:0] \$auto$wreduce.cc:514:run$5535 ;
  wire \$procmux$1006_CMP ;
  wire \$procmux$116_CMP ;
  wire [1:0] \$procmux$1173_Y ;
  wire \$procmux$117_CMP ;
  wire \$procmux$1203_CMP ;
  wire \$procmux$1235_CMP ;
  wire [6:0] \$procmux$1276_Y ;
  wire \$procmux$1312_Y ;
  wire [6:0] \$procmux$1350_Y ;
  wire [3:0] \$procmux$1377_Y ;
  wire \$procmux$1391_Y ;
  wire \$procmux$13_CMP ;
  wire [3:0] \$procmux$1407_Y ;
  wire \$procmux$1420_Y ;
  wire [3:0] \$procmux$1433_Y ;
  wire \$procmux$1444_Y ;
  wire [3:0] \$procmux$1505_Y ;
  wire [3:0] \$procmux$1526_Y ;
  wire \$procmux$1529_CMP ;
  wire \$procmux$1537_Y ;
  wire \$procmux$1612_CMP ;
  wire \$procmux$1613_CMP ;
  wire \$procmux$1614_CMP ;
  wire \$procmux$1766_Y ;
  wire \$procmux$1855_Y ;
  wire \$procmux$1963_Y ;
  wire \$procmux$1970_Y ;
  wire \$procmux$19_CMP ;
  wire \$procmux$2059_CMP ;
  wire [1:0] \$procmux$2091_Y ;
  wire \$procmux$2124_CMP ;
  wire \$procmux$2205_CMP ;
  wire \$procmux$2267_CMP ;
  wire \$procmux$22_CMP ;
  wire \$procmux$2572_CMP ;
  wire \$procmux$2591_CMP ;
  wire \$procmux$2877_Y ;
  wire [1:0] \$procmux$3152_Y ;
  wire \$procmux$3322_Y ;
  wire \$procmux$3427_Y ;
  wire \$procmux$3479_Y ;
  wire \$procmux$3512_CMP ;
  wire \$procmux$3513_CMP ;
  wire \$procmux$3514_CMP ;
  wire \$procmux$3515_CMP ;
  wire \$procmux$3516_CMP ;
  wire \$procmux$3517_CMP ;
  wire \$procmux$3519_CMP ;
  wire \$procmux$3520_CMP ;
  wire \$procmux$3521_CMP ;
  wire \$procmux$357_CTRL ;
  wire [4:0] \$procmux$358_CMP ;
  wire [31:0] \$procmux$3748_Y ;
  wire \$procmux$3877_Y ;
  wire [31:0] \$procmux$3917_Y ;
  wire [31:0] \$procmux$3935_Y ;
  wire \$procmux$4623_CMP ;
  wire \$procmux$4758_CMP ;
  wire \$procmux$476_Y ;
  wire \$procmux$484_Y ;
  wire \$procmux$4867_CMP ;
  wire \$procmux$4958_CMP ;
  wire \$procmux$4973_Y ;
  wire [2:0] \$procmux$5002_Y ;
  wire \$procmux$5011_Y ;
  wire \$procmux$5059_Y ;
  wire \$procmux$5214_Y ;
  wire \$procmux$527_Y ;
  wire \$procmux$5337_Y ;
  wire [1:0] \$procmux$5342_CMP ;
  wire \$procmux$5342_CTRL ;
  wire \$procmux$5343_CMP ;
  wire \$procmux$5349_CMP ;
  wire \$procmux$5350_CMP ;
  wire \$procmux$5351_CMP ;
  wire \$procmux$5353_CMP ;
  wire \$procmux$5354_CMP ;
  wire \$procmux$5355_CMP ;
  wire \$procmux$673_Y ;
  wire \$procmux$703_Y ;
  wire [3:0] \$procmux$765_Y ;
  (* src = "src/ibex_wrap.sv:17.15" *)
  output alert_minor;
  wire alert_minor;
  (* src = "src/ibex_wrap.sv:6.15" *)
  input clk;
  wire clk;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:65.27" *)
  wire clk_i;
  (* src = "src/ibex_wrap.sv:16.15" *)
  output core_sleep;
  wire core_sleep;
  (* src = "src/ibex_wrap.sv:93.7" *)
  wire core_sleep_o;
  (* src = "src/ibex_wrap.sv:39.15" *)
  output data_addr_0;
  wire data_addr_0;
  (* src = "src/ibex_wrap.sv:40.15" *)
  output data_addr_1;
  wire data_addr_1;
  (* src = "src/ibex_wrap.sv:41.15" *)
  output data_addr_2;
  wire data_addr_2;
  (* src = "src/ibex_wrap.sv:42.15" *)
  output data_addr_3;
  wire data_addr_3;
  (* src = "src/ibex_wrap.sv:43.15" *)
  output data_addr_4;
  wire data_addr_4;
  (* src = "src/ibex_wrap.sv:44.15" *)
  output data_addr_5;
  wire data_addr_5;
  (* src = "src/ibex_wrap.sv:45.15" *)
  output data_addr_6;
  wire data_addr_6;
  (* src = "src/ibex_wrap.sv:38.15" *)
  input data_err;
  wire data_err;
  (* src = "src/ibex_wrap.sv:83.7" *)
  wire data_err_i;
  (* src = "src/ibex_wrap.sv:35.15" *)
  input data_gnt;
  wire data_gnt;
  (* src = "src/ibex_wrap.sv:80.7" *)
  wire data_gnt_i;
  (* src = "src/ibex_wrap.sv:48.15" *)
  input data_rdata_0;
  wire data_rdata_0;
  (* src = "src/ibex_wrap.sv:49.15" *)
  input data_rdata_1;
  wire data_rdata_1;
  (* src = "src/ibex_wrap.sv:50.15" *)
  input data_rdata_2;
  wire data_rdata_2;
  (* src = "src/ibex_wrap.sv:51.15" *)
  input data_rdata_3;
  wire data_rdata_3;
  (* src = "src/ibex_wrap.sv:383.16" *)
  wire [31:0] data_rdata_full;
  (* src = "src/ibex_wrap.sv:34.15" *)
  output data_req;
  wire data_req;
  (* src = "src/ibex_wrap.sv:79.7" *)
  wire data_req_o;
  (* src = "src/ibex_wrap.sv:36.15" *)
  input data_rvalid;
  wire data_rvalid;
  (* src = "src/ibex_wrap.sv:81.7" *)
  wire data_rvalid_i;
  (* src = "src/ibex_wrap.sv:52.15" *)
  output data_wdata_0;
  wire data_wdata_0;
  (* src = "src/ibex_wrap.sv:53.15" *)
  output data_wdata_1;
  wire data_wdata_1;
  (* src = "src/ibex_wrap.sv:54.15" *)
  output data_wdata_2;
  wire data_wdata_2;
  (* src = "src/ibex_wrap.sv:55.15" *)
  output data_wdata_3;
  wire data_wdata_3;
  (* src = "src/ibex_wrap.sv:86.13" *)
  wire [3:0] data_wdata_o_low;
  (* src = "src/ibex_wrap.sv:37.15" *)
  output data_we;
  wire data_we;
  (* src = "src/ibex_wrap.sv:82.7" *)
  wire data_we_o;
  (* src = "src/ibex_wrap.sv:10.15" *)
  input debug_req;
  wire debug_req;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:69.27" *)
  wire debug_req_i;
  (* src = "src/ibex_wrap.sv:11.15" *)
  input fetch_enable_0;
  wire fetch_enable_0;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:70.27" *)
  wire fetch_enable_i_0;
  (* src = "src/ibex_wrap.sv:20.15" *)
  output instr_addr_0;
  wire instr_addr_0;
  (* src = "src/ibex_wrap.sv:21.15" *)
  output instr_addr_1;
  wire instr_addr_1;
  (* src = "src/ibex_wrap.sv:22.15" *)
  output instr_addr_2;
  wire instr_addr_2;
  (* src = "src/ibex_wrap.sv:23.15" *)
  output instr_addr_3;
  wire instr_addr_3;
  (* src = "src/ibex_wrap.sv:24.15" *)
  output instr_addr_4;
  wire instr_addr_4;
  (* src = "src/ibex_wrap.sv:25.15" *)
  output instr_addr_5;
  wire instr_addr_5;
  (* src = "src/ibex_wrap.sv:380.16" *)
  wire [31:0] instr_addr_full;
  (* src = "src/ibex_wrap.sv:15.15" *)
  input instr_err;
  wire instr_err;
  (* src = "src/ibex_wrap.sv:75.7" *)
  wire instr_err_i;
  (* src = "src/ibex_wrap.sv:13.15" *)
  input instr_gnt;
  wire instr_gnt;
  (* src = "src/ibex_wrap.sv:73.7" *)
  wire instr_gnt_i;
  (* src = "src/ibex_wrap.sv:26.15" *)
  input instr_rdata_0;
  wire instr_rdata_0;
  (* src = "src/ibex_wrap.sv:27.15" *)
  input instr_rdata_1;
  wire instr_rdata_1;
  (* src = "src/ibex_wrap.sv:28.15" *)
  input instr_rdata_2;
  wire instr_rdata_2;
  (* src = "src/ibex_wrap.sv:29.15" *)
  input instr_rdata_3;
  wire instr_rdata_3;
  (* src = "src/ibex_wrap.sv:30.15" *)
  input instr_rdata_4;
  wire instr_rdata_4;
  (* src = "src/ibex_wrap.sv:31.15" *)
  input instr_rdata_5;
  wire instr_rdata_5;
  (* src = "src/ibex_wrap.sv:381.16" *)
  wire [31:0] instr_rdata_full;
  (* src = "src/ibex_wrap.sv:12.15" *)
  output instr_req;
  wire instr_req;
  (* src = "src/ibex_wrap.sv:72.7" *)
  wire instr_req_o;
  (* src = "src/ibex_wrap.sv:14.15" *)
  input instr_rvalid;
  wire instr_rvalid;
  (* src = "src/ibex_wrap.sv:74.7" *)
  wire instr_rvalid_i;
  (* src = "src/ibex_wrap.sv:58.15" *)
  input irq_external;
  wire irq_external;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:90.27" *)
  (* unused_bits = "0" *)
  wire irq_external_i;
  (* src = "src/ibex_wrap.sv:59.15" *)
  input irq_nm;
  wire irq_nm;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:91.27" *)
  wire irq_nm_i;
  (* src = "src/ibex_wrap.sv:56.15" *)
  input irq_software;
  wire irq_software;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:88.27" *)
  (* unused_bits = "0" *)
  wire irq_software_i;
  (* src = "src/ibex_wrap.sv:57.15" *)
  input irq_timer;
  wire irq_timer;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:89.27" *)
  (* unused_bits = "0" *)
  wire irq_timer_i;
  (* src = "src/ibex_wrap.sv:7.15" *)
  input rst_n;
  wire rst_n;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:66.27" *)
  wire rst_ni;
  (* src = "src/ibex_wrap.sv:8.15" *)
  input scan_rst_n;
  wire scan_rst_n;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:67.27" *)
  (* unused_bits = "0" *)
  wire scan_rst_ni;
  (* src = "src/ibex_wrap.sv:9.15" *)
  input test_en;
  wire test_en;
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:68.27" *)
  wire test_en_i;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:176.32" *)
  wire \u_ibex_top.clk ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:178.32" *)
  wire \u_ibex_top.clock_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.32" *)
  wire [3:0] \u_ibex_top.core_busy_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:177.45" *)
  (* unused_bits = "1 2 3" *)
  reg [3:0] \u_ibex_top.core_busy_q ;
  (* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:20.9" *)
  reg \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:104.40" *)
  wire [159:0] \u_ibex_top.crash_dump_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:94.27" *)
  reg [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:30.32" *)
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:34.32" *)
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:31.32" *)
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:35.32" *)
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:39.32" *)
  wire [4:0] \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:40.32" *)
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:51.25" *)
  wire [31:0] \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:41.32" *)
  wire \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:188.48" *)
  wire [31:0] \u_ibex_top.rf_rdata_a_ecc_buf ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:189.48" *)
  wire [31:0] \u_ibex_top.rf_rdata_b_ecc_buf ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:266.16" *)
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:267.16" *)
  wire [31:0] \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:265.16" *)
  wire [6:0] \u_ibex_top.u_ibex_core.alu_operator_ex ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:234.16" *)
  wire \u_ibex_top.u_ibex_core.branch_decision ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:109.32" *)
  (* unused_bits = "5" *)
  wire [6:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:49.32" *)
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:48.32" *)
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:108.32" *)
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:103.32" *)
  wire \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:81.32" *)
  wire \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:78.32" *)
  reg \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:227.16" *)
  wire \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:224.24" *)
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:230.25" *)
  wire [31:0] \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:65.32" *)
  reg \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:237.16" *)
  wire \u_ibex_top.u_ibex_core.ctrl_busy ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:61.16" *)
  (* unused_bits = "0 33" *)
  wire [33:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:52.28" *)
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:51.16" *)
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:367.16" *)
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:16.29" *)
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:116.9" *)
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:37.16" *)
  wire [32:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:30.29" *)
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o ;
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt ;
  wire [4:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:244.15" *)
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:242.15" *)
  wire \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:250.23" *)
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:254.23" *)
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result ;
  wire [31:0] \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:216.16" *)
  wire [1:0] \u_ibex_top.u_ibex_core.exc_pc_mux_id ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:307.16" *)
  wire \u_ibex_top.u_ibex_core.id_in_ready ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.16" *)
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:266.34" *)
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:267.34" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.40" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:212.16" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:45.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.14" *)
  reg [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:116.27" *)
  wire [3:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:119.23" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:147.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:146.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.20" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:139.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:123.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:138.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:136.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:150.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:151.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.25" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:24.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:129.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:124.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:168.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:38.33" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:34.33" *)
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:36.33" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:51.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:43.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:72.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.21" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:133.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:121.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:118.21" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:53.33" *)
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:52.33" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:137.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:140.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:135.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.22" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:132.9" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:122.9" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:89.32" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:91.32" *)
  wire [1:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:43.32" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:103.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:47.33" *)
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:97.32" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:33.32" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:106.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.22" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:766.12" *)
  reg \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:245.16" *)
  wire [31:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:277.16" *)
  wire [2:0] \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:221.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:217.26" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:124.37" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:290.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_req ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:69.37" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:232.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:168.37" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:228.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_jump ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:225.16" *)
  wire \u_ibex_top.u_ibex_core.id_stage_i.stall_mem ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:238.16" *)
  wire \u_ibex_top.u_ibex_core.if_busy ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:20.23" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:21.23" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:22.23" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:156.22" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.exc_pc ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:130.22" *)
  (* unused_bits = "0" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:141.22" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:137.22" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.24" *)
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.60" *)
  reg [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:48.42" *)
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:46.39" *)
  reg \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.24" *)
  (* unused_bits = "1" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:54.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:53.38" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:58.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:49.29" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.29" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:45.40" *)
  reg [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:53.36" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:27.31" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.29" *)
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:61.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:59.29" *)
  wire [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:60.43" *)
  reg [30:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:47.29" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:51.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:52.29" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata ;
  wire [69:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:44.40" *)
  wire [95:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:56.52" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.29" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.29" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.43" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:48.29" *)
  wire [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:46.40" *)
  reg [2:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:54.36" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:59.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready ;
  (* unused_bits = "1" *)
  wire [5:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.24" *)
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.66" *)
  reg [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:47.45" *)
  wire [1:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:18.23" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:52.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:51.39" *)
  wire [31:0] \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:44.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.24" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:45.37" *)
  reg \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:158.22" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:122.22" *)
  wire \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:170.22" *)
  wire [4:0] \u_ibex_top.u_ibex_core.if_stage_i.irq_vec ;
  wire [6:0] \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:77.17" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:67.24" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:78.17" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:102.32" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:91.17" *)
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:82.17" *)
  reg [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:84.17" *)
  reg \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.38" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:98.17" *)
  reg \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.12" *)
  reg [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:109.23" *)
  wire [2:0] \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.28" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:101.17" *)
  reg \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:44.24" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:95.17" *)
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:94.17" *)
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:81.17" *)
  reg [1:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:93.17" *)
  wire [31:0] \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:97.17" *)
  wire \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ;
  (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" *)
  wire [31:0] \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ;
  (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:14.21" *)
  wire [31:0] \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ;
  assign \$10y  = \u_ibex_top.clock_en  | (* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:23.18-23.34" *) test_en_i;
  assign \$100y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.63-209.72" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  assign \$101y  = \$93y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" *) \$100y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0] = \$98y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" *) \$101y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [37:32] : instr_rdata_full[5:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1] : instr_err_i;
  assign \$105y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.48" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1] = \$105y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:195.37-195.63" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0];
  assign \$107y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1] = \$107y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2] : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1];
  assign \$110y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.43-204.51" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [1] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [1] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" *) \$110y ;
  assign \$112y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:762.25-762.53" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [1:0] = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:217.24-217.73" *) 2'h0 : \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1];
  assign \$115y  = \$107y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:209.27-209.72" *) \$100y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1] = \$112y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.26-209.73" *) \$115y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [37:32] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:212.26-212.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [69:64] : instr_rdata_full[5:0];
  assign \$1173y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.9-363.28" *) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  assign \$1174y  = | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.34-363.54" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1];
  assign \$1175y  = \$1173y  && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.8-363.55" *) \$1174y ;
  assign \$1176y  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o  == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.9-364.28" *) 1'h1;
  assign \$1177y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.34-364.54" *) 2'h3;
  assign \$1178y  = \$1176y  && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:364.8-364.55" *) \$1177y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access  = \$1175y  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:363.7-364.56" *) \$1178y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:213.26-213.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2] : instr_err_i;
  assign \$1183y [1] = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:400.35-400.87" *) \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access ;
  assign \$119y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.56" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2] = \$119y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:216.39-216.75" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1];
  assign \$1204y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:432.26-432.36" *) \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ;
  assign \$1205y [1] = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:434.23-434.51" *) data_gnt_i;
  assign \$1207y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.38-436.67" *) data_err_i;
  assign \$1208y  = data_gnt_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:436.25-436.67" *) \$1207y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.59-217.98" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [2];
  assign \$1219y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:456.33-456.43" *) \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2] | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:217.39-217.99" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:218.39-218.78" *) 1'h0 : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [2];
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o  = | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:487.41-487.58" *) \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err  = \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:508.31-508.57" *) data_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [2] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [2] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:219.39-219.71" *) \$110y ;
  assign \$1252y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.62-509.79" *) \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i  = data_rvalid_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:509.31-509.80" *) \$1252y ;
  assign \$1256y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.43-511.59" *) \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err ;
  assign \$1257y  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.59" *) \$1256y ;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o  = \$1257y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:511.5-511.72" *) \$1204y ;
  assign \$1263y  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.56" *) \$1204y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d  = \$1263y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:542.28-542.75" *) \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \$1265y  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_or_pmp_err  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.56" *) \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d  = \$1265y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:543.28-543.75" *) \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \$1273y  = \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" *) 2'h2;
  assign \$1274y  = \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:571.30-571.91" *) 3'h4;
  assign \$1299y  = \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  == 1'h1;
  assign { \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [31:28], \$1318y [27:24], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [23:20], \$1318y [19:16], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [15:12], \$1318y [11:8], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [7:4], \$1318y [3:0] } = { \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  } & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:245.27-245.75" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i  = | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:247.26-247.45" *) { \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  };
  assign \$1343y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:317.41-317.54" *) \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ;
  (* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:21.3" *)
  always @*
    if (!clk_i) \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch  = \$10y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [31:8] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:585.20-586.73" *) 24'h000000 : \u_ibex_top.u_ibex_core.alu_operand_a_ex [31:8];
  assign \$141y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.35-116.56" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  assign \$142y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-116.57" *) \$141y ;
  assign \$143y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:117.26-117.58" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req  = \$142y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:116.26-117.58" *) \$143y ;
  assign instr_req_o = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:119.22-119.49" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req ;
  assign \$146y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.36-122.48" *) instr_gnt_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d  = instr_req_o & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:122.24-122.48" *) \$146y ;
  assign \$148y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.41-125.65" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:125.26-125.66" *) \$148y ;
  assign \u_ibex_top.clk  = \u_ibex_top.core_clock_gate_i.gen_generic.u_impl_generic.en_latch  & (* src = "../build/ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv:26.18-26.34" *) clk_i;
  assign \$150y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.43-144.55" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q ;
  assign \$151y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_new_req  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.55" *) \$150y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en  = \$151y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:144.27-144.70" *) \$146y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:168.26-168.67" *) \$151y ;
  assign { \$159y [31:2], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] } = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.26-170.73" *) \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1] : { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2], 1'h0 };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [31:2] = \$159y [31:2] + (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:170.25-172.74" *) \$151y ;
  assign \$165y [31:1] = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:192.23-193.49" *) \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1] : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1];
  assign { 26'h0000000, instr_addr_full[5:2], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [1] } = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:191.23-193.49" *) { 26'h0000000, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [5:1] } : \$165y [31:1];
  assign \$167y  = instr_req_o & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.40-206.63" *) instr_gnt_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [0] = \$167y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:206.39-207.61" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0];
  assign \$170y  = \$167y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.40-210.79" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ;
  assign \$1701y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h1;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [1] = \$1701y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1703y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h2;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [2] = \$1703y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1705y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h3;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [3] = \$1705y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1707y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h4;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [4] = \$1707y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1709y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h5;
  assign \$171y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:211.40-211.73" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0];
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [5] = \$1709y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1711y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h6;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [6] = \$1711y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1713y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h7;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [7] = \$1713y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1715y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h8;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [8] = \$1715y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1717y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'h9;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [9] = \$1717y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1719y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'ha;
  assign \$172y  = \$170y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-211.74" *) \$171y ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [10] = \$1719y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1721y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'hb;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [11] = \$1721y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1723y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'hc;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [12] = \$1723y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1725y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'hd;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [13] = \$1725y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1727y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'he;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [14] = \$1727y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$1729y  = \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0] == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.22-57.40" *) 4'hf;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [0] = \$172y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:210.39-212.58" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0];
  assign \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [15] = \$1729y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:57.21-57.57" *) \u_ibex_top.gen_regfile_ff.register_file_i.we_a_i ;
  assign \$175y  = \$167y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.40-219.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1] = \$175y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:218.39-220.61" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1];
  assign \$179y  = \$170y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.40-222.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0];
  assign \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv  = ~ (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" *) \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o ;
  assign \$180y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:223.40-223.73" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1];
  assign \$181y  = \$179y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-223.74" *) \$180y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1] = \$181y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:221.39-224.58" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s  = instr_rvalid_i ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:229.32-230.68" *) { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n [1] } : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_n ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s  = instr_rvalid_i ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:231.32-232.65" *) { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n [1] } : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_n ;
  assign \$185y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.40-235.60" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i  = instr_rvalid_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:235.23-235.60" *) \$185y ;
  assign \u_ibex_top.rf_rdata_a_ecc_buf  = ~ (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" *) \u_ibex_top.u_rf_rdata_a_ecc_buf.gen_generic.u_impl_generic.inv ;
  assign \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv  = ~ (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:15.16-15.21" *) \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o ;
  assign \$203y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:50.17-50.38" *) \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5];
  assign \u_ibex_top.rf_rdata_b_ecc_buf  = ~ (* src = "../build/ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv:16.18-16.22" *) \u_ibex_top.u_rf_rdata_b_ecc_buf.gen_generic.u_impl_generic.inv ;
  assign \$23y  = \u_ibex_top.u_ibex_core.ctrl_busy  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.47" *) \u_ibex_top.u_ibex_core.if_busy ;
  assign \$24y  = \$23y  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.27-414.59" *) \u_ibex_top.u_ibex_core.load_store_unit_i.busy_o ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0] != (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:279.29-279.50" *) 2'h3;
  assign \u_ibex_top.core_busy_d [3:2] = \$24y  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:414.26-414.87" *) 2'h1 : 2'h2;
  assign \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we  = \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.60" *) \u_ibex_top.u_ibex_core.id_in_ready ;
  assign \$252y  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.30-477.72" *) \$110y ;
  assign \$253y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.49-478.69" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o ;
  assign \$254y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:478.30-478.69" *) \$253y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d  = \$252y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:477.29-478.70" *) \$254y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.req_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:537.30-537.63" *) fetch_enable_i_0;
  assign \$280y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.37-255.55" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i ;
  assign \$281y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:255.21-255.55" *) \$280y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:305.29-305.89" *) 2'h1 : \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:306.29-306.89" *) \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:307.29-307.86" *) 3'h6 : \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o ;
  assign \$298y [2:1] = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.34-382.71" *) 2'h1 : 2'h2;
  assign \$3y  = \u_ibex_top.core_busy_q [0] | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.51" *) debug_req_i;
  assign \u_ibex_top.u_ibex_core.alu_operand_b_ex  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:398.26-398.81" *) { 8'h00, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [23:16], 3'h0, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [12:11], 7'h00, \u_ibex_top.u_ibex_core.id_stage_i.imm_b [3:0] } : \u_ibex_top.rf_rdata_b_ecc_buf ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.rf_we_id_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:421.23-421.50" *) \u_ibex_top.u_ibex_core.id_stage_i.instr_executing ;
  assign \$32y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.30-222.49" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [1:0];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i  = \$32y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:222.29-222.61" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ;
  assign \$371y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.13-594.35" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12];
  assign \$41y  = | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.20-67.40" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q ;
  assign \u_ibex_top.u_ibex_core.if_busy  = \$41y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:67.19-67.55" *) instr_req_o;
  assign \$43y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [2:1] | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.26-86.59" *) { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1] };
  assign \$44y  = & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" *) \$43y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_ready  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:86.23-86.60" *) \$44y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [5:0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:68.18-68.54" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [5:0] : instr_rdata_full[5:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:69.18-69.52" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0] : instr_err_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0] | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:70.18-70.41" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  assign \u_ibex_top.clock_en  = \$3y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:246.23-246.76" *) irq_nm_i;
  assign \$51y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.43-92.78" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:541.27-542.87" *) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn ;
  assign \$52y  = \$51y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.42-92.90" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0];
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:198.28-198.61" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  assign \$521y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  != (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.45-205.65" *) 3'h6;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:205.27-205.66" *) \$521y ;
  assign \$526y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.23-214.80" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d  = \$526y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:214.22-215.44" *) \$521y ;
  assign \$53y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.43-93.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0];
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:231.34-231.81" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_lsu ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0] = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0];
  assign \$56y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0] | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.55-94.93" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode  = debug_req_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:392.36-392.84" *) \$1343y ;
  assign \$57y  = instr_err_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:94.43-94.94" *) \$56y ;
  assign \$58y  = \$53y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:93.42-94.95" *) \$57y ;
  assign \$581y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.62-413.73" *) \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$582y  = \$1343y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-413.73" *) \$581y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  = \$582y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:413.23-414.47" *) irq_nm_i;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:92.28-94.96" *) \$52y  : \$58y ;
  assign \$612y  = irq_nm_i || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.51" *) debug_req_i;
  assign \$613y  = \$612y  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:528.13-528.67" *) \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i ;
  assign \$630y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.14-612.44" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$631y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.50-612.72" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  assign \$632y  = \$630y  && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:612.13-612.73" *) \$631y ;
  assign \$634y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.19" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  assign \$635y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.23-616.35" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  assign \$636y  = \$634y  && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.35" *) \$635y ;
  assign \$637y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.39-616.53" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending ;
  assign \$638y  = \$636y  && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.13-616.53" *) \$637y ;
  assign \$645y  = ! (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.25-648.36" *) \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i ;
  assign \$646y  = irq_nm_i && (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.15-648.36" *) \$645y ;
  assign \$647y [6:5] = irq_nm_i ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:650.15-651.92" *) 2'h1 : 2'h2;
  assign \$66y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:103.42-103.65" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i ;
  assign \$669y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.37" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned  = \$66y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:102.28-103.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [1];
  assign \$670y  = \$669y  || (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.13-739.51" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:106.62-106.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  assign core_sleep_o = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:252.25-252.34" *) \u_ibex_top.clock_en ;
  assign \$71y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [1:0] != (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.37-107.58" *) 2'h3;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed  = \$71y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:107.36-107.66" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed ;
  assign \$749y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.32" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall ;
  assign \$750y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.35-864.43" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if ;
  assign \$751y  = \$749y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.43" *) \$750y ;
  assign \$752y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.46-864.56" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ;
  assign \u_ibex_top.u_ibex_core.id_in_ready  = \$751y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:864.26-864.56" *) \$752y ;
  assign \$754y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.34-871.51" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id ;
  assign \$755y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.52" *) \$754y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_valid_clear_o  = \$755y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:871.32-871.63" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id ;
  assign \$763y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == 2'h3;
  assign \$789y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.46-642.76" *) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_req  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:642.28-642.84" *) \$789y ;
  assign \$799y  = \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.36-700.90" *) \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d  = \$799y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:700.35-701.25" *) \$253y ;
  assign \$805y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.50-718.73" *) \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i  = \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:718.28-718.73" *) \$805y ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:139.26-139.63" *) \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:142.26-143.65" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed  : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ;
  assign \$83y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:147.36-147.50" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two ;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q  + (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:145.29-147.65" *) { \$83y , \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.addr_incr_two  };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:149.25-150.50" *) \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [31:1] : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_next ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.stall  = \u_ibex_top.u_ibex_core.id_stage_i.stall_mem  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:880.21-880.73" *) \u_ibex_top.u_ibex_core.id_stage_i.stall_jump ;
  assign \$874y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.52-893.75" *) \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:893.35-893.76" *) \$874y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1016.30-1016.73" *) \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i  : 1'h1;
  assign \$877y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.73" *) \u_ibex_top.u_ibex_core.id_stage_i.lsu_resp_valid_i ;
  assign \$878y  = \$877y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.56-1022.93" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  assign \$879y  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.41-1022.94" *) \$878y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_mem  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1022.24-1022.95" *) \$879y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.instr_executing  = \$281y  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:1028.35-1028.86" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o ;
  assign \$89y  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.72" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.aligned_is_compressed ;
  assign \$90y  = \$89y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.50-188.88" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo  = \u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:188.21-188.89" *) \$90y ;
  assign \$93y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_valid_i  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.31-199.64" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.lowest_free_entry [0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0] = \$93y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:199.30-200.40" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q [0];
  assign { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [33], 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:0] } = { 1'h0, \u_ibex_top.u_ibex_core.alu_operand_a_ex , 1'h1 } + (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:105.31-105.76" *) { 1'h0, \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b  };
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:202.30-202.76" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1] : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [0];
  assign \$952y  = \u_ibex_top.u_ibex_core.alu_operand_a_ex [31] ^ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.10-137.43" *) \u_ibex_top.u_ibex_core.alu_operand_b_ex [31];
  assign \u_ibex_top.u_ibex_core.branch_decision  = ~ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:167.40-167.57" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl  = 1'h0 - (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:280.28-280.49" *) \u_ibex_top.u_ibex_core.alu_operand_b_ex [4:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d [0] = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_popped [0] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:204.25-204.51" *) \$110y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:286.24-288.85" *) \u_ibex_top.u_ibex_core.alu_operand_b_ex [4:0] : \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith  = { \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [1] } == (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:322.26-322.47" *) 3'h2;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:333.23-333.63" *) { \u_ibex_top.u_ibex_core.alu_operand_a_ex [0], \u_ibex_top.u_ibex_core.alu_operand_a_ex [1], \u_ibex_top.u_ibex_core.alu_operand_a_ex [2], \u_ibex_top.u_ibex_core.alu_operand_a_ex [3], \u_ibex_top.u_ibex_core.alu_operand_a_ex [4], \u_ibex_top.u_ibex_core.alu_operand_a_ex [5], \u_ibex_top.u_ibex_core.alu_operand_a_ex [6], \u_ibex_top.u_ibex_core.alu_operand_a_ex [7], \u_ibex_top.u_ibex_core.alu_operand_a_ex [8], \u_ibex_top.u_ibex_core.alu_operand_a_ex [9], \u_ibex_top.u_ibex_core.alu_operand_a_ex [10], \u_ibex_top.u_ibex_core.alu_operand_a_ex [11], \u_ibex_top.u_ibex_core.alu_operand_a_ex [12], \u_ibex_top.u_ibex_core.alu_operand_a_ex [13], \u_ibex_top.u_ibex_core.alu_operand_a_ex [14], \u_ibex_top.u_ibex_core.alu_operand_a_ex [15], \u_ibex_top.u_ibex_core.alu_operand_a_ex [16], \u_ibex_top.u_ibex_core.alu_operand_a_ex [17], \u_ibex_top.u_ibex_core.alu_operand_a_ex [18], \u_ibex_top.u_ibex_core.alu_operand_a_ex [19], \u_ibex_top.u_ibex_core.alu_operand_a_ex [20], \u_ibex_top.u_ibex_core.alu_operand_a_ex [21], \u_ibex_top.u_ibex_core.alu_operand_a_ex [22], \u_ibex_top.u_ibex_core.alu_operand_a_ex [23], \u_ibex_top.u_ibex_core.alu_operand_a_ex [24], \u_ibex_top.u_ibex_core.alu_operand_a_ex [25], \u_ibex_top.u_ibex_core.alu_operand_a_ex [26], \u_ibex_top.u_ibex_core.alu_operand_a_ex [27], \u_ibex_top.u_ibex_core.alu_operand_a_ex [28], \u_ibex_top.u_ibex_core.alu_operand_a_ex [29], \u_ibex_top.u_ibex_core.alu_operand_a_ex [30], \u_ibex_top.u_ibex_core.alu_operand_a_ex [31] } : \u_ibex_top.u_ibex_core.alu_operand_a_ex ;
  assign \$98y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_pushed [1] & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:207.27-207.55" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo ;
  assign \$981y  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.32-343.63" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand [31];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext  = $signed({ \$981y , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_operand  }) >>> (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:343.9-343.100" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:353.20-353.64" *) { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [0], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [1], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [2], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [3], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [4], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [5], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [6], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [7], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [8], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [9], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [10], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [11], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [12], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [13], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [14], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [15], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [16], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [17], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [18], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [19], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [20], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [21], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [22], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [23], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [24], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [25], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [26], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [27], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [28], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [29], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [30], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext [31] } : \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result  = \u_ibex_top.u_ibex_core.alu_operand_a_ex  ^ (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:386.31-386.62" *) \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  assign \$auto$bmuxmap.cc:84:execute$5907 [31:0] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$5907 [63:32] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$5907 [95:64] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$5907 [127:96] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) 32'd0 : 32'd0;
  assign \$auto$bmuxmap.cc:84:execute$5907 [159:128] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5907 [191:160] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5907 [223:192] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5907 [255:224] = \$1888y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) 32'd0 : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5916 [31:0] = \$1888y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5907 [63:32] : \$auto$bmuxmap.cc:84:execute$5907 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$5916 [63:32] = \$1888y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5907 [127:96] : \$auto$bmuxmap.cc:84:execute$5907 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$5916 [95:64] = \$1888y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5907 [191:160] : \$auto$bmuxmap.cc:84:execute$5907 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$5916 [127:96] = \$1888y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5907 [255:224] : \$auto$bmuxmap.cc:84:execute$5907 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$5921 [31:0] = \$1888y [3] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5916 [63:32] : \$auto$bmuxmap.cc:84:execute$5916 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$5921 [63:32] = \$1888y [3] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5916 [127:96] : \$auto$bmuxmap.cc:84:execute$5916 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$5924  = \$1888y [4] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:229.24-229.41" *) \$auto$bmuxmap.cc:84:execute$5921 [63:32] : \$auto$bmuxmap.cc:84:execute$5921 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$5926 [31:0] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [63:32] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [95:64] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [127:96] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [159:128] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [191:160] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [223:192] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q  : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5926 [255:224] = \$1357y [0] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) 32'd0 : \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q ;
  assign \$auto$bmuxmap.cc:84:execute$5935 [31:0] = \$1357y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5926 [63:32] : \$auto$bmuxmap.cc:84:execute$5926 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$5935 [63:32] = \$1357y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5926 [127:96] : \$auto$bmuxmap.cc:84:execute$5926 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$5935 [95:64] = \$1357y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5926 [191:160] : \$auto$bmuxmap.cc:84:execute$5926 [159:128];
  assign \$auto$bmuxmap.cc:84:execute$5935 [127:96] = \$1357y [1] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5926 [255:224] : \$auto$bmuxmap.cc:84:execute$5926 [223:192];
  assign \$auto$bmuxmap.cc:84:execute$5940 [31:0] = \$1357y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5935 [63:32] : \$auto$bmuxmap.cc:84:execute$5935 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$5940 [63:32] = \$1357y [2] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5935 [127:96] : \$auto$bmuxmap.cc:84:execute$5935 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$5943  = \$1357y [3] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:230.24-230.41" *) \$auto$bmuxmap.cc:84:execute$5940 [63:32] : \$auto$bmuxmap.cc:84:execute$5940 [31:0];
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  <= 2'h0;
    else if (\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ) \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  <= \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1];
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5612 ) \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_q  <= \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  <= 3'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5625 ) \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  <= \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:490.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5638 ) \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q  <= \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q  <= 1'h0;
    else if (\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ) \u_ibex_top.u_ibex_core.load_store_unit_i.data_we_q  <= data_we_o;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:199.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  <= 2'h0;
    else if (\u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update ) \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  <= \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_is_compressed_i  <= \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.is_compressed_o ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err_i  <= \u_ibex_top.u_ibex_core.if_stage_i.fetch_err ;
  reg \$auto$ff.cc:266:slice$5658 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:159.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\$auto$opt_dff.cc:219:make_patterns_logic$5654 ) \$auto$ff.cc:266:slice$5658  <= \$165y [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1] = \$auto$ff.cc:266:slice$5658 ;
  reg [5:0] \$auto$ff.cc:266:slice$5662 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1]) \$auto$ff.cc:266:slice$5662  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [37:32];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [37:32] = \$auto$ff.cc:266:slice$5662 ;
  reg [5:0] \$auto$ff.cc:266:slice$5665 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0]) \$auto$ff.cc:266:slice$5665  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [5:0] = \$auto$ff.cc:266:slice$5665 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:161.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en ) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2]) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2] <= instr_err_i;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [1]) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1] <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1];
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [0]) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0] <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0];
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:768.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  <= 1'h0;
    else if (\u_ibex_top.u_ibex_core.id_stage_i.instr_executing ) \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  <= \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5696 ) \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5707 ) \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  <= 4'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$5714 ) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [9]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[9].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [8]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[8].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [7]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[7].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [6]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[6].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [5]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[5].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [4]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[4].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [3]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[3].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [2]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[2].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [1]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[1].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [15]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[15].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [14]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[14].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [13]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[13].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [12]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[12].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [11]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[11].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:96.5" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q  <= 32'd0;
    else if (\u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [10]) \u_ibex_top.gen_regfile_ff.register_file_i.g_rf_flops[10].rf_reg_q  <= \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i ;
  reg [5:0] \$auto$ff.cc:266:slice$5826 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:248.7" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.entry_en [2]) \$auto$ff.cc:266:slice$5826  <= instr_rdata_full[5:0];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [69:64] = \$auto$ff.cc:266:slice$5826 ;
  reg [3:0] \$auto$ff.cc:266:slice$5827 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:159.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en ) \$auto$ff.cc:266:slice$5827  <= instr_addr_full[5:2];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [5:2] = \$auto$ff.cc:266:slice$5827 ;
  reg [30:0] \$auto$ff.cc:266:slice$5828 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ) \$auto$ff.cc:266:slice$5828  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q ;
  assign \u_ibex_top.crash_dump_o [159:129] = \$auto$ff.cc:266:slice$5828 ;
  reg [6:0] \$auto$ff.cc:266:slice$5829 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:219.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$5829  <= 7'h00;
    else if (\u_ibex_top.u_ibex_core.load_store_unit_i.addr_update ) \$auto$ff.cc:266:slice$5829  <= { \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3], \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [1:0] };
  assign \u_ibex_top.crash_dump_o [70:64] = \$auto$ff.cc:266:slice$5829 ;
  reg \$auto$ff.cc:266:slice$5839 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:183.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en )
      if (!\u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o ) \$auto$ff.cc:266:slice$5839  <= 1'h0;
      else \$auto$ff.cc:266:slice$5839  <= \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n [1];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1] = \$auto$ff.cc:266:slice$5839 ;
  reg [29:0] \$auto$ff.cc:266:slice$5841 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:183.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_en ) \$auto$ff.cc:266:slice$5841  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [31:2];
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] = \$auto$ff.cc:266:slice$5841 ;
  reg [23:0] \$auto$ff.cc:266:slice$5842 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$5842  <= 24'h000000;
    else if (\u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i ) \$auto$ff.cc:266:slice$5842  <= \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [31:8];
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o [31:8] = \$auto$ff.cc:266:slice$5842 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we )
      if (!\$procmux$4867_CMP ) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i  <= 1'h0;
      else \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i  <= \$203y ;
  reg [18:0] \$auto$ff.cc:266:slice$5893 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:522.5" *)
  always @(posedge \u_ibex_top.clk )
    if (\u_ibex_top.u_ibex_core.if_stage_i.if_id_pipe_reg_we ) \$auto$ff.cc:266:slice$5893  <= { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] };
  assign { \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:0], \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [4:1], \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0], \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] } = \$auto$ff.cc:266:slice$5893 ;
  reg [30:0] \$auto$ff.cc:266:slice$5906 ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:28.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$5906  <= 31'h00000000;
    else if (\u_ibex_top.u_ibex_core.cs_registers_i.mcause_en ) \$auto$ff.cc:266:slice$5906  <= \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [31:1];
  assign \u_ibex_top.crash_dump_o [63:33] = \$auto$ff.cc:266:slice$5906 ;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5595  = { \$1274y , data_rvalid_i } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5597  = { \$1273y , data_rvalid_i } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5599  = | { \$1274y , \$1273y , \$1252y  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5606  = { \$1252y , \u_ibex_top.u_ibex_core.id_stage_i.lsu_req  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5615  = { \$1273y , data_rvalid_i, data_gnt_i } != 3'h4;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5621  = { \$1299y , data_gnt_i } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5623  = { \$procmux$4958_CMP , data_gnt_i } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5628  = { \$1252y , \u_ibex_top.u_ibex_core.id_stage_i.lsu_req , data_gnt_i } != 3'h6;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5636  = | { \$procmux$4958_CMP , \$1299y , \$1273y , \$1252y  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5688  = { \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5690  = { \$procmux$1006_CMP , \$670y  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5692  = { \$procmux$1006_CMP , \$670y  } != 2'h3;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5694  = | { \$procmux$1235_CMP , \$procmux$1006_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5703  = | { \$procmux$1006_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5427  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5710  = { \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode , \u_ibex_top.u_ibex_core.id_in_ready  } != 4'h8;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$5712  = { \$763y , \$613y  } != 2'h2;
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5612  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5597 , \$auto$opt_dff.cc:194:make_patterns_logic$5606 , \$auto$opt_dff.cc:194:make_patterns_logic$5595 , \$auto$opt_dff.cc:194:make_patterns_logic$5599  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5625  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5623 , \$auto$opt_dff.cc:194:make_patterns_logic$5615 , \$auto$opt_dff.cc:194:make_patterns_logic$5606 , \$auto$opt_dff.cc:194:make_patterns_logic$5595 , \$auto$opt_dff.cc:194:make_patterns_logic$5621  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5638  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5623 , \$auto$opt_dff.cc:194:make_patterns_logic$5628 , \$auto$opt_dff.cc:194:make_patterns_logic$5636 , \$auto$opt_dff.cc:194:make_patterns_logic$5615 , \$auto$opt_dff.cc:194:make_patterns_logic$5606  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5654  = & { \$150y , \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_en  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5696  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5694 , \$auto$opt_dff.cc:194:make_patterns_logic$5688 , \$auto$opt_dff.cc:194:make_patterns_logic$5690 , \$auto$opt_dff.cc:194:make_patterns_logic$5692  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5707  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5690 , \$auto$opt_dff.cc:194:make_patterns_logic$5703 , \$auto$opt_dff.cc:194:make_patterns_logic$5692  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$5714  = & { \$auto$opt_dff.cc:194:make_patterns_logic$5712 , \$auto$opt_dff.cc:194:make_patterns_logic$5710  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [32:1] = ~ \u_ibex_top.u_ibex_core.alu_operand_b_ex ;
  assign { \$1319y [27:24], \$1319y [19:16], \$1319y [11:8], \$1319y [3:0] } = { \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o , \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_rdata_valid_o  } & { \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] };
  assign { \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [27:24], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [19:16], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [11:8], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [3:0] } = { \$1318y [27:24], \$1318y [19:16], \$1318y [11:8], \$1318y [3:0] } | { \$1319y [27:24], \$1319y [19:16], \$1319y [11:8], \$1319y [3:0] };
  assign \$1357y [3:0] = ~ \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:0];
  assign \$1888y [4:1] = ~ \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [4:1];
  assign \$auto$opt_reduce.cc:137:opt_pmux$5405  = | { \$procmux$1614_CMP , \$procmux$1613_CMP , \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_req_o  = | { \$procmux$1613_CMP , \$procmux$1529_CMP , \$procmux$1235_CMP , \$procmux$1203_CMP , \$procmux$1006_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5425  = | { \$procmux$1612_CMP , \$procmux$1006_CMP , \$763y  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5441  = | { \$procmux$2591_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5443  = | { \$procmux$2591_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5453  = | { \$procmux$19_CMP , \$procmux$13_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5465  = | { \$procmux$1235_CMP , \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5471  = | { \$procmux$4958_CMP , \$1299y , \$1273y  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5475  = | { \$procmux$22_CMP , \$procmux$19_CMP , \$procmux$13_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5477  = | { \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o , \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5479  = | { \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5427  = | { \$procmux$1203_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5435  = | { \$procmux$2572_CMP , \$procmux$2267_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5503  = | { \$procmux$4958_CMP , \$1299y  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5838  = | { \$procmux$1613_CMP , \$763y  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5469  = | { \$1274y , \$1273y  };
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.flush_id  = | { \$procmux$1612_CMP , \$procmux$1203_CMP , \$procmux$1006_CMP , \$763y , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5901  = | { \$procmux$2591_CMP , \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2059_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$5905  = | { \$procmux$2591_CMP , \$procmux$2572_CMP , \$procmux$2267_CMP , \$procmux$2205_CMP , \$procmux$2124_CMP , \$procmux$2059_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5481  };
  assign \$auto$rtlil.cc:3094:Pmux$5855  = \$1274y  ? \$1207y  : \$1208y ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:239.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_ibex_top.core_busy_q  <= 4'ha;
    else \u_ibex_top.core_busy_q  <= { \u_ibex_top.core_busy_d [3:2], \u_ibex_top.core_busy_d [3:2] };
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:703.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_q  <= \u_ibex_top.u_ibex_core.id_stage_i.branch_jump_set_done_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_q  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.exc_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:874.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q  <= \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q  <= 2'h0;
    else \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_s ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:228.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q  <= 3'h0;
    else \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q  <= 2'h0;
    else \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:243.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  <= 1'h0;
    else \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q  <= \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_d ;
  (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:481.3" *)
  always @(posedge \u_ibex_top.clk , negedge rst_ni)
    if (!rst_ni) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  <= 1'h0;
    else \u_ibex_top.u_ibex_core.id_stage_i.controller_i.id_wb_pending  <= \u_ibex_top.u_ibex_core.if_stage_i.instr_valid_id_d ;
  assign \$procmux$1006_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 3'h6;
  function [2:0] \$procmux$1074 ;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:790.28-793.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757.11-795.18" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$procmux$1074  = b[2:0];
      4'b??1?:
        \$procmux$1074  = b[5:3];
      4'b?1??:
        \$procmux$1074  = b[8:6];
      4'b1???:
        \$procmux$1074  = b[11:9];
      default:
        \$procmux$1074  = a;
    endcase
  endfunction
  assign \$auto$wreduce.cc:514:run$5512 [2:0] = \$procmux$1074 (3'h0, 12'h2bd, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio  });
  assign \$auto$wreduce.cc:514:run$5513 [2:0] = \$670y  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" *) \$auto$wreduce.cc:514:run$5512 [2:0] : 3'h0;
  assign \$procmux$116_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:125.22-125.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" *) 2'h2;
  assign \$procmux$1173_Y  = \$670y  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.53-796.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:739.9-813.12" *) { \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i , \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  } : 2'h1;
  assign \$procmux$117_CMP  = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [2:1] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:124.22-124.40|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122.11-128.18" *) 1'h1;
  assign \$procmux$1203_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:697.21-726.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 4'h9;
  assign \$procmux$1235_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:637.18-674.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 3'h7;
  assign { \$procmux$1276_Y [6], \$procmux$1276_Y [4], \$procmux$1276_Y [5] } = \$646y  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" *) { \$647y [6:5], \$647y [5] } : 3'h1;
  assign \$procmux$1312_Y  = \u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i  | (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.38-658.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:648.11-670.14" *) \$646y ;
  assign { \$procmux$1350_Y [6], \$procmux$1350_Y [4], \$procmux$1350_Y [5] } = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.25-671.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:641.9-671.12" *) { \$procmux$1276_Y [6], \$procmux$1276_Y [4], \$procmux$1276_Y [5] } : 3'h0;
  assign \$procmux$1377_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" *) 4'h7 : \$procmux$1505_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 3'h5;
  assign \$procmux$1391_Y  = \$632y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.36-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:623.20-632.14" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq ;
  assign \$procmux$13_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:262.9-266.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" *) 2'h2;
  assign \$procmux$1407_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" *) 4'h8 : \$procmux$1377_Y ;
  assign \$procmux$1420_Y  = \$procmux$1391_Y  | (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.33-623.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  assign \$procmux$1433_Y  = \$638y  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" *) \$procmux$1407_Y  : \$procmux$1505_Y ;
  assign \$procmux$1444_Y  = \$638y  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:617.11-632.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:616.9-633.12" *) \$procmux$1420_Y  : \$632y ;
  assign \$procmux$1505_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.26-592.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:577.9-592.12" *) 4'h6 : \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ;
  assign { \$procmux$1526_Y [3], \$procmux$1526_Y [1], \$procmux$1526_Y [2] } = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" *) 3'h4 : { 1'h0, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1 };
  assign \$procmux$1529_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:536.20-559.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 3'h4;
  assign \$procmux$1537_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.31-558.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:553.9-558.12" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode ;
  function [3:0] \$procmux$1599 ;
    input [3:0] a;
    input [27:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        \$procmux$1599  = b[3:0];
      7'b?????1?:
        \$procmux$1599  = b[7:4];
      7'b????1??:
        \$procmux$1599  = b[11:8];
      7'b???1???:
        \$procmux$1599  = b[15:12];
      7'b??1????:
        \$procmux$1599  = b[19:16];
      7'b?1?????:
        \$procmux$1599  = b[23:20];
      7'b1??????:
        \$procmux$1599  = b[27:24];
      default:
        \$procmux$1599  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns  = \$procmux$1599 (4'h0, { 12'h134, \$procmux$1526_Y [3:1], \$procmux$1526_Y [2], \$procmux$1433_Y , 4'h5, \$procmux$765_Y [3:2], 1'h0, \$procmux$765_Y [2] }, { \$procmux$1614_CMP , \$procmux$1612_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5838 , \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o , \$auto$opt_reduce.cc:137:opt_pmux$5465 , \$procmux$1006_CMP  });
  assign \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 4'h8;
  assign \$procmux$1612_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:511.19-517.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 2'h2;
  assign \$procmux$1613_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:502.17-509.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 1'h1;
  assign \$procmux$1614_CMP  = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:495.14-500.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs ;
  function [0:0] \$procmux$1639 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$1639  = b[0:0];
      3'b?1?:
        \$procmux$1639  = b[1:1];
      3'b1??:
        \$procmux$1639  = b[2:2];
      default:
        \$procmux$1639  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i  = \$procmux$1639 (1'h0, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1, \$670y  }, { \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i , \$procmux$1006_CMP  });
  function [0:0] \$procmux$1663 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:676.21-695.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$1663  = b[0:0];
      2'b1?:
        \$procmux$1663  = b[1:1];
      default:
        \$procmux$1663  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i  = \$procmux$1663 (1'h0, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1 }, { \$procmux$1235_CMP , \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  });
  function [5:0] \$procmux$1681 ;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$1681  = b[5:0];
      2'b1?:
        \$procmux$1681  = b[11:6];
      default:
        \$procmux$1681  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6:4], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [2:0] } = \$procmux$1681 (6'h00, { \$procmux$1350_Y [6:4], \$procmux$1350_Y [5], \$procmux$1350_Y [5], \$procmux$1350_Y [5], 3'h0, \$auto$wreduce.cc:514:run$5513 [2:0] }, { \$procmux$1235_CMP , \$procmux$1006_CMP  });
  function [1:0] \$procmux$1687 ;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$1687  = b[1:0];
      2'b1?:
        \$procmux$1687  = b[3:2];
      default:
        \$procmux$1687  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.exc_pc_mux_id  = \$procmux$1687 (2'h1, { 2'h2, \$procmux$1173_Y  }, { \$auto$opt_reduce.cc:137:opt_pmux$5427 , \$procmux$1006_CMP  });
  function [1:0] \$procmux$1695 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$1695  = b[1:0];
      3'b?1?:
        \$procmux$1695  = b[3:2];
      3'b1??:
        \$procmux$1695  = b[5:4];
      default:
        \$procmux$1695  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [1:0] = \$procmux$1695 (2'h0, { 4'h6, \$670y , 1'h0 }, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o , \$auto$opt_reduce.cc:137:opt_pmux$5465 , \$procmux$1006_CMP  });
  function [0:0] \$procmux$1706 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$procmux$1706  = b[0:0];
      4'b??1?:
        \$procmux$1706  = b[1:1];
      4'b?1??:
        \$procmux$1706  = b[2:2];
      4'b1???:
        \$procmux$1706  = b[3:3];
      default:
        \$procmux$1706  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_set_o  = \$procmux$1706 (1'h0, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.jump_set_i , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.handle_irq , 1'h1, \$670y  }, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o , \$procmux$1235_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5405 , \$procmux$1006_CMP  });
  function [0:0] \$procmux$1743 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:519.14-534.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$1743  = b[0:0];
      2'b1?:
        \$procmux$1743  = b[1:1];
      default:
        \$procmux$1743  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.ctrl_busy  = \$procmux$1743 (1'h1, { 1'h0, \$613y  }, { \$procmux$1612_CMP , \$763y  });
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.retain_id  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:561.15-635.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.special_req ;
  function [0:0] \$procmux$1766 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$1766  = b[0:0];
      3'b?1?:
        \$procmux$1766  = b[1:1];
      3'b1??:
        \$procmux$1766  = b[2:2];
      default:
        \$procmux$1766  = a;
    endcase
  endfunction
  assign \$procmux$1766_Y  = \$procmux$1766 (1'h0, { \$procmux$1537_Y , \$procmux$1444_Y , 1'h1 }, { \$procmux$1529_CMP , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.controller_run_o , \$auto$opt_reduce.cc:137:opt_pmux$5425  });
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.debug_mode_d  = ~ (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) \$procmux$1006_CMP ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.nmi_mode_d  = \$procmux$1006_CMP  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:728.14-832.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494.5-838.12" *) 1'h0 : \$procmux$1312_Y ;
  assign \$procmux$1855_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:287.9-287.31|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:286.16-290.10" *) 1'h0 : \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_q ;
  assign \$procmux$1963_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" *) 1'h0 : \$procmux$1855_Y ;
  assign \$procmux$1970_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:281.9-281.34|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:280.16-290.10" *) 1'h0 : \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_q ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.load_err_prio  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" *) 1'h0 : \$procmux$1963_Y ;
  assign \$procmux$19_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:254.9-258.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" *) 1'h1;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.store_err_prio  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" *) 1'h0 : \$procmux$1970_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_prio  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_fetch_err  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:279.9-279.37|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:278.7-290.10" *) 1'h0 : \u_ibex_top.u_ibex_core.id_stage_i.controller_i.illegal_insn_q ;
  assign \$procmux$2059_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h0f;
  function [1:0] \$procmux$2091 ;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1152.13-1160.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$2091  = b[1:0];
      2'b1?:
        \$procmux$2091  = b[3:2];
      default:
        \$procmux$2091  = a;
    endcase
  endfunction
  assign \$procmux$2091_Y  = \$procmux$2091 (2'h3, 4'h2, { \$371y , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12] });
  function [7:0] \$procmux$21 ;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$21  = b[7:0];
      2'b1?:
        \$procmux$21  = b[15:8];
      default:
        \$procmux$21  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [3:0] } = \$procmux$21 ({ 4'h0, data_rdata_full[3:0] }, { 8'h00, data_rdata_full[3:0], 4'h0 }, { \$auto$opt_reduce.cc:137:opt_pmux$5453 , \$procmux$22_CMP  });
  assign \$procmux$2124_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:948.18-1136.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h33;
  function [2:0] \$procmux$2147 ;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1128.36-1131.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995.11-1134.18" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$2147  = b[2:0];
      2'b1?:
        \$procmux$2147  = b[5:3];
      default:
        \$procmux$2147  = a;
    endcase
  endfunction
  assign { \$auto$wreduce.cc:514:run$5519 [3], \$auto$wreduce.cc:514:run$5519 [5], \$auto$wreduce.cc:514:run$5519 [1] } = \$procmux$2147 (3'h6, 6'h28, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], \$371y  });
  assign \$procmux$2205_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:820.22-946.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h13;
  assign \$procmux$2267_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:780.21-790.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h23;
  assign \$procmux$22_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_offset_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:270.9-274.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244.5-278.12" *) 2'h3;
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_b_mux_sel_dec  = ~ (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) \$procmux$2124_CMP ;
  function [1:0] \$procmux$2563 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1167.9-1184.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$2563  = b[1:0];
      3'b?1?:
        \$procmux$2563  = b[3:2];
      3'b1??:
        \$procmux$2563  = b[5:4];
      default:
        \$procmux$2563  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel_dec  = \$procmux$2563 (2'h3, { 4'h8, \$procmux$2091_Y  }, { \$auto$opt_reduce.cc:137:opt_pmux$5481 , \$auto$opt_reduce.cc:137:opt_pmux$5479 , \$procmux$2059_CMP  });
  assign \$auto$opt_reduce.cc:137:opt_pmux$5481  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:813.21-818.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h17;
  assign \$procmux$2572_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:792.20-799.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h03;
  function [2:0] \$procmux$2584 ;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$2584  = b[2:0];
      3'b?1?:
        \$procmux$2584  = b[5:3];
      3'b1??:
        \$procmux$2584  = b[8:6];
      default:
        \$procmux$2584  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [1] } = \$procmux$2584 (3'h6, { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], 1'h0, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], \$auto$wreduce.cc:514:run$5519 [3], \$auto$wreduce.cc:514:run$5519 [5], \$auto$wreduce.cc:514:run$5519 [1], 3'h0 }, { \$procmux$2205_CMP , \$procmux$2124_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5901  });
  assign \$procmux$2591_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [5:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:805.19-811.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *) 6'h37;
  function [2:0] \$procmux$2604 ;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143.9-1163.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692.5-1188.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$2604  = b[2:0];
      3'b?1?:
        \$procmux$2604  = b[5:3];
      3'b1??:
        \$procmux$2604  = b[8:6];
      default:
        \$procmux$2604  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.imm_b_mux_sel_o  = \$procmux$2604 (3'h0, { 6'h0b, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], 1'h0, \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12] }, { \$procmux$2267_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5443 , \$procmux$2059_CMP  });
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" *) 1'h0 : \$procmux$3322_Y ;
  assign data_we_o = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" *) 1'h0 : \$procmux$2267_CMP ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_req_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" *) 1'h0 : \$auto$opt_reduce.cc:137:opt_pmux$5435 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" *) 1'h0 : \$procmux$3427_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.rf_we  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.23-666.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:658.5-666.8" *) 1'h0 : \$auto$opt_reduce.cc:137:opt_pmux$5441 ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_insn  = \$procmux$3479_Y  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:650.7-650.27|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:649.5-651.8" *) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.illegal_c_insn_i ;
  assign \$procmux$2877_Y  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12] & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:573.19-586.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16" *) \u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i ;
  function [1:0] \$procmux$3152 ;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:328.18-328.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326.9-338.16" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$3152  = b[1:0];
      2'b1?:
        \$procmux$3152  = b[3:2];
      default:
        \$procmux$3152  = a;
    endcase
  endfunction
  assign \$procmux$3152_Y  = \$procmux$3152 (2'h0, 4'h9, { \$371y , \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12] });
  assign \$procmux$3322_Y  = \$procmux$2059_CMP  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" *) \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12];
  assign \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.data_type_o  = \$auto$opt_reduce.cc:137:opt_pmux$5435  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:317.20-339.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" *) \$procmux$3152_Y  : 2'h0;
  assign \$procmux$3427_Y  = \$procmux$2059_CMP  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568.9-590.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" *) \$procmux$2877_Y ;
  assign \$procmux$3479_Y  = ~ (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:594.9-640.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240.5-646.12" *) \$auto$opt_reduce.cc:137:opt_pmux$5905 ;
  function [13:0] \$procmux$3511 ;
    input [13:0] a;
    input [83:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        \$procmux$3511  = b[13:0];
      6'b????1?:
        \$procmux$3511  = b[27:14];
      6'b???1??:
        \$procmux$3511  = b[41:28];
      6'b??1???:
        \$procmux$3511  = b[55:42];
      6'b?1????:
        \$procmux$3511  = b[69:56];
      6'b1?????:
        \$procmux$3511  = b[83:70];
      default:
        \$procmux$3511  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.id_stage_i.imm_b [23:16], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [12:11], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [3:0] } = \$procmux$3511 (14'h0004, { 10'h000, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:0], 10'h000, \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0], 9'h000, \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [0], \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:1], 1'h0, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:0], \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [4:1], \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], 9'h000, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [4:1], \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [12], \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [0], \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:1], 12'h000, \$298y [2:1], 1'h0 }, { \$procmux$3517_CMP , \$procmux$3516_CMP , \$procmux$3515_CMP , \$procmux$3514_CMP , \$procmux$3513_CMP , \$procmux$3512_CMP  });
  assign \$procmux$3512_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:382.26-382.72|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) 3'h5;
  assign \$procmux$3513_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:381.26-381.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) 3'h4;
  assign \$procmux$3514_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:380.26-380.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) 2'h3;
  assign \$procmux$3515_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:379.26-379.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) 2'h2;
  assign \$procmux$3516_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:378.26-378.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) 1'h1;
  assign \$procmux$3517_CMP  = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:377.26-377.45|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376.7-385.14" *) \u_ibex_top.u_ibex_core.id_stage_i.imm_b_mux_sel ;
  function [31:0] \$procmux$3518 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$3518  = b[31:0];
      3'b?1?:
        \$procmux$3518  = b[63:32];
      3'b1??:
        \$procmux$3518  = b[95:64];
      default:
        \$procmux$3518  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.alu_operand_a_ex  = \$procmux$3518 (\u_ibex_top.rf_rdata_a_ecc_buf , { 25'h0000000, \u_ibex_top.crash_dump_o [70:64], \u_ibex_top.crash_dump_o [159:129], 33'h000000000 }, { \$procmux$3521_CMP , \$procmux$3520_CMP , \$procmux$3519_CMP  });
  assign \$procmux$3519_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:322.20-322.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" *) 2'h3;
  assign \$procmux$3520_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:321.20-321.44|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" *) 2'h2;
  assign \$procmux$3521_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.alu_op_a_mux_sel  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:320.20-320.52|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318.5-324.12" *) 1'h1;
  function [31:0] \$procmux$355 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$procmux$355  = b[31:0];
      4'b??1?:
        \$procmux$355  = b[63:32];
      4'b?1??:
        \$procmux$355  = b[95:64];
      4'b1???:
        \$procmux$355  = b[127:96];
      default:
        \$procmux$355  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o  = \$procmux$355 (32'd0, { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.bwlogic_result , 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1], \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result , 31'h00000000, \u_ibex_top.u_ibex_core.branch_decision  }, { \$auto$wreduce.cc:514:run$5527 [0], \$procmux$358_CMP [0], \$procmux$357_CTRL , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate  });
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate  = { \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [1] } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1350.27-1350.57|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *) 3'h6;
  assign \$procmux$357_CTRL  = | (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *) { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_arith , \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.shift_left  = { \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [1] } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1338.26-1338.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *) 3'h3;
  assign \$procmux$358_CMP [0] = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1332.19-1332.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *) { \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [1] };
  assign \$auto$wreduce.cc:514:run$5527 [0] = { \u_ibex_top.u_ibex_core.alu_operator_ex [5], \u_ibex_top.u_ibex_core.alu_operator_ex [3], \u_ibex_top.u_ibex_core.alu_operator_ex [1] } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1326.27-1326.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322.5-1394.12" *) 3'h1;
  function [15:0] \$procmux$36 ;
    input [15:0] a;
    input [47:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:233.16-233.67|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229.5-235.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$36  = b[15:0];
      3'b?1?:
        \$procmux$36  = b[31:16];
      3'b1??:
        \$procmux$36  = b[47:32];
      default:
        \$procmux$36  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [3:0] } = \$procmux$36 ({ 12'h000, data_rdata_full[3:0] }, { data_rdata_full[3:0], 16'h0000, data_rdata_full[3:0], 16'h0000, data_rdata_full[3:0], 4'h0 }, { \$procmux$19_CMP , \$procmux$13_CMP , \$procmux$22_CMP  });
  assign \$procmux$3748_Y [31:1] = \u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.37-771.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:743.18-771.12" *) \u_ibex_top.u_ibex_core.alu_operand_a_ex [31:1] : \$procmux$3935_Y [31:1];
  assign \$procmux$3877_Y  = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" *) 1'h0 : \$1343y ;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_greater_equal  = \$952y  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:138.7-138.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:137.5-141.8" *) \u_ibex_top.u_ibex_core.alu_operand_a_ex [31] : 1'h1;
  assign \$procmux$3917_Y [31:1] = \u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.31-743.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:735.9-771.12" *) \u_ibex_top.u_ibex_core.alu_operand_a_ex [31:1] : \$procmux$3748_Y [31:1];
  assign \$procmux$3935_Y [31:1] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:727.13-727.36|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:719.9-730.16" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q  : \u_ibex_top.crash_dump_o [159:129];
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_b  = \u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_op_b_negate  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:99.26-99.53|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:97.5-101.12" *) { \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [32:1], 1'h1 } : { \u_ibex_top.u_ibex_core.alu_operand_b_ex , 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mcause_en  = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:718.25-772.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" *) \$procmux$3877_Y ;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [31:1] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:778.27-805.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716.5-808.12" *) \$procmux$3917_Y [31:1] : \u_ibex_top.u_ibex_core.alu_operand_a_ex [31:1];
  assign \$procmux$4623_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" *) 2'h2;
  assign \$procmux$4758_CMP  = \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:86.9-199.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" *) 1'h1;
  assign \$procmux$476_Y  = ~ (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" *) \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done ;
  assign \$procmux$484_Y  = \u_ibex_top.u_ibex_core.id_stage_i.multicycle_done  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:857.13-857.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:856.11-862.14" *) 1'h0 : \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  assign \$procmux$4867_CMP  = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:45.9-77.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" *) \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [1:0];
  function [18:0] \$procmux$4898 ;
    input [18:0] a;
    input [56:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:208.9-267.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:42.5-276.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$4898  = b[18:0];
      3'b?1?:
        \$procmux$4898  = b[37:19];
      3'b1??:
        \$procmux$4898  = b[56:38];
      default:
        \$procmux$4898  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [23:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [12], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [10:7], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [5:0] } = \$procmux$4898 ({ 2'h0, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], 5'h00, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] }, { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5], 9'h005, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2], 6'h13, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:2], 15'h0013, \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:2], 15'h0413 }, { \$procmux$4867_CMP , \$procmux$4758_CMP , \$procmux$4623_CMP  });
  assign \$auto$opt_share.cc:222:merge_operators$5853  = data_rvalid_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.28-478.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:467.9-478.12" *) \$auto$rtlil.cc:3094:Pmux$5855 ;
  assign \$procmux$4958_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *) 2'h3;
  assign \$procmux$4973_Y  = data_gnt_i & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.38-459.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:453.9-459.12" *) \$1219y ;
  assign \$procmux$5002_Y [2:1] = data_rvalid_i ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" *) { 1'h0, \$1205y [1] } : 2'h2;
  assign \$procmux$5011_Y  = data_rvalid_i & (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.41-439.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:426.9-446.12" *) \$1205y [1];
  assign \$procmux$5059_Y  = \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q  | (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.38-416.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:411.9-416.12" *) data_gnt_i;
  function [2:0] \$procmux$5081 ;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$5081  = b[2:0];
      3'b?1?:
        \$procmux$5081  = b[5:3];
      3'b1??:
        \$procmux$5081  = b[8:6];
      default:
        \$procmux$5081  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_ns  = \$procmux$5081 (3'h0, { 1'h0, \$auto$wreduce.cc:514:run$5535 [1:0], 3'h2, \$procmux$5002_Y [2:1], \$procmux$5002_Y [1] }, { \$1252y , \$1299y , \$1273y  });
  assign \$auto$wreduce.cc:514:run$5535 [1:0] = data_gnt_i ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.27-399.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:394.11-401.14" *) { \u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access , 1'h0 } : { \$1183y [1], 1'h1 };
  assign \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_d  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" *) \$procmux$476_Y  : \$auto$opt_reduce.cc:137:opt_pmux$5477 ;
  assign \$procmux$5214_Y  = \u_ibex_top.u_ibex_core.id_stage_i.lsu_req  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.24-402.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:387.9-402.12" *) data_gnt_i;
  function [0:0] \$procmux$5246 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$5246  = b[0:0];
      2'b1?:
        \$procmux$5246  = b[1:1];
      default:
        \$procmux$5246  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.id_stage_i.lsu_addr_incr_req_i  = \$procmux$5246 (1'h0, { \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_q , 1'h1 }, { \$procmux$4958_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5469  });
  function [0:0] \$procmux$5255 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$5255  = b[0:0];
      2'b1?:
        \$procmux$5255  = b[1:1];
      default:
        \$procmux$5255  = a;
    endcase
  endfunction
  assign data_req_o = \$procmux$5255 (1'h0, { \u_ibex_top.u_ibex_core.id_stage_i.lsu_req , 1'h1 }, { \$1252y , \$auto$opt_reduce.cc:137:opt_pmux$5471  });
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.lsu_err_d  = \$auto$opt_reduce.cc:137:opt_pmux$5469  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *) data_err_i;
  assign \$procmux$527_Y  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:851.22-863.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" *) \$procmux$484_Y  : \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o ;
  function [0:0] \$procmux$5282 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$5282  = b[0:0];
      3'b?1?:
        \$procmux$5282  = b[1:1];
      3'b1??:
        \$procmux$5282  = b[2:2];
      default:
        \$procmux$5282  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.handle_misaligned_d  = \$procmux$5282 (\u_ibex_top.u_ibex_core.load_store_unit_i.split_misaligned_access , { \$procmux$5059_Y , \$procmux$5011_Y , 1'h0 }, { \$1299y , \$1273y , \$procmux$4958_CMP  });
  function [0:0] \$procmux$5299 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:449.17-460.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$5299  = b[0:0];
      2'b1?:
        \$procmux$5299  = b[1:1];
      default:
        \$procmux$5299  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.ctrl_update  = \$procmux$5299 (1'h0, { \$procmux$5214_Y , data_gnt_i }, { \$1252y , \$auto$opt_reduce.cc:137:opt_pmux$5503  });
  function [3:0] \$procmux$53 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:180.16-180.69|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176.5-182.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$53  = b[3:0];
      3'b?1?:
        \$procmux$53  = b[7:4];
      3'b1??:
        \$procmux$53  = b[11:8];
      default:
        \$procmux$53  = a;
    endcase
  endfunction
  assign data_wdata_o_low = \$procmux$53 (\u_ibex_top.rf_rdata_b_ecc_buf [3:0], { \u_ibex_top.rf_rdata_b_ecc_buf [27:24], \u_ibex_top.rf_rdata_b_ecc_buf [19:16], \u_ibex_top.rf_rdata_b_ecc_buf [11:8] }, { \$procmux$117_CMP , \$procmux$116_CMP , \$1177y  });
  function [0:0] \$procmux$5307 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:462.34-479.10|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383.5-484.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$procmux$5307  = b[0:0];
      4'b??1?:
        \$procmux$5307  = b[1:1];
      4'b?1??:
        \$procmux$5307  = b[2:2];
      4'b1???:
        \$procmux$5307  = b[3:3];
      default:
        \$procmux$5307  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_update  = \$procmux$5307 (1'h0, { \$procmux$5214_Y , data_gnt_i, \$procmux$4973_Y , \$auto$opt_share.cc:222:merge_operators$5853  }, { \$1252y , \$1299y , \$procmux$4958_CMP , \$auto$opt_reduce.cc:137:opt_pmux$5469  });
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_err  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0] ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_unaligned  : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err ;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [21:16], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5:0] } = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0] ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" *) { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [5:0], 6'h00 } : { 6'h00, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [5:0] };
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_valid  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q [0] ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.24-125.8|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:114.5-131.8" *) \$procmux$5337_Y  : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ;
  assign \$procmux$5337_Y  = \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err  ? (* full_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:121.9-121.29|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:120.7-124.10" *) \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_unaligned  : \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid ;
  function [15:0] \$procmux$5341 ;
    input [15:0] a;
    input [31:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$5341  = b[15:0];
      2'b1?:
        \$procmux$5341  = b[31:16];
      default:
        \$procmux$5341  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [3:0] } = \$procmux$5341 ({ \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [27:24], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [19:16], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [3:0] }, { 8'h00, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [11:8], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [3:0], 12'h000, \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [3:0] }, { \$procmux$5343_CMP , \$procmux$5342_CTRL  });
  assign \$procmux$5342_CTRL  = | (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" *) \$procmux$5342_CMP ;
  assign \$procmux$5342_CMP [0] = \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" *) 2'h2;
  assign \$procmux$5342_CMP [1] = \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:325.20-325.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" *) 2'h3;
  assign \$procmux$5343_CMP  = \u_ibex_top.u_ibex_core.load_store_unit_i.data_type_q  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:324.20-324.49|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322.5-327.12" *) 1'h1;
  function [31:0] \$procmux$5347 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:213.16-213.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$5347  = b[31:0];
      3'b?1?:
        \$procmux$5347  = b[63:32];
      3'b1??:
        \$procmux$5347  = b[95:64];
      default:
        \$procmux$5347  = a;
    endcase
  endfunction
  assign \u_ibex_top.u_ibex_core.if_stage_i.fetch_addr_n  = \$procmux$5347 (32'd128, { 25'h0000000, \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:1], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [31:8], 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [4:2], 2'h0, \u_ibex_top.crash_dump_o [63:33], 1'h0 }, { \$procmux$5351_CMP , \$procmux$5350_CMP , \$procmux$5349_CMP  });
  assign \$procmux$5349_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [1:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:212.16-212.42|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" *) 2'h3;
  assign \$procmux$5350_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [1:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:211.16-211.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" *) 2'h2;
  assign \$procmux$5351_CMP  = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [1:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:210.16-210.50|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:208.5-218.12" *) 2'h1;
  function [27:0] \$procmux$5352 ;
    input [27:0] a;
    input [83:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$5352  = b[27:0];
      3'b?1?:
        \$procmux$5352  = b[55:28];
      3'b1??:
        \$procmux$5352  = b[83:56];
      default:
        \$procmux$5352  = a;
    endcase
  endfunction
  assign { \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [31:8], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [4:2] } = \$procmux$5352 ({ \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o [31:8], 4'h0 }, { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o [31:8], \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [4], \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [2:0], 56'h1a110801a11082 }, { \$procmux$5355_CMP , \$procmux$5354_CMP , \$procmux$5353_CMP  });
  assign \$procmux$5353_CMP  = \u_ibex_top.u_ibex_core.exc_pc_mux_id  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:196.23-196.48|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" *) 2'h3;
  assign \$procmux$5354_CMP  = \u_ibex_top.u_ibex_core.exc_pc_mux_id  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:195.23-195.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" *) 2'h2;
  assign \$procmux$5355_CMP  = \u_ibex_top.u_ibex_core.exc_pc_mux_id  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:194.23-194.76|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:192.5-198.12" *) 1'h1;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [4], \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [2:0] } = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [6] ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:189.7-189.43|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:187.5-190.8" *) 4'hf : { \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [4], \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [2:0] };
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [3:0] = \$auto$opt_reduce.cc:137:opt_pmux$5475  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:309.9-313.12|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283.5-317.12" *) 4'h0 : data_rdata_full[3:0];
  assign \$procmux$673_Y  = \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_in_dec_o  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:833.26-839.16|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18" *) \u_ibex_top.u_ibex_core.id_stage_i.decoder_i.jump_set_o ;
  assign \$procmux$703_Y  = \u_ibex_top.u_ibex_core.id_stage_i.id_fsm_q  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796.11-848.18|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14" *) 1'h0 : \$procmux$673_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.stall_jump  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" *) \$procmux$527_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.jump_set_raw  = \u_ibex_top.u_ibex_core.id_stage_i.instr_executing  & (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794.7-868.14|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:793.5-869.8" *) \$procmux$703_Y ;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.halt_if  = fetch_enable_i_0 ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:842.7-842.22|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:840.5-843.8" *) \$procmux$1766_Y  : 1'h1;
  assign \$procmux$765_Y [3:2] = \u_ibex_top.u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q  ? (* src = "../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:830.11-830.38|../build/ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:829.9-831.12" *) 2'h2 : 2'h1;
  (* src = "src/ibex_wrap.sv:155.22" *)
  sg13g2_IOPadOut4mA pad_alert_minor_o_inst (
    .c2p(1'h0),
    .pad(alert_minor)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:100.18" *)
  sg13g2_IOPadIn pad_clk_inst (
    .p2c(clk_i),
    .pad(clk)
  );
  (* src = "src/ibex_wrap.sv:150.22" *)
  sg13g2_IOPadOut4mA pad_core_sleep_o_inst (
    .c2p(core_sleep_o),
    .pad(core_sleep)
  );
  (* src = "src/ibex_wrap.sv:253.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_0_inst (
    .c2p(1'h0),
    .pad(data_addr_0)
  );
  (* src = "src/ibex_wrap.sv:258.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_1_inst (
    .c2p(1'h0),
    .pad(data_addr_1)
  );
  (* src = "src/ibex_wrap.sv:263.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_2_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [3]),
    .pad(data_addr_2)
  );
  (* src = "src/ibex_wrap.sv:268.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_3_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [4]),
    .pad(data_addr_3)
  );
  (* src = "src/ibex_wrap.sv:273.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_4_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [5]),
    .pad(data_addr_4)
  );
  (* src = "src/ibex_wrap.sv:278.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_5_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [6]),
    .pad(data_addr_5)
  );
  (* src = "src/ibex_wrap.sv:283.22" *)
  sg13g2_IOPadOut4mA pad_data_addr_o_6_inst (
    .c2p(\u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7]),
    .pad(data_addr_6)
  );
  (* src = "src/ibex_wrap.sv:248.18" *)
  sg13g2_IOPadIn pad_data_err_i_inst (
    .p2c(data_err_i),
    .pad(data_err)
  );
  (* src = "src/ibex_wrap.sv:233.18" *)
  sg13g2_IOPadIn pad_data_gnt_i_inst (
    .p2c(data_gnt_i),
    .pad(data_gnt)
  );
  (* src = "src/ibex_wrap.sv:292.18" *)
  sg13g2_IOPadIn pad_data_rdata_i_0_inst (
    .p2c(data_rdata_full[0]),
    .pad(data_rdata_0)
  );
  (* src = "src/ibex_wrap.sv:297.18" *)
  sg13g2_IOPadIn pad_data_rdata_i_1_inst (
    .p2c(data_rdata_full[1]),
    .pad(data_rdata_1)
  );
  (* src = "src/ibex_wrap.sv:302.18" *)
  sg13g2_IOPadIn pad_data_rdata_i_2_inst (
    .p2c(data_rdata_full[2]),
    .pad(data_rdata_2)
  );
  (* src = "src/ibex_wrap.sv:307.18" *)
  sg13g2_IOPadIn pad_data_rdata_i_3_inst (
    .p2c(data_rdata_full[3]),
    .pad(data_rdata_3)
  );
  (* src = "src/ibex_wrap.sv:228.22" *)
  sg13g2_IOPadOut4mA pad_data_req_o_inst (
    .c2p(data_req_o),
    .pad(data_req)
  );
  (* src = "src/ibex_wrap.sv:238.18" *)
  sg13g2_IOPadIn pad_data_rvalid_i_inst (
    .p2c(data_rvalid_i),
    .pad(data_rvalid)
  );
  (* src = "src/ibex_wrap.sv:312.22" *)
  sg13g2_IOPadOut4mA pad_data_wdata_o_0_inst (
    .c2p(data_wdata_o_low[0]),
    .pad(data_wdata_0)
  );
  (* src = "src/ibex_wrap.sv:317.22" *)
  sg13g2_IOPadOut4mA pad_data_wdata_o_1_inst (
    .c2p(data_wdata_o_low[1]),
    .pad(data_wdata_1)
  );
  (* src = "src/ibex_wrap.sv:322.22" *)
  sg13g2_IOPadOut4mA pad_data_wdata_o_2_inst (
    .c2p(data_wdata_o_low[2]),
    .pad(data_wdata_2)
  );
  (* src = "src/ibex_wrap.sv:327.22" *)
  sg13g2_IOPadOut4mA pad_data_wdata_o_3_inst (
    .c2p(data_wdata_o_low[3]),
    .pad(data_wdata_3)
  );
  (* src = "src/ibex_wrap.sv:243.22" *)
  sg13g2_IOPadOut4mA pad_data_we_o_inst (
    .c2p(data_we_o),
    .pad(data_we)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:120.18" *)
  sg13g2_IOPadIn pad_debug_req_i_inst (
    .p2c(debug_req_i),
    .pad(debug_req)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:125.18" *)
  sg13g2_IOPadIn pad_fetch_enable_i_0_inst (
    .p2c(fetch_enable_i_0),
    .pad(fetch_enable_0)
  );
  (* src = "src/ibex_wrap.sv:164.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_0_inst (
    .c2p(1'h0),
    .pad(instr_addr_0)
  );
  (* src = "src/ibex_wrap.sv:169.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_1_inst (
    .c2p(1'h0),
    .pad(instr_addr_1)
  );
  (* src = "src/ibex_wrap.sv:174.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_2_inst (
    .c2p(instr_addr_full[2]),
    .pad(instr_addr_2)
  );
  (* src = "src/ibex_wrap.sv:179.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_3_inst (
    .c2p(instr_addr_full[3]),
    .pad(instr_addr_3)
  );
  (* src = "src/ibex_wrap.sv:184.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_4_inst (
    .c2p(instr_addr_full[4]),
    .pad(instr_addr_4)
  );
  (* src = "src/ibex_wrap.sv:189.22" *)
  sg13g2_IOPadOut4mA pad_instr_addr_o_5_inst (
    .c2p(instr_addr_full[5]),
    .pad(instr_addr_5)
  );
  (* src = "src/ibex_wrap.sv:145.18" *)
  sg13g2_IOPadIn pad_instr_err_i_inst (
    .p2c(instr_err_i),
    .pad(instr_err)
  );
  (* src = "src/ibex_wrap.sv:135.18" *)
  sg13g2_IOPadIn pad_instr_gnt_i_inst (
    .p2c(instr_gnt_i),
    .pad(instr_gnt)
  );
  (* src = "src/ibex_wrap.sv:194.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_0_inst (
    .p2c(instr_rdata_full[0]),
    .pad(instr_rdata_0)
  );
  (* src = "src/ibex_wrap.sv:199.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_1_inst (
    .p2c(instr_rdata_full[1]),
    .pad(instr_rdata_1)
  );
  (* src = "src/ibex_wrap.sv:204.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_2_inst (
    .p2c(instr_rdata_full[2]),
    .pad(instr_rdata_2)
  );
  (* src = "src/ibex_wrap.sv:209.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_3_inst (
    .p2c(instr_rdata_full[3]),
    .pad(instr_rdata_3)
  );
  (* src = "src/ibex_wrap.sv:214.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_4_inst (
    .p2c(instr_rdata_full[4]),
    .pad(instr_rdata_4)
  );
  (* src = "src/ibex_wrap.sv:219.18" *)
  sg13g2_IOPadIn pad_instr_rdata_i_5_inst (
    .p2c(instr_rdata_full[5]),
    .pad(instr_rdata_5)
  );
  (* src = "src/ibex_wrap.sv:130.22" *)
  sg13g2_IOPadOut4mA pad_instr_req_o_inst (
    .c2p(instr_req_o),
    .pad(instr_req)
  );
  (* src = "src/ibex_wrap.sv:140.18" *)
  sg13g2_IOPadIn pad_instr_rvalid_i_inst (
    .p2c(instr_rvalid_i),
    .pad(instr_rvalid)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:342.18" *)
  sg13g2_IOPadIn pad_irq_external_i_inst (
    .p2c(irq_external_i),
    .pad(irq_external)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:347.18" *)
  sg13g2_IOPadIn pad_irq_nm_i_inst (
    .p2c(irq_nm_i),
    .pad(irq_nm)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:332.18" *)
  sg13g2_IOPadIn pad_irq_software_i_inst (
    .p2c(irq_software_i),
    .pad(irq_software)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:337.18" *)
  sg13g2_IOPadIn pad_irq_timer_i_inst (
    .p2c(irq_timer_i),
    .pad(irq_timer)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:105.18" *)
  sg13g2_IOPadIn pad_rst_ni_inst (
    .p2c(rst_ni),
    .pad(rst_n)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:110.18" *)
  sg13g2_IOPadIn pad_scan_rst_ni_inst (
    .p2c(scan_rst_ni),
    .pad(scan_rst_n)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:115.18" *)
  sg13g2_IOPadIn pad_test_en_i_inst (
    .p2c(test_en_i),
    .pad(test_en)
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:356.39" *)
  sg13g2_IOPadVdd pad_vdd0 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:357.39" *)
  sg13g2_IOPadVdd pad_vdd1 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:358.39" *)
  sg13g2_IOPadVdd pad_vdd2 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:359.39" *)
  sg13g2_IOPadVdd pad_vdd3 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:364.41" *)
  sg13g2_IOPadIOVdd pad_vddio0 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:365.41" *)
  sg13g2_IOPadIOVdd pad_vddio1 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:366.41" *)
  sg13g2_IOPadIOVdd pad_vddio2 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:367.41" *)
  sg13g2_IOPadIOVdd pad_vddio3 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:360.39" *)
  sg13g2_IOPadVss pad_vss0 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:361.39" *)
  sg13g2_IOPadVss pad_vss1 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:362.39" *)
  sg13g2_IOPadVss pad_vss2 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:363.39" *)
  sg13g2_IOPadVss pad_vss3 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:368.41" *)
  sg13g2_IOPadIOVss pad_vssio0 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:369.41" *)
  sg13g2_IOPadIOVss pad_vssio1 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:370.41" *)
  sg13g2_IOPadIOVss pad_vssio2 (
  );
  (* keep = "true" *)
  (* src = "src/ibex_wrap.sv:371.41" *)
  sg13g2_IOPadIOVss pad_vssio3 (
  );
  assign { \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [31:13], \u_ibex_top.u_ibex_core.id_stage_i.controller_i.instr_i [11:6] } = { 8'h00, \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [3:0], \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [4:1], 4'h0, \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [3:0], 1'h0 };
  assign { \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [31:16], \u_ibex_top.gen_regfile_ff.register_file_i.we_a_dec [0] } = 17'b0000000000000000x;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.waddr_a_i [4] = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_b_i [4] = 1'h0;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.raddr_a_i [0] = 1'h0;
  assign { \u_ibex_top.u_ibex_core.id_stage_i.imm_b [31:24], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [15:13], \u_ibex_top.u_ibex_core.id_stage_i.imm_b [10:4] } = 18'h00000;
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d [7:0] = 8'h01;
  assign { \u_ibex_top.u_ibex_core.alu_operator_ex [6], \u_ibex_top.u_ibex_core.alu_operator_ex [4], \u_ibex_top.u_ibex_core.alu_operator_ex [2], \u_ibex_top.u_ibex_core.alu_operator_ex [0] } = { 2'h0, \u_ibex_top.u_ibex_core.alu_operator_ex [5], 1'h0 };
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [32:8] = 25'h0000000;
  assign \u_ibex_top.u_ibex_core.id_stage_i.controller_i.pc_mux_o [2] = 1'h0;
  assign \u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_neg [0] = 1'h1;
  assign { \u_ibex_top.crash_dump_o [128:71], \u_ibex_top.crash_dump_o [32:0] } = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q , 59'h0000000xxxxxxxx };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.mepc_d [0] = 1'h0;
  assign \u_ibex_top.core_busy_d [1:0] = \u_ibex_top.core_busy_d [3:2];
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:22], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:6] } = 20'h00000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [31:24], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [15:13], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [11], \u_ibex_top.u_ibex_core.if_stage_i.compressed_decoder_i.instr_o [6] } = 13'h0000;
  assign instr_rdata_full[31:6] = 26'h0000000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [7], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [5], \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [1:0] } = { 1'h0, \u_ibex_top.u_ibex_core.if_stage_i.exc_pc [6], 2'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o [7:0] = 8'h01;
  assign { instr_addr_full[31:6], instr_addr_full[1:0] } = 28'h0000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0] = 1'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [2] = instr_err_i;
  assign data_rdata_full[31:4] = 28'h0000000;
  assign \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:6] = 26'h0000000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [69:38], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:6] } = { instr_rdata_full[5:0], 52'h0000000000000 };
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:70], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:38], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:6] } = 78'h00000000000000000000;
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [5:2], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [0] } = { instr_addr_full[5:2], 1'h0 };
  assign \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [3] = \u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i [4];
  assign { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:6], \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0] } = 27'h0000000;
  assign \$procmux$765_Y [1:0] = { 1'h0, \$procmux$765_Y [2] };
  assign \$procmux$5002_Y [0] = \$procmux$5002_Y [1];
  assign \$procmux$3935_Y [0] = 1'h0;
  assign \$procmux$3917_Y [0] = 1'h0;
  assign \$procmux$3748_Y [0] = 1'h0;
  assign \$procmux$358_CMP [4:1] = 4'h0;
  assign \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [3] = \u_ibex_top.u_ibex_core.if_stage_i.irq_vec [4];
  assign \$procmux$1526_Y [0] = \$procmux$1526_Y [2];
  assign \$procmux$1350_Y [3:0] = { \$procmux$1350_Y [4], \$procmux$1350_Y [5], \$procmux$1350_Y [5], \$procmux$1350_Y [5] };
  assign \$procmux$1276_Y [3:0] = { \$procmux$1276_Y [4], \$procmux$1276_Y [5], \$procmux$1276_Y [5], \$procmux$1276_Y [5] };
  assign \$auto$wreduce.cc:514:run$5535 [2] = 1'h0;
  assign \$auto$wreduce.cc:514:run$5527 [5:1] = 5'h00;
  assign { \$auto$wreduce.cc:514:run$5519 [6], \$auto$wreduce.cc:514:run$5519 [4], \$auto$wreduce.cc:514:run$5519 [2], \$auto$wreduce.cc:514:run$5519 [0] } = { 2'h0, \$auto$wreduce.cc:514:run$5519 [5], 1'h0 };
  assign \$auto$wreduce.cc:514:run$5513 [6:3] = 4'h0;
  assign \$auto$wreduce.cc:514:run$5512 [6:3] = 4'h0;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.addr_last_d [6:2] = \u_ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext [7:3];
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [31:28], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [23:20], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [15:12], \u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_ext [7:4] } = 16'h0000;
  assign \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_b_ext [31:4] = 28'h0000000;
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [31:12], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_h_ext [7:4] } = 24'h000000;
  assign { \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [31:28], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [23:20], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [15:12], \u_ibex_top.u_ibex_core.load_store_unit_i.rdata_w_ext [7:4] } = 16'h0000;
  assign \$647y [4:0] = { \$647y [5], \$647y [5], \$647y [5], \$647y [5], \$647y [5] };
  assign \$298y [0] = 1'h0;
  assign { \$1888y [5], \$1888y [0] } = 2'h3;
  assign \$165y [0] = 1'h0;
  assign \$159y [1:0] = { \u_ibex_top.u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1], 1'h0 };
  assign \$1357y [5:4] = 2'h3;
  assign { \$1319y [31:28], \$1319y [23:20], \$1319y [15:12], \$1319y [7:4] } = 16'h0000;
  assign { \$1318y [31:28], \$1318y [23:20], \$1318y [15:12], \$1318y [7:4] } = { \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [31:28], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [23:20], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [15:12], \u_ibex_top.gen_regfile_ff.register_file_i.wdata_a_i [7:4] };
  assign \$1205y [0] = \$1205y [1];
  assign \$1183y [0] = 1'h1;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_a_o  = \$auto$bmuxmap.cc:84:execute$5924 ;
  assign \u_ibex_top.gen_regfile_ff.register_file_i.rdata_b_o  = \$auto$bmuxmap.cc:84:execute$5943 ;
endmodule
