// Seed: 3582795024
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    output uwire id_5
);
  assign id_0 = -1;
endmodule
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_28,
    output tri id_7,
    input tri0 id_8,
    input wire id_9,
    output wire id_10,
    input wand id_11,
    output tri0 id_12,
    input tri id_13,
    input supply0 flow,
    input wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wand id_18,
    input uwire id_19,
    output supply0 id_20,
    input tri0 id_21,
    input tri0 module_1,
    input wire id_23,
    input tri1 id_24,
    output uwire id_25,
    output uwire id_26
);
  logic [-1 : -1] id_29;
  always force id_4 = -1 * -1'b0;
  module_0 modCall_1 (
      id_17,
      id_11,
      id_15,
      id_10,
      id_12,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
