#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan 29 12:52:01 2026
# Process ID: 2882
# Current directory: /home/student/jcurylo/code/uec1-lab06/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/jcurylo/code/uec1-lab06/fpga/vivado.log
# Journal file: /home/student/jcurylo/code/uec1-lab06/fpga/vivado.jou
# Running On: cadence37, OS: Linux, CPU Frequency: 3599.804 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# set build_dir $env(FPGA_BUILD_DIR)
# source $env(FPGA_DIR)/config/project.tcl
## set project_name uart_basys3
## set top_module top_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_basys3.xdc
## }
## set sv_files {
##     ../rtl/uart/counter.sv
##     ../rtl/uart/uart_tx.sv
##     ../rtl/top.sv
##     rtl/top_basys3.sv
## }
# proc create_new_project {project_name target top_module build_dir} {
#     create_project ${project_name} ${build_dir} -part ${target} -force
# 
#     # read files from the variables provided by the configuration file
#     if {[info exists ::xdc_files]} {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]} {read_verilog -sv ${::sv_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implementation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# puts $sv_files

    ../rtl/uart/counter.sv
    ../rtl/uart/uart_tx.sv
    ../rtl/top.sv
    rtl/top_basys3.sv

# create_new_project $project_name $target $top_module $build_dir
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.691 ; gain = 7.961 ; free physical = 2741 ; free virtual = 13676
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jan 29 12:52:21 2026] Launched synth_1...
Run output will be captured here: /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/synth_1/runme.log
[Thu Jan 29 12:52:21 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_basys3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.699 ; gain = 7.957 ; free physical = 2445 ; free virtual = 13381
Command: synth_design -top top_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3789
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.820 ; gain = 0.000 ; free physical = 927 ; free virtual = 11863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_basys3' [/home/student/jcurylo/code/uec1-lab06/fpga/rtl/top_basys3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/student/jcurylo/code/uec1-lab06/rtl/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
	Parameter RST_VALUE bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
	Parameter RST_VALUE bound to: 10800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (1#1) [/home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [/home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/student/jcurylo/code/uec1-lab06/rtl/top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_basys3' (4#1) [/home/student/jcurylo/code/uec1-lab06/fpga/rtl/top_basys3.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.820 ; gain = 0.000 ; free physical = 1815 ; free virtual = 12751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.820 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.820 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12737
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.820 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12740
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.730 ; gain = 0.000 ; free physical = 1694 ; free virtual = 12632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.730 ; gain = 0.000 ; free physical = 1694 ; free virtual = 12632
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1769 ; free virtual = 12708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1766 ; free virtual = 12705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1775 ; free virtual = 12714
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1769 ; free virtual = 12712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1750 ; free virtual = 12702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1627 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    11|
|6     |LUT4   |     5|
|7     |LUT5   |     7|
|8     |LUT6   |    23|
|9     |FDCE   |    39|
|10    |IBUF   |    10|
|11    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1626 ; free virtual = 12579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2779.730 ; gain = 0.000 ; free physical = 1680 ; free virtual = 12633
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2779.730 ; gain = 63.910 ; free physical = 1680 ; free virtual = 12633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.730 ; gain = 0.000 ; free physical = 1739 ; free virtual = 12692
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.730 ; gain = 0.000 ; free physical = 1708 ; free virtual = 12661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3eb05a4d
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2779.730 ; gain = 64.031 ; free physical = 1910 ; free virtual = 12863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/synth_1/top_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_basys3_utilization_synth.rpt -pb top_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 12:53:19 2026...
[Thu Jan 29 12:53:30 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2715.809 ; gain = 0.000 ; free physical = 2699 ; free virtual = 13647
[Thu Jan 29 12:53:30 2026] Launched impl_1...
Run output will be captured here: /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/runme.log
[Thu Jan 29 12:53:30 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_basys3.tcl -notrace
Command: link_design -top top_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.820 ; gain = 0.000 ; free physical = 2147 ; free virtual = 13097
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/jcurylo/code/uec1-lab06/fpga/constraints/top_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.730 ; gain = 0.000 ; free physical = 2039 ; free virtual = 12990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2773.730 ; gain = 56.027 ; free physical = 2038 ; free virtual = 12990
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2837.758 ; gain = 64.027 ; free physical = 2015 ; free virtual = 12967

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c3f5c282

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.758 ; gain = 0.000 ; free physical = 1641 ; free virtual = 12592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3f5c282

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1419 ; free virtual = 12373
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c3f5c282

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1419 ; free virtual = 12373
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: afae1bd3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1418 ; free virtual = 12373
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: afae1bd3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1417 ; free virtual = 12372
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: afae1bd3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1417 ; free virtual = 12372
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: afae1bd3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1415 ; free virtual = 12371
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.836 ; gain = 0.000 ; free physical = 1416 ; free virtual = 12371
Ending Logic Optimization Task | Checksum: 136fe5ff8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3076.836 ; gain = 0.004 ; free physical = 1416 ; free virtual = 12371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 136fe5ff8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3076.836 ; gain = 0.000 ; free physical = 1414 ; free virtual = 12370

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 136fe5ff8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.836 ; gain = 0.000 ; free physical = 1414 ; free virtual = 12370

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.836 ; gain = 0.000 ; free physical = 1414 ; free virtual = 12370
Ending Netlist Obfuscation Task | Checksum: 136fe5ff8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.836 ; gain = 0.000 ; free physical = 1415 ; free virtual = 12370
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3076.836 ; gain = 303.105 ; free physical = 1415 ; free virtual = 12370
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3116.855 ; gain = 0.004 ; free physical = 1412 ; free virtual = 12370
INFO: [Common 17-1381] The checkpoint '/home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_basys3_drc_opted.rpt -pb top_basys3_drc_opted.pb -rpx top_basys3_drc_opted.rpx
Command: report_drc -file top_basys3_drc_opted.rpt -pb top_basys3_drc_opted.pb -rpx top_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1340 ; free virtual = 12301
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3c2393b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1339 ; free virtual = 12301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1339 ; free virtual = 12301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa7ff853

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1374 ; free virtual = 12342

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a35ec358

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1384 ; free virtual = 12356

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a35ec358

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1384 ; free virtual = 12356
Phase 1 Placer Initialization | Checksum: 1a35ec358

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:01 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1383 ; free virtual = 12356

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10db744a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1377 ; free virtual = 12351

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 154ad0416

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1376 ; free virtual = 12350

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 154ad0416

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1379 ; free virtual = 12353

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1342 ; free virtual = 12321

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1cd298673

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1337 ; free virtual = 12317
Phase 2.4 Global Placement Core | Checksum: 1660e52ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12333
Phase 2 Global Placement | Checksum: 1660e52ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12333

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be493452

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12333

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28054f6f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12333

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a49f3536

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12333

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a49f3536

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12333

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ad0c177d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12334

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e5cf65bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12334

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e5cf65bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12334
Phase 3 Detail Placement | Checksum: 1e5cf65bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12334

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ff56ac54

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.697 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3663fa5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12334
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 224d3c4a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12335
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ff56ac54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12335

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.697. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b41d03b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12335

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12335
Phase 4.1 Post Commit Optimization | Checksum: 1b41d03b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1352 ; free virtual = 12335

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b41d03b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b41d03b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335
Phase 4.3 Placer Reporting | Checksum: 1b41d03b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19af6d7b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335
Ending Placer Task | Checksum: 1787171f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1353 ; free virtual = 12335
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1367 ; free virtual = 12350
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1367 ; free virtual = 12350
INFO: [Common 17-1381] The checkpoint '/home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1343 ; free virtual = 12326
INFO: [runtcl-4] Executing : report_utilization -file top_basys3_utilization_placed.rpt -pb top_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1351 ; free virtual = 12334
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3235.383 ; gain = 0.000 ; free physical = 1337 ; free virtual = 12320
INFO: [Common 17-1381] The checkpoint '/home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cf2c936c ConstDB: 0 ShapeSum: a944de85 RouteDB: 0
Post Restoration Checksum: NetGraph: bd4a6dd5 NumContArr: e86ec83a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a5b9360f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3237.996 ; gain = 2.613 ; free physical = 1226 ; free virtual = 12212

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a5b9360f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3237.996 ; gain = 2.613 ; free physical = 1226 ; free virtual = 12212

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a5b9360f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.992 ; gain = 23.609 ; free physical = 1191 ; free virtual = 12180

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a5b9360f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.992 ; gain = 23.609 ; free physical = 1190 ; free virtual = 12180
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ad8fe08d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3268.992 ; gain = 33.609 ; free physical = 1182 ; free virtual = 12173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.691  | TNS=0.000  | WHS=-0.143 | THS=-2.104 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 171207a64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3272.992 ; gain = 37.609 ; free physical = 1167 ; free virtual = 12159

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 171207a64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3272.992 ; gain = 37.609 ; free physical = 1166 ; free virtual = 12158
Phase 3 Initial Routing | Checksum: 16e1f374b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1166 ; free virtual = 12158

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.740  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 196451073

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1162 ; free virtual = 12156
Phase 4 Rip-up And Reroute | Checksum: 196451073

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1162 ; free virtual = 12156

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bb4e0c23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bb4e0c23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12155

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb4e0c23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1160 ; free virtual = 12155
Phase 5 Delay and Skew Optimization | Checksum: 1bb4e0c23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1160 ; free virtual = 12154

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14864baf7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1157 ; free virtual = 12152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.832  | TNS=0.000  | WHS=0.150  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 184c543bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12156
Phase 6 Post Hold Fix | Checksum: 184c543bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0244758 %
  Global Horizontal Routing Utilization  = 0.0199115 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aa8d5046

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aa8d5046

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.008 ; gain = 69.625 ; free physical = 1161 ; free virtual = 12155

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 287ccf350

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3353.027 ; gain = 117.645 ; free physical = 1161 ; free virtual = 12155

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.832  | TNS=0.000  | WHS=0.150  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 287ccf350

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3353.027 ; gain = 117.645 ; free physical = 1161 ; free virtual = 12155
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3353.027 ; gain = 117.645 ; free physical = 1194 ; free virtual = 12189

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3353.027 ; gain = 117.645 ; free physical = 1194 ; free virtual = 12189
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3353.027 ; gain = 0.000 ; free physical = 1194 ; free virtual = 12190
INFO: [Common 17-1381] The checkpoint '/home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_basys3_drc_routed.rpt -pb top_basys3_drc_routed.pb -rpx top_basys3_drc_routed.rpx
Command: report_drc -file top_basys3_drc_routed.rpt -pb top_basys3_drc_routed.pb -rpx top_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_basys3_methodology_drc_routed.rpt -pb top_basys3_methodology_drc_routed.pb -rpx top_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_basys3_methodology_drc_routed.rpt -pb top_basys3_methodology_drc_routed.pb -rpx top_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/jcurylo/code/uec1-lab06/build/fpga/uart_basys3.runs/impl_1/top_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_basys3_power_routed.rpt -pb top_basys3_power_summary_routed.pb -rpx top_basys3_power_routed.rpx
Command: report_power -file top_basys3_power_routed.rpt -pb top_basys3_power_summary_routed.pb -rpx top_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_basys3_route_status.rpt -pb top_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_basys3_bus_skew_routed.rpt -pb top_basys3_bus_skew_routed.pb -rpx top_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 2 out of 13 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: JB[1:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 13 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: JB[1:0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3402.340 ; gain = 21.688 ; free physical = 1176 ; free virtual = 12181
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 12:54:57 2026...
[Thu Jan 29 12:54:57 2026] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2715.809 ; gain = 0.000 ; free physical = 2637 ; free virtual = 13642
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 12:54:57 2026...
