read cad_A/net_m/d1_m.v
strash
rewrite
rewrite -z
balance
refactor
resub
balance
dch
dc2

read cad_A/lib/lib1.genlib
map
write_verilog cad_A/net_op/design1_mapped.v