
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035372                       # Number of seconds simulated
sim_ticks                                 35371839018                       # Number of ticks simulated
final_tick                               564936218955                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59837                       # Simulator instruction rate (inst/s)
host_op_rate                                    75544                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 958603                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902752                       # Number of bytes of host memory used
host_seconds                                 36899.34                       # Real time elapsed on the host
sim_insts                                  2207937252                       # Number of instructions simulated
sim_ops                                    2787512010                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       767872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       234112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1005312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       774144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            774144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5999                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1829                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7854                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6048                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6048                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21708569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6618598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28421253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              94086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21885885                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21885885                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21885885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21708569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6618598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50307138                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84824555                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992115                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420333                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014594                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13163463                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097257                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162614                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87254                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170116899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992115                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15259871                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10799866                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6333360                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667904                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83682658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47105654     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650131      4.36%     60.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198003      3.82%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437245      4.11%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025544      3.62%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579207      1.89%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027291      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701404      3.23%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958179     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83682658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005515                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33685846                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5913720                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34794226                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542510                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8746347                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078392                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6566                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201796939                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50980                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8746347                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346223                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2440968                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       784499                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33641596                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2723017                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194978490                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11386                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1700265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          262                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270746679                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909199679                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909199679                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102487415                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34053                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18031                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7234047                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239576                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3000673                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183881429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34041                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147776450                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283669                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60988693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186317272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1997                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83682658                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29509738     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17877374     21.36%     56.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11869609     14.18%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7620058      9.11%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7586459      9.07%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427490      5.29%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383845      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751352      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656733      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83682658                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083730     69.81%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205649     13.25%     83.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       263073     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121559442     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013600      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735353     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8452033      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147776450                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742142                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552494                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010506                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381071717                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244905229                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143620218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149328944                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262799                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035401                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1083                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284581                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8746347                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1705955                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156827                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183915470                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       312257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247530                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026254                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18019                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1083                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359753                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145187971                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793799                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588475                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22999624                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583003                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8205825                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711627                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143766711                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143620218                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93689962                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261662602                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693144                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358056                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61496523                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039873                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74936311                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174668                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29626869     39.54%     39.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452933     27.29%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8387242     11.19%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291839      5.73%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3675539      4.90%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1803227      2.41%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991183      2.66%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006235      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3701244      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74936311                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3701244                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255153510                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376591581                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1141897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848246                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848246                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178904                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178904                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655524600                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196975207                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189248179                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84824555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32045868                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26146549                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2139965                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13596897                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12623207                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3317490                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93961                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33218300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174103127                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32045868                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15940697                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37737021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11162634                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4581559                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16173783                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84541893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46804872     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3101693      3.67%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4617820      5.46%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3216378      3.80%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2247659      2.66%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2193724      2.59%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1338784      1.58%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2846505      3.37%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18174458     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84541893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377790                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.052509                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34155187                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4816875                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36039820                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       525285                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9004720                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5396503                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208550420                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9004720                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36068031                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         497228                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1554661                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34613371                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2803877                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202356357                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1171134                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       952956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283875175                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    941983424                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    941983424                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174732993                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109142182                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36447                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17416                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8313795                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18553324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9495995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113323                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3160415                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188571860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34773                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150638111                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299576                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62862098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192418073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84541893                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781816                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29977116     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16876695     19.96%     55.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12464464     14.74%     70.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8163642      9.66%     79.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8159616      9.65%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3947937      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3501328      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       653315      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       797780      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84541893                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         821189     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162773     14.13%     85.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168042     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126014293     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1901368      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17357      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14808825      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7896268      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150638111                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.775879                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1152004                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387269695                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251469120                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146470661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151790115                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470323                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7199425                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2275994                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9004720                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         256822                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49214                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188606635                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       651410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18553324                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9495995                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17415                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1304651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2467482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147869685                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13836188                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2768426                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21544128                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21013346                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7707940                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743242                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146533928                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146470661                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94905362                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269665766                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726748                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101594337                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125229310                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63377557                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2157098                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75537173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28662940     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21736996     28.78%     66.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8209322     10.87%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4597740      6.09%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3907473      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1747903      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1674428      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1138493      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3861878      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75537173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101594337                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125229310                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18573900                       # Number of memory references committed
system.switch_cpus1.commit.loads             11353899                       # Number of loads committed
system.switch_cpus1.commit.membars              17358                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18169379                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112738640                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2590086                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3861878                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260282162                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386224218                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 282662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101594337                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125229310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101594337                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834934                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834934                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.197700                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.197700                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664110053                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203781535                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191651562                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34716                       # number of misc regfile writes
system.l20.replacements                          6009                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072859                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.667406                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11952.798785                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997532                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3070.849790                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088216                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17730.265677                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364770                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093715                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541085                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89236                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89236                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36834                       # number of Writeback hits
system.l20.Writeback_hits::total                36834                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89236                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89236                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89236                       # number of overall hits
system.l20.overall_hits::total                  89236                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5999                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6009                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5999                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6009                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5999                       # number of overall misses
system.l20.overall_misses::total                 6009                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    586902766                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      587668731                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    586902766                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       587668731                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    586902766                       # number of overall miss cycles
system.l20.overall_miss_latency::total      587668731                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95235                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95245                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36834                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36834                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95235                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95245                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95235                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95245                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062992                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.063090                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062992                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.063090                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062992                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.063090                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97833.433239                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97798.091363                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97833.433239                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97798.091363                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97833.433239                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97798.091363                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4330                       # number of writebacks
system.l20.writebacks::total                     4330                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5999                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6009                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5999                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6009                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5999                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6009                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    542106430                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    542798188                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    542106430                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    542798188                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    542106430                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    542798188                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062992                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.063090                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062992                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.063090                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062992                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.063090                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90366.132689                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90330.868364                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90366.132689                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90330.868364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90366.132689                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90330.868364                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1845                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          395391                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34613                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.423194                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9568.910577                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.011000                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   929.255962                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           159.708969                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22095.113492                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.292020                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028359                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004874                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.674289                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31696                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31697                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10668                       # number of Writeback hits
system.l21.Writeback_hits::total                10668                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31696                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31697                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31696                       # number of overall hits
system.l21.overall_hits::total                  31697                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1829                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1845                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1829                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1845                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1829                       # number of overall misses
system.l21.overall_misses::total                 1845                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1362896                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    175447826                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      176810722                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1362896                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    175447826                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       176810722                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1362896                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    175447826                       # number of overall miss cycles
system.l21.overall_miss_latency::total      176810722                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33525                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33542                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10668                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10668                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33525                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33542                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33525                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33542                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.054556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.055006                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.054556                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.055006                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.054556                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.055006                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        85181                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95925.547294                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95832.369648                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        85181                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95925.547294                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95832.369648                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        85181                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95925.547294                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95832.369648                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1718                       # number of writebacks
system.l21.writebacks::total                     1718                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1829                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1845                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1829                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1845                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1829                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1845                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1238866                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    161313373                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    162552239                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1238866                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    161313373                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    162552239                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1238866                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    161313373                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    162552239                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.055006                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.054556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.055006                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.054556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.055006                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77429.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88197.579552                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88104.194580                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 77429.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88197.579552                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88104.194580                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 77429.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88197.579552                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88104.194580                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675554                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846682.825455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667893                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667893                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667893                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667893                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667893                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667893                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667904                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667904                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667904                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667904                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95235                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900251                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95491                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2009.616100                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487080                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512920                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635852                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17140                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17140                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345267                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345267                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350761                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350761                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350871                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350871                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350871                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350871                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9520744795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9520744795                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5995052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5995052                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9526739847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9526739847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9526739847                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9526739847                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986613                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696138                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696138                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696138                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029263                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017814                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017814                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017814                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017814                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27143.111107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27143.111107                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 54500.472727                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54500.472727                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27151.687791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27151.687791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27151.687791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27151.687791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36834                       # number of writebacks
system.cpu0.dcache.writebacks::total            36834                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255526                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255636                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255636                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95235                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95235                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1427626742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1427626742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1427626742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1427626742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1427626742                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1427626742                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004835                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004835                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004835                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14990.567984                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14990.567984                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14990.567984                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14990.567984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14990.567984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14990.567984                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.010917                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022524329                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208475.872570                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.010917                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025659                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740402                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16173764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16173764                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16173764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16173764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16173764                       # number of overall hits
system.cpu1.icache.overall_hits::total       16173764                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1624215                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1624215                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1624215                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1624215                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1624215                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1624215                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16173783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16173783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16173783                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16173783                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16173783                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16173783                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        85485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        85485                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        85485                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        85485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        85485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        85485                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1398217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1398217                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1398217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1398217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1398217                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1398217                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82248.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82248.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 82248.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82248.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 82248.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82248.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33525                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164895080                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33781                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4881.296587                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.008099                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.991901                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902375                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097625                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10534349                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10534349                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7185286                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7185286                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17385                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17358                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17358                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17719635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17719635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17719635                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17719635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67396                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67396                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67396                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1659872598                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1659872598                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1659872598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1659872598                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1659872598                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1659872598                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10601745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10601745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7185286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7185286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17787031                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17787031                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17787031                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17787031                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006357                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24628.651522                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24628.651522                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24628.651522                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24628.651522                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24628.651522                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24628.651522                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10668                       # number of writebacks
system.cpu1.dcache.writebacks::total            10668                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33871                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33871                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33871                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33871                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33871                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33871                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33525                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33525                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33525                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33525                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    430682103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    430682103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    430682103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    430682103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    430682103                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    430682103                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12846.595168                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12846.595168                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12846.595168                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12846.595168                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12846.595168                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12846.595168                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
