Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 13:46:43 2020
| Host         : Nich running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4_fft_demo_timing_summary_routed.rpt -pb nexys4_fft_demo_timing_summary_routed.pb -rpx nexys4_fft_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4_fft_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (30)
7. checking multiple_clock (7941)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7941)
---------------------------------
 There are 7941 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.850      -17.719                     11                17729        0.008        0.000                      0                17729        3.000        0.000                       0                  7951  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0    {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0    {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0_1  {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0_1  {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.193        0.000                      0                17501        0.129        0.000                      0                17501        3.558        0.000                       0                  7826  
  clk_out2_clk_wiz_0          9.931        0.000                      0                  139        0.179        0.000                      0                  139        6.712        0.000                       0                    94  
  clk_out3_clk_wiz_0         58.860        0.000                      0                   56        0.211        0.000                      0                   56       30.750        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.195        0.000                      0                17501        0.129        0.000                      0                17501        3.558        0.000                       0                  7826  
  clk_out2_clk_wiz_0_1        9.933        0.000                      0                  139        0.179        0.000                      0                  139        6.712        0.000                       0                    94  
  clk_out3_clk_wiz_0_1       58.867        0.000                      0                   56        0.211        0.000                      0                   56       30.750        0.000                       0                    27  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -0.512       -0.512                      1                    1        0.224        0.000                      0                    1  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0          0.939        0.000                      0                   81        0.096        0.000                      0                   81  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.193        0.000                      0                17501        0.008        0.000                      0                17501  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.510       -0.510                      1                    1        0.226        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0          0.946        0.000                      0                   81        0.103        0.000                      0                   81  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -1.850      -17.207                     10                   10        0.100        0.000                      0                   10  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -1.850      -17.207                     10                   10        0.100        0.000                      0                   10  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          9.931        0.000                      0                  139        0.050        0.000                      0                  139  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          1.605        0.000                      0                   25        0.229        0.000                      0                   25  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          1.605        0.000                      0                   25        0.229        0.000                      0                   25  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         58.860        0.000                      0                   56        0.051        0.000                      0                   56  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.193        0.000                      0                17501        0.008        0.000                      0                17501  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.512       -0.512                      1                    1        0.224        0.000                      0                    1  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1        0.939        0.000                      0                   81        0.096        0.000                      0                   81  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.510       -0.510                      1                    1        0.226        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.946        0.000                      0                   81        0.103        0.000                      0                   81  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -1.848      -17.188                     10                   10        0.102        0.000                      0                   10  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        9.931        0.000                      0                  139        0.050        0.000                      0                  139  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -1.848      -17.188                     10                   10        0.102        0.000                      0                   10  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        1.612        0.000                      0                   25        0.236        0.000                      0                   25  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       58.860        0.000                      0                   56        0.051        0.000                      0                   56  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        1.612        0.000                      0                   25        0.236        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.456ns (6.819%)  route 6.231ns (93.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.108 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.231     5.793    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.513     8.108    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
                         clock pessimism              0.559     8.668    
                         clock uncertainty           -0.121     8.546    
    SLICE_X30Y66         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.029    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.456ns (6.837%)  route 6.214ns (93.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.107 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.214     5.776    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/ce_w2c
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.512     8.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/aclk
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.559     8.667    
                         clock uncertainty           -0.121     8.545    
    SLICE_X30Y67         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.028    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X43Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[10]
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.472    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.080    -0.314    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41/O
                         net (fo=1, routed)           0.000    -0.269    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.251    -0.522    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.628    -0.536    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41/O
                         net (fo=1, routed)           0.000    -0.270    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41_n_0
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.900    -0.773    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                         clock pessimism              0.251    -0.523    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[5]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.471    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[29]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.468    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X39Y53         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[6]
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.377    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[6]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.473    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.490    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[30]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.470    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.307    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[0]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.045    -0.262 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41/O
                         net (fo=1, routed)           0.000    -0.262    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.251    -0.522    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120    -0.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y12     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y12     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y11     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y11     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y8      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y8      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y12     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X50Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X50Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.324    13.899    fft_histogram/pixel_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.312    13.911    fft_histogram/pixel_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.558ns (33.851%)  route 3.045ns (66.149%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.080     3.778    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.280    13.943    fft_histogram/pixel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.558ns (35.393%)  route 2.844ns (64.607%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.879     3.577    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.294    13.929    fft_histogram/pixel_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 10.351    

Slack (MET) :             10.380ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.558ns (35.484%)  route 2.833ns (64.516%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.868     3.566    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.277    13.946    fft_histogram/pixel_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 10.380    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.890ns (20.519%)  route 3.448ns (79.481%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 13.962 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.541     1.152    xvga1/hcount[3]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     1.276 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.909     2.185    xvga1/hcount[10]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  xvga1/vblank_i_3/O
                         net (fo=11, routed)          0.611     2.920    xvga1/vreset
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.431    xvga1/vcount0
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.598    13.962    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.522    
                         clock uncertainty           -0.129    14.393    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    13.964    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 10.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.439    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091    -0.455    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.595    -0.569    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  xvga1/hcount_reg[9]/Q
                         net (fo=10, routed)          0.099    -0.342    xvga1/Q[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.099    -0.243 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[10]
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.864    -0.809    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092    -0.477    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.100    -0.337    xvga1/vcount[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.238 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    xvga1/p_0_in__0[5]
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.474    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.257    xvga1/vcount[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/vcount[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.869    -0.804    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.475    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.187    -0.247    xvga1/hcount[3]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.043    -0.204 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    xvga1/p_0_in[4]
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.835    -0.838    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131    -0.467    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.226    xvga1/hsync
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.181    xvga1/hsync_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.445    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.870%)  route 0.199ns (51.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.199    -0.219    display/p_0_in[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.049    -0.170 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    display/seg[6]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107    -0.437    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.596    -0.568    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.236    xvga1/hcount[0]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    xvga1/p_0_in[1]
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.865    -0.808    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.240    -0.568    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.107    -0.461    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.604    -0.560    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    display/counter_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  display/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    display/counter_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y98      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y98      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y97      display/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=1, routed)           0.145    -0.274    adc_inst/p_1_in[4]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.075    -0.485    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[9]/Q
                         net (fo=2, routed)           0.155    -0.263    adc_inst/p_1_in[10]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.489    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.931%)  route 0.123ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.309    adc_inst/p_1_in[7]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.537    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.297    adc_inst/p_1_in[6]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.023    -0.537    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.005    -0.542    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.017    -0.543    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.608%)  route 0.130ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.130    -0.302    adc_inst/p_1_in[6]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)        -0.001    -0.548    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.059    -0.487    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066    -0.493    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.253    adc_inst/p_1_in[2]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.047    -0.513    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y16   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y52      adc_inst/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y52      adc_inst/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y54      adc_inst/data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y54      adc_inst/data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y52      adc_inst/serial_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y52      adc_inst/serial_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y54      adc_inst/data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y54      adc_inst/data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.119     8.635    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.118    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.456ns (6.819%)  route 6.231ns (93.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.108 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.231     5.793    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.513     8.108    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
                         clock pessimism              0.559     8.668    
                         clock uncertainty           -0.119     8.548    
    SLICE_X30Y66         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.031    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.456ns (6.837%)  route 6.214ns (93.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.107 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.214     5.776    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/ce_w2c
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.512     8.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/aclk
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.559     8.667    
                         clock uncertainty           -0.119     8.547    
    SLICE_X30Y67         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.030    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X43Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[10]
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.472    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.080    -0.314    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41/O
                         net (fo=1, routed)           0.000    -0.269    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.251    -0.522    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.401    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.628    -0.536    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41/O
                         net (fo=1, routed)           0.000    -0.270    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41_n_0
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.900    -0.773    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                         clock pessimism              0.251    -0.523    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[5]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.471    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[29]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.468    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X39Y53         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[6]
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.377    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[6]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.473    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.253    -0.584    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.490    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[30]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.470    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.307    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[0]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.045    -0.262 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41/O
                         net (fo=1, routed)           0.000    -0.262    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.251    -0.522    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120    -0.402    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y12     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y12     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y11     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB36_X0Y11     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y8      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y8      fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y15     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.615       7.039      RAMB18_X0Y12     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X46Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X50Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.808       3.558      SLICE_X50Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.127    14.224    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.324    13.900    fft_histogram/pixel_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.933    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.127    14.224    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.312    13.912    fft_histogram/pixel_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.558ns (33.851%)  route 3.045ns (66.149%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.080     3.778    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.127    14.224    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.280    13.944    fft_histogram/pixel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.944    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.353ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.558ns (35.393%)  route 2.844ns (64.607%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.879     3.577    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.127    14.224    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.294    13.930    fft_histogram/pixel_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 10.353    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.558ns (35.484%)  route 2.833ns (64.516%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.868     3.566    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.127    14.224    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.277    13.947    fft_histogram/pixel_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.403ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.127    14.351    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.827    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.403    

Slack (MET) :             10.403ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.127    14.351    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.827    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.403    

Slack (MET) :             10.403ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.127    14.351    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.827    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.403    

Slack (MET) :             10.403ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.127    14.351    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.827    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.827    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.403    

Slack (MET) :             10.535ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.890ns (20.519%)  route 3.448ns (79.481%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 13.962 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.541     1.152    xvga1/hcount[3]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     1.276 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.909     2.185    xvga1/hcount[10]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  xvga1/vblank_i_3/O
                         net (fo=11, routed)          0.611     2.920    xvga1/vreset
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.431    xvga1/vcount0
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.598    13.962    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.522    
                         clock uncertainty           -0.127    14.395    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    13.966    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 10.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.439    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091    -0.455    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.595    -0.569    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  xvga1/hcount_reg[9]/Q
                         net (fo=10, routed)          0.099    -0.342    xvga1/Q[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.099    -0.243 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[10]
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.864    -0.809    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092    -0.477    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.100    -0.337    xvga1/vcount[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.238 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    xvga1/p_0_in__0[5]
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.474    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.257    xvga1/vcount[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/vcount[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.869    -0.804    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.475    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.187    -0.247    xvga1/hcount[3]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.043    -0.204 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    xvga1/p_0_in[4]
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.835    -0.838    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131    -0.467    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.226    xvga1/hsync
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.181    xvga1/hsync_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.445    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.870%)  route 0.199ns (51.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.199    -0.219    display/p_0_in[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.049    -0.170 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    display/seg[6]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107    -0.437    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.596    -0.568    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.236    xvga1/hcount[0]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    xvga1/p_0_in[1]
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.865    -0.808    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.240    -0.568    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.107    -0.461    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.604    -0.560    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    display/counter_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  display/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    display/counter_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y30     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y97      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y98      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y98      display/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y95      display/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y96      display/counter_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y84      vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      xvga1/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y97      display/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       58.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             58.867ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.153    61.491    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.062    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.062    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.867    

Slack (MET) :             59.029ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.153    61.492    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.063    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.063    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.029    

Slack (MET) :             59.029ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.153    61.492    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.063    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.063    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=1, routed)           0.145    -0.274    adc_inst/p_1_in[4]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.075    -0.485    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[9]/Q
                         net (fo=2, routed)           0.155    -0.263    adc_inst/p_1_in[10]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.489    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.931%)  route 0.123ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.309    adc_inst/p_1_in[7]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.537    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.297    adc_inst/p_1_in[6]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.023    -0.537    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.005    -0.542    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.017    -0.543    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.608%)  route 0.130ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.130    -0.302    adc_inst/p_1_in[6]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)        -0.001    -0.548    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.059    -0.487    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066    -0.493    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.253    adc_inst/p_1_in[2]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.047    -0.513    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y16   clockgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y52      adc_inst/data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y52      adc_inst/data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y54      adc_inst/data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X2Y54      adc_inst/data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y52      adc_inst/serial_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X3Y52      adc_inst/serial_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y53      adc_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y52      adc_inst/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y54      adc_inst/data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X2Y54      adc_inst/data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.512ns,  Total Violation       -0.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0 rise@48.077ns - clk_out2_clk_wiz_0 rise@46.154ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.563%)  route 1.479ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 45.328 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.714    45.328    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    45.784 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.479    47.263    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.249    46.798    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047    46.751    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.751    
                         arrival time                         -47.263    
  -------------------------------------------------------------------
                         slack                                 -0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.277%)  route 0.725ns (83.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.725     0.299    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.868    -0.805    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.249     0.000    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.075     0.075    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.443ns  (logic 1.491ns (43.300%)  route 1.952ns (56.700%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.130 r  osamp16_1/oversample1_carry__2/O[1]
                         net (fo=1, routed)           0.000    65.130    osamp16_1/p_0_in_0[11]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[11]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.130    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.422ns  (logic 1.470ns (42.952%)  route 1.952ns (57.048%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.109 r  osamp16_1/oversample1_carry__2/O[3]
                         net (fo=1, routed)           0.000    65.109    osamp16_1/p_0_in_0[13]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[13]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.109    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.348ns  (logic 1.396ns (41.692%)  route 1.952ns (58.308%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.035 r  osamp16_1/oversample1_carry__2/O[2]
                         net (fo=1, routed)           0.000    65.035    osamp16_1/p_0_in_0[12]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[12]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.035    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.332ns  (logic 1.380ns (41.412%)  route 1.952ns (58.588%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    65.019 r  osamp16_1/oversample1_carry__2/O[0]
                         net (fo=1, routed)           0.000    65.019    osamp16_1/p_0_in_0[10]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[10]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.019    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.329ns  (logic 1.377ns (41.359%)  route 1.952ns (58.641%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.016 r  osamp16_1/oversample1_carry__1/O[1]
                         net (fo=1, routed)           0.000    65.016    osamp16_1/p_0_in_0[7]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[7]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.016    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.308ns  (logic 1.356ns (40.987%)  route 1.952ns (59.013%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.995 r  osamp16_1/oversample1_carry__1/O[3]
                         net (fo=1, routed)           0.000    64.995    osamp16_1/p_0_in_0[9]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[9]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -64.995    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.293ns (35.291%)  route 0.537ns (64.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.270 r  adc_inst/accumulator_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.270    osamp16_1/O[1]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.279ns (32.931%)  route 0.568ns (67.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.568     0.172    adc_inst/Q[0]
    SLICE_X2Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.217 r  adc_inst/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.217    adc_inst/accumulator[0]_i_5_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.287 r  adc_inst/accumulator_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.287    osamp16_1/O[0]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.273ns (32.081%)  route 0.578ns (67.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.578     0.183    adc_inst/Q[7]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.228 r  adc_inst/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000     0.228    adc_inst/accumulator[4]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.292 r  adc_inst/accumulator_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.292    osamp16_1/accumulator_reg[7]_1[3]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.328ns (37.909%)  route 0.537ns (62.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.305 r  adc_inst/accumulator_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/O[2]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.275ns (31.814%)  route 0.589ns (68.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[9]/Q
                         net (fo=5, routed)           0.589     0.194    adc_inst/Q[5]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.239 r  adc_inst/accumulator[4]_i_4/O
                         net (fo=1, routed)           0.000     0.239    adc_inst/accumulator[4]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.305 r  adc_inst/accumulator_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/accumulator_reg[7]_1[1]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.279ns (32.219%)  route 0.587ns (67.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.587     0.192    adc_inst/Q[4]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.237 r  adc_inst/accumulator[4]_i_5/O
                         net (fo=1, routed)           0.000     0.237    adc_inst/accumulator[4]_i_5_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.307 r  adc_inst/accumulator_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/accumulator_reg[7]_1[0]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.274ns (31.458%)  route 0.597ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           0.597     0.202    adc_inst/Q[6]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.247 r  adc_inst/accumulator[4]_i_3/O
                         net (fo=1, routed)           0.000     0.247    adc_inst/accumulator[4]_i_3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.312 r  adc_inst/accumulator_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.312    osamp16_1/accumulator_reg[7]_1[2]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.279ns (32.703%)  route 0.574ns (67.297%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.574     0.179    osamp16_1/Q[6]
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.224 r  osamp16_1/oversample1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.224    osamp16_1/oversample1_carry__1_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.294 r  osamp16_1/oversample1_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.294    osamp16_1/p_0_in_0[6]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.876    -0.797    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.280     0.039    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     0.144    osamp16_1/oversample_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.350ns (39.448%)  route 0.537ns (60.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     0.327 r  adc_inst/accumulator_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    osamp16_1/O[3]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.722%)  route 0.592ns (68.278%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[6]/Q
                         net (fo=5, routed)           0.592     0.196    adc_inst/Q[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.241 r  adc_inst/oversample1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.241    osamp16_1/oversample_reg[1]_0[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.307 r  osamp16_1/oversample1_carry/O[2]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/p_0_in_0[0]
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     0.145    osamp16_1/oversample_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.456ns (6.819%)  route 6.231ns (93.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.108 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.231     5.793    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.513     8.108    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
                         clock pessimism              0.559     8.668    
                         clock uncertainty           -0.121     8.546    
    SLICE_X30Y66         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.029    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.456ns (6.837%)  route 6.214ns (93.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.107 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.214     5.776    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/ce_w2c
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.512     8.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/aclk
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.559     8.667    
                         clock uncertainty           -0.121     8.545    
    SLICE_X30Y67         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.028    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X43Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[10]
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.351    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.080    -0.314    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41/O
                         net (fo=1, routed)           0.000    -0.269    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.121    -0.400    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.279    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.628    -0.536    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41/O
                         net (fo=1, routed)           0.000    -0.270    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41_n_0
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.900    -0.773    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.121    -0.401    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.280    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[5]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.350    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[29]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.347    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X39Y53         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[6]
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.121    -0.439    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.256    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[6]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.352    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.121    -0.463    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.369    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[30]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.349    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.307    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[0]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.045    -0.262 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41/O
                         net (fo=1, routed)           0.000    -0.262    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.121    -0.400    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120    -0.280    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.510ns,  Total Violation       -0.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0 rise@48.077ns - clk_out2_clk_wiz_0_1 rise@46.154ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.563%)  route 1.479ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 45.328 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.714    45.328    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    45.784 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.479    47.263    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.247    46.800    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047    46.753    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.753    
                         arrival time                         -47.263    
  -------------------------------------------------------------------
                         slack                                 -0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.277%)  route 0.725ns (83.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.725     0.299    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.868    -0.805    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.247    -0.002    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.075     0.073    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.443ns  (logic 1.491ns (43.300%)  route 1.952ns (56.700%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.130 r  osamp16_1/oversample1_carry__2/O[1]
                         net (fo=1, routed)           0.000    65.130    osamp16_1/p_0_in_0[11]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[11]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.130    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.422ns  (logic 1.470ns (42.952%)  route 1.952ns (57.048%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.109 r  osamp16_1/oversample1_carry__2/O[3]
                         net (fo=1, routed)           0.000    65.109    osamp16_1/p_0_in_0[13]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[13]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.109    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.348ns  (logic 1.396ns (41.692%)  route 1.952ns (58.308%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.035 r  osamp16_1/oversample1_carry__2/O[2]
                         net (fo=1, routed)           0.000    65.035    osamp16_1/p_0_in_0[12]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[12]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.035    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.332ns  (logic 1.380ns (41.412%)  route 1.952ns (58.588%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    65.019 r  osamp16_1/oversample1_carry__2/O[0]
                         net (fo=1, routed)           0.000    65.019    osamp16_1/p_0_in_0[10]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[10]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.019    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.329ns  (logic 1.377ns (41.359%)  route 1.952ns (58.641%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.016 r  osamp16_1/oversample1_carry__1/O[1]
                         net (fo=1, routed)           0.000    65.016    osamp16_1/p_0_in_0[7]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[7]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.016    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.308ns  (logic 1.356ns (40.987%)  route 1.952ns (59.013%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.995 r  osamp16_1/oversample1_carry__1/O[3]
                         net (fo=1, routed)           0.000    64.995    osamp16_1/p_0_in_0[9]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[9]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -64.995    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.293ns (35.291%)  route 0.537ns (64.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.270 r  adc_inst/accumulator_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.270    osamp16_1/O[1]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.279ns (32.931%)  route 0.568ns (67.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.568     0.172    adc_inst/Q[0]
    SLICE_X2Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.217 r  adc_inst/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.217    adc_inst/accumulator[0]_i_5_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.287 r  adc_inst/accumulator_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.287    osamp16_1/O[0]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.273ns (32.081%)  route 0.578ns (67.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.578     0.183    adc_inst/Q[7]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.228 r  adc_inst/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000     0.228    adc_inst/accumulator[4]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.292 r  adc_inst/accumulator_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.292    osamp16_1/accumulator_reg[7]_1[3]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.328ns (37.909%)  route 0.537ns (62.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.305 r  adc_inst/accumulator_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/O[2]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.275ns (31.814%)  route 0.589ns (68.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[9]/Q
                         net (fo=5, routed)           0.589     0.194    adc_inst/Q[5]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.239 r  adc_inst/accumulator[4]_i_4/O
                         net (fo=1, routed)           0.000     0.239    adc_inst/accumulator[4]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.305 r  adc_inst/accumulator_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/accumulator_reg[7]_1[1]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.279ns (32.219%)  route 0.587ns (67.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.587     0.192    adc_inst/Q[4]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.237 r  adc_inst/accumulator[4]_i_5/O
                         net (fo=1, routed)           0.000     0.237    adc_inst/accumulator[4]_i_5_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.307 r  adc_inst/accumulator_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/accumulator_reg[7]_1[0]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.274ns (31.458%)  route 0.597ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           0.597     0.202    adc_inst/Q[6]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.247 r  adc_inst/accumulator[4]_i_3/O
                         net (fo=1, routed)           0.000     0.247    adc_inst/accumulator[4]_i_3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.312 r  adc_inst/accumulator_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.312    osamp16_1/accumulator_reg[7]_1[2]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.279ns (32.703%)  route 0.574ns (67.297%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.574     0.179    osamp16_1/Q[6]
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.224 r  osamp16_1/oversample1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.224    osamp16_1/oversample1_carry__1_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.294 r  osamp16_1/oversample1_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.294    osamp16_1/p_0_in_0[6]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.876    -0.797    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.273     0.032    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     0.137    osamp16_1/oversample_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.350ns (39.448%)  route 0.537ns (60.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     0.327 r  adc_inst/accumulator_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    osamp16_1/O[3]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.722%)  route 0.592ns (68.278%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[6]/Q
                         net (fo=5, routed)           0.592     0.196    adc_inst/Q[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.241 r  adc_inst/oversample1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.241    osamp16_1/oversample_reg[1]_0[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.307 r  osamp16_1/oversample1_carry/O[2]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/p_0_in_0[0]
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     0.138    osamp16_1/oversample_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.850ns,  Total Violation      -17.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.008%)  route 2.148ns (76.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.026    29.485    xvga1/SW_clean[1]
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    29.609 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.122    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.724ns  (logic 0.642ns (23.570%)  route 2.082ns (76.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.912    29.371    xvga1/SW_clean[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    29.495 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.169    30.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.664    
  -------------------------------------------------------------------
                         slack                                 -1.783    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.706ns  (logic 0.642ns (23.726%)  route 2.064ns (76.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.008    29.467    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    29.591 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.646    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.646    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.682ns  (logic 0.642ns (23.937%)  route 2.040ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.894    29.353    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    29.477 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.146    30.622    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.622    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.965%)  route 2.037ns (76.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.923    29.381    xvga1/SW_clean[1]
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    29.505 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.114    30.619    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.619    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.752%)  route 2.086ns (78.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.978    29.375    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.607    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.607    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.652ns  (logic 0.580ns (21.873%)  route 2.072ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.411    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.124    29.535 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.057    30.592    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.629ns  (logic 0.642ns (24.421%)  route 1.987ns (75.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.915    29.374    db0/SW_clean[1]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.124    29.498 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.072    30.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.569    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.124%)  route 2.042ns (77.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.897    29.293    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.417 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.145    30.562    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.463ns  (logic 0.642ns (26.066%)  route 1.821ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.746    29.204    xvga1/SW_clean[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    29.328 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.075    30.403    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 -1.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.981%)  route 0.701ns (79.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.312    -0.145    xvga1/SW_clean[0]
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.100 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.388     0.288    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.006%)  route 0.744ns (79.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.084    db0/SW_clean[0]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.371     0.331    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.369    -0.089    xvga1/SW_clean[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.044 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.378     0.334    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.317    -0.118    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.422     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.627%)  route 0.762ns (80.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.387    -0.070    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.025 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.375     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.508%)  route 0.767ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.376    -0.081    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.036 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.728%)  route 0.753ns (78.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.378    -0.056    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.011 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.364    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.359    -0.098    xvga1/SW_clean[0]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.429     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.326%)  route 0.771ns (78.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.348    -0.086    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.041 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.423     0.382    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.858%)  route 0.800ns (81.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.405    -0.052    xvga1/SW_clean[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.007 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.395     0.388    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.850ns,  Total Violation      -17.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.008%)  route 2.148ns (76.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.026    29.485    xvga1/SW_clean[1]
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    29.609 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.122    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.724ns  (logic 0.642ns (23.570%)  route 2.082ns (76.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.912    29.371    xvga1/SW_clean[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    29.495 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.169    30.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.664    
  -------------------------------------------------------------------
                         slack                                 -1.783    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.706ns  (logic 0.642ns (23.726%)  route 2.064ns (76.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.008    29.467    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    29.591 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.646    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.646    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.682ns  (logic 0.642ns (23.937%)  route 2.040ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.894    29.353    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    29.477 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.146    30.622    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.622    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.965%)  route 2.037ns (76.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.923    29.381    xvga1/SW_clean[1]
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    29.505 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.114    30.619    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.619    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.752%)  route 2.086ns (78.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.978    29.375    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.607    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.607    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.652ns  (logic 0.580ns (21.873%)  route 2.072ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.411    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.124    29.535 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.057    30.592    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.629ns  (logic 0.642ns (24.421%)  route 1.987ns (75.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.915    29.374    db0/SW_clean[1]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.124    29.498 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.072    30.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.569    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.124%)  route 2.042ns (77.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.897    29.293    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.417 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.145    30.562    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.463ns  (logic 0.642ns (26.066%)  route 1.821ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.746    29.204    xvga1/SW_clean[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    29.328 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.075    30.403    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.249    29.447    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.881    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 -1.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.981%)  route 0.701ns (79.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.312    -0.145    xvga1/SW_clean[0]
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.100 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.388     0.288    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.006%)  route 0.744ns (79.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.084    db0/SW_clean[0]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.371     0.331    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.369    -0.089    xvga1/SW_clean[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.044 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.378     0.334    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.317    -0.118    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.422     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.627%)  route 0.762ns (80.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.387    -0.070    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.025 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.375     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.508%)  route 0.767ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.376    -0.081    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.036 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.728%)  route 0.753ns (78.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.378    -0.056    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.011 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.364    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.359    -0.098    xvga1/SW_clean[0]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.429     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.326%)  route 0.771ns (78.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.348    -0.086    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.041 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.423     0.382    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.858%)  route 0.800ns (81.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.405    -0.052    xvga1/SW_clean[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.007 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.395     0.388    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.249     0.006    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.189    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.324    13.899    fft_histogram/pixel_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.312    13.911    fft_histogram/pixel_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.558ns (33.851%)  route 3.045ns (66.149%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.080     3.778    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.280    13.943    fft_histogram/pixel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.558ns (35.393%)  route 2.844ns (64.607%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.879     3.577    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.294    13.929    fft_histogram/pixel_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 10.351    

Slack (MET) :             10.380ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.558ns (35.484%)  route 2.833ns (64.516%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.868     3.566    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.277    13.946    fft_histogram/pixel_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 10.380    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.890ns (20.519%)  route 3.448ns (79.481%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 13.962 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.541     1.152    xvga1/hcount[3]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     1.276 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.909     2.185    xvga1/hcount[10]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  xvga1/vblank_i_3/O
                         net (fo=11, routed)          0.611     2.920    xvga1/vreset
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.431    xvga1/vcount0
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.598    13.962    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.522    
                         clock uncertainty           -0.129    14.393    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    13.964    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 10.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.311    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091    -0.327    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.595    -0.569    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  xvga1/hcount_reg[9]/Q
                         net (fo=10, routed)          0.099    -0.342    xvga1/Q[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.099    -0.243 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[10]
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.864    -0.809    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.129    -0.441    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092    -0.349    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.100    -0.337    xvga1/vcount[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.238 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    xvga1/p_0_in__0[5]
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.346    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.257    xvga1/vcount[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/vcount[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.869    -0.804    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.129    -0.438    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.347    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.187    -0.247    xvga1/hcount[3]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.043    -0.204 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    xvga1/p_0_in[4]
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.835    -0.838    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.129    -0.470    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131    -0.339    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.226    xvga1/hsync
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.181    xvga1/hsync_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.317    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.870%)  route 0.199ns (51.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.199    -0.219    display/p_0_in[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.049    -0.170 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    display/seg[6]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.129    -0.416    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107    -0.309    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.596    -0.568    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.236    xvga1/hcount[0]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    xvga1/p_0_in[1]
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.865    -0.808    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.129    -0.440    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.107    -0.333    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.604    -0.560    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    display/counter_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  display/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    display/counter_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.327    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.280    61.201    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.772    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.772    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.280    61.201    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.772    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.772    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.007%)  route 0.744ns (79.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.744     0.324    adc_inst/adc_reset
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.369    adc_inst/ready_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.091     0.131    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.081%)  route 0.684ns (82.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.684     0.265    adc_inst/adc_reset
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.799    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.280     0.037    
    SLICE_X4Y53          FDRE (Hold_fdre_C_R)        -0.018     0.019    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.280    61.200    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.771    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.771    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.280    61.201    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.772    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.772    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.280    61.201    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.772    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.772    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.280     0.041    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.050    adc_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.049    adc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.007%)  route 0.744ns (79.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.744     0.324    adc_inst/adc_reset
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.369    adc_inst/ready_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.091     0.131    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.081%)  route 0.684ns (82.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.684     0.265    adc_inst/adc_reset
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.799    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.280     0.037    
    SLICE_X4Y53          FDRE (Hold_fdre_C_R)        -0.018     0.019    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0 rise@62.500ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=1, routed)           0.145    -0.274    adc_inst/p_1_in[4]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.075    -0.325    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[9]/Q
                         net (fo=2, routed)           0.155    -0.263    adc_inst/p_1_in[10]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.160    -0.399    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.329    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.931%)  route 0.123ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.309    adc_inst/p_1_in[7]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.377    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.297    adc_inst/p_1_in[6]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.023    -0.377    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.005    -0.382    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.017    -0.383    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.608%)  route 0.130ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.130    -0.302    adc_inst/p_1_in[6]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)        -0.001    -0.388    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.160    -0.386    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.059    -0.327    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.160    -0.399    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066    -0.333    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.253    adc_inst/p_1_in[2]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.047    -0.353    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.456ns (6.690%)  route 6.360ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.267 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.360     5.923    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/ce_w2c
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.672     8.267    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X38Y29         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism              0.487     8.754    
                         clock uncertainty           -0.121     8.633    
    SLICE_X38Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.456ns (6.819%)  route 6.231ns (93.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.108 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.231     5.793    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.513     8.108    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y66         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3/CLK
                         clock pessimism              0.559     8.668    
                         clock uncertainty           -0.121     8.546    
    SLICE_X30Y66         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.029    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/out_comm_ctr_del_2/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.456ns (6.837%)  route 6.214ns (93.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.107 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.646    -0.894    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X11Y58         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=6575, routed)        6.214     5.776    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/ce_w2c
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.027 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.189    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.865 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.504    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.595 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.512     8.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/aclk
    SLICE_X30Y67         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.559     8.667    
                         clock uncertainty           -0.121     8.545    
    SLICE_X30Y67         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     8.028    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X43Y63         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.343    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[10]
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X42Y63         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X42Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.351    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.080    -0.314    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[3]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41/O
                         net (fo=1, routed)           0.000    -0.269    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.121    -0.400    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.279    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.628    -0.536    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.080    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41/O
                         net (fo=1, routed)           0.000    -0.270    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].mux41_n_0
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.900    -0.773    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y24          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.121    -0.401    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.280    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[5]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.350    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[29]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.347    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][29]_srl16
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X39Y53         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[6]
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X42Y54         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.121    -0.439    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.256    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X12Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.339    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[6]
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.831    -0.842    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y76         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X14Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.352    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y61         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/add_subs.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.356    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/D[3]
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.836    -0.837    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X38Y62         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.121    -0.463    
    SLICE_X38Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.369    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X14Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/Q
                         net (fo=1, routed)           0.100    -0.335    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[30]
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y78         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.121    -0.464    
    SLICE_X12Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.349    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][30]_srl16
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.629    -0.535    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.307    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[0]
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.045    -0.262 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41/O
                         net (fo=1, routed)           0.000    -0.262    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].mux41_n_0
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.901    -0.772    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X8Y23          FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.121    -0.400    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120    -0.280    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.019    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.512ns,  Total Violation       -0.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0_1 rise@48.077ns - clk_out2_clk_wiz_0 rise@46.154ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.563%)  route 1.479ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 45.328 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.714    45.328    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    45.784 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.479    47.263    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.249    46.798    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047    46.751    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.751    
                         arrival time                         -47.263    
  -------------------------------------------------------------------
                         slack                                 -0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.277%)  route 0.725ns (83.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.725     0.299    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.868    -0.805    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.249     0.000    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.075     0.075    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.443ns  (logic 1.491ns (43.300%)  route 1.952ns (56.700%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.130 r  osamp16_1/oversample1_carry__2/O[1]
                         net (fo=1, routed)           0.000    65.130    osamp16_1/p_0_in_0[11]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[11]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.130    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.422ns  (logic 1.470ns (42.952%)  route 1.952ns (57.048%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.109 r  osamp16_1/oversample1_carry__2/O[3]
                         net (fo=1, routed)           0.000    65.109    osamp16_1/p_0_in_0[13]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[13]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.109    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.348ns  (logic 1.396ns (41.692%)  route 1.952ns (58.308%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.035 r  osamp16_1/oversample1_carry__2/O[2]
                         net (fo=1, routed)           0.000    65.035    osamp16_1/p_0_in_0[12]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[12]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.035    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.332ns  (logic 1.380ns (41.412%)  route 1.952ns (58.588%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    65.019 r  osamp16_1/oversample1_carry__2/O[0]
                         net (fo=1, routed)           0.000    65.019    osamp16_1/p_0_in_0[10]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[10]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.019    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.329ns  (logic 1.377ns (41.359%)  route 1.952ns (58.641%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.016 r  osamp16_1/oversample1_carry__1/O[1]
                         net (fo=1, routed)           0.000    65.016    osamp16_1/p_0_in_0[7]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[7]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -65.016    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        3.308ns  (logic 1.356ns (40.987%)  route 1.952ns (59.013%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.995 r  osamp16_1/oversample1_carry__1/O[3]
                         net (fo=1, routed)           0.000    64.995    osamp16_1/p_0_in_0[9]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.069    osamp16_1/oversample_reg[9]
  -------------------------------------------------------------------
                         required time                         66.069    
                         arrival time                         -64.995    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.280    66.007    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.483    osamp16_1/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         65.483    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.293ns (35.291%)  route 0.537ns (64.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.270 r  adc_inst/accumulator_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.270    osamp16_1/O[1]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.279ns (32.931%)  route 0.568ns (67.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.568     0.172    adc_inst/Q[0]
    SLICE_X2Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.217 r  adc_inst/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.217    adc_inst/accumulator[0]_i_5_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.287 r  adc_inst/accumulator_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.287    osamp16_1/O[0]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.273ns (32.081%)  route 0.578ns (67.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.578     0.183    adc_inst/Q[7]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.228 r  adc_inst/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000     0.228    adc_inst/accumulator[4]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.292 r  adc_inst/accumulator_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.292    osamp16_1/accumulator_reg[7]_1[3]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.328ns (37.909%)  route 0.537ns (62.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.305 r  adc_inst/accumulator_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/O[2]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.275ns (31.814%)  route 0.589ns (68.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[9]/Q
                         net (fo=5, routed)           0.589     0.194    adc_inst/Q[5]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.239 r  adc_inst/accumulator[4]_i_4/O
                         net (fo=1, routed)           0.000     0.239    adc_inst/accumulator[4]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.305 r  adc_inst/accumulator_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/accumulator_reg[7]_1[1]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.279ns (32.219%)  route 0.587ns (67.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.587     0.192    adc_inst/Q[4]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.237 r  adc_inst/accumulator[4]_i_5/O
                         net (fo=1, routed)           0.000     0.237    adc_inst/accumulator[4]_i_5_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.307 r  adc_inst/accumulator_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/accumulator_reg[7]_1[0]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.274ns (31.458%)  route 0.597ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           0.597     0.202    adc_inst/Q[6]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.247 r  adc_inst/accumulator[4]_i_3/O
                         net (fo=1, routed)           0.000     0.247    adc_inst/accumulator[4]_i_3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.312 r  adc_inst/accumulator_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.312    osamp16_1/accumulator_reg[7]_1[2]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.279ns (32.703%)  route 0.574ns (67.297%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.574     0.179    osamp16_1/Q[6]
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.224 r  osamp16_1/oversample1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.224    osamp16_1/oversample1_carry__1_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.294 r  osamp16_1/oversample1_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.294    osamp16_1/p_0_in_0[6]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.876    -0.797    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.280     0.039    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     0.144    osamp16_1/oversample_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.350ns (39.448%)  route 0.537ns (60.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     0.327 r  adc_inst/accumulator_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    osamp16_1/O[3]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.174    osamp16_1/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.722%)  route 0.592ns (68.278%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[6]/Q
                         net (fo=5, routed)           0.592     0.196    adc_inst/Q[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.241 r  adc_inst/oversample1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.241    osamp16_1/oversample_reg[1]_0[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.307 r  osamp16_1/oversample1_carry/O[2]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/p_0_in_0[0]
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.280     0.040    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     0.145    osamp16_1/oversample_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.510ns,  Total Violation       -0.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out1_clk_wiz_0_1 rise@48.077ns - clk_out2_clk_wiz_0_1 rise@46.154ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.563%)  route 1.479ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 46.652 - 48.077 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 45.328 - 46.154 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     46.154    46.154 r  
    E3                                                0.000    46.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    46.154    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    47.636 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    48.869    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    41.798 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    43.518    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.614 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.714    45.328    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    45.784 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           1.479    47.263    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     48.077    48.077 r  
    E3                                                0.000    48.077 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    49.488 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    50.650    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    43.326 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    44.965    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.056 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.595    46.652    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.395    47.047    
                         clock uncertainty           -0.247    46.800    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047    46.753    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         46.753    
                         arrival time                         -47.263    
  -------------------------------------------------------------------
                         slack                                 -0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.277%)  route 0.725ns (83.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.597    -0.567    xvga1/clk_out2
    SLICE_X0Y81          FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  xvga1/vsync_reg/Q
                         net (fo=3, routed)           0.725     0.299    vsync_synchronize/vsync
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.868    -0.805    vsync_synchronize/clk_out1
    SLICE_X1Y81          FDRE                                         r  vsync_synchronize/sync_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.247    -0.002    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.075     0.073    vsync_synchronize/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.443ns  (logic 1.491ns (43.300%)  route 1.952ns (56.700%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.130 r  osamp16_1/oversample1_carry__2/O[1]
                         net (fo=1, routed)           0.000    65.130    osamp16_1/p_0_in_0[11]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[11]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.130    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.422ns  (logic 1.470ns (42.952%)  route 1.952ns (57.048%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    65.109 r  osamp16_1/oversample1_carry__2/O[3]
                         net (fo=1, routed)           0.000    65.109    osamp16_1/p_0_in_0[13]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[13]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[13]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.109    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.348ns  (logic 1.396ns (41.692%)  route 1.952ns (58.308%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.035 r  osamp16_1/oversample1_carry__2/O[2]
                         net (fo=1, routed)           0.000    65.035    osamp16_1/p_0_in_0[12]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[12]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[12]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.035    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.332ns  (logic 1.380ns (41.412%)  route 1.952ns (58.588%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.796 r  osamp16_1/oversample1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    64.796    osamp16_1/oversample1_carry__1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    65.019 r  osamp16_1/oversample1_carry__2/O[0]
                         net (fo=1, routed)           0.000    65.019    osamp16_1/p_0_in_0[10]
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y58          FDRE                                         r  osamp16_1/oversample_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[10]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.019    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.329ns  (logic 1.377ns (41.359%)  route 1.952ns (58.641%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    65.016 r  osamp16_1/oversample1_carry__1/O[1]
                         net (fo=1, routed)           0.000    65.016    osamp16_1/p_0_in_0[7]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[7]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[7]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -65.016    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        3.308ns  (logic 1.356ns (40.987%)  route 1.952ns (59.013%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 61.686 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.726    61.686    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518    62.204 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           1.952    64.157    osamp16_1/Q[5]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    64.281 r  osamp16_1/oversample1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    64.281    osamp16_1/oversample1_carry__0_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.682 r  osamp16_1/oversample1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    64.682    osamp16_1/oversample1_carry__0_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.995 r  osamp16_1/oversample1_carry__1/O[3]
                         net (fo=1, routed)           0.000    64.995    osamp16_1/p_0_in_0[9]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)        0.062    66.076    osamp16_1/oversample_reg[9]
  -------------------------------------------------------------------
                         required time                         66.076    
                         arrival time                         -64.995    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[10]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[11]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[8]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 adc_inst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out1_clk_wiz_0_1 rise@67.308ns - clk_out3_clk_wiz_0_1 rise@62.500ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.857%)  route 2.074ns (78.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 65.892 - 67.308 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 61.685 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    63.982 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.215    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    58.145 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    59.864    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    59.960 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.725    61.685    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    62.141 r  adc_inst/ready_reg/Q
                         net (fo=22, routed)          1.001    63.142    osamp16_1/E[0]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124    63.266 r  osamp16_1/oversample[13]_i_1/O
                         net (fo=31, routed)          1.073    64.339    osamp16_1/oversample[13]_i_1_n_0
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     67.308    67.308 r  
    E3                                                0.000    67.308 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    67.308    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    68.719 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    69.881    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    62.557 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    64.196    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    64.287 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.604    65.892    osamp16_1/clk_out1
    SLICE_X2Y57          FDRE                                         r  osamp16_1/accumulator_reg[9]/C
                         clock pessimism              0.395    66.287    
                         clock uncertainty           -0.273    66.014    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    65.490    osamp16_1/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         65.490    
                         arrival time                         -64.339    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.293ns (35.291%)  route 0.537ns (64.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.270 r  adc_inst/accumulator_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.270    osamp16_1/O[1]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[1]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.279ns (32.931%)  route 0.568ns (67.069%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.568     0.172    adc_inst/Q[0]
    SLICE_X2Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.217 r  adc_inst/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.217    adc_inst/accumulator[0]_i_5_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.287 r  adc_inst/accumulator_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.287    osamp16_1/O[0]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.273ns (32.081%)  route 0.578ns (67.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.578     0.183    adc_inst/Q[7]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.228 r  adc_inst/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000     0.228    adc_inst/accumulator[4]_i_2_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.292 r  adc_inst/accumulator_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.292    osamp16_1/accumulator_reg[7]_1[3]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.328ns (37.909%)  route 0.537ns (62.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.305 r  adc_inst/accumulator_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/O[2]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[2]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.275ns (31.814%)  route 0.589ns (68.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[9]/Q
                         net (fo=5, routed)           0.589     0.194    adc_inst/Q[5]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.239 r  adc_inst/accumulator[4]_i_4/O
                         net (fo=1, routed)           0.000     0.239    adc_inst/accumulator[4]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.305 r  adc_inst/accumulator_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.305    osamp16_1/accumulator_reg[7]_1[1]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.279ns (32.219%)  route 0.587ns (67.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.587     0.192    adc_inst/Q[4]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.237 r  adc_inst/accumulator[4]_i_5/O
                         net (fo=1, routed)           0.000     0.237    adc_inst/accumulator[4]_i_5_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.307 r  adc_inst/accumulator_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/accumulator_reg[7]_1[0]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.274ns (31.458%)  route 0.597ns (68.542%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[10]/Q
                         net (fo=5, routed)           0.597     0.202    adc_inst/Q[6]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.247 r  adc_inst/accumulator[4]_i_3/O
                         net (fo=1, routed)           0.000     0.247    adc_inst/accumulator[4]_i_3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.312 r  adc_inst/accumulator_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.312    osamp16_1/accumulator_reg[7]_1[2]
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y56          FDRE                                         r  osamp16_1/accumulator_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.279ns (32.703%)  route 0.574ns (67.297%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  adc_inst/data_reg[11]/Q
                         net (fo=4, routed)           0.574     0.179    osamp16_1/Q[6]
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.045     0.224 r  osamp16_1/oversample1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.224    osamp16_1/oversample1_carry__1_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.294 r  osamp16_1/oversample1_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.294    osamp16_1/p_0_in_0[6]
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.876    -0.797    osamp16_1/clk_out1
    SLICE_X3Y57          FDRE                                         r  osamp16_1/oversample_reg[6]/C
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.273     0.032    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     0.137    osamp16_1/oversample_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.350ns (39.448%)  route 0.537ns (60.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[4]/Q
                         net (fo=3, routed)           0.537     0.141    adc_inst/Q[0]
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     0.327 r  adc_inst/accumulator_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.327    osamp16_1/O[3]
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X2Y55          FDRE                                         r  osamp16_1/accumulator_reg[3]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.134     0.167    osamp16_1/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 adc_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            osamp16_1/oversample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.722%)  route 0.592ns (68.278%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc_inst/data_reg[6]/Q
                         net (fo=5, routed)           0.592     0.196    adc_inst/Q[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.241 r  adc_inst/oversample1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.241    osamp16_1/oversample_reg[1]_0[1]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.307 r  osamp16_1/oversample1_carry/O[2]
                         net (fo=1, routed)           0.000     0.307    osamp16_1/p_0_in_0[0]
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.877    -0.796    osamp16_1/clk_out1
    SLICE_X3Y55          FDRE                                         r  osamp16_1/oversample_reg[0]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     0.138    osamp16_1/oversample_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -1.848ns,  Total Violation      -17.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.008%)  route 2.148ns (76.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.026    29.485    xvga1/SW_clean[1]
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    29.609 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.122    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.724ns  (logic 0.642ns (23.570%)  route 2.082ns (76.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.912    29.371    xvga1/SW_clean[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    29.495 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.169    30.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.664    
  -------------------------------------------------------------------
                         slack                                 -1.781    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.706ns  (logic 0.642ns (23.726%)  route 2.064ns (76.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.008    29.467    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    29.591 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.646    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.646    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.682ns  (logic 0.642ns (23.937%)  route 2.040ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.894    29.353    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    29.477 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.146    30.622    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.622    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.965%)  route 2.037ns (76.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.923    29.381    xvga1/SW_clean[1]
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    29.505 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.114    30.619    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.619    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.752%)  route 2.086ns (78.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.978    29.375    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.607    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.607    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.652ns  (logic 0.580ns (21.873%)  route 2.072ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.411    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.124    29.535 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.057    30.592    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.629ns  (logic 0.642ns (24.421%)  route 1.987ns (75.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.915    29.374    db0/SW_clean[1]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.124    29.498 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.072    30.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.569    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.124%)  route 2.042ns (77.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.897    29.293    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.417 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.145    30.562    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.463ns  (logic 0.642ns (26.066%)  route 1.821ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.746    29.204    xvga1/SW_clean[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    29.328 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.075    30.403    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 -1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.981%)  route 0.701ns (79.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.312    -0.145    xvga1/SW_clean[0]
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.100 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.388     0.288    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.006%)  route 0.744ns (79.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.084    db0/SW_clean[0]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.371     0.331    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.369    -0.089    xvga1/SW_clean[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.044 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.378     0.334    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.317    -0.118    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.422     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.627%)  route 0.762ns (80.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.387    -0.070    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.025 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.375     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.508%)  route 0.767ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.376    -0.081    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.036 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.728%)  route 0.753ns (78.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.378    -0.056    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.011 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.364    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.359    -0.098    xvga1/SW_clean[0]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.429     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.326%)  route 0.771ns (78.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.348    -0.086    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.041 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.423     0.382    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.858%)  route 0.800ns (81.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.405    -0.052    xvga1/SW_clean[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.007 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.395     0.388    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_10/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.324    13.899    fft_histogram/pixel_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             9.943ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.558ns (32.514%)  route 3.234ns (67.486%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.269     3.967    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X11Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_4/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.312    13.911    fft_histogram/pixel_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             10.165ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.558ns (33.851%)  route 3.045ns (66.149%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          2.080     3.778    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.280    13.943    fft_histogram/pixel_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 10.165    

Slack (MET) :             10.351ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.558ns (35.393%)  route 2.844ns (64.607%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.879     3.577    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_5/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.294    13.929    fft_histogram/pixel_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.929    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 10.351    

Slack (MET) :             10.380ns  (required time - arrival time)
  Source:                 fft_histogram/vheight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            fft_histogram/pixel_reg[0]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.558ns (35.484%)  route 2.833ns (64.516%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.715    -0.825    fft_histogram/clk_out2
    SLICE_X4Y82          FDRE                                         r  fft_histogram/vheight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.406 r  fft_histogram/vheight_reg[2]/Q
                         net (fo=2, routed)           0.965     0.559    fft_histogram/vheight[2]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.296     0.855 r  fft_histogram/pixel[0]_i_11/O
                         net (fo=1, routed)           0.000     0.855    fft_histogram/pixel[0]_i_11_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.405 r  fft_histogram/pixel_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    fft_histogram/pixel_reg[0]_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.698 r  fft_histogram/pixel_reg[0]_i_1/CO[0]
                         net (fo=12, routed)          1.868     3.566    fft_histogram/pixel_reg[0]_i_1_n_3
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.507    13.871    fft_histogram/clk_out2
    SLICE_X10Y112        FDRE                                         r  fft_histogram/pixel_reg[0]_lopt_replica_7/C
                         clock pessimism              0.480    14.351    
                         clock uncertainty           -0.129    14.223    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.277    13.946    fft_histogram/pixel_reg[0]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 10.380    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[6]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.401ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.897ns (20.710%)  route 3.434ns (79.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  xvga1/hcount_reg[4]/Q
                         net (fo=8, routed)           1.258     0.829    xvga1/hcount[4]
    SLICE_X7Y81          LUT4 (Prop_lut4_I2_O)        0.295     1.124 r  xvga1/hcount[10]_i_4/O
                         net (fo=4, routed)           0.791     1.914    xvga1/hcount[10]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.124     2.038 r  xvga1/hcount[10]_i_1/O
                         net (fo=26, routed)          1.386     3.425    xvga1/hreset
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.513    13.877    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.600    14.478    
                         clock uncertainty           -0.129    14.349    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    13.825    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                 10.401    

Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.890ns (20.519%)  route 3.448ns (79.481%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 13.962 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.633    -0.907    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          1.541     1.152    xvga1/hcount[3]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.124     1.276 r  xvga1/hcount[10]_i_3/O
                         net (fo=2, routed)           0.909     2.185    xvga1/hcount[10]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.124     2.309 r  xvga1/vblank_i_3/O
                         net (fo=11, routed)          0.611     2.920    xvga1/vreset
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  xvga1/vcount[5]_i_1/O
                         net (fo=2, routed)           0.387     3.431    xvga1/vcount0
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.598    13.962    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
                         clock pessimism              0.559    14.522    
                         clock uncertainty           -0.129    14.393    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    13.964    xvga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 10.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.048    -0.260 r  display/strobe[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    display/strobe[6]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.107    -0.311    display/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.110    -0.308    display/p_0_in[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  display/strobe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display/strobe[0]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.878    -0.795    display/clk_out2
    SLICE_X1Y98          FDRE                                         r  display/strobe_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.129    -0.418    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091    -0.327    display/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.595    -0.569    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  xvga1/hcount_reg[9]/Q
                         net (fo=10, routed)          0.099    -0.342    xvga1/Q[0]
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.099    -0.243 r  xvga1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[10]
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.864    -0.809    xvga1/clk_out2
    SLICE_X7Y80          FDRE                                         r  xvga1/hcount_reg[10]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.129    -0.441    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092    -0.349    xvga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  xvga1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.100    -0.337    xvga1/vcount[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I2_O)        0.099    -0.238 r  xvga1/vcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    xvga1/p_0_in__0[5]
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X1Y83          FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091    -0.346    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.598    -0.566    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_reg[4]/Q
                         net (fo=6, routed)           0.168    -0.257    xvga1/vcount[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/vcount[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.869    -0.804    xvga1/clk_out2
    SLICE_X1Y82          FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.129    -0.438    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.347    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.566    -0.598    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  xvga1/hcount_reg[3]/Q
                         net (fo=11, routed)          0.187    -0.247    xvga1/hcount[3]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.043    -0.204 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    xvga1/p_0_in[4]
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.835    -0.838    xvga1/clk_out2
    SLICE_X8Y79          FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.129    -0.470    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131    -0.339    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.599    -0.565    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.226    xvga1/hsync
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.181    xvga1/hsync_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.870    -0.803    xvga1/clk_out2
    SLICE_X2Y83          FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.129    -0.437    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120    -0.317    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.190ns (48.870%)  route 0.199ns (51.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.605    -0.559    display/clk_out2
    SLICE_X0Y98          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/counter_reg[12]/Q
                         net (fo=15, routed)          0.199    -0.219    display/p_0_in[1]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.049    -0.170 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    display/seg[6]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X1Y96          FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.129    -0.416    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.107    -0.309    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.596    -0.568    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  xvga1/hcount_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.236    xvga1/hcount[0]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.042    -0.194 r  xvga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    xvga1/p_0_in[1]
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.865    -0.808    xvga1/clk_out2
    SLICE_X7Y81          FDRE                                         r  xvga1/hcount_reg[1]/C
                         clock pessimism              0.240    -0.568    
                         clock uncertainty            0.129    -0.440    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.107    -0.333    xvga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.604    -0.560    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.298    display/counter_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.187 r  display/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.187    display/counter_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.877    -0.796    display/clk_out2
    SLICE_X0Y95          FDRE                                         r  display/counter_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.129    -0.432    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105    -0.327    display/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -1.848ns,  Total Violation      -17.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.848ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.790ns  (logic 0.642ns (23.008%)  route 2.148ns (76.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.026    29.485    xvga1/SW_clean[1]
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    29.609 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           1.122    30.731    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                 -1.848    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.724ns  (logic 0.642ns (23.570%)  route 2.082ns (76.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.912    29.371    xvga1/SW_clean[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    29.495 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           1.169    30.664    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.664    
  -------------------------------------------------------------------
                         slack                                 -1.781    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.706ns  (logic 0.642ns (23.726%)  route 2.064ns (76.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.008    29.467    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    29.591 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           1.056    30.646    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.646    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.682ns  (logic 0.642ns (23.937%)  route 2.040ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.894    29.353    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    29.477 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           1.146    30.622    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.622    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.679ns  (logic 0.642ns (23.965%)  route 2.037ns (76.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.923    29.381    xvga1/SW_clean[1]
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    29.505 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           1.114    30.619    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.619    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.666ns  (logic 0.580ns (21.752%)  route 2.086ns (78.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.978    29.375    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.124    29.499 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           1.108    30.607    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.607    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.652ns  (logic 0.580ns (21.873%)  route 2.072ns (78.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.015    29.411    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.124    29.535 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           1.057    30.592    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.629ns  (logic 0.642ns (24.421%)  route 1.987ns (75.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.915    29.374    db0/SW_clean[1]
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.124    29.498 r  db0/bram2_i_2/O
                         net (fo=1, routed)           1.072    30.569    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.569    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.622ns  (logic 0.580ns (22.124%)  route 2.042ns (77.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    28.396 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.897    29.293    xvga1/SW_clean[0]
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.124    29.417 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           1.145    30.562    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.463ns  (logic 0.642ns (26.066%)  route 1.821ns (73.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 29.301 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 27.940 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    30.328 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    31.561    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    24.491 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    26.210    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    26.306 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.634    27.940    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518    28.458 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.746    29.204    xvga1/SW_clean[1]
    SLICE_X11Y79         LUT6 (Prop_lut6_I4_O)        0.124    29.328 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           1.075    30.403    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.552    29.301    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.395    29.696    
                         clock uncertainty           -0.247    29.449    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    28.883    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         28.883    
                         arrival time                         -30.403    
  -------------------------------------------------------------------
                         slack                                 -1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.981%)  route 0.701ns (79.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.312    -0.145    xvga1/SW_clean[0]
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.100 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.388     0.288    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.006%)  route 0.744ns (79.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.373    -0.084    db0/SW_clean[0]
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  db0/bram2_i_2/O
                         net (fo=1, routed)           0.371     0.331    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.943%)  route 0.747ns (80.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.369    -0.089    xvga1/SW_clean[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.044 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.378     0.334    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.317    -0.118    xvga1/SW_clean[1]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.073 r  xvga1/bram2_i_9/O
                         net (fo=1, routed)           0.422     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.627%)  route 0.762ns (80.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.387    -0.070    xvga1/SW_clean[0]
    SLICE_X8Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.025 r  xvga1/bram2_i_4/O
                         net (fo=1, routed)           0.375     0.349    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.508%)  route 0.767ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.376    -0.081    xvga1/SW_clean[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.036 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.391     0.355    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.209ns (21.728%)  route 0.753ns (78.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.378    -0.056    xvga1/SW_clean[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.011 r  xvga1/bram2_i_3/O
                         net (fo=1, routed)           0.375     0.364    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.359    -0.098    xvga1/SW_clean[0]
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.053 r  xvga1/bram2_i_7/O
                         net (fo=1, routed)           0.429     0.376    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.326%)  route 0.771ns (78.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X10Y79         FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          0.348    -0.086    xvga1/SW_clean[1]
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.041 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.423     0.382    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.858%)  route 0.800ns (81.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.566    -0.598    db0/clk_out1
    SLICE_X11Y79         FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          0.405    -0.052    xvga1/SW_clean[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.007 r  xvga1/bram2_i_8/O
                         net (fo=1, routed)           0.395     0.388    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.873    -0.800    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y30         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.247     0.004    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.187    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.273    61.208    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.779    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.273    61.208    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.779    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.007%)  route 0.744ns (79.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.744     0.324    adc_inst/adc_reset
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.369    adc_inst/ready_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.091     0.124    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.081%)  route 0.684ns (82.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.684     0.265    adc_inst/adc_reset
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.799    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.273     0.030    
    SLICE_X4Y53          FDRE (Hold_fdre_C_R)        -0.018     0.012    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       58.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             58.860ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.580ns (19.262%)  route 2.431ns (80.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984     2.195    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.559    61.644    
                         clock uncertainty           -0.160    61.484    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    61.055    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         61.055    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 58.860    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    

Slack (MET) :             59.022ns  (required time - arrival time)
  Source:                 adc_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.580ns (20.349%)  route 2.270ns (79.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.724    -0.816    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  adc_inst/cnt_reg[3]/Q
                         net (fo=6, routed)           1.447     1.087    adc_inst/cnt_reg[3]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.124     1.211 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823     2.035    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.559    61.645    
                         clock uncertainty           -0.160    61.485    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    61.056    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         61.056    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 59.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[3]/Q
                         net (fo=1, routed)           0.145    -0.274    adc_inst/p_1_in[4]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.075    -0.325    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.601%)  route 0.155ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[9]/Q
                         net (fo=2, routed)           0.155    -0.263    adc_inst/p_1_in[10]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.160    -0.399    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.329    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.931%)  route 0.123ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.309    adc_inst/p_1_in[7]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.377    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.297    adc_inst/p_1_in[6]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.023    -0.377    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.005    -0.382    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[4]/Q
                         net (fo=2, routed)           0.131    -0.302    adc_inst/p_1_in[5]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.017    -0.383    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.608%)  route 0.130ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  adc_inst/serial_data_reg[5]/Q
                         net (fo=2, routed)           0.130    -0.302    adc_inst/p_1_in[6]
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.160    -0.387    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)        -0.001    -0.388    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.160    -0.386    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.059    -0.327    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.605    -0.559    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc_inst/serial_data_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.237    adc_inst/p_1_in[11]
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.160    -0.399    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066    -0.333    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adc_inst/serial_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            adc_inst/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.604    -0.560    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  adc_inst/serial_data_reg[1]/Q
                         net (fo=1, routed)           0.166    -0.253    adc_inst/p_1_in[2]
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.160    -0.400    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.047    -0.353    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[0]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[0]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[1]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[2]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[3]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[3]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[4]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[4]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[5]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[6]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[6]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.348%)  route 1.708ns (74.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 61.085 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.984    59.166    adc_inst/serial_data
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.605    61.085    adc_inst/CLK
    SLICE_X3Y54          FDRE                                         r  adc_inst/serial_data_reg[7]/C
                         clock pessimism              0.395    61.480    
                         clock uncertainty           -0.273    61.207    
    SLICE_X3Y54          FDRE (Setup_fdre_C_R)       -0.429    60.778    adc_inst/serial_data_reg[7]
  -------------------------------------------------------------------
                         required time                         60.778    
                         arrival time                         -59.166    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[10]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.273    61.208    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.779    adc_inst/serial_data_reg[10]
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/serial_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@57.692ns)
  Data Path Delay:        2.127ns  (logic 0.580ns (27.265%)  route 1.547ns (72.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 61.086 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 56.878 - 57.692 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     57.692    57.692 r  
    E3                                                0.000    57.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    57.692    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    59.174 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    60.407    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    53.337 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    55.056    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    55.152 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        1.725    56.878    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.456    57.334 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.724    58.057    adc_inst/adc_reset
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.124    58.181 r  adc_inst/serial_data[11]_i_1/O
                         net (fo=12, routed)          0.823    59.005    adc_inst/serial_data
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    57.749 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    59.388    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          1.606    61.086    adc_inst/CLK
    SLICE_X3Y52          FDRE                                         r  adc_inst/serial_data_reg[11]/C
                         clock pessimism              0.395    61.481    
                         clock uncertainty           -0.273    61.208    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    60.779    adc_inst/serial_data_reg[11]
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -59.005    
  -------------------------------------------------------------------
                         slack                                  1.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[10]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[11]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[8]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.793%)  route 0.699ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.279    adc_inst/adc_reset
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.878    -0.795    adc_inst/CLK
    SLICE_X2Y52          FDRE                                         r  adc_inst/data_reg[9]/C
                         clock pessimism              0.557    -0.239    
                         clock uncertainty            0.273     0.034    
    SLICE_X2Y52          FDRE (Hold_fdre_C_R)         0.009     0.043    adc_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[4]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[5]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[6]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.781%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.699     0.280    adc_inst/adc_reset
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X2Y54          FDRE                                         r  adc_inst/data_reg[7]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X2Y54          FDRE (Hold_fdre_C_R)         0.009     0.042    adc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.007%)  route 0.744ns (79.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.744     0.324    adc_inst/adc_reset
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  adc_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     0.369    adc_inst/ready_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.877    -0.796    adc_inst/CLK
    SLICE_X3Y53          FDRE                                         r  adc_inst/ready_reg/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.273     0.033    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.091     0.124    adc_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 db0/genblk1[4].clean_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            adc_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.081%)  route 0.684ns (82.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=7824, routed)        0.604    -0.560    db0/clk_out1
    SLICE_X1Y54          FDRE                                         r  db0/genblk1[4].clean_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  db0/genblk1[4].clean_reg[4]/Q
                         net (fo=16, routed)          0.684     0.265    adc_inst/adc_reset
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.799    adc_inst/CLK
    SLICE_X4Y53          FDRE                                         r  adc_inst/cnt_reg[0]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.273     0.030    
    SLICE_X4Y53          FDRE (Hold_fdre_C_R)        -0.018     0.012    adc_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.253    





