{
	"cts__timing__setup__tns__pre_repair": -98.5609,
	"cts__timing__setup__ws__pre_repair": -56.3984,
	"cts__clock__skew__setup__pre_repair": 185.635,
	"cts__clock__skew__hold__pre_repair": 185.62,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0258748,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.034075,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 4,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0155703,
	"cts__power__switching__total__pre_repair": 0.0185784,
	"cts__power__leakage__total__pre_repair": 2.23069e-06,
	"cts__power__total__pre_repair": 0.0341509,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 6166.33,
	"cts__design__core__area__pre_repair": 5529.1,
	"cts__design__instance__count__pre_repair": 19495,
	"cts__design__instance__area__pre_repair": 2363.26,
	"cts__design__instance__count__stdcell__pre_repair": 19495,
	"cts__design__instance__area__stdcell__pre_repair": 2363.26,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.427422,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.427422,
	"cts__timing__setup__tns__post_repair": -98.5609,
	"cts__timing__setup__ws__post_repair": -56.3984,
	"cts__clock__skew__setup__post_repair": 185.635,
	"cts__clock__skew__hold__post_repair": 185.62,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0258748,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.034075,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 4,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0155703,
	"cts__power__switching__total__post_repair": 0.0185784,
	"cts__power__leakage__total__post_repair": 2.23069e-06,
	"cts__power__total__post_repair": 0.0341509,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 6166.33,
	"cts__design__core__area__post_repair": 5529.1,
	"cts__design__instance__count__post_repair": 19495,
	"cts__design__instance__area__post_repair": 2363.26,
	"cts__design__instance__count__stdcell__post_repair": 19495,
	"cts__design__instance__area__stdcell__post_repair": 2363.26,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.427422,
	"cts__design__instance__utilization__stdcell__post_repair": 0.427422,
	"cts__design__instance__displacement__total": 173.15,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 1.404,
	"cts__route__wirelength__estimated": 65538.5,
	"cts__design__instance__count__setup_buffer": 15,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 9.383,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.756,
	"cts__route__wirelength__estimated": 65570.3,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.142775,
	"cts__clock__skew__setup": 182.639,
	"cts__clock__skew__hold": 182.625,
	"cts__timing__drv__max_slew_limit": 0.0252121,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0327125,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0155622,
	"cts__power__switching__total": 0.0186478,
	"cts__power__leakage__total": 2.23226e-06,
	"cts__power__total": 0.0342123,
	"cts__design__io": 264,
	"cts__design__die__area": 6166.33,
	"cts__design__core__area": 5529.1,
	"cts__design__instance__count": 19510,
	"cts__design__instance__area": 2364.44,
	"cts__design__instance__count__stdcell": 19510,
	"cts__design__instance__area__stdcell": 2364.44,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.427635,
	"cts__design__instance__utilization__stdcell": 0.427635
}