module Phy_inst_rx_enh_fifo_insert_bfm_ip (
		input  wire [0:0] sig_rx_enh_fifo_insert  // conduit.rx_enh_fifo_insert
	);
endmodule

