From f50f2d760affc8818cbc278ca2fae8f7715461fd Mon Sep 17 00:00:00 2001
From: Koan-Sin Tan <freedom.tan@mediatek.com>
Date: Wed, 26 Oct 2016 08:56:52 +0800
Subject: [PATCH 1/3] Add L2 cache topology to MT6797

Signed-off-by: Koan-Sin Tan <koansin.tan@gmail.com>
---
 arch/arm64/boot/dts/mediatek/mt6797.dtsi | 23 +++++++++++++++++++++++
 1 file changed, 23 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt6797.dtsi b/arch/arm64/boot/dts/mediatek/mt6797.dtsi
index eca2376..1d42ad4 100644
--- a/arch/arm64/boot/dts/mediatek/mt6797.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt6797.dtsi
@@ -36,6 +36,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x000>;
+			next-level-cache = <&L2_0>;
 		};
 
 		cpu1: cpu@1 {
@@ -43,6 +44,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x001>;
+			next-level-cache = <&L2_0>;
 		};
 
 		cpu2: cpu@2 {
@@ -50,6 +52,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x002>;
+			next-level-cache = <&L2_0>;
 		};
 
 		cpu3: cpu@3 {
@@ -57,6 +60,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x003>;
+			next-level-cache = <&L2_0>;
 		};
 
 		cpu4: cpu@100 {
@@ -64,6 +68,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x100>;
+			next-level-cache = <&L2_1>;
 		};
 
 		cpu5: cpu@101 {
@@ -71,6 +76,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x101>;
+			next-level-cache = <&L2_1>;
 		};
 
 		cpu6: cpu@102 {
@@ -78,6 +84,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x102>;
+			next-level-cache = <&L2_1>;
 		};
 
 		cpu7: cpu@103 {
@@ -85,6 +92,7 @@
 			compatible = "arm,cortex-a53";
 			enable-method = "psci";
 			reg = <0x103>;
+			next-level-cache = <&L2_1>;
 		};
 
 		cpu8: cpu@200 {
@@ -92,6 +100,7 @@
 			compatible = "arm,cortex-a72";
 			enable-method = "psci";
 			reg = <0x200>;
+			next-level-cache = <&L2_2>;
 		};
 
 		cpu9: cpu@201 {
@@ -99,7 +108,21 @@
 			compatible = "arm,cortex-a72";
 			enable-method = "psci";
 			reg = <0x201>;
+			next-level-cache = <&L2_2>;
 		};
+
+		L2_0: l2-cache0 {
+			compatible = "cache";
+		};
+
+		L2_1: l2-cache1 {
+			compatible = "cache";
+		};
+
+		L2_2: l2-cache2 {
+			compatible = "cache";
+		};
+
 	};
 
 	clk26m: oscillator@0 {
-- 
2.7.4

