PPA Report for sleep_mode_clock_gate
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 1
IO Count: 5
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.644 ns

POWER METRICS:
-------------
Total Power Consumption: 0.653 W
