<?xml version="1.0" encoding="UTF-8"?>
<components>
<component>
   <name>io_module</name>
   <variant>io_module</variant>
<parameters>
<parameter><name>BASE_WIDTH</name><default>8</default></parameter>
<parameter><name>ADDR_WIDTH</name><default>16</default></parameter>
<parameter><name>NMI_MODE</name><default>8'h00</default></parameter>
<parameter><name>IRQ_MODE</name><default>8'h00</default></parameter>
<parameter><name>TX_FIFO</name><default>0</default></parameter>
<parameter><name>TX_FIFO_SIZE</name><default>3</default></parameter>
<parameter><name>TX_FIFO_WORDS</name><default>8</default></parameter>
<parameter><name>RX_FIFO</name><default>0</default></parameter>
<parameter><name>RX_FIFO_SIZE</name><default>3</default></parameter>
<parameter><name>RX_FIFO_WORDS</name><default>8</default></parameter>
<parameter><name>STARTUP</name><default>"NONE"</default></parameter>
<parameter><name>FONT</name><default>"NONE"</default></parameter>
</parameters>
<interfaces>
<interface><direction>input</direction><type>wire</type><name>clk</name></interface>
<interface><direction>input</direction><type>wire</type><name>reset</name></interface>
<interface><direction>input</direction><type>wire</type><name>enable</name></interface>
<interface><direction>input</direction><type>wire</type><name>cs_i</name></interface>
<interface><direction>input</direction><type>wire</type><name>cs_m</name></interface>
<interface><direction>input</direction><type>wire</type><name>wr</name></interface>
<interface><direction>input</direction><type>wire</type><name>rd</name></interface>
<interface><direction>input</direction><type>wire</type><width>[ADDR_WIDTH-1:0]</width><name>addr</name></interface>
<interface><direction>input</direction><type>wire</type><width>[ADDR_WIDTH-BASE_WIDTH-1:0]</width><name>waddr</name></interface>
<interface><direction>input</direction><type>wire</type><width>[7:0]</width><name>wdata</name></interface>
<interface><direction>output</direction><type>wire</type><width>[15:0]</width><name>rdata</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_0_out</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_0_oe</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_0_lat</name></interface>
<interface><direction>input</direction><type>wire</type><width>[7:0]</width><name>gpio_0_in</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_1_out</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_1_oe</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>gpio_1_lat</name></interface>
<interface><direction>input</direction><type>wire</type><width>[7:0]</width><name>gpio_1_in</name></interface>
<interface><direction>output</direction><type>wire</type><width>[1:0]</width><name>timer_irq</name></interface>
<interface><direction>output</direction><type>wire</type><name>pic_irq</name></interface>
<interface><direction>output</direction><type>wire</type><name>pic_nmi</name></interface>
<interface><direction>input</direction><type>wire</type><width>[7:0]</width><name>ext_irq_in</name></interface>
<interface><direction>output</direction><type>wire</type><name>txd_pad_out</name></interface>
<interface><direction>input</direction><type>wire</type><name>rxd_pad_in</name></interface>
<interface><direction>input</direction><type>wire</type><name>cts_pad_in</name></interface>
<interface><direction>output</direction><type>wire</type><name>rts_pad_out</name></interface>
<interface><direction>output</direction><type>wire</type><name>rx_irq</name></interface>
<interface><direction>output</direction><type>wire</type><name>tx_irq</name></interface>
<interface><direction>output</direction><type>wire</type><name>ps2_clk_pad_oe</name></interface>
<interface><direction>input</direction><type>wire</type><name>ps2_clk_pad_in</name></interface>
<interface><direction>output</direction><type>wire</type><name>ps2_data_pad_oe</name></interface>
<interface><direction>input</direction><type>wire</type><name>ps2_data_pad_in</name></interface>
<interface><direction>output</direction><type>wire</type><name>ps2_data_avail</name></interface>
<interface><direction>output</direction><type>wire</type><width>[9:0]</width><name>y_pos</name></interface>
<interface><direction>output</direction><type>wire</type><width>[9:0]</width><name>x_pos</name></interface>
<interface><direction>output</direction><type>wire</type><name>new_packet</name></interface>
<interface><direction>output</direction><type>wire</type><name>ms_mid</name></interface>
<interface><direction>output</direction><type>wire</type><name>ms_right</name></interface>
<interface><direction>output</direction><type>wire</type><name>ms_left</name></interface>
<interface><direction>output</direction><type>wire</type><name>int_out</name></interface>
<interface><direction>output</direction><type>wire</type><width>[7:0]</width><name>vector</name></interface>
<interface><direction>input</direction><type>wire</type><name>cs_mem</name></interface>
<interface><direction>input</direction><type>wire</type><width>[15:0]</width><name>mem_add</name></interface>
<interface><direction>output</direction><type>wire</type><width>[23:1]</width><name>ext_add</name></interface>
<interface><direction>output</direction><type>wire</type><width>[15:0]</width><name>ext_wdata</name></interface>
<interface><direction>input</direction><type>wire</type><width>[15:0]</width><name>ext_rdata</name></interface>
<interface><direction>output</direction><type>wire</type><name>ext_ub</name></interface>
<interface><direction>output</direction><type>wire</type><name>ext_lb</name></interface>
<interface><direction>output</direction><type>wire</type><name>ext_rd</name></interface>
<interface><direction>output</direction><type>wire</type><name>ext_wr</name></interface>
<interface><direction>output</direction><type>wire</type><width>[1:0]</width><name>ext_cs</name></interface>
<interface><direction>output</direction><type>wire</type><width>[2:0]</width><name>vgared_pad_out</name></interface>
<interface><direction>output</direction><type>wire</type><width>[2:0]</width><name>vgagreen_pad_out</name></interface>
<interface><direction>output</direction><type>wire</type><width>[1:0]</width><name>vgablue_pad_out</name></interface>
<interface><direction>output</direction><type>wire</type><name>hsync_n_pad_out</name></interface>
<interface><direction>output</direction><type>wire</type><name>vsync_n_pad_out</name></interface>
</interfaces>

  




      <brothers>     
          <brother>
            <variant>uart</variant>
            <component>uart</component>
          </brother>

          <brother>
            <variant>serial_rcvr</variant>
            <component>serial_rcvr</component>
          </brother>
          <brother>
            <variant>vga_char_ctrl</variant>
            <component>vga_char_ctrl</component>
          </brother>
          <brother>
            <variant>ps2_interface</variant>
            <component>ps2_interface</component>
          </brother>
      </brothers>     

      <library>     
          <child>
            <name>cde_sram</name>
            <parent>cde_sram</parent>
            <family>cde</family>
          </child>

          <child>
            <name>cde_fifo</name>
            <parent>cde_fifo</parent>
            <family>cde</family>
          </child>


          <child>
            <name>cde_divider</name>
            <parent>cde_divider</parent>
            <family>cde</family>
          </child>

          <child>
            <name>cde_serial_rcvr</name>
            <parent>cde_serial_rcvr</parent>
            <family>cde</family>
          </child>

          <child>
            <name>cde_serial_xmit</name>
            <parent>cde_serial_xmit</parent>
            <family>cde</family>
          </child>
          <child>
            <name>cde_sync_with_hysteresis</name>
            <parent>cde_synchronizers</parent>
            <family>cde</family>
          </child>
    </library>


   <mem_map>
        <mem_space>
          <name>gpio_0</name>
          <value>02</value>
        </mem_space>
        <mem_space>
          <name>gpio_1</name>
          <value>06</value>
        </mem_space>
        <mem_space>
          <name>tim0_start</name>
          <value>10</value>
        </mem_space>
        <mem_space>
          <name>tim0_count</name>
          <value>12</value>
        </mem_space>
        <mem_space>
          <name>tim0_end</name>
          <value>14</value>
        </mem_space>
        <mem_space>
          <name>tim1_start</name>
          <value>18</value>
        </mem_space>
        <mem_space>
          <name>tim1_count</name>
          <value>1A</value>
        </mem_space>  
        <mem_space>
          <name>tim1_end</name>
          <value>1C</value>
        </mem_space>
        <mem_space>
          <name>uart_xmt</name>
          <value>20</value>
        </mem_space>
        <mem_space>
          <name>uart_rcv</name>
          <value>22</value>
        </mem_space>  
        <mem_space>
          <name>uart_cnt</name>
          <value>24</value>
        </mem_space>   
        <mem_space>
          <name>uart_stat</name>
          <value>26</value>
        </mem_space>
        <mem_space>
          <name>pic_int</name>
          <value>30</value>
        </mem_space>
        <mem_space>
          <name>pic_irq_en</name>
          <value>32</value>
        </mem_space>
        <mem_space>
          <name>pic_nmi_en</name>
          <value>34</value>
        </mem_space>   
        <mem_space>
          <name>pic_irq_ac</name>
          <value>36</value>
        </mem_space>  
        <mem_space>
          <name>pic_nmi_ac</name>
          <value>38</value>
        </mem_space>   
        <mem_space>
          <name>ps2_data</name>
          <value>40</value>
        </mem_space>  
        <mem_space>
          <name>ps2_stat</name>
          <value>42</value>
        </mem_space>   
        <mem_space>
          <name>ps2_cntrl</name>
          <value>44</value>
        </mem_space>  
        <mem_space>
          <name>ps2_xpos</name>
          <value>46</value>
        </mem_space>   
        <mem_space>
          <name>ps2_ypos</name>
          <value>48</value>
        </mem_space>   
        <mem_space>
          <name>utim_lat</name>
          <value>50</value>
        </mem_space>   
        <mem_space>
          <name>utim_cnt</name>
          <value>52</value>
        </mem_space>   
        <mem_space>
          <name>vga_ascii</name>
          <value>60</value>
        </mem_space>  
        <mem_space>
          <name>vga_addl</name>
          <value>62</value>
        </mem_space>  
        <mem_space>
          <name>vga_addh</name>
          <value>64</value>
        </mem_space>  
        <mem_space>
          <name>vga_cntrl</name>
          <value>66</value>
        </mem_space> 
        <mem_space>
          <name>vic_int</name>
          <value>80</value>
        </mem_space> 
        <mem_space>
          <name>vic_irq_en</name>
          <value>82</value>
        </mem_space> 
        <mem_space>
          <name>vic_irq_ac</name>
          <value>86</value>
        </mem_space>  
        <mem_space>
          <name>vic_vec</name>
          <value>88</value>
        </mem_space>
       


   </mem_map>


<sims>
<sim>
<name>default</name>
</sim>
</sims>

</component>
</components>
