# ####################################################################

#  Created by Genus(TM) Synthesis Solution 21.14-s082_1 on Sat Sep 26 23:11:40 IST 2026

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design counter8

create_clock -name "clk" -period 2.0 -waveform {0.0 1.0} [get_ports clk]
set_clock_gating_check -setup 0.0 
set_input_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports rst_n]
set_input_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports en]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[7]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[6]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[5]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[4]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[3]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[2]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[1]}]
set_output_delay -clock [get_clocks clk] -add_delay 0.1 [get_ports {count[0]}]
set_wire_load_mode "top"
