{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551437906875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551437906876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DPSK 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DPSK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551437906932 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1551437907035 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1551437907035 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551437907811 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551437907811 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 377 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551437907811 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 378 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551437907811 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551437907811 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551437908217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551437908370 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551437908370 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 3490 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551437908384 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 3492 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551437908384 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 3494 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551437908384 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 3496 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551437908384 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551437908384 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551437908384 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551437908384 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551437908384 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551437908385 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551437908393 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551437908562 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 189 " "No exact pin location assignment(s) for 40 pins of 189 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551437909082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551437911783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551437911783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551437911783 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551437911783 ""}
{ "Info" "ISTA_SDC_FOUND" "DPSK.SDC " "Reading SDC File: 'DPSK.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551437911815 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 0.11 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 0.11 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551437911815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 0.23 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 0.23 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551437911815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 22.50 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 22.50 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551437911815 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -phase 0.45 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -phase 0.45 -duty_cycle 50.00 -name \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551437911815 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1551437911815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1551437911815 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551437911837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551437911837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551437911865 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551437911876 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 500.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   5.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 250.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 250.000 PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551437911876 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551437911876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912081 ""}  } { { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 3472 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912081 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912081 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912085 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912085 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912085 ""}  } { { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 737 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551437912085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 2448 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551437912085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 2472 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551437912085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 1302 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551437912085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551437912085 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 1833 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551437912085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551437913593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551437913596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551437913596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551437913601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551437913613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551437913623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551437913623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551437913636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551437913765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551437913773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551437913773 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1551437913849 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1551437913849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551437913849 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1551437913849 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1551437913849 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551437913849 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] clk_1~output " "PLL \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/communication/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/pll.v" 107 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 90 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 68 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551437914178 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] clk_2~output " "PLL \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"clk_2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/communication/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/pll.v" 107 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 90 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551437914179 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] clk_20~output " "PLL \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"clk_20~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/communication/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/pll.v" 107 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 90 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 71 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551437914180 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[4\] clk_4~output " "PLL \"pll:PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"clk_4~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/communication/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Communication/Quartus/Work/DPSK/pll.v" 107 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 90 0 0 } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 70 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551437914180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551437914404 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551437914414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551437917276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551437917798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551437917876 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551437932420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551437932420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551437934242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551437936773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551437936773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1551437937912 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551437937912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551437937920 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.35 " "Total time spent on timing analysis during the Fitter is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551437938279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551437938307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551437939693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551437939693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551437941807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551437943724 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 203 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 118 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 129 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 130 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 131 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 132 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 134 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 136 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 138 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 152 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 218 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 204 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 117 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551437944573 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1551437944573 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "clk_1 2.5 V K4 " "Pin clk_1 uses I/O standard 2.5 V located at K4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "clk_2 2.5 V K2 " "Pin clk_2 uses I/O standard 2.5 V located at K2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "clk_4 2.5 V F1 " "Pin clk_4 uses I/O standard 2.5 V located at F1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "clk_20 2.5 V K1 " "Pin clk_20 uses I/O standard 2.5 V located at K1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[0\] 2.5 V C7 " "Pin sine\[0\] uses I/O standard 2.5 V located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[1\] 2.5 V D7 " "Pin sine\[1\] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[2\] 2.5 V C6 " "Pin sine\[2\] uses I/O standard 2.5 V located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[3\] 2.5 V B7 " "Pin sine\[3\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[4\] 2.5 V E9 " "Pin sine\[4\] uses I/O standard 2.5 V located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[5\] 2.5 V A3 " "Pin sine\[5\] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[6\] 2.5 V B3 " "Pin sine\[6\] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sine\[7\] 2.5 V B4 " "Pin sine\[7\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[0\] 2.5 V K6 " "Pin cos\[0\] uses I/O standard 2.5 V located at K6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944589 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[1\] 2.5 V A5 " "Pin cos\[1\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[2\] 2.5 V D10 " "Pin cos\[2\] uses I/O standard 2.5 V located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[3\] 2.5 V K5 " "Pin cos\[3\] uses I/O standard 2.5 V located at K5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[4\] 2.5 V C5 " "Pin cos\[4\] uses I/O standard 2.5 V located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[5\] 2.5 V A6 " "Pin cos\[5\] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[6\] 2.5 V H11 " "Pin cos\[6\] uses I/O standard 2.5 V located at H11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cos\[7\] 2.5 V E11 " "Pin cos\[7\] uses I/O standard 2.5 V located at E11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seq 2.5 V E8 " "Pin seq uses I/O standard 2.5 V located at E8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[0\] 2.5 V G4 " "Pin tz_seq\[0\] uses I/O standard 2.5 V located at G4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[1\] 2.5 V D8 " "Pin tz_seq\[1\] uses I/O standard 2.5 V located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[2\] 2.5 V A4 " "Pin tz_seq\[2\] uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[3\] 2.5 V F5 " "Pin tz_seq\[3\] uses I/O standard 2.5 V located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[4\] 2.5 V D5 " "Pin tz_seq\[4\] uses I/O standard 2.5 V located at D5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[5\] 2.5 V E10 " "Pin tz_seq\[5\] uses I/O standard 2.5 V located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[6\] 2.5 V D9 " "Pin tz_seq\[6\] uses I/O standard 2.5 V located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tz_seq\[7\] 2.5 V J10 " "Pin tz_seq\[7\] uses I/O standard 2.5 V located at J10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "jt_seq 2.5 V C8 " "Pin jt_seq uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[0\] 2.5 V A2 " "Pin phase\[0\] uses I/O standard 2.5 V located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[1\] 2.5 V C3 " "Pin phase\[1\] uses I/O standard 2.5 V located at C3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[2\] 2.5 V B2 " "Pin phase\[2\] uses I/O standard 2.5 V located at B2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[3\] 2.5 V F7 " "Pin phase\[3\] uses I/O standard 2.5 V located at F7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[4\] 2.5 V E3 " "Pin phase\[4\] uses I/O standard 2.5 V located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[5\] 2.5 V C4 " "Pin phase\[5\] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[6\] 2.5 V B1 " "Pin phase\[6\] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[7\] 2.5 V B5 " "Pin phase\[7\] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944590 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[8\] 2.5 V D6 " "Pin phase\[8\] uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944591 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "phase\[9\] 2.5 V E6 " "Pin phase\[9\] uses I/O standard 2.5 V located at E6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1551437944591 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 218 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "e:/communication/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/communication/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "e:/communication/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/communication/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "dpsk.v" "" { Text "E:/Communication/Quartus/Work/DPSK/dpsk.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "E:/Communication/Quartus/Work/DPSK/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551437944591 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1551437944591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Communication/Quartus/Work/DPSK/DPSK.fit.smsg " "Generated suppressed messages file E:/Communication/Quartus/Work/DPSK/DPSK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551437944999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5992 " "Peak virtual memory: 5992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551437946484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 18:59:06 2019 " "Processing ended: Fri Mar 01 18:59:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551437946484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551437946484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551437946484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551437946484 ""}
