<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FFT_HDL_Optimized.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../FFT_HDL_Optimized.vhd" target="rtwreport_document_frame" id="linkToText_plain">FFT_HDL_Optimized.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hydroZ\hdlsrc\Test_DOA\FFT_HDL_Optimized.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2022-04-09 18:48:15</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: FFT_HDL_Optimized</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: Test_DOA/FFTs/FFT Hydro 1/FFT HDL Optimized</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- FFT HDL Optimized</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- </span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="20">   20   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="23">   23   </a>
</span><span><a class="LN" name="24">   24   </a><span class="KW">ENTITY</span> FFT_HDL_Optimized <span class="KW">IS</span>
</span><span><a class="LN" name="25">   25   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        dataIn                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" name="29">   29   </a>        validIn                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        dataOut_re                        :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="31">   31   </a>        dataOut_im                        :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="32">   32   </a>        validOut                          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a><span class="KW">END</span> FFT_HDL_Optimized;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> FFT_HDL_Optimized <span class="KW">IS</span>
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">COMPONENT</span> TWDLROM
</span><span><a class="LN" name="41">   41   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="42">   42   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="43">   43   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="44">   44   </a>          dMemOutDly_vld                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="45">   45   </a>          stage                           :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="46">   46   </a>          initIC                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="47">   47   </a>          twdl_re                         :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="48">   48   </a>          twdl_im                         :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="49">   49   </a>          );
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="51">   51   </a>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">COMPONENT</span> MINRESRX2FFT_MEMORY
</span><span><a class="LN" name="53">   53   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="54">   54   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="55">   55   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="56">   56   </a>          dMemIn1_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="57">   57   </a>          dMemIn1_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="58">   58   </a>          dMemIn2_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="59">   59   </a>          dMemIn2_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="60">   60   </a>          wrEnb1                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="61">   61   </a>          wrEnb2                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="62">   62   </a>          wrEnb3                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="63">   63   </a>          rdEnb1                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="64">   64   </a>          rdEnb2                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="65">   65   </a>          rdEnb3                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="66">   66   </a>          stage                           :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="67">   67   </a>          initIC                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="68">   68   </a>          unLoadPhase                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="69">   69   </a>          dMemOut1_re                     :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="70">   70   </a>          dMemOut1_im                     :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="71">   71   </a>          dMemOut2_re                     :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="72">   72   </a>          dMemOut2_im                     :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="73">   73   </a>          );
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="75">   75   </a>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">COMPONENT</span> MINRESRX2FFT_BTFSEL
</span><span><a class="LN" name="77">   77   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="78">   78   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="79">   79   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="80">   80   </a>          din_1_re                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="81">   81   </a>          din_1_im                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="82">   82   </a>          validIn                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="83">   83   </a>          rdy                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="84">   84   </a>          dMemOut1_re                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="85">   85   </a>          dMemOut1_im                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="86">   86   </a>          dMemOut2_re                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="87">   87   </a>          dMemOut2_im                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="88">   88   </a>          dMemOut_vld                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="89">   89   </a>          stage                           :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="90">   90   </a>          initIC                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="91">   91   </a>          btfIn1_re                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="92">   92   </a>          btfIn1_im                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="93">   93   </a>          btfIn2_re                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="94">   94   </a>          btfIn2_im                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="95">   95   </a>          btfIn_vld                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="96">   96   </a>          );
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="98">   98   </a>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">COMPONENT</span> MINRESRX2_BUTTERFLY
</span><span><a class="LN" name="100">  100   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="101">  101   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="102">  102   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="103">  103   </a>          btfIn1_re                       :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="104">  104   </a>          btfIn1_im                       :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="105">  105   </a>          btfIn2_re                       :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="106">  106   </a>          btfIn2_im                       :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="107">  107   </a>          btfIn_vld                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="108">  108   </a>          twdl_re                         :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="109">  109   </a>          twdl_im                         :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="110">  110   </a>          syncReset                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="111">  111   </a>          btfOut1_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="112">  112   </a>          btfOut1_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="113">  113   </a>          btfOut2_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="114">  114   </a>          btfOut2_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="115">  115   </a>          btfOut_vld                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="116">  116   </a>          );
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="118">  118   </a>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">COMPONENT</span> MINRESRX2FFT_MEMSEL
</span><span><a class="LN" name="120">  120   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="121">  121   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="122">  122   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="123">  123   </a>          btfOut1_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="124">  124   </a>          btfOut1_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="125">  125   </a>          btfOut2_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="126">  126   </a>          btfOut2_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="127">  127   </a>          btfOut_vld                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="128">  128   </a>          stage                           :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="129">  129   </a>          initIC                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="130">  130   </a>          stgOut1_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="131">  131   </a>          stgOut1_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="132">  132   </a>          stgOut2_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="133">  133   </a>          stgOut2_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="134">  134   </a>          stgOut_vld                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="135">  135   </a>          );
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="137">  137   </a>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">COMPONENT</span> MINRESRX2FFT_CTRL
</span><span><a class="LN" name="139">  139   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="140">  140   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="141">  141   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="142">  142   </a>          din_1_re                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="143">  143   </a>          din_1_im                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="144">  144   </a>          validIn                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="145">  145   </a>          stgOut1_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="146">  146   </a>          stgOut1_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="147">  147   </a>          stgOut2_re                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="148">  148   </a>          stgOut2_im                      :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="149">  149   </a>          stgOut_vld                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="150">  150   </a>          dMemIn1_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="151">  151   </a>          dMemIn1_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="152">  152   </a>          dMemIn2_re                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="153">  153   </a>          dMemIn2_im                      :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="154">  154   </a>          wrEnb1                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="155">  155   </a>          wrEnb2                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="156">  156   </a>          wrEnb3                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="157">  157   </a>          rdEnb1                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="158">  158   </a>          rdEnb2                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="159">  159   </a>          rdEnb3                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="160">  160   </a>          dMemOut_vld                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="161">  161   </a>          vldOut                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="162">  162   </a>          stage                           :   <span class="KW">OUT</span>   std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="163">  163   </a>          rdy                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="164">  164   </a>          initIC                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="165">  165   </a>          unLoadPhase                     :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="166">  166   </a>          );
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">COMPONENT</span> MINRESRX2FFT_OUTMux
</span><span><a class="LN" name="170">  170   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="171">  171   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="172">  172   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="173">  173   </a>          rdEnb1                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="174">  174   </a>          rdEnb2                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="175">  175   </a>          rdEnb3                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="176">  176   </a>          dMemOut1_re                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="177">  177   </a>          dMemOut1_im                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="178">  178   </a>          dMemOut2_re                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="179">  179   </a>          dMemOut2_im                     :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="180">  180   </a>          vldOut                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="181">  181   </a>          dOut_re                         :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="182">  182   </a>          dOut_im                         :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="183">  183   </a>          dout_vld                        :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="184">  184   </a>          );
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="186">  186   </a>
</span><span><a class="LN" name="187">  187   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : TWDLROM
</span><span><a class="LN" name="189">  189   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.TWDLROM(rtl);
</span><span><a class="LN" name="190">  190   </a>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2FFT_MEMORY
</span><span><a class="LN" name="192">  192   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2FFT_MEMORY(rtl);
</span><span><a class="LN" name="193">  193   </a>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2FFT_BTFSEL
</span><span><a class="LN" name="195">  195   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2FFT_BTFSEL(rtl);
</span><span><a class="LN" name="196">  196   </a>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2_BUTTERFLY
</span><span><a class="LN" name="198">  198   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2_BUTTERFLY(rtl);
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2FFT_MEMSEL
</span><span><a class="LN" name="201">  201   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2FFT_MEMSEL(rtl);
</span><span><a class="LN" name="202">  202   </a>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2FFT_CTRL
</span><span><a class="LN" name="204">  204   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2FFT_CTRL(rtl);
</span><span><a class="LN" name="205">  205   </a>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : MINRESRX2FFT_OUTMux
</span><span><a class="LN" name="207">  207   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.MINRESRX2FFT_OUTMux(rtl);
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> dataIn_unsigned                  : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> dtc_re                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> dtc_im                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> syncReset                        : std_logic;
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> dMemOut_vld                      : std_logic;
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> dMemOutDly_vld                   : std_logic;
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> stage                            : std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> initIC                           : std_logic;
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> twdl_re                          : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> twdl_im                          : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> dMemIn1_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> dMemIn1_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> dMemIn2_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> dMemIn2_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> wrEnb1                           : std_logic;
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> wrEnb2                           : std_logic;
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> wrEnb3                           : std_logic;
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> rdEnb1                           : std_logic;
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> rdEnb2                           : std_logic;
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> rdEnb3                           : std_logic;
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> unLoadPhase                      : std_logic;
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> dMemOut1_re                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> dMemOut1_im                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> dMemOut2_re                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> dMemOut2_im                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> rdy                              : std_logic;
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> btfIn1_re                        : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> btfIn1_im                        : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> btfIn2_re                        : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> btfIn2_im                        : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> btfIn_vld                        : std_logic;
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">SIGNAL</span> btfOut1_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">SIGNAL</span> btfOut1_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">SIGNAL</span> btfOut2_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">SIGNAL</span> btfOut2_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">SIGNAL</span> btfOut_vld                       : std_logic;
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">SIGNAL</span> stgOut1_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">SIGNAL</span> stgOut1_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">SIGNAL</span> stgOut2_re                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">SIGNAL</span> stgOut2_im                       : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">SIGNAL</span> stgOut_vld                       : std_logic;
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">SIGNAL</span> vldOut                           : std_logic;
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">SIGNAL</span> dOut_re                          : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">SIGNAL</span> dOut_im                          : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">SIGNAL</span> dout_vld                         : std_logic;
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="257">  257   </a>  u_MinResRX2FFT_TWDLROM : TWDLROM
</span><span><a class="LN" name="258">  258   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="259">  259   </a>              reset =&gt; reset,
</span><span><a class="LN" name="260">  260   </a>              enb =&gt; enb,
</span><span><a class="LN" name="261">  261   </a>              dMemOutDly_vld =&gt; dMemOutDly_vld,
</span><span><a class="LN" name="262">  262   </a>              stage =&gt; stage,  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="263">  263   </a>              initIC =&gt; initIC,
</span><span><a class="LN" name="264">  264   </a>              twdl_re =&gt; twdl_re,  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="265">  265   </a>              twdl_im =&gt; twdl_im  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="266">  266   </a>              );
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>  u_MinResRX2FFT_MEMORY : MINRESRX2FFT_MEMORY
</span><span><a class="LN" name="269">  269   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="270">  270   </a>              reset =&gt; reset,
</span><span><a class="LN" name="271">  271   </a>              enb =&gt; enb,
</span><span><a class="LN" name="272">  272   </a>              dMemIn1_re =&gt; dMemIn1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="273">  273   </a>              dMemIn1_im =&gt; dMemIn1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="274">  274   </a>              dMemIn2_re =&gt; dMemIn2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="275">  275   </a>              dMemIn2_im =&gt; dMemIn2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="276">  276   </a>              wrEnb1 =&gt; wrEnb1,
</span><span><a class="LN" name="277">  277   </a>              wrEnb2 =&gt; wrEnb2,
</span><span><a class="LN" name="278">  278   </a>              wrEnb3 =&gt; wrEnb3,
</span><span><a class="LN" name="279">  279   </a>              rdEnb1 =&gt; rdEnb1,
</span><span><a class="LN" name="280">  280   </a>              rdEnb2 =&gt; rdEnb2,
</span><span><a class="LN" name="281">  281   </a>              rdEnb3 =&gt; rdEnb3,
</span><span><a class="LN" name="282">  282   </a>              stage =&gt; stage,  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="283">  283   </a>              initIC =&gt; initIC,
</span><span><a class="LN" name="284">  284   </a>              unLoadPhase =&gt; unLoadPhase,
</span><span><a class="LN" name="285">  285   </a>              dMemOut1_re =&gt; dMemOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="286">  286   </a>              dMemOut1_im =&gt; dMemOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="287">  287   </a>              dMemOut2_re =&gt; dMemOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="288">  288   </a>              dMemOut2_im =&gt; dMemOut2_im  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="289">  289   </a>              );
</span><span><a class="LN" name="290">  290   </a>
</span><span><a class="LN" name="291">  291   </a>  u_MinResRX2FFT_BTFSEL : MINRESRX2FFT_BTFSEL
</span><span><a class="LN" name="292">  292   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="293">  293   </a>              reset =&gt; reset,
</span><span><a class="LN" name="294">  294   </a>              enb =&gt; enb,
</span><span><a class="LN" name="295">  295   </a>              din_1_re =&gt; std_logic_vector(dtc_re),  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="296">  296   </a>              din_1_im =&gt; std_logic_vector(dtc_im),  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="297">  297   </a>              validIn =&gt; validIn,
</span><span><a class="LN" name="298">  298   </a>              rdy =&gt; rdy,
</span><span><a class="LN" name="299">  299   </a>              dMemOut1_re =&gt; dMemOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="300">  300   </a>              dMemOut1_im =&gt; dMemOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="301">  301   </a>              dMemOut2_re =&gt; dMemOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="302">  302   </a>              dMemOut2_im =&gt; dMemOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="303">  303   </a>              dMemOut_vld =&gt; dMemOut_vld,
</span><span><a class="LN" name="304">  304   </a>              stage =&gt; stage,  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="305">  305   </a>              initIC =&gt; initIC,
</span><span><a class="LN" name="306">  306   </a>              btfIn1_re =&gt; btfIn1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="307">  307   </a>              btfIn1_im =&gt; btfIn1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="308">  308   </a>              btfIn2_re =&gt; btfIn2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="309">  309   </a>              btfIn2_im =&gt; btfIn2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="310">  310   </a>              btfIn_vld =&gt; btfIn_vld
</span><span><a class="LN" name="311">  311   </a>              );
</span><span><a class="LN" name="312">  312   </a>
</span><span><a class="LN" name="313">  313   </a>  u_MinResRX2FFT_BUTTERFLY : MINRESRX2_BUTTERFLY
</span><span><a class="LN" name="314">  314   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="315">  315   </a>              reset =&gt; reset,
</span><span><a class="LN" name="316">  316   </a>              enb =&gt; enb,
</span><span><a class="LN" name="317">  317   </a>              btfIn1_re =&gt; btfIn1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="318">  318   </a>              btfIn1_im =&gt; btfIn1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="319">  319   </a>              btfIn2_re =&gt; btfIn2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="320">  320   </a>              btfIn2_im =&gt; btfIn2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="321">  321   </a>              btfIn_vld =&gt; btfIn_vld,
</span><span><a class="LN" name="322">  322   </a>              twdl_re =&gt; twdl_re,  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="323">  323   </a>              twdl_im =&gt; twdl_im,  <span class="CT">-- sfix17_En15</span>
</span><span><a class="LN" name="324">  324   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="325">  325   </a>              btfOut1_re =&gt; btfOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="326">  326   </a>              btfOut1_im =&gt; btfOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="327">  327   </a>              btfOut2_re =&gt; btfOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="328">  328   </a>              btfOut2_im =&gt; btfOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="329">  329   </a>              btfOut_vld =&gt; btfOut_vld
</span><span><a class="LN" name="330">  330   </a>              );
</span><span><a class="LN" name="331">  331   </a>
</span><span><a class="LN" name="332">  332   </a>  u_MinResRX2FFT_MEMSEL : MINRESRX2FFT_MEMSEL
</span><span><a class="LN" name="333">  333   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="334">  334   </a>              reset =&gt; reset,
</span><span><a class="LN" name="335">  335   </a>              enb =&gt; enb,
</span><span><a class="LN" name="336">  336   </a>              btfOut1_re =&gt; btfOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="337">  337   </a>              btfOut1_im =&gt; btfOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="338">  338   </a>              btfOut2_re =&gt; btfOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="339">  339   </a>              btfOut2_im =&gt; btfOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="340">  340   </a>              btfOut_vld =&gt; btfOut_vld,
</span><span><a class="LN" name="341">  341   </a>              stage =&gt; stage,  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="342">  342   </a>              initIC =&gt; initIC,
</span><span><a class="LN" name="343">  343   </a>              stgOut1_re =&gt; stgOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="344">  344   </a>              stgOut1_im =&gt; stgOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="345">  345   </a>              stgOut2_re =&gt; stgOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="346">  346   </a>              stgOut2_im =&gt; stgOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="347">  347   </a>              stgOut_vld =&gt; stgOut_vld
</span><span><a class="LN" name="348">  348   </a>              );
</span><span><a class="LN" name="349">  349   </a>
</span><span><a class="LN" name="350">  350   </a>  u_MinResRX2FFT_CTRL : MINRESRX2FFT_CTRL
</span><span><a class="LN" name="351">  351   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="352">  352   </a>              reset =&gt; reset,
</span><span><a class="LN" name="353">  353   </a>              enb =&gt; enb,
</span><span><a class="LN" name="354">  354   </a>              din_1_re =&gt; std_logic_vector(dtc_re),  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="355">  355   </a>              din_1_im =&gt; std_logic_vector(dtc_im),  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="356">  356   </a>              validIn =&gt; validIn,
</span><span><a class="LN" name="357">  357   </a>              stgOut1_re =&gt; stgOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="358">  358   </a>              stgOut1_im =&gt; stgOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="359">  359   </a>              stgOut2_re =&gt; stgOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="360">  360   </a>              stgOut2_im =&gt; stgOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="361">  361   </a>              stgOut_vld =&gt; stgOut_vld,
</span><span><a class="LN" name="362">  362   </a>              dMemIn1_re =&gt; dMemIn1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="363">  363   </a>              dMemIn1_im =&gt; dMemIn1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="364">  364   </a>              dMemIn2_re =&gt; dMemIn2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="365">  365   </a>              dMemIn2_im =&gt; dMemIn2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="366">  366   </a>              wrEnb1 =&gt; wrEnb1,
</span><span><a class="LN" name="367">  367   </a>              wrEnb2 =&gt; wrEnb2,
</span><span><a class="LN" name="368">  368   </a>              wrEnb3 =&gt; wrEnb3,
</span><span><a class="LN" name="369">  369   </a>              rdEnb1 =&gt; rdEnb1,
</span><span><a class="LN" name="370">  370   </a>              rdEnb2 =&gt; rdEnb2,
</span><span><a class="LN" name="371">  371   </a>              rdEnb3 =&gt; rdEnb3,
</span><span><a class="LN" name="372">  372   </a>              dMemOut_vld =&gt; dMemOut_vld,
</span><span><a class="LN" name="373">  373   </a>              vldOut =&gt; vldOut,
</span><span><a class="LN" name="374">  374   </a>              stage =&gt; stage,  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="375">  375   </a>              rdy =&gt; rdy,
</span><span><a class="LN" name="376">  376   </a>              initIC =&gt; initIC,
</span><span><a class="LN" name="377">  377   </a>              unLoadPhase =&gt; unLoadPhase
</span><span><a class="LN" name="378">  378   </a>              );
</span><span><a class="LN" name="379">  379   </a>
</span><span><a class="LN" name="380">  380   </a>  u_MinResRX2FFT_OUTMUX : MINRESRX2FFT_OUTMux
</span><span><a class="LN" name="381">  381   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="382">  382   </a>              reset =&gt; reset,
</span><span><a class="LN" name="383">  383   </a>              enb =&gt; enb,
</span><span><a class="LN" name="384">  384   </a>              rdEnb1 =&gt; rdEnb1,
</span><span><a class="LN" name="385">  385   </a>              rdEnb2 =&gt; rdEnb2,
</span><span><a class="LN" name="386">  386   </a>              rdEnb3 =&gt; rdEnb3,
</span><span><a class="LN" name="387">  387   </a>              dMemOut1_re =&gt; dMemOut1_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="388">  388   </a>              dMemOut1_im =&gt; dMemOut1_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="389">  389   </a>              dMemOut2_re =&gt; dMemOut2_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="390">  390   </a>              dMemOut2_im =&gt; dMemOut2_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="391">  391   </a>              vldOut =&gt; vldOut,
</span><span><a class="LN" name="392">  392   </a>              dOut_re =&gt; dOut_re,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="393">  393   </a>              dOut_im =&gt; dOut_im,  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="394">  394   </a>              dout_vld =&gt; dout_vld
</span><span><a class="LN" name="395">  395   </a>              );
</span><span><a class="LN" name="396">  396   </a>
</span><span><a class="LN" name="397">  397   </a>  dataIn_unsigned &lt;= unsigned(dataIn);
</span><span><a class="LN" name="398">  398   </a>
</span><span><a class="LN" name="399">  399   </a>  dtc_re &lt;= signed(resize(dataIn_unsigned, 17));
</span><span><a class="LN" name="400">  400   </a>
</span><span><a class="LN" name="401">  401   </a>  dtc_im &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="402">  402   </a>
</span><span><a class="LN" name="403">  403   </a>  syncReset &lt;= '0';
</span><span><a class="LN" name="404">  404   </a>
</span><span><a class="LN" name="405">  405   </a>  intdelay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="406">  406   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="407">  407   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="408">  408   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="409">  409   </a>        dMemOutDly_vld &lt;= '0';
</span><span><a class="LN" name="410">  410   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="411">  411   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="412">  412   </a>          dMemOutDly_vld &lt;= '0';
</span><span><a class="LN" name="413">  413   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="414">  414   </a>          dMemOutDly_vld &lt;= dMemOut_vld;
</span><span><a class="LN" name="415">  415   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="416">  416   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="417">  417   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_process;
</span><span><a class="LN" name="419">  419   </a>
</span><span><a class="LN" name="420">  420   </a>
</span><span><a class="LN" name="421">  421   </a>  dataOut_re &lt;= dOut_re;
</span><span><a class="LN" name="422">  422   </a>
</span><span><a class="LN" name="423">  423   </a>  dataOut_im &lt;= dOut_im;
</span><span><a class="LN" name="424">  424   </a>
</span><span><a class="LN" name="425">  425   </a>  validOut &lt;= dout_vld;
</span><span><a class="LN" name="426">  426   </a>
</span><span><a class="LN" name="427">  427   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="428">  428   </a>
</span><span><a class="LN" name="429">  429   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>