

================================================================
== Vitis HLS Report for 'GenerateProof_Pipeline_INPUT_STREAM'
================================================================
* Date:           Mon Nov 17 18:41:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.479 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_STREAM  |      128|      128|         2|          1|          1|   128|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [endtoend.cpp:33]   --->   Operation 5 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_1833 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %iv_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %root_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 0, i8 %i_04" [endtoend.cpp:33]   --->   Operation 10 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [endtoend.cpp:33]   --->   Operation 11 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i8 %i_04" [endtoend.cpp:33]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i, i8 128" [endtoend.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%i_19 = add i8 %i, i8 1" [endtoend.cpp:33]   --->   Operation 14 'add' 'i_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc.split, void %for.cond.cleanup.exitStub" [endtoend.cpp:33]   --->   Operation 15 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i8 %i" [endtoend.cpp:33]   --->   Operation 16 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %i_19, i8 %i_04" [endtoend.cpp:33]   --->   Operation 17 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_load8 = load i128 %empty"   --->   Operation 32 'load' 'p_load8' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty_1833"   --->   Operation 33 'load' 'p_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out, i128 %p_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out1, i128 %p_load8"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_load9 = load i128 %empty" [endtoend.cpp:35]   --->   Operation 18 'load' 'p_load9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_load7 = load i128 %empty_1833" [endtoend.cpp:36]   --->   Operation 19 'load' 'p_load7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [endtoend.cpp:34]   --->   Operation 20 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [endtoend.cpp:33]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [endtoend.cpp:33]   --->   Operation 22 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.07ns)   --->   "%root_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %root_strm" [endtoend.cpp:35]   --->   Operation 23 'read' 'root_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i8 %root_strm_read" [endtoend.cpp:35]   --->   Operation 24 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.53ns)   --->   "%tmp = bitset i128 @_ssdm_op_BitSet.i128.i128.i7.i1, i128 %p_load9, i7 %trunc_ln33, i1 %trunc_ln35" [endtoend.cpp:35]   --->   Operation 25 'bitset' 'tmp' <Predicate = true> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.07ns)   --->   "%iv_strm_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %iv_strm" [endtoend.cpp:36]   --->   Operation 26 'read' 'iv_strm_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %iv_strm_read" [endtoend.cpp:36]   --->   Operation 27 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.53ns)   --->   "%tmp_842 = bitset i128 @_ssdm_op_BitSet.i128.i128.i7.i1, i128 %p_load7, i7 %trunc_ln33, i1 %trunc_ln36" [endtoend.cpp:36]   --->   Operation 28 'bitset' 'tmp_842' <Predicate = true> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln36 = store i128 %tmp_842, i128 %empty_1833" [endtoend.cpp:36]   --->   Operation 29 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln35 = store i128 %tmp, i128 %empty" [endtoend.cpp:35]   --->   Operation 30 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [endtoend.cpp:33]   --->   Operation 31 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ root_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ iv_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_04                   (alloca           ) [ 010]
empty                  (alloca           ) [ 011]
empty_1833             (alloca           ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln33              (icmp             ) [ 010]
i_19                   (add              ) [ 000]
br_ln33                (br               ) [ 000]
trunc_ln33             (trunc            ) [ 011]
store_ln33             (store            ) [ 000]
p_load9                (load             ) [ 000]
p_load7                (load             ) [ 000]
specpipeline_ln34      (specpipeline     ) [ 000]
speclooptripcount_ln33 (speclooptripcount) [ 000]
specloopname_ln33      (specloopname     ) [ 000]
root_strm_read         (read             ) [ 000]
trunc_ln35             (trunc            ) [ 000]
tmp                    (bitset           ) [ 000]
iv_strm_read           (read             ) [ 000]
trunc_ln36             (trunc            ) [ 000]
tmp_842                (bitset           ) [ 000]
store_ln36             (store            ) [ 000]
store_ln35             (store            ) [ 000]
br_ln33                (br               ) [ 000]
p_load8                (load             ) [ 000]
p_load                 (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="root_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iv_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i128.i128.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_04_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_04/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="empty_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="empty_1833_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_1833/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="root_strm_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="root_strm_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="iv_strm_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_strm_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="128" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln0_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="128" slack="0"/>
<pin id="78" dir="0" index="2" bw="128" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln33_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln33_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_19_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln33_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln33_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_load9_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="128" slack="1"/>
<pin id="113" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load9/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_load7_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="1"/>
<pin id="116" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln35_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="128" slack="0"/>
<pin id="123" dir="0" index="1" bw="128" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln36_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_842_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="1"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_842/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln36_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="128" slack="0"/>
<pin id="145" dir="0" index="1" bw="128" slack="1"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln35_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_load8_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="128" slack="0"/>
<pin id="155" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="128" slack="0"/>
<pin id="159" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_04_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_04 "/>
</bind>
</comp>

<comp id="168" class="1005" name="empty_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="128" slack="0"/>
<pin id="170" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="175" class="1005" name="empty_1833_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="empty_1833 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln33_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="1"/>
<pin id="187" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="56" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="111" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="117" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="134" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="121" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="164"><net_src comp="44" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="171"><net_src comp="48" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="178"><net_src comp="52" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="188"><net_src comp="102" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="134" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
	Port: p_out1 | {1 }
 - Input state : 
	Port: GenerateProof_Pipeline_INPUT_STREAM : root_strm | {2 }
	Port: GenerateProof_Pipeline_INPUT_STREAM : iv_strm | {2 }
  - Chain level:
	State 1
		store_ln33 : 1
		i : 1
		icmp_ln33 : 2
		i_19 : 2
		br_ln33 : 3
		trunc_ln33 : 2
		store_ln33 : 3
		p_load8 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp : 1
		tmp_842 : 1
		store_ln36 : 2
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  bitset  |         tmp_fu_121        |    0    |   144   |
|          |       tmp_842_fu_134      |    0    |   144   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln33_fu_90      |    0    |    15   |
|----------|---------------------------|---------|---------|
|    add   |         i_19_fu_96        |    0    |    15   |
|----------|---------------------------|---------|---------|
|   read   | root_strm_read_read_fu_56 |    0    |    0    |
|          |  iv_strm_read_read_fu_62  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_68   |    0    |    0    |
|          |   write_ln0_write_fu_75   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln33_fu_102     |    0    |    0    |
|   trunc  |     trunc_ln35_fu_117     |    0    |    0    |
|          |     trunc_ln36_fu_130     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   318   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|empty_1833_reg_175|   128  |
|   empty_reg_168  |   128  |
|   i_04_reg_161   |    8   |
|trunc_ln33_reg_185|    7   |
+------------------+--------+
|       Total      |   271  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   318  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   271  |    -   |
+-----------+--------+--------+
|   Total   |   271  |   318  |
+-----------+--------+--------+
