// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_88 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_6_val,
        x_7_val,
        x_10_val,
        x_11_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_322_p2;
reg   [0:0] icmp_ln86_reg_1310;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1310_pp0_iter3_reg;
wire   [0:0] icmp_ln86_319_fu_328_p2;
reg   [0:0] icmp_ln86_319_reg_1321;
wire   [0:0] icmp_ln86_320_fu_334_p2;
reg   [0:0] icmp_ln86_320_reg_1326;
reg   [0:0] icmp_ln86_320_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_320_reg_1326_pp0_iter2_reg;
wire   [0:0] icmp_ln86_321_fu_340_p2;
reg   [0:0] icmp_ln86_321_reg_1332;
wire   [0:0] icmp_ln86_322_fu_346_p2;
reg   [0:0] icmp_ln86_322_reg_1338;
reg   [0:0] icmp_ln86_322_reg_1338_pp0_iter1_reg;
wire   [0:0] icmp_ln86_323_fu_352_p2;
reg   [0:0] icmp_ln86_323_reg_1344;
reg   [0:0] icmp_ln86_323_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_323_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_323_reg_1344_pp0_iter3_reg;
wire   [0:0] icmp_ln86_324_fu_358_p2;
reg   [0:0] icmp_ln86_324_reg_1350;
reg   [0:0] icmp_ln86_324_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_324_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_324_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_325_fu_364_p2;
reg   [0:0] icmp_ln86_325_reg_1356;
wire   [0:0] icmp_ln86_326_fu_370_p2;
reg   [0:0] icmp_ln86_326_reg_1362;
reg   [0:0] icmp_ln86_326_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_327_fu_376_p2;
reg   [0:0] icmp_ln86_327_reg_1368;
reg   [0:0] icmp_ln86_327_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_327_reg_1368_pp0_iter2_reg;
wire   [0:0] icmp_ln86_328_fu_382_p2;
reg   [0:0] icmp_ln86_328_reg_1374;
reg   [0:0] icmp_ln86_328_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_328_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_328_reg_1374_pp0_iter3_reg;
wire   [0:0] icmp_ln86_329_fu_388_p2;
reg   [0:0] icmp_ln86_329_reg_1380;
reg   [0:0] icmp_ln86_329_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_329_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_329_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_330_fu_394_p2;
reg   [0:0] icmp_ln86_330_reg_1386;
reg   [0:0] icmp_ln86_330_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_330_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_330_reg_1386_pp0_iter3_reg;
reg   [0:0] icmp_ln86_330_reg_1386_pp0_iter4_reg;
wire   [0:0] icmp_ln86_331_fu_400_p2;
reg   [0:0] icmp_ln86_331_reg_1392;
reg   [0:0] icmp_ln86_331_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_331_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_331_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_331_reg_1392_pp0_iter4_reg;
reg   [0:0] icmp_ln86_331_reg_1392_pp0_iter5_reg;
wire   [0:0] icmp_ln86_332_fu_406_p2;
reg   [0:0] icmp_ln86_332_reg_1398;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter4_reg;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter5_reg;
reg   [0:0] icmp_ln86_332_reg_1398_pp0_iter6_reg;
wire   [0:0] icmp_ln86_333_fu_412_p2;
reg   [0:0] icmp_ln86_333_reg_1404;
reg   [0:0] icmp_ln86_333_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_334_fu_418_p2;
reg   [0:0] icmp_ln86_334_reg_1409;
wire   [0:0] icmp_ln86_335_fu_424_p2;
reg   [0:0] icmp_ln86_335_reg_1414;
reg   [0:0] icmp_ln86_335_reg_1414_pp0_iter1_reg;
wire   [0:0] icmp_ln86_336_fu_430_p2;
reg   [0:0] icmp_ln86_336_reg_1419;
reg   [0:0] icmp_ln86_336_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_337_fu_436_p2;
reg   [0:0] icmp_ln86_337_reg_1424;
reg   [0:0] icmp_ln86_337_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_337_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_338_fu_442_p2;
reg   [0:0] icmp_ln86_338_reg_1429;
reg   [0:0] icmp_ln86_338_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_338_reg_1429_pp0_iter2_reg;
wire   [0:0] icmp_ln86_339_fu_448_p2;
reg   [0:0] icmp_ln86_339_reg_1434;
reg   [0:0] icmp_ln86_339_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_339_reg_1434_pp0_iter2_reg;
wire   [0:0] icmp_ln86_340_fu_454_p2;
reg   [0:0] icmp_ln86_340_reg_1439;
reg   [0:0] icmp_ln86_340_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_340_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_340_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_341_fu_460_p2;
reg   [0:0] icmp_ln86_341_reg_1444;
reg   [0:0] icmp_ln86_341_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_341_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_341_reg_1444_pp0_iter3_reg;
wire   [0:0] icmp_ln86_342_fu_466_p2;
reg   [0:0] icmp_ln86_342_reg_1449;
reg   [0:0] icmp_ln86_342_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_342_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_342_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_343_fu_472_p2;
reg   [0:0] icmp_ln86_343_reg_1454;
reg   [0:0] icmp_ln86_343_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_343_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_343_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_343_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_344_fu_478_p2;
reg   [0:0] icmp_ln86_344_reg_1459;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter4_reg;
wire   [0:0] icmp_ln86_345_fu_484_p2;
reg   [0:0] icmp_ln86_345_reg_1464;
reg   [0:0] icmp_ln86_345_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_345_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_345_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_345_reg_1464_pp0_iter4_reg;
wire   [0:0] icmp_ln86_346_fu_490_p2;
reg   [0:0] icmp_ln86_346_reg_1469;
reg   [0:0] icmp_ln86_346_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_346_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_346_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_346_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_346_reg_1469_pp0_iter5_reg;
wire   [0:0] icmp_ln86_347_fu_496_p2;
reg   [0:0] icmp_ln86_347_reg_1474;
reg   [0:0] icmp_ln86_347_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_347_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_347_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_347_reg_1474_pp0_iter4_reg;
reg   [0:0] icmp_ln86_347_reg_1474_pp0_iter5_reg;
wire   [0:0] icmp_ln86_348_fu_502_p2;
reg   [0:0] icmp_ln86_348_reg_1479;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter5_reg;
reg   [0:0] icmp_ln86_348_reg_1479_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_508_p2;
reg   [0:0] and_ln102_reg_1484;
reg   [0:0] and_ln102_reg_1484_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1484_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_519_p2;
reg   [0:0] and_ln104_reg_1494;
wire   [0:0] and_ln102_395_fu_524_p2;
reg   [0:0] and_ln102_395_reg_1500;
wire   [0:0] and_ln104_65_fu_533_p2;
reg   [0:0] and_ln104_65_reg_1507;
wire   [0:0] and_ln102_399_fu_538_p2;
reg   [0:0] and_ln102_399_reg_1512;
wire   [0:0] and_ln102_400_fu_548_p2;
reg   [0:0] and_ln102_400_reg_1518;
wire   [0:0] or_ln117_fu_564_p2;
reg   [0:0] or_ln117_reg_1524;
wire   [0:0] xor_ln104_fu_570_p2;
reg   [0:0] xor_ln104_reg_1529;
wire   [0:0] and_ln102_396_fu_575_p2;
reg   [0:0] and_ln102_396_reg_1535;
wire   [0:0] and_ln104_66_fu_584_p2;
reg   [0:0] and_ln104_66_reg_1541;
reg   [0:0] and_ln104_66_reg_1541_pp0_iter3_reg;
wire   [0:0] and_ln102_401_fu_594_p2;
reg   [0:0] and_ln102_401_reg_1547;
wire   [3:0] select_ln117_318_fu_695_p3;
reg   [3:0] select_ln117_318_reg_1552;
wire   [0:0] or_ln117_299_fu_702_p2;
reg   [0:0] or_ln117_299_reg_1557;
wire   [0:0] and_ln102_394_fu_707_p2;
reg   [0:0] and_ln102_394_reg_1563;
wire   [0:0] and_ln104_64_fu_716_p2;
reg   [0:0] and_ln104_64_reg_1569;
wire   [0:0] and_ln102_397_fu_721_p2;
reg   [0:0] and_ln102_397_reg_1575;
wire   [0:0] and_ln102_403_fu_735_p2;
reg   [0:0] and_ln102_403_reg_1581;
wire   [0:0] or_ln117_303_fu_809_p2;
reg   [0:0] or_ln117_303_reg_1587;
wire   [3:0] select_ln117_324_fu_823_p3;
reg   [3:0] select_ln117_324_reg_1592;
wire   [0:0] and_ln104_67_fu_836_p2;
reg   [0:0] and_ln104_67_reg_1597;
wire   [0:0] and_ln102_398_fu_841_p2;
reg   [0:0] and_ln102_398_reg_1602;
reg   [0:0] and_ln102_398_reg_1602_pp0_iter5_reg;
wire   [0:0] and_ln104_68_fu_850_p2;
reg   [0:0] and_ln104_68_reg_1609;
reg   [0:0] and_ln104_68_reg_1609_pp0_iter5_reg;
reg   [0:0] and_ln104_68_reg_1609_pp0_iter6_reg;
wire   [0:0] and_ln102_404_fu_865_p2;
reg   [0:0] and_ln102_404_reg_1615;
wire   [0:0] or_ln117_308_fu_948_p2;
reg   [0:0] or_ln117_308_reg_1620;
wire   [4:0] select_ln117_330_fu_960_p3;
reg   [4:0] select_ln117_330_reg_1625;
wire   [0:0] or_ln117_310_fu_968_p2;
reg   [0:0] or_ln117_310_reg_1630;
wire   [0:0] or_ln117_312_fu_974_p2;
reg   [0:0] or_ln117_312_reg_1636;
reg   [0:0] or_ln117_312_reg_1636_pp0_iter5_reg;
wire   [0:0] or_ln117_314_fu_1050_p2;
reg   [0:0] or_ln117_314_reg_1644;
wire   [4:0] select_ln117_336_fu_1063_p3;
reg   [4:0] select_ln117_336_reg_1649;
wire   [0:0] or_ln117_318_fu_1125_p2;
reg   [0:0] or_ln117_318_reg_1654;
wire   [4:0] select_ln117_340_fu_1139_p3;
reg   [4:0] select_ln117_340_reg_1659;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_152_fu_514_p2;
wire   [0:0] xor_ln104_154_fu_528_p2;
wire   [0:0] xor_ln104_158_fu_543_p2;
wire   [0:0] and_ln102_408_fu_553_p2;
wire   [0:0] and_ln102_409_fu_558_p2;
wire   [0:0] xor_ln104_155_fu_579_p2;
wire   [0:0] xor_ln104_159_fu_589_p2;
wire   [0:0] and_ln102_411_fu_607_p2;
wire   [0:0] and_ln102_407_fu_599_p2;
wire   [0:0] xor_ln117_fu_617_p2;
wire   [1:0] zext_ln117_fu_623_p1;
wire   [1:0] select_ln117_fu_627_p3;
wire   [1:0] select_ln117_313_fu_634_p3;
wire   [0:0] and_ln102_410_fu_603_p2;
wire   [2:0] zext_ln117_34_fu_641_p1;
wire   [0:0] or_ln117_295_fu_645_p2;
wire   [2:0] select_ln117_314_fu_650_p3;
wire   [0:0] or_ln117_296_fu_657_p2;
wire   [0:0] and_ln102_412_fu_612_p2;
wire   [2:0] select_ln117_315_fu_661_p3;
wire   [0:0] or_ln117_297_fu_669_p2;
wire   [2:0] select_ln117_316_fu_675_p3;
wire   [2:0] select_ln117_317_fu_683_p3;
wire   [3:0] zext_ln117_35_fu_691_p1;
wire   [0:0] xor_ln104_153_fu_711_p2;
wire   [0:0] xor_ln104_160_fu_726_p2;
wire   [0:0] and_ln102_414_fu_744_p2;
wire   [0:0] and_ln102_402_fu_731_p2;
wire   [0:0] and_ln102_413_fu_740_p2;
wire   [0:0] or_ln117_298_fu_759_p2;
wire   [0:0] and_ln102_415_fu_749_p2;
wire   [3:0] select_ln117_319_fu_764_p3;
wire   [0:0] or_ln117_300_fu_771_p2;
wire   [3:0] select_ln117_320_fu_776_p3;
wire   [0:0] or_ln117_301_fu_783_p2;
wire   [0:0] and_ln102_416_fu_754_p2;
wire   [3:0] select_ln117_321_fu_787_p3;
wire   [0:0] or_ln117_302_fu_795_p2;
wire   [3:0] select_ln117_322_fu_801_p3;
wire   [3:0] select_ln117_323_fu_815_p3;
wire   [0:0] xor_ln104_156_fu_831_p2;
wire   [0:0] xor_ln104_157_fu_845_p2;
wire   [0:0] xor_ln104_161_fu_855_p2;
wire   [0:0] and_ln102_417_fu_870_p2;
wire   [0:0] xor_ln104_162_fu_860_p2;
wire   [0:0] and_ln102_420_fu_884_p2;
wire   [0:0] and_ln102_418_fu_875_p2;
wire   [0:0] or_ln117_304_fu_894_p2;
wire   [3:0] select_ln117_325_fu_899_p3;
wire   [0:0] and_ln102_419_fu_880_p2;
wire   [4:0] zext_ln117_36_fu_906_p1;
wire   [0:0] or_ln117_305_fu_910_p2;
wire   [4:0] select_ln117_326_fu_915_p3;
wire   [0:0] or_ln117_306_fu_922_p2;
wire   [0:0] and_ln102_421_fu_889_p2;
wire   [4:0] select_ln117_327_fu_926_p3;
wire   [0:0] or_ln117_307_fu_934_p2;
wire   [4:0] select_ln117_328_fu_940_p3;
wire   [4:0] select_ln117_329_fu_952_p3;
wire   [0:0] xor_ln104_163_fu_978_p2;
wire   [0:0] and_ln102_423_fu_991_p2;
wire   [0:0] and_ln102_405_fu_983_p2;
wire   [0:0] and_ln102_422_fu_987_p2;
wire   [0:0] or_ln117_309_fu_1006_p2;
wire   [0:0] and_ln102_424_fu_996_p2;
wire   [4:0] select_ln117_331_fu_1011_p3;
wire   [0:0] or_ln117_311_fu_1018_p2;
wire   [4:0] select_ln117_332_fu_1023_p3;
wire   [0:0] and_ln102_425_fu_1001_p2;
wire   [4:0] select_ln117_333_fu_1030_p3;
wire   [0:0] or_ln117_313_fu_1038_p2;
wire   [4:0] select_ln117_334_fu_1043_p3;
wire   [4:0] select_ln117_335_fu_1055_p3;
wire   [0:0] xor_ln104_164_fu_1071_p2;
wire   [0:0] and_ln102_426_fu_1080_p2;
wire   [0:0] and_ln102_406_fu_1076_p2;
wire   [0:0] and_ln102_427_fu_1085_p2;
wire   [0:0] or_ln117_315_fu_1095_p2;
wire   [0:0] or_ln117_316_fu_1100_p2;
wire   [0:0] and_ln102_428_fu_1090_p2;
wire   [4:0] select_ln117_337_fu_1104_p3;
wire   [0:0] or_ln117_317_fu_1111_p2;
wire   [4:0] select_ln117_338_fu_1117_p3;
wire   [4:0] select_ln117_339_fu_1131_p3;
wire   [0:0] xor_ln104_165_fu_1147_p2;
wire   [0:0] and_ln102_429_fu_1152_p2;
wire   [0:0] and_ln102_430_fu_1157_p2;
wire   [0:0] or_ln117_319_fu_1162_p2;
wire   [12:0] agg_result_fu_1174_p65;
wire   [4:0] agg_result_fu_1174_p66;
wire   [12:0] agg_result_fu_1174_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1174_p1;
wire   [4:0] agg_result_fu_1174_p3;
wire   [4:0] agg_result_fu_1174_p5;
wire   [4:0] agg_result_fu_1174_p7;
wire   [4:0] agg_result_fu_1174_p9;
wire   [4:0] agg_result_fu_1174_p11;
wire   [4:0] agg_result_fu_1174_p13;
wire   [4:0] agg_result_fu_1174_p15;
wire   [4:0] agg_result_fu_1174_p17;
wire   [4:0] agg_result_fu_1174_p19;
wire   [4:0] agg_result_fu_1174_p21;
wire   [4:0] agg_result_fu_1174_p23;
wire   [4:0] agg_result_fu_1174_p25;
wire   [4:0] agg_result_fu_1174_p27;
wire   [4:0] agg_result_fu_1174_p29;
wire   [4:0] agg_result_fu_1174_p31;
wire  signed [4:0] agg_result_fu_1174_p33;
wire  signed [4:0] agg_result_fu_1174_p35;
wire  signed [4:0] agg_result_fu_1174_p37;
wire  signed [4:0] agg_result_fu_1174_p39;
wire  signed [4:0] agg_result_fu_1174_p41;
wire  signed [4:0] agg_result_fu_1174_p43;
wire  signed [4:0] agg_result_fu_1174_p45;
wire  signed [4:0] agg_result_fu_1174_p47;
wire  signed [4:0] agg_result_fu_1174_p49;
wire  signed [4:0] agg_result_fu_1174_p51;
wire  signed [4:0] agg_result_fu_1174_p53;
wire  signed [4:0] agg_result_fu_1174_p55;
wire  signed [4:0] agg_result_fu_1174_p57;
wire  signed [4:0] agg_result_fu_1174_p59;
wire  signed [4:0] agg_result_fu_1174_p61;
wire  signed [4:0] agg_result_fu_1174_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_13_1_1_x5 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x5_U206(
    .din0(13'd44),
    .din1(13'd8067),
    .din2(13'd83),
    .din3(13'd12),
    .din4(13'd375),
    .din5(13'd171),
    .din6(13'd257),
    .din7(13'd8102),
    .din8(13'd7972),
    .din9(13'd8153),
    .din10(13'd7429),
    .din11(13'd7825),
    .din12(13'd8092),
    .din13(13'd330),
    .din14(13'd7657),
    .din15(13'd8074),
    .din16(13'd302),
    .din17(13'd7814),
    .din18(13'd7688),
    .din19(13'd8122),
    .din20(13'd7715),
    .din21(13'd144),
    .din22(13'd2227),
    .din23(13'd7924),
    .din24(13'd7856),
    .din25(13'd7731),
    .din26(13'd7833),
    .din27(13'd543),
    .din28(13'd7958),
    .din29(13'd7762),
    .din30(13'd7867),
    .din31(13'd2304),
    .def(agg_result_fu_1174_p65),
    .sel(agg_result_fu_1174_p66),
    .dout(agg_result_fu_1174_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_394_reg_1563 <= and_ln102_394_fu_707_p2;
        and_ln102_395_reg_1500 <= and_ln102_395_fu_524_p2;
        and_ln102_396_reg_1535 <= and_ln102_396_fu_575_p2;
        and_ln102_397_reg_1575 <= and_ln102_397_fu_721_p2;
        and_ln102_398_reg_1602 <= and_ln102_398_fu_841_p2;
        and_ln102_398_reg_1602_pp0_iter5_reg <= and_ln102_398_reg_1602;
        and_ln102_399_reg_1512 <= and_ln102_399_fu_538_p2;
        and_ln102_400_reg_1518 <= and_ln102_400_fu_548_p2;
        and_ln102_401_reg_1547 <= and_ln102_401_fu_594_p2;
        and_ln102_403_reg_1581 <= and_ln102_403_fu_735_p2;
        and_ln102_404_reg_1615 <= and_ln102_404_fu_865_p2;
        and_ln102_reg_1484 <= and_ln102_fu_508_p2;
        and_ln102_reg_1484_pp0_iter1_reg <= and_ln102_reg_1484;
        and_ln102_reg_1484_pp0_iter2_reg <= and_ln102_reg_1484_pp0_iter1_reg;
        and_ln104_64_reg_1569 <= and_ln104_64_fu_716_p2;
        and_ln104_65_reg_1507 <= and_ln104_65_fu_533_p2;
        and_ln104_66_reg_1541 <= and_ln104_66_fu_584_p2;
        and_ln104_66_reg_1541_pp0_iter3_reg <= and_ln104_66_reg_1541;
        and_ln104_67_reg_1597 <= and_ln104_67_fu_836_p2;
        and_ln104_68_reg_1609 <= and_ln104_68_fu_850_p2;
        and_ln104_68_reg_1609_pp0_iter5_reg <= and_ln104_68_reg_1609;
        and_ln104_68_reg_1609_pp0_iter6_reg <= and_ln104_68_reg_1609_pp0_iter5_reg;
        and_ln104_reg_1494 <= and_ln104_fu_519_p2;
        icmp_ln86_319_reg_1321 <= icmp_ln86_319_fu_328_p2;
        icmp_ln86_320_reg_1326 <= icmp_ln86_320_fu_334_p2;
        icmp_ln86_320_reg_1326_pp0_iter1_reg <= icmp_ln86_320_reg_1326;
        icmp_ln86_320_reg_1326_pp0_iter2_reg <= icmp_ln86_320_reg_1326_pp0_iter1_reg;
        icmp_ln86_321_reg_1332 <= icmp_ln86_321_fu_340_p2;
        icmp_ln86_322_reg_1338 <= icmp_ln86_322_fu_346_p2;
        icmp_ln86_322_reg_1338_pp0_iter1_reg <= icmp_ln86_322_reg_1338;
        icmp_ln86_323_reg_1344 <= icmp_ln86_323_fu_352_p2;
        icmp_ln86_323_reg_1344_pp0_iter1_reg <= icmp_ln86_323_reg_1344;
        icmp_ln86_323_reg_1344_pp0_iter2_reg <= icmp_ln86_323_reg_1344_pp0_iter1_reg;
        icmp_ln86_323_reg_1344_pp0_iter3_reg <= icmp_ln86_323_reg_1344_pp0_iter2_reg;
        icmp_ln86_324_reg_1350 <= icmp_ln86_324_fu_358_p2;
        icmp_ln86_324_reg_1350_pp0_iter1_reg <= icmp_ln86_324_reg_1350;
        icmp_ln86_324_reg_1350_pp0_iter2_reg <= icmp_ln86_324_reg_1350_pp0_iter1_reg;
        icmp_ln86_324_reg_1350_pp0_iter3_reg <= icmp_ln86_324_reg_1350_pp0_iter2_reg;
        icmp_ln86_325_reg_1356 <= icmp_ln86_325_fu_364_p2;
        icmp_ln86_326_reg_1362 <= icmp_ln86_326_fu_370_p2;
        icmp_ln86_326_reg_1362_pp0_iter1_reg <= icmp_ln86_326_reg_1362;
        icmp_ln86_327_reg_1368 <= icmp_ln86_327_fu_376_p2;
        icmp_ln86_327_reg_1368_pp0_iter1_reg <= icmp_ln86_327_reg_1368;
        icmp_ln86_327_reg_1368_pp0_iter2_reg <= icmp_ln86_327_reg_1368_pp0_iter1_reg;
        icmp_ln86_328_reg_1374 <= icmp_ln86_328_fu_382_p2;
        icmp_ln86_328_reg_1374_pp0_iter1_reg <= icmp_ln86_328_reg_1374;
        icmp_ln86_328_reg_1374_pp0_iter2_reg <= icmp_ln86_328_reg_1374_pp0_iter1_reg;
        icmp_ln86_328_reg_1374_pp0_iter3_reg <= icmp_ln86_328_reg_1374_pp0_iter2_reg;
        icmp_ln86_329_reg_1380 <= icmp_ln86_329_fu_388_p2;
        icmp_ln86_329_reg_1380_pp0_iter1_reg <= icmp_ln86_329_reg_1380;
        icmp_ln86_329_reg_1380_pp0_iter2_reg <= icmp_ln86_329_reg_1380_pp0_iter1_reg;
        icmp_ln86_329_reg_1380_pp0_iter3_reg <= icmp_ln86_329_reg_1380_pp0_iter2_reg;
        icmp_ln86_330_reg_1386 <= icmp_ln86_330_fu_394_p2;
        icmp_ln86_330_reg_1386_pp0_iter1_reg <= icmp_ln86_330_reg_1386;
        icmp_ln86_330_reg_1386_pp0_iter2_reg <= icmp_ln86_330_reg_1386_pp0_iter1_reg;
        icmp_ln86_330_reg_1386_pp0_iter3_reg <= icmp_ln86_330_reg_1386_pp0_iter2_reg;
        icmp_ln86_330_reg_1386_pp0_iter4_reg <= icmp_ln86_330_reg_1386_pp0_iter3_reg;
        icmp_ln86_331_reg_1392 <= icmp_ln86_331_fu_400_p2;
        icmp_ln86_331_reg_1392_pp0_iter1_reg <= icmp_ln86_331_reg_1392;
        icmp_ln86_331_reg_1392_pp0_iter2_reg <= icmp_ln86_331_reg_1392_pp0_iter1_reg;
        icmp_ln86_331_reg_1392_pp0_iter3_reg <= icmp_ln86_331_reg_1392_pp0_iter2_reg;
        icmp_ln86_331_reg_1392_pp0_iter4_reg <= icmp_ln86_331_reg_1392_pp0_iter3_reg;
        icmp_ln86_331_reg_1392_pp0_iter5_reg <= icmp_ln86_331_reg_1392_pp0_iter4_reg;
        icmp_ln86_332_reg_1398 <= icmp_ln86_332_fu_406_p2;
        icmp_ln86_332_reg_1398_pp0_iter1_reg <= icmp_ln86_332_reg_1398;
        icmp_ln86_332_reg_1398_pp0_iter2_reg <= icmp_ln86_332_reg_1398_pp0_iter1_reg;
        icmp_ln86_332_reg_1398_pp0_iter3_reg <= icmp_ln86_332_reg_1398_pp0_iter2_reg;
        icmp_ln86_332_reg_1398_pp0_iter4_reg <= icmp_ln86_332_reg_1398_pp0_iter3_reg;
        icmp_ln86_332_reg_1398_pp0_iter5_reg <= icmp_ln86_332_reg_1398_pp0_iter4_reg;
        icmp_ln86_332_reg_1398_pp0_iter6_reg <= icmp_ln86_332_reg_1398_pp0_iter5_reg;
        icmp_ln86_333_reg_1404 <= icmp_ln86_333_fu_412_p2;
        icmp_ln86_333_reg_1404_pp0_iter1_reg <= icmp_ln86_333_reg_1404;
        icmp_ln86_334_reg_1409 <= icmp_ln86_334_fu_418_p2;
        icmp_ln86_335_reg_1414 <= icmp_ln86_335_fu_424_p2;
        icmp_ln86_335_reg_1414_pp0_iter1_reg <= icmp_ln86_335_reg_1414;
        icmp_ln86_336_reg_1419 <= icmp_ln86_336_fu_430_p2;
        icmp_ln86_336_reg_1419_pp0_iter1_reg <= icmp_ln86_336_reg_1419;
        icmp_ln86_337_reg_1424 <= icmp_ln86_337_fu_436_p2;
        icmp_ln86_337_reg_1424_pp0_iter1_reg <= icmp_ln86_337_reg_1424;
        icmp_ln86_337_reg_1424_pp0_iter2_reg <= icmp_ln86_337_reg_1424_pp0_iter1_reg;
        icmp_ln86_338_reg_1429 <= icmp_ln86_338_fu_442_p2;
        icmp_ln86_338_reg_1429_pp0_iter1_reg <= icmp_ln86_338_reg_1429;
        icmp_ln86_338_reg_1429_pp0_iter2_reg <= icmp_ln86_338_reg_1429_pp0_iter1_reg;
        icmp_ln86_339_reg_1434 <= icmp_ln86_339_fu_448_p2;
        icmp_ln86_339_reg_1434_pp0_iter1_reg <= icmp_ln86_339_reg_1434;
        icmp_ln86_339_reg_1434_pp0_iter2_reg <= icmp_ln86_339_reg_1434_pp0_iter1_reg;
        icmp_ln86_340_reg_1439 <= icmp_ln86_340_fu_454_p2;
        icmp_ln86_340_reg_1439_pp0_iter1_reg <= icmp_ln86_340_reg_1439;
        icmp_ln86_340_reg_1439_pp0_iter2_reg <= icmp_ln86_340_reg_1439_pp0_iter1_reg;
        icmp_ln86_340_reg_1439_pp0_iter3_reg <= icmp_ln86_340_reg_1439_pp0_iter2_reg;
        icmp_ln86_341_reg_1444 <= icmp_ln86_341_fu_460_p2;
        icmp_ln86_341_reg_1444_pp0_iter1_reg <= icmp_ln86_341_reg_1444;
        icmp_ln86_341_reg_1444_pp0_iter2_reg <= icmp_ln86_341_reg_1444_pp0_iter1_reg;
        icmp_ln86_341_reg_1444_pp0_iter3_reg <= icmp_ln86_341_reg_1444_pp0_iter2_reg;
        icmp_ln86_342_reg_1449 <= icmp_ln86_342_fu_466_p2;
        icmp_ln86_342_reg_1449_pp0_iter1_reg <= icmp_ln86_342_reg_1449;
        icmp_ln86_342_reg_1449_pp0_iter2_reg <= icmp_ln86_342_reg_1449_pp0_iter1_reg;
        icmp_ln86_342_reg_1449_pp0_iter3_reg <= icmp_ln86_342_reg_1449_pp0_iter2_reg;
        icmp_ln86_343_reg_1454 <= icmp_ln86_343_fu_472_p2;
        icmp_ln86_343_reg_1454_pp0_iter1_reg <= icmp_ln86_343_reg_1454;
        icmp_ln86_343_reg_1454_pp0_iter2_reg <= icmp_ln86_343_reg_1454_pp0_iter1_reg;
        icmp_ln86_343_reg_1454_pp0_iter3_reg <= icmp_ln86_343_reg_1454_pp0_iter2_reg;
        icmp_ln86_343_reg_1454_pp0_iter4_reg <= icmp_ln86_343_reg_1454_pp0_iter3_reg;
        icmp_ln86_344_reg_1459 <= icmp_ln86_344_fu_478_p2;
        icmp_ln86_344_reg_1459_pp0_iter1_reg <= icmp_ln86_344_reg_1459;
        icmp_ln86_344_reg_1459_pp0_iter2_reg <= icmp_ln86_344_reg_1459_pp0_iter1_reg;
        icmp_ln86_344_reg_1459_pp0_iter3_reg <= icmp_ln86_344_reg_1459_pp0_iter2_reg;
        icmp_ln86_344_reg_1459_pp0_iter4_reg <= icmp_ln86_344_reg_1459_pp0_iter3_reg;
        icmp_ln86_345_reg_1464 <= icmp_ln86_345_fu_484_p2;
        icmp_ln86_345_reg_1464_pp0_iter1_reg <= icmp_ln86_345_reg_1464;
        icmp_ln86_345_reg_1464_pp0_iter2_reg <= icmp_ln86_345_reg_1464_pp0_iter1_reg;
        icmp_ln86_345_reg_1464_pp0_iter3_reg <= icmp_ln86_345_reg_1464_pp0_iter2_reg;
        icmp_ln86_345_reg_1464_pp0_iter4_reg <= icmp_ln86_345_reg_1464_pp0_iter3_reg;
        icmp_ln86_346_reg_1469 <= icmp_ln86_346_fu_490_p2;
        icmp_ln86_346_reg_1469_pp0_iter1_reg <= icmp_ln86_346_reg_1469;
        icmp_ln86_346_reg_1469_pp0_iter2_reg <= icmp_ln86_346_reg_1469_pp0_iter1_reg;
        icmp_ln86_346_reg_1469_pp0_iter3_reg <= icmp_ln86_346_reg_1469_pp0_iter2_reg;
        icmp_ln86_346_reg_1469_pp0_iter4_reg <= icmp_ln86_346_reg_1469_pp0_iter3_reg;
        icmp_ln86_346_reg_1469_pp0_iter5_reg <= icmp_ln86_346_reg_1469_pp0_iter4_reg;
        icmp_ln86_347_reg_1474 <= icmp_ln86_347_fu_496_p2;
        icmp_ln86_347_reg_1474_pp0_iter1_reg <= icmp_ln86_347_reg_1474;
        icmp_ln86_347_reg_1474_pp0_iter2_reg <= icmp_ln86_347_reg_1474_pp0_iter1_reg;
        icmp_ln86_347_reg_1474_pp0_iter3_reg <= icmp_ln86_347_reg_1474_pp0_iter2_reg;
        icmp_ln86_347_reg_1474_pp0_iter4_reg <= icmp_ln86_347_reg_1474_pp0_iter3_reg;
        icmp_ln86_347_reg_1474_pp0_iter5_reg <= icmp_ln86_347_reg_1474_pp0_iter4_reg;
        icmp_ln86_348_reg_1479 <= icmp_ln86_348_fu_502_p2;
        icmp_ln86_348_reg_1479_pp0_iter1_reg <= icmp_ln86_348_reg_1479;
        icmp_ln86_348_reg_1479_pp0_iter2_reg <= icmp_ln86_348_reg_1479_pp0_iter1_reg;
        icmp_ln86_348_reg_1479_pp0_iter3_reg <= icmp_ln86_348_reg_1479_pp0_iter2_reg;
        icmp_ln86_348_reg_1479_pp0_iter4_reg <= icmp_ln86_348_reg_1479_pp0_iter3_reg;
        icmp_ln86_348_reg_1479_pp0_iter5_reg <= icmp_ln86_348_reg_1479_pp0_iter4_reg;
        icmp_ln86_348_reg_1479_pp0_iter6_reg <= icmp_ln86_348_reg_1479_pp0_iter5_reg;
        icmp_ln86_reg_1310 <= icmp_ln86_fu_322_p2;
        icmp_ln86_reg_1310_pp0_iter1_reg <= icmp_ln86_reg_1310;
        icmp_ln86_reg_1310_pp0_iter2_reg <= icmp_ln86_reg_1310_pp0_iter1_reg;
        icmp_ln86_reg_1310_pp0_iter3_reg <= icmp_ln86_reg_1310_pp0_iter2_reg;
        or_ln117_299_reg_1557 <= or_ln117_299_fu_702_p2;
        or_ln117_303_reg_1587 <= or_ln117_303_fu_809_p2;
        or_ln117_308_reg_1620 <= or_ln117_308_fu_948_p2;
        or_ln117_310_reg_1630 <= or_ln117_310_fu_968_p2;
        or_ln117_312_reg_1636 <= or_ln117_312_fu_974_p2;
        or_ln117_312_reg_1636_pp0_iter5_reg <= or_ln117_312_reg_1636;
        or_ln117_314_reg_1644 <= or_ln117_314_fu_1050_p2;
        or_ln117_318_reg_1654 <= or_ln117_318_fu_1125_p2;
        or_ln117_reg_1524 <= or_ln117_fu_564_p2;
        select_ln117_318_reg_1552 <= select_ln117_318_fu_695_p3;
        select_ln117_324_reg_1592 <= select_ln117_324_fu_823_p3;
        select_ln117_330_reg_1625 <= select_ln117_330_fu_960_p3;
        select_ln117_336_reg_1649 <= select_ln117_336_fu_1063_p3;
        select_ln117_340_reg_1659 <= select_ln117_340_fu_1139_p3;
        xor_ln104_reg_1529 <= xor_ln104_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1174_p65 = 'bx;

assign agg_result_fu_1174_p66 = ((or_ln117_319_fu_1162_p2[0:0] == 1'b1) ? select_ln117_340_reg_1659 : 5'd31);

assign and_ln102_394_fu_707_p2 = (xor_ln104_reg_1529 & icmp_ln86_320_reg_1326_pp0_iter2_reg);

assign and_ln102_395_fu_524_p2 = (icmp_ln86_321_reg_1332 & and_ln102_reg_1484);

assign and_ln102_396_fu_575_p2 = (icmp_ln86_322_reg_1338_pp0_iter1_reg & and_ln104_reg_1494);

assign and_ln102_397_fu_721_p2 = (icmp_ln86_323_reg_1344_pp0_iter2_reg & and_ln102_394_fu_707_p2);

assign and_ln102_398_fu_841_p2 = (icmp_ln86_324_reg_1350_pp0_iter3_reg & and_ln104_64_reg_1569);

assign and_ln102_399_fu_538_p2 = (icmp_ln86_325_reg_1356 & and_ln102_395_fu_524_p2);

assign and_ln102_400_fu_548_p2 = (icmp_ln86_326_reg_1362 & and_ln104_65_fu_533_p2);

assign and_ln102_401_fu_594_p2 = (icmp_ln86_327_reg_1368_pp0_iter1_reg & and_ln102_396_fu_575_p2);

assign and_ln102_402_fu_731_p2 = (icmp_ln86_328_reg_1374_pp0_iter2_reg & and_ln104_66_reg_1541);

assign and_ln102_403_fu_735_p2 = (icmp_ln86_329_reg_1380_pp0_iter2_reg & and_ln102_397_fu_721_p2);

assign and_ln102_404_fu_865_p2 = (icmp_ln86_330_reg_1386_pp0_iter3_reg & and_ln104_67_fu_836_p2);

assign and_ln102_405_fu_983_p2 = (icmp_ln86_331_reg_1392_pp0_iter4_reg & and_ln102_398_reg_1602);

assign and_ln102_406_fu_1076_p2 = (icmp_ln86_332_reg_1398_pp0_iter5_reg & and_ln104_68_reg_1609_pp0_iter5_reg);

assign and_ln102_407_fu_599_p2 = (icmp_ln86_333_reg_1404_pp0_iter1_reg & and_ln102_399_reg_1512);

assign and_ln102_408_fu_553_p2 = (xor_ln104_158_fu_543_p2 & icmp_ln86_334_reg_1409);

assign and_ln102_409_fu_558_p2 = (and_ln102_408_fu_553_p2 & and_ln102_395_fu_524_p2);

assign and_ln102_410_fu_603_p2 = (icmp_ln86_335_reg_1414_pp0_iter1_reg & and_ln102_400_reg_1518);

assign and_ln102_411_fu_607_p2 = (xor_ln104_159_fu_589_p2 & icmp_ln86_336_reg_1419_pp0_iter1_reg);

assign and_ln102_412_fu_612_p2 = (and_ln104_65_reg_1507 & and_ln102_411_fu_607_p2);

assign and_ln102_413_fu_740_p2 = (icmp_ln86_337_reg_1424_pp0_iter2_reg & and_ln102_401_reg_1547);

assign and_ln102_414_fu_744_p2 = (xor_ln104_160_fu_726_p2 & icmp_ln86_338_reg_1429_pp0_iter2_reg);

assign and_ln102_415_fu_749_p2 = (and_ln102_414_fu_744_p2 & and_ln102_396_reg_1535);

assign and_ln102_416_fu_754_p2 = (icmp_ln86_339_reg_1434_pp0_iter2_reg & and_ln102_402_fu_731_p2);

assign and_ln102_417_fu_870_p2 = (xor_ln104_161_fu_855_p2 & icmp_ln86_340_reg_1439_pp0_iter3_reg);

assign and_ln102_418_fu_875_p2 = (and_ln104_66_reg_1541_pp0_iter3_reg & and_ln102_417_fu_870_p2);

assign and_ln102_419_fu_880_p2 = (icmp_ln86_341_reg_1444_pp0_iter3_reg & and_ln102_403_reg_1581);

assign and_ln102_420_fu_884_p2 = (xor_ln104_162_fu_860_p2 & icmp_ln86_342_reg_1449_pp0_iter3_reg);

assign and_ln102_421_fu_889_p2 = (and_ln102_420_fu_884_p2 & and_ln102_397_reg_1575);

assign and_ln102_422_fu_987_p2 = (icmp_ln86_343_reg_1454_pp0_iter4_reg & and_ln102_404_reg_1615);

assign and_ln102_423_fu_991_p2 = (xor_ln104_163_fu_978_p2 & icmp_ln86_344_reg_1459_pp0_iter4_reg);

assign and_ln102_424_fu_996_p2 = (and_ln104_67_reg_1597 & and_ln102_423_fu_991_p2);

assign and_ln102_425_fu_1001_p2 = (icmp_ln86_345_reg_1464_pp0_iter4_reg & and_ln102_405_fu_983_p2);

assign and_ln102_426_fu_1080_p2 = (xor_ln104_164_fu_1071_p2 & icmp_ln86_346_reg_1469_pp0_iter5_reg);

assign and_ln102_427_fu_1085_p2 = (and_ln102_426_fu_1080_p2 & and_ln102_398_reg_1602_pp0_iter5_reg);

assign and_ln102_428_fu_1090_p2 = (icmp_ln86_347_reg_1474_pp0_iter5_reg & and_ln102_406_fu_1076_p2);

assign and_ln102_429_fu_1152_p2 = (xor_ln104_165_fu_1147_p2 & icmp_ln86_348_reg_1479_pp0_iter6_reg);

assign and_ln102_430_fu_1157_p2 = (and_ln104_68_reg_1609_pp0_iter6_reg & and_ln102_429_fu_1152_p2);

assign and_ln102_fu_508_p2 = (icmp_ln86_fu_322_p2 & icmp_ln86_319_fu_328_p2);

assign and_ln104_64_fu_716_p2 = (xor_ln104_reg_1529 & xor_ln104_153_fu_711_p2);

assign and_ln104_65_fu_533_p2 = (xor_ln104_154_fu_528_p2 & and_ln102_reg_1484);

assign and_ln104_66_fu_584_p2 = (xor_ln104_155_fu_579_p2 & and_ln104_reg_1494);

assign and_ln104_67_fu_836_p2 = (xor_ln104_156_fu_831_p2 & and_ln102_394_reg_1563);

assign and_ln104_68_fu_850_p2 = (xor_ln104_157_fu_845_p2 & and_ln104_64_reg_1569);

assign and_ln104_fu_519_p2 = (xor_ln104_152_fu_514_p2 & icmp_ln86_reg_1310);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1174_p67;

assign icmp_ln86_319_fu_328_p2 = (($signed(x_15_val_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_320_fu_334_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261771)) ? 1'b1 : 1'b0);

assign icmp_ln86_321_fu_340_p2 = (($signed(x_14_val_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_322_fu_346_p2 = (($signed(x_2_val_int_reg) < $signed(18'd333)) ? 1'b1 : 1'b0);

assign icmp_ln86_323_fu_352_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2293)) ? 1'b1 : 1'b0);

assign icmp_ln86_324_fu_358_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261615)) ? 1'b1 : 1'b0);

assign icmp_ln86_325_fu_364_p2 = (($signed(x_13_val_int_reg) < $signed(18'd261012)) ? 1'b1 : 1'b0);

assign icmp_ln86_326_fu_370_p2 = (($signed(x_14_val_int_reg) < $signed(18'd346)) ? 1'b1 : 1'b0);

assign icmp_ln86_327_fu_376_p2 = (($signed(x_14_val_int_reg) < $signed(18'd322)) ? 1'b1 : 1'b0);

assign icmp_ln86_328_fu_382_p2 = (($signed(x_3_val_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_329_fu_388_p2 = (($signed(x_14_val_int_reg) < $signed(18'd321)) ? 1'b1 : 1'b0);

assign icmp_ln86_330_fu_394_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261780)) ? 1'b1 : 1'b0);

assign icmp_ln86_331_fu_400_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2898)) ? 1'b1 : 1'b0);

assign icmp_ln86_332_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2545)) ? 1'b1 : 1'b0);

assign icmp_ln86_333_fu_412_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261888)) ? 1'b1 : 1'b0);

assign icmp_ln86_334_fu_418_p2 = (($signed(x_10_val_int_reg) < $signed(18'd262117)) ? 1'b1 : 1'b0);

assign icmp_ln86_335_fu_424_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261354)) ? 1'b1 : 1'b0);

assign icmp_ln86_336_fu_430_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_337_fu_436_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261333)) ? 1'b1 : 1'b0);

assign icmp_ln86_338_fu_442_p2 = (($signed(x_4_val_int_reg) < $signed(18'd67)) ? 1'b1 : 1'b0);

assign icmp_ln86_339_fu_448_p2 = (($signed(x_14_val_int_reg) < $signed(18'd200)) ? 1'b1 : 1'b0);

assign icmp_ln86_340_fu_454_p2 = (($signed(x_14_val_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_341_fu_460_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_342_fu_466_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1215)) ? 1'b1 : 1'b0);

assign icmp_ln86_343_fu_472_p2 = (($signed(x_14_val_int_reg) < $signed(18'd4495)) ? 1'b1 : 1'b0);

assign icmp_ln86_344_fu_478_p2 = (($signed(x_13_val_int_reg) < $signed(18'd261300)) ? 1'b1 : 1'b0);

assign icmp_ln86_345_fu_484_p2 = (($signed(x_15_val_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_346_fu_490_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260598)) ? 1'b1 : 1'b0);

assign icmp_ln86_347_fu_496_p2 = (($signed(x_3_val_int_reg) < $signed(18'd1670)) ? 1'b1 : 1'b0);

assign icmp_ln86_348_fu_502_p2 = (($signed(x_2_val_int_reg) < $signed(18'd1873)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_322_p2 = (($signed(x_3_val_int_reg) < $signed(18'd223)) ? 1'b1 : 1'b0);

assign or_ln117_295_fu_645_p2 = (and_ln102_410_fu_603_p2 | and_ln102_395_reg_1500);

assign or_ln117_296_fu_657_p2 = (and_ln102_400_reg_1518 | and_ln102_395_reg_1500);

assign or_ln117_297_fu_669_p2 = (or_ln117_296_fu_657_p2 | and_ln102_412_fu_612_p2);

assign or_ln117_298_fu_759_p2 = (and_ln102_reg_1484_pp0_iter2_reg | and_ln102_413_fu_740_p2);

assign or_ln117_299_fu_702_p2 = (and_ln102_reg_1484_pp0_iter1_reg | and_ln102_401_fu_594_p2);

assign or_ln117_300_fu_771_p2 = (or_ln117_299_reg_1557 | and_ln102_415_fu_749_p2);

assign or_ln117_301_fu_783_p2 = (and_ln102_reg_1484_pp0_iter2_reg | and_ln102_396_reg_1535);

assign or_ln117_302_fu_795_p2 = (or_ln117_301_fu_783_p2 | and_ln102_416_fu_754_p2);

assign or_ln117_303_fu_809_p2 = (or_ln117_301_fu_783_p2 | and_ln102_402_fu_731_p2);

assign or_ln117_304_fu_894_p2 = (or_ln117_303_reg_1587 | and_ln102_418_fu_875_p2);

assign or_ln117_305_fu_910_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_419_fu_880_p2);

assign or_ln117_306_fu_922_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_403_reg_1581);

assign or_ln117_307_fu_934_p2 = (or_ln117_306_fu_922_p2 | and_ln102_421_fu_889_p2);

assign or_ln117_308_fu_948_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_397_reg_1575);

assign or_ln117_309_fu_1006_p2 = (or_ln117_308_reg_1620 | and_ln102_422_fu_987_p2);

assign or_ln117_310_fu_968_p2 = (or_ln117_308_fu_948_p2 | and_ln102_404_fu_865_p2);

assign or_ln117_311_fu_1018_p2 = (or_ln117_310_reg_1630 | and_ln102_424_fu_996_p2);

assign or_ln117_312_fu_974_p2 = (icmp_ln86_reg_1310_pp0_iter3_reg | and_ln102_394_reg_1563);

assign or_ln117_313_fu_1038_p2 = (or_ln117_312_reg_1636 | and_ln102_425_fu_1001_p2);

assign or_ln117_314_fu_1050_p2 = (or_ln117_312_reg_1636 | and_ln102_405_fu_983_p2);

assign or_ln117_315_fu_1095_p2 = (or_ln117_314_reg_1644 | and_ln102_427_fu_1085_p2);

assign or_ln117_316_fu_1100_p2 = (or_ln117_312_reg_1636_pp0_iter5_reg | and_ln102_398_reg_1602_pp0_iter5_reg);

assign or_ln117_317_fu_1111_p2 = (or_ln117_316_fu_1100_p2 | and_ln102_428_fu_1090_p2);

assign or_ln117_318_fu_1125_p2 = (or_ln117_316_fu_1100_p2 | and_ln102_406_fu_1076_p2);

assign or_ln117_319_fu_1162_p2 = (or_ln117_318_reg_1654 | and_ln102_430_fu_1157_p2);

assign or_ln117_fu_564_p2 = (and_ln102_409_fu_558_p2 | and_ln102_399_fu_538_p2);

assign select_ln117_313_fu_634_p3 = ((or_ln117_reg_1524[0:0] == 1'b1) ? select_ln117_fu_627_p3 : 2'd3);

assign select_ln117_314_fu_650_p3 = ((and_ln102_395_reg_1500[0:0] == 1'b1) ? zext_ln117_34_fu_641_p1 : 3'd4);

assign select_ln117_315_fu_661_p3 = ((or_ln117_295_fu_645_p2[0:0] == 1'b1) ? select_ln117_314_fu_650_p3 : 3'd5);

assign select_ln117_316_fu_675_p3 = ((or_ln117_296_fu_657_p2[0:0] == 1'b1) ? select_ln117_315_fu_661_p3 : 3'd6);

assign select_ln117_317_fu_683_p3 = ((or_ln117_297_fu_669_p2[0:0] == 1'b1) ? select_ln117_316_fu_675_p3 : 3'd7);

assign select_ln117_318_fu_695_p3 = ((and_ln102_reg_1484_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_35_fu_691_p1 : 4'd8);

assign select_ln117_319_fu_764_p3 = ((or_ln117_298_fu_759_p2[0:0] == 1'b1) ? select_ln117_318_reg_1552 : 4'd9);

assign select_ln117_320_fu_776_p3 = ((or_ln117_299_reg_1557[0:0] == 1'b1) ? select_ln117_319_fu_764_p3 : 4'd10);

assign select_ln117_321_fu_787_p3 = ((or_ln117_300_fu_771_p2[0:0] == 1'b1) ? select_ln117_320_fu_776_p3 : 4'd11);

assign select_ln117_322_fu_801_p3 = ((or_ln117_301_fu_783_p2[0:0] == 1'b1) ? select_ln117_321_fu_787_p3 : 4'd12);

assign select_ln117_323_fu_815_p3 = ((or_ln117_302_fu_795_p2[0:0] == 1'b1) ? select_ln117_322_fu_801_p3 : 4'd13);

assign select_ln117_324_fu_823_p3 = ((or_ln117_303_fu_809_p2[0:0] == 1'b1) ? select_ln117_323_fu_815_p3 : 4'd14);

assign select_ln117_325_fu_899_p3 = ((or_ln117_304_fu_894_p2[0:0] == 1'b1) ? select_ln117_324_reg_1592 : 4'd15);

assign select_ln117_326_fu_915_p3 = ((icmp_ln86_reg_1310_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_36_fu_906_p1 : 5'd16);

assign select_ln117_327_fu_926_p3 = ((or_ln117_305_fu_910_p2[0:0] == 1'b1) ? select_ln117_326_fu_915_p3 : 5'd17);

assign select_ln117_328_fu_940_p3 = ((or_ln117_306_fu_922_p2[0:0] == 1'b1) ? select_ln117_327_fu_926_p3 : 5'd18);

assign select_ln117_329_fu_952_p3 = ((or_ln117_307_fu_934_p2[0:0] == 1'b1) ? select_ln117_328_fu_940_p3 : 5'd19);

assign select_ln117_330_fu_960_p3 = ((or_ln117_308_fu_948_p2[0:0] == 1'b1) ? select_ln117_329_fu_952_p3 : 5'd20);

assign select_ln117_331_fu_1011_p3 = ((or_ln117_309_fu_1006_p2[0:0] == 1'b1) ? select_ln117_330_reg_1625 : 5'd21);

assign select_ln117_332_fu_1023_p3 = ((or_ln117_310_reg_1630[0:0] == 1'b1) ? select_ln117_331_fu_1011_p3 : 5'd22);

assign select_ln117_333_fu_1030_p3 = ((or_ln117_311_fu_1018_p2[0:0] == 1'b1) ? select_ln117_332_fu_1023_p3 : 5'd23);

assign select_ln117_334_fu_1043_p3 = ((or_ln117_312_reg_1636[0:0] == 1'b1) ? select_ln117_333_fu_1030_p3 : 5'd24);

assign select_ln117_335_fu_1055_p3 = ((or_ln117_313_fu_1038_p2[0:0] == 1'b1) ? select_ln117_334_fu_1043_p3 : 5'd25);

assign select_ln117_336_fu_1063_p3 = ((or_ln117_314_fu_1050_p2[0:0] == 1'b1) ? select_ln117_335_fu_1055_p3 : 5'd26);

assign select_ln117_337_fu_1104_p3 = ((or_ln117_315_fu_1095_p2[0:0] == 1'b1) ? select_ln117_336_reg_1649 : 5'd27);

assign select_ln117_338_fu_1117_p3 = ((or_ln117_316_fu_1100_p2[0:0] == 1'b1) ? select_ln117_337_fu_1104_p3 : 5'd28);

assign select_ln117_339_fu_1131_p3 = ((or_ln117_317_fu_1111_p2[0:0] == 1'b1) ? select_ln117_338_fu_1117_p3 : 5'd29);

assign select_ln117_340_fu_1139_p3 = ((or_ln117_318_fu_1125_p2[0:0] == 1'b1) ? select_ln117_339_fu_1131_p3 : 5'd30);

assign select_ln117_fu_627_p3 = ((and_ln102_399_reg_1512[0:0] == 1'b1) ? zext_ln117_fu_623_p1 : 2'd2);

assign xor_ln104_152_fu_514_p2 = (icmp_ln86_319_reg_1321 ^ 1'd1);

assign xor_ln104_153_fu_711_p2 = (icmp_ln86_320_reg_1326_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_154_fu_528_p2 = (icmp_ln86_321_reg_1332 ^ 1'd1);

assign xor_ln104_155_fu_579_p2 = (icmp_ln86_322_reg_1338_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_156_fu_831_p2 = (icmp_ln86_323_reg_1344_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_157_fu_845_p2 = (icmp_ln86_324_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_158_fu_543_p2 = (icmp_ln86_325_reg_1356 ^ 1'd1);

assign xor_ln104_159_fu_589_p2 = (icmp_ln86_326_reg_1362_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_160_fu_726_p2 = (icmp_ln86_327_reg_1368_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_161_fu_855_p2 = (icmp_ln86_328_reg_1374_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_162_fu_860_p2 = (icmp_ln86_329_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_163_fu_978_p2 = (icmp_ln86_330_reg_1386_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_164_fu_1071_p2 = (icmp_ln86_331_reg_1392_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_165_fu_1147_p2 = (icmp_ln86_332_reg_1398_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_570_p2 = (icmp_ln86_reg_1310_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_617_p2 = (1'd1 ^ and_ln102_407_fu_599_p2);

assign zext_ln117_34_fu_641_p1 = select_ln117_313_fu_634_p3;

assign zext_ln117_35_fu_691_p1 = select_ln117_317_fu_683_p3;

assign zext_ln117_36_fu_906_p1 = select_ln117_325_fu_899_p3;

assign zext_ln117_fu_623_p1 = xor_ln117_fu_617_p2;

endmodule //my_prj_decision_function_88
