 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 22:48:20 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                     3
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              19
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C110' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C67' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'wfull' driven by pin 'FIFO_BLOCK/wfull' has no loads. (LINT-2)
Warning: In design 'MUX', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'MUX', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX', a pin on submodule 'MUX_block' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'inputs[1]' is connected to logic 1. 
Warning: In design 'UART_TX', a pin on submodule 'MUX_block' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'inputs[0]' is connected to logic 0. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'FSM', output port 'data_samp_en' is connected directly to 'logic 1'. (LINT-52)
1
