
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003525                       # Number of seconds simulated
sim_ticks                                  3525104079                       # Number of ticks simulated
final_tick                               533089484016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70921                       # Simulator instruction rate (inst/s)
host_op_rate                                    89754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 123370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914500                       # Number of bytes of host memory used
host_seconds                                 28573.47                       # Real time elapsed on the host
sim_insts                                  2026458866                       # Number of instructions simulated
sim_ops                                    2564569710                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        50304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        19200                       # Number of bytes read from this memory
system.physmem.bytes_read::total                72704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72704                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          393                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          150                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   568                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             568                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  568                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       363110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14270217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       544665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5446648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20624639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       363110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       544665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             907775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20624639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20624639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20624639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       363110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14270217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       544665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5446648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41249279                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8453488                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110741                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553862                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203073                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1272907                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204740                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314933                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8840                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17053065                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110741                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519673                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085100                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        638039                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566366                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8381382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4719538     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365878      4.37%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318664      3.80%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342421      4.09%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300550      3.59%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156211      1.86%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102119      1.22%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269841      3.22%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806160     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8381382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367983                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017282                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371902                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       594486                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481058                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55800                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878127                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507251                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          929                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20226107                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6289                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878127                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539474                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         250179                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365494                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       277833                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19537467                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          501                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173714                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76466                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27123536                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91077612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91077612                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3323                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1726                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740065                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25962                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       319347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18418249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14774139                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28166                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6142357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18768954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8381382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762733                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2964557     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1782935     21.27%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1194292     14.25%     70.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763123      9.10%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       754351      9.00%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442797      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338881      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74992      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65454      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8381382                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108319     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21327     13.62%     82.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26986     17.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142966     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200407      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579575     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849594      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14774139                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747697                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156637                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010602                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38114461                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24564054                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14930776                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26402                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710582                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227742                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878127                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         177433                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16017                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18421570                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30552                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939785                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007642                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1723                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          793                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115191                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237676                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14514794                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486190                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259343                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311764                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057260                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825574                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.717018                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372252                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357411                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359650                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26124362                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698401                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358273                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6182544                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205208                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7503255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2978548     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041067     27.20%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835072     11.13%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429030      5.72%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367781      4.90%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181125      2.41%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199786      2.66%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101207      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369639      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7503255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369639                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25555487                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37722840                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  72106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845349                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845349                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182944                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182944                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65544846                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682017                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18978289                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8453488                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3198035                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2609935                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214659                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1357317                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258284                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330417                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9513                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3315293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17376686                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3198035                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1588701                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3767256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1117921                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        439809                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1614160                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83075                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8423868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.551722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4656612     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          309440      3.67%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          460632      5.47%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          320938      3.81%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          224730      2.67%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219213      2.60%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134064      1.59%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          283432      3.36%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1814807     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8423868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378310                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055564                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3409112                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       464178                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3596550                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52692                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901330                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537701                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20816204                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901330                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3601094                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50303                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       139291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3453400                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       278445                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20190888                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115256                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28318857                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93995717                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93995717                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17398412                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10920431                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1733                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           832082                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1854430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11269                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       309370                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18810527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15015238                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29707                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6292468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19263055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8423868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915889                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2986209     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1682519     19.97%     55.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1239067     14.71%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       815291      9.68%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813428      9.66%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393950      4.68%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348442      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65098      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79864      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8423868                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81754     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16169     14.09%     85.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16855     14.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12558706     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189339      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1728      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1478366      9.85%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787099      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15015238                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.776218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             114778                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38598829                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25106498                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14596771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15130016                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47072                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723757                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226902                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901330                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26325                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4970                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18813990                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1854430                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945893                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1733                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130473                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247064                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14737535                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1380011                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       277703                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2148080                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2093273                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768069                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743367                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14603335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14596771                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9456543                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26875324                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726716                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10115951                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12469603                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6344345                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216220                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7522537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176411                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2855227     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2164218     28.77%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       818123     10.88%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       457001      6.08%     83.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389042      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       174251      2.32%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166479      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113729      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384467      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7522537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10115951                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12469603                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1849661                       # Number of memory references committed
system.switch_cpus1.commit.loads              1130670                       # Number of loads committed
system.switch_cpus1.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1809254                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11225830                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257918                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384467                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25952018                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38529873                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10115951                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12469603                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10115951                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835659                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835659                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196660                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196660                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66190879                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20306008                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19125675                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3456                       # number of misc regfile writes
system.l2.replacements                            568                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1373757                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131640                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.435711                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         85803.371208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    202.552450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.963223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     77.783970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data                 28581                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16064.353859                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.654628                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001545                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000969                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.218056                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122561                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3233                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12666                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5050                       # number of Writeback hits
system.l2.Writeback_hits::total                  5050                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3233                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12666                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9432                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3233                       # number of overall hits
system.l2.overall_hits::total                   12666                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          393                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          150                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   568                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          393                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          150                       # number of demand (read+write) misses
system.l2.demand_misses::total                    568                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          393                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          150                       # number of overall misses
system.l2.overall_misses::total                   568                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     17556096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       633143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      7043647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        25647395                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     17556096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       633143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      7043647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         25647395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     17556096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       633143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      7043647                       # number of overall miss cycles
system.l2.overall_miss_latency::total        25647395                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13234                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5050                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5050                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13234                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13234                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.040000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.044339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.042920                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.044339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042920                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.044339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042920                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data        44672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42209.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46957.646667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45153.864437                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data        44672                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42209.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46957.646667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45153.864437                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data        44672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42209.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46957.646667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45153.864437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  568                       # number of writebacks
system.l2.writebacks::total                       568                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              568                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               568                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              568                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       356852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     15269691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       546321                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      6181091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     22353955                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       356852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     15269691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       546321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      6181091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     22353955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       356852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     15269691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       546321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      6181091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     22353955                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.040000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.042920                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.040000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.044339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.040000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.044339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042920                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38854.175573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36421.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41207.273333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39355.554577                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38854.175573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36421.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41207.273333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39355.554577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38854.175573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36421.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41207.273333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39355.554577                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975273                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574016                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821043.665455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975273                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566355                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566355                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566355                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566355                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566355                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566355                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566366                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44445                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9825                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470340                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10081                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17306.848527                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.883957                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.116043                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168575                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168575                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945267                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945267                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37547                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37547                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37547                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37547                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37547                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    912107563                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    912107563                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    912107563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    912107563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    912107563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    912107563                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982814                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031130                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031130                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018936                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018936                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018936                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018936                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24292.421845                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24292.421845                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24292.421845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24292.421845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24292.421845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24292.421845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3844                       # number of writebacks
system.cpu0.dcache.writebacks::total             3844                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27722                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27722                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27722                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9825                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9825                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    115090302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    115090302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    115090302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    115090302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    115090302                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    115090302                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004955                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004955                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004955                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004955                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11714.025649                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11714.025649                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11714.025649                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11714.025649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11714.025649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11714.025649                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.962397                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007964707                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181741.790043                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.962397                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025581                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1614142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1614142                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1614142                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1614142                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1614142                       # number of overall hits
system.cpu1.icache.overall_hits::total        1614142                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       793792                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       793792                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       793792                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       793792                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       793792                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       793792                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1614160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1614160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1614160                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1614160                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1614160                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1614160                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44099.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44099.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44099.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44099.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44099.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44099.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       669804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       669804                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       669804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       669804                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       669804                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       669804                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41862.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41862.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41862.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41862.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41862.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41862.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3383                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148910469                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3639                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40920.711459                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.395476                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.604524                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.837482                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.162518                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1050774                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1050774                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1766309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1766309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1766309                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1766309                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6892                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6892                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6892                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    152406605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    152406605                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    152406605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    152406605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    152406605                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    152406605                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1057666                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1057666                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715535                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1773201                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1773201                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1773201                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1773201                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006516                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006516                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003887                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003887                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003887                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003887                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22113.552670                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22113.552670                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22113.552670                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22113.552670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22113.552670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22113.552670                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1206                       # number of writebacks
system.cpu1.dcache.writebacks::total             1206                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3509                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3509                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3509                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3383                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3383                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     36361937                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     36361937                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     36361937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     36361937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     36361937                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36361937                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001908                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001908                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10748.429500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10748.429500                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10748.429500                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10748.429500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10748.429500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10748.429500                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
