; ModuleID = '/llk/IR_all_yes/net/core/dst_cache.c_pt.bc'
source_filename = "../net/core/dst_cache.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab_gpl+dst_cache_get\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_get\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_get\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_get:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_get\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_get:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_get_ip4\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_get_ip4\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_get_ip4\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_get_ip4:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_get_ip4\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_get_ip4:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_set_ip4\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_set_ip4\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_set_ip4\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_set_ip4:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_set_ip4\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_set_ip4:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_set_ip6\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_set_ip6\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_set_ip6\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_set_ip6:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_set_ip6\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_set_ip6:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_get_ip6\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_get_ip6\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_get_ip6\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_get_ip6:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_get_ip6\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_get_ip6:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_init\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_init\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_init:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_init\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_destroy\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_destroy\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_destroy\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_destroy:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_destroy\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_destroy:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab_gpl+dst_cache_reset_now\22, \22a\22\09"
module asm "\09.weak\09__crc_dst_cache_reset_now\09\09\09\09"
module asm "\09.long\09__crc_dst_cache_reset_now\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_dst_cache_reset_now:\09\09\09\09\09"
module asm "\09.asciz \09\22dst_cache_reset_now\22\09\09\09\09\09"
module asm "__kstrtabns_dst_cache_reset_now:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.cpumask = type { [1 x i32] }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.dst_cache_pcpu = type { i32, ptr, i32, %union.anon.148 }
%union.anon.148 = type { %struct.in6_addr }
%struct.in6_addr = type { %union.anon.47 }
%union.anon.47 = type { [4 x i32] }
%struct.dst_entry = type { ptr, ptr, i32, i32, ptr, ptr, ptr, i16, i16, i16, i16, i32, i32, ptr, %struct.callback_head, i16, i16, i32, %struct.atomic_t, ptr }
%struct.callback_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.dst_cache = type { ptr, i32 }
%struct.dst_ops = type { i16, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, [60 x i8], %struct.percpu_counter, [56 x i8] }
%struct.percpu_counter = type { %struct.raw_spinlock, i64, %struct.list_head, ptr }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.13 }
%union.anon.13 = type { i32 }
%struct.list_head = type { ptr, ptr }
%struct.rt6_info = type { %struct.dst_entry, ptr, i32, %struct.rt6key, %struct.rt6key, %struct.in6_addr, ptr, i32, %struct.list_head, ptr, i16 }
%struct.rt6key = type { %struct.in6_addr, i32 }
%struct.fib6_info = type { ptr, ptr, ptr, %union.anon.53, i32, %struct.refcount_struct, i32, ptr, %struct.rt6key, i32, %struct.rt6key, %struct.rt6key, i32, i8, i8, i8, i8, i8, i8, %struct.callback_head, ptr, [0 x %struct.fib6_nh] }
%union.anon.53 = type { %struct.list_head }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.fib6_nh = type { %struct.fib_nh_common, i32, ptr, ptr }
%struct.fib_nh_common = type { ptr, ptr, i32, i8, i8, i8, i8, ptr, %union.anon.54, i32, %struct.atomic_t, ptr, ptr, ptr }
%union.anon.54 = type { %struct.in6_addr }
%struct.fib6_node = type { ptr, ptr, ptr, ptr, ptr, i16, i16, i32, ptr, %struct.callback_head }

@__per_cpu_offset = external dso_local local_unnamed_addr global [4 x i32], align 4
@__kstrtab_dst_cache_get = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_get = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_get = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_get to i32), ptr @__kstrtab_dst_cache_get, ptr @__kstrtabns_dst_cache_get }, section "___ksymtab_gpl+dst_cache_get", align 4
@__kstrtab_dst_cache_get_ip4 = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_get_ip4 = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_get_ip4 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_get_ip4 to i32), ptr @__kstrtab_dst_cache_get_ip4, ptr @__kstrtabns_dst_cache_get_ip4 }, section "___ksymtab_gpl+dst_cache_get_ip4", align 4
@__kstrtab_dst_cache_set_ip4 = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_set_ip4 = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_set_ip4 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_set_ip4 to i32), ptr @__kstrtab_dst_cache_set_ip4, ptr @__kstrtabns_dst_cache_set_ip4 }, section "___ksymtab_gpl+dst_cache_set_ip4", align 4
@__kstrtab_dst_cache_set_ip6 = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_set_ip6 = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_set_ip6 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_set_ip6 to i32), ptr @__kstrtab_dst_cache_set_ip6, ptr @__kstrtabns_dst_cache_set_ip6 }, section "___ksymtab_gpl+dst_cache_set_ip6", align 4
@__kstrtab_dst_cache_get_ip6 = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_get_ip6 = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_get_ip6 = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_get_ip6 to i32), ptr @__kstrtab_dst_cache_get_ip6, ptr @__kstrtabns_dst_cache_get_ip6 }, section "___ksymtab_gpl+dst_cache_get_ip6", align 4
@__kstrtab_dst_cache_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_init = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_init to i32), ptr @__kstrtab_dst_cache_init, ptr @__kstrtabns_dst_cache_init }, section "___ksymtab_gpl+dst_cache_init", align 4
@__cpu_possible_mask = external dso_local global %struct.cpumask, align 4
@nr_cpu_ids = external dso_local local_unnamed_addr global i32, align 4
@__kstrtab_dst_cache_destroy = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_destroy = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_destroy = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_destroy to i32), ptr @__kstrtab_dst_cache_destroy, ptr @__kstrtabns_dst_cache_destroy }, section "___ksymtab_gpl+dst_cache_destroy", align 4
@jiffies = external dso_local global i32, section ".data..cacheline_aligned", align 128
@__kstrtab_dst_cache_reset_now = external dso_local constant [0 x i8], align 1
@__kstrtabns_dst_cache_reset_now = external dso_local constant [0 x i8], align 1
@__ksymtab_dst_cache_reset_now = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @dst_cache_reset_now to i32), ptr @__kstrtab_dst_cache_reset_now, ptr @__kstrtabns_dst_cache_reset_now }, section "___ksymtab_gpl+dst_cache_reset_now", align 4
@.str = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"include/net/dst.h\00", [46 x i8] zeroinitializer }, align 32
@rt6_get_cookie.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.1 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"include/net/ip6_fib.h\00", [42 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"suspicious rcu_dereference_check() usage\00", [55 x i8] zeroinitializer }, align 32
@rcu_lock_map = external dso_local global %struct.lockdep_map, align 4
@rcu_read_lock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.3 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"include/linux/rcupdate.h\00", [39 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"rcu_read_lock() used illegally while idle\00", [54 x i8] zeroinitializer }, align 32
@fib6_get_cookie_safe.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@rcu_read_unlock.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.5 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"rcu_read_unlock() used illegally while idle\00", [52 x i8] zeroinitializer }, align 32
@___asan_gen_ = private constant [24 x i8] c"../net/core/dst_cache.c\00", align 1
@___asan_gen_.7 = private unnamed_addr constant [21 x i8] c"../include/net/dst.h\00", align 1
@___asan_gen_.8 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.7, i32 231, i32 2 }
@___asan_gen_.13 = private unnamed_addr constant [25 x i8] c"../include/net/ip6_fib.h\00", align 1
@___asan_gen_.14 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.13, i32 306, i32 9 }
@___asan_gen_.20 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.22, i32 695, i32 2 }
@___asan_gen_.21 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.22 = private unnamed_addr constant [28 x i8] c"../include/linux/rcupdate.h\00", align 1
@___asan_gen_.23 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.22, i32 723, i32 2 }
@llvm.compiler.used = appending global [14 x ptr] [ptr @__ksymtab_dst_cache_destroy, ptr @__ksymtab_dst_cache_get, ptr @__ksymtab_dst_cache_get_ip4, ptr @__ksymtab_dst_cache_get_ip6, ptr @__ksymtab_dst_cache_init, ptr @__ksymtab_dst_cache_reset_now, ptr @__ksymtab_dst_cache_set_ip4, ptr @__ksymtab_dst_cache_set_ip6, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5], section "llvm.metadata"
@0 = internal global [6 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.8 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.20 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.20 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 ptrtoint (ptr @___asan_gen_ to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.23 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dst_cache_get(ptr nocapture noundef readonly %dst_cache) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %1 to i32
  %3 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i = and i32 %3, -16384
  %4 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %6
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %add = add i32 %8, %2
  %9 = inttoptr i32 %add to ptr
  %call3 = tail call fastcc ptr @dst_cache_per_cpu_get(ptr noundef %dst_cache, ptr noundef %9)
  br label %return

return:                                           ; preds = %if.end, %entry.return_crit_edge
  %retval.0 = phi ptr [ %call3, %if.end ], [ null, %entry.return_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc ptr @dst_cache_per_cpu_get(ptr nocapture noundef readonly %dst_cache, ptr nocapture noundef %idst) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %dst1 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %idst, i32 0, i32 1
  %0 = ptrtoint ptr %dst1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst1, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.fail_crit_edge, label %if.end

entry.fail_crit_edge:                             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %fail

if.end:                                           ; preds = %entry
  %__refcnt.i = getelementptr inbounds %struct.dst_entry, ptr %1, i32 0, i32 18
  %call.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %__refcnt.i, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !41
  tail call void @llvm.prefetch.p0(ptr %__refcnt.i, i32 1, i32 3, i32 1) #7
  %2 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %__refcnt.i, ptr %__refcnt.i, i32 0, i32 1, ptr elementtype(i32) %__refcnt.i) #7, !srcloc !42
  %asmresult.i.i.i.i.i = extractvalue { i32, i32, i32 } %2, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i)
  %cmp.not.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i, 0
  br i1 %cmp.not.i.i.i.i.i, label %do.end10.i, label %atomic_inc_not_zero.exit.thread.i

atomic_inc_not_zero.exit.thread.i:                ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !43
  br label %dst_hold.exit

do.end10.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 231, i32 noundef 9, ptr noundef null) #7
  br label %dst_hold.exit

dst_hold.exit:                                    ; preds = %do.end10.i, %atomic_inc_not_zero.exit.thread.i
  %reset_ts = getelementptr inbounds %struct.dst_cache, ptr %dst_cache, i32 0, i32 1
  %3 = ptrtoint ptr %reset_ts to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %reset_ts, align 4
  %5 = ptrtoint ptr %idst to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %idst, align 4
  %sub = sub i32 %4, %6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub)
  %cmp = icmp slt i32 %sub, 0
  br i1 %cmp, label %lor.rhs, label %dst_hold.exit.if.then7_crit_edge, !prof !44

dst_hold.exit.if.then7_crit_edge:                 ; preds = %dst_hold.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then7

lor.rhs:                                          ; preds = %dst_hold.exit
  %obsolete = getelementptr inbounds %struct.dst_entry, ptr %1, i32 0, i32 8
  %7 = ptrtoint ptr %obsolete to i32
  call void @__asan_load2_noabort(i32 %7)
  %8 = load i16, ptr %obsolete, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %8)
  %tobool2.not = icmp eq i16 %8, 0
  br i1 %tobool2.not, label %lor.rhs.cleanup_crit_edge, label %land.rhs

lor.rhs.cleanup_crit_edge:                        ; preds = %lor.rhs
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.rhs:                                         ; preds = %lor.rhs
  %ops = getelementptr inbounds %struct.dst_entry, ptr %1, i32 0, i32 1
  %9 = ptrtoint ptr %ops to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %ops, align 4
  %check = getelementptr inbounds %struct.dst_ops, ptr %10, i32 0, i32 3
  %11 = ptrtoint ptr %check to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %check, align 4
  %cookie = getelementptr inbounds %struct.dst_cache_pcpu, ptr %idst, i32 0, i32 2
  %13 = ptrtoint ptr %cookie to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %cookie, align 4
  %call = tail call ptr %12(ptr noundef nonnull %1, i32 noundef %14) #7
  %tobool3.not = icmp eq ptr %call, null
  br i1 %tobool3.not, label %land.rhs.if.then7_crit_edge, label %land.rhs.cleanup_crit_edge, !prof !45

land.rhs.cleanup_crit_edge:                       ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

land.rhs.if.then7_crit_edge:                      ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then7

if.then7:                                         ; preds = %land.rhs.if.then7_crit_edge, %dst_hold.exit.if.then7_crit_edge
  %15 = ptrtoint ptr %dst1 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dst1, align 4
  tail call void @dst_release(ptr noundef %16) #7
  %cookie2.i = getelementptr inbounds %struct.dst_cache_pcpu, ptr %idst, i32 0, i32 2
  %17 = ptrtoint ptr %cookie2.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 0, ptr %cookie2.i, align 4
  %18 = ptrtoint ptr %dst1 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr null, ptr %dst1, align 4
  tail call void @dst_release(ptr noundef nonnull %1) #7
  br label %fail

fail:                                             ; preds = %if.then7, %entry.fail_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %19 = load volatile i32, ptr @jiffies, align 128
  %20 = ptrtoint ptr %idst to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %idst, align 4
  br label %cleanup

cleanup:                                          ; preds = %fail, %land.rhs.cleanup_crit_edge, %lor.rhs.cleanup_crit_edge
  %retval.0 = phi ptr [ null, %fail ], [ %1, %lor.rhs.cleanup_crit_edge ], [ %1, %land.rhs.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dst_cache_get_ip4(ptr nocapture noundef readonly %dst_cache, ptr nocapture noundef writeonly %saddr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %do.body

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  %3 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i = and i32 %3, -16384
  %4 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %6
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %add = add i32 %8, %2
  %9 = inttoptr i32 %add to ptr
  %call3 = tail call fastcc ptr @dst_cache_per_cpu_get(ptr noundef %dst_cache, ptr noundef %9)
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %do.body.cleanup_crit_edge, label %if.end6

do.body.cleanup_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end6:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  %10 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 3
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %10, align 4
  %13 = ptrtoint ptr %saddr to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %saddr, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %do.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %call3, %if.end6 ], [ null, %entry.cleanup_crit_edge ], [ null, %do.body.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dst_cache_set_ip4(ptr nocapture noundef readonly %dst_cache, ptr noundef %dst, i32 noundef %saddr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %do.body

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  %3 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i = and i32 %3, -16384
  %4 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %6
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %add = add i32 %8, %2
  %9 = inttoptr i32 %add to ptr
  %dst1.i = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 1
  %10 = ptrtoint ptr %dst1.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dst1.i, align 4
  tail call void @dst_release(ptr noundef %11) #7
  %tobool.not.i = icmp eq ptr %dst, null
  br i1 %tobool.not.i, label %do.body.dst_cache_per_cpu_dst_set.exit_crit_edge, label %if.then.i

do.body.dst_cache_per_cpu_dst_set.exit_crit_edge: ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %dst_cache_per_cpu_dst_set.exit

if.then.i:                                        ; preds = %do.body
  %__refcnt.i.i = getelementptr inbounds %struct.dst_entry, ptr %dst, i32 0, i32 18
  %call.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %__refcnt.i.i, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !41
  tail call void @llvm.prefetch.p0(ptr %__refcnt.i.i, i32 1, i32 3, i32 1) #7
  %12 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %__refcnt.i.i, ptr %__refcnt.i.i, i32 0, i32 1, ptr elementtype(i32) %__refcnt.i.i) #7, !srcloc !42
  %asmresult.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %12, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i)
  %cmp.not.i.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i, 0
  br i1 %cmp.not.i.i.i.i.i.i, label %do.end10.i.i, label %atomic_inc_not_zero.exit.thread.i.i

atomic_inc_not_zero.exit.thread.i.i:              ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !43
  br label %dst_cache_per_cpu_dst_set.exit

do.end10.i.i:                                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 231, i32 noundef 9, ptr noundef null) #7
  br label %dst_cache_per_cpu_dst_set.exit

dst_cache_per_cpu_dst_set.exit:                   ; preds = %do.end10.i.i, %atomic_inc_not_zero.exit.thread.i.i, %do.body.dst_cache_per_cpu_dst_set.exit_crit_edge
  %cookie2.i = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 2
  %13 = ptrtoint ptr %cookie2.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 0, ptr %cookie2.i, align 4
  %14 = ptrtoint ptr %dst1.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %dst, ptr %dst1.i, align 4
  %15 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 3
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %saddr, ptr %15, align 4
  br label %cleanup

cleanup:                                          ; preds = %dst_cache_per_cpu_dst_set.exit, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dst_cache_set_ip6(ptr nocapture noundef readonly %dst_cache, ptr noundef %dst, ptr nocapture noundef readonly %saddr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %do.body

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  %3 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i = and i32 %3, -16384
  %4 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %6
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %add = add i32 %8, %2
  %9 = inttoptr i32 %add to ptr
  %sernum.i = getelementptr inbounds %struct.rt6_info, ptr %dst, i32 0, i32 2
  %10 = ptrtoint ptr %sernum.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %sernum.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %11)
  %tobool.not.i = icmp eq i32 %11, 0
  br i1 %tobool.not.i, label %if.end.i, label %do.body.rt6_get_cookie.exit_crit_edge

do.body.rt6_get_cookie.exit_crit_edge:            ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %rt6_get_cookie.exit

if.end.i:                                         ; preds = %do.body
  %preempt_count.i.i.i.i.i = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 1
  %12 = ptrtoint ptr %preempt_count.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile i32, ptr %preempt_count.i.i.i.i.i, align 4
  %add.i.i.i.i = add i32 %13, 1
  store volatile i32 %add.i.i.i.i, ptr %preempt_count.i.i.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !46
  tail call fastcc void @rcu_lock_acquire(ptr noundef nonnull @rcu_lock_map) #7
  %call.i.i = tail call zeroext i1 @rcu_is_watching() #7
  br i1 %call.i.i, label %if.end.i.rcu_read_lock.exit.i_crit_edge, label %land.lhs.true.i.i

if.end.i.rcu_read_lock.exit.i_crit_edge:          ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_lock.exit.i

land.lhs.true.i.i:                                ; preds = %if.end.i
  %call1.i.i = tail call i32 @debug_lockdep_rcu_enabled() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i.i)
  %tobool.not.i.i = icmp eq i32 %call1.i.i, 0
  br i1 %tobool.not.i.i, label %land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_lock.exit.i

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i
  %.b4.i.i = load i1, ptr @rcu_read_lock.__warned, align 1
  br i1 %.b4.i.i, label %land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge, label %if.then.i.i

land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge: ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_lock.exit.i

if.then.i.i:                                      ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #9
  store i1 true, ptr @rcu_read_lock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.3, i32 noundef 696, ptr noundef nonnull @.str.4) #7
  br label %rcu_read_lock.exit.i

rcu_read_lock.exit.i:                             ; preds = %if.then.i.i, %land.lhs.true2.i.i.rcu_read_lock.exit.i_crit_edge, %land.lhs.true.i.i.rcu_read_lock.exit.i_crit_edge, %if.end.i.rcu_read_lock.exit.i_crit_edge
  %from2.i = getelementptr inbounds %struct.rt6_info, ptr %dst, i32 0, i32 1
  %14 = ptrtoint ptr %from2.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %from2.i, align 4
  %call.i = tail call i32 @rcu_read_lock_held() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool4.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool4.not.i, label %land.lhs.true.i, label %rcu_read_lock.exit.i.do.end12.i_crit_edge

rcu_read_lock.exit.i.do.end12.i_crit_edge:        ; preds = %rcu_read_lock.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end12.i

land.lhs.true.i:                                  ; preds = %rcu_read_lock.exit.i
  %call5.i = tail call i32 @debug_lockdep_rcu_enabled() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i)
  %tobool6.not.i = icmp eq i32 %call5.i, 0
  br i1 %tobool6.not.i, label %land.lhs.true.i.do.end12.i_crit_edge, label %land.lhs.true7.i

land.lhs.true.i.do.end12.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end12.i

land.lhs.true7.i:                                 ; preds = %land.lhs.true.i
  %.b23.i = load i1, ptr @rt6_get_cookie.__warned, align 1
  br i1 %.b23.i, label %land.lhs.true7.i.do.end12.i_crit_edge, label %if.then9.i

land.lhs.true7.i.do.end12.i_crit_edge:            ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end12.i

if.then9.i:                                       ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #9
  store i1 true, ptr @rt6_get_cookie.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.1, i32 noundef 306, ptr noundef nonnull @.str.2) #7
  br label %do.end12.i

do.end12.i:                                       ; preds = %if.then9.i, %land.lhs.true7.i.do.end12.i_crit_edge, %land.lhs.true.i.do.end12.i_crit_edge, %rcu_read_lock.exit.i.do.end12.i_crit_edge
  %tobool14.not.i = icmp eq ptr %15, null
  br i1 %tobool14.not.i, label %do.end12.i.if.end17.i_crit_edge, label %if.then15.i

do.end12.i.if.end17.i_crit_edge:                  ; preds = %do.end12.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end17.i

if.then15.i:                                      ; preds = %do.end12.i
  %fib6_node.i.i = getelementptr inbounds %struct.fib6_info, ptr %15, i32 0, i32 2
  %16 = ptrtoint ptr %fib6_node.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load volatile ptr, ptr %fib6_node.i.i, align 4
  %call.i24.i = tail call i32 @rcu_read_lock_held() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i24.i)
  %tobool.not.i25.i = icmp eq i32 %call.i24.i, 0
  br i1 %tobool.not.i25.i, label %land.lhs.true.i26.i, label %if.then15.i.do.end7.i.i_crit_edge

if.then15.i.do.end7.i.i_crit_edge:                ; preds = %if.then15.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end7.i.i

land.lhs.true.i26.i:                              ; preds = %if.then15.i
  %call2.i.i = tail call i32 @debug_lockdep_rcu_enabled() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2.i.i)
  %tobool3.not.i.i = icmp eq i32 %call2.i.i, 0
  br i1 %tobool3.not.i.i, label %land.lhs.true.i26.i.do.end7.i.i_crit_edge, label %land.lhs.true4.i.i

land.lhs.true.i26.i.do.end7.i.i_crit_edge:        ; preds = %land.lhs.true.i26.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end7.i.i

land.lhs.true4.i.i:                               ; preds = %land.lhs.true.i26.i
  %.b1.i.i = load i1, ptr @fib6_get_cookie_safe.__warned, align 1
  br i1 %.b1.i.i, label %land.lhs.true4.i.i.do.end7.i.i_crit_edge, label %if.then.i27.i

land.lhs.true4.i.i.do.end7.i.i_crit_edge:         ; preds = %land.lhs.true4.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end7.i.i

if.then.i27.i:                                    ; preds = %land.lhs.true4.i.i
  call void @__sanitizer_cov_trace_pc() #9
  store i1 true, ptr @fib6_get_cookie_safe.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.1, i32 noundef 284, ptr noundef nonnull @.str.2) #7
  br label %do.end7.i.i

do.end7.i.i:                                      ; preds = %if.then.i27.i, %land.lhs.true4.i.i.do.end7.i.i_crit_edge, %land.lhs.true.i26.i.do.end7.i.i_crit_edge, %if.then15.i.do.end7.i.i_crit_edge
  %tobool9.not.i.i = icmp eq ptr %17, null
  br i1 %tobool9.not.i.i, label %do.end7.i.i.if.end17.i_crit_edge, label %do.end13.i.i

do.end7.i.i.if.end17.i_crit_edge:                 ; preds = %do.end7.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end17.i

do.end13.i.i:                                     ; preds = %do.end7.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %fn_sernum.i.i = getelementptr inbounds %struct.fib6_node, ptr %17, i32 0, i32 7
  %18 = ptrtoint ptr %fn_sernum.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %fn_sernum.i.i, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !47
  br label %if.end17.i

if.end17.i:                                       ; preds = %do.end13.i.i, %do.end7.i.i.if.end17.i_crit_edge, %do.end12.i.if.end17.i_crit_edge
  %cookie.1.i = phi i32 [ 0, %do.end12.i.if.end17.i_crit_edge ], [ 0, %do.end7.i.i.if.end17.i_crit_edge ], [ %19, %do.end13.i.i ]
  %call.i28.i = tail call zeroext i1 @rcu_is_watching() #7
  br i1 %call.i28.i, label %if.end17.i.rcu_read_unlock.exit.i_crit_edge, label %land.lhs.true.i31.i

if.end17.i.rcu_read_unlock.exit.i_crit_edge:      ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_unlock.exit.i

land.lhs.true.i31.i:                              ; preds = %if.end17.i
  %call1.i29.i = tail call i32 @debug_lockdep_rcu_enabled() #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i29.i)
  %tobool.not.i30.i = icmp eq i32 %call1.i29.i, 0
  br i1 %tobool.not.i30.i, label %land.lhs.true.i31.i.rcu_read_unlock.exit.i_crit_edge, label %land.lhs.true2.i33.i

land.lhs.true.i31.i.rcu_read_unlock.exit.i_crit_edge: ; preds = %land.lhs.true.i31.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_unlock.exit.i

land.lhs.true2.i33.i:                             ; preds = %land.lhs.true.i31.i
  %.b4.i32.i = load i1, ptr @rcu_read_unlock.__warned, align 1
  br i1 %.b4.i32.i, label %land.lhs.true2.i33.i.rcu_read_unlock.exit.i_crit_edge, label %if.then.i34.i

land.lhs.true2.i33.i.rcu_read_unlock.exit.i_crit_edge: ; preds = %land.lhs.true2.i33.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %rcu_read_unlock.exit.i

if.then.i34.i:                                    ; preds = %land.lhs.true2.i33.i
  call void @__sanitizer_cov_trace_pc() #9
  store i1 true, ptr @rcu_read_unlock.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.3, i32 noundef 724, ptr noundef nonnull @.str.5) #7
  br label %rcu_read_unlock.exit.i

rcu_read_unlock.exit.i:                           ; preds = %if.then.i34.i, %land.lhs.true2.i33.i.rcu_read_unlock.exit.i_crit_edge, %land.lhs.true.i31.i.rcu_read_unlock.exit.i_crit_edge, %if.end17.i.rcu_read_unlock.exit.i_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #7, !srcloc !48
  %20 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i.i.i.i.i35.i = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i.i.i35.i to ptr
  %preempt_count.i.i.i.i36.i = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i.i.i36.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i.i.i36.i, align 4
  %sub.i.i.i.i = add i32 %23, -1
  store volatile i32 %sub.i.i.i.i, ptr %preempt_count.i.i.i.i36.i, align 4
  tail call void @rcu_read_unlock_strict() #7
  tail call fastcc void @rcu_lock_release(ptr noundef nonnull @rcu_lock_map) #7
  br label %rt6_get_cookie.exit

rt6_get_cookie.exit:                              ; preds = %rcu_read_unlock.exit.i, %do.body.rt6_get_cookie.exit_crit_edge
  %retval.0.i = phi i32 [ %cookie.1.i, %rcu_read_unlock.exit.i ], [ %11, %do.body.rt6_get_cookie.exit_crit_edge ]
  %dst1.i = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 1
  %24 = ptrtoint ptr %dst1.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %dst1.i, align 4
  tail call void @dst_release(ptr noundef %25) #7
  %tobool.not.i19 = icmp eq ptr %dst, null
  br i1 %tobool.not.i19, label %rt6_get_cookie.exit.dst_cache_per_cpu_dst_set.exit_crit_edge, label %if.then.i

rt6_get_cookie.exit.dst_cache_per_cpu_dst_set.exit_crit_edge: ; preds = %rt6_get_cookie.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %dst_cache_per_cpu_dst_set.exit

if.then.i:                                        ; preds = %rt6_get_cookie.exit
  %__refcnt.i.i = getelementptr inbounds %struct.dst_entry, ptr %dst, i32 0, i32 18
  %call.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %__refcnt.i.i, i32 noundef 4) #7
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !41
  tail call void @llvm.prefetch.p0(ptr %__refcnt.i.i, i32 1, i32 3, i32 1) #7
  %26 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_add_unless\0A1:\09ldrex\09$0, [$4]\0A\09teq\09$0, $5\0A\09beq\092f\0A\09add\09$1, $0, $6\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b\0A2:", "=&r,=&r,=&r,=*Qo,r,r,r,*Qo,~{cc}"(ptr elementtype(i32) %__refcnt.i.i, ptr %__refcnt.i.i, i32 0, i32 1, ptr elementtype(i32) %__refcnt.i.i) #7, !srcloc !42
  %asmresult.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %26, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i)
  %cmp.not.i.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i, 0
  br i1 %cmp.not.i.i.i.i.i.i, label %do.end10.i.i, label %atomic_inc_not_zero.exit.thread.i.i

atomic_inc_not_zero.exit.thread.i.i:              ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #7, !srcloc !43
  br label %dst_cache_per_cpu_dst_set.exit

do.end10.i.i:                                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 231, i32 noundef 9, ptr noundef null) #7
  br label %dst_cache_per_cpu_dst_set.exit

dst_cache_per_cpu_dst_set.exit:                   ; preds = %do.end10.i.i, %atomic_inc_not_zero.exit.thread.i.i, %rt6_get_cookie.exit.dst_cache_per_cpu_dst_set.exit_crit_edge
  %cookie2.i = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 2
  %27 = ptrtoint ptr %cookie2.i to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %retval.0.i, ptr %cookie2.i, align 4
  %28 = ptrtoint ptr %dst1.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %dst, ptr %dst1.i, align 4
  %29 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 3
  %30 = call ptr @memcpy(ptr %29, ptr %saddr, i32 16)
  br label %cleanup

cleanup:                                          ; preds = %dst_cache_per_cpu_dst_set.exit, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dst_cache_get_ip6(ptr nocapture noundef readonly %dst_cache, ptr nocapture noundef writeonly %saddr) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %do.body

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

do.body:                                          ; preds = %entry
  %2 = ptrtoint ptr %1 to i32
  %3 = tail call i32 @llvm.read_register.i32(metadata !31) #7
  %and.i = and i32 %3, -16384
  %4 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %6
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %add = add i32 %8, %2
  %9 = inttoptr i32 %add to ptr
  %call3 = tail call fastcc ptr @dst_cache_per_cpu_get(ptr noundef %dst_cache, ptr noundef %9)
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %do.body.cleanup_crit_edge, label %if.end6

do.body.cleanup_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end6:                                          ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  %10 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %9, i32 0, i32 3
  %11 = call ptr @memcpy(ptr %saddr, ptr %10, i32 16)
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %do.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %call3, %if.end6 ], [ null, %entry.cleanup_crit_edge ], [ null, %do.body.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dst_cache_init(ptr nocapture noundef writeonly %dst_cache, i32 noundef %gfp) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %or = or i32 %gfp, 256
  %call = tail call noalias ptr @__alloc_percpu_gfp(i32 noundef 28, i32 noundef 4, i32 noundef %or) #10
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %call, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %1 = load volatile i32, ptr @jiffies, align 128
  %reset_ts.i = getelementptr inbounds %struct.dst_cache, ptr %dst_cache, i32 0, i32 1
  %2 = ptrtoint ptr %reset_ts.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 %1, ptr %reset_ts.i, align 4
  br label %return

return:                                           ; preds = %if.end, %entry.return_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -12, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid allocsize(0)
declare dso_local noalias ptr @__alloc_percpu_gfp(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dst_cache_destroy(ptr nocapture noundef readonly %dst_cache) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %for.cond.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %call8 = tail call i32 @cpumask_next(i32 noundef -1, ptr noundef nonnull @__cpu_possible_mask) #11
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %2 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call8, i32 %2)
  %cmp9 = icmp ult i32 %call8, %2
  br i1 %cmp9, label %for.cond.preheader.do.body_crit_edge, label %for.cond.preheader.for.end_crit_edge

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond.preheader.do.body_crit_edge:             ; preds = %for.cond.preheader
  br label %do.body

do.body:                                          ; preds = %do.body.do.body_crit_edge, %for.cond.preheader.do.body_crit_edge
  %call10 = phi i32 [ %call, %do.body.do.body_crit_edge ], [ %call8, %for.cond.preheader.do.body_crit_edge ]
  %3 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dst_cache, align 4
  %5 = ptrtoint ptr %4 to i32
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %call10
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx, align 4
  %add = add i32 %7, %5
  %8 = inttoptr i32 %add to ptr
  %dst = getelementptr inbounds %struct.dst_cache_pcpu, ptr %8, i32 0, i32 1
  %9 = ptrtoint ptr %dst to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dst, align 4
  tail call void @dst_release(ptr noundef %10) #7
  %call = tail call i32 @cpumask_next(i32 noundef %call10, ptr noundef nonnull @__cpu_possible_mask) #11
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %11 = load i32, ptr @nr_cpu_ids, align 4
  %cmp = icmp ult i32 %call, %11
  br i1 %cmp, label %do.body.do.body_crit_edge, label %do.body.for.end_crit_edge

do.body.for.end_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

do.body.do.body_crit_edge:                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body

for.end:                                          ; preds = %do.body.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %12 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dst_cache, align 4
  tail call void @free_percpu(ptr noundef %13) #7
  br label %cleanup

cleanup:                                          ; preds = %for.end, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: mustprogress nofree nounwind null_pointer_is_valid readonly willreturn
declare dso_local i32 @cpumask_next(i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dst_release(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @free_percpu(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dst_cache_reset_now(ptr nocapture noundef %dst_cache) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dst_cache, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @jiffies to i32))
  %2 = load volatile i32, ptr @jiffies, align 128
  %reset_ts = getelementptr inbounds %struct.dst_cache, ptr %dst_cache, i32 0, i32 1
  %3 = ptrtoint ptr %reset_ts to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %2, ptr %reset_ts, align 4
  %call11 = tail call i32 @cpumask_next(i32 noundef -1, ptr noundef nonnull @__cpu_possible_mask) #11
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call11, i32 %4)
  %cmp12 = icmp ult i32 %call11, %4
  br i1 %cmp12, label %if.end.for.body_crit_edge, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %call13 = phi i32 [ %call, %for.body.for.body_crit_edge ], [ %call11, %if.end.for.body_crit_edge ]
  %5 = ptrtoint ptr %dst_cache to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %dst_cache, align 4
  %7 = ptrtoint ptr %6 to i32
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %call13
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx, align 4
  %add = add i32 %9, %7
  %10 = inttoptr i32 %add to ptr
  %dst3 = getelementptr inbounds %struct.dst_cache_pcpu, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %dst3 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dst3, align 4
  %cookie = getelementptr inbounds %struct.dst_cache_pcpu, ptr %10, i32 0, i32 2
  %13 = ptrtoint ptr %cookie to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 0, ptr %cookie, align 4
  store ptr null, ptr %dst3, align 4
  tail call void @dst_release(ptr noundef %12) #7
  %call = tail call i32 @cpumask_next(i32 noundef %call13, ptr noundef nonnull @__cpu_possible_mask) #11
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %14 = load i32, ptr @nr_cpu_ids, align 4
  %cmp = icmp ult i32 %call, %14
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.prefetch.p0(ptr nocapture readonly, i32 immarg, i32 immarg, i32) #4

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @rcu_read_lock_held() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @debug_lockdep_rcu_enabled() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_rcu_suspicious(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_acquire(ptr nocapture noundef readnone %map) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @lock_acquire(ptr noundef nonnull @rcu_lock_map, i32 noundef 0, i32 noundef 0, i32 noundef 2, i32 noundef 0, ptr noundef null, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_acquire, %__here) to i32)) #7
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @rcu_is_watching() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_acquire(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @rcu_lock_release(ptr nocapture noundef readnone %map) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  br label %__here

__here:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @lock_release(ptr noundef nonnull @rcu_lock_map, i32 noundef ptrtoint (ptr blockaddress(@rcu_lock_release, %__here) to i32)) #7
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @rcu_read_unlock_strict() local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @lock_release(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 6)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 6)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid allocsize(0) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { mustprogress nofree nounwind null_pointer_is_valid readonly willreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn }
attributes #5 = { nounwind readonly }
attributes #6 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { nounwind allocsize(0) }
attributes #11 = { nounwind readonly willreturn }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !21, !22, !24, !25, !26, !28, !30}
!llvm.named.register.sp = !{!31}
!llvm.module.flags = !{!32, !33, !34, !35, !36, !37, !38, !39}
!llvm.ident = !{!40}

!0 = !{ptr @__ksymtab_dst_cache_get, !1, !"__ksymtab_dst_cache_get", i1 false, i1 false}
!1 = !{!"../net/core/dst_cache.c", i32 70, i32 1}
!2 = !{ptr @__ksymtab_dst_cache_get_ip4, !3, !"__ksymtab_dst_cache_get_ip4", i1 false, i1 false}
!3 = !{!"../net/core/dst_cache.c", i32 88, i32 1}
!4 = !{ptr @__ksymtab_dst_cache_set_ip4, !5, !"__ksymtab_dst_cache_set_ip4", i1 false, i1 false}
!5 = !{!"../net/core/dst_cache.c", i32 102, i32 1}
!6 = !{ptr @__ksymtab_dst_cache_set_ip6, !7, !"__ksymtab_dst_cache_set_ip6", i1 false, i1 false}
!7 = !{!"../net/core/dst_cache.c", i32 118, i32 1}
!8 = !{ptr @__ksymtab_dst_cache_get_ip6, !9, !"__ksymtab_dst_cache_get_ip6", i1 false, i1 false}
!9 = !{!"../net/core/dst_cache.c", i32 137, i32 1}
!10 = !{ptr @__ksymtab_dst_cache_init, !11, !"__ksymtab_dst_cache_init", i1 false, i1 false}
!11 = !{!"../net/core/dst_cache.c", i32 150, i32 1}
!12 = !{ptr @__ksymtab_dst_cache_destroy, !13, !"__ksymtab_dst_cache_destroy", i1 false, i1 false}
!13 = !{!"../net/core/dst_cache.c", i32 164, i32 1}
!14 = !{ptr @__ksymtab_dst_cache_reset_now, !15, !"__ksymtab_dst_cache_reset_now", i1 false, i1 false}
!15 = !{!"../net/core/dst_cache.c", i32 183, i32 1}
!16 = !{ptr @.str, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../include/net/dst.h", i32 231, i32 2}
!18 = distinct !{null, !19, !"__warned", i1 false, i1 false}
!19 = !{!"../include/net/ip6_fib.h", i32 306, i32 9}
!20 = !{ptr @.str.1, !19, !"<string literal>", i1 false, i1 false}
!21 = !{ptr @.str.2, !19, !"<string literal>", i1 false, i1 false}
!22 = distinct !{null, !23, !"__warned", i1 false, i1 false}
!23 = !{!"../include/linux/rcupdate.h", i32 695, i32 2}
!24 = !{ptr @.str.3, !23, !"<string literal>", i1 false, i1 false}
!25 = !{ptr @.str.4, !23, !"<string literal>", i1 false, i1 false}
!26 = distinct !{null, !27, !"__warned", i1 false, i1 false}
!27 = !{!"../include/net/ip6_fib.h", i32 284, i32 7}
!28 = distinct !{null, !29, !"__warned", i1 false, i1 false}
!29 = !{!"../include/linux/rcupdate.h", i32 723, i32 2}
!30 = !{ptr @.str.5, !29, !"<string literal>", i1 false, i1 false}
!31 = !{!"sp"}
!32 = !{i32 1, !"wchar_size", i32 2}
!33 = !{i32 1, !"min_enum_size", i32 4}
!34 = !{i32 8, !"branch-target-enforcement", i32 0}
!35 = !{i32 8, !"sign-return-address", i32 0}
!36 = !{i32 8, !"sign-return-address-all", i32 0}
!37 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!38 = !{i32 7, !"uwtable", i32 1}
!39 = !{i32 7, !"frame-pointer", i32 2}
!40 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!41 = !{i64 2148211136}
!42 = !{i64 695959, i64 695984, i64 696006, i64 696022, i64 696034, i64 696054, i64 696078, i64 696094, i64 696106}
!43 = !{i64 2148211324}
!44 = !{!"branch_weights", i32 2000, i32 1}
!45 = !{!"branch_weights", i32 1, i32 2000}
!46 = !{i64 2149970783}
!47 = !{i64 2157419136}
!48 = !{i64 2149971049}
