<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/SUGONAYEV_Infa/V/CPU_FPGA/my_FCPU/CPU_Bench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="CPU_Bench" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="13" />
   <wvobject fp_name="/CPU_Bench/iDATA_OUT" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iDATA_OUT</obj_property>
      <obj_property name="ObjectShortName">iDATA_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/iclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iclk</obj_property>
      <obj_property name="ObjectShortName">iclk</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/R0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">R0[7:0]</obj_property>
      <obj_property name="ObjectShortName">R0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/R1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">R1[7:0]</obj_property>
      <obj_property name="ObjectShortName">R1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/R2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">R2[7:0]</obj_property>
      <obj_property name="ObjectShortName">R2[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/PC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC[10:0]</obj_property>
      <obj_property name="ObjectShortName">PC[10:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/PC_adder" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC_adder[10:0]</obj_property>
      <obj_property name="ObjectShortName">PC_adder[10:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/MEMOUT_BUS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">MEMOUT_BUS[7:0]</obj_property>
      <obj_property name="ObjectShortName">MEMOUT_BUS[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/mch_WORD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mch_WORD[7:0]</obj_property>
      <obj_property name="ObjectShortName">mch_WORD[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/BRAM_progg/RAMB16BWER_inst/DOA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DOA[31:0]</obj_property>
      <obj_property name="ObjectShortName">DOA[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/BRAM_progg/RAMB16BWER_inst/ADDRA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDRA[13:0]</obj_property>
      <obj_property name="ObjectShortName">ADDRA[13:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/BRAM_Data/RAMB16BWER_inst/DOA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DOA[31:0]</obj_property>
      <obj_property name="ObjectShortName">DOA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/CPU_Bench/uut/BRAM_Data/RAMB16BWER_inst/ADDRA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDRA[13:0]</obj_property>
      <obj_property name="ObjectShortName">ADDRA[13:0]</obj_property>
   </wvobject>
</wave_config>
