# Project file /home/stefano/Desktop/lab1_local/hld_8bit/sim/iir_filter_8bit.mpf was not found.
# Unable to open project.
cd /home/stefano/Desktop/lab1_local/hdl_7bit/sim
# Loading project iir_7bit
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd failed with 6 errors.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 1 failed with 6 errors.
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors.
do run.do
# Compile of ff.vhd was successful.
# Compile of iir_filter.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# 7 compiles, 0 failed with no errors.
# vsim work.tb_iir -t ns 
# Start time: 14:52:57 on Nov 09,2021
# Loading work.tb_iir
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading ieee.numeric_std(body)
# Loading work.iir_filter(arch)
# Loading work.reg(str)
# Loading work.ff(str)
# Loading work.data_sink(beh)
# End time: 14:54:00 on Nov 09,2021, Elapsed time: 0:01:03
# Errors: 0, Warnings: 8
