INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/new/M.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/new/MEM_N.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM_N'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/new/ROM_N.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_N'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/imports/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/imports/sources_1/new/rom_m_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_m_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/6_2_ROM_M_MEM_BOARD/6_2_ROM_M_MEM_BOARD.srcs/sources_1/new/rom_m_mem_onboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_m_mem_onboard'
