#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-NN2U833S
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Nov 15 10:59:36 2021
Compiling architecture definition.
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 21)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 22)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 23)] Could not resolve hierarchical name u_tinyriscv
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 25)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 26)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 27)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 29)] Could not resolve hierarchical name u_pwm
E: Verilog-4123: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/soc_tb.v(line number: 33)] Could not resolve hierarchical name u_pwm
E: Parsing ERROR.


Process "Device Map" started.
Current time: Mon Nov 15 10:59:43 2021
Compiling architecture definition.
Analyzing project file 'C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/git_riscv.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
E: Flow-0127: Process exits abnormally.
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/clint.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/ctrl.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/div.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/ex.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/id.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/id_ex.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/if_id.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/pc_reg.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/rib.v". 
C: Flow-2001: Design file missing: "C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/source/core/tinyriscv.v". 
