// Seed: 1010109909
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  always @(1 or 1) begin
    id_1 <= id_2;
  end
  reg id_2;
  type_6(
      id_1, 1, id_3, id_3
  );
  logic id_4;
endmodule
