
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76220                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489008                       # Number of bytes of host memory used
host_op_rate                                    86114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 54232.41                       # Real time elapsed on the host
host_tick_rate                               19593441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4133572362                       # Number of instructions simulated
sim_ops                                    4670159628                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   181                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4587712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9175141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.115798                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       132712787                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    157773915                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2567576                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    348913522                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20284873                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20288292                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3419                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       441179202                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26140825                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         653967207                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        632767540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      2566147                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          420965202                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     146463698                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     26719482                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    135209419                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2133572361                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2422402174                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2530681585                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.957213                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.138184                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1826669193     72.18%     72.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    301770731     11.92%     84.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     75986034      3.00%     87.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66777950      2.64%     89.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     43666076      1.73%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18398327      0.73%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26687030      1.05%     93.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24262546      0.96%     94.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    146463698      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2530681585                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     23852378                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1958152133                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             479009989                       # Number of loads committed
system.switch_cpus.commit.membars            29687806                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1358721894     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      8936249      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     49371132      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     32657115      1.35%     59.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     13439856      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     44532084      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     53591208      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7499200      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     46494579      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2968686      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    479009989     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    325180182     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2422402174                       # Class of committed instruction
system.switch_cpus.commit.refs              804190171                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         378184548                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2133572361                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2422402174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.194335                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.194335                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2044950192                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1450                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    132306564                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2581617600                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        124545216                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         294069338                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2575572                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5594                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      82058297                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           441179202                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         273114307                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2270654328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        629217                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2306589629                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         5154002                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173134                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    274967261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    179138485                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.905184                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.023319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.405229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2056924020     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53302969      2.09%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         49886541      1.96%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         61631525      2.42%     87.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55414889      2.17%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22312527      0.88%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20185588      0.79%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13011960      0.51%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        215528598      8.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3051080                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        430971140                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.986794                       # Inst execution rate
system.switch_cpus.iew.exec_refs            848904775                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          329126401                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        14991175                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     500186457                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     26814102                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    332338294                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2557526626                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     519778374                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4124711                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2514548858                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      92903659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2575572                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      92907778                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12212330                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13561                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     20881847                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     21176463                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      7158107                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        13561                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1372598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1678482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2511656450                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2492027441                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590966                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1484302359                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.977956                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2492680812                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2392128284                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1497340882                       # number of integer regfile writes
system.switch_cpus.ipc                       0.837286                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.837286                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1390913544     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      8936712      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     52362612      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     32658252      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14150586      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     45974461      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     53591231      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8977190      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     57500375      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2968686      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    519788050     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    330851804     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518673570                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49133621                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3032448      6.17%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             40      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           143      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6410385     13.05%     19.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3460744      7.04%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            17      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1467085      2.99%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17827137     36.28%     65.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      16935622     34.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2116833231                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6751120534                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2079626081                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2143833711                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2530712523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2518673570                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     26814103                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    135124428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2486                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        94620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    282092556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.988413                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.827857                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1717188150     67.39%     67.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    260789743     10.23%     77.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    159570102      6.26%     83.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    112015116      4.40%     88.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    106370886      4.17%     92.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59561139      2.34%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     72636197      2.85%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     36946418      1.45%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23120866      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198617                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.988413                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      450973896                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    883561329                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    412401360                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    548830584                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     12063116                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17814713                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    500186457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    332338294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3840416197                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      307967802                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       116757322                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2655701322                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16261286                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        162484603                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      276850523                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        322929                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4894214602                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2565388433                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2841489957                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         338014186                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          91664                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2575572                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     350163473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        185788609                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2395471705                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1578203459                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     36534905                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         422761805                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     26814212                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    637412000                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4941827127                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5132740646                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        521293891                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       334107731                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          281                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4679892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4679554                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9359784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4679835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4585915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1672887                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2914545                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1794                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4585915                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7017902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6744948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13762850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13762850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    407305728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    394050560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    801356288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               801356288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4587709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4587709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4587709                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13546407733                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13188026893                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43367748728                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4678012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3437948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7594689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4677967                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14039541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14039676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    824948224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              824959744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6352790                       # Total snoops (count)
system.tol2bus.snoopTraffic                 214129536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11032682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.424230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6352566     57.58%     57.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4679835     42.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    281      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11032682                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6847226736                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9757480995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    299437312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         299440000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    107865728                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      107865728                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2339354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2339375                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       842701                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            842701                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    281796954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            281799483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     101511176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           101511176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     101511176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    281796954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           383310659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1685223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4613653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000314672732                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        95974                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        95974                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8002743                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1590474                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2339375                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    842701                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4678750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1685402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 65055                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           148978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           113548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           106168                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           106981                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           117178                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           870836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           654749                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           125499                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           383323                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          570212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          518549                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          278910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          159972                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          137779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          160422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            73955                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            44706                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            49268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            49030                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            52649                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            63721                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            54564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            53052                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           118554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           392705                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          247079                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          138565                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          128764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           61571                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           59426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97583                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 93429185161                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               23068475000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           179935966411                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20250.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39000.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2990993                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1099121                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                64.83                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4678750                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1685402                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2265457                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2262795                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  42732                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  42622                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 72649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 73367                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 95573                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 95823                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 96061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 96063                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 96104                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 96134                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 96098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 96237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 96478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 96399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 96223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 96595                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 96483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 95986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 95974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 95975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2208769                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   182.512522                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   157.468426                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   128.200924                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        98274      4.45%      4.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1582572     71.65%     76.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       289686     13.12%     89.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       127078      5.75%     94.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        60053      2.72%     97.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        28502      1.29%     98.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12894      0.58%     99.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5708      0.26%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         4002      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2208769                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        95974                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     48.071738                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.923721                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.367178                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           116      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1842      1.92%      2.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         8064      8.40%     10.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        16929     17.64%     28.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        21764     22.68%     50.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        19544     20.36%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        13641     14.21%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         7744      8.07%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3660      3.81%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1647      1.72%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          668      0.70%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          243      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           79      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           23      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        95974                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        95974                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.558839                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.534730                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.906409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           22596     23.54%     23.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             694      0.72%     24.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           70565     73.53%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             714      0.74%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1386      1.44%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        95974                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             295276480                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4163520                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              107852288                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              299440000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           107865728                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      277.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      101.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   281.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   101.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.96                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599379150                       # Total gap between requests
system.mem_ctrls0.avgGap                    333932.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    295273792                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    107852288                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 277878713.755305826664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 101498527.390493243933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4678708                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1685402                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1566522                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 179934399889                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24788559468368                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37298.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38458.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  14707802.33                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8834229180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4695496575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16669515240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6494969340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    434171962290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     42419484000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      597166192065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       561.986122                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 106665488415                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 920451586503                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6936410040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3686781780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16272267060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2301732900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    441388690110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     36342473280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      590808890610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       556.003340                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  90798243435                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 936318831483                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    287783680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         287786752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    106263808                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      106263808                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2248310                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2248334                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       830186                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            830186                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    270829857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            270832748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     100003627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           100003627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     100003627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    270829857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           370836375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1660198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4440375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000288757458                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        94540                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        94540                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7733570                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1566829                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2248334                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    830186                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4496668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1660372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 56245                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           148214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           115361                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           111622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           106478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           108971                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           118812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           799121                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           605478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            87144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           400225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          568645                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          527698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          283968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          161347                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          137939                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          159400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75352                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            45534                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            48789                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            54376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            65524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            55528                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52716                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            62307                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           418002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          243972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          139065                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          132287                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           61944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           95867                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 90140125012                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22202115000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           173398056262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20299.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39049.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2856358                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1088979                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                64.33                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.59                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4496668                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1660372                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2191847                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2189499                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  29474                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  29438                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     83                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     80                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 71821                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 72461                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 94191                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 94410                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 94601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 94623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 94636                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 94645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 94658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 94783                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 94994                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 94924                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 94780                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 95130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 95007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 94549                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 94541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 94540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2155260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   181.155877                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   156.529144                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   127.656260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        96610      4.48%      4.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1554518     72.13%     76.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       279494     12.97%     89.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       120454      5.59%     95.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        55587      2.58%     97.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        26088      1.21%     98.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        12211      0.57%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5707      0.26%     99.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         4591      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2155260                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        94540                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.968574                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.851081                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.083748                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            28      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          129      0.14%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          587      0.62%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1484      1.57%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3237      3.42%      5.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         5535      5.85%     11.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         8050      8.51%     20.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         9891     10.46%     30.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11050     11.69%     42.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10927     11.56%     53.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        10220     10.81%     64.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         8793      9.30%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         7072      7.48%     81.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         5466      5.78%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3912      4.14%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2790      2.95%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1912      2.02%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         1292      1.37%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          859      0.91%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          516      0.55%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          336      0.36%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95          185      0.20%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99          133      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           58      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           35      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::124-127            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        94540                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        94540                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.560578                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.536843                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.898891                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22060     23.33%     23.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             601      0.64%     23.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           69982     74.02%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             639      0.68%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1243      1.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        94540                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             284187072                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3599680                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              106251328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              287786752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           106263808                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      267.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       99.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   270.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   100.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.87                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599452542                       # Total gap between requests
system.mem_ctrls1.avgGap                    345165.68                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    284184000                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    106251328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2891.023286808670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 267442240.149230122566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 99991882.650503262877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4496620                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1660372                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1908096                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 173396148166                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24800000554705                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39752.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38561.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14936412.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8643798240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4594280130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16610253240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6340097160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    434361433710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42260145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      596690543040                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       561.538494                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 106246326095                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 920870748823                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6744779580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3584931570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        15094366980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2326026780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    437269689420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39811109280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588711439050                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       554.029453                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  99826995306                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 927290079612                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        92183                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92183                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        92183                       # number of overall hits
system.l2.overall_hits::total                   92183                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4587664                       # number of demand (read+write) misses
system.l2.demand_misses::total                4587709                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4587664                       # number of overall misses
system.l2.overall_misses::total               4587709                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4049487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 411221191899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     411225241386                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4049487                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 411221191899                       # number of overall miss cycles
system.l2.overall_miss_latency::total    411225241386                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4679847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4679892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4679847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4679892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.980302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.980302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89988.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89636.292435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89636.295891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89988.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89636.292435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89636.295891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1672887                       # number of writebacks
system.l2.writebacks::total                   1672887                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4587664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4587709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4587664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4587709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3665609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 372006772265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372010437874                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3665609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 372006772265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 372010437874                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.980302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.980302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81457.977778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81088.495641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81088.499265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81457.977778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81088.495641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81088.499265                       # average overall mshr miss latency
system.l2.replacements                        6352790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1765061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1765061                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1765061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1765061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2914477                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2914477                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    86                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    160162194                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     160162194                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.954255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89276.585284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89276.585284                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    144840983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    144840983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.954255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80736.333891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80736.333891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4049487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4049487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89988.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89988.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3665609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3665609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81457.977778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81457.977778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4585870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4585870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 411061029705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 411061029705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4677967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4677967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.980313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89636.433153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89636.433153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4585870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4585870                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 371861931282                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 371861931282                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.980313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81088.633407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81088.633407                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6445091                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6352854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.014519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.592089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.407516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 156104838                       # Number of tag accesses
system.l2.tags.data_accesses                156104838                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    273114244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2273318667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    273114244                       # number of overall hits
system.cpu.icache.overall_hits::total      2273318667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            934                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total           934                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5403069                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5403069                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5403069                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5403069                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    273114307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2273319601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    273114307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2273319601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        85763                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5784.870450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        85763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5784.870450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4109118                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4109118                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4109118                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4109118                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91313.733333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91313.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91313.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91313.733333                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    273114244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2273318667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           934                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5403069                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5403069                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    273114307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2273319601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        85763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5784.870450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4109118                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4109118                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91313.733333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91313.733333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2273319583                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2481789.937773                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.078913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.846549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88659465355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88659465355                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    746232892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1420621983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    746232892                       # number of overall hits
system.cpu.dcache.overall_hits::total      1420621983                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15162491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19854598                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15162491                       # number of overall misses
system.cpu.dcache.overall_misses::total      19854598                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1369571923354                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1369571923354                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1369571923354                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1369571923354                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    761395383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1440476581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    761395383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1440476581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90326.314018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68980.088308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90326.314018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68980.088308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48890                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        27324                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               364                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             213                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   134.313187                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.281690                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3998861                       # number of writebacks
system.cpu.dcache.writebacks::total           3998861                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     10482735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10482735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     10482735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10482735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4679756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4679756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4679756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4679756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 417949720836                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 417949720836                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 417949720836                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 417949720836                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89310.152246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89310.152246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89310.152246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89310.152246                       # average overall mshr miss latency
system.cpu.dcache.replacements                9371797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    447780601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       832126570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15153901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19093741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1368840613800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1368840613800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    462934502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851220311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90329.256724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71690.540570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10476021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10476021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4677880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4677880                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 417786713868                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 417786713868                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89311.122532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89311.122532                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    298452291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      588495413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    731309554                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    731309554                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    298460881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    589256270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85134.988824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   961.165573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    163006968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163006968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86890.707889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86890.707889                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26719286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     49404429                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          268                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          367                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     24012945                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24012945                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26719554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     49404796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 89600.541045                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65430.367847                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5799219                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5799219                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 63727.681319                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63727.681319                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26719301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     49404542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26719301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     49404542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1528803007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9372053                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.123598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.444531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.554781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49266521461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49266521461                       # Number of data accesses

---------- End Simulation Statistics   ----------
