do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:09 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:23:09 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:09 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree
# 	pipelined_adder_tree_testbench
# End time: 21:23:10 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:23:10 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# ** Error: Cannot open macro file: pipelined_adder_tree_wave.do
# Error in macro ./runlab.do line 18
# Cannot open macro file: pipelined_adder_tree_wave.do
#     while executing
# "do pipelined_adder_tree_wave.do"
add wave -position insertpoint  \
sim:/pipelined_adder_tree_testbench/period \
sim:/pipelined_adder_tree_testbench/out \
sim:/pipelined_adder_tree_testbench/inputs \
sim:/pipelined_adder_tree_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:07 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:24:07 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:07 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree
# 	pipelined_adder_tree_testbench
# End time: 21:24:08 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:24:10 on Jul 30,2020, Elapsed time: 0:01:00
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:24:10 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(62)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 62
# Error opening G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/verilog_src/std/std.sv
# Path name 'G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/verilog_src/std/std.sv' doesn't exist.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:34 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:28:34 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:34 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:28:35 on Jul 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:28:37 on Jul 30,2020, Elapsed time: 0:04:27
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:28:37 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(64)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 64
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:07 on Jul 30,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 21:31:07 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:07 on Jul 30,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 21:31:07 on Jul 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:09 on Jul 30,2020, Elapsed time: 0:02:32
# Errors: 0, Warnings: 21
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 21:31:09 on Jul 30,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/second_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[0]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[2]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[4]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[6]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[8]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[10]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[12]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/third_results[14]/adder/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# ** Warning: (vsim-3015) adder.sv(13): [PCDPC] - Port size (1) does not match connection size (32) for port 'i_carry'. The port definition is at: adder.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/adder_final/generate_N_bit_Adder[0]/genblk1/f File: adder.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(66)
#    Time: 700 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 66
# End time: 21:31:54 on Jul 30,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 21
