=====================
Finite State Machines
=====================

Verilog Template
----------------

Resources
---------

Link to state machine cat for generating state diagrams
