<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml adc01.twx adc01.ncd -o adc01.twr adc01.pcf

</twCmdLine><twDesign>adc01.ncd</twDesign><twDesignPath>adc01.ncd</twDesignPath><twPCF>adc01.pcf</twPCF><twPcfPath>adc01.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="fg320"><twDevName>xc3s1000</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="3">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="4">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="5">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="6">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="7">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="8">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="9">WARNING:Timing:3391 - Timing constraint COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="10">WARNING:Timing:3391 - Timing constraint COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="11">WARNING:Timing:3391 - Timing constraint COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twInfo anchorID="12">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="13">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="14">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="15">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="16">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdcmpc" slack="14.013" period="20.000" constraintValue="20.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="i_clkgen/CLKIN_BUF"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tdcmpco" slack="14.013" period="20.000" constraintValue="20.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_BUS/CLK0" logResource="i_clkgen/DCM_BUS/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="i_clkgen/CLK0"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.780" period="20.000" constraintValue="10.000" deviceLimit="2.610" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="i_clkgen/CLKIN_BUF"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>39198</twItemCnt><twErrCntSetup>8</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>571</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinPer>10.522</twMinPer></twConstHead><twPathRptBanner iPaths="102" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_6 (SLICE_X2Y15.SR), 102 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.522</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twTotPathDel>5.922</twTotPathDel><twClkSkew dest = "0.799" src = "5.399">4.600</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_EN_SEQ</twSrcClk><twPathDel><twSite>SLICE_X7Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/START_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_6</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.917</twRouteDel><twTotDel>5.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.555</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twTotPathDel>8.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_6</twBEL></twPathDel><twLogDel>3.913</twLogDel><twRouteDel>4.532</twRouteDel><twTotDel>8.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.640</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twTotPathDel>8.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_6</twBEL></twPathDel><twLogDel>3.963</twLogDel><twRouteDel>4.397</twRouteDel><twTotDel>8.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="102" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_7 (SLICE_X2Y15.SR), 102 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.522</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twTotPathDel>5.922</twTotPathDel><twClkSkew dest = "0.799" src = "5.399">4.600</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_EN_SEQ</twSrcClk><twPathDel><twSite>SLICE_X7Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/START_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_7</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.917</twRouteDel><twTotDel>5.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.555</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twTotPathDel>8.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_7</twBEL></twPathDel><twLogDel>3.913</twLogDel><twRouteDel>4.532</twRouteDel><twTotDel>8.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.640</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twTotPathDel>8.360</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_7</twBEL></twPathDel><twLogDel>3.963</twLogDel><twRouteDel>4.397</twRouteDel><twTotDel>8.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="102" iCriticalPaths="1" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/dev_cnt_4 (SLICE_X2Y14.SR), 102 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.385</twSlack><twSrc BELType="FF">EN_SEQ_SYNC</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twTotPathDel>5.785</twTotPathDel><twClkSkew dest = "0.799" src = "5.399">4.600</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EN_SEQ_SYNC</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_EN_SEQ</twSrcClk><twPathDel><twSite>SLICE_X7Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>EN_SEQ_SYNC</twComp><twBEL>EN_SEQ_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>EN_SEQ_SYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/START_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/START_SYNC1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp><twBEL>i_seq_gen/i_seq_gen_core/RST_SYNC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/RST_SYNC1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twLogDel>3.005</twLogDel><twRouteDel>2.780</twRouteDel><twTotDel>5.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.692</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twTotPathDel>8.308</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_5</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018177</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018228/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twLogDel>3.913</twLogDel><twRouteDel>4.395</twRouteDel><twTotDel>8.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.777</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twTotPathDel>8.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/dev_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X2Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y12.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y12.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018137</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001821</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y14.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001831</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y14.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq00018242</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REPEAT_NESTED_COUNT_or0000</twComp><twBEL>i_seq_gen/i_seq_gen_core/REP_START108</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.G2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_START</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/REP_NESTED_START</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/dev_cnt&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/dev_cnt_4</twBEL></twPathDel><twLogDel>3.963</twLogDel><twRouteDel>4.260</twRouteDel><twTotDel>8.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X16Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X16Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/rst_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X52Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X52Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2 (SLICE_X45Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twSrcClk><twPathDel><twSite>SLICE_X45Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/ext_start_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">LCK1_BUF</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_LCK = PERIOD TIMEGRP &quot;TNM_LCK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINLOWPULSE" name="Tbpwl" slack="7.624" period="10.000" constraintValue="5.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="LCK1_BUF"/><twPinLimit anchorID="49" type="MINHIGHPULSE" name="Tbpwh" slack="7.624" period="10.000" constraintValue="5.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="LCK1_BUF"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tbp" slack="7.624" period="10.000" constraintValue="10.000" deviceLimit="2.376" freqLimit="420.875" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKB" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="LCK1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;</twConstName><twItemCnt>53680</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1168</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.159</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0 (H17.O1), 4 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.991</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/read_state_1</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>6.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/read_state_1</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X41Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/read_state_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y49.F4</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>6.009</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.183</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>4.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X64Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/empty</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>3.061</twRouteDel><twTotDel>4.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.657</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/read_state_0</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/read_state_0</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X65Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/read_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>i_out_fifo/i_sram_fifo/read_state&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp><twBEL>i_out_fifo/i_sram_fifo/write_sram_inv1</twBEL></twPathDel><twPathDel><twSite>H17.O1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>i_out_fifo/i_sram_fifo/write_sram_inv</twComp></twPathDel><twPathDel><twSite>H17.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>SRAM_WE_B</twComp><twBEL>i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0</twBEL></twPathDel><twLogDel>1.756</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">BUS_CLK</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="290" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAMB16_X1Y8.ADDRB9), 290 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.841</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>14.013</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;6&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.546</twLogDel><twRouteDel>8.467</twRouteDel><twTotDel>14.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.946</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>13.908</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y44.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;1&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.445</twLogDel><twRouteDel>8.463</twRouteDel><twTotDel>13.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.969</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>13.885</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;6&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;10&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;10&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;12&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;12&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;14&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;14&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;16&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;16&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;18&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;18&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;9&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.452</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp_add0000&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.906</twLogDel><twRouteDel>7.979</twRouteDel><twTotDel>13.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="293" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B (RAMB16_X1Y8.ADDRB11), 293 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.844</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>14.010</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;6&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.840</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.596</twLogDel><twRouteDel>8.414</twRouteDel><twTotDel>14.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.949</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>13.905</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y44.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;1&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.840</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.495</twLogDel><twRouteDel>8.410</twRouteDel><twTotDel>13.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.972</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType="RAM">i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twTotPathDel>13.882</twTotPathDel><twClkSkew dest = "0.590" src = "0.736">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/wr_pointer_0</twSrc><twDest BELType='RAM'>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X60Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.F2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>i_out_fifo/i_sram_fifo/wr_pointer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;0&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;2&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;4&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;6&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;6&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;8&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;8&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;10&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;10&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;12&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;12&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;14&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;14&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;16&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;16&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y49.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;18&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_cy&lt;18&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Madd_next_wr_pointer_add0000_xor&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>i_out_fifo/i_sram_fifo/next_wr_pointer_add0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y48.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_lut&lt;9&gt;</twBEL><twBEL>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>i_out_fifo/i_sram_fifo/Mcompar_full_cmp_eq0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/wr_pointer_and0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>N33</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/empty_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y64.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.840</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_tmp&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B</twBEL></twPathDel><twLogDel>5.956</twLogDel><twRouteDel>7.926</twRouteDel><twTotDel>13.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2 (SLICE_X53Y15.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X53Y15.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/done_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2 (SLICE_X28Y17.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y17.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_seq_gen/i_seq_gen_core/start_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2 (SLICE_X20Y46.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.447</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/rst_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">BUS_CLK</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tbpwl" slack="17.624" period="20.000" constraintValue="10.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tbpwh" slack="17.624" period="20.000" constraintValue="10.000" deviceLimit="1.188" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tbp" slack="17.624" period="20.000" constraintValue="20.000" deviceLimit="2.376" freqLimit="420.875" physResource="i_seq_gen/i_seq_gen_core/Mram_.mem1/CLKA" logResource="i_seq_gen/i_seq_gen_core/Mram_.mem1.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="BUS_CLK"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>38</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.710</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_17_0 (SLICE_X17Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.710</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_17_0</twDest><twClkDel>1.351</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_17_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_17_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">3.742</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_17_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_17_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.742</twRouteDel><twTotDel>4.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_17_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.047</twRouteDel><twTotDel>1.351</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_11_0 (SLICE_X13Y13.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.011</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_11_0</twDest><twClkDel>1.389</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_11_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_11_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y13.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">3.479</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_11_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_11_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>4.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_11_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.085</twRouteDel><twTotDel>1.389</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_3_0 (SLICE_X3Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.076</twSlack><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_3_0</twDest><twClkDel>1.441</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_3_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;0&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">3.466</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_3_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_3_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.466</twRouteDel><twTotDel>4.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_3_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.137</twRouteDel><twTotDel>1.441</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_0 (SLICE_X45Y6.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstOffIn anchorID="88" twDataPathType="twDataPathMinDelay"><twOff>-0.227</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">1.122</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_1</twComp><twBEL>i_gpio/DIRECTION_DATA_0_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>1.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>1.671</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_0 (SLICE_X40Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstOffIn anchorID="90" twDataPathType="twDataPathMinDelay"><twOff>0.289</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">1.866</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>2.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>1.899</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_0 (SLICE_X15Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstOffIn anchorID="92" twDataPathType="twDataPathMinDelay"><twOff>0.522</twOff><twSrc BELType="PAD">BUS_DATA&lt;0&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_6_0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;0&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA&lt;0&gt;</twBEL><twBEL>BUS_DATA_0_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">2.118</twDelInfo><twComp>N116</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_6_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_6_0</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>1.918</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="93" twConstType="OFFSETOUTDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.172</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;0&gt; (T12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffOut anchorID="95" twDataPathType="twDataPathMaxDelay"><twSlack>1.172</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.914</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem1</twClkDest><twDataDel>11.914</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem1</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>1.914</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>N292</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.398</twRouteDel><twTotDel>11.914</twTotDel><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="96"><twConstOffOut anchorID="97" twDataPathType="twDataPathMaxDelay"><twSlack>1.188</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.140</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>N292</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.639</twRouteDel><twTotDel>12.140</twTotDel><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="98"><twConstOffOut anchorID="99" twDataPathType="twDataPathMaxDelay"><twSlack>1.245</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.083</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>N292</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.582</twRouteDel><twTotDel>12.083</twTotDel><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;0&gt; (T12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffOut anchorID="101" twDataPathType="twDataPathMinDelay"><twSlack>9.978</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.382</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twClkDest><twDataDel>8.596</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>1.382</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X22Y36.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N292</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>N292</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>8.596</twTotDel><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="102"><twConstOffOut anchorID="103" twDataPathType="twDataPathMinDelay"><twSlack>9.546</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.509</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twClkDest><twDataDel>8.037</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>1.509</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X47Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N236</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>2.231</twRouteDel><twTotDel>8.037</twTotDel><twPctLog>72.2</twPctLog><twPctRoute>27.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="104"><twConstOffOut anchorID="105" twDataPathType="twDataPathMinDelay"><twSlack>8.612</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_0</twSrc><twDest BELType="PAD">BUS_DATA&lt;0&gt;</twDest><twClkDel>1.361</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;0&gt;</twClkDest><twDataDel>7.251</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;0&gt;</twDataSrc><twDataDest>BUS_DATA&lt;0&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>1.361</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_0</twSrc><twDest BELType='PAD'>BUS_DATA&lt;0&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X45Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;0&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N236</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;0&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>BUS_DATA&lt;0&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;0&gt;</twComp><twBEL>BUS_DATA_0_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;0&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.445</twRouteDel><twTotDel>7.251</twTotDel><twPctLog>80.1</twPctLog><twPctRoute>19.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="106" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.840</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_8_1 (SLICE_X6Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.840</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twClkDel>1.376</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_8_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.688</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y6.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_8_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_8_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.688</twRouteDel><twTotDel>5.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_8_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>1.376</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_16_1 (SLICE_X8Y3.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.882</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_16_1</twDest><twClkDel>1.421</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_16_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_16_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.691</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_16_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_16_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.691</twRouteDel><twTotDel>5.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.117</twRouteDel><twTotDel>1.421</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_9_1 (SLICE_X8Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.149</twSlack><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_9_1</twDest><twClkDel>1.396</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_9_1</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;1&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.399</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_9_1</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_9_1</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.399</twRouteDel><twTotDel>5.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_9_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>1.396</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_1 (SLICE_X45Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstOffIn anchorID="114" twDataPathType="twDataPathMinDelay"><twOff>-0.103</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.287</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_1</twComp><twBEL>i_gpio/DIRECTION_DATA_0_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.287</twRouteDel><twTotDel>1.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>1.671</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_1 (SLICE_X46Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twUnconstOffIn anchorID="116" twDataPathType="twDataPathMinDelay"><twOff>0.187</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.752</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>2.033</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>1.846</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_1 (SLICE_X40Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twUnconstOffIn anchorID="118" twDataPathType="twDataPathMinDelay"><twOff>0.502</twOff><twSrc BELType="PAD">BUS_DATA&lt;1&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;1&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R12.PAD</twSrcSite><twPathDel><twSite>R12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA&lt;1&gt;</twBEL><twBEL>BUS_DATA_1_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">2.120</twDelInfo><twComp>N115</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_1</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_1</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>2.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>1.899</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="119" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.759</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;1&gt; (R12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffOut anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>0.759</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.914</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem1</twClkDest><twDataDel>12.327</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem1</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.706</twRouteDel><twTotDel>1.914</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem1.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.637</twDelInfo><twComp>N290</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.811</twRouteDel><twTotDel>12.327</twTotDel><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="122"><twConstOffOut anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>1.042</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.286</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.637</twDelInfo><twComp>N290</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.785</twRouteDel><twTotDel>12.286</twTotDel><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="124"><twConstOffOut anchorID="125" twDataPathType="twDataPathMaxDelay"><twSlack>1.099</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.229</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.637</twDelInfo><twComp>N290</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>12.229</twTotDel><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;1&gt; (R12.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffOut anchorID="127" twDataPathType="twDataPathMinDelay"><twSlack>9.920</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.431</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;1&gt;</twClkDest><twDataDel>8.489</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.127</twRouteDel><twTotDel>1.431</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;1&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N290</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>N290</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>2.683</twRouteDel><twTotDel>8.489</twTotDel><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="128"><twConstOffOut anchorID="129" twDataPathType="twDataPathMinDelay"><twSlack>9.056</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.525</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twClkDest><twDataDel>7.531</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.221</twRouteDel><twTotDel>1.525</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.725</twRouteDel><twTotDel>7.531</twTotDel><twPctLog>77.1</twPctLog><twPctRoute>22.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="130"><twConstOffOut anchorID="131" twDataPathType="twDataPathMinDelay"><twSlack>8.552</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_1</twSrc><twDest BELType="PAD">BUS_DATA&lt;1&gt;</twDest><twClkDel>1.361</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;1&gt;</twClkDest><twDataDel>7.191</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;1&gt;</twDataSrc><twDataDest>BUS_DATA&lt;1&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>1.361</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_1</twSrc><twDest BELType='PAD'>BUS_DATA&lt;1&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X44Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;1&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;1&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;1&gt;</twComp><twBEL>BUS_DATA_1_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;1&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.385</twRouteDel><twTotDel>7.191</twTotDel><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="132" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.638</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_2_2 (SLICE_X7Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.638</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_2_2</twDest><twClkDel>1.376</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_2_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.839</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_2_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_2_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.839</twRouteDel><twTotDel>4.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_2_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>1.376</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_0_2 (SLICE_X7Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.930</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_0_2</twDest><twClkDel>1.376</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_0_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.547</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_0_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_0_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.547</twRouteDel><twTotDel>4.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_0_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>1.376</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_2 (SLICE_X9Y13.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.985</twSlack><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_6_2</twDest><twClkDel>1.410</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_6_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;2&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y13.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.526</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_6_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_6_2</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.526</twRouteDel><twTotDel>4.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>1.410</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_2 (SLICE_X44Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstOffIn anchorID="140" twDataPathType="twDataPathMinDelay"><twOff>-0.498</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.079</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>1.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>1.899</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_2 (SLICE_X44Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twUnconstOffIn anchorID="142" twDataPathType="twDataPathMinDelay"><twOff>-0.479</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.075</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.075</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.668</twRouteDel><twTotDel>1.876</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_2 (SLICE_X42Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twUnconstOffIn anchorID="144" twDataPathType="twDataPathMinDelay"><twOff>-0.353</twOff><twSrc BELType="PAD">BUS_DATA&lt;2&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;2&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>N11.PAD</twSrcSite><twPathDel><twSite>N11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA&lt;2&gt;</twBEL><twBEL>BUS_DATA_2_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.997</twDelInfo><twComp>N114</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_2</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.997</twRouteDel><twTotDel>1.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="145" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>5.674</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;2&gt; (N11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffOut anchorID="147" twDataPathType="twDataPathMaxDelay"><twSlack>0.674</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.800</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twDataDel>12.526</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem2</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>1.800</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>N288</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>8.466</twLogDel><twRouteDel>4.060</twRouteDel><twTotDel>12.526</twTotDel><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="148"><twConstOffOut anchorID="149" twDataPathType="twDataPathMaxDelay"><twSlack>1.074</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.254</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>N288</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>12.254</twTotDel><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="150"><twConstOffOut anchorID="151" twDataPathType="twDataPathMaxDelay"><twSlack>1.131</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>12.197</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>N288</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>3.746</twRouteDel><twTotDel>12.197</twTotDel><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;2&gt; (N11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstOffOut anchorID="153" twDataPathType="twDataPathMinDelay"><twSlack>9.741</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.341</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;2&gt;</twClkDest><twDataDel>8.400</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;2&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.037</twRouteDel><twTotDel>1.341</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;2&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N288</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>N288</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>6.189</twLogDel><twRouteDel>2.211</twRouteDel><twTotDel>8.400</twTotDel><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="154"><twConstOffOut anchorID="155" twDataPathType="twDataPathMinDelay"><twSlack>9.138</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.566</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twClkDest><twDataDel>7.572</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>1.566</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X45Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N232</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>7.572</twTotDel><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="156"><twConstOffOut anchorID="157" twDataPathType="twDataPathMinDelay"><twSlack>8.311</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_2</twSrc><twDest BELType="PAD">BUS_DATA&lt;2&gt;</twDest><twClkDel>1.361</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>6.950</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;2&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>1.361</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_2</twSrc><twDest BELType='PAD'>BUS_DATA&lt;2&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X43Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N232</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;2&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>N11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>BUS_DATA&lt;2&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>N11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;2&gt;</twComp><twBEL>BUS_DATA_2_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;2&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>6.950</twTotDel><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="158" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.490</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/Mram_.mem2.A (RAMB16_X0Y3.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>0.490</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twClkDel>1.470</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.DIA1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.887</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tbdck</twDelType><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twLogDel>1.093</twLogDel><twRouteDel>4.887</twRouteDel><twTotDel>5.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>1.470</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_4_3 (SLICE_X9Y17.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.505</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_4_3</twDest><twClkDel>1.541</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_4_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_4_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y17.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">4.188</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_4_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_4_3</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>5.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_4_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.237</twRouteDel><twTotDel>1.541</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_1_3 (SLICE_X9Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.633</twSlack><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_1_3</twDest><twClkDel>1.369</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_1_3</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;3&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.888</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_1_3</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_1_3</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.888</twRouteDel><twTotDel>4.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.065</twRouteDel><twTotDel>1.369</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_3 (SLICE_X42Y8.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twUnconstOffIn anchorID="166" twDataPathType="twDataPathMinDelay"><twOff>-0.494</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.897</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_3</twComp><twBEL>i_gpio/DIRECTION_DATA_0_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_3 (SLICE_X44Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twUnconstOffIn anchorID="168" twDataPathType="twDataPathMinDelay"><twOff>-0.303</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.292</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.292</twRouteDel><twTotDel>1.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.668</twRouteDel><twTotDel>1.876</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_1_3 (SLICE_X44Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twUnconstOffIn anchorID="170" twDataPathType="twDataPathMinDelay"><twOff>0.116</twOff><twSrc BELType="PAD">BUS_DATA&lt;3&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;3&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA&lt;3&gt;</twBEL><twBEL>BUS_DATA_3_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.734</twDelInfo><twComp>N113</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_1_3</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_1_3</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>2.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>1.899</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="171" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.022</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;3&gt; (P11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffOut anchorID="173" twDataPathType="twDataPathMaxDelay"><twSlack>1.022</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.800</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem2</twClkDest><twDataDel>12.178</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem2</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>1.800</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y3.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y3.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem2</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.213</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>N286</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>3.662</twRouteDel><twTotDel>12.178</twTotDel><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="174"><twConstOffOut anchorID="175" twDataPathType="twDataPathMaxDelay"><twSlack>1.879</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.449</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>N286</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>2.948</twRouteDel><twTotDel>11.449</twTotDel><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="176"><twConstOffOut anchorID="177" twDataPathType="twDataPathMaxDelay"><twSlack>1.936</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.392</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>N286</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>8.501</twLogDel><twRouteDel>2.891</twRouteDel><twTotDel>11.392</twTotDel><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;3&gt; (P11.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstOffOut anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>8.977</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.383</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>7.594</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>1.383</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y6.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N286</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>N286</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.788</twRouteDel><twTotDel>7.594</twTotDel><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="180"><twConstOffOut anchorID="181" twDataPathType="twDataPathMinDelay"><twSlack>8.571</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.566</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>7.005</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.262</twRouteDel><twTotDel>1.566</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X44Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N230</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.199</twRouteDel><twTotDel>7.005</twTotDel><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="182"><twConstOffOut anchorID="183" twDataPathType="twDataPathMinDelay"><twSlack>8.184</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_3</twSrc><twDest BELType="PAD">BUS_DATA&lt;3&gt;</twDest><twClkDel>1.361</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;3&gt;</twClkDest><twDataDel>6.823</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;3&gt;</twDataSrc><twDataDest>BUS_DATA&lt;3&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>1.361</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_3</twSrc><twDest BELType='PAD'>BUS_DATA&lt;3&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X43Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N230</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;3&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>P11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>BUS_DATA&lt;3&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;3&gt;</twComp><twBEL>BUS_DATA_3_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;3&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.017</twRouteDel><twTotDel>6.823</twTotDel><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="184" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>17.111</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_23_4 (SLICE_X15Y23.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.111</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_23_4</twDest><twClkDel>1.517</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_23_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_23_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.507</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_23_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_23_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.507</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_23_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.213</twRouteDel><twTotDel>1.517</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_19_4 (SLICE_X15Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.111</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_19_4</twDest><twClkDel>1.517</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_19_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_19_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.507</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_19_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_19_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.507</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_19_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.213</twRouteDel><twTotDel>1.517</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_4 (SLICE_X10Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.128</twSlack><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_13_4</twDest><twClkDel>1.536</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_13_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;4&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.509</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_13_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_13_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.509</twRouteDel><twTotDel>4.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.232</twRouteDel><twTotDel>1.536</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_4 (SLICE_X32Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twUnconstOffIn anchorID="192" twDataPathType="twDataPathMinDelay"><twOff>-0.598</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_5</twComp><twBEL>i_gpio/DIRECTION_DATA_0_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_4 (SLICE_X32Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twUnconstOffIn anchorID="194" twDataPathType="twDataPathMinDelay"><twOff>-0.598</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.772</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.772</twRouteDel><twTotDel>1.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/status_regs_2_4 (SLICE_X42Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twUnconstOffIn anchorID="196" twDataPathType="twDataPathMinDelay"><twOff>-0.124</twOff><twSrc BELType="PAD">BUS_DATA&lt;4&gt;</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;4&gt;</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>U9.PAD</twSrcSite><twPathDel><twSite>U9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA&lt;4&gt;</twBEL><twBEL>BUS_DATA_4_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.419</twDelInfo><twComp>N112</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_out_fifo/i_sram_fifo/status_regs_2_5</twComp><twBEL>i_out_fifo/i_sram_fifo/status_regs_2_4</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.419</twRouteDel><twTotDel>1.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/status_regs_2_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>1.865</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="197" twConstType="OFFSETOUTDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.718</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;4&gt; (U9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffOut anchorID="199" twDataPathType="twDataPathMaxDelay"><twSlack>1.718</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.756</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem3</twClkDest><twDataDel>11.526</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem3</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>1.756</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem3</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>8.466</twLogDel><twRouteDel>3.060</twRouteDel><twTotDel>11.526</twTotDel><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="200"><twConstOffOut anchorID="201" twDataPathType="twDataPathMaxDelay"><twSlack>2.173</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twClkDest><twDataDel>11.155</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>7.904</twLogDel><twRouteDel>3.251</twRouteDel><twTotDel>11.155</twTotDel><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="202"><twConstOffOut anchorID="203" twDataPathType="twDataPathMaxDelay"><twSlack>2.273</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.699</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twClkDest><twDataDel>11.028</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>1.699</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X25Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>8.025</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>11.028</twTotDel><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;4&gt; (U9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="204"><twConstOffOut anchorID="205" twDataPathType="twDataPathMinDelay"><twSlack>9.172</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.392</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>7.780</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>1.392</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y14.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>2.014</twRouteDel><twTotDel>7.780</twTotDel><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="206"><twConstOffOut anchorID="207" twDataPathType="twDataPathMinDelay"><twSlack>9.133</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.379</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>7.754</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.075</twRouteDel><twTotDel>1.379</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N228</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>2.028</twRouteDel><twTotDel>7.754</twTotDel><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="208"><twConstOffOut anchorID="209" twDataPathType="twDataPathMinDelay"><twSlack>8.923</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twSrc><twDest BELType="PAD">BUS_DATA&lt;4&gt;</twDest><twClkDel>1.347</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twClkDest><twDataDel>7.576</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twDataSrc><twDataDest>BUS_DATA&lt;4&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>1.347</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twSrc><twDest BELType='PAD'>BUS_DATA&lt;4&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X29Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N284</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N284</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;4&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>U9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>BUS_DATA&lt;4&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>U9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;4&gt;</twComp><twBEL>BUS_DATA_4_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;4&gt;</twBEL></twPathDel><twLogDel>6.189</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>7.576</twTotDel><twPctLog>81.7</twPctLog><twPctRoute>18.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="210" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.606</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_6_5 (SLICE_X13Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.606</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_6_5</twDest><twClkDel>1.420</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_6_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.966</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_6_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_6_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.966</twRouteDel><twTotDel>4.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_6_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>1.420</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_10_5 (SLICE_X13Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.606</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_10_5</twDest><twClkDel>1.420</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_10_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_10_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.966</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_10_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_10_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.966</twRouteDel><twTotDel>4.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_10_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>1.420</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_1_5 (SLICE_X17Y26.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.877</twSlack><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_1_5</twDest><twClkDel>1.407</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_1_5</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;5&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.682</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_1_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_1_5</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.682</twRouteDel><twTotDel>4.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_1_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>1.407</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_5 (SLICE_X32Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twUnconstOffIn anchorID="218" twDataPathType="twDataPathMinDelay"><twOff>-0.645</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_5</twComp><twBEL>i_gpio/DIRECTION_DATA_0_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_5 (SLICE_X32Y5.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twUnconstOffIn anchorID="220" twDataPathType="twDataPathMinDelay"><twOff>-0.645</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.766</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_11_5 (SLICE_X13Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twUnconstOffIn anchorID="222" twDataPathType="twDataPathMinDelay"><twOff>0.088</twOff><twSrc BELType="PAD">BUS_DATA&lt;5&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_11_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;5&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_11_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA&lt;5&gt;</twBEL><twBEL>BUS_DATA_5_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.695</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_11_5</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_11_5</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.695</twRouteDel><twTotDel>1.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_11_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.680</twRouteDel><twTotDel>1.888</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="223" twConstType="OFFSETOUTDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>7.086</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;5&gt; (V9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstOffOut anchorID="225" twDataPathType="twDataPathMaxDelay"><twSlack>2.086</twSlack><twSrc BELType="RAM">i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.756</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/Mram_.mem3</twClkDest><twDataDel>11.158</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/Mram_.mem3</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y1.CLKA</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>1.756</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='RAM'>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mram_.mem3</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mram_.mem3.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_IN_MEM&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.466</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>11.158</twTotDel><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="226"><twConstOffOut anchorID="227" twDataPathType="twDataPathMaxDelay"><twSlack>2.502</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>10.826</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>2.375</twRouteDel><twTotDel>10.826</twTotDel><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="228"><twConstOffOut anchorID="229" twDataPathType="twDataPathMaxDelay"><twSlack>2.559</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>10.769</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>2.318</twRouteDel><twTotDel>10.769</twTotDel><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;5&gt; (V9.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="230"><twConstOffOut anchorID="231" twDataPathType="twDataPathMinDelay"><twSlack>9.125</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.364</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twClkDest><twDataDel>7.761</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.060</twRouteDel><twTotDel>1.364</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X27Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/BUS_DATA_OUT_REG&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>6.189</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>7.761</twTotDel><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="232"><twConstOffOut anchorID="233" twDataPathType="twDataPathMinDelay"><twSlack>9.035</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.392</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>7.643</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.088</twRouteDel><twTotDel>1.392</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N282</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N282</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>7.643</twTotDel><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="234"><twConstOffOut anchorID="235" twDataPathType="twDataPathMinDelay"><twSlack>8.753</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_5</twSrc><twDest BELType="PAD">BUS_DATA&lt;5&gt;</twDest><twClkDel>1.379</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;5&gt;</twClkDest><twDataDel>7.374</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;5&gt;</twDataSrc><twDataDest>BUS_DATA&lt;5&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.075</twRouteDel><twTotDel>1.379</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_5</twSrc><twDest BELType='PAD'>BUS_DATA&lt;5&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>N226</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;5&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>V9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>BUS_DATA&lt;5&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>V9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;5&gt;</twComp><twBEL>BUS_DATA_5_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;5&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.648</twRouteDel><twTotDel>7.374</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="236" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.909</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_15_6 (SLICE_X12Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.909</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_15_6</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_15_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_15_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.566</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_15_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_15_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.566</twRouteDel><twTotDel>4.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_15_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_23_6 (SLICE_X6Y7.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.929</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_23_6</twDest><twClkDel>1.376</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_23_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_23_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.548</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_23_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_23_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.548</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_23_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>1.376</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_27_6 (SLICE_X8Y9.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.062</twSlack><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_27_6</twDest><twClkDel>1.369</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_27_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;6&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_27_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.408</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_27_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_27_6</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>3.408</twRouteDel><twTotDel>4.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_27_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.065</twRouteDel><twTotDel>1.369</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_6 (SLICE_X31Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twUnconstOffIn anchorID="244" twDataPathType="twDataPathMinDelay"><twOff>-0.691</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.674</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_7</twComp><twBEL>i_gpio/DIRECTION_DATA_0_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>0.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>1.687</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_6 (SLICE_X30Y2.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twUnconstOffIn anchorID="246" twDataPathType="twDataPathMinDelay"><twOff>-0.515</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_7</twComp><twBEL>i_gpio/OUTPUT_DATA_0_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.506</twRouteDel><twTotDel>1.714</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_13_6 (SLICE_X7Y10.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twUnconstOffIn anchorID="248" twDataPathType="twDataPathMinDelay"><twOff>0.247</twOff><twSrc BELType="PAD">BUS_DATA&lt;6&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_13_6</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;6&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA&lt;6&gt;</twBEL><twBEL>BUS_DATA_6_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.641</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.205</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_13_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_13_6</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>1.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_13_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>1.716</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="249" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.770</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;6&gt; (R7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstOffOut anchorID="251" twDataPathType="twDataPathMaxDelay"><twSlack>1.770</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.558</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>N280</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.401</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>11.558</twTotDel><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="252"><twConstOffOut anchorID="253" twDataPathType="twDataPathMaxDelay"><twSlack>1.827</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.501</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>N280</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.401</twLogDel><twRouteDel>3.100</twRouteDel><twTotDel>11.501</twTotDel><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="254"><twConstOffOut anchorID="255" twDataPathType="twDataPathMaxDelay"><twSlack>1.848</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twClkDest><twDataDel>11.480</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X25Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;_rt</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>N280</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>8.297</twLogDel><twRouteDel>3.183</twRouteDel><twTotDel>11.480</twTotDel><twPctLog>72.3</twPctLog><twPctRoute>27.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;6&gt; (R7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstOffOut anchorID="257" twDataPathType="twDataPathMinDelay"><twSlack>8.874</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.397</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;6&gt;</twClkDest><twDataDel>7.477</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;6&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>1.397</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X38Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;6&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N224</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>7.477</twTotDel><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="258"><twConstOffOut anchorID="259" twDataPathType="twDataPathMinDelay"><twSlack>8.771</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.383</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.388</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>1.383</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N280</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>N280</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>1.622</twRouteDel><twTotDel>7.388</twTotDel><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="260"><twConstOffOut anchorID="261" twDataPathType="twDataPathMinDelay"><twSlack>8.074</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_6</twSrc><twDest BELType="PAD">BUS_DATA&lt;6&gt;</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>6.700</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;6&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_6</twSrc><twDest BELType='PAD'>BUS_DATA&lt;6&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N224</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;6&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>R7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>BUS_DATA&lt;6&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>R7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;6&gt;</twComp><twBEL>BUS_DATA_6_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;6&gt;</twBEL></twPathDel><twLogDel>5.806</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>6.700</twTotDel><twPctLog>86.7</twPctLog><twPctRoute>13.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="262" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.923</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_15_7 (SLICE_X12Y10.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.923</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_15_7</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_15_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_15_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.603</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_15_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_15_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_15_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_14_7 (SLICE_X11Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>1.942</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_14_7</twDest><twClkDel>1.383</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_14_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_14_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.593</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_14_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_14_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.593</twRouteDel><twTotDel>4.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_14_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>1.383</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_10_7 (SLICE_X10Y10.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>2.234</twSlack><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_10_7</twDest><twClkDel>1.383</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/status_regs_10_7</twClkDest><twOff>5.000</twOff><twOffSrc>BUS_DATA&lt;7&gt;</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_10_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.672</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">3.301</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y10.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_10_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_10_7</twBEL></twPathDel><twLogDel>0.848</twLogDel><twRouteDel>3.301</twRouteDel><twTotDel>4.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_10_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>1.383</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = IN 15 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_7 (SLICE_X30Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twUnconstOffIn anchorID="270" twDataPathType="twDataPathMinDelay"><twOff>-0.994</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_7</twComp><twBEL>i_gpio/OUTPUT_DATA_0_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.506</twRouteDel><twTotDel>1.714</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_7 (SLICE_X31Y4.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twUnconstOffIn anchorID="272" twDataPathType="twDataPathMinDelay"><twOff>-0.769</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">0.637</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_7</twComp><twBEL>i_gpio/DIRECTION_DATA_0_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>0.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>1.687</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_seq_gen/i_seq_gen_core/status_regs_21_7 (SLICE_X8Y0.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twUnconstOffIn anchorID="274" twDataPathType="twDataPathMinDelay"><twOff>0.131</twOff><twSrc BELType="PAD">BUS_DATA&lt;7&gt;</twSrc><twDest BELType="FF">i_seq_gen/i_seq_gen_core/status_regs_21_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>BUS_DATA&lt;7&gt;</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_21_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>T7.PAD</twSrcSite><twPathDel><twSite>T7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.527</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA&lt;7&gt;</twBEL><twBEL>BUS_DATA_7_IOBUF/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twFalling">1.609</twDelInfo><twComp>N109</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.246</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/status_regs_21_7</twComp><twBEL>i_seq_gen/i_seq_gen_core/status_regs_21_7</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>1.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/status_regs_21_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>1.759</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="275" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.900</twMaxOff></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;7&gt; (T7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstOffOut anchorID="277" twDataPathType="twDataPathMaxDelay"><twSlack>1.900</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.428</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>N278</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>11.428</twTotDel><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="278"><twConstOffOut anchorID="279" twDataPathType="twDataPathMaxDelay"><twSlack>1.957</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twClkDest><twDataDel>11.371</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X24Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y4.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;8&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_lut&lt;1&gt;1</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;2&gt;_0</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>N278</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.451</twLogDel><twRouteDel>2.920</twRouteDel><twTotDel>11.371</twTotDel><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="280"><twConstOffOut anchorID="281" twDataPathType="twDataPathMaxDelay"><twSlack>1.978</twSlack><twSrc BELType="FF">i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.672</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twClkDest><twDataDel>11.350</twDataDel><twDataSrc>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X25Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X25Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp><twBEL>i_seq_gen/i_seq_gen_core/PREV_BUS_ADD&lt;13&gt;_rt</twBEL><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp><twBEL>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>i_seq_gen/i_seq_gen_core/Mcompar_BUS_DATA_OUT_cmp_lt0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst42</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>N278</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.847</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>8.347</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>11.350</twTotDel><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point BUS_DATA&lt;7&gt; (T7.PAD), 27 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstOffOut anchorID="283" twDataPathType="twDataPathMinDelay"><twSlack>8.809</twSlack><twSrc BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.383</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.426</twDataDel><twDataSrc>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>1.383</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X27Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>N278</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N278</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>7.426</twTotDel><twPctLog>77.6</twPctLog><twPctRoute>22.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="284"><twConstOffOut anchorID="285" twDataPathType="twDataPathMinDelay"><twSlack>8.732</twSlack><twSrc BELType="FF">i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.397</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>7.335</twDataDel><twDataSrc>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.093</twRouteDel><twTotDel>1.397</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X39Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>i_out_fifo/i_sram_fifo/BUS_DATA_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N222</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>7.335</twTotDel><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="286"><twConstOffOut anchorID="287" twDataPathType="twDataPathMinDelay"><twSlack>8.057</twSlack><twSrc BELType="FF">i_gpio/IP_DATA_OUT_7</twSrc><twDest BELType="PAD">BUS_DATA&lt;7&gt;</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_gpio/IP_DATA_OUT&lt;7&gt;</twClkDest><twDataDel>6.683</twDataDel><twDataSrc>i_gpio/IP_DATA_OUT&lt;7&gt;</twDataSrc><twDataDest>BUS_DATA&lt;7&gt;</twDataDest><twOff>15.000</twOff><twOffSrc>FCLK_IN</twOffSrc><twOffDest>BUS_DATA&lt;7&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath><twDataPath maxSiteLen="14"><twSrc BELType='FF'>i_gpio/IP_DATA_OUT_7</twSrc><twDest BELType='PAD'>BUS_DATA&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y2.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>N222</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp><twBEL>BUS_DATA&lt;7&gt;_MLTSRCEDGELogicTrst54</twBEL></twPathDel><twPathDel><twSite>T7.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>BUS_DATA&lt;7&gt;_MLTSRCEDGE</twComp></twPathDel><twPathDel><twSite>T7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.459</twDelInfo><twComp>BUS_DATA&lt;7&gt;</twComp><twBEL>BUS_DATA_7_IOBUF/OBUFT</twBEL><twBEL>BUS_DATA&lt;7&gt;</twBEL></twPathDel><twLogDel>5.726</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>6.683</twTotDel><twPctLog>85.7</twPctLog><twPctRoute>14.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="288" twConstType="OFFSETINDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>58</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>15.716</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0 (SLICE_X22Y36.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.716</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twDest><twClkDel>1.382</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y12.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_fast_spi_rx/IP_RD</twComp><twBEL>i_fast_spi_rx/i_bus_to_ip/IP_RD1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">2.541</twDelInfo><twComp>i_fast_spi_rx/IP_RD</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>1.675</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>5.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_fast_spi_rx/i_fast_spi_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>1.382</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17 (SLICE_X50Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.849</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;17&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N268</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.643</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;17&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>5.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16 (SLICE_X50Y29.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.849</twSlack><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16</twDest><twClkDel>1.374</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;17&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>RD_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y17.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>N268</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.643</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.524</twDelInfo><twComp>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF&lt;17&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>5.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>1.374</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;RD_B&quot; OFFSET = IN 10 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/IP_DATA_OUT_1 (SLICE_X44Y7.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twUnconstOffIn anchorID="296" twDataPathType="twDataPathMinDelay"><twOff>0.228</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_gpio/IP_DATA_OUT_1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp><twBEL>i_gpio/IP_DATA_OUT_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y7.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;1&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_1</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>0.949</twRouteDel><twTotDel>1.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>1.671</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/IP_DATA_OUT_3 (SLICE_X43Y8.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twUnconstOffIn anchorID="298" twDataPathType="twDataPathMinDelay"><twOff>0.442</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_gpio/IP_DATA_OUT_3</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp><twBEL>i_gpio/IP_DATA_OUT_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y8.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_3</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>2.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/IP_DATA_OUT_2 (SLICE_X43Y8.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twUnconstOffIn anchorID="300" twDataPathType="twDataPathMinDelay"><twOff>0.442</twOff><twSrc BELType="PAD">RD_B</twSrc><twDest BELType="FF">i_gpio/IP_DATA_OUT_2</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>RD_B</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>RD_B</twComp><twBEL>RD_B</twBEL><twBEL>RD_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>RD_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp><twBEL>i_gpio/IP_DATA_OUT_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>i_gpio/IP_DATA_OUT_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y8.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/IP_DATA_OUT&lt;3&gt;</twComp><twBEL>i_gpio/IP_DATA_OUT_2</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>2.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/IP_DATA_OUT_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>1.672</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="301" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;;</twConstName><twItemCnt>577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>577</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>9.324</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/byte_to_read (SLICE_X51Y32.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>4.324</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/byte_to_read</twDest><twClkDel>1.342</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/byte_to_read</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/byte_to_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.457</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N254</twComp><twBEL>i_out_fifo/i_sram_fifo/RST_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.371</twDelInfo><twComp>i_out_fifo/i_sram_fifo/RST</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/byte_to_read_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/byte_to_read_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.535</twDelInfo><twComp>i_out_fifo/i_sram_fifo/byte_to_read_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.892</twDelInfo><twComp>i_out_fifo/i_sram_fifo/byte_to_read</twComp><twBEL>i_out_fifo/i_sram_fifo/byte_to_read</twBEL></twPathDel><twLogDel>3.051</twLogDel><twRouteDel>8.967</twRouteDel><twTotDel>12.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/byte_to_read</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>1.342</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4 (SLICE_X63Y64.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.325</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4</twDest><twClkDel>1.328</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer&lt;4&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.457</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N254</twComp><twBEL>i_out_fifo/i_sram_fifo/RST_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.F2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>i_out_fifo/i_sram_fifo/RST</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.816</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.892</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4</twBEL></twPathDel><twLogDel>3.051</twLogDel><twRouteDel>7.952</twRouteDel><twTotDel>11.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>1.328</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5 (SLICE_X63Y64.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="306"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>5.325</twSlack><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5</twDest><twClkDel>1.328</twClkDel><twClkSrc>FCLK_IN</twClkSrc><twClkDest>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer&lt;4&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>WR_B</twOffSrc><twOffDest>FCLK_IN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.457</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y20.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>N254</twComp><twBEL>i_out_fifo/i_sram_fifo/RST_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y53.F2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>i_out_fifo/i_sram_fifo/RST</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.816</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.892</twDelInfo><twComp>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer&lt;4&gt;</twComp><twBEL>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5</twBEL></twPathDel><twLogDel>3.051</twLogDel><twRouteDel>7.952</twRouteDel><twTotDel>11.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_out_fifo/i_sram_fifo/i_buf_fifo/rd_pointer_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.795</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y64.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.696</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>1.328</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;WR_B&quot; OFFSET = IN 5 ns AFTER COMP &quot;FCLK_IN&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_5 (SLICE_X32Y5.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twUnconstOffIn anchorID="309" twDataPathType="twDataPathMinDelay"><twOff>1.074</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_5</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>i_gpio/i_bus_to_ip/BUS_DATA_IP_DATA_OUT_not0000_inv</twComp><twBEL>i_gpio/OUTPUT_DATA_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.749</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_5</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>1.816</twRouteDel><twTotDel>2.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/OUTPUT_DATA_0_4 (SLICE_X32Y5.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twUnconstOffIn anchorID="311" twDataPathType="twDataPathMinDelay"><twOff>1.074</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/OUTPUT_DATA_0_4</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>i_gpio/i_bus_to_ip/BUS_DATA_IP_DATA_OUT_not0000_inv</twComp><twBEL>i_gpio/OUTPUT_DATA_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.749</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y5.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/OUTPUT_DATA_0_5</twComp><twBEL>i_gpio/OUTPUT_DATA_0_4</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>1.816</twRouteDel><twTotDel>2.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/OUTPUT_DATA_0_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>1.692</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_gpio/DIRECTION_DATA_0_7 (SLICE_X31Y4.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="312"><twUnconstOffIn anchorID="313" twDataPathType="twDataPathMinDelay"><twOff>1.234</twOff><twSrc BELType="PAD">WR_B</twSrc><twDest BELType="FF">i_gpio/DIRECTION_DATA_0_7</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>WR_B</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>V12.PAD</twSrcSite><twPathDel><twSite>V12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>WR_B</twComp><twBEL>WR_B</twBEL><twBEL>WR_B_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.F1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>WR_B_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_not0001</twComp><twBEL>i_gpio/DIRECTION_DATA_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.740</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y4.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>i_gpio/DIRECTION_DATA_0_7</twComp><twBEL>i_gpio/DIRECTION_DATA_0_7</twBEL></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>FCLK_IN</twSrc><twDest BELType='FF'>i_gpio/DIRECTION_DATA_0_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>N10.PAD</twSrcSite><twPathDel><twSite>N10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>FCLK_IN</twComp><twBEL>FCLK_IN</twBEL><twBEL>FCLK_IN_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>FCLK_IN_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX1.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLKIN_BUFG_INST</twComp><twBEL>i_clkgen/CLKIN_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLKIN_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>i_clkgen/CLKIN_BUF</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.178</twDelInfo><twComp>i_clkgen/DCM_BUS</twComp><twBEL>i_clkgen/DCM_BUS</twBEL></twPathDel><twPathDel><twSite>BUFGMUX0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>i_clkgen/CLK0</twComp></twPathDel><twPathDel><twSite>BUFGMUX0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>i_clkgen/CLK0_BUFG_INST</twComp><twBEL>i_clkgen/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>i_clkgen/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>310</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>BUS_CLK</twComp></twPathDel><twLogDel>-0.792</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>1.687</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="314"><twConstRollup name="TS_FCLK_IN" fullName="TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.987" actualRollup="14.159" errors="0" errorRollup="0" items="0" itemsRollup="53680"/><twConstRollup name="TS_i_clkgen_CLK0" fullName="TS_i_clkgen_CLK0 = PERIOD TIMEGRP &quot;i_clkgen_CLK0&quot; TS_FCLK_IN HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="14.159" actualRollup="N/A" errors="0" errorRollup="0" items="53680" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="315">1</twUnmetConstCnt><twDataSheet anchorID="316" twNameLen="15"><twSUH2ClkList anchorID="317" twDestWidth="11" twPhaseWidth="7"><twDest>FCLK_IN</twDest><twSUH2Clk ><twSrc>BUS_DATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.290</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.227</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.160</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.362</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.510</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.494</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.598</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.394</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.645</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.091</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.691</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>BUS_DATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.077</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>RD_B</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.284</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.228</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>WR_B</twSrc><twSUHTime twInternalClk ="BUS_CLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.676</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.074</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="318" twDestWidth="11" twPhaseWidth="7"><twSrc>FCLK_IN</twSrc><twClk2Out  twOutPad = "BUS_DATA&lt;0&gt;" twMinTime = "8.612" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;1&gt;" twMinTime = "8.552" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.241" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;2&gt;" twMinTime = "8.311" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.326" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;3&gt;" twMinTime = "8.184" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.978" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;4&gt;" twMinTime = "8.923" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.282" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;5&gt;" twMinTime = "8.753" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "12.914" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;6&gt;" twMinTime = "8.074" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.230" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "BUS_DATA&lt;7&gt;" twMinTime = "8.057" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.100" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="BUS_CLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="319" twDestWidth="7"><twDest>FCLK_IN</twDest><twClk2SU><twSrc>FCLK_IN</twSrc><twRiseRise>14.159</twRiseRise><twRiseFall>6.009</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="320" twDestWidth="4"><twDest>LCK1</twDest><twClk2SU><twSrc>LCK1</twSrc><twRiseRise>10.522</twRiseRise><twFallFall>6.131</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="321" twDestWidth="11" twMinSlack="1.172" twMaxSlack="1.172" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;0&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;0&gt;" twSlack = "13.828" twMaxDelayCrnr="f" twMinDelay = "8.612" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="322" twDestWidth="11" twMinSlack="0.759" twMaxSlack="0.759" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;1&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;1&gt;" twSlack = "14.241" twMaxDelayCrnr="f" twMinDelay = "8.552" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="323" twDestWidth="11" twMinSlack="0.674" twMaxSlack="0.674" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;2&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;2&gt;" twSlack = "14.326" twMaxDelayCrnr="f" twMinDelay = "8.311" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="324" twDestWidth="11" twMinSlack="1.022" twMaxSlack="1.022" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;3&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;3&gt;" twSlack = "13.978" twMaxDelayCrnr="f" twMinDelay = "8.184" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="325" twDestWidth="11" twMinSlack="1.718" twMaxSlack="1.718" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;4&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;4&gt;" twSlack = "13.282" twMaxDelayCrnr="f" twMinDelay = "8.923" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="326" twDestWidth="11" twMinSlack="2.086" twMaxSlack="2.086" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;5&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;5&gt;" twSlack = "12.914" twMaxDelayCrnr="f" twMinDelay = "8.753" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="327" twDestWidth="11" twMinSlack="1.770" twMaxSlack="1.770" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;6&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;6&gt;" twSlack = "13.230" twMaxDelayCrnr="f" twMinDelay = "8.074" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="328" twDestWidth="11" twMinSlack="1.900" twMaxSlack="1.900" twRelSkew="0.000" ><twConstName>COMP &quot;BUS_DATA&lt;7&gt;&quot; OFFSET = OUT 5 ns BEFORE COMP &quot;FCLK_IN&quot;;</twConstName><twOffOutTblRow twOutPad = "BUS_DATA&lt;7&gt;" twSlack = "13.100" twMaxDelayCrnr="f" twMinDelay = "8.057" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="329"><twErrCnt>8</twErrCnt><twScore>2594</twScore><twSetupScore>2594</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>94026</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4419</twConnCnt></twConstCov><twStats anchorID="330"><twMinPer>14.159</twMinPer><twFootnote number="1" /><twMaxFreq>70.626</twMaxFreq><twMaxInAfterClk>17.111</twMaxInAfterClk><twMaxOutBeforeClk>7.086</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 23 15:44:24 2021 </twTimestamp></twFoot><twClientInfo anchorID="331"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 116 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
