m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vdFlipFlop
!s110 1707119423
!i10b 1
!s100 cT6dN:e4mG`caF1O3?=J?0
IS85ZFz7mDefEVkdj9<42a1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Tao Wang/Desktop/EEC180/lab4/test
w1707117666
8C:/Users/Tao Wang/Desktop/EEC180/lab4/hdl/dFlipFlop.v
FC:/Users/Tao Wang/Desktop/EEC180/lab4/hdl/dFlipFlop.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1707119422.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab4/hdl/dFlipFlop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab4/hdl/dFlipFlop.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
nd@flip@flop
vtb_dFlipFlop
!s110 1707119422
!i10b 1
!s100 JG`feL58ACAF4@bObY77:0
IGhKAE2?nZeTiD3?iYYQ^_2
R0
R1
w1707119402
8C:/Users/Tao Wang/Desktop/EEC180/lab4/test/tb_dFlipFlop.v
FC:/Users/Tao Wang/Desktop/EEC180/lab4/test/tb_dFlipFlop.v
L0 2
R2
r1
!s85 0
31
R3
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab4/test/tb_dFlipFlop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab4/test/tb_dFlipFlop.v|
!i113 1
R4
R5
ntb_d@flip@flop
