
*** Running vivado
    with args -log top_stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_stopwatch.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_stopwatch.tcl -notrace
Command: synth_design -top top_stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_detector' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/button_detector.v:23]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_detector' (1#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/button_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_control_unit' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:23]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:70]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_control_unit' (2#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_datapath' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_stopwatch' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:90]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_stopwatch' (3#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:90]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
	Parameter TIME_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter' (4#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized0' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
	Parameter TIME_MAX bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized0' (4#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized1' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
	Parameter TIME_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized1' (4#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:133]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_datapath' (5#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'hour' does not match port width (5) of module 'stopwatch_datapath' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:70]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (6#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:176]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:162]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:162]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:236]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:242]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:236]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:203]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (9#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:203]
INFO: [Synth 8-6157] synthesizing module 'select_fnd' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:119]
INFO: [Synth 8-6155] done synthesizing module 'select_fnd' (10#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:119]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:214]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:225]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (11#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:214]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:253]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:263]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:283]
WARNING: [Synth 8-567] referenced signal 'dot' should be on the sensitivity list [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:261]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (12#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:253]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (13#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'hour' does not match port width (5) of module 'fnd_controller' [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:80]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (14#1) [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1106.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1106.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1172.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 3     
	  17 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.555 ; gain = 66.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.152 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.887 ; gain = 80.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     7|
|4     |LUT2   |    88|
|5     |LUT3   |    11|
|6     |LUT4   |    22|
|7     |LUT5   |    25|
|8     |LUT6   |    41|
|9     |FDCE   |   122|
|10    |FDPE   |     1|
|11    |FDRE   |     2|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1193.660 ; gain = 21.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1193.660 ; gain = 87.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1205.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1205.723 ; gain = 99.438
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/harman_Verilog/1111_stopwatch_project/1111_stopwatch_project.runs/synth_1/top_stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_stopwatch_utilization_synth.rpt -pb top_stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 11:55:05 2024...
