RAM_Input.v,verilog,xil_defaultlib,../../../../Ternary-NanoCore.gen/sources_1/ip/RAM_Input/sim/RAM_Input.v,incdir="../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
