<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/rsd/Processor/Src/Memory/MemoryTypes.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2019- RSD contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a>
<a name="l-4"></a>
<a name="l-5"></a><span class="kn">package</span> <span class="n">MemoryTypes</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="kn">import</span> <span class="nn">BasicTypes::*</span><span class="p">;</span>
<a name="l-8"></a><span class="kn">import</span> <span class="nn">CacheSystemTypes::*</span><span class="p">;</span>
<a name="l-9"></a><span class="kn">import</span> <span class="nn">MemoryMapTypes::*</span><span class="p">;</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="c1">//</span>
<a name="l-12"></a><span class="c1">// メインメモリのメモリサイズ</span>
<a name="l-13"></a><span class="c1">//</span>
<a name="l-14"></a><span class="no">`ifdef</span> <span class="n">RSD_SYNTHESIS</span>
<a name="l-15"></a>    <span class="no">`ifdef</span> <span class="n">RSD_USE_EXTERNAL_MEMORY</span>
<a name="l-16"></a>        <span class="k">localparam</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-17"></a>    <span class="no">`else</span>
<a name="l-18"></a>        <span class="k">localparam</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">18</span><span class="p">;</span> <span class="c1">// 256KB</span>
<a name="l-19"></a>    <span class="no">`endif</span>
<a name="l-20"></a><span class="no">`else</span>
<a name="l-21"></a>        <span class="k">localparam</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">25</span><span class="p">;</span> <span class="c1">// 512KB</span>
<a name="l-22"></a><span class="no">`endif</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="k">localparam</span> <span class="n">MEMORY_BYTE_SIZE</span> <span class="o">=</span> <span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a><span class="c1">// メモリはダミーデータで初期化するが</span>
<a name="l-27"></a><span class="c1">// そのダミーデータの行数（1行がメモリの1エントリに対応）を指定する。</span>
<a name="l-28"></a><span class="c1">// メモリの方が大きければ、ダミーデータを繰り返し読み込んで初期化する。</span>
<a name="l-29"></a><span class="k">localparam</span> <span class="n">DUMMY_HEX_ENTRY_NUM</span> <span class="o">=</span> <span class="mh">256</span><span class="p">;</span>
<a name="l-30"></a>
<a name="l-31"></a>
<a name="l-32"></a><span class="c1">// Size</span>
<a name="l-33"></a><span class="k">localparam</span> <span class="n">MEMORY_ENTRY_BIT_NUM</span> <span class="cm">/*verilator public*/</span> <span class="o">=</span> <span class="mh">64</span><span class="p">;</span> <span class="c1">// メモリ1エントリのビット幅</span>
<a name="l-34"></a><span class="k">localparam</span> <span class="n">MEMORY_ENTRY_BYTE_NUM</span> <span class="o">=</span> <span class="n">MEMORY_ENTRY_BIT_NUM</span> <span class="o">/</span> <span class="n">BYTE_WIDTH</span><span class="p">;</span>
<a name="l-35"></a><span class="k">localparam</span> <span class="n">MEMORY_ADDR_MSB</span> <span class="o">=</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-36"></a><span class="k">localparam</span> <span class="n">MEMORY_ADDR_LSB</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span> <span class="n">MEMORY_ENTRY_BYTE_NUM</span> <span class="p">);</span>
<a name="l-37"></a><span class="k">localparam</span> <span class="n">MEMORY_INDEX_BIT_WIDTH</span> <span class="o">=</span> <span class="n">MEMORY_ADDR_MSB</span> <span class="o">-</span> <span class="n">MEMORY_ADDR_LSB</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-38"></a><span class="k">localparam</span> <span class="n">MEMORY_ENTRY_NUM</span> <span class="cm">/*verilator public*/</span> <span class="o">=</span> <span class="p">(</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">MEMORY_INDEX_BIT_WIDTH</span><span class="p">);</span>
<a name="l-39"></a><span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span> <span class="n">MEMORY_ENTRY_BIT_NUM</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span> <span class="p">]</span> <span class="n">MemoryEntryDataPath</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a><span class="c1">// Latency</span>
<a name="l-42"></a>
<a name="l-43"></a><span class="c1">// - メモリ読み出し時に通るパイプラインの長さ。</span>
<a name="l-44"></a><span class="k">localparam</span> <span class="n">MEMORY_READ_PIPELINE_DEPTH</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-45"></a>
<a name="l-46"></a><span class="c1">// - メモリ書込アクセスの処理時間</span>
<a name="l-47"></a><span class="k">localparam</span> <span class="n">MEMORY_WRITE_PROCESS_LATENCY</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-48"></a>
<a name="l-49"></a><span class="c1">// - メモリ読出アクセスの処理時間</span>
<a name="l-50"></a><span class="c1">// 読出アクセスを行ってから、次に読出/書込アクセスできるようになるまでの</span>
<a name="l-51"></a><span class="c1">// サイクル数を示す。データを取得するまでのサイクル数ではないので注意。</span>
<a name="l-52"></a><span class="k">localparam</span> <span class="n">MEMORY_READ_PROCESS_LATENCY</span> <span class="o">=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a><span class="c1">// - メモリ読出/書込アクセスの処理時間をカウント</span>
<a name="l-55"></a><span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">MemoryProcessLatencyCount</span><span class="p">;</span>
<a name="l-56"></a>
<a name="l-57"></a>
<a name="l-58"></a><span class="c1">//</span>
<a name="l-59"></a><span class="c1">// RSDがAXI4を用いてメモリアクセスする場合のAXI4バスのパラメータ</span>
<a name="l-60"></a><span class="c1">//</span>
<a name="l-61"></a>
<a name="l-62"></a><span class="c1">// RSDのメモリ空間とPS(ARM)のメモリ空間のオフセット</span>
<a name="l-63"></a><span class="c1">// PS(ARM)のプロセスはここで指定したアドレス以降の空間をRSDとの明示的データ共有以外の目的で使用してはいけない．</span>
<a name="l-64"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h10000000</span><span class="p">;</span> <span class="c1">// 256MB</span>
<a name="l-65"></a>
<a name="l-66"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_DATA_BIT_NUM</span> <span class="o">=</span> <span class="mh">64</span><span class="p">;</span> <span class="c1">// AXI4バスのデータ幅</span>
<a name="l-67"></a>
<a name="l-68"></a><span class="c1">// AXI4のバースト数</span>
<a name="l-69"></a><span class="c1">// RSDのメモリアクセス単位はキャッシュライン幅単位なので，それをAXI4バスのデータ幅で割った数</span>
<a name="l-70"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_BURST_LEN</span> <span class="o">=</span> <span class="n">MEMORY_ENTRY_BIT_NUM</span><span class="o">/</span><span class="n">MEMORY_AXI4_DATA_BIT_NUM</span><span class="p">;</span>
<a name="l-71"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_BURST_BIT_NUM</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span> <span class="n">MEMORY_AXI4_BURST_LEN</span> <span class="p">);</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="c1">// 同時にoutstanding可能なトランザクションの最大数を決める</span>
<a name="l-74"></a><span class="c1">// D-Cacheからの要求の最大数はMSHR_NUM，I-Cacheからの要求は1，最大要求数はMSHR_NUM+1となる</span>
<a name="l-75"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_READ_ID_WIDTH</span> <span class="o">=</span> <span class="n">CacheSystemTypes</span><span class="o">::</span><span class="n">MEM_ACCESS_SERIAL_BIT_SIZE</span><span class="p">;</span>
<a name="l-76"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_READ_ID_NUM</span> <span class="o">=</span> <span class="p">(</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">MEMORY_AXI4_READ_ID_WIDTH</span><span class="p">);</span>
<a name="l-77"></a>
<a name="l-78"></a><span class="c1">// 書き込みの総数は2のべき乗</span>
<a name="l-79"></a><span class="c1">// 現状，書き込み完了応答があるまで次の書き込みはできないため，InOに1つずつしか書き込みできない</span>
<a name="l-80"></a><span class="c1">// しかし，RSDからの書き込み要求を受け取ってバッファすることでアドレス要求(aw handshake)を先行して行えるので，</span>
<a name="l-81"></a><span class="c1">// MSHRと同数にするのが好ましい</span>
<a name="l-82"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_WRITE_ID_WIDTH</span> <span class="o">=</span> <span class="n">CacheSystemTypes</span><span class="o">::</span><span class="n">MEM_WRITE_SERIAL_BIT_SIZE</span><span class="p">;</span>
<a name="l-83"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_WRITE_ID_NUM</span> <span class="o">=</span> <span class="p">(</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">MEMORY_AXI4_WRITE_ID_WIDTH</span><span class="p">);</span>
<a name="l-84"></a>
<a name="l-85"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="n">MEMORY_ADDR_BIT_SIZE</span><span class="p">;</span> <span class="c1">// AXI4のアドレス幅</span>
<a name="l-86"></a>
<a name="l-87"></a><span class="c1">// *USERはすべて未使用のため，専用線は削除</span>
<a name="l-88"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_AWUSER_WIDTH</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-89"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_ARUSER_WIDTH</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-90"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_WUSER_WIDTH</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-91"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_RUSER_WIDTH</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-92"></a><span class="k">localparam</span> <span class="n">MEMORY_AXI4_BUSER_WIDTH</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-93"></a>
<a name="l-94"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-95"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">MEMORY_AXI4_READ_ID_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">id</span><span class="p">;</span> <span class="c1">// AXI4用のリクエストID</span>
<a name="l-96"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">MEMORY_AXI4_ADDR_BIT_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span> <span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span>
<a name="l-97"></a><span class="p">}</span> <span class="n">MemoryReadReq</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a><span class="c1">// To add variable latency memory access</span>
<a name="l-100"></a><span class="k">localparam</span> <span class="n">MEM_REQ_QUEUE_SIZE</span> <span class="o">=</span> <span class="mh">128</span><span class="p">;</span>
<a name="l-101"></a><span class="k">localparam</span> <span class="n">VARIAVBLE_WIDTH</span> <span class="o">=</span> <span class="mh">10</span><span class="p">;</span>
<a name="l-102"></a><span class="k">localparam</span> <span class="n">RANDOM_LATENCY_SEED</span> <span class="o">=</span> <span class="mh">10</span><span class="p">;</span>
<a name="l-103"></a><span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="n">VARIAVBLE_WIDTH</span><span class="p">)</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">LatencyCountPath</span><span class="p">;</span>
<a name="l-104"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-105"></a>    <span class="k">logic</span> <span class="n">isRead</span><span class="p">;</span>
<a name="l-106"></a>    <span class="k">logic</span> <span class="n">isWrite</span><span class="p">;</span>
<a name="l-107"></a>    <span class="n">AddrPath</span> <span class="n">memAccessAddr</span><span class="p">;</span>
<a name="l-108"></a>    <span class="n">MemoryEntryDataPath</span> <span class="n">memAccessWriteData</span><span class="p">;</span>
<a name="l-109"></a>    <span class="n">MemAccessSerial</span> <span class="n">nextMemReadSerial</span><span class="p">;</span> <span class="c1">// RSDの次の読み出し要求に割り当てられるシリアル(id)</span>
<a name="l-110"></a>    <span class="n">MemWriteSerial</span> <span class="n">nextMemWriteSerial</span><span class="p">;</span> <span class="c1">// RSDの次の書き込み要求に割り当てられるシリアル(id)</span>
<a name="l-111"></a>    <span class="k">logic</span> <span class="n">wr</span><span class="p">;</span>
<a name="l-112"></a><span class="p">}</span> <span class="n">MemoryRequestData</span><span class="p">;</span>
<a name="l-113"></a>
<a name="l-114"></a>
<a name="l-115"></a><span class="c1">// PS-PL Memoryサイズ</span>
<a name="l-116"></a><span class="k">localparam</span> <span class="n">PS_PL_MEMORY_DATA_BIT_SIZE</span> <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-117"></a><span class="k">localparam</span> <span class="n">PS_PL_MEMORY_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-118"></a><span class="k">localparam</span> <span class="n">PS_PL_MEMORY_ADDR_LSB</span> <span class="o">=</span> <span class="p">(</span><span class="n">PS_PL_MEMORY_DATA_BIT_SIZE</span><span class="o">/</span><span class="mh">32</span><span class="p">)</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// 32-bit: 2, 64-bit: 3</span>
<a name="l-119"></a><span class="k">localparam</span> <span class="n">PS_PL_MEMORY_SIZE</span> <span class="o">=</span> <span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">PS_PL_MEMORY_ADDR_BIT_SIZE</span><span class="o">-</span><span class="n">PS_PL_MEMORY_ADDR_LSB</span><span class="p">);</span> <span class="c1">// 512</span>
<a name="l-120"></a>
<a name="l-121"></a><span class="c1">// PS-PL ControlRegister</span>
<a name="l-122"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_REG_DATA_BIT_SIZE</span> <span class="o">=</span> <span class="mh">32</span><span class="p">;</span>
<a name="l-123"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_REG_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-124"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_REG_ADDR_LSB</span> <span class="o">=</span> <span class="p">(</span><span class="n">PS_PL_CTRL_REG_DATA_BIT_SIZE</span><span class="o">/</span><span class="mh">32</span><span class="p">)</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// 32-bit: 2, 64-bit: 3</span>
<a name="l-125"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_REG_SIZE</span> <span class="o">=</span> <span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">PS_PL_CTRL_REG_ADDR_BIT_SIZE</span><span class="o">-</span><span class="n">PS_PL_CTRL_REG_ADDR_LSB</span><span class="p">);</span> <span class="c1">// 32</span>
<a name="l-126"></a>
<a name="l-127"></a><span class="c1">// PS-PL ControlQueue</span>
<a name="l-128"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_QUEUE_DATA_BIT_SIZE</span> <span class="o">=</span> <span class="n">PS_PL_CTRL_REG_DATA_BIT_SIZE</span><span class="p">;</span>
<a name="l-129"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_QUEUE_ADDR_BIT_SIZE</span> <span class="o">=</span> <span class="mh">6</span><span class="p">;</span>
<a name="l-130"></a><span class="k">localparam</span> <span class="n">PS_PL_CTRL_QUEUE_SIZE</span> <span class="o">=</span> <span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">PS_PL_CTRL_QUEUE_ADDR_BIT_SIZE</span><span class="p">;</span> <span class="c1">// 64</span>
<a name="l-131"></a>
<a name="l-132"></a>
<a name="l-133"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>