# system info eth_f_tod_sync on 2025.10.16.13:56:44
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for eth_f_tod_sync on 2025.10.16.13:56:44
files:
filepath,kind,attributes,module,is_top
sim/eth_f_tod_sync.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,eth_f_tod_sync,true
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_0to15.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_clock_crosser.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_clock_div.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_fifo.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_gray_cnt.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_sdpm_altsyncram.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_std_sync.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align.sv,SYSTEM_VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_ppm_counter.sv,SYSTEM_VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align_clock_div.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align_std_sync.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clock_crosser.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
altera_eth_1588_tod_synchronizer_2005/sim/altera_eth_1588_tod_synchronizer_std_synchr_nocut.v,VERILOG,,altera_eth_1588_tod_synchronizer,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
eth_f_tod_sync.altera_eth_1588_tod_synchronizer_0,altera_eth_1588_tod_synchronizer
