Release 14.3 Map P.40xd (nt)
Xilinx Map Application Log File for Design 'module_1'

Design Information
------------------
Command Line   : map -o module_1_map.ncd -w -pr b -ol high -timing -detail
module_1.ngd module_1.pcf 
Target Device  : xc7z010
Target Package : clg400
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Fri May 09 09:47:17 2014

Mapping design into LUTs...
Writing file module_1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 38 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3943c30) REAL time: 41 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3943c30) REAL time: 41 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3943c30) REAL time: 41 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3943c30) REAL time: 42 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3943c30) REAL time: 42 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3943c30) REAL time: 42 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3943c30) REAL time: 42 secs 

Phase 8.8  Global Placement
Phase 8.8  Global Placement (Checksum:3943c30) REAL time: 42 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:3943c30) REAL time: 42 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:3943c30) REAL time: 42 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3943c30) REAL time: 42 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:3943c30) REAL time: 42 secs 

Total REAL time to Placer completion: 42 secs 
Total CPU  time to Placer completion: 34 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                     0 out of  35,200    0%
  Number of Slice LUTs:                          0 out of  17,600    0%

Slice Logic Distribution:
  Number of occupied Slices:                     0 out of   4,400    0%
  Number of LUT Flip Flop pairs used:            0

IO Utilization:
  Number of bonded IOBs:                         0 out of     100    0%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of      60    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     120    0%
  Number of BUFG/BUFGCTRLs:                      0 out of      32    0%
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     100    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     100    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     100    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of       8    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of       8    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      48    0%
  Number of BUFRs:                               0 out of       8    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of      80    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       2    0%
  Number of IN_FIFOs:                            0 out of       8    0%
  Number of MMCME2_ADVs:                         0 out of       2    0%
  Number of OUT_FIFOs:                           0 out of       8    0%
  Number of PHASER_REFs:                         0 out of       2    0%
  Number of PHY_CONTROLs:                        0 out of       2    0%
  Number of PLLE2_ADVs:                          0 out of       2    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                0.00

Peak Memory Usage:  440 MB
Total REAL time to MAP completion:  44 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "module_1_map.mrp" for details.
