Queue inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (31)|io_enq_bits_data (64)|io_enq_bits_mask (8)|io_enq_bits_opcode (3)|io_enq_bits_param (3)|io_enq_bits_size (3)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue outputs: |io_deq_bits_address (31)|io_deq_bits_data (64)|io_deq_bits_mask (8)|io_deq_bits_opcode (3)|io_deq_bits_param (3)|io_deq_bits_size (3)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
Queue_1 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_corrupt (1)|io_enq_bits_data (64)|io_enq_bits_denied (1)|io_enq_bits_opcode (3)|io_enq_bits_param (2)|io_enq_bits_sink (1)|io_enq_bits_size (3)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue_1 outputs: |io_deq_bits_corrupt (1)|io_deq_bits_data (64)|io_deq_bits_denied (1)|io_deq_bits_opcode (3)|io_deq_bits_param (2)|io_deq_bits_sink (1)|io_deq_bits_size (3)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
TLBuffer inputs: |auto_in_a_bits_address (31)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_param (3)|auto_in_a_bits_size (3)|auto_in_a_bits_source (5)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_data (64)|auto_out_d_bits_denied (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_param (2)|auto_out_d_bits_sink (1)|auto_out_d_bits_size (3)|auto_out_d_bits_source (5)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBuffer outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_param (2)|auto_in_d_bits_sink (1)|auto_in_d_bits_size (3)|auto_in_d_bits_source (5)|auto_in_d_valid (1)|auto_out_a_bits_address (31)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_param (3)|auto_out_a_bits_size (3)|auto_out_a_bits_source (5)|auto_out_a_valid (1)|auto_out_d_ready (1)|
PeripheryBus inputs: |auto_bus_xing_in_a_bits_address (31)|auto_bus_xing_in_a_bits_data (64)|auto_bus_xing_in_a_bits_mask (8)|auto_bus_xing_in_a_bits_opcode (3)|auto_bus_xing_in_a_bits_param (3)|auto_bus_xing_in_a_bits_size (3)|auto_bus_xing_in_a_bits_source (5)|auto_bus_xing_in_a_valid (1)|auto_bus_xing_in_d_ready (1)|auto_coupler_to_device_named_uart_0_control_xing_out_a_ready (1)|auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_data (64)|auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_opcode (3)|auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_size (2)|auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_source (9)|auto_coupler_to_device_named_uart_0_control_xing_out_d_valid (1)|auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock (1)|auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset (1)|
PeripheryBus outputs: |auto_bus_xing_in_a_ready (1)|auto_bus_xing_in_d_bits_corrupt (1)|auto_bus_xing_in_d_bits_data (64)|auto_bus_xing_in_d_bits_denied (1)|auto_bus_xing_in_d_bits_opcode (3)|auto_bus_xing_in_d_bits_param (2)|auto_bus_xing_in_d_bits_sink (1)|auto_bus_xing_in_d_bits_size (3)|auto_bus_xing_in_d_bits_source (5)|auto_bus_xing_in_d_valid (1)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address (31)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data (64)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask (8)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode (3)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size (2)|auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source (9)|auto_coupler_to_device_named_uart_0_control_xing_out_a_valid (1)|auto_coupler_to_device_named_uart_0_control_xing_out_d_ready (1)|auto_fixedClockNode_out_clock (1)|auto_fixedClockNode_out_reset (1)|clock (1)|reset (1)|
Queue_4 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (32)|io_enq_bits_data (64)|io_enq_bits_mask (8)|io_enq_bits_opcode (3)|io_enq_bits_param (3)|io_enq_bits_size (4)|io_enq_bits_source (4)|io_enq_valid (1)|reset (1)|
Queue_4 outputs: |io_deq_bits_address (32)|io_deq_bits_data (64)|io_deq_bits_mask (8)|io_deq_bits_opcode (3)|io_deq_bits_param (3)|io_deq_bits_size (4)|io_deq_bits_source (4)|io_deq_valid (1)|io_enq_ready (1)|
Queue_5 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_corrupt (1)|io_enq_bits_data (64)|io_enq_bits_denied (1)|io_enq_bits_opcode (3)|io_enq_bits_size (4)|io_enq_bits_source (4)|io_enq_valid (1)|reset (1)|
Queue_5 outputs: |io_deq_bits_corrupt (1)|io_deq_bits_data (64)|io_deq_bits_denied (1)|io_deq_bits_opcode (3)|io_deq_bits_size (4)|io_deq_bits_source (4)|io_deq_valid (1)|io_enq_ready (1)|
TLBuffer_2 inputs: |auto_in_a_bits_address (32)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_param (3)|auto_in_a_bits_size (4)|auto_in_a_bits_source (4)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_data (64)|auto_out_d_bits_denied (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_size (4)|auto_out_d_bits_source (4)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBuffer_2 outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_size (4)|auto_in_d_bits_source (4)|auto_in_d_valid (1)|auto_out_a_bits_address (32)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_param (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (4)|auto_out_a_valid (1)|auto_out_d_ready (1)|
Queue_8 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_id (1)|io_enq_bits_last (1)|io_enq_bits_resp (2)|io_enq_valid (1)|reset (1)|
Queue_8 outputs: |io_deq_bits_data (64)|io_deq_bits_id (1)|io_deq_bits_last (1)|io_deq_bits_resp (2)|io_deq_valid (1)|io_enq_ready (1)|
Queue_9 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_id (1)|io_enq_bits_resp (2)|io_enq_valid (1)|reset (1)|
Queue_9 outputs: |io_deq_bits_id (1)|io_deq_bits_resp (2)|io_deq_valid (1)|io_enq_ready (1)|
AXI4ToTL inputs: |auto_in_ar_bits_addr (32)|auto_in_ar_bits_id (1)|auto_in_ar_bits_len (8)|auto_in_ar_bits_size (3)|auto_in_ar_valid (1)|auto_in_aw_bits_addr (32)|auto_in_aw_bits_id (1)|auto_in_aw_bits_len (8)|auto_in_aw_bits_size (3)|auto_in_aw_valid (1)|auto_in_b_ready (1)|auto_in_r_ready (1)|auto_in_w_bits_data (64)|auto_in_w_bits_last (1)|auto_in_w_bits_strb (8)|auto_in_w_valid (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_data (64)|auto_out_d_bits_denied (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_size (4)|auto_out_d_bits_source (4)|auto_out_d_valid (1)|clock (1)|reset (1)|
AXI4ToTL outputs: |auto_in_ar_ready (1)|auto_in_aw_ready (1)|auto_in_b_bits_id (1)|auto_in_b_bits_resp (2)|auto_in_b_valid (1)|auto_in_r_bits_data (64)|auto_in_r_bits_id (1)|auto_in_r_bits_last (1)|auto_in_r_bits_resp (2)|auto_in_r_valid (1)|auto_in_w_ready (1)|auto_out_a_bits_address (32)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (4)|auto_out_a_valid (1)|auto_out_d_ready (1)|
Queue_10 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_extra_id (7)|io_enq_bits_real_last (1)|io_enq_valid (1)|reset (1)|
Queue_10 outputs: |io_deq_bits_extra_id (7)|io_deq_bits_real_last (1)|io_deq_valid (1)|io_enq_ready (1)|
AXI4UserYanker inputs: |auto_in_ar_bits_addr (32)|auto_in_ar_bits_echo_extra_id (7)|auto_in_ar_bits_echo_real_last (1)|auto_in_ar_bits_id (1)|auto_in_ar_bits_len (8)|auto_in_ar_bits_size (3)|auto_in_ar_valid (1)|auto_in_aw_bits_addr (32)|auto_in_aw_bits_echo_extra_id (7)|auto_in_aw_bits_echo_real_last (1)|auto_in_aw_bits_id (1)|auto_in_aw_bits_len (8)|auto_in_aw_bits_size (3)|auto_in_aw_valid (1)|auto_in_b_ready (1)|auto_in_r_ready (1)|auto_in_w_bits_data (64)|auto_in_w_bits_last (1)|auto_in_w_bits_strb (8)|auto_in_w_valid (1)|auto_out_ar_ready (1)|auto_out_aw_ready (1)|auto_out_b_bits_id (1)|auto_out_b_bits_resp (2)|auto_out_b_valid (1)|auto_out_r_bits_data (64)|auto_out_r_bits_id (1)|auto_out_r_bits_last (1)|auto_out_r_bits_resp (2)|auto_out_r_valid (1)|auto_out_w_ready (1)|clock (1)|reset (1)|
AXI4UserYanker outputs: |auto_in_ar_ready (1)|auto_in_aw_ready (1)|auto_in_b_bits_echo_extra_id (7)|auto_in_b_bits_echo_real_last (1)|auto_in_b_bits_id (1)|auto_in_b_bits_resp (2)|auto_in_b_valid (1)|auto_in_r_bits_data (64)|auto_in_r_bits_echo_extra_id (7)|auto_in_r_bits_echo_real_last (1)|auto_in_r_bits_id (1)|auto_in_r_bits_last (1)|auto_in_r_bits_resp (2)|auto_in_r_valid (1)|auto_in_w_ready (1)|auto_out_ar_bits_addr (32)|auto_out_ar_bits_id (1)|auto_out_ar_bits_len (8)|auto_out_ar_bits_size (3)|auto_out_ar_valid (1)|auto_out_aw_bits_addr (32)|auto_out_aw_bits_id (1)|auto_out_aw_bits_len (8)|auto_out_aw_bits_size (3)|auto_out_aw_valid (1)|auto_out_b_ready (1)|auto_out_r_ready (1)|auto_out_w_bits_data (64)|auto_out_w_bits_last (1)|auto_out_w_bits_strb (8)|auto_out_w_valid (1)|
Queue_14 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_addr (32)|io_enq_bits_burst (2)|io_enq_bits_echo_extra_id (7)|io_enq_bits_id (1)|io_enq_bits_len (8)|io_enq_bits_size (3)|io_enq_valid (1)|reset (1)|
Queue_14 outputs: |io_deq_bits_addr (32)|io_deq_bits_burst (2)|io_deq_bits_echo_extra_id (7)|io_deq_bits_id (1)|io_deq_bits_len (8)|io_deq_bits_size (3)|io_deq_valid (1)|io_enq_ready (1)|
Queue_16 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_last (1)|io_enq_bits_strb (8)|io_enq_valid (1)|reset (1)|
Queue_16 outputs: |io_deq_bits_data (64)|io_deq_bits_last (1)|io_deq_bits_strb (8)|io_deq_valid (1)|io_enq_ready (1)|
AXI4Fragmenter inputs: |auto_in_ar_bits_addr (32)|auto_in_ar_bits_burst (2)|auto_in_ar_bits_echo_extra_id (7)|auto_in_ar_bits_id (1)|auto_in_ar_bits_len (8)|auto_in_ar_bits_size (3)|auto_in_ar_valid (1)|auto_in_aw_bits_addr (32)|auto_in_aw_bits_burst (2)|auto_in_aw_bits_echo_extra_id (7)|auto_in_aw_bits_id (1)|auto_in_aw_bits_len (8)|auto_in_aw_bits_size (3)|auto_in_aw_valid (1)|auto_in_b_ready (1)|auto_in_r_ready (1)|auto_in_w_bits_data (64)|auto_in_w_bits_last (1)|auto_in_w_bits_strb (8)|auto_in_w_valid (1)|auto_out_ar_ready (1)|auto_out_aw_ready (1)|auto_out_b_bits_echo_extra_id (7)|auto_out_b_bits_echo_real_last (1)|auto_out_b_bits_id (1)|auto_out_b_bits_resp (2)|auto_out_b_valid (1)|auto_out_r_bits_data (64)|auto_out_r_bits_echo_extra_id (7)|auto_out_r_bits_echo_real_last (1)|auto_out_r_bits_id (1)|auto_out_r_bits_last (1)|auto_out_r_bits_resp (2)|auto_out_r_valid (1)|auto_out_w_ready (1)|clock (1)|reset (1)|
AXI4Fragmenter outputs: |auto_in_ar_ready (1)|auto_in_aw_ready (1)|auto_in_b_bits_echo_extra_id (7)|auto_in_b_bits_id (1)|auto_in_b_bits_resp (2)|auto_in_b_valid (1)|auto_in_r_bits_data (64)|auto_in_r_bits_echo_extra_id (7)|auto_in_r_bits_id (1)|auto_in_r_bits_last (1)|auto_in_r_bits_resp (2)|auto_in_r_valid (1)|auto_in_w_ready (1)|auto_out_ar_bits_addr (32)|auto_out_ar_bits_echo_extra_id (7)|auto_out_ar_bits_echo_real_last (1)|auto_out_ar_bits_id (1)|auto_out_ar_bits_len (8)|auto_out_ar_bits_size (3)|auto_out_ar_valid (1)|auto_out_aw_bits_addr (32)|auto_out_aw_bits_echo_extra_id (7)|auto_out_aw_bits_echo_real_last (1)|auto_out_aw_bits_id (1)|auto_out_aw_bits_len (8)|auto_out_aw_bits_size (3)|auto_out_aw_valid (1)|auto_out_b_ready (1)|auto_out_r_ready (1)|auto_out_w_bits_data (64)|auto_out_w_bits_last (1)|auto_out_w_bits_strb (8)|auto_out_w_valid (1)|
TLInterconnectCoupler_5 inputs: |auto_axi4index_in_ar_bits_addr (32)|auto_axi4index_in_ar_bits_burst (2)|auto_axi4index_in_ar_bits_id (8)|auto_axi4index_in_ar_bits_len (8)|auto_axi4index_in_ar_bits_size (3)|auto_axi4index_in_ar_valid (1)|auto_axi4index_in_aw_bits_addr (32)|auto_axi4index_in_aw_bits_burst (2)|auto_axi4index_in_aw_bits_id (8)|auto_axi4index_in_aw_bits_len (8)|auto_axi4index_in_aw_bits_size (3)|auto_axi4index_in_aw_valid (1)|auto_axi4index_in_b_ready (1)|auto_axi4index_in_r_ready (1)|auto_axi4index_in_w_bits_data (64)|auto_axi4index_in_w_bits_last (1)|auto_axi4index_in_w_bits_strb (8)|auto_axi4index_in_w_valid (1)|auto_tl_out_a_ready (1)|auto_tl_out_d_bits_corrupt (1)|auto_tl_out_d_bits_data (64)|auto_tl_out_d_bits_denied (1)|auto_tl_out_d_bits_opcode (3)|auto_tl_out_d_bits_size (4)|auto_tl_out_d_bits_source (4)|auto_tl_out_d_valid (1)|clock (1)|reset (1)|
TLInterconnectCoupler_5 outputs: |auto_axi4index_in_ar_ready (1)|auto_axi4index_in_aw_ready (1)|auto_axi4index_in_b_bits_id (8)|auto_axi4index_in_b_bits_resp (2)|auto_axi4index_in_b_valid (1)|auto_axi4index_in_r_bits_data (64)|auto_axi4index_in_r_bits_id (8)|auto_axi4index_in_r_bits_last (1)|auto_axi4index_in_r_bits_resp (2)|auto_axi4index_in_r_valid (1)|auto_axi4index_in_w_ready (1)|auto_tl_out_a_bits_address (32)|auto_tl_out_a_bits_data (64)|auto_tl_out_a_bits_mask (8)|auto_tl_out_a_bits_opcode (3)|auto_tl_out_a_bits_param (3)|auto_tl_out_a_bits_size (4)|auto_tl_out_a_bits_source (4)|auto_tl_out_a_valid (1)|auto_tl_out_d_ready (1)|
Queue_17 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (31)|io_enq_bits_data (64)|io_enq_bits_mask (8)|io_enq_bits_opcode (3)|io_enq_bits_param (3)|io_enq_bits_size (4)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue_17 outputs: |io_deq_bits_address (31)|io_deq_bits_data (64)|io_deq_bits_mask (8)|io_deq_bits_opcode (3)|io_deq_bits_param (3)|io_deq_bits_size (4)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
Queue_18 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_corrupt (1)|io_enq_bits_data (64)|io_enq_bits_denied (1)|io_enq_bits_opcode (3)|io_enq_bits_param (2)|io_enq_bits_sink (1)|io_enq_bits_size (4)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue_18 outputs: |io_deq_bits_corrupt (1)|io_deq_bits_data (64)|io_deq_bits_denied (1)|io_deq_bits_opcode (3)|io_deq_bits_param (2)|io_deq_bits_sink (1)|io_deq_bits_size (4)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
TLBuffer_4 inputs: |auto_in_a_bits_address (31)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_param (3)|auto_in_a_bits_size (4)|auto_in_a_bits_source (5)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_data (64)|auto_out_d_bits_denied (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_param (2)|auto_out_d_bits_sink (1)|auto_out_d_bits_size (4)|auto_out_d_bits_source (5)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBuffer_4 outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_param (2)|auto_in_d_bits_sink (1)|auto_in_d_bits_size (4)|auto_in_d_bits_source (5)|auto_in_d_valid (1)|auto_out_a_bits_address (31)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_param (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (5)|auto_out_a_valid (1)|auto_out_d_ready (1)|
Queue_19 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_opcode (3)|io_enq_bits_size (4)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue_19 outputs: |io_deq_bits_opcode (3)|io_deq_bits_size (4)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
TLError inputs: |auto_in_a_bits_opcode (3)|auto_in_a_bits_size (4)|auto_in_a_bits_source (5)|auto_in_a_valid (1)|auto_in_d_ready (1)|clock (1)|reset (1)|
TLError outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_size (4)|auto_in_d_bits_source (5)|auto_in_d_valid (1)|
Queue_20 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_opcode (3)|io_enq_bits_size (4)|io_enq_bits_source (5)|io_enq_valid (1)|reset (1)|
Queue_20 outputs: |io_deq_bits_opcode (3)|io_deq_bits_size (4)|io_deq_bits_source (5)|io_deq_valid (1)|io_enq_ready (1)|
TLBuffer_5 inputs: |auto_in_a_bits_opcode (3)|auto_in_a_bits_size (4)|auto_in_a_bits_source (5)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_size (4)|auto_out_d_bits_source (5)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBuffer_5 outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_param (2)|auto_in_d_bits_sink (1)|auto_in_d_bits_size (4)|auto_in_d_bits_source (5)|auto_in_d_valid (1)|auto_out_a_bits_opcode (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (5)|auto_out_a_valid (1)|auto_out_d_ready (1)|
ErrorDeviceWrapper inputs: |auto_buffer_in_a_bits_opcode (3)|auto_buffer_in_a_bits_size (4)|auto_buffer_in_a_bits_source (5)|auto_buffer_in_a_valid (1)|auto_buffer_in_d_ready (1)|clock (1)|reset (1)|
ErrorDeviceWrapper outputs: |auto_buffer_in_a_ready (1)|auto_buffer_in_d_bits_corrupt (1)|auto_buffer_in_d_bits_data (64)|auto_buffer_in_d_bits_denied (1)|auto_buffer_in_d_bits_opcode (3)|auto_buffer_in_d_bits_param (2)|auto_buffer_in_d_bits_sink (1)|auto_buffer_in_d_bits_size (4)|auto_buffer_in_d_bits_source (5)|auto_buffer_in_d_valid (1)|
PeripheryBus_1 inputs: |auto_bus_xing_in_a_bits_address (31)|auto_bus_xing_in_a_bits_data (64)|auto_bus_xing_in_a_bits_mask (8)|auto_bus_xing_in_a_bits_opcode (3)|auto_bus_xing_in_a_bits_param (3)|auto_bus_xing_in_a_bits_size (4)|auto_bus_xing_in_a_bits_source (5)|auto_bus_xing_in_a_valid (1)|auto_bus_xing_in_d_ready (1)|auto_coupler_to_MaskROM_fragmenter_out_a_ready (1)|auto_coupler_to_MaskROM_fragmenter_out_d_bits_data (32)|auto_coupler_to_MaskROM_fragmenter_out_d_bits_size (2)|auto_coupler_to_MaskROM_fragmenter_out_d_bits_source (10)|auto_coupler_to_MaskROM_fragmenter_out_d_valid (1)|auto_coupler_to_bootrom_fragmenter_out_a_ready (1)|auto_coupler_to_bootrom_fragmenter_out_d_bits_data (64)|auto_coupler_to_bootrom_fragmenter_out_d_bits_size (2)|auto_coupler_to_bootrom_fragmenter_out_d_bits_source (9)|auto_coupler_to_bootrom_fragmenter_out_d_valid (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_ready (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_corrupt (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_data (64)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_denied (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_opcode (3)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_param (2)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_sink (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_size (3)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_source (5)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_valid (1)|auto_coupler_to_clint_fragmenter_out_a_ready (1)|auto_coupler_to_clint_fragmenter_out_d_bits_data (64)|auto_coupler_to_clint_fragmenter_out_d_bits_opcode (3)|auto_coupler_to_clint_fragmenter_out_d_bits_size (2)|auto_coupler_to_clint_fragmenter_out_d_bits_source (9)|auto_coupler_to_clint_fragmenter_out_d_valid (1)|auto_coupler_to_plic_fragmenter_out_a_ready (1)|auto_coupler_to_plic_fragmenter_out_d_bits_data (64)|auto_coupler_to_plic_fragmenter_out_d_bits_opcode (3)|auto_coupler_to_plic_fragmenter_out_d_bits_size (2)|auto_coupler_to_plic_fragmenter_out_d_bits_source (9)|auto_coupler_to_plic_fragmenter_out_d_valid (1)|auto_coupler_to_resetmanager_fragmenter_out_a_ready (1)|auto_coupler_to_resetmanager_fragmenter_out_d_bits_data (64)|auto_coupler_to_resetmanager_fragmenter_out_d_bits_opcode (3)|auto_coupler_to_resetmanager_fragmenter_out_d_bits_size (2)|auto_coupler_to_resetmanager_fragmenter_out_d_bits_source (9)|auto_coupler_to_resetmanager_fragmenter_out_d_valid (1)|auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock (1)|auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset (1)|auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_clock (1)|auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_reset (1)|
PeripheryBus_1 outputs: |auto_bus_xing_in_a_ready (1)|auto_bus_xing_in_d_bits_corrupt (1)|auto_bus_xing_in_d_bits_data (64)|auto_bus_xing_in_d_bits_denied (1)|auto_bus_xing_in_d_bits_opcode (3)|auto_bus_xing_in_d_bits_param (2)|auto_bus_xing_in_d_bits_sink (1)|auto_bus_xing_in_d_bits_size (4)|auto_bus_xing_in_d_bits_source (5)|auto_bus_xing_in_d_valid (1)|auto_coupler_to_MaskROM_fragmenter_out_a_bits_address (18)|auto_coupler_to_MaskROM_fragmenter_out_a_bits_size (2)|auto_coupler_to_MaskROM_fragmenter_out_a_bits_source (10)|auto_coupler_to_MaskROM_fragmenter_out_a_valid (1)|auto_coupler_to_MaskROM_fragmenter_out_d_ready (1)|auto_coupler_to_bootrom_fragmenter_out_a_bits_address (17)|auto_coupler_to_bootrom_fragmenter_out_a_bits_size (2)|auto_coupler_to_bootrom_fragmenter_out_a_bits_source (9)|auto_coupler_to_bootrom_fragmenter_out_a_valid (1)|auto_coupler_to_bootrom_fragmenter_out_d_ready (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address (31)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data (64)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask (8)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode (3)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param (3)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size (3)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source (5)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid (1)|auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready (1)|auto_coupler_to_clint_fragmenter_out_a_bits_address (26)|auto_coupler_to_clint_fragmenter_out_a_bits_data (64)|auto_coupler_to_clint_fragmenter_out_a_bits_mask (8)|auto_coupler_to_clint_fragmenter_out_a_bits_opcode (3)|auto_coupler_to_clint_fragmenter_out_a_bits_size (2)|auto_coupler_to_clint_fragmenter_out_a_bits_source (9)|auto_coupler_to_clint_fragmenter_out_a_valid (1)|auto_coupler_to_clint_fragmenter_out_d_ready (1)|auto_coupler_to_plic_fragmenter_out_a_bits_address (28)|auto_coupler_to_plic_fragmenter_out_a_bits_data (64)|auto_coupler_to_plic_fragmenter_out_a_bits_mask (8)|auto_coupler_to_plic_fragmenter_out_a_bits_opcode (3)|auto_coupler_to_plic_fragmenter_out_a_bits_size (2)|auto_coupler_to_plic_fragmenter_out_a_bits_source (9)|auto_coupler_to_plic_fragmenter_out_a_valid (1)|auto_coupler_to_plic_fragmenter_out_d_ready (1)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_address (15)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_data (64)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_mask (8)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_opcode (3)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_size (2)|auto_coupler_to_resetmanager_fragmenter_out_a_bits_source (9)|auto_coupler_to_resetmanager_fragmenter_out_a_valid (1)|auto_coupler_to_resetmanager_fragmenter_out_d_ready (1)|auto_fixedClockNode_out_0_clock (1)|auto_fixedClockNode_out_0_reset (1)|auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock (1)|auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset (1)|clock (1)|reset (1)|
Queue_22 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_extra_id (3)|io_enq_bits_tl_state_size (4)|io_enq_bits_tl_state_source (7)|io_enq_valid (1)|reset (1)|
Queue_22 outputs: |io_deq_bits_extra_id (3)|io_deq_bits_tl_state_size (4)|io_deq_bits_tl_state_source (7)|io_deq_valid (1)|io_enq_ready (1)|
AXI4UserYanker_1 inputs: |auto_in_ar_bits_addr (32)|auto_in_ar_bits_burst (2)|auto_in_ar_bits_cache (4)|auto_in_ar_bits_echo_extra_id (3)|auto_in_ar_bits_echo_tl_state_size (4)|auto_in_ar_bits_echo_tl_state_source (7)|auto_in_ar_bits_id (4)|auto_in_ar_bits_len (8)|auto_in_ar_bits_lock (1)|auto_in_ar_bits_prot (3)|auto_in_ar_bits_qos (4)|auto_in_ar_bits_size (3)|auto_in_ar_valid (1)|auto_in_aw_bits_addr (32)|auto_in_aw_bits_burst (2)|auto_in_aw_bits_cache (4)|auto_in_aw_bits_echo_extra_id (3)|auto_in_aw_bits_echo_tl_state_size (4)|auto_in_aw_bits_echo_tl_state_source (7)|auto_in_aw_bits_id (4)|auto_in_aw_bits_len (8)|auto_in_aw_bits_lock (1)|auto_in_aw_bits_prot (3)|auto_in_aw_bits_qos (4)|auto_in_aw_bits_size (3)|auto_in_aw_valid (1)|auto_in_b_ready (1)|auto_in_r_ready (1)|auto_in_w_bits_data (64)|auto_in_w_bits_last (1)|auto_in_w_bits_strb (8)|auto_in_w_valid (1)|auto_out_ar_ready (1)|auto_out_aw_ready (1)|auto_out_b_bits_id (4)|auto_out_b_bits_resp (2)|auto_out_b_valid (1)|auto_out_r_bits_data (64)|auto_out_r_bits_id (4)|auto_out_r_bits_last (1)|auto_out_r_bits_resp (2)|auto_out_r_valid (1)|auto_out_w_ready (1)|clock (1)|reset (1)|
AXI4UserYanker_1 outputs: |auto_in_ar_ready (1)|auto_in_aw_ready (1)|auto_in_b_bits_echo_extra_id (3)|auto_in_b_bits_echo_tl_state_size (4)|auto_in_b_bits_echo_tl_state_source (7)|auto_in_b_bits_id (4)|auto_in_b_bits_resp (2)|auto_in_b_valid (1)|auto_in_r_bits_data (64)|auto_in_r_bits_echo_extra_id (3)|auto_in_r_bits_echo_tl_state_size (4)|auto_in_r_bits_echo_tl_state_source (7)|auto_in_r_bits_id (4)|auto_in_r_bits_last (1)|auto_in_r_bits_resp (2)|auto_in_r_valid (1)|auto_in_w_ready (1)|auto_out_ar_bits_addr (32)|auto_out_ar_bits_burst (2)|auto_out_ar_bits_cache (4)|auto_out_ar_bits_id (4)|auto_out_ar_bits_len (8)|auto_out_ar_bits_lock (1)|auto_out_ar_bits_prot (3)|auto_out_ar_bits_qos (4)|auto_out_ar_bits_size (3)|auto_out_ar_valid (1)|auto_out_aw_bits_addr (32)|auto_out_aw_bits_burst (2)|auto_out_aw_bits_cache (4)|auto_out_aw_bits_id (4)|auto_out_aw_bits_len (8)|auto_out_aw_bits_lock (1)|auto_out_aw_bits_prot (3)|auto_out_aw_bits_qos (4)|auto_out_aw_bits_size (3)|auto_out_aw_valid (1)|auto_out_b_ready (1)|auto_out_r_ready (1)|auto_out_w_bits_data (64)|auto_out_w_bits_last (1)|auto_out_w_bits_strb (8)|auto_out_w_valid (1)|
Queue_54 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_last (1)|io_enq_bits_strb (8)|io_enq_valid (1)|reset (1)|
Queue_54 outputs: |io_deq_bits_data (64)|io_deq_bits_last (1)|io_deq_bits_strb (8)|io_deq_valid (1)|io_enq_ready (1)|
Queue_55 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_addr (32)|io_enq_bits_echo_tl_state_size (4)|io_enq_bits_echo_tl_state_source (7)|io_enq_bits_id (7)|io_enq_bits_len (8)|io_enq_bits_size (3)|io_enq_bits_wen (1)|io_enq_valid (1)|reset (1)|
Queue_55 outputs: |io_deq_bits_addr (32)|io_deq_bits_burst (2)|io_deq_bits_cache (4)|io_deq_bits_echo_tl_state_size (4)|io_deq_bits_echo_tl_state_source (7)|io_deq_bits_id (7)|io_deq_bits_len (8)|io_deq_bits_lock (1)|io_deq_bits_prot (3)|io_deq_bits_qos (4)|io_deq_bits_size (3)|io_deq_bits_wen (1)|io_deq_valid (1)|io_enq_ready (1)|
TLToAXI4 inputs: |auto_in_a_bits_address (32)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_size (3)|auto_in_a_bits_source (7)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_out_ar_ready (1)|auto_out_aw_ready (1)|auto_out_b_bits_echo_tl_state_size (4)|auto_out_b_bits_echo_tl_state_source (7)|auto_out_b_bits_id (7)|auto_out_b_bits_resp (2)|auto_out_b_valid (1)|auto_out_r_bits_data (64)|auto_out_r_bits_echo_tl_state_size (4)|auto_out_r_bits_echo_tl_state_source (7)|auto_out_r_bits_id (7)|auto_out_r_bits_last (1)|auto_out_r_bits_resp (2)|auto_out_r_valid (1)|auto_out_w_ready (1)|clock (1)|reset (1)|
TLToAXI4 outputs: |auto_in_a_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_size (3)|auto_in_d_bits_source (7)|auto_in_d_valid (1)|auto_out_ar_bits_addr (32)|auto_out_ar_bits_burst (2)|auto_out_ar_bits_cache (4)|auto_out_ar_bits_echo_tl_state_size (4)|auto_out_ar_bits_echo_tl_state_source (7)|auto_out_ar_bits_id (7)|auto_out_ar_bits_len (8)|auto_out_ar_bits_lock (1)|auto_out_ar_bits_prot (3)|auto_out_ar_bits_qos (4)|auto_out_ar_bits_size (3)|auto_out_ar_valid (1)|auto_out_aw_bits_addr (32)|auto_out_aw_bits_burst (2)|auto_out_aw_bits_cache (4)|auto_out_aw_bits_echo_tl_state_size (4)|auto_out_aw_bits_echo_tl_state_source (7)|auto_out_aw_bits_id (7)|auto_out_aw_bits_len (8)|auto_out_aw_bits_lock (1)|auto_out_aw_bits_prot (3)|auto_out_aw_bits_qos (4)|auto_out_aw_bits_size (3)|auto_out_aw_valid (1)|auto_out_b_ready (1)|auto_out_r_ready (1)|auto_out_w_bits_data (64)|auto_out_w_bits_last (1)|auto_out_w_bits_strb (8)|auto_out_w_valid (1)|
TLInterconnectCoupler_13 inputs: |auto_axi4yank_out_ar_ready (1)|auto_axi4yank_out_aw_ready (1)|auto_axi4yank_out_b_bits_id (4)|auto_axi4yank_out_b_bits_resp (2)|auto_axi4yank_out_b_valid (1)|auto_axi4yank_out_r_bits_data (64)|auto_axi4yank_out_r_bits_id (4)|auto_axi4yank_out_r_bits_last (1)|auto_axi4yank_out_r_bits_resp (2)|auto_axi4yank_out_r_valid (1)|auto_axi4yank_out_w_ready (1)|auto_tl_in_a_bits_address (32)|auto_tl_in_a_bits_data (64)|auto_tl_in_a_bits_mask (8)|auto_tl_in_a_bits_opcode (3)|auto_tl_in_a_bits_size (3)|auto_tl_in_a_bits_source (7)|auto_tl_in_a_valid (1)|auto_tl_in_d_ready (1)|auto_tl_out_a_ready (1)|auto_tl_out_d_bits_corrupt (1)|auto_tl_out_d_bits_data (64)|auto_tl_out_d_bits_denied (1)|auto_tl_out_d_bits_opcode (3)|auto_tl_out_d_bits_size (3)|auto_tl_out_d_bits_source (7)|auto_tl_out_d_valid (1)|auto_widget_in_a_bits_address (32)|auto_widget_in_a_bits_data (64)|auto_widget_in_a_bits_mask (8)|auto_widget_in_a_bits_opcode (3)|auto_widget_in_a_bits_size (3)|auto_widget_in_a_bits_source (7)|auto_widget_in_a_valid (1)|auto_widget_in_d_ready (1)|clock (1)|reset (1)|
TLInterconnectCoupler_13 outputs: |auto_axi4yank_out_ar_bits_addr (32)|auto_axi4yank_out_ar_bits_burst (2)|auto_axi4yank_out_ar_bits_cache (4)|auto_axi4yank_out_ar_bits_id (4)|auto_axi4yank_out_ar_bits_len (8)|auto_axi4yank_out_ar_bits_lock (1)|auto_axi4yank_out_ar_bits_prot (3)|auto_axi4yank_out_ar_bits_qos (4)|auto_axi4yank_out_ar_bits_size (3)|auto_axi4yank_out_ar_valid (1)|auto_axi4yank_out_aw_bits_addr (32)|auto_axi4yank_out_aw_bits_burst (2)|auto_axi4yank_out_aw_bits_cache (4)|auto_axi4yank_out_aw_bits_id (4)|auto_axi4yank_out_aw_bits_len (8)|auto_axi4yank_out_aw_bits_lock (1)|auto_axi4yank_out_aw_bits_prot (3)|auto_axi4yank_out_aw_bits_qos (4)|auto_axi4yank_out_aw_bits_size (3)|auto_axi4yank_out_aw_valid (1)|auto_axi4yank_out_b_ready (1)|auto_axi4yank_out_r_ready (1)|auto_axi4yank_out_w_bits_data (64)|auto_axi4yank_out_w_bits_last (1)|auto_axi4yank_out_w_bits_strb (8)|auto_axi4yank_out_w_valid (1)|auto_tl_in_a_ready (1)|auto_tl_in_d_bits_corrupt (1)|auto_tl_in_d_bits_data (64)|auto_tl_in_d_bits_denied (1)|auto_tl_in_d_bits_opcode (3)|auto_tl_in_d_bits_size (3)|auto_tl_in_d_bits_source (7)|auto_tl_in_d_valid (1)|auto_tl_out_a_bits_address (32)|auto_tl_out_a_bits_data (64)|auto_tl_out_a_bits_mask (8)|auto_tl_out_a_bits_opcode (3)|auto_tl_out_a_bits_size (3)|auto_tl_out_a_bits_source (7)|auto_tl_out_a_valid (1)|auto_tl_out_d_ready (1)|auto_widget_in_a_ready (1)|auto_widget_in_d_bits_corrupt (1)|auto_widget_in_d_bits_data (64)|auto_widget_in_d_bits_denied (1)|auto_widget_in_d_bits_opcode (3)|auto_widget_in_d_bits_size (3)|auto_widget_in_d_bits_source (7)|auto_widget_in_d_valid (1)|
MemoryBus inputs: |auto_bus_xing_in_a_bits_address (32)|auto_bus_xing_in_a_bits_data (64)|auto_bus_xing_in_a_bits_mask (8)|auto_bus_xing_in_a_bits_opcode (3)|auto_bus_xing_in_a_bits_size (3)|auto_bus_xing_in_a_bits_source (7)|auto_bus_xing_in_a_valid (1)|auto_bus_xing_in_d_ready (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp (2)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data (64)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp (2)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready (1)|auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock (1)|auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset (1)|
MemoryBus outputs: |auto_bus_xing_in_a_ready (1)|auto_bus_xing_in_d_bits_corrupt (1)|auto_bus_xing_in_d_bits_data (64)|auto_bus_xing_in_d_bits_denied (1)|auto_bus_xing_in_d_bits_opcode (3)|auto_bus_xing_in_d_bits_param (2)|auto_bus_xing_in_d_bits_size (3)|auto_bus_xing_in_d_bits_source (7)|auto_bus_xing_in_d_valid (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr (32)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst (2)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len (8)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot (3)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size (3)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr (32)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst (2)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len (8)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot (3)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos (4)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size (3)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data (64)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last (1)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb (8)|auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid (1)|
Queue_56 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_mask (8)|io_enq_valid (1)|reset (1)|
Queue_56 outputs: |io_deq_bits_data (64)|io_deq_bits_mask (8)|io_deq_valid (1)|io_enq_ready (1)|
TLBroadcastTracker inputs: |clock (1)|io_d_last (1)|io_e_last (1)|io_in_a_bits_address (32)|io_in_a_bits_data (64)|io_in_a_bits_mask (8)|io_in_a_bits_opcode (3)|io_in_a_bits_size (3)|io_in_a_bits_source (5)|io_in_a_first (1)|io_in_a_valid (1)|io_out_a_ready (1)|io_probe_bits_count (1)|io_probe_valid (1)|io_probedack (1)|io_probenack (1)|io_probesack (1)|reset (1)|
TLBroadcastTracker outputs: |io_idle (1)|io_in_a_ready (1)|io_line (26)|io_need_d (1)|io_out_a_bits_address (32)|io_out_a_bits_data (64)|io_out_a_bits_mask (8)|io_out_a_bits_opcode (3)|io_out_a_bits_size (3)|io_out_a_bits_source (7)|io_out_a_valid (1)|io_source (5)|
TLBroadcastTracker_1 inputs: |clock (1)|io_d_last (1)|io_e_last (1)|io_in_a_bits_address (32)|io_in_a_bits_data (64)|io_in_a_bits_mask (8)|io_in_a_bits_opcode (3)|io_in_a_bits_size (3)|io_in_a_bits_source (5)|io_in_a_first (1)|io_in_a_valid (1)|io_out_a_ready (1)|io_probe_bits_count (1)|io_probe_valid (1)|io_probedack (1)|io_probenack (1)|io_probesack (1)|reset (1)|
TLBroadcastTracker_1 outputs: |io_idle (1)|io_in_a_ready (1)|io_line (26)|io_need_d (1)|io_out_a_bits_address (32)|io_out_a_bits_data (64)|io_out_a_bits_mask (8)|io_out_a_bits_opcode (3)|io_out_a_bits_size (3)|io_out_a_bits_source (7)|io_out_a_valid (1)|io_source (5)|
TLBroadcastTracker_2 inputs: |clock (1)|io_d_last (1)|io_e_last (1)|io_in_a_bits_address (32)|io_in_a_bits_data (64)|io_in_a_bits_mask (8)|io_in_a_bits_opcode (3)|io_in_a_bits_size (3)|io_in_a_bits_source (5)|io_in_a_first (1)|io_in_a_valid (1)|io_out_a_ready (1)|io_probe_bits_count (1)|io_probe_valid (1)|io_probedack (1)|io_probenack (1)|io_probesack (1)|reset (1)|
TLBroadcastTracker_2 outputs: |io_idle (1)|io_in_a_ready (1)|io_line (26)|io_need_d (1)|io_out_a_bits_address (32)|io_out_a_bits_data (64)|io_out_a_bits_mask (8)|io_out_a_bits_opcode (3)|io_out_a_bits_size (3)|io_out_a_bits_source (7)|io_out_a_valid (1)|io_source (5)|
TLBroadcastTracker_3 inputs: |clock (1)|io_d_last (1)|io_e_last (1)|io_in_a_bits_address (32)|io_in_a_bits_data (64)|io_in_a_bits_mask (8)|io_in_a_bits_opcode (3)|io_in_a_bits_size (3)|io_in_a_bits_source (5)|io_in_a_first (1)|io_in_a_valid (1)|io_out_a_ready (1)|io_probe_bits_count (1)|io_probe_valid (1)|io_probedack (1)|io_probenack (1)|io_probesack (1)|reset (1)|
TLBroadcastTracker_3 outputs: |io_idle (1)|io_in_a_ready (1)|io_line (26)|io_need_d (1)|io_out_a_bits_address (32)|io_out_a_bits_data (64)|io_out_a_bits_mask (8)|io_out_a_bits_opcode (3)|io_out_a_bits_size (3)|io_out_a_bits_source (7)|io_out_a_valid (1)|io_source (5)|
TLBroadcast inputs: |auto_in_a_bits_address (32)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_param (3)|auto_in_a_bits_size (3)|auto_in_a_bits_source (5)|auto_in_a_valid (1)|auto_in_b_ready (1)|auto_in_c_bits_address (32)|auto_in_c_bits_data (64)|auto_in_c_bits_opcode (3)|auto_in_c_bits_param (3)|auto_in_c_bits_size (3)|auto_in_c_bits_source (5)|auto_in_c_valid (1)|auto_in_d_ready (1)|auto_in_e_bits_sink (2)|auto_in_e_valid (1)|auto_out_a_ready (1)|auto_out_d_bits_corrupt (1)|auto_out_d_bits_data (64)|auto_out_d_bits_denied (1)|auto_out_d_bits_opcode (3)|auto_out_d_bits_param (2)|auto_out_d_bits_size (3)|auto_out_d_bits_source (7)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBroadcast outputs: |auto_in_a_ready (1)|auto_in_b_bits_address (32)|auto_in_b_bits_param (2)|auto_in_b_valid (1)|auto_in_c_ready (1)|auto_in_d_bits_corrupt (1)|auto_in_d_bits_data (64)|auto_in_d_bits_denied (1)|auto_in_d_bits_opcode (3)|auto_in_d_bits_param (2)|auto_in_d_bits_sink (2)|auto_in_d_bits_size (3)|auto_in_d_bits_source (5)|auto_in_d_valid (1)|auto_out_a_bits_address (32)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_size (3)|auto_out_a_bits_source (7)|auto_out_a_valid (1)|auto_out_d_ready (1)|
CoherenceManagerWrapper inputs: |auto_coherent_jbar_in_a_bits_address (32)|auto_coherent_jbar_in_a_bits_data (64)|auto_coherent_jbar_in_a_bits_mask (8)|auto_coherent_jbar_in_a_bits_opcode (3)|auto_coherent_jbar_in_a_bits_param (3)|auto_coherent_jbar_in_a_bits_size (3)|auto_coherent_jbar_in_a_bits_source (5)|auto_coherent_jbar_in_a_valid (1)|auto_coherent_jbar_in_b_ready (1)|auto_coherent_jbar_in_c_bits_address (32)|auto_coherent_jbar_in_c_bits_data (64)|auto_coherent_jbar_in_c_bits_opcode (3)|auto_coherent_jbar_in_c_bits_param (3)|auto_coherent_jbar_in_c_bits_size (3)|auto_coherent_jbar_in_c_bits_source (5)|auto_coherent_jbar_in_c_valid (1)|auto_coherent_jbar_in_d_ready (1)|auto_coherent_jbar_in_e_bits_sink (2)|auto_coherent_jbar_in_e_valid (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data (64)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode (3)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_param (2)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size (3)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source (7)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid (1)|auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock (1)|auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset (1)|auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock (1)|auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset (1)|
CoherenceManagerWrapper outputs: |auto_coherent_jbar_in_a_ready (1)|auto_coherent_jbar_in_b_bits_address (32)|auto_coherent_jbar_in_b_bits_param (2)|auto_coherent_jbar_in_b_valid (1)|auto_coherent_jbar_in_c_ready (1)|auto_coherent_jbar_in_d_bits_corrupt (1)|auto_coherent_jbar_in_d_bits_data (64)|auto_coherent_jbar_in_d_bits_denied (1)|auto_coherent_jbar_in_d_bits_opcode (3)|auto_coherent_jbar_in_d_bits_param (2)|auto_coherent_jbar_in_d_bits_sink (2)|auto_coherent_jbar_in_d_bits_size (3)|auto_coherent_jbar_in_d_bits_source (5)|auto_coherent_jbar_in_d_valid (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address (32)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data (64)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask (8)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode (3)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size (3)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source (7)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid (1)|auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready (1)|auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock (1)|auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset (1)|
BranchKillableQueue inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_deq_ready (1)|io_enq_bits_addr (40)|io_enq_bits_is_hella (1)|io_enq_bits_sdq_id (5)|io_enq_bits_uop_br_mask (8)|io_enq_bits_uop_is_amo (1)|io_enq_bits_uop_ldq_idx (3)|io_enq_bits_uop_mem_cmd (5)|io_enq_bits_uop_mem_signed (1)|io_enq_bits_uop_mem_size (2)|io_enq_bits_uop_stq_idx (3)|io_enq_bits_uop_uses_ldq (1)|io_enq_bits_uop_uses_stq (1)|io_enq_valid (1)|io_flush (1)|reset (1)|
BranchKillableQueue outputs: |io_deq_bits_addr (40)|io_deq_bits_is_hella (1)|io_deq_bits_sdq_id (5)|io_deq_bits_uop_br_mask (8)|io_deq_bits_uop_is_amo (1)|io_deq_bits_uop_ldq_idx (3)|io_deq_bits_uop_mem_cmd (5)|io_deq_bits_uop_mem_signed (1)|io_deq_bits_uop_mem_size (2)|io_deq_bits_uop_stq_idx (3)|io_deq_bits_uop_uses_ldq (1)|io_deq_bits_uop_uses_stq (1)|io_deq_valid (1)|io_empty (1)|io_enq_ready (1)|
BoomMSHR inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_clear_prefetch (1)|io_exception (1)|io_id (1)|io_lb_read_ready (1)|io_lb_resp (64)|io_lb_write_ready (1)|io_mem_acquire_ready (1)|io_mem_finish_ready (1)|io_mem_grant_bits_data (64)|io_mem_grant_bits_opcode (3)|io_mem_grant_bits_param (2)|io_mem_grant_bits_sink (2)|io_mem_grant_bits_size (4)|io_mem_grant_valid (1)|io_meta_read_ready (1)|io_meta_resp_bits_coh_state (2)|io_meta_resp_valid (1)|io_meta_write_ready (1)|io_prober_state_bits (40)|io_prober_state_valid (1)|io_refill_ready (1)|io_replay_ready (1)|io_req_addr (40)|io_req_is_hella (1)|io_req_is_probe (1)|io_req_old_meta_coh_state (2)|io_req_old_meta_tag (20)|io_req_pri_val (1)|io_req_sdq_id (5)|io_req_sec_val (1)|io_req_tag_match (1)|io_req_uop_br_mask (8)|io_req_uop_is_amo (1)|io_req_uop_ldq_idx (3)|io_req_uop_mem_cmd (5)|io_req_uop_mem_signed (1)|io_req_uop_mem_size (2)|io_req_uop_stq_idx (3)|io_req_uop_uses_ldq (1)|io_req_uop_uses_stq (1)|io_req_way_en (4)|io_resp_ready (1)|io_wb_req_ready (1)|io_wb_resp (1)|reset (1)|
BoomMSHR outputs: |io_idx_bits (6)|io_idx_valid (1)|io_lb_read_bits_id (1)|io_lb_read_bits_offset (3)|io_lb_read_valid (1)|io_lb_write_bits_data (64)|io_lb_write_bits_id (1)|io_lb_write_bits_offset (3)|io_lb_write_valid (1)|io_mem_acquire_bits_address (32)|io_mem_acquire_bits_param (3)|io_mem_acquire_bits_source (2)|io_mem_acquire_valid (1)|io_mem_finish_bits_sink (2)|io_mem_finish_valid (1)|io_mem_grant_ready (1)|io_meta_read_bits_idx (6)|io_meta_read_bits_tag (20)|io_meta_read_bits_way_en (4)|io_meta_read_valid (1)|io_meta_write_bits_data_coh_state (2)|io_meta_write_bits_data_tag (20)|io_meta_write_bits_idx (6)|io_meta_write_bits_way_en (4)|io_meta_write_valid (1)|io_probe_rdy (1)|io_refill_bits_addr (12)|io_refill_bits_data (64)|io_refill_bits_way_en (4)|io_refill_valid (1)|io_replay_bits_addr (40)|io_replay_bits_is_hella (1)|io_replay_bits_sdq_id (5)|io_replay_bits_uop_br_mask (8)|io_replay_bits_uop_is_amo (1)|io_replay_bits_uop_ldq_idx (3)|io_replay_bits_uop_mem_cmd (5)|io_replay_bits_uop_mem_signed (1)|io_replay_bits_uop_mem_size (2)|io_replay_bits_uop_stq_idx (3)|io_replay_bits_uop_uses_ldq (1)|io_replay_bits_uop_uses_stq (1)|io_replay_bits_way_en (4)|io_replay_valid (1)|io_req_pri_rdy (1)|io_req_sec_rdy (1)|io_resp_bits_data (64)|io_resp_bits_is_hella (1)|io_resp_bits_uop_br_mask (8)|io_resp_bits_uop_is_amo (1)|io_resp_bits_uop_ldq_idx (3)|io_resp_bits_uop_stq_idx (3)|io_resp_bits_uop_uses_ldq (1)|io_resp_bits_uop_uses_stq (1)|io_resp_valid (1)|io_tag_bits (28)|io_tag_valid (1)|io_way_bits (4)|io_way_valid (1)|io_wb_req_bits_idx (6)|io_wb_req_bits_param (3)|io_wb_req_bits_tag (20)|io_wb_req_bits_way_en (4)|io_wb_req_valid (1)|
BranchKillableQueue_2 inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_is_hella (1)|io_enq_bits_uop_br_mask (8)|io_enq_bits_uop_is_amo (1)|io_enq_bits_uop_ldq_idx (3)|io_enq_bits_uop_stq_idx (3)|io_enq_bits_uop_uses_ldq (1)|io_enq_bits_uop_uses_stq (1)|io_enq_valid (1)|io_flush (1)|reset (1)|
BranchKillableQueue_2 outputs: |io_deq_bits_data (64)|io_deq_bits_is_hella (1)|io_deq_bits_uop_br_mask (8)|io_deq_bits_uop_is_amo (1)|io_deq_bits_uop_ldq_idx (3)|io_deq_bits_uop_stq_idx (3)|io_deq_bits_uop_uses_ldq (1)|io_deq_bits_uop_uses_stq (1)|io_deq_valid (1)|io_empty (1)|io_enq_ready (1)|
BoomMSHRFile inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_clear_all (1)|io_exception (1)|io_mem_acquire_ready (1)|io_mem_finish_ready (1)|io_mem_grant_bits_data (64)|io_mem_grant_bits_opcode (3)|io_mem_grant_bits_param (2)|io_mem_grant_bits_sink (2)|io_mem_grant_bits_size (4)|io_mem_grant_bits_source (2)|io_mem_grant_valid (1)|io_meta_read_ready (1)|io_meta_resp_bits_coh_state (2)|io_meta_resp_valid (1)|io_meta_write_ready (1)|io_prober_state_bits (40)|io_prober_state_valid (1)|io_refill_ready (1)|io_replay_ready (1)|io_req_0_bits_addr (40)|io_req_0_bits_data (64)|io_req_0_bits_is_hella (1)|io_req_0_bits_old_meta_coh_state (2)|io_req_0_bits_old_meta_tag (20)|io_req_0_bits_tag_match (1)|io_req_0_bits_uop_br_mask (8)|io_req_0_bits_uop_is_amo (1)|io_req_0_bits_uop_ldq_idx (3)|io_req_0_bits_uop_mem_cmd (5)|io_req_0_bits_uop_mem_signed (1)|io_req_0_bits_uop_mem_size (2)|io_req_0_bits_uop_stq_idx (3)|io_req_0_bits_uop_uses_ldq (1)|io_req_0_bits_uop_uses_stq (1)|io_req_0_bits_way_en (4)|io_req_0_valid (1)|io_req_is_probe_0 (1)|io_resp_ready (1)|io_wb_req_ready (1)|io_wb_resp (1)|reset (1)|
BoomMSHRFile outputs: |io_block_hit_0 (1)|io_fence_rdy (1)|io_mem_acquire_bits_address (32)|io_mem_acquire_bits_data (64)|io_mem_acquire_bits_mask (8)|io_mem_acquire_bits_opcode (3)|io_mem_acquire_bits_param (3)|io_mem_acquire_bits_size (4)|io_mem_acquire_bits_source (2)|io_mem_acquire_valid (1)|io_mem_finish_bits_sink (2)|io_mem_finish_valid (1)|io_mem_grant_ready (1)|io_meta_read_bits_idx (6)|io_meta_read_bits_tag (20)|io_meta_read_bits_way_en (4)|io_meta_read_valid (1)|io_meta_write_bits_data_coh_state (2)|io_meta_write_bits_data_tag (20)|io_meta_write_bits_idx (6)|io_meta_write_bits_way_en (4)|io_meta_write_valid (1)|io_probe_rdy (1)|io_refill_bits_addr (12)|io_refill_bits_data (64)|io_refill_bits_way_en (4)|io_refill_bits_wmask (1)|io_refill_valid (1)|io_replay_bits_addr (40)|io_replay_bits_data (64)|io_replay_bits_is_hella (1)|io_replay_bits_uop_br_mask (8)|io_replay_bits_uop_is_amo (1)|io_replay_bits_uop_ldq_idx (3)|io_replay_bits_uop_mem_cmd (5)|io_replay_bits_uop_mem_signed (1)|io_replay_bits_uop_mem_size (2)|io_replay_bits_uop_stq_idx (3)|io_replay_bits_uop_uses_ldq (1)|io_replay_bits_uop_uses_stq (1)|io_replay_bits_way_en (4)|io_replay_valid (1)|io_req_0_ready (1)|io_resp_bits_data (64)|io_resp_bits_is_hella (1)|io_resp_bits_uop_br_mask (8)|io_resp_bits_uop_is_amo (1)|io_resp_bits_uop_ldq_idx (3)|io_resp_bits_uop_stq_idx (3)|io_resp_bits_uop_uses_ldq (1)|io_resp_bits_uop_uses_stq (1)|io_resp_valid (1)|io_secondary_miss_0 (1)|io_wb_req_bits_idx (6)|io_wb_req_bits_param (3)|io_wb_req_bits_tag (20)|io_wb_req_bits_voluntary (1)|io_wb_req_bits_way_en (4)|io_wb_req_valid (1)|
L1MetadataArray inputs: |clock (1)|io_read_bits_idx (6)|io_read_valid (1)|io_write_bits_data_coh_state (2)|io_write_bits_data_tag (20)|io_write_bits_idx (6)|io_write_bits_way_en (4)|io_write_valid (1)|reset (1)|
L1MetadataArray outputs: |io_read_ready (1)|io_resp_0_coh_state (2)|io_resp_0_tag (20)|io_resp_1_coh_state (2)|io_resp_1_tag (20)|io_resp_2_coh_state (2)|io_resp_2_tag (20)|io_resp_3_coh_state (2)|io_resp_3_tag (20)|io_write_ready (1)|
BoomDuplicatedDataArray inputs: |clock (1)|io_read_0_bits_addr (12)|io_read_0_bits_way_en (4)|io_read_0_valid (1)|io_write_bits_addr (12)|io_write_bits_data (64)|io_write_bits_way_en (4)|io_write_bits_wmask (1)|io_write_valid (1)|
BoomDuplicatedDataArray outputs: |io_resp_0_0 (64)|io_resp_0_1 (64)|io_resp_0_2 (64)|io_resp_0_3 (64)|
BoomNonBlockingDCache inputs: |auto_out_a_ready (1)|auto_out_b_bits_address (32)|auto_out_b_bits_param (2)|auto_out_b_bits_size (4)|auto_out_b_bits_source (2)|auto_out_b_valid (1)|auto_out_c_ready (1)|auto_out_d_bits_data (64)|auto_out_d_bits_opcode (3)|auto_out_d_bits_param (2)|auto_out_d_bits_sink (2)|auto_out_d_bits_size (4)|auto_out_d_bits_source (2)|auto_out_d_valid (1)|auto_out_e_ready (1)|clock (1)|io_lsu_brupdate_b1_mispredict_mask (8)|io_lsu_brupdate_b1_resolve_mask (8)|io_lsu_exception (1)|io_lsu_force_order (1)|io_lsu_release_ready (1)|io_lsu_req_bits_0_bits_addr (40)|io_lsu_req_bits_0_bits_data (64)|io_lsu_req_bits_0_bits_is_hella (1)|io_lsu_req_bits_0_bits_uop_br_mask (8)|io_lsu_req_bits_0_bits_uop_is_amo (1)|io_lsu_req_bits_0_bits_uop_ldq_idx (3)|io_lsu_req_bits_0_bits_uop_mem_cmd (5)|io_lsu_req_bits_0_bits_uop_mem_signed (1)|io_lsu_req_bits_0_bits_uop_mem_size (2)|io_lsu_req_bits_0_bits_uop_stq_idx (3)|io_lsu_req_bits_0_bits_uop_uses_ldq (1)|io_lsu_req_bits_0_bits_uop_uses_stq (1)|io_lsu_req_bits_0_valid (1)|io_lsu_req_valid (1)|io_lsu_s1_kill_0 (1)|reset (1)|
BoomNonBlockingDCache outputs: |auto_out_a_bits_address (32)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_param (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (2)|auto_out_a_valid (1)|auto_out_b_ready (1)|auto_out_c_bits_address (32)|auto_out_c_bits_data (64)|auto_out_c_bits_opcode (3)|auto_out_c_bits_param (3)|auto_out_c_bits_size (4)|auto_out_c_bits_source (2)|auto_out_c_valid (1)|auto_out_d_ready (1)|auto_out_e_bits_sink (2)|auto_out_e_valid (1)|io_lsu_nack_0_bits_is_hella (1)|io_lsu_nack_0_bits_uop_ldq_idx (3)|io_lsu_nack_0_bits_uop_stq_idx (3)|io_lsu_nack_0_bits_uop_uses_ldq (1)|io_lsu_nack_0_bits_uop_uses_stq (1)|io_lsu_nack_0_valid (1)|io_lsu_ordered (1)|io_lsu_perf_acquire (1)|io_lsu_perf_release (1)|io_lsu_release_bits_address (32)|io_lsu_release_valid (1)|io_lsu_req_ready (1)|io_lsu_resp_0_bits_data (64)|io_lsu_resp_0_bits_is_hella (1)|io_lsu_resp_0_bits_uop_is_amo (1)|io_lsu_resp_0_bits_uop_ldq_idx (3)|io_lsu_resp_0_bits_uop_stq_idx (3)|io_lsu_resp_0_bits_uop_uses_ldq (1)|io_lsu_resp_0_bits_uop_uses_stq (1)|io_lsu_resp_0_valid (1)|
ICache inputs: |auto_master_out_a_ready (1)|auto_master_out_d_bits_data (64)|auto_master_out_d_bits_opcode (3)|auto_master_out_d_bits_size (4)|auto_master_out_d_valid (1)|clock (1)|io_invalidate (1)|io_req_bits_addr (39)|io_req_valid (1)|io_s1_kill (1)|io_s1_paddr (32)|io_s2_kill (1)|reset (1)|
ICache outputs: |auto_master_out_a_bits_address (32)|auto_master_out_a_valid (1)|io_perf_acquire (1)|io_req_ready (1)|io_resp_bits_data (64)|io_resp_valid (1)|
TageTable inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageTable_1 inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable_1 outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageTable_2 inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable_2 outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageTable_3 inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable_3 outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageTable_4 inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable_4 outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageTable_5 inputs: |clock (1)|io_f1_req_ghist (64)|io_f1_req_pc (40)|io_f1_req_valid (1)|io_update_alloc_0 (1)|io_update_alloc_1 (1)|io_update_alloc_2 (1)|io_update_alloc_3 (1)|io_update_hist (64)|io_update_mask_0 (1)|io_update_mask_1 (1)|io_update_mask_2 (1)|io_update_mask_3 (1)|io_update_old_ctr_0 (3)|io_update_old_ctr_1 (3)|io_update_old_ctr_2 (3)|io_update_old_ctr_3 (3)|io_update_pc (40)|io_update_taken_0 (1)|io_update_taken_1 (1)|io_update_taken_2 (1)|io_update_taken_3 (1)|io_update_u_0 (2)|io_update_u_1 (2)|io_update_u_2 (2)|io_update_u_3 (2)|io_update_u_mask_0 (1)|io_update_u_mask_1 (1)|io_update_u_mask_2 (1)|io_update_u_mask_3 (1)|reset (1)|
TageTable_5 outputs: |io_f3_resp_0_bits_ctr (3)|io_f3_resp_0_bits_u (2)|io_f3_resp_0_valid (1)|io_f3_resp_1_bits_ctr (3)|io_f3_resp_1_bits_u (2)|io_f3_resp_1_valid (1)|io_f3_resp_2_bits_ctr (3)|io_f3_resp_2_bits_u (2)|io_f3_resp_2_valid (1)|io_f3_resp_3_bits_ctr (3)|io_f3_resp_3_bits_u (2)|io_f3_resp_3_valid (1)|
TageBranchPredictorBank inputs: |clock (1)|io_f0_pc (40)|io_f0_valid (1)|io_f1_ghist (64)|io_resp_in_0_f1_0_is_br (1)|io_resp_in_0_f1_0_is_jal (1)|io_resp_in_0_f1_0_predicted_pc_bits (40)|io_resp_in_0_f1_0_predicted_pc_valid (1)|io_resp_in_0_f1_0_taken (1)|io_resp_in_0_f1_1_is_br (1)|io_resp_in_0_f1_1_is_jal (1)|io_resp_in_0_f1_1_predicted_pc_bits (40)|io_resp_in_0_f1_1_predicted_pc_valid (1)|io_resp_in_0_f1_1_taken (1)|io_resp_in_0_f1_2_is_br (1)|io_resp_in_0_f1_2_is_jal (1)|io_resp_in_0_f1_2_predicted_pc_bits (40)|io_resp_in_0_f1_2_predicted_pc_valid (1)|io_resp_in_0_f1_2_taken (1)|io_resp_in_0_f1_3_is_br (1)|io_resp_in_0_f1_3_is_jal (1)|io_resp_in_0_f1_3_predicted_pc_bits (40)|io_resp_in_0_f1_3_predicted_pc_valid (1)|io_resp_in_0_f1_3_taken (1)|io_resp_in_0_f2_0_is_br (1)|io_resp_in_0_f2_0_is_jal (1)|io_resp_in_0_f2_0_predicted_pc_bits (40)|io_resp_in_0_f2_0_predicted_pc_valid (1)|io_resp_in_0_f2_0_taken (1)|io_resp_in_0_f2_1_is_br (1)|io_resp_in_0_f2_1_is_jal (1)|io_resp_in_0_f2_1_predicted_pc_bits (40)|io_resp_in_0_f2_1_predicted_pc_valid (1)|io_resp_in_0_f2_1_taken (1)|io_resp_in_0_f2_2_is_br (1)|io_resp_in_0_f2_2_is_jal (1)|io_resp_in_0_f2_2_predicted_pc_bits (40)|io_resp_in_0_f2_2_predicted_pc_valid (1)|io_resp_in_0_f2_2_taken (1)|io_resp_in_0_f2_3_is_br (1)|io_resp_in_0_f2_3_is_jal (1)|io_resp_in_0_f2_3_predicted_pc_bits (40)|io_resp_in_0_f2_3_predicted_pc_valid (1)|io_resp_in_0_f2_3_taken (1)|io_resp_in_0_f3_0_predicted_pc_bits (40)|io_resp_in_0_f3_0_predicted_pc_valid (1)|io_resp_in_0_f3_0_taken (1)|io_resp_in_0_f3_1_predicted_pc_bits (40)|io_resp_in_0_f3_1_predicted_pc_valid (1)|io_resp_in_0_f3_1_taken (1)|io_resp_in_0_f3_2_predicted_pc_bits (40)|io_resp_in_0_f3_2_predicted_pc_valid (1)|io_resp_in_0_f3_2_taken (1)|io_resp_in_0_f3_3_predicted_pc_bits (40)|io_resp_in_0_f3_3_predicted_pc_valid (1)|io_resp_in_0_f3_3_taken (1)|io_update_bits_br_mask (4)|io_update_bits_btb_mispredicts (4)|io_update_bits_cfi_idx_bits (2)|io_update_bits_cfi_idx_valid (1)|io_update_bits_cfi_mispredicted (1)|io_update_bits_cfi_taken (1)|io_update_bits_ghist (64)|io_update_bits_is_mispredict_update (1)|io_update_bits_is_repair_update (1)|io_update_bits_meta (120)|io_update_bits_pc (40)|io_update_valid (1)|reset (1)|
TageBranchPredictorBank outputs: |io_f3_meta (120)|io_resp_f1_0_is_br (1)|io_resp_f1_0_is_jal (1)|io_resp_f1_0_predicted_pc_bits (40)|io_resp_f1_0_predicted_pc_valid (1)|io_resp_f1_0_taken (1)|io_resp_f1_1_is_br (1)|io_resp_f1_1_is_jal (1)|io_resp_f1_1_predicted_pc_bits (40)|io_resp_f1_1_predicted_pc_valid (1)|io_resp_f1_1_taken (1)|io_resp_f1_2_is_br (1)|io_resp_f1_2_is_jal (1)|io_resp_f1_2_predicted_pc_bits (40)|io_resp_f1_2_predicted_pc_valid (1)|io_resp_f1_2_taken (1)|io_resp_f1_3_is_br (1)|io_resp_f1_3_is_jal (1)|io_resp_f1_3_predicted_pc_bits (40)|io_resp_f1_3_predicted_pc_valid (1)|io_resp_f1_3_taken (1)|io_resp_f2_0_is_br (1)|io_resp_f2_0_is_jal (1)|io_resp_f2_0_predicted_pc_bits (40)|io_resp_f2_0_predicted_pc_valid (1)|io_resp_f2_0_taken (1)|io_resp_f2_1_is_br (1)|io_resp_f2_1_is_jal (1)|io_resp_f2_1_predicted_pc_bits (40)|io_resp_f2_1_predicted_pc_valid (1)|io_resp_f2_1_taken (1)|io_resp_f2_2_is_br (1)|io_resp_f2_2_is_jal (1)|io_resp_f2_2_predicted_pc_bits (40)|io_resp_f2_2_predicted_pc_valid (1)|io_resp_f2_2_taken (1)|io_resp_f2_3_is_br (1)|io_resp_f2_3_is_jal (1)|io_resp_f2_3_predicted_pc_bits (40)|io_resp_f2_3_predicted_pc_valid (1)|io_resp_f2_3_taken (1)|io_resp_f3_0_predicted_pc_bits (40)|io_resp_f3_0_predicted_pc_valid (1)|io_resp_f3_0_taken (1)|io_resp_f3_1_predicted_pc_bits (40)|io_resp_f3_1_predicted_pc_valid (1)|io_resp_f3_1_taken (1)|io_resp_f3_2_predicted_pc_bits (40)|io_resp_f3_2_predicted_pc_valid (1)|io_resp_f3_2_taken (1)|io_resp_f3_3_predicted_pc_bits (40)|io_resp_f3_3_predicted_pc_valid (1)|io_resp_f3_3_taken (1)|
BTBBranchPredictorBank inputs: |clock (1)|io_f0_pc (40)|io_f0_valid (1)|io_resp_in_0_f1_0_is_br (1)|io_resp_in_0_f1_0_is_jal (1)|io_resp_in_0_f1_0_predicted_pc_bits (40)|io_resp_in_0_f1_0_predicted_pc_valid (1)|io_resp_in_0_f1_0_taken (1)|io_resp_in_0_f1_1_is_br (1)|io_resp_in_0_f1_1_is_jal (1)|io_resp_in_0_f1_1_predicted_pc_bits (40)|io_resp_in_0_f1_1_predicted_pc_valid (1)|io_resp_in_0_f1_1_taken (1)|io_resp_in_0_f1_2_is_br (1)|io_resp_in_0_f1_2_is_jal (1)|io_resp_in_0_f1_2_predicted_pc_bits (40)|io_resp_in_0_f1_2_predicted_pc_valid (1)|io_resp_in_0_f1_2_taken (1)|io_resp_in_0_f1_3_is_br (1)|io_resp_in_0_f1_3_is_jal (1)|io_resp_in_0_f1_3_predicted_pc_bits (40)|io_resp_in_0_f1_3_predicted_pc_valid (1)|io_resp_in_0_f1_3_taken (1)|io_resp_in_0_f2_0_is_br (1)|io_resp_in_0_f2_0_is_jal (1)|io_resp_in_0_f2_0_predicted_pc_bits (40)|io_resp_in_0_f2_0_predicted_pc_valid (1)|io_resp_in_0_f2_0_taken (1)|io_resp_in_0_f2_1_is_br (1)|io_resp_in_0_f2_1_is_jal (1)|io_resp_in_0_f2_1_predicted_pc_bits (40)|io_resp_in_0_f2_1_predicted_pc_valid (1)|io_resp_in_0_f2_1_taken (1)|io_resp_in_0_f2_2_is_br (1)|io_resp_in_0_f2_2_is_jal (1)|io_resp_in_0_f2_2_predicted_pc_bits (40)|io_resp_in_0_f2_2_predicted_pc_valid (1)|io_resp_in_0_f2_2_taken (1)|io_resp_in_0_f2_3_is_br (1)|io_resp_in_0_f2_3_is_jal (1)|io_resp_in_0_f2_3_predicted_pc_bits (40)|io_resp_in_0_f2_3_predicted_pc_valid (1)|io_resp_in_0_f2_3_taken (1)|io_resp_in_0_f3_0_predicted_pc_bits (40)|io_resp_in_0_f3_0_predicted_pc_valid (1)|io_resp_in_0_f3_0_taken (1)|io_resp_in_0_f3_1_predicted_pc_bits (40)|io_resp_in_0_f3_1_predicted_pc_valid (1)|io_resp_in_0_f3_1_taken (1)|io_resp_in_0_f3_2_predicted_pc_bits (40)|io_resp_in_0_f3_2_predicted_pc_valid (1)|io_resp_in_0_f3_2_taken (1)|io_resp_in_0_f3_3_predicted_pc_bits (40)|io_resp_in_0_f3_3_predicted_pc_valid (1)|io_resp_in_0_f3_3_taken (1)|io_update_bits_br_mask (4)|io_update_bits_btb_mispredicts (4)|io_update_bits_cfi_idx_bits (2)|io_update_bits_cfi_idx_valid (1)|io_update_bits_cfi_taken (1)|io_update_bits_is_mispredict_update (1)|io_update_bits_is_repair_update (1)|io_update_bits_meta (120)|io_update_bits_pc (40)|io_update_bits_target (40)|io_update_valid (1)|reset (1)|
BTBBranchPredictorBank outputs: |io_f3_meta (120)|io_resp_f1_0_is_br (1)|io_resp_f1_0_is_jal (1)|io_resp_f1_0_predicted_pc_bits (40)|io_resp_f1_0_predicted_pc_valid (1)|io_resp_f1_0_taken (1)|io_resp_f1_1_is_br (1)|io_resp_f1_1_is_jal (1)|io_resp_f1_1_predicted_pc_bits (40)|io_resp_f1_1_predicted_pc_valid (1)|io_resp_f1_1_taken (1)|io_resp_f1_2_is_br (1)|io_resp_f1_2_is_jal (1)|io_resp_f1_2_predicted_pc_bits (40)|io_resp_f1_2_predicted_pc_valid (1)|io_resp_f1_2_taken (1)|io_resp_f1_3_is_br (1)|io_resp_f1_3_is_jal (1)|io_resp_f1_3_predicted_pc_bits (40)|io_resp_f1_3_predicted_pc_valid (1)|io_resp_f1_3_taken (1)|io_resp_f2_0_is_br (1)|io_resp_f2_0_is_jal (1)|io_resp_f2_0_predicted_pc_bits (40)|io_resp_f2_0_predicted_pc_valid (1)|io_resp_f2_0_taken (1)|io_resp_f2_1_is_br (1)|io_resp_f2_1_is_jal (1)|io_resp_f2_1_predicted_pc_bits (40)|io_resp_f2_1_predicted_pc_valid (1)|io_resp_f2_1_taken (1)|io_resp_f2_2_is_br (1)|io_resp_f2_2_is_jal (1)|io_resp_f2_2_predicted_pc_bits (40)|io_resp_f2_2_predicted_pc_valid (1)|io_resp_f2_2_taken (1)|io_resp_f2_3_is_br (1)|io_resp_f2_3_is_jal (1)|io_resp_f2_3_predicted_pc_bits (40)|io_resp_f2_3_predicted_pc_valid (1)|io_resp_f2_3_taken (1)|io_resp_f3_0_predicted_pc_bits (40)|io_resp_f3_0_predicted_pc_valid (1)|io_resp_f3_0_taken (1)|io_resp_f3_1_predicted_pc_bits (40)|io_resp_f3_1_predicted_pc_valid (1)|io_resp_f3_1_taken (1)|io_resp_f3_2_predicted_pc_bits (40)|io_resp_f3_2_predicted_pc_valid (1)|io_resp_f3_2_taken (1)|io_resp_f3_3_predicted_pc_bits (40)|io_resp_f3_3_predicted_pc_valid (1)|io_resp_f3_3_taken (1)|
BIMBranchPredictorBank inputs: |clock (1)|io_f0_pc (40)|io_f0_valid (1)|io_resp_in_0_f1_0_is_br (1)|io_resp_in_0_f1_0_is_jal (1)|io_resp_in_0_f1_0_predicted_pc_bits (40)|io_resp_in_0_f1_0_predicted_pc_valid (1)|io_resp_in_0_f1_0_taken (1)|io_resp_in_0_f1_1_is_br (1)|io_resp_in_0_f1_1_is_jal (1)|io_resp_in_0_f1_1_predicted_pc_bits (40)|io_resp_in_0_f1_1_predicted_pc_valid (1)|io_resp_in_0_f1_1_taken (1)|io_resp_in_0_f1_2_is_br (1)|io_resp_in_0_f1_2_is_jal (1)|io_resp_in_0_f1_2_predicted_pc_bits (40)|io_resp_in_0_f1_2_predicted_pc_valid (1)|io_resp_in_0_f1_2_taken (1)|io_resp_in_0_f1_3_is_br (1)|io_resp_in_0_f1_3_is_jal (1)|io_resp_in_0_f1_3_predicted_pc_bits (40)|io_resp_in_0_f1_3_predicted_pc_valid (1)|io_resp_in_0_f1_3_taken (1)|io_resp_in_0_f2_0_is_br (1)|io_resp_in_0_f2_0_is_jal (1)|io_resp_in_0_f2_0_predicted_pc_bits (40)|io_resp_in_0_f2_0_predicted_pc_valid (1)|io_resp_in_0_f2_1_is_br (1)|io_resp_in_0_f2_1_is_jal (1)|io_resp_in_0_f2_1_predicted_pc_bits (40)|io_resp_in_0_f2_1_predicted_pc_valid (1)|io_resp_in_0_f2_2_is_br (1)|io_resp_in_0_f2_2_is_jal (1)|io_resp_in_0_f2_2_predicted_pc_bits (40)|io_resp_in_0_f2_2_predicted_pc_valid (1)|io_resp_in_0_f2_3_is_br (1)|io_resp_in_0_f2_3_is_jal (1)|io_resp_in_0_f2_3_predicted_pc_bits (40)|io_resp_in_0_f2_3_predicted_pc_valid (1)|io_resp_in_0_f3_0_predicted_pc_bits (40)|io_resp_in_0_f3_0_predicted_pc_valid (1)|io_resp_in_0_f3_1_predicted_pc_bits (40)|io_resp_in_0_f3_1_predicted_pc_valid (1)|io_resp_in_0_f3_2_predicted_pc_bits (40)|io_resp_in_0_f3_2_predicted_pc_valid (1)|io_resp_in_0_f3_3_predicted_pc_bits (40)|io_resp_in_0_f3_3_predicted_pc_valid (1)|io_update_bits_br_mask (4)|io_update_bits_btb_mispredicts (4)|io_update_bits_cfi_idx_bits (2)|io_update_bits_cfi_idx_valid (1)|io_update_bits_cfi_is_br (1)|io_update_bits_cfi_is_jal (1)|io_update_bits_cfi_taken (1)|io_update_bits_is_mispredict_update (1)|io_update_bits_is_repair_update (1)|io_update_bits_meta (120)|io_update_bits_pc (40)|io_update_valid (1)|reset (1)|
BIMBranchPredictorBank outputs: |io_f3_meta (120)|io_resp_f1_0_is_br (1)|io_resp_f1_0_is_jal (1)|io_resp_f1_0_predicted_pc_bits (40)|io_resp_f1_0_predicted_pc_valid (1)|io_resp_f1_0_taken (1)|io_resp_f1_1_is_br (1)|io_resp_f1_1_is_jal (1)|io_resp_f1_1_predicted_pc_bits (40)|io_resp_f1_1_predicted_pc_valid (1)|io_resp_f1_1_taken (1)|io_resp_f1_2_is_br (1)|io_resp_f1_2_is_jal (1)|io_resp_f1_2_predicted_pc_bits (40)|io_resp_f1_2_predicted_pc_valid (1)|io_resp_f1_2_taken (1)|io_resp_f1_3_is_br (1)|io_resp_f1_3_is_jal (1)|io_resp_f1_3_predicted_pc_bits (40)|io_resp_f1_3_predicted_pc_valid (1)|io_resp_f1_3_taken (1)|io_resp_f2_0_is_br (1)|io_resp_f2_0_is_jal (1)|io_resp_f2_0_predicted_pc_bits (40)|io_resp_f2_0_predicted_pc_valid (1)|io_resp_f2_0_taken (1)|io_resp_f2_1_is_br (1)|io_resp_f2_1_is_jal (1)|io_resp_f2_1_predicted_pc_bits (40)|io_resp_f2_1_predicted_pc_valid (1)|io_resp_f2_1_taken (1)|io_resp_f2_2_is_br (1)|io_resp_f2_2_is_jal (1)|io_resp_f2_2_predicted_pc_bits (40)|io_resp_f2_2_predicted_pc_valid (1)|io_resp_f2_2_taken (1)|io_resp_f2_3_is_br (1)|io_resp_f2_3_is_jal (1)|io_resp_f2_3_predicted_pc_bits (40)|io_resp_f2_3_predicted_pc_valid (1)|io_resp_f2_3_taken (1)|io_resp_f3_0_predicted_pc_bits (40)|io_resp_f3_0_predicted_pc_valid (1)|io_resp_f3_0_taken (1)|io_resp_f3_1_predicted_pc_bits (40)|io_resp_f3_1_predicted_pc_valid (1)|io_resp_f3_1_taken (1)|io_resp_f3_2_predicted_pc_bits (40)|io_resp_f3_2_predicted_pc_valid (1)|io_resp_f3_2_taken (1)|io_resp_f3_3_predicted_pc_bits (40)|io_resp_f3_3_predicted_pc_valid (1)|io_resp_f3_3_taken (1)|
ComposedBranchPredictorBank inputs: |clock (1)|io_f0_mask (4)|io_f0_pc (40)|io_f0_valid (1)|io_f1_ghist (64)|io_f3_fire (1)|io_update_bits_br_mask (4)|io_update_bits_btb_mispredicts (4)|io_update_bits_cfi_idx_bits (2)|io_update_bits_cfi_idx_valid (1)|io_update_bits_cfi_is_br (1)|io_update_bits_cfi_is_jal (1)|io_update_bits_cfi_mispredicted (1)|io_update_bits_cfi_taken (1)|io_update_bits_ghist (64)|io_update_bits_is_mispredict_update (1)|io_update_bits_is_repair_update (1)|io_update_bits_meta (120)|io_update_bits_pc (40)|io_update_bits_target (40)|io_update_valid (1)|reset (1)|
ComposedBranchPredictorBank outputs: |io_f3_meta (120)|io_resp_f1_0_is_br (1)|io_resp_f1_0_is_jal (1)|io_resp_f1_0_predicted_pc_bits (40)|io_resp_f1_0_predicted_pc_valid (1)|io_resp_f1_0_taken (1)|io_resp_f1_1_is_br (1)|io_resp_f1_1_is_jal (1)|io_resp_f1_1_predicted_pc_bits (40)|io_resp_f1_1_predicted_pc_valid (1)|io_resp_f1_1_taken (1)|io_resp_f1_2_is_br (1)|io_resp_f1_2_is_jal (1)|io_resp_f1_2_predicted_pc_bits (40)|io_resp_f1_2_predicted_pc_valid (1)|io_resp_f1_2_taken (1)|io_resp_f1_3_is_br (1)|io_resp_f1_3_is_jal (1)|io_resp_f1_3_predicted_pc_bits (40)|io_resp_f1_3_predicted_pc_valid (1)|io_resp_f1_3_taken (1)|io_resp_f2_0_is_br (1)|io_resp_f2_0_is_jal (1)|io_resp_f2_0_predicted_pc_bits (40)|io_resp_f2_0_predicted_pc_valid (1)|io_resp_f2_0_taken (1)|io_resp_f2_1_is_br (1)|io_resp_f2_1_is_jal (1)|io_resp_f2_1_predicted_pc_bits (40)|io_resp_f2_1_predicted_pc_valid (1)|io_resp_f2_1_taken (1)|io_resp_f2_2_is_br (1)|io_resp_f2_2_is_jal (1)|io_resp_f2_2_predicted_pc_bits (40)|io_resp_f2_2_predicted_pc_valid (1)|io_resp_f2_2_taken (1)|io_resp_f2_3_is_br (1)|io_resp_f2_3_is_jal (1)|io_resp_f2_3_predicted_pc_bits (40)|io_resp_f2_3_predicted_pc_valid (1)|io_resp_f2_3_taken (1)|io_resp_f3_0_predicted_pc_bits (40)|io_resp_f3_0_predicted_pc_valid (1)|io_resp_f3_0_taken (1)|io_resp_f3_1_predicted_pc_bits (40)|io_resp_f3_1_predicted_pc_valid (1)|io_resp_f3_1_taken (1)|io_resp_f3_2_predicted_pc_bits (40)|io_resp_f3_2_predicted_pc_valid (1)|io_resp_f3_2_taken (1)|io_resp_f3_3_predicted_pc_bits (40)|io_resp_f3_3_predicted_pc_valid (1)|io_resp_f3_3_taken (1)|
BranchPredictor inputs: |clock (1)|io_f0_req_bits_ghist_old_history (64)|io_f0_req_bits_pc (40)|io_f0_req_valid (1)|io_f3_fire (1)|io_update_bits_br_mask (4)|io_update_bits_btb_mispredicts (4)|io_update_bits_cfi_idx_bits (2)|io_update_bits_cfi_idx_valid (1)|io_update_bits_cfi_is_br (1)|io_update_bits_cfi_is_jal (1)|io_update_bits_cfi_mispredicted (1)|io_update_bits_cfi_taken (1)|io_update_bits_ghist_old_history (64)|io_update_bits_is_mispredict_update (1)|io_update_bits_is_repair_update (1)|io_update_bits_meta_0 (120)|io_update_bits_pc (40)|io_update_bits_target (40)|io_update_valid (1)|reset (1)|
BranchPredictor outputs: |io_resp_f1_pc (40)|io_resp_f1_preds_0_is_br (1)|io_resp_f1_preds_0_is_jal (1)|io_resp_f1_preds_0_predicted_pc_bits (40)|io_resp_f1_preds_0_predicted_pc_valid (1)|io_resp_f1_preds_0_taken (1)|io_resp_f1_preds_1_is_br (1)|io_resp_f1_preds_1_is_jal (1)|io_resp_f1_preds_1_predicted_pc_bits (40)|io_resp_f1_preds_1_predicted_pc_valid (1)|io_resp_f1_preds_1_taken (1)|io_resp_f1_preds_2_is_br (1)|io_resp_f1_preds_2_is_jal (1)|io_resp_f1_preds_2_predicted_pc_bits (40)|io_resp_f1_preds_2_predicted_pc_valid (1)|io_resp_f1_preds_2_taken (1)|io_resp_f1_preds_3_is_br (1)|io_resp_f1_preds_3_is_jal (1)|io_resp_f1_preds_3_predicted_pc_bits (40)|io_resp_f1_preds_3_predicted_pc_valid (1)|io_resp_f1_preds_3_taken (1)|io_resp_f2_pc (40)|io_resp_f2_preds_0_is_br (1)|io_resp_f2_preds_0_is_jal (1)|io_resp_f2_preds_0_predicted_pc_bits (40)|io_resp_f2_preds_0_predicted_pc_valid (1)|io_resp_f2_preds_0_taken (1)|io_resp_f2_preds_1_is_br (1)|io_resp_f2_preds_1_is_jal (1)|io_resp_f2_preds_1_predicted_pc_bits (40)|io_resp_f2_preds_1_predicted_pc_valid (1)|io_resp_f2_preds_1_taken (1)|io_resp_f2_preds_2_is_br (1)|io_resp_f2_preds_2_is_jal (1)|io_resp_f2_preds_2_predicted_pc_bits (40)|io_resp_f2_preds_2_predicted_pc_valid (1)|io_resp_f2_preds_2_taken (1)|io_resp_f2_preds_3_is_br (1)|io_resp_f2_preds_3_is_jal (1)|io_resp_f2_preds_3_predicted_pc_bits (40)|io_resp_f2_preds_3_predicted_pc_valid (1)|io_resp_f2_preds_3_taken (1)|io_resp_f3_meta_0 (120)|io_resp_f3_pc (40)|io_resp_f3_preds_0_predicted_pc_bits (40)|io_resp_f3_preds_0_predicted_pc_valid (1)|io_resp_f3_preds_0_taken (1)|io_resp_f3_preds_1_predicted_pc_bits (40)|io_resp_f3_preds_1_predicted_pc_valid (1)|io_resp_f3_preds_1_taken (1)|io_resp_f3_preds_2_predicted_pc_bits (40)|io_resp_f3_preds_2_predicted_pc_valid (1)|io_resp_f3_preds_2_taken (1)|io_resp_f3_preds_3_predicted_pc_bits (40)|io_resp_f3_preds_3_predicted_pc_valid (1)|io_resp_f3_preds_3_taken (1)|
Queue_60 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_fsrc (2)|io_enq_bits_ghist_current_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_taken (1)|io_enq_bits_ghist_old_history (64)|io_enq_bits_ghist_ras_idx (5)|io_enq_bits_mask (4)|io_enq_bits_pc (40)|io_enq_bits_xcpt_ae_inst (1)|io_enq_bits_xcpt_pf_inst (1)|io_enq_valid (1)|reset (1)|
Queue_60 outputs: |io_deq_bits_data (64)|io_deq_bits_fsrc (2)|io_deq_bits_ghist_current_saw_branch_not_taken (1)|io_deq_bits_ghist_new_saw_branch_not_taken (1)|io_deq_bits_ghist_new_saw_branch_taken (1)|io_deq_bits_ghist_old_history (64)|io_deq_bits_ghist_ras_idx (5)|io_deq_bits_mask (4)|io_deq_bits_pc (40)|io_deq_bits_xcpt_ae_inst (1)|io_deq_bits_xcpt_pf_inst (1)|io_deq_valid (1)|io_enq_ready (1)|
Queue_61 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_meta_0 (120)|io_enq_bits_pc (40)|io_enq_bits_preds_0_predicted_pc_bits (40)|io_enq_bits_preds_0_predicted_pc_valid (1)|io_enq_bits_preds_0_taken (1)|io_enq_bits_preds_1_predicted_pc_bits (40)|io_enq_bits_preds_1_predicted_pc_valid (1)|io_enq_bits_preds_1_taken (1)|io_enq_bits_preds_2_predicted_pc_bits (40)|io_enq_bits_preds_2_predicted_pc_valid (1)|io_enq_bits_preds_2_taken (1)|io_enq_bits_preds_3_predicted_pc_bits (40)|io_enq_bits_preds_3_predicted_pc_valid (1)|io_enq_bits_preds_3_taken (1)|io_enq_valid (1)|reset (1)|
Queue_61 outputs: |io_deq_bits_meta_0 (120)|io_deq_bits_pc (40)|io_deq_bits_preds_0_predicted_pc_bits (40)|io_deq_bits_preds_0_predicted_pc_valid (1)|io_deq_bits_preds_0_taken (1)|io_deq_bits_preds_1_predicted_pc_bits (40)|io_deq_bits_preds_1_predicted_pc_valid (1)|io_deq_bits_preds_1_taken (1)|io_deq_bits_preds_2_predicted_pc_bits (40)|io_deq_bits_preds_2_predicted_pc_valid (1)|io_deq_bits_preds_2_taken (1)|io_deq_bits_preds_3_predicted_pc_bits (40)|io_deq_bits_preds_3_predicted_pc_valid (1)|io_deq_bits_preds_3_taken (1)|io_deq_valid (1)|io_enq_ready (1)|
Queue_62 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_btb_mispredicts (4)|io_enq_bits_ghist_old_history (64)|io_enq_bits_meta_0 (120)|io_enq_bits_pc (40)|io_enq_valid (1)|reset (1)|
Queue_62 outputs: |io_deq_bits_br_mask (4)|io_deq_bits_btb_mispredicts (4)|io_deq_bits_cfi_idx_bits (2)|io_deq_bits_cfi_idx_valid (1)|io_deq_bits_cfi_is_br (1)|io_deq_bits_cfi_is_jal (1)|io_deq_bits_cfi_mispredicted (1)|io_deq_bits_cfi_taken (1)|io_deq_bits_ghist_old_history (64)|io_deq_bits_is_mispredict_update (1)|io_deq_bits_is_repair_update (1)|io_deq_bits_meta_0 (120)|io_deq_bits_pc (40)|io_deq_bits_target (40)|io_deq_valid (1)|io_enq_ready (1)|
Queue_63 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_bpd_meta_0 (120)|io_enq_bits_br_mask (4)|io_enq_bits_cfi_idx_bits (2)|io_enq_bits_cfi_idx_valid (1)|io_enq_bits_cfi_is_call (1)|io_enq_bits_cfi_is_ret (1)|io_enq_bits_cfi_type (3)|io_enq_bits_edge_inst_0 (1)|io_enq_bits_exp_insts_0 (32)|io_enq_bits_exp_insts_1 (32)|io_enq_bits_exp_insts_2 (32)|io_enq_bits_exp_insts_3 (32)|io_enq_bits_fsrc (2)|io_enq_bits_ghist_current_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_taken (1)|io_enq_bits_ghist_old_history (64)|io_enq_bits_ghist_ras_idx (5)|io_enq_bits_insts_0 (32)|io_enq_bits_insts_1 (32)|io_enq_bits_insts_2 (32)|io_enq_bits_insts_3 (32)|io_enq_bits_mask (4)|io_enq_bits_pc (40)|io_enq_bits_ras_top (40)|io_enq_bits_sfbs_0 (1)|io_enq_bits_sfbs_1 (1)|io_enq_bits_sfbs_2 (1)|io_enq_bits_sfbs_3 (1)|io_enq_bits_xcpt_ae_if (1)|io_enq_bits_xcpt_pf_if (1)|io_enq_valid (1)|reset (1)|
Queue_63 outputs: |io_deq_bits_bp_debug_if_oh_0 (1)|io_deq_bits_bp_debug_if_oh_1 (1)|io_deq_bits_bp_debug_if_oh_2 (1)|io_deq_bits_bp_debug_if_oh_3 (1)|io_deq_bits_bp_xcpt_if_oh_0 (1)|io_deq_bits_bp_xcpt_if_oh_1 (1)|io_deq_bits_bp_xcpt_if_oh_2 (1)|io_deq_bits_bp_xcpt_if_oh_3 (1)|io_deq_bits_bpd_meta_0 (120)|io_deq_bits_br_mask (4)|io_deq_bits_cfi_idx_bits (2)|io_deq_bits_cfi_idx_valid (1)|io_deq_bits_cfi_is_call (1)|io_deq_bits_cfi_is_ret (1)|io_deq_bits_cfi_type (3)|io_deq_bits_edge_inst_0 (1)|io_deq_bits_exp_insts_0 (32)|io_deq_bits_exp_insts_1 (32)|io_deq_bits_exp_insts_2 (32)|io_deq_bits_exp_insts_3 (32)|io_deq_bits_fsrc (2)|io_deq_bits_ghist_current_saw_branch_not_taken (1)|io_deq_bits_ghist_new_saw_branch_not_taken (1)|io_deq_bits_ghist_new_saw_branch_taken (1)|io_deq_bits_ghist_old_history (64)|io_deq_bits_ghist_ras_idx (5)|io_deq_bits_insts_0 (32)|io_deq_bits_insts_1 (32)|io_deq_bits_insts_2 (32)|io_deq_bits_insts_3 (32)|io_deq_bits_mask (4)|io_deq_bits_pc (40)|io_deq_bits_ras_top (40)|io_deq_bits_sfbs_0 (1)|io_deq_bits_sfbs_1 (1)|io_deq_bits_sfbs_2 (1)|io_deq_bits_sfbs_3 (1)|io_deq_bits_shadowed_mask_0 (1)|io_deq_bits_shadowed_mask_1 (1)|io_deq_bits_shadowed_mask_2 (1)|io_deq_bits_shadowed_mask_3 (1)|io_deq_bits_xcpt_ae_if (1)|io_deq_bits_xcpt_pf_if (1)|io_deq_valid (1)|io_enq_ready (1)|
FetchTargetQueue inputs: |clock (1)|io_brupdate_b2_mispredict (1)|io_brupdate_b2_taken (1)|io_brupdate_b2_uop_ftq_idx (4)|io_brupdate_b2_uop_pc_lob (6)|io_deq_bits (4)|io_deq_valid (1)|io_enq_bits_bpd_meta_0 (120)|io_enq_bits_br_mask (4)|io_enq_bits_cfi_idx_bits (2)|io_enq_bits_cfi_idx_valid (1)|io_enq_bits_cfi_is_call (1)|io_enq_bits_cfi_is_ret (1)|io_enq_bits_cfi_type (3)|io_enq_bits_ghist_current_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_not_taken (1)|io_enq_bits_ghist_new_saw_branch_taken (1)|io_enq_bits_ghist_old_history (64)|io_enq_bits_ghist_ras_idx (5)|io_enq_bits_mask (4)|io_enq_bits_pc (40)|io_enq_bits_ras_top (40)|io_enq_valid (1)|io_get_ftq_pc_0_ftq_idx (4)|io_get_ftq_pc_1_ftq_idx (4)|io_redirect_bits (4)|io_redirect_valid (1)|reset (1)|
FetchTargetQueue outputs: |io_bpdupdate_bits_br_mask (4)|io_bpdupdate_bits_cfi_idx_bits (2)|io_bpdupdate_bits_cfi_idx_valid (1)|io_bpdupdate_bits_cfi_is_br (1)|io_bpdupdate_bits_cfi_is_jal (1)|io_bpdupdate_bits_cfi_mispredicted (1)|io_bpdupdate_bits_cfi_taken (1)|io_bpdupdate_bits_ghist_old_history (64)|io_bpdupdate_bits_is_mispredict_update (1)|io_bpdupdate_bits_is_repair_update (1)|io_bpdupdate_bits_meta_0 (120)|io_bpdupdate_bits_pc (40)|io_bpdupdate_bits_target (40)|io_bpdupdate_valid (1)|io_enq_idx (4)|io_enq_ready (1)|io_get_ftq_pc_0_com_pc (40)|io_get_ftq_pc_0_entry_cfi_idx_bits (2)|io_get_ftq_pc_0_entry_cfi_idx_valid (1)|io_get_ftq_pc_0_entry_ras_idx (5)|io_get_ftq_pc_0_entry_start_bank (1)|io_get_ftq_pc_0_next_pc (40)|io_get_ftq_pc_0_next_val (1)|io_get_ftq_pc_0_pc (40)|io_get_ftq_pc_1_entry_br_mask (4)|io_get_ftq_pc_1_entry_cfi_idx_bits (2)|io_get_ftq_pc_1_entry_cfi_is_call (1)|io_get_ftq_pc_1_entry_cfi_is_ret (1)|io_get_ftq_pc_1_entry_start_bank (1)|io_get_ftq_pc_1_ghist_current_saw_branch_not_taken (1)|io_get_ftq_pc_1_ghist_new_saw_branch_not_taken (1)|io_get_ftq_pc_1_ghist_new_saw_branch_taken (1)|io_get_ftq_pc_1_ghist_old_history (64)|io_get_ftq_pc_1_ghist_ras_idx (5)|io_get_ftq_pc_1_pc (40)|io_ras_update (1)|io_ras_update_idx (5)|io_ras_update_pc (40)|
BoomFrontend inputs: |auto_icache_master_out_a_ready (1)|auto_icache_master_out_d_bits_data (64)|auto_icache_master_out_d_bits_opcode (3)|auto_icache_master_out_d_bits_size (4)|auto_icache_master_out_d_valid (1)|clock (1)|io_cpu_brupdate_b2_mispredict (1)|io_cpu_brupdate_b2_taken (1)|io_cpu_brupdate_b2_uop_ftq_idx (4)|io_cpu_brupdate_b2_uop_pc_lob (6)|io_cpu_commit_bits (16)|io_cpu_commit_valid (1)|io_cpu_fetchpacket_ready (1)|io_cpu_flush_icache (1)|io_cpu_get_pc_0_ftq_idx (4)|io_cpu_get_pc_1_ftq_idx (4)|io_cpu_redirect_flush (1)|io_cpu_redirect_ftq_idx (4)|io_cpu_redirect_ghist_current_saw_branch_not_taken (1)|io_cpu_redirect_ghist_new_saw_branch_not_taken (1)|io_cpu_redirect_ghist_new_saw_branch_taken (1)|io_cpu_redirect_ghist_old_history (64)|io_cpu_redirect_ghist_ras_idx (5)|io_cpu_redirect_pc (40)|io_cpu_redirect_val (1)|io_cpu_sfence_bits_addr (39)|io_cpu_sfence_bits_rs1 (1)|io_cpu_sfence_bits_rs2 (1)|io_cpu_sfence_valid (1)|io_ptw_pmp_0_addr (30)|io_ptw_pmp_0_cfg_a (2)|io_ptw_pmp_0_cfg_l (1)|io_ptw_pmp_0_cfg_r (1)|io_ptw_pmp_0_cfg_w (1)|io_ptw_pmp_0_cfg_x (1)|io_ptw_pmp_0_mask (32)|io_ptw_pmp_1_addr (30)|io_ptw_pmp_1_cfg_a (2)|io_ptw_pmp_1_cfg_l (1)|io_ptw_pmp_1_cfg_r (1)|io_ptw_pmp_1_cfg_w (1)|io_ptw_pmp_1_cfg_x (1)|io_ptw_pmp_1_mask (32)|io_ptw_pmp_2_addr (30)|io_ptw_pmp_2_cfg_a (2)|io_ptw_pmp_2_cfg_l (1)|io_ptw_pmp_2_cfg_r (1)|io_ptw_pmp_2_cfg_w (1)|io_ptw_pmp_2_cfg_x (1)|io_ptw_pmp_2_mask (32)|io_ptw_pmp_3_addr (30)|io_ptw_pmp_3_cfg_a (2)|io_ptw_pmp_3_cfg_l (1)|io_ptw_pmp_3_cfg_r (1)|io_ptw_pmp_3_cfg_w (1)|io_ptw_pmp_3_cfg_x (1)|io_ptw_pmp_3_mask (32)|io_ptw_pmp_4_addr (30)|io_ptw_pmp_4_cfg_a (2)|io_ptw_pmp_4_cfg_l (1)|io_ptw_pmp_4_cfg_r (1)|io_ptw_pmp_4_cfg_w (1)|io_ptw_pmp_4_cfg_x (1)|io_ptw_pmp_4_mask (32)|io_ptw_pmp_5_addr (30)|io_ptw_pmp_5_cfg_a (2)|io_ptw_pmp_5_cfg_l (1)|io_ptw_pmp_5_cfg_r (1)|io_ptw_pmp_5_cfg_w (1)|io_ptw_pmp_5_cfg_x (1)|io_ptw_pmp_5_mask (32)|io_ptw_pmp_6_addr (30)|io_ptw_pmp_6_cfg_a (2)|io_ptw_pmp_6_cfg_l (1)|io_ptw_pmp_6_cfg_r (1)|io_ptw_pmp_6_cfg_w (1)|io_ptw_pmp_6_cfg_x (1)|io_ptw_pmp_6_mask (32)|io_ptw_pmp_7_addr (30)|io_ptw_pmp_7_cfg_a (2)|io_ptw_pmp_7_cfg_l (1)|io_ptw_pmp_7_cfg_r (1)|io_ptw_pmp_7_cfg_w (1)|io_ptw_pmp_7_cfg_x (1)|io_ptw_pmp_7_mask (32)|io_ptw_ptbr_mode (4)|io_ptw_req_ready (1)|io_ptw_resp_bits_ae_final (1)|io_ptw_resp_bits_ae_ptw (1)|io_ptw_resp_bits_homogeneous (1)|io_ptw_resp_bits_level (2)|io_ptw_resp_bits_pf (1)|io_ptw_resp_bits_pte_a (1)|io_ptw_resp_bits_pte_d (1)|io_ptw_resp_bits_pte_g (1)|io_ptw_resp_bits_pte_ppn (44)|io_ptw_resp_bits_pte_r (1)|io_ptw_resp_bits_pte_u (1)|io_ptw_resp_bits_pte_v (1)|io_ptw_resp_bits_pte_w (1)|io_ptw_resp_bits_pte_x (1)|io_ptw_resp_valid (1)|io_ptw_status_debug (1)|io_ptw_status_prv (2)|reset (1)|
BoomFrontend outputs: |auto_icache_master_out_a_bits_address (32)|auto_icache_master_out_a_valid (1)|io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if (1)|io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if (1)|io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc (2)|io_cpu_fetchpacket_bits_uops_0_bits_debug_inst (32)|io_cpu_fetchpacket_bits_uops_0_bits_debug_pc (40)|io_cpu_fetchpacket_bits_uops_0_bits_edge_inst (1)|io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx (4)|io_cpu_fetchpacket_bits_uops_0_bits_inst (32)|io_cpu_fetchpacket_bits_uops_0_bits_is_rvc (1)|io_cpu_fetchpacket_bits_uops_0_bits_is_sfb (1)|io_cpu_fetchpacket_bits_uops_0_bits_pc_lob (6)|io_cpu_fetchpacket_bits_uops_0_bits_taken (1)|io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if (1)|io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if (1)|io_cpu_fetchpacket_bits_uops_0_valid (1)|io_cpu_fetchpacket_valid (1)|io_cpu_get_pc_0_com_pc (40)|io_cpu_get_pc_0_entry_cfi_idx_bits (2)|io_cpu_get_pc_0_entry_cfi_idx_valid (1)|io_cpu_get_pc_0_entry_ras_idx (5)|io_cpu_get_pc_0_entry_start_bank (1)|io_cpu_get_pc_0_next_pc (40)|io_cpu_get_pc_0_next_val (1)|io_cpu_get_pc_0_pc (40)|io_cpu_get_pc_1_entry_br_mask (4)|io_cpu_get_pc_1_entry_cfi_idx_bits (2)|io_cpu_get_pc_1_entry_cfi_is_call (1)|io_cpu_get_pc_1_entry_cfi_is_ret (1)|io_cpu_get_pc_1_entry_start_bank (1)|io_cpu_get_pc_1_ghist_current_saw_branch_not_taken (1)|io_cpu_get_pc_1_ghist_new_saw_branch_not_taken (1)|io_cpu_get_pc_1_ghist_new_saw_branch_taken (1)|io_cpu_get_pc_1_ghist_old_history (64)|io_cpu_get_pc_1_ghist_ras_idx (5)|io_cpu_get_pc_1_pc (40)|io_cpu_perf_acquire (1)|io_cpu_perf_tlbMiss (1)|io_ptw_req_bits_bits_addr (27)|io_ptw_req_bits_bits_need_gpa (1)|io_ptw_req_valid (1)|
BranchKillableQueue_3 inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_deq_ready (1)|io_enq_bits_data (65)|io_enq_bits_fflags_bits_flags (5)|io_enq_bits_fflags_bits_uop_rob_idx (5)|io_enq_bits_fflags_valid (1)|io_enq_bits_uop_br_mask (8)|io_enq_bits_uop_dst_rtype (2)|io_enq_bits_uop_fp_val (1)|io_enq_bits_uop_is_amo (1)|io_enq_bits_uop_pdst (6)|io_enq_bits_uop_rob_idx (5)|io_enq_bits_uop_stq_idx (3)|io_enq_bits_uop_uopc (7)|io_enq_bits_uop_uses_stq (1)|io_enq_valid (1)|io_flush (1)|reset (1)|
BranchKillableQueue_3 outputs: |io_deq_bits_data (65)|io_deq_bits_fflags_bits_flags (5)|io_deq_bits_fflags_bits_uop_rob_idx (5)|io_deq_bits_fflags_valid (1)|io_deq_bits_predicated (1)|io_deq_bits_uop_br_mask (8)|io_deq_bits_uop_dst_rtype (2)|io_deq_bits_uop_fp_val (1)|io_deq_bits_uop_is_amo (1)|io_deq_bits_uop_pdst (6)|io_deq_bits_uop_rob_idx (5)|io_deq_bits_uop_stq_idx (3)|io_deq_bits_uop_uopc (7)|io_deq_bits_uop_uses_stq (1)|io_deq_valid (1)|io_empty (1)|io_enq_ready (1)|
ALUExeUnit_1 inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_fcsr_rm (3)|io_get_ftq_pc_entry_cfi_idx_bits (2)|io_get_ftq_pc_entry_cfi_idx_valid (1)|io_get_ftq_pc_entry_start_bank (1)|io_get_ftq_pc_next_pc (40)|io_get_ftq_pc_next_val (1)|io_get_ftq_pc_pc (40)|io_ll_fresp_ready (1)|io_req_bits_kill (1)|io_req_bits_rs1_data (65)|io_req_bits_rs2_data (65)|io_req_bits_uop_br_mask (8)|io_req_bits_uop_br_tag (3)|io_req_bits_uop_bypassable (1)|io_req_bits_uop_ctrl_br_type (4)|io_req_bits_uop_ctrl_csr_cmd (3)|io_req_bits_uop_ctrl_fcn_dw (1)|io_req_bits_uop_ctrl_imm_sel (3)|io_req_bits_uop_ctrl_op1_sel (2)|io_req_bits_uop_ctrl_op2_sel (3)|io_req_bits_uop_ctrl_op_fcn (4)|io_req_bits_uop_dst_rtype (2)|io_req_bits_uop_edge_inst (1)|io_req_bits_uop_fp_val (1)|io_req_bits_uop_ftq_idx (4)|io_req_bits_uop_fu_code (10)|io_req_bits_uop_imm_packed (20)|io_req_bits_uop_is_amo (1)|io_req_bits_uop_is_br (1)|io_req_bits_uop_is_jal (1)|io_req_bits_uop_is_jalr (1)|io_req_bits_uop_is_rvc (1)|io_req_bits_uop_is_sfb (1)|io_req_bits_uop_ldq_idx (3)|io_req_bits_uop_pc_lob (6)|io_req_bits_uop_pdst (6)|io_req_bits_uop_prs1 (6)|io_req_bits_uop_rob_idx (5)|io_req_bits_uop_stq_idx (3)|io_req_bits_uop_taken (1)|io_req_bits_uop_uopc (7)|io_req_bits_uop_uses_stq (1)|io_req_valid (1)|reset (1)|
ALUExeUnit_1 outputs: |io_brinfo_cfi_type (3)|io_brinfo_jalr_target (40)|io_brinfo_mispredict (1)|io_brinfo_pc_sel (2)|io_brinfo_taken (1)|io_brinfo_target_offset (21)|io_brinfo_uop_br_mask (8)|io_brinfo_uop_br_tag (3)|io_brinfo_uop_edge_inst (1)|io_brinfo_uop_ftq_idx (4)|io_brinfo_uop_is_rvc (1)|io_brinfo_uop_ldq_idx (3)|io_brinfo_uop_pc_lob (6)|io_brinfo_uop_rob_idx (5)|io_brinfo_uop_stq_idx (3)|io_brinfo_valid (1)|io_bypass_0_bits_data (65)|io_bypass_0_bits_uop_dst_rtype (2)|io_bypass_0_bits_uop_pdst (6)|io_bypass_0_valid (1)|io_bypass_1_bits_data (65)|io_bypass_1_bits_uop_dst_rtype (2)|io_bypass_1_bits_uop_pdst (6)|io_bypass_1_valid (1)|io_bypass_2_bits_data (65)|io_bypass_2_bits_uop_dst_rtype (2)|io_bypass_2_bits_uop_pdst (6)|io_bypass_2_valid (1)|io_fu_types (10)|io_iresp_bits_data (65)|io_iresp_bits_uop_bypassable (1)|io_iresp_bits_uop_csr_addr (12)|io_iresp_bits_uop_ctrl_csr_cmd (3)|io_iresp_bits_uop_dst_rtype (2)|io_iresp_bits_uop_is_amo (1)|io_iresp_bits_uop_pdst (6)|io_iresp_bits_uop_rob_idx (5)|io_iresp_bits_uop_uses_stq (1)|io_iresp_valid (1)|io_ll_fresp_bits_data (65)|io_ll_fresp_bits_fflags_bits_flags (5)|io_ll_fresp_bits_fflags_bits_uop_rob_idx (5)|io_ll_fresp_bits_fflags_valid (1)|io_ll_fresp_bits_predicated (1)|io_ll_fresp_bits_uop_br_mask (8)|io_ll_fresp_bits_uop_dst_rtype (2)|io_ll_fresp_bits_uop_fp_val (1)|io_ll_fresp_bits_uop_is_amo (1)|io_ll_fresp_bits_uop_pdst (6)|io_ll_fresp_bits_uop_rob_idx (5)|io_ll_fresp_bits_uop_stq_idx (3)|io_ll_fresp_bits_uop_uopc (7)|io_ll_fresp_bits_uop_uses_stq (1)|io_ll_fresp_valid (1)|
BranchKillableQueue_4 inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_deq_ready (1)|io_enq_bits_data (65)|io_enq_bits_fflags_bits_flags (5)|io_enq_bits_fflags_bits_uop_rob_idx (5)|io_enq_bits_fflags_valid (1)|io_enq_bits_uop_br_mask (8)|io_enq_bits_uop_dst_rtype (2)|io_enq_bits_uop_fp_val (1)|io_enq_bits_uop_is_amo (1)|io_enq_bits_uop_pdst (6)|io_enq_bits_uop_rob_idx (5)|io_enq_bits_uop_stq_idx (3)|io_enq_bits_uop_uopc (7)|io_enq_bits_uop_uses_stq (1)|io_enq_valid (1)|io_flush (1)|reset (1)|
BranchKillableQueue_4 outputs: |io_deq_bits_data (65)|io_deq_bits_fflags_bits_flags (5)|io_deq_bits_fflags_bits_uop_rob_idx (5)|io_deq_bits_fflags_valid (1)|io_deq_bits_predicated (1)|io_deq_bits_uop_br_mask (8)|io_deq_bits_uop_dst_rtype (2)|io_deq_bits_uop_fp_val (1)|io_deq_bits_uop_is_amo (1)|io_deq_bits_uop_pdst (6)|io_deq_bits_uop_rob_idx (5)|io_deq_bits_uop_stq_idx (3)|io_deq_bits_uop_uopc (7)|io_deq_bits_uop_uses_stq (1)|io_deq_valid (1)|io_empty (1)|io_enq_ready (1)|
BranchKillableQueue_5 inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_deq_ready (1)|io_enq_bits_data (65)|io_enq_bits_uop_br_mask (8)|io_enq_bits_uop_dst_rtype (2)|io_enq_bits_uop_fp_val (1)|io_enq_bits_uop_is_amo (1)|io_enq_bits_uop_pdst (6)|io_enq_bits_uop_rob_idx (5)|io_enq_bits_uop_stq_idx (3)|io_enq_bits_uop_uopc (7)|io_enq_bits_uop_uses_stq (1)|io_enq_valid (1)|io_flush (1)|reset (1)|
BranchKillableQueue_5 outputs: |io_deq_bits_data (65)|io_deq_bits_fflags_bits_flags (5)|io_deq_bits_fflags_bits_uop_rob_idx (5)|io_deq_bits_fflags_valid (1)|io_deq_bits_predicated (1)|io_deq_bits_uop_br_mask (8)|io_deq_bits_uop_dst_rtype (2)|io_deq_bits_uop_fp_val (1)|io_deq_bits_uop_is_amo (1)|io_deq_bits_uop_pdst (6)|io_deq_bits_uop_rob_idx (5)|io_deq_bits_uop_stq_idx (3)|io_deq_bits_uop_uopc (7)|io_deq_bits_uop_uses_stq (1)|io_deq_valid (1)|io_empty (1)|io_enq_ready (1)|
FPUExeUnit inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_fcsr_rm (3)|io_fresp_ready (1)|io_ll_iresp_ready (1)|io_req_bits_kill (1)|io_req_bits_rs1_data (65)|io_req_bits_rs2_data (65)|io_req_bits_rs3_data (65)|io_req_bits_uop_br_mask (8)|io_req_bits_uop_dst_rtype (2)|io_req_bits_uop_fp_val (1)|io_req_bits_uop_fu_code (10)|io_req_bits_uop_imm_packed (20)|io_req_bits_uop_is_amo (1)|io_req_bits_uop_pdst (6)|io_req_bits_uop_rob_idx (5)|io_req_bits_uop_stq_idx (3)|io_req_bits_uop_uopc (7)|io_req_bits_uop_uses_ldq (1)|io_req_bits_uop_uses_stq (1)|io_req_valid (1)|reset (1)|
FPUExeUnit outputs: |io_fresp_bits_data (65)|io_fresp_bits_fflags_bits_flags (5)|io_fresp_bits_fflags_bits_uop_rob_idx (5)|io_fresp_bits_fflags_valid (1)|io_fresp_bits_uop_dst_rtype (2)|io_fresp_bits_uop_fp_val (1)|io_fresp_bits_uop_is_amo (1)|io_fresp_bits_uop_pdst (6)|io_fresp_bits_uop_rob_idx (5)|io_fresp_bits_uop_uses_ldq (1)|io_fresp_bits_uop_uses_stq (1)|io_fresp_valid (1)|io_fu_types (10)|io_ll_iresp_bits_data (65)|io_ll_iresp_bits_predicated (1)|io_ll_iresp_bits_uop_br_mask (8)|io_ll_iresp_bits_uop_dst_rtype (2)|io_ll_iresp_bits_uop_is_amo (1)|io_ll_iresp_bits_uop_pdst (6)|io_ll_iresp_bits_uop_rob_idx (5)|io_ll_iresp_bits_uop_stq_idx (3)|io_ll_iresp_bits_uop_uopc (7)|io_ll_iresp_bits_uop_uses_stq (1)|io_ll_iresp_valid (1)|
RegisterFileSynthesizable inputs: |clock (1)|io_read_ports_0_addr (6)|io_read_ports_1_addr (6)|io_read_ports_2_addr (6)|io_write_ports_0_bits_addr (6)|io_write_ports_0_bits_data (65)|io_write_ports_0_valid (1)|io_write_ports_1_bits_addr (6)|io_write_ports_1_bits_data (65)|io_write_ports_1_valid (1)|reset (1)|
RegisterFileSynthesizable outputs: |io_read_ports_0_data (65)|io_read_ports_1_data (65)|io_read_ports_2_data (65)|
FpPipeline inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_dis_uops_0_bits_br_mask (8)|io_dis_uops_0_bits_dst_rtype (2)|io_dis_uops_0_bits_exception (1)|io_dis_uops_0_bits_fp_val (1)|io_dis_uops_0_bits_fu_code (10)|io_dis_uops_0_bits_imm_packed (20)|io_dis_uops_0_bits_is_amo (1)|io_dis_uops_0_bits_is_fence (1)|io_dis_uops_0_bits_is_fencei (1)|io_dis_uops_0_bits_mem_cmd (5)|io_dis_uops_0_bits_pdst (6)|io_dis_uops_0_bits_prs1 (6)|io_dis_uops_0_bits_prs1_busy (1)|io_dis_uops_0_bits_prs2 (6)|io_dis_uops_0_bits_prs2_busy (1)|io_dis_uops_0_bits_prs3 (6)|io_dis_uops_0_bits_prs3_busy (1)|io_dis_uops_0_bits_rob_idx (5)|io_dis_uops_0_bits_stq_idx (3)|io_dis_uops_0_bits_uopc (7)|io_dis_uops_0_bits_uses_ldq (1)|io_dis_uops_0_bits_uses_stq (1)|io_dis_uops_0_valid (1)|io_fcsr_rm (3)|io_flush_pipeline (1)|io_from_int_bits_data (65)|io_from_int_bits_fflags_bits_flags (5)|io_from_int_bits_fflags_bits_uop_rob_idx (5)|io_from_int_bits_fflags_valid (1)|io_from_int_bits_predicated (1)|io_from_int_bits_uop_br_mask (8)|io_from_int_bits_uop_dst_rtype (2)|io_from_int_bits_uop_fp_val (1)|io_from_int_bits_uop_is_amo (1)|io_from_int_bits_uop_pdst (6)|io_from_int_bits_uop_rob_idx (5)|io_from_int_bits_uop_stq_idx (3)|io_from_int_bits_uop_uopc (7)|io_from_int_bits_uop_uses_stq (1)|io_from_int_valid (1)|io_ll_wports_0_bits_data (65)|io_ll_wports_0_bits_uop_br_mask (8)|io_ll_wports_0_bits_uop_dst_rtype (2)|io_ll_wports_0_bits_uop_fp_val (1)|io_ll_wports_0_bits_uop_is_amo (1)|io_ll_wports_0_bits_uop_mem_size (2)|io_ll_wports_0_bits_uop_pdst (6)|io_ll_wports_0_bits_uop_rob_idx (5)|io_ll_wports_0_bits_uop_stq_idx (3)|io_ll_wports_0_bits_uop_uopc (7)|io_ll_wports_0_bits_uop_uses_stq (1)|io_ll_wports_0_valid (1)|io_to_int_ready (1)|io_to_sdq_ready (1)|reset (1)|
FpPipeline outputs: |io_debug_wb_wdata_0 (65)|io_debug_wb_wdata_1 (65)|io_dis_uops_0_ready (1)|io_from_int_ready (1)|io_to_int_bits_data (64)|io_to_int_bits_predicated (1)|io_to_int_bits_uop_dst_rtype (2)|io_to_int_bits_uop_is_amo (1)|io_to_int_bits_uop_pdst (6)|io_to_int_bits_uop_rob_idx (5)|io_to_int_bits_uop_uses_stq (1)|io_to_int_valid (1)|io_to_sdq_bits_data (64)|io_to_sdq_bits_uop_br_mask (8)|io_to_sdq_bits_uop_rob_idx (5)|io_to_sdq_bits_uop_stq_idx (3)|io_to_sdq_valid (1)|io_wakeups_0_bits_data (65)|io_wakeups_0_bits_fflags_bits_flags (5)|io_wakeups_0_bits_fflags_bits_uop_rob_idx (5)|io_wakeups_0_bits_fflags_valid (1)|io_wakeups_0_bits_predicated (1)|io_wakeups_0_bits_uop_dst_rtype (2)|io_wakeups_0_bits_uop_fp_val (1)|io_wakeups_0_bits_uop_pdst (6)|io_wakeups_0_bits_uop_rob_idx (5)|io_wakeups_0_valid (1)|io_wakeups_1_bits_data (65)|io_wakeups_1_bits_fflags_bits_flags (5)|io_wakeups_1_bits_fflags_bits_uop_rob_idx (5)|io_wakeups_1_bits_fflags_valid (1)|io_wakeups_1_bits_uop_dst_rtype (2)|io_wakeups_1_bits_uop_fp_val (1)|io_wakeups_1_bits_uop_pdst (6)|io_wakeups_1_bits_uop_rob_idx (5)|io_wakeups_1_valid (1)|
RegisterFileSynthesizable_1 inputs: |clock (1)|io_read_ports_0_addr (6)|io_read_ports_1_addr (6)|io_read_ports_2_addr (6)|io_read_ports_3_addr (6)|io_write_ports_0_bits_addr (6)|io_write_ports_0_bits_data (64)|io_write_ports_0_valid (1)|io_write_ports_1_bits_addr (6)|io_write_ports_1_bits_data (64)|io_write_ports_1_valid (1)|reset (1)|
RegisterFileSynthesizable_1 outputs: |io_read_ports_0_data (64)|io_read_ports_1_data (64)|io_read_ports_2_data (64)|io_read_ports_3_data (64)|
Rob inputs: |clock (1)|io_brupdate_b1_mispredict_mask (8)|io_brupdate_b1_resolve_mask (8)|io_brupdate_b2_mispredict (1)|io_brupdate_b2_uop_rob_idx (5)|io_csr_stall (1)|io_debug_wb_valids_0 (1)|io_debug_wb_valids_1 (1)|io_debug_wb_valids_2 (1)|io_debug_wb_valids_3 (1)|io_debug_wb_wdata_0 (64)|io_debug_wb_wdata_1 (64)|io_debug_wb_wdata_2 (64)|io_debug_wb_wdata_3 (64)|io_enq_partial_stall (1)|io_enq_uops_0_br_mask (8)|io_enq_uops_0_debug_fsrc (2)|io_enq_uops_0_debug_inst (32)|io_enq_uops_0_debug_pc (40)|io_enq_uops_0_dst_rtype (2)|io_enq_uops_0_edge_inst (1)|io_enq_uops_0_exc_cause (64)|io_enq_uops_0_exception (1)|io_enq_uops_0_flush_on_commit (1)|io_enq_uops_0_fp_val (1)|io_enq_uops_0_ftq_idx (4)|io_enq_uops_0_is_br (1)|io_enq_uops_0_is_fence (1)|io_enq_uops_0_is_fencei (1)|io_enq_uops_0_is_jal (1)|io_enq_uops_0_is_jalr (1)|io_enq_uops_0_is_rvc (1)|io_enq_uops_0_is_sys_pc2epc (1)|io_enq_uops_0_is_unique (1)|io_enq_uops_0_ldst (6)|io_enq_uops_0_ldst_val (1)|io_enq_uops_0_pc_lob (6)|io_enq_uops_0_pdst (6)|io_enq_uops_0_rob_idx (5)|io_enq_uops_0_stale_pdst (6)|io_enq_uops_0_uopc (7)|io_enq_uops_0_uses_ldq (1)|io_enq_uops_0_uses_stq (1)|io_enq_valids_0 (1)|io_fflags_0_bits_flags (5)|io_fflags_0_bits_uop_rob_idx (5)|io_fflags_0_valid (1)|io_fflags_1_bits_flags (5)|io_fflags_1_bits_uop_rob_idx (5)|io_fflags_1_valid (1)|io_lsu_clr_bsy_0_bits (5)|io_lsu_clr_bsy_0_valid (1)|io_lsu_clr_bsy_1_bits (5)|io_lsu_clr_bsy_1_valid (1)|io_lxcpt_bits_badvaddr (40)|io_lxcpt_bits_cause (5)|io_lxcpt_bits_uop_br_mask (8)|io_lxcpt_bits_uop_rob_idx (5)|io_lxcpt_valid (1)|io_wb_resps_0_bits_predicated (1)|io_wb_resps_0_bits_uop_pdst (6)|io_wb_resps_0_bits_uop_rob_idx (5)|io_wb_resps_0_valid (1)|io_wb_resps_1_bits_uop_pdst (6)|io_wb_resps_1_bits_uop_rob_idx (5)|io_wb_resps_1_valid (1)|io_wb_resps_2_bits_predicated (1)|io_wb_resps_2_bits_uop_pdst (6)|io_wb_resps_2_bits_uop_rob_idx (5)|io_wb_resps_2_valid (1)|io_wb_resps_3_bits_uop_pdst (6)|io_wb_resps_3_bits_uop_rob_idx (5)|io_wb_resps_3_valid (1)|io_xcpt_fetch_pc (40)|reset (1)|
Rob outputs: |io_com_load_is_at_rob_head (1)|io_com_xcpt_bits_badvaddr (64)|io_com_xcpt_bits_cause (64)|io_com_xcpt_bits_edge_inst (1)|io_com_xcpt_bits_ftq_idx (4)|io_com_xcpt_bits_pc_lob (6)|io_com_xcpt_valid (1)|io_commit_arch_valids_0 (1)|io_commit_debug_wdata_0 (64)|io_commit_fflags_bits (5)|io_commit_fflags_valid (1)|io_commit_rbk_valids_0 (1)|io_commit_rollback (1)|io_commit_uops_0_debug_fsrc (2)|io_commit_uops_0_debug_inst (32)|io_commit_uops_0_debug_pc (40)|io_commit_uops_0_dst_rtype (2)|io_commit_uops_0_edge_inst (1)|io_commit_uops_0_flush_on_commit (1)|io_commit_uops_0_fp_val (1)|io_commit_uops_0_ftq_idx (4)|io_commit_uops_0_is_br (1)|io_commit_uops_0_is_fencei (1)|io_commit_uops_0_is_jal (1)|io_commit_uops_0_is_jalr (1)|io_commit_uops_0_is_rvc (1)|io_commit_uops_0_is_sys_pc2epc (1)|io_commit_uops_0_ldst (6)|io_commit_uops_0_ldst_val (1)|io_commit_uops_0_pc_lob (6)|io_commit_uops_0_pdst (6)|io_commit_uops_0_stale_pdst (6)|io_commit_uops_0_uopc (7)|io_commit_uops_0_uses_ldq (1)|io_commit_uops_0_uses_stq (1)|io_commit_valids_0 (1)|io_empty (1)|io_flush_bits_edge_inst (1)|io_flush_bits_flush_typ (3)|io_flush_bits_ftq_idx (4)|io_flush_bits_is_rvc (1)|io_flush_bits_pc_lob (6)|io_flush_frontend (1)|io_flush_valid (1)|io_ready (1)|io_rob_head_idx (5)|io_rob_tail_idx (5)|
BoomCore inputs: |clock (1)|io_hartid (1)|io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if (1)|io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if (1)|io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc (2)|io_ifu_fetchpacket_bits_uops_0_bits_debug_inst (32)|io_ifu_fetchpacket_bits_uops_0_bits_debug_pc (40)|io_ifu_fetchpacket_bits_uops_0_bits_edge_inst (1)|io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx (4)|io_ifu_fetchpacket_bits_uops_0_bits_inst (32)|io_ifu_fetchpacket_bits_uops_0_bits_is_rvc (1)|io_ifu_fetchpacket_bits_uops_0_bits_is_sfb (1)|io_ifu_fetchpacket_bits_uops_0_bits_pc_lob (6)|io_ifu_fetchpacket_bits_uops_0_bits_taken (1)|io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if (1)|io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if (1)|io_ifu_fetchpacket_bits_uops_0_valid (1)|io_ifu_fetchpacket_valid (1)|io_ifu_get_pc_0_com_pc (40)|io_ifu_get_pc_0_entry_cfi_idx_bits (2)|io_ifu_get_pc_0_entry_cfi_idx_valid (1)|io_ifu_get_pc_0_entry_ras_idx (5)|io_ifu_get_pc_0_entry_start_bank (1)|io_ifu_get_pc_0_next_pc (40)|io_ifu_get_pc_0_next_val (1)|io_ifu_get_pc_0_pc (40)|io_ifu_get_pc_1_entry_br_mask (4)|io_ifu_get_pc_1_entry_cfi_idx_bits (2)|io_ifu_get_pc_1_entry_cfi_is_call (1)|io_ifu_get_pc_1_entry_cfi_is_ret (1)|io_ifu_get_pc_1_entry_start_bank (1)|io_ifu_get_pc_1_ghist_current_saw_branch_not_taken (1)|io_ifu_get_pc_1_ghist_new_saw_branch_not_taken (1)|io_ifu_get_pc_1_ghist_new_saw_branch_taken (1)|io_ifu_get_pc_1_ghist_old_history (64)|io_ifu_get_pc_1_ghist_ras_idx (5)|io_ifu_get_pc_1_pc (40)|io_ifu_perf_acquire (1)|io_ifu_perf_tlbMiss (1)|io_interrupts_debug (1)|io_interrupts_meip (1)|io_interrupts_msip (1)|io_interrupts_mtip (1)|io_interrupts_seip (1)|io_lsu_clr_bsy_0_bits (5)|io_lsu_clr_bsy_0_valid (1)|io_lsu_clr_bsy_1_bits (5)|io_lsu_clr_bsy_1_valid (1)|io_lsu_dis_ldq_idx_0 (3)|io_lsu_dis_stq_idx_0 (3)|io_lsu_exe_0_fresp_bits_data (65)|io_lsu_exe_0_fresp_bits_uop_br_mask (8)|io_lsu_exe_0_fresp_bits_uop_dst_rtype (2)|io_lsu_exe_0_fresp_bits_uop_fp_val (1)|io_lsu_exe_0_fresp_bits_uop_is_amo (1)|io_lsu_exe_0_fresp_bits_uop_mem_size (2)|io_lsu_exe_0_fresp_bits_uop_pdst (6)|io_lsu_exe_0_fresp_bits_uop_rob_idx (5)|io_lsu_exe_0_fresp_bits_uop_stq_idx (3)|io_lsu_exe_0_fresp_bits_uop_uopc (7)|io_lsu_exe_0_fresp_bits_uop_uses_stq (1)|io_lsu_exe_0_fresp_valid (1)|io_lsu_exe_0_iresp_bits_data (64)|io_lsu_exe_0_iresp_bits_uop_dst_rtype (2)|io_lsu_exe_0_iresp_bits_uop_is_amo (1)|io_lsu_exe_0_iresp_bits_uop_pdst (6)|io_lsu_exe_0_iresp_bits_uop_rob_idx (5)|io_lsu_exe_0_iresp_bits_uop_uses_stq (1)|io_lsu_exe_0_iresp_valid (1)|io_lsu_fencei_rdy (1)|io_lsu_fp_stdata_ready (1)|io_lsu_ld_miss (1)|io_lsu_ldq_full_0 (1)|io_lsu_lxcpt_bits_badvaddr (40)|io_lsu_lxcpt_bits_cause (5)|io_lsu_lxcpt_bits_uop_br_mask (8)|io_lsu_lxcpt_bits_uop_rob_idx (5)|io_lsu_lxcpt_valid (1)|io_lsu_perf_acquire (1)|io_lsu_perf_release (1)|io_lsu_perf_tlbMiss (1)|io_lsu_spec_ld_wakeup_0_bits (6)|io_lsu_spec_ld_wakeup_0_valid (1)|io_lsu_stq_full_0 (1)|io_ptw_perf_l2miss (1)|reset (1)|
BoomCore outputs: |io_ifu_brupdate_b2_mispredict (1)|io_ifu_brupdate_b2_taken (1)|io_ifu_brupdate_b2_uop_ftq_idx (4)|io_ifu_brupdate_b2_uop_pc_lob (6)|io_ifu_commit_bits (16)|io_ifu_commit_valid (1)|io_ifu_fetchpacket_ready (1)|io_ifu_flush_icache (1)|io_ifu_get_pc_0_ftq_idx (4)|io_ifu_get_pc_1_ftq_idx (4)|io_ifu_redirect_flush (1)|io_ifu_redirect_ftq_idx (4)|io_ifu_redirect_ghist_current_saw_branch_not_taken (1)|io_ifu_redirect_ghist_new_saw_branch_not_taken (1)|io_ifu_redirect_ghist_new_saw_branch_taken (1)|io_ifu_redirect_ghist_old_history (64)|io_ifu_redirect_ghist_ras_idx (5)|io_ifu_redirect_pc (40)|io_ifu_redirect_val (1)|io_ifu_sfence_bits_addr (39)|io_ifu_sfence_bits_rs1 (1)|io_ifu_sfence_bits_rs2 (1)|io_ifu_sfence_valid (1)|io_lsu_brupdate_b1_mispredict_mask (8)|io_lsu_brupdate_b1_resolve_mask (8)|io_lsu_brupdate_b2_mispredict (1)|io_lsu_brupdate_b2_uop_ldq_idx (3)|io_lsu_brupdate_b2_uop_stq_idx (3)|io_lsu_commit_load_at_rob_head (1)|io_lsu_commit_uops_0_uses_ldq (1)|io_lsu_commit_uops_0_uses_stq (1)|io_lsu_commit_valids_0 (1)|io_lsu_dis_uops_0_bits_br_mask (8)|io_lsu_dis_uops_0_bits_dst_rtype (2)|io_lsu_dis_uops_0_bits_exception (1)|io_lsu_dis_uops_0_bits_fp_val (1)|io_lsu_dis_uops_0_bits_is_amo (1)|io_lsu_dis_uops_0_bits_is_fence (1)|io_lsu_dis_uops_0_bits_ldq_idx (3)|io_lsu_dis_uops_0_bits_mem_cmd (5)|io_lsu_dis_uops_0_bits_mem_signed (1)|io_lsu_dis_uops_0_bits_mem_size (2)|io_lsu_dis_uops_0_bits_pdst (6)|io_lsu_dis_uops_0_bits_rob_idx (5)|io_lsu_dis_uops_0_bits_stq_idx (3)|io_lsu_dis_uops_0_bits_uopc (7)|io_lsu_dis_uops_0_bits_uses_ldq (1)|io_lsu_dis_uops_0_bits_uses_stq (1)|io_lsu_dis_uops_0_valid (1)|io_lsu_exception (1)|io_lsu_exe_0_req_bits_addr (40)|io_lsu_exe_0_req_bits_data (64)|io_lsu_exe_0_req_bits_mxcpt_valid (1)|io_lsu_exe_0_req_bits_sfence_bits_addr (39)|io_lsu_exe_0_req_bits_sfence_bits_rs1 (1)|io_lsu_exe_0_req_bits_sfence_bits_rs2 (1)|io_lsu_exe_0_req_bits_sfence_valid (1)|io_lsu_exe_0_req_bits_uop_br_mask (8)|io_lsu_exe_0_req_bits_uop_ctrl_is_load (1)|io_lsu_exe_0_req_bits_uop_ctrl_is_sta (1)|io_lsu_exe_0_req_bits_uop_ctrl_is_std (1)|io_lsu_exe_0_req_bits_uop_fp_val (1)|io_lsu_exe_0_req_bits_uop_is_amo (1)|io_lsu_exe_0_req_bits_uop_is_fence (1)|io_lsu_exe_0_req_bits_uop_ldq_idx (3)|io_lsu_exe_0_req_bits_uop_mem_cmd (5)|io_lsu_exe_0_req_bits_uop_mem_signed (1)|io_lsu_exe_0_req_bits_uop_mem_size (2)|io_lsu_exe_0_req_bits_uop_pdst (6)|io_lsu_exe_0_req_bits_uop_rob_idx (5)|io_lsu_exe_0_req_bits_uop_stq_idx (3)|io_lsu_exe_0_req_bits_uop_uses_ldq (1)|io_lsu_exe_0_req_bits_uop_uses_stq (1)|io_lsu_exe_0_req_valid (1)|io_lsu_fence_dmem (1)|io_lsu_fp_stdata_bits_data (64)|io_lsu_fp_stdata_bits_uop_br_mask (8)|io_lsu_fp_stdata_bits_uop_rob_idx (5)|io_lsu_fp_stdata_bits_uop_stq_idx (3)|io_lsu_fp_stdata_valid (1)|io_lsu_rob_head_idx (5)|io_ptw_pmp_0_addr (30)|io_ptw_pmp_0_cfg_a (2)|io_ptw_pmp_0_cfg_l (1)|io_ptw_pmp_0_cfg_r (1)|io_ptw_pmp_0_cfg_w (1)|io_ptw_pmp_0_cfg_x (1)|io_ptw_pmp_0_mask (32)|io_ptw_pmp_1_addr (30)|io_ptw_pmp_1_cfg_a (2)|io_ptw_pmp_1_cfg_l (1)|io_ptw_pmp_1_cfg_r (1)|io_ptw_pmp_1_cfg_w (1)|io_ptw_pmp_1_cfg_x (1)|io_ptw_pmp_1_mask (32)|io_ptw_pmp_2_addr (30)|io_ptw_pmp_2_cfg_a (2)|io_ptw_pmp_2_cfg_l (1)|io_ptw_pmp_2_cfg_r (1)|io_ptw_pmp_2_cfg_w (1)|io_ptw_pmp_2_cfg_x (1)|io_ptw_pmp_2_mask (32)|io_ptw_pmp_3_addr (30)|io_ptw_pmp_3_cfg_a (2)|io_ptw_pmp_3_cfg_l (1)|io_ptw_pmp_3_cfg_r (1)|io_ptw_pmp_3_cfg_w (1)|io_ptw_pmp_3_cfg_x (1)|io_ptw_pmp_3_mask (32)|io_ptw_pmp_4_addr (30)|io_ptw_pmp_4_cfg_a (2)|io_ptw_pmp_4_cfg_l (1)|io_ptw_pmp_4_cfg_r (1)|io_ptw_pmp_4_cfg_w (1)|io_ptw_pmp_4_cfg_x (1)|io_ptw_pmp_4_mask (32)|io_ptw_pmp_5_addr (30)|io_ptw_pmp_5_cfg_a (2)|io_ptw_pmp_5_cfg_l (1)|io_ptw_pmp_5_cfg_r (1)|io_ptw_pmp_5_cfg_w (1)|io_ptw_pmp_5_cfg_x (1)|io_ptw_pmp_5_mask (32)|io_ptw_pmp_6_addr (30)|io_ptw_pmp_6_cfg_a (2)|io_ptw_pmp_6_cfg_l (1)|io_ptw_pmp_6_cfg_r (1)|io_ptw_pmp_6_cfg_w (1)|io_ptw_pmp_6_cfg_x (1)|io_ptw_pmp_6_mask (32)|io_ptw_pmp_7_addr (30)|io_ptw_pmp_7_cfg_a (2)|io_ptw_pmp_7_cfg_l (1)|io_ptw_pmp_7_cfg_r (1)|io_ptw_pmp_7_cfg_w (1)|io_ptw_pmp_7_cfg_x (1)|io_ptw_pmp_7_mask (32)|io_ptw_ptbr_mode (4)|io_ptw_ptbr_ppn (44)|io_ptw_sfence_bits_addr (39)|io_ptw_sfence_bits_rs1 (1)|io_ptw_sfence_bits_rs2 (1)|io_ptw_sfence_valid (1)|io_ptw_status_debug (1)|io_ptw_status_dprv (2)|io_ptw_status_mxr (1)|io_ptw_status_prv (2)|io_ptw_status_sum (1)|
PTW inputs: |clock (1)|io_dpath_pmp_0_addr (30)|io_dpath_pmp_0_cfg_a (2)|io_dpath_pmp_0_cfg_l (1)|io_dpath_pmp_0_cfg_r (1)|io_dpath_pmp_0_cfg_w (1)|io_dpath_pmp_0_cfg_x (1)|io_dpath_pmp_0_mask (32)|io_dpath_pmp_1_addr (30)|io_dpath_pmp_1_cfg_a (2)|io_dpath_pmp_1_cfg_l (1)|io_dpath_pmp_1_cfg_r (1)|io_dpath_pmp_1_cfg_w (1)|io_dpath_pmp_1_cfg_x (1)|io_dpath_pmp_1_mask (32)|io_dpath_pmp_2_addr (30)|io_dpath_pmp_2_cfg_a (2)|io_dpath_pmp_2_cfg_l (1)|io_dpath_pmp_2_cfg_r (1)|io_dpath_pmp_2_cfg_w (1)|io_dpath_pmp_2_cfg_x (1)|io_dpath_pmp_2_mask (32)|io_dpath_pmp_3_addr (30)|io_dpath_pmp_3_cfg_a (2)|io_dpath_pmp_3_cfg_l (1)|io_dpath_pmp_3_cfg_r (1)|io_dpath_pmp_3_cfg_w (1)|io_dpath_pmp_3_cfg_x (1)|io_dpath_pmp_3_mask (32)|io_dpath_pmp_4_addr (30)|io_dpath_pmp_4_cfg_a (2)|io_dpath_pmp_4_cfg_l (1)|io_dpath_pmp_4_cfg_r (1)|io_dpath_pmp_4_cfg_w (1)|io_dpath_pmp_4_cfg_x (1)|io_dpath_pmp_4_mask (32)|io_dpath_pmp_5_addr (30)|io_dpath_pmp_5_cfg_a (2)|io_dpath_pmp_5_cfg_l (1)|io_dpath_pmp_5_cfg_r (1)|io_dpath_pmp_5_cfg_w (1)|io_dpath_pmp_5_cfg_x (1)|io_dpath_pmp_5_mask (32)|io_dpath_pmp_6_addr (30)|io_dpath_pmp_6_cfg_a (2)|io_dpath_pmp_6_cfg_l (1)|io_dpath_pmp_6_cfg_r (1)|io_dpath_pmp_6_cfg_w (1)|io_dpath_pmp_6_cfg_x (1)|io_dpath_pmp_6_mask (32)|io_dpath_pmp_7_addr (30)|io_dpath_pmp_7_cfg_a (2)|io_dpath_pmp_7_cfg_l (1)|io_dpath_pmp_7_cfg_r (1)|io_dpath_pmp_7_cfg_w (1)|io_dpath_pmp_7_cfg_x (1)|io_dpath_pmp_7_mask (32)|io_dpath_ptbr_mode (4)|io_dpath_ptbr_ppn (44)|io_dpath_sfence_bits_addr (39)|io_dpath_sfence_bits_rs1 (1)|io_dpath_sfence_bits_rs2 (1)|io_dpath_sfence_valid (1)|io_dpath_status_debug (1)|io_dpath_status_dprv (2)|io_dpath_status_mxr (1)|io_dpath_status_prv (2)|io_dpath_status_sum (1)|io_mem_req_ready (1)|io_mem_resp_bits_data (64)|io_mem_resp_valid (1)|io_mem_s2_nack (1)|io_mem_s2_xcpt_ae_ld (1)|io_requestor_0_req_bits_bits_addr (27)|io_requestor_0_req_bits_valid (1)|io_requestor_0_req_valid (1)|io_requestor_1_req_bits_bits_addr (27)|io_requestor_1_req_bits_bits_need_gpa (1)|io_requestor_1_req_valid (1)|reset (1)|
PTW outputs: |io_dpath_perf_l2hit (1)|io_dpath_perf_l2miss (1)|io_dpath_perf_pte_hit (1)|io_dpath_perf_pte_miss (1)|io_mem_req_bits_addr (40)|io_mem_req_valid (1)|io_mem_s1_kill (1)|io_requestor_0_pmp_0_addr (30)|io_requestor_0_pmp_0_cfg_a (2)|io_requestor_0_pmp_0_cfg_l (1)|io_requestor_0_pmp_0_cfg_r (1)|io_requestor_0_pmp_0_cfg_w (1)|io_requestor_0_pmp_0_cfg_x (1)|io_requestor_0_pmp_0_mask (32)|io_requestor_0_pmp_1_addr (30)|io_requestor_0_pmp_1_cfg_a (2)|io_requestor_0_pmp_1_cfg_l (1)|io_requestor_0_pmp_1_cfg_r (1)|io_requestor_0_pmp_1_cfg_w (1)|io_requestor_0_pmp_1_cfg_x (1)|io_requestor_0_pmp_1_mask (32)|io_requestor_0_pmp_2_addr (30)|io_requestor_0_pmp_2_cfg_a (2)|io_requestor_0_pmp_2_cfg_l (1)|io_requestor_0_pmp_2_cfg_r (1)|io_requestor_0_pmp_2_cfg_w (1)|io_requestor_0_pmp_2_cfg_x (1)|io_requestor_0_pmp_2_mask (32)|io_requestor_0_pmp_3_addr (30)|io_requestor_0_pmp_3_cfg_a (2)|io_requestor_0_pmp_3_cfg_l (1)|io_requestor_0_pmp_3_cfg_r (1)|io_requestor_0_pmp_3_cfg_w (1)|io_requestor_0_pmp_3_cfg_x (1)|io_requestor_0_pmp_3_mask (32)|io_requestor_0_pmp_4_addr (30)|io_requestor_0_pmp_4_cfg_a (2)|io_requestor_0_pmp_4_cfg_l (1)|io_requestor_0_pmp_4_cfg_r (1)|io_requestor_0_pmp_4_cfg_w (1)|io_requestor_0_pmp_4_cfg_x (1)|io_requestor_0_pmp_4_mask (32)|io_requestor_0_pmp_5_addr (30)|io_requestor_0_pmp_5_cfg_a (2)|io_requestor_0_pmp_5_cfg_l (1)|io_requestor_0_pmp_5_cfg_r (1)|io_requestor_0_pmp_5_cfg_w (1)|io_requestor_0_pmp_5_cfg_x (1)|io_requestor_0_pmp_5_mask (32)|io_requestor_0_pmp_6_addr (30)|io_requestor_0_pmp_6_cfg_a (2)|io_requestor_0_pmp_6_cfg_l (1)|io_requestor_0_pmp_6_cfg_r (1)|io_requestor_0_pmp_6_cfg_w (1)|io_requestor_0_pmp_6_cfg_x (1)|io_requestor_0_pmp_6_mask (32)|io_requestor_0_pmp_7_addr (30)|io_requestor_0_pmp_7_cfg_a (2)|io_requestor_0_pmp_7_cfg_l (1)|io_requestor_0_pmp_7_cfg_r (1)|io_requestor_0_pmp_7_cfg_w (1)|io_requestor_0_pmp_7_cfg_x (1)|io_requestor_0_pmp_7_mask (32)|io_requestor_0_ptbr_mode (4)|io_requestor_0_req_ready (1)|io_requestor_0_resp_bits_ae_final (1)|io_requestor_0_resp_bits_homogeneous (1)|io_requestor_0_resp_bits_level (2)|io_requestor_0_resp_bits_pte_a (1)|io_requestor_0_resp_bits_pte_d (1)|io_requestor_0_resp_bits_pte_g (1)|io_requestor_0_resp_bits_pte_ppn (44)|io_requestor_0_resp_bits_pte_r (1)|io_requestor_0_resp_bits_pte_u (1)|io_requestor_0_resp_bits_pte_v (1)|io_requestor_0_resp_bits_pte_w (1)|io_requestor_0_resp_bits_pte_x (1)|io_requestor_0_resp_valid (1)|io_requestor_0_status_dprv (2)|io_requestor_0_status_mxr (1)|io_requestor_0_status_sum (1)|io_requestor_1_pmp_0_addr (30)|io_requestor_1_pmp_0_cfg_a (2)|io_requestor_1_pmp_0_cfg_l (1)|io_requestor_1_pmp_0_cfg_r (1)|io_requestor_1_pmp_0_cfg_w (1)|io_requestor_1_pmp_0_cfg_x (1)|io_requestor_1_pmp_0_mask (32)|io_requestor_1_pmp_1_addr (30)|io_requestor_1_pmp_1_cfg_a (2)|io_requestor_1_pmp_1_cfg_l (1)|io_requestor_1_pmp_1_cfg_r (1)|io_requestor_1_pmp_1_cfg_w (1)|io_requestor_1_pmp_1_cfg_x (1)|io_requestor_1_pmp_1_mask (32)|io_requestor_1_pmp_2_addr (30)|io_requestor_1_pmp_2_cfg_a (2)|io_requestor_1_pmp_2_cfg_l (1)|io_requestor_1_pmp_2_cfg_r (1)|io_requestor_1_pmp_2_cfg_w (1)|io_requestor_1_pmp_2_cfg_x (1)|io_requestor_1_pmp_2_mask (32)|io_requestor_1_pmp_3_addr (30)|io_requestor_1_pmp_3_cfg_a (2)|io_requestor_1_pmp_3_cfg_l (1)|io_requestor_1_pmp_3_cfg_r (1)|io_requestor_1_pmp_3_cfg_w (1)|io_requestor_1_pmp_3_cfg_x (1)|io_requestor_1_pmp_3_mask (32)|io_requestor_1_pmp_4_addr (30)|io_requestor_1_pmp_4_cfg_a (2)|io_requestor_1_pmp_4_cfg_l (1)|io_requestor_1_pmp_4_cfg_r (1)|io_requestor_1_pmp_4_cfg_w (1)|io_requestor_1_pmp_4_cfg_x (1)|io_requestor_1_pmp_4_mask (32)|io_requestor_1_pmp_5_addr (30)|io_requestor_1_pmp_5_cfg_a (2)|io_requestor_1_pmp_5_cfg_l (1)|io_requestor_1_pmp_5_cfg_r (1)|io_requestor_1_pmp_5_cfg_w (1)|io_requestor_1_pmp_5_cfg_x (1)|io_requestor_1_pmp_5_mask (32)|io_requestor_1_pmp_6_addr (30)|io_requestor_1_pmp_6_cfg_a (2)|io_requestor_1_pmp_6_cfg_l (1)|io_requestor_1_pmp_6_cfg_r (1)|io_requestor_1_pmp_6_cfg_w (1)|io_requestor_1_pmp_6_cfg_x (1)|io_requestor_1_pmp_6_mask (32)|io_requestor_1_pmp_7_addr (30)|io_requestor_1_pmp_7_cfg_a (2)|io_requestor_1_pmp_7_cfg_l (1)|io_requestor_1_pmp_7_cfg_r (1)|io_requestor_1_pmp_7_cfg_w (1)|io_requestor_1_pmp_7_cfg_x (1)|io_requestor_1_pmp_7_mask (32)|io_requestor_1_ptbr_mode (4)|io_requestor_1_req_ready (1)|io_requestor_1_resp_bits_ae_final (1)|io_requestor_1_resp_bits_ae_ptw (1)|io_requestor_1_resp_bits_homogeneous (1)|io_requestor_1_resp_bits_level (2)|io_requestor_1_resp_bits_pf (1)|io_requestor_1_resp_bits_pte_a (1)|io_requestor_1_resp_bits_pte_d (1)|io_requestor_1_resp_bits_pte_g (1)|io_requestor_1_resp_bits_pte_ppn (44)|io_requestor_1_resp_bits_pte_r (1)|io_requestor_1_resp_bits_pte_u (1)|io_requestor_1_resp_bits_pte_v (1)|io_requestor_1_resp_bits_pte_w (1)|io_requestor_1_resp_bits_pte_x (1)|io_requestor_1_resp_valid (1)|io_requestor_1_status_debug (1)|io_requestor_1_status_prv (2)|
BoomTile inputs: |auto_buffer_out_a_ready (1)|auto_buffer_out_b_bits_address (32)|auto_buffer_out_b_bits_param (2)|auto_buffer_out_b_bits_size (4)|auto_buffer_out_b_bits_source (3)|auto_buffer_out_b_valid (1)|auto_buffer_out_c_ready (1)|auto_buffer_out_d_bits_data (64)|auto_buffer_out_d_bits_opcode (3)|auto_buffer_out_d_bits_param (2)|auto_buffer_out_d_bits_sink (2)|auto_buffer_out_d_bits_size (4)|auto_buffer_out_d_bits_source (3)|auto_buffer_out_d_valid (1)|auto_buffer_out_e_ready (1)|auto_hartid_in (1)|auto_int_local_in_0_0 (1)|auto_int_local_in_1_0 (1)|auto_int_local_in_1_1 (1)|auto_int_local_in_2_0 (1)|auto_int_local_in_3_0 (1)|clock (1)|reset (1)|
BoomTile outputs: |auto_buffer_out_a_bits_address (32)|auto_buffer_out_a_bits_data (64)|auto_buffer_out_a_bits_mask (8)|auto_buffer_out_a_bits_opcode (3)|auto_buffer_out_a_bits_param (3)|auto_buffer_out_a_bits_size (4)|auto_buffer_out_a_bits_source (3)|auto_buffer_out_a_valid (1)|auto_buffer_out_b_ready (1)|auto_buffer_out_c_bits_address (32)|auto_buffer_out_c_bits_data (64)|auto_buffer_out_c_bits_opcode (3)|auto_buffer_out_c_bits_param (3)|auto_buffer_out_c_bits_size (4)|auto_buffer_out_c_bits_source (3)|auto_buffer_out_c_valid (1)|auto_buffer_out_d_ready (1)|auto_buffer_out_e_bits_sink (2)|auto_buffer_out_e_valid (1)|
Queue_64 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (32)|io_enq_bits_data (64)|io_enq_bits_mask (8)|io_enq_bits_opcode (3)|io_enq_bits_param (3)|io_enq_bits_size (4)|io_enq_bits_source (3)|io_enq_valid (1)|reset (1)|
Queue_64 outputs: |io_deq_bits_address (32)|io_deq_bits_data (64)|io_deq_bits_mask (8)|io_deq_bits_opcode (3)|io_deq_bits_param (3)|io_deq_bits_size (4)|io_deq_bits_source (3)|io_deq_valid (1)|io_enq_ready (1)|
Queue_65 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_opcode (3)|io_enq_bits_param (2)|io_enq_bits_sink (2)|io_enq_bits_size (4)|io_enq_bits_source (3)|io_enq_valid (1)|reset (1)|
Queue_65 outputs: |io_deq_bits_data (64)|io_deq_bits_opcode (3)|io_deq_bits_param (2)|io_deq_bits_sink (2)|io_deq_bits_size (4)|io_deq_bits_source (3)|io_deq_valid (1)|io_enq_ready (1)|
Queue_66 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (32)|io_enq_bits_param (2)|io_enq_valid (1)|reset (1)|
Queue_66 outputs: |io_deq_bits_address (32)|io_deq_bits_param (2)|io_deq_bits_size (4)|io_deq_bits_source (3)|io_deq_valid (1)|io_enq_ready (1)|
Queue_67 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_address (32)|io_enq_bits_data (64)|io_enq_bits_opcode (3)|io_enq_bits_param (3)|io_enq_bits_size (4)|io_enq_bits_source (3)|io_enq_valid (1)|reset (1)|
Queue_67 outputs: |io_deq_bits_address (32)|io_deq_bits_data (64)|io_deq_bits_opcode (3)|io_deq_bits_param (3)|io_deq_bits_size (4)|io_deq_bits_source (3)|io_deq_valid (1)|io_enq_ready (1)|
Queue_68 inputs: |clock (1)|io_enq_bits_sink (2)|io_enq_valid (1)|reset (1)|
Queue_68 outputs: |io_deq_bits_sink (2)|io_deq_valid (1)|io_enq_ready (1)|
TLBuffer_10 inputs: |auto_in_a_bits_address (32)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_param (3)|auto_in_a_bits_size (4)|auto_in_a_bits_source (3)|auto_in_a_valid (1)|auto_in_b_ready (1)|auto_in_c_bits_address (32)|auto_in_c_bits_data (64)|auto_in_c_bits_opcode (3)|auto_in_c_bits_param (3)|auto_in_c_bits_size (4)|auto_in_c_bits_source (3)|auto_in_c_valid (1)|auto_in_d_ready (1)|auto_in_e_bits_sink (2)|auto_in_e_valid (1)|auto_out_a_ready (1)|auto_out_b_bits_address (32)|auto_out_b_bits_param (2)|auto_out_b_valid (1)|auto_out_c_ready (1)|auto_out_d_bits_data (64)|auto_out_d_bits_opcode (3)|auto_out_d_bits_param (2)|auto_out_d_bits_sink (2)|auto_out_d_bits_size (4)|auto_out_d_bits_source (3)|auto_out_d_valid (1)|clock (1)|reset (1)|
TLBuffer_10 outputs: |auto_in_a_ready (1)|auto_in_b_bits_address (32)|auto_in_b_bits_param (2)|auto_in_b_bits_size (4)|auto_in_b_bits_source (3)|auto_in_b_valid (1)|auto_in_c_ready (1)|auto_in_d_bits_data (64)|auto_in_d_bits_opcode (3)|auto_in_d_bits_param (2)|auto_in_d_bits_sink (2)|auto_in_d_bits_size (4)|auto_in_d_bits_source (3)|auto_in_d_valid (1)|auto_in_e_ready (1)|auto_out_a_bits_address (32)|auto_out_a_bits_data (64)|auto_out_a_bits_mask (8)|auto_out_a_bits_opcode (3)|auto_out_a_bits_param (3)|auto_out_a_bits_size (4)|auto_out_a_bits_source (3)|auto_out_a_valid (1)|auto_out_b_ready (1)|auto_out_c_bits_address (32)|auto_out_c_bits_data (64)|auto_out_c_bits_opcode (3)|auto_out_c_bits_param (3)|auto_out_c_bits_size (4)|auto_out_c_bits_source (3)|auto_out_c_valid (1)|auto_out_d_ready (1)|auto_out_e_bits_sink (2)|auto_out_e_valid (1)|
TilePRCIDomain inputs: |auto_int_in_clock_xing_in_0_sync_0 (1)|auto_int_in_clock_xing_in_0_sync_1 (1)|auto_int_in_clock_xing_in_1_sync_0 (1)|auto_int_in_clock_xing_in_2_sync_0 (1)|auto_intsink_in_sync_0 (1)|auto_tap_clock_in_clock (1)|auto_tap_clock_in_reset (1)|auto_tile_reset_domain_boom_tile_hartid_in (1)|auto_tl_master_clock_xing_out_a_ready (1)|auto_tl_master_clock_xing_out_b_bits_address (32)|auto_tl_master_clock_xing_out_b_bits_param (2)|auto_tl_master_clock_xing_out_b_valid (1)|auto_tl_master_clock_xing_out_c_ready (1)|auto_tl_master_clock_xing_out_d_bits_data (64)|auto_tl_master_clock_xing_out_d_bits_opcode (3)|auto_tl_master_clock_xing_out_d_bits_param (2)|auto_tl_master_clock_xing_out_d_bits_sink (2)|auto_tl_master_clock_xing_out_d_bits_size (4)|auto_tl_master_clock_xing_out_d_bits_source (3)|auto_tl_master_clock_xing_out_d_valid (1)|
TilePRCIDomain outputs: |auto_int_out_clock_xing_out_0_sync_0 (1)|auto_int_out_clock_xing_out_1_sync_0 (1)|auto_int_out_clock_xing_out_2_sync_0 (1)|auto_tl_master_clock_xing_out_a_bits_address (32)|auto_tl_master_clock_xing_out_a_bits_data (64)|auto_tl_master_clock_xing_out_a_bits_mask (8)|auto_tl_master_clock_xing_out_a_bits_opcode (3)|auto_tl_master_clock_xing_out_a_bits_param (3)|auto_tl_master_clock_xing_out_a_bits_size (4)|auto_tl_master_clock_xing_out_a_bits_source (3)|auto_tl_master_clock_xing_out_a_valid (1)|auto_tl_master_clock_xing_out_b_ready (1)|auto_tl_master_clock_xing_out_c_bits_address (32)|auto_tl_master_clock_xing_out_c_bits_data (64)|auto_tl_master_clock_xing_out_c_bits_opcode (3)|auto_tl_master_clock_xing_out_c_bits_param (3)|auto_tl_master_clock_xing_out_c_bits_size (4)|auto_tl_master_clock_xing_out_c_bits_source (3)|auto_tl_master_clock_xing_out_c_valid (1)|auto_tl_master_clock_xing_out_d_ready (1)|auto_tl_master_clock_xing_out_e_bits_sink (2)|auto_tl_master_clock_xing_out_e_valid (1)|
Queue_69 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits_data (64)|io_enq_bits_extra_tlrr_extra_size (2)|io_enq_bits_extra_tlrr_extra_source (9)|io_enq_bits_index (23)|io_enq_bits_mask (8)|io_enq_bits_read (1)|io_enq_valid (1)|reset (1)|
Queue_69 outputs: |io_deq_bits_data (64)|io_deq_bits_extra_tlrr_extra_size (2)|io_deq_bits_extra_tlrr_extra_source (9)|io_deq_bits_index (23)|io_deq_bits_mask (8)|io_deq_bits_read (1)|io_deq_valid (1)|io_enq_ready (1)|
TLPLIC inputs: |auto_in_a_bits_address (28)|auto_in_a_bits_data (64)|auto_in_a_bits_mask (8)|auto_in_a_bits_opcode (3)|auto_in_a_bits_size (2)|auto_in_a_bits_source (9)|auto_in_a_valid (1)|auto_in_d_ready (1)|auto_int_in_0 (1)|clock (1)|reset (1)|
TLPLIC outputs: |auto_in_a_ready (1)|auto_in_d_bits_data (64)|auto_in_d_bits_opcode (3)|auto_in_d_bits_size (2)|auto_in_d_bits_source (9)|auto_in_d_valid (1)|auto_int_out_0_0 (1)|auto_int_out_1_0 (1)|
ClockSinkDomain inputs: |auto_clock_in_clock (1)|auto_clock_in_reset (1)|auto_plic_in_a_bits_address (28)|auto_plic_in_a_bits_data (64)|auto_plic_in_a_bits_mask (8)|auto_plic_in_a_bits_opcode (3)|auto_plic_in_a_bits_size (2)|auto_plic_in_a_bits_source (9)|auto_plic_in_a_valid (1)|auto_plic_in_d_ready (1)|auto_plic_int_in_0 (1)|
ClockSinkDomain outputs: |auto_plic_in_a_ready (1)|auto_plic_in_d_bits_data (64)|auto_plic_in_d_bits_opcode (3)|auto_plic_in_d_bits_size (2)|auto_plic_in_d_bits_source (9)|auto_plic_in_d_valid (1)|auto_plic_int_out_0_0 (1)|auto_plic_int_out_1_0 (1)|
Queue_70 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits (8)|io_enq_valid (1)|reset (1)|
Queue_70 outputs: |io_count (4)|io_deq_bits (8)|io_deq_valid (1)|io_enq_ready (1)|
Queue_71 inputs: |clock (1)|io_deq_ready (1)|io_enq_bits (8)|io_enq_valid (1)|reset (1)|
Queue_71 outputs: |io_count (4)|io_deq_bits (8)|io_deq_valid (1)|io_enq_ready (1)|
TLUART inputs: |auto_control_xing_in_a_bits_address (31)|auto_control_xing_in_a_bits_data (64)|auto_control_xing_in_a_bits_mask (8)|auto_control_xing_in_a_bits_opcode (3)|auto_control_xing_in_a_bits_size (2)|auto_control_xing_in_a_bits_source (9)|auto_control_xing_in_a_valid (1)|auto_control_xing_in_d_ready (1)|auto_io_out_rxd (1)|clock (1)|reset (1)|
TLUART outputs: |auto_control_xing_in_a_ready (1)|auto_control_xing_in_d_bits_data (64)|auto_control_xing_in_d_bits_opcode (3)|auto_control_xing_in_d_bits_size (2)|auto_control_xing_in_d_bits_source (9)|auto_control_xing_in_d_valid (1)|auto_int_xing_out_sync_0 (1)|auto_io_out_txd (1)|
ClockSinkDomain_2 inputs: |auto_clock_in_clock (1)|auto_clock_in_reset (1)|auto_uart_0_control_xing_in_a_bits_address (31)|auto_uart_0_control_xing_in_a_bits_data (64)|auto_uart_0_control_xing_in_a_bits_mask (8)|auto_uart_0_control_xing_in_a_bits_opcode (3)|auto_uart_0_control_xing_in_a_bits_size (2)|auto_uart_0_control_xing_in_a_bits_source (9)|auto_uart_0_control_xing_in_a_valid (1)|auto_uart_0_control_xing_in_d_ready (1)|auto_uart_0_io_out_rxd (1)|
ClockSinkDomain_2 outputs: |auto_uart_0_control_xing_in_a_ready (1)|auto_uart_0_control_xing_in_d_bits_data (64)|auto_uart_0_control_xing_in_d_bits_opcode (3)|auto_uart_0_control_xing_in_d_bits_size (2)|auto_uart_0_control_xing_in_d_bits_source (9)|auto_uart_0_control_xing_in_d_valid (1)|auto_uart_0_int_xing_out_sync_0 (1)|auto_uart_0_io_out_txd (1)|
StarshipSimTop inputs: |clock (1)|l2_frontend_bus_axi4_0_ar_bits_addr (32)|l2_frontend_bus_axi4_0_ar_bits_burst (2)|l2_frontend_bus_axi4_0_ar_bits_cache (4)|l2_frontend_bus_axi4_0_ar_bits_id (8)|l2_frontend_bus_axi4_0_ar_bits_len (8)|l2_frontend_bus_axi4_0_ar_bits_lock (1)|l2_frontend_bus_axi4_0_ar_bits_prot (3)|l2_frontend_bus_axi4_0_ar_bits_qos (4)|l2_frontend_bus_axi4_0_ar_bits_size (3)|l2_frontend_bus_axi4_0_ar_valid (1)|l2_frontend_bus_axi4_0_aw_bits_addr (32)|l2_frontend_bus_axi4_0_aw_bits_burst (2)|l2_frontend_bus_axi4_0_aw_bits_cache (4)|l2_frontend_bus_axi4_0_aw_bits_id (8)|l2_frontend_bus_axi4_0_aw_bits_len (8)|l2_frontend_bus_axi4_0_aw_bits_lock (1)|l2_frontend_bus_axi4_0_aw_bits_prot (3)|l2_frontend_bus_axi4_0_aw_bits_qos (4)|l2_frontend_bus_axi4_0_aw_bits_size (3)|l2_frontend_bus_axi4_0_aw_valid (1)|l2_frontend_bus_axi4_0_b_ready (1)|l2_frontend_bus_axi4_0_r_ready (1)|l2_frontend_bus_axi4_0_w_bits_data (64)|l2_frontend_bus_axi4_0_w_bits_last (1)|l2_frontend_bus_axi4_0_w_bits_strb (8)|l2_frontend_bus_axi4_0_w_valid (1)|mem_axi4_0_ar_ready (1)|mem_axi4_0_aw_ready (1)|mem_axi4_0_b_bits_id (4)|mem_axi4_0_b_bits_resp (2)|mem_axi4_0_b_valid (1)|mem_axi4_0_r_bits_data (64)|mem_axi4_0_r_bits_id (4)|mem_axi4_0_r_bits_last (1)|mem_axi4_0_r_bits_resp (2)|mem_axi4_0_r_valid (1)|mem_axi4_0_w_ready (1)|reset (1)|reset_manager_reset_in (1)|uart_0_rxd (1)|
StarshipSimTop outputs: |l2_frontend_bus_axi4_0_ar_ready (1)|l2_frontend_bus_axi4_0_aw_ready (1)|l2_frontend_bus_axi4_0_b_bits_id (8)|l2_frontend_bus_axi4_0_b_bits_resp (2)|l2_frontend_bus_axi4_0_b_valid (1)|l2_frontend_bus_axi4_0_r_bits_data (64)|l2_frontend_bus_axi4_0_r_bits_id (8)|l2_frontend_bus_axi4_0_r_bits_last (1)|l2_frontend_bus_axi4_0_r_bits_resp (2)|l2_frontend_bus_axi4_0_r_valid (1)|l2_frontend_bus_axi4_0_w_ready (1)|mem_axi4_0_ar_bits_addr (32)|mem_axi4_0_ar_bits_burst (2)|mem_axi4_0_ar_bits_cache (4)|mem_axi4_0_ar_bits_id (4)|mem_axi4_0_ar_bits_len (8)|mem_axi4_0_ar_bits_lock (1)|mem_axi4_0_ar_bits_prot (3)|mem_axi4_0_ar_bits_qos (4)|mem_axi4_0_ar_bits_size (3)|mem_axi4_0_ar_valid (1)|mem_axi4_0_aw_bits_addr (32)|mem_axi4_0_aw_bits_burst (2)|mem_axi4_0_aw_bits_cache (4)|mem_axi4_0_aw_bits_id (4)|mem_axi4_0_aw_bits_len (8)|mem_axi4_0_aw_bits_lock (1)|mem_axi4_0_aw_bits_prot (3)|mem_axi4_0_aw_bits_qos (4)|mem_axi4_0_aw_bits_size (3)|mem_axi4_0_aw_valid (1)|mem_axi4_0_b_ready (1)|mem_axi4_0_r_ready (1)|mem_axi4_0_w_bits_data (64)|mem_axi4_0_w_bits_last (1)|mem_axi4_0_w_bits_strb (8)|mem_axi4_0_w_valid (1)|reset_manager_reset_out (1)|uart_0_txd (1)|