<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vppGbl</title></head>
<body>
<h1><a name="vppGbl">"vppGbl"</a>
        </h1>
<p><a HREF="#frac_pll">INTERFACE: frac_pll</a></p>
<p><a HREF="#frac_pll0">INTERFACE: frac_pll0</a></p>
<p><a HREF="#frac_pll1">INTERFACE: frac_pll1</a></p>
<p><a HREF="#frac_pll2">INTERFACE: frac_pll2</a></p>
<p><a HREF="#SRAMPWR">INTERFACE: SRAMPWR</a></p>
<p><a HREF="#ROMPWR">INTERFACE: ROMPWR</a></p>
<p><a HREF="#SRAMPWR_ULL">INTERFACE: SRAMPWR_ULL</a></p>
<p><a HREF="#SRAMRWTC_LL">INTERFACE: SRAMRWTC_LL</a></p>
<p><a HREF="#SRAMRWTC_ULL_0P8">INTERFACE: SRAMRWTC_ULL_0P8</a></p>
<p><a HREF="#SRAMRWTC_ULL_0P6">INTERFACE: SRAMRWTC_ULL_0P6</a></p>
<p><a HREF="#Dummy3Reg">INTERFACE: Dummy3Reg</a></p>
<p><a HREF="#AVIOGBLREG3">INTERFACE: AVIOGBLREG3</a></p>
<p><a HREF="#VPLL_WRAP">INTERFACE: VPLL_WRAP</a></p>
<p><a HREF="#vppGbl">INTERFACE: vppGbl</a></p>
<p><a NAME="frac_pll"><p></p>
<a HREF="#vppGbl">frac_pll</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>frac_pll</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p>ctrl0</p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:7]</p>
</td>
<td><p>%%</p>
</td>
<td><p>25</p>
</td>
<td><p><a NAME="frac_pll_RSVDx0_b7"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="frac_pll_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="frac_pll_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="frac_pll_RSVDx4_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="frac_pll_ctrl2">ctrl2</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="frac_pll_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="frac_pll_RSVDx8_b5"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="frac_pll_ctrl3">ctrl3</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="frac_pll_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="frac_pll_RSVDxC_b6"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="frac_pll_ctrl4">ctrl4</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="frac_pll_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fractional portion of feedback divide value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="frac_pll_RSVDx10_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="frac_pll_ctrl5">ctrl5</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll_RSVDx14_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="frac_pll_status">status</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL status register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="frac_pll_RSVDx18_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="frac_pll0"><p></p>
<a HREF="#vppGbl">frac_pll0</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>frac_pll0</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>LP PLL0(MAIN)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:7]</p>
</td>
<td><p>%%</p>
</td>
<td><p>25</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx0_b7"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="frac_pll0_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="frac_pll0_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xC8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx4_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="frac_pll0_ctrl2">ctrl2</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="frac_pll0_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx8_b5"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="frac_pll0_ctrl3">ctrl3</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="frac_pll0_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="frac_pll0_RSVDxC_b6"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="frac_pll0_ctrl4">ctrl4</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="frac_pll0_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fractional portion of feedback divide value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx10_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="frac_pll0_ctrl5">ctrl5</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll0_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx14_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="frac_pll0_status">status</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL status register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll0_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="frac_pll0_RSVDx18_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="frac_pll1"><p></p>
<a HREF="#vppGbl">frac_pll1</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>frac_pll1</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>LP PLL1(OSPI/ISP)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:7]</p>
</td>
<td><p>%%</p>
</td>
<td><p>25</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx0_b7"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="frac_pll1_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="frac_pll1_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xFA</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx4_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="frac_pll1_ctrl2">ctrl2</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="frac_pll1_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx8_b5"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="frac_pll1_ctrl3">ctrl3</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="frac_pll1_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="frac_pll1_RSVDxC_b6"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="frac_pll1_ctrl4">ctrl4</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="frac_pll1_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fractional portion of feedback divide value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx10_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="frac_pll1_ctrl5">ctrl5</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll1_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx14_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="frac_pll1_status">status</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL status register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll1_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="frac_pll1_RSVDx18_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="frac_pll2"><p></p>
<a HREF="#vppGbl">frac_pll2</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>frac_pll2</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>LP PLL2(AUDIO)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:7]</p>
</td>
<td><p>%%</p>
</td>
<td><p>25</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx0_b7"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="frac_pll2_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>12</p>
</td>
<td><p><a NAME="frac_pll2_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xC4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx4_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="frac_pll2_ctrl2">ctrl2</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>5</p>
</td>
<td><p><a NAME="frac_pll2_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:5]</p>
</td>
<td><p>%%</p>
</td>
<td><p>27</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx8_b5"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0000C</p>
</td>
<td><p><a NAME="frac_pll2_ctrl3">ctrl3</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="frac_pll2_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="frac_pll2_RSVDxC_b6"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00010</p>
</td>
<td><p><a NAME="frac_pll2_ctrl4">ctrl4</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="frac_pll2_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x9BA5C3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Fractional portion of feedback divide value(Hex value E57FB)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx10_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00014</p>
</td>
<td><p><a NAME="frac_pll2_ctrl5">ctrl5</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll2_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx14_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00018</p>
</td>
<td><p><a NAME="frac_pll2_status">status</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>PLL status register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="frac_pll2_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="frac_pll2_RSVDx18_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SRAMPWR"><p></p>
<a HREF="#vppGbl">SRAMPWR</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SRAMPWR</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SRAMPWR_ctrl">ctrl</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>ON</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SHUTDWN</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>ON</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>DEEPSLP</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Deep sleep mode powers down the most of peripheral circuit for<p></p>
leakage reduction and retains memory<p></p>
array content with lower voltage</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>ON</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SLEEP</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Sleep mode powers down most peripheral circuit for leakage<p></p>
reduction with data retention</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:3]</p>
</td>
<td><p>%%</p>
</td>
<td><p>29</p>
</td>
<td><p><a NAME="SRAMPWR_RSVDx0_b3"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="ROMPWR"><p></p>
<a HREF="#vppGbl">ROMPWR</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>ROMPWR</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="ROMPWR_ctrl">ctrl</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="ROMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>ON</p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>SHUTDWN</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="ROMPWR_RSVDx0_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SRAMPWR_ULL"><p></p>
<a HREF="#vppGbl">SRAMPWR_ULL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SRAMPWR_ULL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SRAMPWR_ULL_ctrl">ctrl</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>2</p>
</td>
<td><p><a NAME="SRAMPWR_ULL_ctrl_POFF">POFF</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>POFF[1:0] = 2'b00 - No Periphery Off Mode.<p></p>
POFF[1:0] = 2'b01 - Standard Periphery Off Mode: It shuts down<p></p>
power to periphery and maintain memory contents (VDD=X),<p></p>
Outputs X.<p></p>
POFF[1:0] = 2'b10 - RM3 Periphery Off Mode: It is a Debug mode<p></p>
to remove source bias.<p></p>
POFF[1:0] = 2'b11 - SD Periphery Off Mode: It shuts down power<p></p>
to periphery and memory core, no memory data retention<p></p>
(VDD=X), Outputs X.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="SRAMPWR_ULL_RSVDx0_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SRAMRWTC_LL"><p></p>
<a HREF="#vppGbl">SRAMRWTC_LL</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SRAMRWTC_LL</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0_RF1P">RF1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0_UHDRF1P">UHDRF1P</a></p>
</td>
<td><p>0x9</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL[3:2] = 10 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0_RF2P">RF2P</a></p>
</td>
<td><p>0x35</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RCT [1:0] = 01 (default)<p></p>
WCT [3:2] = 01 (default)<p></p>
KP[6:4] = 011 (default)<p></p>
Bit7 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0_UHDRF2P">UHDRF2P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL [3:2] = 00 (default)<p></p>
MTSEL [5:4] = 00 (default)<p></p>
Bit 7 and 8 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl0_UHDRF2P_ULVT">UHDRF2P_ULVT</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL [1:0] = 01 (default)<p></p>
WTSEL [3:2] = 01 (default)<p></p>
MTSEL [5:4] = 01 (default)<p></p>
Bit 7 and 8 not used</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SHDMBSR1P">SHDMBSR1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SHDSBSR1P">SHDSBSR1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SHCMBSR1P_SSEG">SHCMBSR1P_SSEG</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_HDMBSR_1P">HDMBSR_1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SHCSBSR1P">SHCSBSR1P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_HDSBSR_1P">HDSBSR_1P</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [27:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SPSRAM_WT0">SPSRAM_WT0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:28]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl1_SPSRAM_WT1">SPSRAM_WT1</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00008</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl2">ctrl2</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl2_L1CACHE">L1CACHE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>MCR[1:0] = 00 (default)<p></p>
MCW[3:2] = 00 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl2_DPSR2P">DPSR2P</a></p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
WTSEL[3:2] = 01 (default)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_ctrl2_ROM">ROM</a></p>
</td>
<td><p>0x15</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>RTSEL[1:0] = 01 (default)<p></p>
PTSEL[3:2] = 01 (default)<p></p>
TRB[5:4]: 01<p></p>
TM[6]: 0<p></p>
Bit 7 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%%</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SRAMRWTC_LL_RSVDx8_b16"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SRAMRWTC_ULL_0P8"><p></p>
<a HREF="#vppGbl">SRAMRWTC_ULL_0P8</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SRAMRWTC_ULL_0P8</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_ctrl0_ULL_SR_1P">ULL_SR_1P</a></p>
</td>
<td><p>0xC9C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1 = 0 (default)<p></p>
TEST_RNM = 0 (default)<p></p>
RME = 1 (default)<p></p>
RM [3:0] = 0011 (default)<p></p>
RA [1:0] = 01 (default)<p></p>
WA [2:0] = 110 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 16 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_ctrl0_ULL_RF_1P">ULL_RF_1P</a></p>
</td>
<td><p>0xC9C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1 = 0 (default)<p></p>
TEST_RNM = 0 (default)<p></p>
RME = 1 (default)<p></p>
RM [3:0] = 0011 (default)<p></p>
RA [1:0] = 01 (default)<p></p>
WA [2:0] = 110 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 16 not used</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_ctrl1_ULL_RF_2P">ULL_RF_2P</a></p>
</td>
<td><p>0x32678</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1A = 0 (default)<p></p>
TEST1B = 0 (default)<p></p>
TEST_RNMA = 0 (default)<p></p>
RMEA = 1 (default)<p></p>
RMEB = 1 (default)<p></p>
RMA [3:0] = 0011 (default)<p></p>
RMB [3:0] = 0011 (default)<p></p>
RA [1:0] = 01 (default)<p></p>
WA [2:0] = 110 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 22 and 23 and 24 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P8_RSVDx4_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="SRAMRWTC_ULL_0P6"><p></p>
<a HREF="#vppGbl">SRAMRWTC_ULL_0P6</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>SRAMRWTC_ULL_0P6</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_ctrl0">ctrl0</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_ctrl0_ULL_SR_1P">ULL_SR_1P</a></p>
</td>
<td><p>0xF0C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1 = 0 (default)<p></p>
TEST_RNM = 0 (default)<p></p>
RME = 1 (default)<p></p>
RM [3:0] = 0001 (default)<p></p>
RA [1:0] = 10 (default)<p></p>
WA [2:0] = 111 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 16 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>16</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_ctrl0_ULL_RF_1P">ULL_RF_1P</a></p>
</td>
<td><p>0xF0C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1 = 0 (default)<p></p>
TEST_RNM = 0 (default)<p></p>
RME = 1 (default)<p></p>
RM [3:0] = 0001 (default)<p></p>
RA [1:0] = 10 (default)<p></p>
WA [2:0] = 111 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 16 not used</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_ctrl1">ctrl1</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Control register</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_ctrl1_ULL_RF_2P">ULL_RF_2P</a></p>
</td>
<td><p>0x3C238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>TEST1A = 0 (default)<p></p>
TEST1B = 0 (default)<p></p>
TEST_RNMA = 0 (default)<p></p>
RMEA = 1 (default)<p></p>
RMEB = 1 (default)<p></p>
RMA [3:0] = 0001 (default)<p></p>
RMB [3:0] = 0001 (default)<p></p>
RA [1:0] = 10 (default)<p></p>
WA [2:0] = 111 (default)<p></p>
WPULSE [2:0] = 000 (default)<p></p>
Bit 22 and 23 and 24 not used</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:24]</p>
</td>
<td><p>%%</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="SRAMRWTC_ULL_0P6_RSVDx4_b24"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="Dummy3Reg"><p></p>
<a HREF="#vppGbl">Dummy3Reg</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>Dummy3Reg</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="Dummy3Reg_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(R-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>32</p>
</td>
<td><p><a NAME="Dummy3Reg_0x0">0x0</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dummy3 registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="AVIOGBLREG3"><p></p>
<a HREF="#vppGbl">AVIOGBLREG3</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>AVIOGBLREG3</p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="AVIOGBLREG3_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#Dummy3Reg">$Dummy3Reg</a></p>
</td>
<td><p><a NAME="AVIOGBLREG3_Dummy3">Dummy3</a></p>
</td>
<td><p>REG</p>
</td>
<td><p>[2048]</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>dummy1 registers</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="VPLL_WRAP"><p></p>
<a HREF="#vppGbl">VPLL_WRAP</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>VPLL_WRAP</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL">VPLL_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock controls for VPLL CLK output</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkOSwitch">clkOSwitch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: use source clock<p></p>
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkOD3Switch">clkOD3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0 : divide factor is decided by clkSwitch and clkSel<p></p>
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkOSel">clkOSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Use the following divide factor if clkD3Switch="0.</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d2</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d4</p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d6</p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d8</p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d12</p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkOEn">clkOEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock enable for VPLL CLK output.<p></p>
Not used.<p></p>
Clock controls for VPLL CLKO1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkO1Switch">clkO1Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
0: use source clock<p></p>
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkO1D3Switch">clkO1D3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
0 : divide factor is decided by clkSwitch and clkSel<p></p>
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkO1Sel">clkO1Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
Use the following divide factor if clkD3Switch="0.</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d2</p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d4</p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d6</p>
</td>
<td><p>0x3</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d8</p>
</td>
<td><p>0x4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>:</p>
</td>
<td><p>d12</p>
</td>
<td><p>0x5</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL_CTRL_clkO1En">clkO1En</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
Clock enable for VPLL CLKO1.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:12]</p>
</td>
<td><p>%%</p>
</td>
<td><p>20</p>
</td>
<td><p><a NAME="VPLL_WRAP_RSVDx0_b12"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00004</p>
</td>
<td><p><a NAME="VPLL_WRAP_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#frac_pll">$frac_pll</a></p>
</td>
<td><p><a NAME="VPLL_WRAP_VPLL">VPLL</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>All the registers for VPLL.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
<p><a NAME="vppGbl"><p></p>
<a HREF="#vppGbl">vppGbl</a></a></p>
<table width="100%"><tr><td COLSPAN="2"><p>Word Offset</p>
</td>
<td><p>Word ID</p>
</td>
<td><p>Type</p>
</td>
<td><p>Bits</p>
</td>
<td><p>Bit Field - Enums</p>
</td>
<td><p>Reset<p></p>
Access</p>
</td>
<td><p>Array</p>
</td>
</tr>
<tr><td COLSPAN="2"><p>$INTERFACE</p>
</td>
<td><p>vppGbl</p>
</td>
<td><p>biu</p>
</td>
<td><p><p></p>
</p>
</td>
<td COLSPAN="4"><p>(4,4)</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00000</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#VPLL_WRAP">$VPLL_WRAP</a></p>
</td>
<td><p><a NAME="vppGbl_VPLL1_WRAP">VPLL1_WRAP</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>All the registers for VPLL1 wrapper.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00020</p>
</td>
<td><p><a NAME="vppGbl_AVPLLA_CLK_EN">AVPLLA_CLK_EN</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_AVPLLA_CLK_EN_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Gates the output of VPLL1 after divider and before it is passed to any logic.<p></p>
0: Disable channel output<p></p>
1: Enable channel output<p></p>
SW should program this bit as 1 after programming the respective VPLL channel to make sure that clean clock is passed to the logic.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_AVPLLA_CLK_EN_dbg_mux_sel">dbg_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>*INTERNAL_ONLY**<p></p>
Not used<p></p>
0: CLKOUT_TST from VPLL1 is connected to Clock Debug pin.<p></p>
1:CLKOUT_C1 from VPLL1 is connected to Clock Debug pin.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:2]</p>
</td>
<td><p>%%</p>
</td>
<td><p>30</p>
</td>
<td><p><a NAME="vppGbl_RSVDx20_b2"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00024</p>
</td>
<td><p><a NAME="vppGbl_SWPDWN_CTRL">SWPDWN_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWPDWN_CTRL_VPLL1_PD">VPLL1_PD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>1: VPLL1 power down<p></p>
0: Normal operation</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="vppGbl_RSVDx24_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00028</p>
</td>
<td><p><a NAME="vppGbl_CTRL">CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CTRL_G64BDHUB_dyCG_en">G64BDHUB_dyCG_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>If G64BDHUB_CG_en is 1, then this bit is invalid<p></p>
1: HW will gate the clock dynamically<p></p>
0: free running clock</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CTRL_G64BDHUB_CG_en">G64BDHUB_CG_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: clock gating is based on G64BDHUB_dyCG_en<p></p>
1: static clock gating</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CTRL_BCM_FIFO_FLUSH">BCM_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Flushes OCPF async FIFO between G64BDHUB and BCM.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CTRL_BCMQ_FIFO_FLUSH">BCMQ_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Flushes OCPF async FIFO between G64BDHUB and BCMQ.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>4</p>
</td>
<td><p><a NAME="vppGbl_CTRL_DebugSel">DebugSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>0: DSI HOST Debug Bus<p></p>
1-15: Reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="vppGbl_RSVDx28_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0002C</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL">INTR_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_gpu_xaq2_int_en">gpu_xaq2_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_vdec_irq_out_int_en">vdec_irq_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsi_host1_out_int_en">dsi_host1_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsi_host2_out_int_en">dsi_host2_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_ispF_frame_end_YR">ispF_frame_end_YR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP-F YR Frame End</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_ispL_frame_end_YR">ispL_frame_end_YR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>ISP-L YR Frame End</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_yuv420R_row_intr">yuv420R_row_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DSITX2 YUV420 Row Intr</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_yuv420L_row_intr">yuv420L_row_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DSITX1 YUV420 Row Intr</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsitewaitR_intr">dsitewaitR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DSITX2 TE Wait</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsitewaitL_intr">dsitewaitL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>DSITX1 TE Wait</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsplyTg_vdeR_intr">dsplyTg_vdeR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Display(SSF) TG Right VDE</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsplyTg_vdeL_intr">dsplyTg_vdeL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Display(SSF) TG Left VDE</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsplyTg_SoF_intr">dsplyTg_SoF_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Display(SSF) TG SOF</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsplyTg_EoF_L_intr">dsplyTg_EoF_L_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Display(SSF) TG Left EOF</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_dsplyTg_EoF_R_intr">dsplyTg_EoF_R_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Display(SSF) TG Right EOF</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_FE_intr_ptrL_intr">FE_intr_ptrL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>SSF TG Left Sync interrupt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_FE_intr_ptrR_intr">FE_intr_ptrR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>SSF TG Right Sync interrupt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_INTR_CTRL_bcm_invalid_int_en">bcm_invalid_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>BCM invalid request Interrupt Event<p></p>
0: Disable the interrupt<p></p>
1: Enable the interrupt</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:18]</p>
</td>
<td><p>%%</p>
</td>
<td><p>14</p>
</td>
<td><p><a NAME="vppGbl_RSVDx2C_b18"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00030</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL">SWRST_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P-)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vDec_cfgRstn">vDec_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vDec_aRstn">vDec_aRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gpuWrap_cfgRstn">gpuWrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gpuWrap_axiRstn">gpuWrap_axiRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gpuWrap_pinRstn">gpuWrap_pinRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_g64bDhub_Wrap_cfgRstn">g64bDhub_Wrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_g64bDhub_Wrap_axiRstn">g64bDhub_Wrap_axiRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_dsiHostWrap_cfgRstn">dsiHostWrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [8:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_dsiHostWrap_pixRstn">dsiHostWrap_pixRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [9:9]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gfxss_ispFRstn">gfxss_ispFRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:10]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gfxss_ispLRstn">gfxss_ispLRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_cfgRstn">vppTop_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_mp_scl_BiuRstn">mp_scl_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_gfx_vop_BiuRstn">gfx_vop_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [14:14]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_LRSepShift_BiuRstn">LRSepShift_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [15:15]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vpp_BiuRstn">vpp_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [16:16]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_vppRstn">vppTop_vppRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [17:17]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_MP_SCL_Rstn">vppTop_MP_SCL_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [18:18]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_GAMMA_Rstn">vppTop_VOP_GAMMA_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [19:19]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_DIHER_Rstn">vppTop_VOP_DIHER_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [20:20]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_CSC_Rstn">vppTop_VOP_CSC_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [21:21]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_CAPP_replicate_Rstn">vppTop_VOP_CAPP_replicate_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [22:22]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_DNS444_422_Rstn">vppTop_VOP_DNS444_422_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [23:23]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_VOP_DNS422_420_Rstn">vppTop_VOP_DNS422_420_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [24:24]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_vppTop_LRSHIFT_Rstn">vppTop_LRSHIFT_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [25:25]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_SWRST_CTRL_dpiSyncRstn">dpiSyncRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Reset for DSI Host controller.<p></p>
1: de-assert reset<p></p>
0: Assert reset</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:26]</p>
</td>
<td><p>%%</p>
</td>
<td><p>6</p>
</td>
<td><p><a NAME="vppGbl_RSVDx30_b26"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00034</p>
</td>
<td><p><a NAME="vppGbl_PIXCLK_CTRL">PIXCLK_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="vppGbl_PIXCLK_CTRL_pix_ClkSel">pix_ClkSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Use the following divide factor if clkD3Switch="0.<p"></p>
1: Div2<p></p>
2: Div4<p></p>
3: Div6<p></p>
4: Div8<p></p>
5: Div12</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_PIXCLK_CTRL_pix_ClkSwitch">pix_ClkSwitch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
0: use source clock<p></p>
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_PIXCLK_CTRL_pix_ClkD3Switch">pix_ClkD3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Not used.<p></p>
0 : divide factor is decided by clkSwitch and clkSel<p></p>
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_PIXCLK_CTRL_pix_ClkEn">pix_ClkEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock enable for pixClk.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:6]</p>
</td>
<td><p>%%</p>
</td>
<td><p>26</p>
</td>
<td><p><a NAME="vppGbl_RSVDx34_b6"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00038</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL">CG_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_Reserved_cg_en">Reserved_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Clock gating control for Reserved</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [1:1]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_vDec_axi_cg_en">vDec_axi_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [2:2]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_vDec_ahb_cg_en">vDec_ahb_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [3:3]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_gpuWrap_cfg_cg_en">gpuWrap_cfg_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [4:4]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_gpuWrap_clk1x_cg_en">gpuWrap_clk1x_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [5:5]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_gpuWrap_ACLK_cg_en">gpuWrap_ACLK_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [6:6]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_gfxss_ispF_cg_en">gfxss_ispF_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:7]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_CG_CTRL_gfxss_ispL_cg_en">gfxss_ispL_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:8]</p>
</td>
<td><p>%%</p>
</td>
<td><p>24</p>
</td>
<td><p><a NAME="vppGbl_RSVDx38_b8"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0003C</p>
</td>
<td><p><a NAME="vppGbl_FLUSH_CTRL">FLUSH_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [0:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_FLUSH_CTRL_flush_TGEoF_en">flush_TGEoF_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable flush based on TG end of frame.</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:1]</p>
</td>
<td><p>%%</p>
</td>
<td><p>31</p>
</td>
<td><p><a NAME="vppGbl_RSVDx3C_b1"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00040</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL">BLANK_CG_CTRL</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [7:0]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>8</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL_cnt_th">cnt_th</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Threshold count</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [10:8]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>3</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL_ch_en">ch_en</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Channel Enable for VPP Blank dynamic clock control</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [11:11]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL_vpp_cg_en">vpp_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable VPP Blank dynamic clock control for vppSysClk</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [12:12]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL_vpp_biu_cg_en">vpp_biu_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Enable VPP Blank dynamic clock control for VPP BIU sysClk</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [13:13]</p>
</td>
<td><p>%unsigned</p>
</td>
<td><p>1</p>
</td>
<td><p><a NAME="vppGbl_BLANK_CG_CTRL_vpp_vbi_prog_window">vpp_vbi_prog_window</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Used to turn ON vppSysClk during VBI programming<p></p>
1: Turns ON vppSysClk during VBI Programming (window begin)<p></p>
0: Turns OFF vppSysClk during VBI Programming (window end)</p>
</td>
</tr>
<tr><td COLSPAN="2"><p><p></p>
</p>
</td>
<td><p># [31:14]</p>
</td>
<td><p>%%</p>
</td>
<td><p>18</p>
</td>
<td><p><a NAME="vppGbl_RSVDx40_b14"><p></p>
</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00044</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_VDEC_SRAMPWR">VDEC_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Power down control registers for Video Decoder SRAM.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00048</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_GDHUB_BANK0_SRAMPWR">GDHUB_BANK0_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Power down control registers for GDHUB SRAM BANK0.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0004C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_GDHUB_BANK1_SRAMPWR">GDHUB_BANK1_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="4"><p><p></p>
</p>
</td>
<td><p>*</p>
</td>
<td COLSPAN="3"><p>Power down control registers for GDHUB SRAM BANK1.</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00050</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_GPU_SRAMPWR">GPU_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00054</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX1_DPI_SRAMPWR">DSITX1_DPI_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00058</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX1_GEN_SRAMPWR">DSITX1_GEN_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0005C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX1_PLD_SRAMPWR">DSITX1_PLD_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00060</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX2_DPI_SRAMPWR">DSITX2_DPI_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00064</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX2_GEN_SRAMPWR">DSITX2_GEN_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00068</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DSITX2_PLD_SRAMPWR">DSITX2_PLD_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0006C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_CMU4K_SRAMPWR">CMU4K_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00070</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_DNS422_420_SRAMPWR">DNS422_420_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00074</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_GAMMA1DLUT_SRAMPWR">GAMMA1DLUT_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00078</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SCL1D_Y_SRAMPWR">SCL1D_Y_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0007C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SCL1D_UV_SRAMPWR">SCL1D_UV_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00080</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SCL1D_SRAMPWR">SCL1D_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00084</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L1_SRAMPWR">SSF_L1_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00088</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L2_SRAMPWR">SSF_L2_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0008C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L3_SRAMPWR">SSF_L3_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00090</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L4_SRAMPWR">SSF_L4_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00094</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L5_SRAMPWR">SSF_L5_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x00098</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_L6_SRAMPWR">SSF_L6_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x0009C</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R1_SRAMPWR">SSF_R1_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000A0</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R2_SRAMPWR">SSF_R2_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000A4</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R3_SRAMPWR">SSF_R3_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000A8</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R4_SRAMPWR">SSF_R4_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000AC</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R5_SRAMPWR">SSF_R5_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000B0</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_SSF_R6_SRAMPWR">SSF_R6_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td><p>@</p>
</td>
<td><p>0x000B4</p>
</td>
<td><p><a NAME="vppGbl_"><p></p>
</a></p>
</td>
<td COLSPAN="5"><p>(P)</p>
</td>
</tr>
<tr><td COLSPAN="3"><p><p></p>
</p>
</td>
<td COLSPAN="2"><p><a HREF="#SRAMPWR">$SRAMPWR</a></p>
</td>
<td><p><a NAME="vppGbl_T2L_SRAMPWR">T2L_SRAMPWR</a></p>
</td>
<td><p>REG</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="8"><p><p></p>
</p>
</td>
</tr>
<tr><td COLSPAN="3"><p>$ENDOFINTERFACE</p>
</td>
<td COLSPAN="5"><p><p></p>
</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>