# Reading pref.tcl
# OpenFile D:/HK211/CTMT/Project/RISCV/sim/RISCV.mpf
# Loading project RISCV
vsim -gui work.FSM_1bit_tb
# vsim -gui work.FSM_1bit_tb 
# Start time: 16:43:29 on Oct 29,2021
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
# ** Error (suppressible): (vsim-3389) Port 'state' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_1bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_1bit_tb.v Line: 9
# Error loading design
# End time: 16:43:29 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_1bit_tb
# vsim -gui work.FSM_1bit_tb 
# Start time: 16:43:55 on Oct 29,2021
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
# ** Error (suppressible): (vsim-3389) Port 'state' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_1bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_1bit_tb.v Line: 9
# Error loading design
# End time: 16:43:56 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of FSM_2bit.v failed with 2 errors.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_2bit_tb
# vsim -gui work.FSM_2bit_tb 
# Start time: 18:33:33 on Oct 29,2021
# Loading work.FSM_2bit_tb
# Loading work.FSM_1bit
# ** Error: (vsim-3063) Port 'state' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_2bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_2bit_tb.v Line: 8
# Error loading design
# End time: 18:33:33 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_2bit_tb
# vsim -gui work.FSM_2bit_tb 
# Start time: 18:35:27 on Oct 29,2021
# Loading work.FSM_2bit_tb
# Loading work.FSM_1bit
# ** Error: (vsim-3063) Port 'state' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_2bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_2bit_tb.v Line: 8
# Error loading design
# End time: 18:35:28 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_2bit_tb
# vsim -gui work.FSM_2bit_tb 
# Start time: 18:37:53 on Oct 29,2021
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
add wave -position insertpoint  \
sim:/FSM_2bit_tb/clk \
sim:/FSM_2bit_tb/rst \
sim:/FSM_2bit_tb/state \
sim:/FSM_2bit_tb/x
run -all
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
restart
run
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
run
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
run
# Compile of FSM_1bit.v failed with 1 errors.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_1bit_tb
# End time: 20:22:38 on Oct 29,2021, Elapsed time: 1:44:45
# Errors: 0, Warnings: 3
# vsim -gui work.FSM_1bit_tb 
# Start time: 20:22:38 on Oct 29,2021
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
# ** Error (suppressible): (vsim-3389) Port 'y' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_1bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_1bit_tb.v Line: 9
# Error loading design
# End time: 20:22:38 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_1bit_tb
# vsim -gui work.FSM_1bit_tb 
# Start time: 20:24:03 on Oct 29,2021
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
# ** Error (suppressible): (vsim-3389) Port 'y' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FSM_1bit_tb/fsm_1bit File: D:/HK211/CTMT/Project/RISCV/tb/FSM_1bit_tb.v Line: 9
# Error loading design
# End time: 20:24:03 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.FSM_1bit_tb
# vsim -gui work.FSM_1bit_tb 
# Start time: 20:26:35 on Oct 29,2021
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
add wave -position insertpoint  \
sim:/FSM_1bit_tb/clk \
sim:/FSM_1bit_tb/rst \
sim:/FSM_1bit_tb/state \
sim:/FSM_1bit_tb/x
run
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
run
restart
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
run
# Compile of FSM_1bit.v was successful.
# Compile of FSM_1bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_1bit_tb
# Loading work.FSM_1bit
run
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
vsim -gui work.FSM_2bit_tb
# End time: 22:15:41 on Oct 29,2021, Elapsed time: 1:49:06
# Errors: 0, Warnings: 2
# vsim -gui work.FSM_2bit_tb 
# Start time: 22:15:41 on Oct 29,2021
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
add wave -position insertpoint  \
sim:/FSM_2bit_tb/clk \
sim:/FSM_2bit_tb/rst \
sim:/FSM_2bit_tb/state \
sim:/FSM_2bit_tb/x
run
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
run
# Compile of FSM_2bit.v was successful.
# Compile of FSM_2bit_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FSM_2bit_tb
# Loading work.FSM_2bit
run
