Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 11 14:53:51 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adc_timing_summary_routed.rpt -pb adc_timing_summary_routed.pb -rpx adc_timing_summary_routed.rpx -warn_on_violation
| Design       : adc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.428        0.000                      0                   76        0.261        0.000                      0                   76        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.428        0.000                      0                   76        0.261        0.000                      0                   76        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.091ns (43.668%)  route 3.987ns (56.332%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.821    12.222    sayac[22]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  sayac_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[17]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    sayac_reg[17]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.091ns (43.668%)  route 3.987ns (56.332%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.821    12.222    sayac[22]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  sayac_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[18]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    sayac_reg[18]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.091ns (43.668%)  route 3.987ns (56.332%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.821    12.222    sayac[22]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  sayac_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[19]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    sayac_reg[19]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.091ns (43.668%)  route 3.987ns (56.332%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.821    12.222    sayac[22]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  sayac_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[20]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    14.650    sayac_reg[20]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 3.091ns (44.539%)  route 3.849ns (55.461%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.683    12.083    sayac[22]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  sayac_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[13]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.652    sayac_reg[13]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 3.091ns (44.539%)  route 3.849ns (55.461%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.683    12.083    sayac[22]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  sayac_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[14]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.652    sayac_reg[14]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 3.091ns (44.539%)  route 3.849ns (55.461%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.683    12.083    sayac[22]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  sayac_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[15]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.652    sayac_reg[15]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 3.091ns (44.539%)  route 3.849ns (55.461%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.683    12.083    sayac[22]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  sayac_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[16]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y23          FDRE (Setup_fdre_C_R)       -0.429    14.652    sayac_reg[16]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 3.091ns (45.209%)  route 3.746ns (54.791%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.580    11.980    sayac[22]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  sayac_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sayac_reg[21]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429    14.637    sayac_reg[21]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 3.091ns (45.209%)  route 3.746ns (54.791%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  sayac_reg[2]/Q
                         net (fo=9, routed)           0.563     6.162    sayac_reg_n_0_[2]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    sayac_reg[4]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    sayac_reg[8]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    sayac_reg[12]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    sayac_reg[16]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.301    sayac_reg[20]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.649 f  sayac_reg[22]_i_2/O[1]
                         net (fo=4, routed)           0.646     8.295    p_0_in[22]
    SLICE_X6Y22          LUT2 (Prop_lut2_I0_O)        0.303     8.598 r  sayac[0]_i_16/O
                         net (fo=1, routed)           0.000     8.598    sayac[0]_i_16_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.974 r  sayac_reg[0]_i_7/CO[3]
                         net (fo=9, routed)           1.321    10.295    sayac_reg[0]_i_7_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.152    10.447 r  sayac[22]_i_5/O
                         net (fo=1, routed)           0.627    11.074    sayac[22]_i_5_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.326    11.400 r  sayac[22]_i_1/O
                         net (fo=22, routed)          0.580    11.980    sayac[22]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  sayac_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  sayac_reg[22]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_R)       -0.429    14.637    sayac_reg[22]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  2.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.215ns (56.365%)  route 0.166ns (43.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  adim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  adim_reg[4]/Q
                         net (fo=21, routed)          0.166     1.797    adim_reg_n_0_[4]
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.051     1.848 r  g0_b1/O
                         net (fo=1, routed)           0.000     1.848    g0_b1_n_0
    SLICE_X7Y21          FDRE                                         r  adim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  adim_reg[1]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.107     1.586    adim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adim_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.667%)  route 0.166ns (44.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  adim_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  adim_reg[4]/Q
                         net (fo=21, routed)          0.166     1.797    adim_reg_n_0_[4]
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  g0_b0/O
                         net (fo=1, routed)           0.000     1.842    g0_b0_n_0
    SLICE_X7Y21          FDRE                                         r  adim_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  adim_reg[0]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.092     1.571    adim_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.478%)  route 0.202ns (52.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  i_reg[2]/Q
                         net (fo=11, routed)          0.202     1.812    i_reg__0[2]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.042     1.854 r  i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.854    p_0_in__0[3]
    SLICE_X1Y22          FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.107     1.575    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 sayac_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sayac_reg[15]/Q
                         net (fo=2, routed)           0.133     1.738    sayac_reg_n_0_[15]
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  sayac_reg[16]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.849    p_0_in[15]
    SLICE_X4Y23          FDRE                                         r  sayac_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  sayac_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.102     1.566    sayac_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 sayac_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sayac_reg[19]/Q
                         net (fo=2, routed)           0.133     1.737    sayac_reg_n_0_[19]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  sayac_reg[20]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.848    p_0_in[19]
    SLICE_X4Y24          FDRE                                         r  sayac_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  sayac_reg[19]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.102     1.565    sayac_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sayac_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  sayac_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sayac_reg[11]/Q
                         net (fo=2, routed)           0.134     1.741    sayac_reg_n_0_[11]
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  sayac_reg[12]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.852    p_0_in[11]
    SLICE_X4Y22          FDRE                                         r  sayac_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  sayac_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.102     1.568    sayac_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sayac_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sayac_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sayac_reg[7]/Q
                         net (fo=4, routed)           0.134     1.741    sayac_reg_n_0_[7]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  sayac_reg[8]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.852    p_0_in[7]
    SLICE_X4Y21          FDRE                                         r  sayac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  sayac_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.102     1.568    sayac_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  i_reg[0]/Q
                         net (fo=18, routed)          0.211     1.841    i_reg__0[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.043     1.884 r  i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    p_0_in__0[0]
    SLICE_X2Y23          FDRE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.133     1.599    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  adim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  adim_reg[2]/Q
                         net (fo=31, routed)          0.212     1.844    adim_reg_n_0_[2]
    SLICE_X2Y21          LUT5 (Prop_lut5_I2_O)        0.043     1.887 r  g0_b3/O
                         net (fo=1, routed)           0.000     1.887    g0_b3_n_0
    SLICE_X2Y21          FDRE                                         r  adim_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  adim_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.131     1.599    adim_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 sayac_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sayac_reg[3]/Q
                         net (fo=6, routed)           0.146     1.754    sayac_reg_n_0_[3]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  sayac_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.865    p_0_in[3]
    SLICE_X4Y20          FDRE                                         r  sayac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sayac_reg[3]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.102     1.569    sayac_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y21    adim_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    adim_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    adim_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    adim_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    lcd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    lcd_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y21    adim_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    adim_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    adim_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    adim_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    adim_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    adim_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    lcd_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    lcd_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    lcd_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    lcd_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    lcd_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    lcd_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    lcd_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    sayac_reg[10]/C



