INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_block/my_block.srcs/sources_1/new/my_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_block
