# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio1_1.srcs/sources_1/new/decoder_2_4.vhd" \
"../../../../Esercizio1_1.srcs/sources_1/new/decoder_4_16.vhd" \
"../../../../Esercizio1_1.srcs/sim_1/new/decoder_4_16_tb.vhd" \

# Do not sort compile order
nosort
