// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module acc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        simConfig_rowsToSimulate_V_dout,
        simConfig_rowsToSimulate_V_empty_n,
        simConfig_rowsToSimulate_V_read,
        simConfig_BLOCK_NUMBERS_V_dout,
        simConfig_BLOCK_NUMBERS_V_empty_n,
        simConfig_BLOCK_NUMBERS_V_read,
        simConfig_rowsToSimulate_V_out_din,
        simConfig_rowsToSimulate_V_out_full_n,
        simConfig_rowsToSimulate_V_out_write,
        simConfig_BLOCK_NUMBERS_V_out_din,
        simConfig_BLOCK_NUMBERS_V_out_full_n,
        simConfig_BLOCK_NUMBERS_V_out_write,
        F_V_data_0_dout,
        F_V_data_0_empty_n,
        F_V_data_0_read,
        F_V_data_1_dout,
        F_V_data_1_empty_n,
        F_V_data_1_read,
        F_V_data_2_dout,
        F_V_data_2_empty_n,
        F_V_data_2_read,
        F_V_data_3_dout,
        F_V_data_3_empty_n,
        F_V_data_3_read,
        V_V_data_0_dout,
        V_V_data_0_empty_n,
        V_V_data_0_read,
        V_V_data_1_dout,
        V_V_data_1_empty_n,
        V_V_data_1_read,
        V_V_data_2_dout,
        V_V_data_2_empty_n,
        V_V_data_2_read,
        V_V_data_3_dout,
        V_V_data_3_empty_n,
        V_V_data_3_read,
        C_data_V_data_0_dout,
        C_data_V_data_0_empty_n,
        C_data_V_data_0_read,
        C_data_V_data_1_dout,
        C_data_V_data_1_empty_n,
        C_data_V_data_1_read,
        C_data_V_data_2_dout,
        C_data_V_data_2_empty_n,
        C_data_V_data_2_read,
        C_data_V_data_3_dout,
        C_data_V_data_3_empty_n,
        C_data_V_data_3_read,
        F_acc_V_data_0_din,
        F_acc_V_data_0_full_n,
        F_acc_V_data_0_write,
        F_acc_V_data_1_din,
        F_acc_V_data_1_full_n,
        F_acc_V_data_1_write,
        F_acc_V_data_2_din,
        F_acc_V_data_2_full_n,
        F_acc_V_data_2_write,
        F_acc_V_data_3_din,
        F_acc_V_data_3_full_n,
        F_acc_V_data_3_write,
        V_acc_V_data_0_din,
        V_acc_V_data_0_full_n,
        V_acc_V_data_0_write,
        V_acc_V_data_1_din,
        V_acc_V_data_1_full_n,
        V_acc_V_data_1_write,
        V_acc_V_data_2_din,
        V_acc_V_data_2_full_n,
        V_acc_V_data_2_write,
        V_acc_V_data_3_din,
        V_acc_V_data_3_full_n,
        V_acc_V_data_3_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_pp0_stage0 = 16'd128;
parameter    ap_ST_fsm_pp0_stage1 = 16'd256;
parameter    ap_ST_fsm_pp0_stage2 = 16'd512;
parameter    ap_ST_fsm_pp0_stage3 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage4 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage5 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage6 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage7 = 16'd16384;
parameter    ap_ST_fsm_state38 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [26:0] simConfig_rowsToSimulate_V_dout;
input   simConfig_rowsToSimulate_V_empty_n;
output   simConfig_rowsToSimulate_V_read;
input  [26:0] simConfig_BLOCK_NUMBERS_V_dout;
input   simConfig_BLOCK_NUMBERS_V_empty_n;
output   simConfig_BLOCK_NUMBERS_V_read;
output  [26:0] simConfig_rowsToSimulate_V_out_din;
input   simConfig_rowsToSimulate_V_out_full_n;
output   simConfig_rowsToSimulate_V_out_write;
output  [26:0] simConfig_BLOCK_NUMBERS_V_out_din;
input   simConfig_BLOCK_NUMBERS_V_out_full_n;
output   simConfig_BLOCK_NUMBERS_V_out_write;
input  [31:0] F_V_data_0_dout;
input   F_V_data_0_empty_n;
output   F_V_data_0_read;
input  [31:0] F_V_data_1_dout;
input   F_V_data_1_empty_n;
output   F_V_data_1_read;
input  [31:0] F_V_data_2_dout;
input   F_V_data_2_empty_n;
output   F_V_data_2_read;
input  [31:0] F_V_data_3_dout;
input   F_V_data_3_empty_n;
output   F_V_data_3_read;
input  [31:0] V_V_data_0_dout;
input   V_V_data_0_empty_n;
output   V_V_data_0_read;
input  [31:0] V_V_data_1_dout;
input   V_V_data_1_empty_n;
output   V_V_data_1_read;
input  [31:0] V_V_data_2_dout;
input   V_V_data_2_empty_n;
output   V_V_data_2_read;
input  [31:0] V_V_data_3_dout;
input   V_V_data_3_empty_n;
output   V_V_data_3_read;
input  [31:0] C_data_V_data_0_dout;
input   C_data_V_data_0_empty_n;
output   C_data_V_data_0_read;
input  [31:0] C_data_V_data_1_dout;
input   C_data_V_data_1_empty_n;
output   C_data_V_data_1_read;
input  [31:0] C_data_V_data_2_dout;
input   C_data_V_data_2_empty_n;
output   C_data_V_data_2_read;
input  [31:0] C_data_V_data_3_dout;
input   C_data_V_data_3_empty_n;
output   C_data_V_data_3_read;
output  [31:0] F_acc_V_data_0_din;
input   F_acc_V_data_0_full_n;
output   F_acc_V_data_0_write;
output  [31:0] F_acc_V_data_1_din;
input   F_acc_V_data_1_full_n;
output   F_acc_V_data_1_write;
output  [31:0] F_acc_V_data_2_din;
input   F_acc_V_data_2_full_n;
output   F_acc_V_data_2_write;
output  [31:0] F_acc_V_data_3_din;
input   F_acc_V_data_3_full_n;
output   F_acc_V_data_3_write;
output  [31:0] V_acc_V_data_0_din;
input   V_acc_V_data_0_full_n;
output   V_acc_V_data_0_write;
output  [31:0] V_acc_V_data_1_din;
input   V_acc_V_data_1_full_n;
output   V_acc_V_data_1_write;
output  [31:0] V_acc_V_data_2_din;
input   V_acc_V_data_2_full_n;
output   V_acc_V_data_2_write;
output  [31:0] V_acc_V_data_3_din;
input   V_acc_V_data_3_full_n;
output   V_acc_V_data_3_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg simConfig_rowsToSimulate_V_read;
reg simConfig_BLOCK_NUMBERS_V_read;
reg simConfig_rowsToSimulate_V_out_write;
reg simConfig_BLOCK_NUMBERS_V_out_write;
reg F_V_data_0_read;
reg F_V_data_1_read;
reg F_V_data_2_read;
reg F_V_data_3_read;
reg V_V_data_0_read;
reg V_V_data_1_read;
reg V_V_data_2_read;
reg V_V_data_3_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    simConfig_rowsToSimulate_V_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_blk_n;
reg    simConfig_rowsToSimulate_V_out_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_out_blk_n;
wire    grp_readCalcData_fu_181_F_V_data_0_blk_n;
reg    F_V_data_0_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten_reg_317;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    grp_readCalcData_fu_181_F_V_data_1_blk_n;
reg    F_V_data_1_blk_n;
wire    grp_readCalcData_fu_181_F_V_data_2_blk_n;
reg    F_V_data_2_blk_n;
wire    grp_readCalcData_fu_181_F_V_data_3_blk_n;
reg    F_V_data_3_blk_n;
wire    grp_readCalcData_fu_181_V_V_data_0_blk_n;
reg    V_V_data_0_blk_n;
wire    grp_readCalcData_fu_181_V_V_data_1_blk_n;
reg    V_V_data_1_blk_n;
wire    grp_readCalcData_fu_181_V_V_data_2_blk_n;
reg    V_V_data_2_blk_n;
wire    grp_readCalcData_fu_181_V_V_data_3_blk_n;
reg    V_V_data_3_blk_n;
reg    C_data_V_data_0_blk_n;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg    C_data_V_data_1_blk_n;
reg    C_data_V_data_2_blk_n;
reg    C_data_V_data_3_blk_n;
reg    F_acc_V_data_0_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] exitcond_flatten_reg_317_pp0_iter3_reg;
reg    F_acc_V_data_1_blk_n;
reg    F_acc_V_data_2_blk_n;
reg    F_acc_V_data_3_blk_n;
reg    V_acc_V_data_0_blk_n;
reg    V_acc_V_data_1_blk_n;
reg    V_acc_V_data_2_blk_n;
reg    V_acc_V_data_3_blk_n;
reg   [53:0] indvar_flatten_reg_170;
reg    ap_block_state1;
wire   [53:0] grp_fu_285_p2;
reg   [53:0] bound_reg_312;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond_flatten_fu_291_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state8_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_state24_pp0_stage0_iter2;
wire    ap_block_state32_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_317_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_317_pp0_iter2_reg;
wire   [53:0] indvar_flatten_next_fu_296_p2;
reg   [53:0] indvar_flatten_next_reg_321;
reg   [31:0] F_vector_data_0_reg_326;
wire    C_data_V_data_00_status;
reg    ap_block_state9_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_state25_pp0_stage1_iter2;
wire    ap_block_state33_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] F_vector_data_1_reg_331;
reg   [31:0] F_vector_data_2_reg_336;
reg   [31:0] F_vector_data_3_reg_341;
reg   [31:0] V_vector_data_0_reg_346;
reg   [31:0] V_vector_data_1_reg_351;
reg   [31:0] V_vector_data_2_reg_356;
reg   [31:0] V_vector_data_3_reg_361;
reg   [31:0] tmp_data_0_5_reg_366;
reg   [31:0] tmp_data_1_5_reg_371;
reg   [31:0] tmp_data_2_5_reg_376;
reg   [31:0] tmp_data_3_5_reg_381;
reg   [31:0] F_vector_data_0_1_reg_386;
reg    ap_block_state10_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_state26_pp0_stage2_iter2;
wire    ap_block_state34_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] F_vector_data_1_1_reg_391;
reg   [31:0] F_vector_data_2_1_reg_396;
reg   [31:0] F_vector_data_3_1_reg_401;
reg   [31:0] V_vector_data_0_1_reg_406;
reg   [31:0] V_vector_data_1_1_reg_411;
reg   [31:0] V_vector_data_2_1_reg_416;
reg   [31:0] V_vector_data_3_1_reg_421;
reg   [31:0] tmp_data_0_6_reg_426;
reg    ap_block_state11_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_state27_pp0_stage3_iter2;
wire    ap_block_state35_pp0_stage3_iter3;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] tmp_data_1_6_reg_431;
reg   [31:0] tmp_data_2_6_reg_436;
reg   [31:0] tmp_data_3_6_reg_441;
reg   [31:0] F_vector_data_0_2_reg_446;
reg   [31:0] F_vector_data_1_2_reg_451;
reg   [31:0] F_vector_data_2_2_reg_456;
reg   [31:0] F_vector_data_3_2_reg_461;
reg   [31:0] V_vector_data_0_2_reg_466;
reg   [31:0] V_vector_data_1_2_reg_471;
reg   [31:0] V_vector_data_2_2_reg_476;
reg   [31:0] V_vector_data_3_2_reg_481;
reg   [31:0] F_vector_data_0_3_reg_486;
reg    ap_block_state12_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_state28_pp0_stage4_iter2;
wire    ap_block_state36_pp0_stage4_iter3;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] F_vector_data_1_3_reg_491;
reg   [31:0] F_vector_data_2_3_reg_496;
reg   [31:0] F_vector_data_3_3_reg_501;
reg   [31:0] V_vector_data_0_3_reg_506;
reg   [31:0] V_vector_data_1_3_reg_511;
reg   [31:0] V_vector_data_2_3_reg_516;
reg   [31:0] V_vector_data_3_3_reg_521;
wire   [31:0] grp_fu_213_p2;
reg   [31:0] tmp_i_i_i_reg_526;
reg    ap_block_state13_pp0_stage5_iter0;
wire    ap_block_state21_pp0_stage5_iter1;
wire    ap_block_state29_pp0_stage5_iter2;
wire    F_acc_V_data_01_status;
wire    V_acc_V_data_01_status;
reg    ap_block_state37_pp0_stage5_iter3;
reg    ap_block_pp0_stage5_11001;
wire   [31:0] grp_fu_217_p2;
reg   [31:0] tmp_1_i_i_i_reg_531;
wire   [31:0] grp_fu_221_p2;
reg   [31:0] tmp_2_i_i_i_reg_536;
wire   [31:0] grp_fu_225_p2;
reg   [31:0] tmp_3_i_i_i_reg_541;
reg   [31:0] tmp_data_0_7_reg_546;
reg   [31:0] tmp_data_1_7_reg_551;
reg   [31:0] tmp_data_2_7_reg_556;
reg   [31:0] tmp_data_3_7_reg_561;
reg   [31:0] tmp_i204_i_i_reg_566;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state14_pp0_stage6_iter0;
wire    ap_block_state22_pp0_stage6_iter1;
wire    ap_block_state30_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] tmp_1_i205_i_i_reg_571;
reg   [31:0] tmp_2_i206_i_i_reg_576;
reg   [31:0] tmp_3_i207_i_i_reg_581;
reg   [31:0] tmp_i223_i_i_reg_586;
reg    ap_block_state15_pp0_stage7_iter0;
wire    ap_block_state23_pp0_stage7_iter1;
wire    ap_block_state31_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] tmp_1_i224_i_i_reg_591;
reg   [31:0] tmp_2_i225_i_i_reg_596;
reg   [31:0] tmp_3_i226_i_i_reg_601;
reg   [31:0] tmp_data_0_8_reg_606;
reg   [31:0] tmp_data_1_8_reg_611;
reg   [31:0] tmp_data_2_8_reg_616;
reg   [31:0] tmp_data_3_8_reg_621;
reg   [31:0] tmp_i230_i_i_reg_626;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] tmp_1_i231_i_i_reg_631;
reg   [31:0] tmp_2_i232_i_i_reg_636;
reg   [31:0] tmp_3_i233_i_i_reg_641;
reg   [31:0] tmp_i249_i_i_reg_646;
reg   [31:0] tmp_1_i250_i_i_reg_651;
reg   [31:0] tmp_2_i251_i_i_reg_656;
reg   [31:0] tmp_3_i252_i_i_reg_661;
reg   [31:0] tmp_i256_i_i_reg_666;
reg   [31:0] tmp_1_i257_i_i_reg_671;
reg   [31:0] tmp_2_i258_i_i_reg_676;
reg   [31:0] tmp_3_i259_i_i_reg_681;
reg   [31:0] tmp_i275_i_i_reg_686;
reg   [31:0] tmp_1_i276_i_i_reg_691;
reg   [31:0] tmp_2_i277_i_i_reg_696;
reg   [31:0] tmp_3_i278_i_i_reg_701;
reg   [31:0] tmp_i282_i_i_reg_706;
reg   [31:0] tmp_1_i283_i_i_reg_711;
reg   [31:0] tmp_2_i284_i_i_reg_716;
reg   [31:0] tmp_3_i285_i_i_reg_721;
wire   [31:0] grp_fu_201_p2;
reg   [31:0] dataTemp1_reg_726;
wire   [31:0] grp_fu_205_p2;
reg   [31:0] dataTemp2_reg_731;
reg   [31:0] dataTemp1_1_reg_736;
reg   [31:0] dataTemp2_1_reg_741;
reg   [31:0] dataTemp1_2_reg_746;
reg   [31:0] dataTemp2_2_reg_751;
reg   [31:0] dataTemp1_3_reg_756;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] dataTemp2_3_reg_761;
reg   [31:0] dataTemp1_4_reg_766;
reg   [31:0] dataTemp2_4_reg_771;
reg   [31:0] dataTemp1_5_reg_776;
reg   [31:0] dataTemp2_5_reg_781;
reg   [31:0] dataTemp1_6_reg_786;
reg   [31:0] dataTemp2_6_reg_791;
reg   [31:0] dataTemp1_7_reg_796;
reg   [31:0] dataTemp2_7_reg_801;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] tmp_data_0_reg_806;
reg   [31:0] tmp_data_0_4_reg_811;
reg   [31:0] tmp_data_1_reg_816;
reg   [31:0] tmp_data_1_4_reg_821;
reg   [31:0] tmp_data_2_reg_826;
reg   [31:0] tmp_data_2_4_reg_831;
reg   [31:0] tmp_data_3_reg_836;
reg   [31:0] tmp_data_3_4_reg_841;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage5_subdone;
wire    grp_readCalcData_fu_181_ap_start;
wire    grp_readCalcData_fu_181_ap_done;
wire    grp_readCalcData_fu_181_ap_idle;
wire    grp_readCalcData_fu_181_ap_ready;
wire    grp_readCalcData_fu_181_F_V_data_0_read;
wire    grp_readCalcData_fu_181_F_V_data_1_read;
wire    grp_readCalcData_fu_181_F_V_data_2_read;
wire    grp_readCalcData_fu_181_F_V_data_3_read;
wire    grp_readCalcData_fu_181_V_V_data_0_read;
wire    grp_readCalcData_fu_181_V_V_data_1_read;
wire    grp_readCalcData_fu_181_V_V_data_2_read;
wire    grp_readCalcData_fu_181_V_V_data_3_read;
wire   [31:0] grp_readCalcData_fu_181_ap_return_0;
wire   [31:0] grp_readCalcData_fu_181_ap_return_1;
wire   [31:0] grp_readCalcData_fu_181_ap_return_2;
wire   [31:0] grp_readCalcData_fu_181_ap_return_3;
wire   [31:0] grp_readCalcData_fu_181_ap_return_4;
wire   [31:0] grp_readCalcData_fu_181_ap_return_5;
wire   [31:0] grp_readCalcData_fu_181_ap_return_6;
wire   [31:0] grp_readCalcData_fu_181_ap_return_7;
reg    grp_readCalcData_fu_181_ap_ce;
reg    ap_block_state9_pp0_stage1_iter0_ignore_call3;
wire    ap_block_state17_pp0_stage1_iter1_ignore_call3;
wire    ap_block_state25_pp0_stage1_iter2_ignore_call3;
wire    ap_block_state33_pp0_stage1_iter3_ignore_call3;
reg    ap_block_pp0_stage1_11001_ignoreCallOp101;
wire    ap_block_state10_pp0_stage2_iter0_ignore_call31;
wire    ap_block_state18_pp0_stage2_iter1_ignore_call31;
wire    ap_block_state26_pp0_stage2_iter2_ignore_call31;
wire    ap_block_state34_pp0_stage2_iter3_ignore_call31;
wire    ap_block_pp0_stage2_11001_ignoreCallOp119;
reg    ap_block_state11_pp0_stage3_iter0_ignore_call59;
wire    ap_block_state19_pp0_stage3_iter1_ignore_call59;
wire    ap_block_state27_pp0_stage3_iter2_ignore_call59;
wire    ap_block_state35_pp0_stage3_iter3_ignore_call59;
reg    ap_block_pp0_stage3_11001_ignoreCallOp141;
wire    ap_block_state12_pp0_stage4_iter0_ignore_call87;
wire    ap_block_state20_pp0_stage4_iter1_ignore_call87;
wire    ap_block_state28_pp0_stage4_iter2_ignore_call87;
wire    ap_block_state36_pp0_stage4_iter3_ignore_call87;
wire    ap_block_pp0_stage4_11001_ignoreCallOp162;
reg   [53:0] ap_phi_mux_indvar_flatten_phi_fu_174_p4;
wire    ap_block_pp0_stage0;
reg    grp_readCalcData_fu_181_ap_start_reg;
reg    C_data_V_data_00_update;
reg    F_acc_V_data_01_update;
reg    ap_block_pp0_stage5_01001;
reg    V_acc_V_data_01_update;
reg   [31:0] grp_fu_201_p0;
reg   [31:0] grp_fu_201_p1;
wire    ap_block_pp0_stage6;
reg   [31:0] grp_fu_205_p0;
reg   [31:0] grp_fu_205_p1;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
reg   [31:0] grp_fu_213_p0;
reg   [31:0] grp_fu_213_p1;
reg   [31:0] grp_fu_217_p0;
reg   [31:0] grp_fu_217_p1;
reg   [31:0] grp_fu_221_p0;
reg   [31:0] grp_fu_221_p1;
reg   [31:0] grp_fu_225_p0;
reg   [31:0] grp_fu_225_p1;
wire   [26:0] grp_fu_285_p0;
wire   [26:0] grp_fu_285_p1;
reg    grp_fu_201_ce;
reg    grp_fu_205_ce;
reg    grp_fu_209_ce;
reg    grp_fu_213_ce;
reg    grp_fu_217_ce;
reg    grp_fu_221_ce;
reg    grp_fu_225_ce;
reg    grp_fu_285_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state38;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [53:0] grp_fu_285_p00;
wire   [53:0] grp_fu_285_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_readCalcData_fu_181_ap_start_reg = 1'b0;
end

readCalcData grp_readCalcData_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_readCalcData_fu_181_ap_start),
    .ap_done(grp_readCalcData_fu_181_ap_done),
    .ap_idle(grp_readCalcData_fu_181_ap_idle),
    .ap_ready(grp_readCalcData_fu_181_ap_ready),
    .F_V_data_0_dout(F_V_data_0_dout),
    .F_V_data_0_empty_n(F_V_data_0_empty_n),
    .F_V_data_0_read(grp_readCalcData_fu_181_F_V_data_0_read),
    .F_V_data_1_dout(F_V_data_1_dout),
    .F_V_data_1_empty_n(F_V_data_1_empty_n),
    .F_V_data_1_read(grp_readCalcData_fu_181_F_V_data_1_read),
    .F_V_data_2_dout(F_V_data_2_dout),
    .F_V_data_2_empty_n(F_V_data_2_empty_n),
    .F_V_data_2_read(grp_readCalcData_fu_181_F_V_data_2_read),
    .F_V_data_3_dout(F_V_data_3_dout),
    .F_V_data_3_empty_n(F_V_data_3_empty_n),
    .F_V_data_3_read(grp_readCalcData_fu_181_F_V_data_3_read),
    .V_V_data_0_dout(V_V_data_0_dout),
    .V_V_data_0_empty_n(V_V_data_0_empty_n),
    .V_V_data_0_read(grp_readCalcData_fu_181_V_V_data_0_read),
    .V_V_data_1_dout(V_V_data_1_dout),
    .V_V_data_1_empty_n(V_V_data_1_empty_n),
    .V_V_data_1_read(grp_readCalcData_fu_181_V_V_data_1_read),
    .V_V_data_2_dout(V_V_data_2_dout),
    .V_V_data_2_empty_n(V_V_data_2_empty_n),
    .V_V_data_2_read(grp_readCalcData_fu_181_V_V_data_2_read),
    .V_V_data_3_dout(V_V_data_3_dout),
    .V_V_data_3_empty_n(V_V_data_3_empty_n),
    .V_V_data_3_read(grp_readCalcData_fu_181_V_V_data_3_read),
    .ap_return_0(grp_readCalcData_fu_181_ap_return_0),
    .ap_return_1(grp_readCalcData_fu_181_ap_return_1),
    .ap_return_2(grp_readCalcData_fu_181_ap_return_2),
    .ap_return_3(grp_readCalcData_fu_181_ap_return_3),
    .ap_return_4(grp_readCalcData_fu_181_ap_return_4),
    .ap_return_5(grp_readCalcData_fu_181_ap_return_5),
    .ap_return_6(grp_readCalcData_fu_181_ap_return_6),
    .ap_return_7(grp_readCalcData_fu_181_ap_return_7),
    .F_V_data_0_blk_n(grp_readCalcData_fu_181_F_V_data_0_blk_n),
    .F_V_data_1_blk_n(grp_readCalcData_fu_181_F_V_data_1_blk_n),
    .F_V_data_2_blk_n(grp_readCalcData_fu_181_F_V_data_2_blk_n),
    .F_V_data_3_blk_n(grp_readCalcData_fu_181_F_V_data_3_blk_n),
    .V_V_data_0_blk_n(grp_readCalcData_fu_181_V_V_data_0_blk_n),
    .V_V_data_1_blk_n(grp_readCalcData_fu_181_V_V_data_1_blk_n),
    .V_V_data_2_blk_n(grp_readCalcData_fu_181_V_V_data_2_blk_n),
    .V_V_data_3_blk_n(grp_readCalcData_fu_181_V_V_data_3_blk_n),
    .ap_ce(grp_readCalcData_fu_181_ap_ce)
);

GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_201_p0),
    .din1(grp_fu_201_p1),
    .ce(grp_fu_201_ce),
    .dout(grp_fu_201_p2)
);

GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_205_p0),
    .din1(grp_fu_205_p1),
    .ce(grp_fu_205_ce),
    .dout(grp_fu_205_p2)
);

GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(grp_fu_209_p2)
);

GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_213_p0),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(grp_fu_213_p2)
);

GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_217_p0),
    .din1(grp_fu_217_p1),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p2)
);

GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .ce(grp_fu_221_ce),
    .dout(grp_fu_221_p2)
);

GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_225_p0),
    .din1(grp_fu_225_p1),
    .ce(grp_fu_225_ce),
    .dout(grp_fu_225_p2)
);

GapJunctionIP_mul_27ns_27ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 54 ))
GapJunctionIP_mul_27ns_27ns_54_7_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(grp_fu_285_p1),
    .ce(grp_fu_285_ce),
    .dout(grp_fu_285_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state38)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_readCalcData_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_291_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0)))) begin
            grp_readCalcData_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_readCalcData_fu_181_ap_ready == 1'b1)) begin
            grp_readCalcData_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_317 == 1'd0))) begin
        indvar_flatten_reg_170 <= indvar_flatten_next_reg_321;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_170 <= 54'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        F_vector_data_0_1_reg_386 <= grp_readCalcData_fu_181_ap_return_0;
        F_vector_data_1_1_reg_391 <= grp_readCalcData_fu_181_ap_return_1;
        F_vector_data_2_1_reg_396 <= grp_readCalcData_fu_181_ap_return_2;
        F_vector_data_3_1_reg_401 <= grp_readCalcData_fu_181_ap_return_3;
        V_vector_data_0_1_reg_406 <= grp_readCalcData_fu_181_ap_return_4;
        V_vector_data_1_1_reg_411 <= grp_readCalcData_fu_181_ap_return_5;
        V_vector_data_2_1_reg_416 <= grp_readCalcData_fu_181_ap_return_6;
        V_vector_data_3_1_reg_421 <= grp_readCalcData_fu_181_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        F_vector_data_0_2_reg_446 <= grp_readCalcData_fu_181_ap_return_0;
        F_vector_data_1_2_reg_451 <= grp_readCalcData_fu_181_ap_return_1;
        F_vector_data_2_2_reg_456 <= grp_readCalcData_fu_181_ap_return_2;
        F_vector_data_3_2_reg_461 <= grp_readCalcData_fu_181_ap_return_3;
        V_vector_data_0_2_reg_466 <= grp_readCalcData_fu_181_ap_return_4;
        V_vector_data_1_2_reg_471 <= grp_readCalcData_fu_181_ap_return_5;
        V_vector_data_2_2_reg_476 <= grp_readCalcData_fu_181_ap_return_6;
        V_vector_data_3_2_reg_481 <= grp_readCalcData_fu_181_ap_return_7;
        tmp_data_0_6_reg_426 <= C_data_V_data_0_dout;
        tmp_data_1_6_reg_431 <= C_data_V_data_1_dout;
        tmp_data_2_6_reg_436 <= C_data_V_data_2_dout;
        tmp_data_3_6_reg_441 <= C_data_V_data_3_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        F_vector_data_0_3_reg_486 <= grp_readCalcData_fu_181_ap_return_0;
        F_vector_data_1_3_reg_491 <= grp_readCalcData_fu_181_ap_return_1;
        F_vector_data_2_3_reg_496 <= grp_readCalcData_fu_181_ap_return_2;
        F_vector_data_3_3_reg_501 <= grp_readCalcData_fu_181_ap_return_3;
        V_vector_data_0_3_reg_506 <= grp_readCalcData_fu_181_ap_return_4;
        V_vector_data_1_3_reg_511 <= grp_readCalcData_fu_181_ap_return_5;
        V_vector_data_2_3_reg_516 <= grp_readCalcData_fu_181_ap_return_6;
        V_vector_data_3_3_reg_521 <= grp_readCalcData_fu_181_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        F_vector_data_0_reg_326 <= grp_readCalcData_fu_181_ap_return_0;
        F_vector_data_1_reg_331 <= grp_readCalcData_fu_181_ap_return_1;
        F_vector_data_2_reg_336 <= grp_readCalcData_fu_181_ap_return_2;
        F_vector_data_3_reg_341 <= grp_readCalcData_fu_181_ap_return_3;
        V_vector_data_0_reg_346 <= grp_readCalcData_fu_181_ap_return_4;
        V_vector_data_1_reg_351 <= grp_readCalcData_fu_181_ap_return_5;
        V_vector_data_2_reg_356 <= grp_readCalcData_fu_181_ap_return_6;
        V_vector_data_3_reg_361 <= grp_readCalcData_fu_181_ap_return_7;
        tmp_data_0_5_reg_366 <= C_data_V_data_0_dout;
        tmp_data_1_5_reg_371 <= C_data_V_data_1_dout;
        tmp_data_2_5_reg_376 <= C_data_V_data_2_dout;
        tmp_data_3_5_reg_381 <= C_data_V_data_3_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bound_reg_312 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        dataTemp1_1_reg_736 <= grp_fu_201_p2;
        dataTemp2_1_reg_741 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        dataTemp1_2_reg_746 <= grp_fu_201_p2;
        dataTemp2_2_reg_751 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        dataTemp1_3_reg_756 <= grp_fu_201_p2;
        dataTemp2_3_reg_761 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        dataTemp1_4_reg_766 <= grp_fu_201_p2;
        dataTemp2_4_reg_771 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        dataTemp1_5_reg_776 <= grp_fu_201_p2;
        dataTemp2_5_reg_781 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        dataTemp1_6_reg_786 <= grp_fu_201_p2;
        dataTemp2_6_reg_791 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        dataTemp1_7_reg_796 <= grp_fu_201_p2;
        dataTemp2_7_reg_801 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        dataTemp1_reg_726 <= grp_fu_201_p2;
        dataTemp2_reg_731 <= grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_317 <= exitcond_flatten_fu_291_p2;
        exitcond_flatten_reg_317_pp0_iter1_reg <= exitcond_flatten_reg_317;
        exitcond_flatten_reg_317_pp0_iter2_reg <= exitcond_flatten_reg_317_pp0_iter1_reg;
        exitcond_flatten_reg_317_pp0_iter3_reg <= exitcond_flatten_reg_317_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next_reg_321 <= indvar_flatten_next_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        tmp_1_i205_i_i_reg_571 <= grp_fu_217_p2;
        tmp_2_i206_i_i_reg_576 <= grp_fu_221_p2;
        tmp_3_i207_i_i_reg_581 <= grp_fu_225_p2;
        tmp_i204_i_i_reg_566 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        tmp_1_i224_i_i_reg_591 <= grp_fu_217_p2;
        tmp_2_i225_i_i_reg_596 <= grp_fu_221_p2;
        tmp_3_i226_i_i_reg_601 <= grp_fu_225_p2;
        tmp_data_0_8_reg_606 <= C_data_V_data_0_dout;
        tmp_data_1_8_reg_611 <= C_data_V_data_1_dout;
        tmp_data_2_8_reg_616 <= C_data_V_data_2_dout;
        tmp_data_3_8_reg_621 <= C_data_V_data_3_dout;
        tmp_i223_i_i_reg_586 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_317 == 1'd0))) begin
        tmp_1_i231_i_i_reg_631 <= grp_fu_217_p2;
        tmp_2_i232_i_i_reg_636 <= grp_fu_221_p2;
        tmp_3_i233_i_i_reg_641 <= grp_fu_225_p2;
        tmp_i230_i_i_reg_626 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        tmp_1_i250_i_i_reg_651 <= grp_fu_217_p2;
        tmp_2_i251_i_i_reg_656 <= grp_fu_221_p2;
        tmp_3_i252_i_i_reg_661 <= grp_fu_225_p2;
        tmp_i249_i_i_reg_646 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        tmp_1_i257_i_i_reg_671 <= grp_fu_217_p2;
        tmp_2_i258_i_i_reg_676 <= grp_fu_221_p2;
        tmp_3_i259_i_i_reg_681 <= grp_fu_225_p2;
        tmp_i256_i_i_reg_666 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        tmp_1_i276_i_i_reg_691 <= grp_fu_217_p2;
        tmp_2_i277_i_i_reg_696 <= grp_fu_221_p2;
        tmp_3_i278_i_i_reg_701 <= grp_fu_225_p2;
        tmp_i275_i_i_reg_686 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_317_pp0_iter1_reg == 1'd0))) begin
        tmp_1_i283_i_i_reg_711 <= grp_fu_217_p2;
        tmp_2_i284_i_i_reg_716 <= grp_fu_221_p2;
        tmp_3_i285_i_i_reg_721 <= grp_fu_225_p2;
        tmp_i282_i_i_reg_706 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0))) begin
        tmp_1_i_i_i_reg_531 <= grp_fu_217_p2;
        tmp_2_i_i_i_reg_536 <= grp_fu_221_p2;
        tmp_3_i_i_i_reg_541 <= grp_fu_225_p2;
        tmp_data_0_7_reg_546 <= C_data_V_data_0_dout;
        tmp_data_1_7_reg_551 <= C_data_V_data_1_dout;
        tmp_data_2_7_reg_556 <= C_data_V_data_2_dout;
        tmp_data_3_7_reg_561 <= C_data_V_data_3_dout;
        tmp_i_i_i_reg_526 <= grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        tmp_data_0_4_reg_811 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        tmp_data_0_reg_806 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        tmp_data_1_4_reg_821 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (exitcond_flatten_reg_317_pp0_iter2_reg == 1'd0))) begin
        tmp_data_1_reg_816 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        tmp_data_2_4_reg_831 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        tmp_data_2_reg_826 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        tmp_data_3_4_reg_841 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        tmp_data_3_reg_836 <= grp_fu_209_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0)))) begin
        C_data_V_data_00_update = 1'b1;
    end else begin
        C_data_V_data_00_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        C_data_V_data_0_blk_n = C_data_V_data_0_empty_n;
    end else begin
        C_data_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        C_data_V_data_1_blk_n = C_data_V_data_1_empty_n;
    end else begin
        C_data_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        C_data_V_data_2_blk_n = C_data_V_data_2_empty_n;
    end else begin
        C_data_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        C_data_V_data_3_blk_n = C_data_V_data_3_empty_n;
    end else begin
        C_data_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_0_blk_n = grp_readCalcData_fu_181_F_V_data_0_blk_n;
    end else begin
        F_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_0_read = grp_readCalcData_fu_181_F_V_data_0_read;
    end else begin
        F_V_data_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_1_blk_n = grp_readCalcData_fu_181_F_V_data_1_blk_n;
    end else begin
        F_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_1_read = grp_readCalcData_fu_181_F_V_data_1_read;
    end else begin
        F_V_data_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_2_blk_n = grp_readCalcData_fu_181_F_V_data_2_blk_n;
    end else begin
        F_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_2_read = grp_readCalcData_fu_181_F_V_data_2_read;
    end else begin
        F_V_data_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_3_blk_n = grp_readCalcData_fu_181_F_V_data_3_blk_n;
    end else begin
        F_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        F_V_data_3_read = grp_readCalcData_fu_181_F_V_data_3_read;
    end else begin
        F_V_data_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        F_acc_V_data_01_update = 1'b1;
    end else begin
        F_acc_V_data_01_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        F_acc_V_data_0_blk_n = F_acc_V_data_0_full_n;
    end else begin
        F_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        F_acc_V_data_1_blk_n = F_acc_V_data_1_full_n;
    end else begin
        F_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        F_acc_V_data_2_blk_n = F_acc_V_data_2_full_n;
    end else begin
        F_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        F_acc_V_data_3_blk_n = F_acc_V_data_3_full_n;
    end else begin
        F_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_0_blk_n = grp_readCalcData_fu_181_V_V_data_0_blk_n;
    end else begin
        V_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_0_read = grp_readCalcData_fu_181_V_V_data_0_read;
    end else begin
        V_V_data_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_1_blk_n = grp_readCalcData_fu_181_V_V_data_1_blk_n;
    end else begin
        V_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_1_read = grp_readCalcData_fu_181_V_V_data_1_read;
    end else begin
        V_V_data_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_2_blk_n = grp_readCalcData_fu_181_V_V_data_2_blk_n;
    end else begin
        V_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_2_read = grp_readCalcData_fu_181_V_V_data_2_read;
    end else begin
        V_V_data_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_3_blk_n = grp_readCalcData_fu_181_V_V_data_3_blk_n;
    end else begin
        V_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_317 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_317 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_317 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        V_V_data_3_read = grp_readCalcData_fu_181_V_V_data_3_read;
    end else begin
        V_V_data_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        V_acc_V_data_01_update = 1'b1;
    end else begin
        V_acc_V_data_01_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        V_acc_V_data_0_blk_n = V_acc_V_data_0_full_n;
    end else begin
        V_acc_V_data_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        V_acc_V_data_1_blk_n = V_acc_V_data_1_full_n;
    end else begin
        V_acc_V_data_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        V_acc_V_data_2_blk_n = V_acc_V_data_2_full_n;
    end else begin
        V_acc_V_data_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0))) begin
        V_acc_V_data_3_blk_n = V_acc_V_data_3_full_n;
    end else begin
        V_acc_V_data_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_291_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_317 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_174_p4 = indvar_flatten_next_reg_321;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_174_p4 = indvar_flatten_reg_170;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_201_ce = 1'b1;
    end else begin
        grp_fu_201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_201_p0 = tmp_i282_i_i_reg_706;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_201_p0 = tmp_i275_i_i_reg_686;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_201_p0 = tmp_i256_i_i_reg_666;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_201_p0 = tmp_i249_i_i_reg_646;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_201_p0 = tmp_i230_i_i_reg_626;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_201_p0 = tmp_i223_i_i_reg_586;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_201_p0 = tmp_i204_i_i_reg_566;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_201_p0 = tmp_i_i_i_reg_526;
    end else begin
        grp_fu_201_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_201_p1 = tmp_1_i283_i_i_reg_711;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_201_p1 = tmp_1_i276_i_i_reg_691;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_201_p1 = tmp_1_i257_i_i_reg_671;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_201_p1 = tmp_1_i250_i_i_reg_651;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_201_p1 = tmp_1_i231_i_i_reg_631;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_201_p1 = tmp_1_i224_i_i_reg_591;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_201_p1 = tmp_1_i205_i_i_reg_571;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_201_p1 = tmp_1_i_i_i_reg_531;
    end else begin
        grp_fu_201_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_205_p0 = tmp_2_i284_i_i_reg_716;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_205_p0 = tmp_2_i277_i_i_reg_696;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_205_p0 = tmp_2_i258_i_i_reg_676;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_205_p0 = tmp_2_i251_i_i_reg_656;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_205_p0 = tmp_2_i232_i_i_reg_636;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_205_p0 = tmp_2_i225_i_i_reg_596;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_205_p0 = tmp_2_i206_i_i_reg_576;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_205_p0 = tmp_2_i_i_i_reg_536;
    end else begin
        grp_fu_205_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_205_p1 = tmp_3_i285_i_i_reg_721;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_205_p1 = tmp_3_i278_i_i_reg_701;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_205_p1 = tmp_3_i259_i_i_reg_681;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_205_p1 = tmp_3_i252_i_i_reg_661;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_205_p1 = tmp_3_i233_i_i_reg_641;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_205_p1 = tmp_3_i226_i_i_reg_601;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_205_p1 = tmp_3_i207_i_i_reg_581;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_205_p1 = tmp_3_i_i_i_reg_541;
    end else begin
        grp_fu_205_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_209_ce = 1'b1;
    end else begin
        grp_fu_209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_209_p0 = dataTemp1_7_reg_796;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_209_p0 = dataTemp1_6_reg_786;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_209_p0 = dataTemp1_5_reg_776;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_209_p0 = dataTemp1_4_reg_766;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_209_p0 = dataTemp1_3_reg_756;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_209_p0 = dataTemp1_2_reg_746;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_209_p0 = dataTemp1_1_reg_736;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_209_p0 = dataTemp1_reg_726;
    end else begin
        grp_fu_209_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_209_p1 = dataTemp2_7_reg_801;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_209_p1 = dataTemp2_6_reg_791;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_209_p1 = dataTemp2_5_reg_781;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_209_p1 = dataTemp2_4_reg_771;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_209_p1 = dataTemp2_3_reg_761;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_209_p1 = dataTemp2_2_reg_751;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_209_p1 = dataTemp2_1_reg_741;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_209_p1 = dataTemp2_reg_731;
    end else begin
        grp_fu_209_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_213_ce = 1'b1;
    end else begin
        grp_fu_213_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_213_p0 = V_vector_data_0_3_reg_506;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_213_p0 = F_vector_data_0_3_reg_486;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_213_p0 = V_vector_data_0_2_reg_466;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_213_p0 = F_vector_data_0_2_reg_446;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_213_p0 = V_vector_data_0_1_reg_406;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_213_p0 = F_vector_data_0_1_reg_386;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_213_p0 = V_vector_data_0_reg_346;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_213_p0 = F_vector_data_0_reg_326;
    end else begin
        grp_fu_213_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_213_p1 = tmp_data_0_8_reg_606;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_213_p1 = tmp_data_0_7_reg_546;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_213_p1 = tmp_data_0_6_reg_426;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_213_p1 = tmp_data_0_5_reg_366;
    end else begin
        grp_fu_213_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_217_p0 = V_vector_data_1_3_reg_511;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_217_p0 = F_vector_data_1_3_reg_491;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_217_p0 = V_vector_data_1_2_reg_471;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_217_p0 = F_vector_data_1_2_reg_451;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_217_p0 = V_vector_data_1_1_reg_411;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_217_p0 = F_vector_data_1_1_reg_391;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_217_p0 = V_vector_data_1_reg_351;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_217_p0 = F_vector_data_1_reg_331;
    end else begin
        grp_fu_217_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_217_p1 = tmp_data_1_8_reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_217_p1 = tmp_data_1_7_reg_551;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_217_p1 = tmp_data_1_6_reg_431;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_217_p1 = tmp_data_1_5_reg_371;
    end else begin
        grp_fu_217_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_221_ce = 1'b1;
    end else begin
        grp_fu_221_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_221_p0 = V_vector_data_2_3_reg_516;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_221_p0 = F_vector_data_2_3_reg_496;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_221_p0 = V_vector_data_2_2_reg_476;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_221_p0 = F_vector_data_2_2_reg_456;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_221_p0 = V_vector_data_2_1_reg_416;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_221_p0 = F_vector_data_2_1_reg_396;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_221_p0 = V_vector_data_2_reg_356;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_221_p0 = F_vector_data_2_reg_336;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_221_p1 = tmp_data_2_8_reg_616;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_221_p1 = tmp_data_2_7_reg_556;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_221_p1 = tmp_data_2_6_reg_436;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_221_p1 = tmp_data_2_5_reg_376;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_225_ce = 1'b1;
    end else begin
        grp_fu_225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_225_p0 = V_vector_data_3_3_reg_521;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_225_p0 = F_vector_data_3_3_reg_501;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_225_p0 = V_vector_data_3_2_reg_481;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_225_p0 = F_vector_data_3_2_reg_461;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_225_p0 = V_vector_data_3_1_reg_421;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_225_p0 = F_vector_data_3_1_reg_401;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_225_p0 = V_vector_data_3_reg_361;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_225_p0 = F_vector_data_3_reg_341;
    end else begin
        grp_fu_225_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_225_p1 = tmp_data_3_8_reg_621;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_225_p1 = tmp_data_3_7_reg_561;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_225_p1 = tmp_data_3_6_reg_441;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_225_p1 = tmp_data_3_5_reg_381;
    end else begin
        grp_fu_225_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_285_ce = 1'b1;
    end else begin
        grp_fu_285_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp162) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp141) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_readCalcData_fu_181_ap_ce = 1'b1;
    end else begin
        grp_readCalcData_fu_181_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_BLOCK_NUMBERS_V_blk_n = simConfig_BLOCK_NUMBERS_V_empty_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = simConfig_BLOCK_NUMBERS_V_out_full_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_rowsToSimulate_V_blk_n = simConfig_rowsToSimulate_V_empty_n;
    end else begin
        simConfig_rowsToSimulate_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_rowsToSimulate_V_out_blk_n = simConfig_rowsToSimulate_V_out_full_n;
    end else begin
        simConfig_rowsToSimulate_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_rowsToSimulate_V_out_write = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        simConfig_rowsToSimulate_V_read = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_291_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_291_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_data_V_data_00_status = (C_data_V_data_3_empty_n & C_data_V_data_2_empty_n & C_data_V_data_1_empty_n & C_data_V_data_0_empty_n);

assign C_data_V_data_0_read = C_data_V_data_00_update;

assign C_data_V_data_1_read = C_data_V_data_00_update;

assign C_data_V_data_2_read = C_data_V_data_00_update;

assign C_data_V_data_3_read = C_data_V_data_00_update;

assign F_acc_V_data_01_status = (F_acc_V_data_3_full_n & F_acc_V_data_2_full_n & F_acc_V_data_1_full_n & F_acc_V_data_0_full_n);

assign F_acc_V_data_0_din = tmp_data_0_reg_806;

assign F_acc_V_data_0_write = F_acc_V_data_01_update;

assign F_acc_V_data_1_din = tmp_data_1_reg_816;

assign F_acc_V_data_1_write = F_acc_V_data_01_update;

assign F_acc_V_data_2_din = tmp_data_2_reg_826;

assign F_acc_V_data_2_write = F_acc_V_data_01_update;

assign F_acc_V_data_3_din = tmp_data_3_reg_836;

assign F_acc_V_data_3_write = F_acc_V_data_01_update;

assign V_acc_V_data_01_status = (V_acc_V_data_3_full_n & V_acc_V_data_2_full_n & V_acc_V_data_1_full_n & V_acc_V_data_0_full_n);

assign V_acc_V_data_0_din = tmp_data_0_4_reg_811;

assign V_acc_V_data_0_write = V_acc_V_data_01_update;

assign V_acc_V_data_1_din = tmp_data_1_4_reg_821;

assign V_acc_V_data_1_write = V_acc_V_data_01_update;

assign V_acc_V_data_2_din = tmp_data_2_4_reg_831;

assign V_acc_V_data_2_write = V_acc_V_data_01_update;

assign V_acc_V_data_3_din = tmp_data_3_4_reg_841;

assign V_acc_V_data_3_write = V_acc_V_data_01_update;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp101 = ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_pp0_stage2_11001_ignoreCallOp119 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp141 = ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp162 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'b0 == V_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)) | ((1'b0 == F_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)))) | ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'b0 == V_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)) | ((1'b0 == F_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)))) | ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((1'b0 == V_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)) | ((1'b0 == F_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)))) | ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == C_data_V_data_00_status) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_reg_317 == 1'd0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (simConfig_rowsToSimulate_V_empty_n == 1'b0) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage2_iter0 = ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_state10_pp0_stage2_iter0_ignore_call31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage3_iter0 = (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0))));
end

always @ (*) begin
    ap_block_state11_pp0_stage3_iter0_ignore_call59 = ((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage4_iter0 = ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0)));
end

assign ap_block_state12_pp0_stage4_iter0_ignore_call87 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage5_iter0 = ((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0));
end

assign ap_block_state14_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage7_iter0 = ((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0));
end

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage1_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage2_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage3_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage4_iter2_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter3_ignore_call87 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_pp0_stage5_iter3 = (((1'b0 == V_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)) | ((1'b0 == F_acc_V_data_01_status) & (exitcond_flatten_reg_317_pp0_iter3_reg == 1'd0)));
end

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage1_iter0 = (((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0)) | ((exitcond_flatten_reg_317 == 1'd0) & ((grp_readCalcData_fu_181_V_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_V_V_data_0_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_3_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_2_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_1_blk_n == 1'b0) | (grp_readCalcData_fu_181_F_V_data_0_blk_n == 1'b0))));
end

always @ (*) begin
    ap_block_state9_pp0_stage1_iter0_ignore_call3 = ((1'b0 == C_data_V_data_00_status) & (exitcond_flatten_reg_317 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_291_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_174_p4 == bound_reg_312) ? 1'b1 : 1'b0);

assign grp_fu_285_p0 = grp_fu_285_p00;

assign grp_fu_285_p00 = simConfig_BLOCK_NUMBERS_V_dout;

assign grp_fu_285_p1 = grp_fu_285_p10;

assign grp_fu_285_p10 = simConfig_rowsToSimulate_V_dout;

assign grp_readCalcData_fu_181_ap_start = grp_readCalcData_fu_181_ap_start_reg;

assign indvar_flatten_next_fu_296_p2 = (ap_phi_mux_indvar_flatten_phi_fu_174_p4 + 54'd1);

assign simConfig_BLOCK_NUMBERS_V_out_din = simConfig_BLOCK_NUMBERS_V_dout;

assign simConfig_rowsToSimulate_V_out_din = simConfig_rowsToSimulate_V_dout;

assign start_out = real_start;

endmodule //acc
