v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1420 -1440 1480 -1440 { lab=#net1}
N 1420 -1380 1480 -1380 { lab=#net2}
N 1460 -1610 1460 -1440 { lab=#net1}
N 1460 -1380 1460 -1240 { lab=#net2}
N 1460 -1610 1540 -1610 { lab=#net1}
N 1460 -1240 1540 -1240 { lab=#net2}
N 1460 -1140 1550 -1140 { lab=#net2}
N 1460 -1240 1460 -1140 { lab=#net2}
N 1460 -1640 1460 -1610 { lab=#net1}
N 1600 -1240 1710 -1240 { lab=Voutp1}
N 1610 -1140 1710 -1140 { lab=Voutp1}
N 1710 -1240 1710 -1140 { lab=Voutp1}
N 1340 -1500 1340 -1440 { lab=#net3}
N 1340 -1380 1340 -1310 { lab=#net4}
N 1320 -1380 1360 -1380 { lab=#net4}
N 1320 -1440 1360 -1440 { lab=#net3}
N 1220 -1440 1260 -1440 { lab=V1}
N 1220 -1380 1260 -1380 { lab=V2}
N 1600 -1610 1660 -1610 { lab=Vref}
N 1340 -1600 1340 -1560 { lab=Vref}
N 1340 -1250 1340 -1200 { lab=Vref}
N 2050 -1640 2050 -1600 { lab=#net5}
N 2130 -1640 2210 -1640 { lab=#net5}
N 2210 -1640 2210 -1600 { lab=#net5}
N 2130 -1760 2130 -1640 { lab=#net5}
N 1910 -1670 1910 -1600 { lab=#net6}
N 2350 -1670 2350 -1600 { lab=#net7}
N 1830 -1700 2320 -1700 { lab=Vc}
N 2050 -1790 2100 -1790 { lab=Vb}
N 1940 -1570 2020 -1570 { lab=#net1}
N 2050 -1640 2130 -1640 { lab=#net5}
N 1980 -1640 2050 -1640 { lab=#net5}
N 1980 -1640 1980 -1630 { lab=#net5}
N 2210 -1640 2280 -1640 { lab=#net5}
N 2280 -1640 2280 -1630 { lab=#net5}
N 2240 -1570 2320 -1570 { lab=#net2}
N 1980 -1570 1980 -1440 { lab=#net1}
N 1480 -1440 1980 -1440 { lab=#net1}
N 1480 -1380 2280 -1380 { lab=#net2}
N 2280 -1570 2280 -1380 { lab=#net2}
N 1910 -1860 1910 -1730 { lab=#net8}
N 1940 -1890 1960 -1890 { lab=#net8}
N 1960 -1890 1960 -1850 { lab=#net8}
N 1910 -1850 1960 -1850 { lab=#net8}
N 2350 -1760 2350 -1730 { lab=Voutp1}
N 2050 -1740 2210 -1740 { lab=CLK}
N 2080 -1710 2130 -1710 { lab=#net5}
N 2130 -1710 2180 -1710 { lab=#net5}
N 2240 -1710 2310 -1710 { lab=#net2}
N 2310 -1710 2310 -1570 { lab=#net2}
N 1950 -1710 2020 -1710 { lab=#net1}
N 1950 -1710 1950 -1570 { lab=#net1}
N 3400 -1010 3400 -980 { lab=Vb}
N 3400 -980 3430 -980 { lab=Vb}
N 1710 -1240 2780 -1240 { lab=Voutp1}
N 2780 -1720 2780 -1240 { lab=Voutp1}
N 1320 -1890 1320 -1870 { lab=#net9}
N 1260 -1840 1290 -1840 { lab=Vb}
N 1260 -1920 1260 -1840 { lab=Vb}
N 1260 -1920 1290 -1920 { lab=Vb}
N 1220 -1920 1260 -1920 { lab=Vb}
N 1320 -1810 1320 -1770 { lab=#net10}
N 1460 -1740 1460 -1700 { lab=#net10}
N 1350 -1740 1460 -1740 { lab=#net10}
N 1370 -1780 1370 -1740 { lab=#net10}
N 1320 -1780 1370 -1780 { lab=#net10}
N 1960 -1890 2320 -1890 { lab=#net8}
N 2350 -1860 2350 -1760 { lab=Voutp1}
N 2350 -1770 2680 -1770 { lab=Voutp1}
N 1420 -400 1480 -400 { lab=#net11}
N 1420 -340 1480 -340 { lab=#net12}
N 1460 -570 1460 -400 { lab=#net11}
N 1460 -340 1460 -200 { lab=#net12}
N 1460 -570 1540 -570 { lab=#net11}
N 1460 -200 1540 -200 { lab=#net12}
N 1460 -100 1550 -100 { lab=#net12}
N 1460 -200 1460 -100 { lab=#net12}
N 1460 -600 1460 -570 { lab=#net11}
N 1600 -200 1710 -200 { lab=Voutp1}
N 1610 -100 1710 -100 { lab=Voutp1}
N 1710 -200 1710 -100 { lab=Voutp1}
N 1340 -460 1340 -400 { lab=#net13}
N 1340 -340 1340 -270 { lab=#net14}
N 1320 -340 1360 -340 { lab=#net14}
N 1320 -400 1360 -400 { lab=#net13}
N 1220 -400 1260 -400 { lab=V1}
N 1220 -340 1260 -340 { lab=V2}
N 1600 -570 1660 -570 { lab=Vref}
N 1340 -560 1340 -520 { lab=Vref}
N 1340 -210 1340 -160 { lab=Vref}
N 2050 -600 2050 -560 { lab=#net15}
N 2130 -600 2210 -600 { lab=#net15}
N 2210 -600 2210 -560 { lab=#net15}
N 2130 -720 2130 -600 { lab=#net15}
N 1910 -630 1910 -560 { lab=#net16}
N 2350 -630 2350 -560 { lab=#net17}
N 1830 -660 2320 -660 { lab=Vc}
N 2050 -750 2100 -750 { lab=Vb}
N 1940 -530 2020 -530 { lab=#net11}
N 2050 -600 2130 -600 { lab=#net15}
N 1980 -600 2050 -600 { lab=#net15}
N 1980 -600 1980 -590 { lab=#net15}
N 2210 -600 2280 -600 { lab=#net15}
N 2280 -600 2280 -590 { lab=#net15}
N 2240 -530 2320 -530 { lab=#net12}
N 1980 -530 1980 -400 { lab=#net11}
N 1480 -400 1980 -400 { lab=#net11}
N 1480 -340 2280 -340 { lab=#net12}
N 2280 -530 2280 -340 { lab=#net12}
N 1910 -820 1910 -690 { lab=#net18}
N 1940 -850 1960 -850 { lab=#net18}
N 1960 -850 1960 -810 { lab=#net18}
N 1910 -810 1960 -810 { lab=#net18}
N 2350 -720 2350 -690 { lab=Voutp1}
N 2050 -700 2210 -700 { lab=CLK}
N 2080 -670 2130 -670 { lab=#net15}
N 2130 -670 2180 -670 { lab=#net15}
N 2240 -670 2310 -670 { lab=#net12}
N 2310 -670 2310 -530 { lab=#net12}
N 1950 -670 2020 -670 { lab=#net11}
N 1950 -670 1950 -530 { lab=#net11}
N 1710 -200 2780 -200 { lab=Voutp1}
N 2780 -680 2780 -200 { lab=Voutp1}
N 1320 -850 1320 -830 { lab=#net19}
N 1260 -800 1290 -800 { lab=Vb}
N 1260 -880 1260 -800 { lab=Vb}
N 1260 -880 1290 -880 { lab=Vb}
N 1220 -880 1260 -880 { lab=Vb}
N 1320 -770 1320 -730 { lab=#net20}
N 1460 -700 1460 -660 { lab=#net20}
N 1350 -700 1460 -700 { lab=#net20}
N 1370 -740 1370 -700 { lab=#net20}
N 1320 -740 1370 -740 { lab=#net20}
N 1960 -850 2320 -850 { lab=#net18}
N 2350 -820 2350 -720 { lab=Voutp1}
N 2350 -730 2680 -730 { lab=Voutp1}
N 3290 -1540 3290 -1530 { lab=Vout1}
N 3180 -1540 3200 -1540 { lab=Vout1}
N 2970 -1570 3000 -1570 { lab=Voutp1}
N 3680 -1540 3710 -1540 { lab=Vout1}
N 2970 -1510 3000 -1510 { lab=Vout1}
N 2970 -1510 2970 -1370 { lab=Vout1}
N 3180 -1540 3180 -1370 { lab=Vout1}
N 3260 -1540 3400 -1540 { lab=Vout1}
N 3400 -1540 3460 -1540 { lab=Vout1}
N 3520 -1540 3570 -1540 { lab=Vout1}
N 3460 -1540 3520 -1540 { lab=Vout1}
N 3570 -1540 3680 -1540 { lab=Vout1}
N 3200 -1540 3260 -1540 { lab=Vout1}
N 2680 -1770 3090 -1770 { lab=Voutp1}
N 2780 -1770 2780 -1720 { lab=Voutp1}
N 2780 -1240 2780 -680 { lab=Voutp1}
N 2680 -730 2780 -730 { lab=Voutp1}
N 2970 -1370 3050 -1370 { lab=Vout1}
N 3110 -1370 3180 -1370 { lab=Vout1}
N 3050 -1370 3110 -1370 { lab=Vout1}
C {madvlsi/capacitor.sym} 1390 -1440 1 0 {name=C1
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1390 -1380 1 0 {name=C2
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1570 -1610 1 0 {name=C3
value=100f
m=1}
C {madvlsi/capacitor.sym} 1570 -1240 1 0 {name=C4
value=100f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1290 -1440 2 0 {name=X2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1290 -1380 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1340 -1530 3 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1340 -1280 3 0 {name=X5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1460 -1670 1 0 {name=X6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1580 -1140 0 0 {name=X7}
C {devices/lab_pin.sym} 1660 -1610 2 0 {name=l3 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1340 -1600 1 0 {name=l5 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1340 -1200 3 0 {name=l6 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1220 -1440 0 0 {name=l7 sig_type=std_logic lab=V1}
C {devices/lab_pin.sym} 1220 -1380 0 0 {name=l8 sig_type=std_logic lab=V2}
C {devices/lab_pin.sym} 3090 -1770 2 0 {name=l9 sig_type=std_logic lab=Voutp}
C {devices/lab_pin.sym} 1440 -1680 0 0 {name=l10 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1440 -1660 0 0 {name=l11 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1570 -1120 3 0 {name=l12 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1590 -1120 3 0 {name=l13 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1280 -1360 3 0 {name=l14 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1300 -1360 3 0 {name=l15 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1300 -1460 1 0 {name=l16 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1280 -1460 1 0 {name=l17 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1360 -1520 2 0 {name=l18 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1360 -1540 2 0 {name=l19 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 1360 -1270 2 0 {name=l20 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1360 -1290 2 0 {name=l21 sig_type=std_logic lab=Vnphi2}
C {madvlsi/vsource.sym} 3350 -950 0 0 {name=Vdd
value=1.8}
C {madvlsi/vsource.sym} 3510 -950 0 0 {name=V1
value=0.5}
C {madvlsi/vsource.sym} 3590 -950 0 0 {name=V2
value="pwl(0, 0, 30u, 0, 50u, 1.8)" }
C {madvlsi/gnd.sym} 3350 -920 0 0 {name=l23 lab=GND}
C {madvlsi/gnd.sym} 3510 -920 0 0 {name=l24 lab=GND}
C {madvlsi/gnd.sym} 3590 -920 0 0 {name=l25 lab=GND}
C {madvlsi/vdd.sym} 3350 -980 0 0 {name=l26 lab=VDD}
C {devices/lab_pin.sym} 3510 -980 1 0 {name=l27 sig_type=std_logic lab=V1}
C {devices/lab_pin.sym} 3590 -980 1 0 {name=l28 sig_type=std_logic lab=V2}
C {madvlsi/vsource.sym} 3210 -760 0 0 {name=Vphi1
value="pulse(0, 1.8, 0, 0.5n, 0.5n, 0.5u, 1u)"}
C {madvlsi/gnd.sym} 3210 -730 0 0 {name=l29 lab=GND}
C {devices/lab_pin.sym} 3210 -790 1 0 {name=l30 sig_type=std_logic lab=Vphi1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3210 -570 0 0 {name=X8}
C {madvlsi/vdd.sym} 3210 -610 0 0 {name=l46 lab=VDD}
C {madvlsi/gnd.sym} 3210 -530 0 0 {name=l47 lab=GND}
C {devices/lab_pin.sym} 3170 -570 0 0 {name=l48 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 3270 -570 2 0 {name=l49 sig_type=std_logic lab=Vnphi1}
C {madvlsi/tt_models.sym} 3180 -420 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {devices/code_shown.sym} 3190 -230 0 0 {name=SPICE only_toplevel=false value=".param WW=6 LL=1 Wp=6 Lp=1
.tran 0.5u 70u
.save v(Vout) v(Voutp) v(V1) v(V2) v(Vphi1) v(Vnphi1) v(Vphi2) v(Vnphi2)"
}
C {madvlsi/vsource.sym} 3490 -760 0 0 {name=Vphi2
value="pulse(1.8, 0, 0, 0.5n, 0.5n, 0.5u, 1u)"}
C {madvlsi/gnd.sym} 3490 -730 0 0 {name=l33 lab=GND}
C {devices/lab_pin.sym} 3490 -790 1 0 {name=l34 sig_type=std_logic lab=Vphi2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3490 -570 0 0 {name=X9}
C {madvlsi/vdd.sym} 3490 -610 0 0 {name=l35 lab=VDD}
C {madvlsi/gnd.sym} 3490 -530 0 0 {name=l36 lab=GND}
C {devices/lab_pin.sym} 3450 -570 0 0 {name=l37 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 3550 -570 2 0 {name=l38 sig_type=std_logic lab=Vnphi2}
C {madvlsi/vsource.sym} 3280 -950 0 0 {name=Vref
value=0.9}
C {madvlsi/gnd.sym} 3280 -920 0 0 {name=l39 lab=GND}
C {devices/lab_pin.sym} 3280 -980 1 0 {name=l40 sig_type=std_logic lab=Vref}
C {madvlsi/nmos3.sym} 2050 -1570 0 0 {name=M1a
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1910 -1570 0 1 {name=M1b
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1910 -1700 0 0 {name=M1c
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2350 -1570 0 0 {name=M2b
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2210 -1570 0 1 {name=M2a
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2350 -1700 0 0 {name=M2c
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 2130 -1790 0 0 {name=Mb
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 2130 -1820 0 0 {name=l41 lab=VDD}
C {madvlsi/gnd.sym} 1910 -1540 0 0 {name=l42 lab=GND}
C {madvlsi/gnd.sym} 2050 -1540 0 0 {name=l43 lab=GND}
C {madvlsi/gnd.sym} 2210 -1540 0 0 {name=l44 lab=GND}
C {madvlsi/gnd.sym} 2350 -1540 0 0 {name=l45 lab=GND}
C {madvlsi/capacitor.sym} 2280 -1600 0 0 {name=C2b
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1980 -1600 0 0 {name=C2a
value=1600f
m=1}
C {madvlsi/vsource.sym} 3190 -950 0 0 {name=Vc
value=0.85}
C {madvlsi/gnd.sym} 3190 -920 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 3190 -980 1 0 {name=l53 sig_type=std_logic lab=Vc}
C {devices/lab_pin.sym} 1830 -1700 0 0 {name=l1 sig_type=std_logic lab=Vc}
C {devices/lab_pin.sym} 2050 -1790 0 0 {name=l2 sig_type=std_logic lab=Vb}
C {madvlsi/pmos3.sym} 1910 -1890 2 0 {name=Mb1
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 1910 -1920 0 0 {name=l22 lab=VDD}
C {madvlsi/nmos3.sym} 2050 -1710 1 0 {name=M3
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2210 -1710 1 0 {name=M4
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 2050 -1740 1 0 {name=l59 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 2980 -760 0 0 {name=Vc1
value="pwl(0, 3, 0.95u, 3, 0.96u, 0, 25u, 0)"}
C {madvlsi/gnd.sym} 2980 -730 0 0 {name=l60 lab=GND}
C {devices/lab_pin.sym} 2980 -790 1 0 {name=l61 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 3400 -1010 1 0 {name=l31 sig_type=std_logic lab=Vb}
C {madvlsi/pmos3.sym} 3430 -1010 0 0 {name=M5
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} 3430 -950 0 0 {name=I1
value=1u}
C {madvlsi/vdd.sym} 3430 -1040 0 0 {name=l32 lab=VDD}
C {madvlsi/gnd.sym} 3430 -920 0 0 {name=l62 lab=GND}
C {madvlsi/pmos3.sym} 1320 -1920 0 0 {name=M7
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1320 -1840 0 0 {name=M8
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1220 -1920 0 0 {name=l4 sig_type=std_logic lab=Vb}
C {madvlsi/vdd.sym} 1320 -1950 0 0 {name=l63 lab=VDD}
C {madvlsi/nmos3.sym} 1320 -1740 2 0 {name=M6
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1320 -1710 0 0 {name=l64 lab=GND}
C {madvlsi/pmos3.sym} 2350 -1890 0 0 {name=Mb2
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 2350 -1920 0 0 {name=l54 lab=VDD}
C {madvlsi/capacitor.sym} 1390 -400 1 0 {name=C7
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1390 -340 1 0 {name=C8
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1570 -570 1 0 {name=C9
value=100f
m=1}
C {madvlsi/capacitor.sym} 1570 -200 1 0 {name=C10
value=100f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1290 -400 2 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1290 -340 0 0 {name=X13}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1340 -490 3 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1340 -240 3 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1460 -630 1 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 1580 -100 0 0 {name=X17}
C {devices/lab_pin.sym} 1660 -570 2 0 {name=l55 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1340 -560 1 0 {name=l56 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1340 -160 3 0 {name=l57 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 1220 -400 0 0 {name=l58 sig_type=std_logic lab=V1}
C {devices/lab_pin.sym} 1220 -340 0 0 {name=l65 sig_type=std_logic lab=V2}
C {devices/lab_pin.sym} 1440 -640 0 0 {name=l67 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1440 -620 0 0 {name=l68 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 1570 -80 3 0 {name=l69 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1590 -80 3 0 {name=l82 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 1280 -320 3 0 {name=l83 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1300 -320 3 0 {name=l84 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 1300 -420 1 0 {name=l85 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 1280 -420 1 0 {name=l86 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 1360 -480 2 0 {name=l87 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1360 -500 2 0 {name=l88 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 1360 -230 2 0 {name=l89 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 1360 -250 2 0 {name=l90 sig_type=std_logic lab=Vnphi1}
C {madvlsi/nmos3.sym} 2050 -530 0 0 {name=M1
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1910 -530 0 1 {name=M2
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1910 -660 0 0 {name=M9
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2350 -530 0 0 {name=M10
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2210 -530 0 1 {name=M11
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2350 -660 0 0 {name=M12
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 2130 -750 0 0 {name=Mb13
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 2130 -780 0 0 {name=l91 lab=VDD}
C {madvlsi/gnd.sym} 1910 -500 0 0 {name=l92 lab=GND}
C {madvlsi/gnd.sym} 2050 -500 0 0 {name=l93 lab=GND}
C {madvlsi/gnd.sym} 2210 -500 0 0 {name=l94 lab=GND}
C {madvlsi/gnd.sym} 2350 -500 0 0 {name=l95 lab=GND}
C {madvlsi/capacitor.sym} 2280 -560 0 0 {name=C11
value=1600f
m=1}
C {madvlsi/capacitor.sym} 1980 -560 0 0 {name=C12
value=1600f
m=1}
C {devices/lab_pin.sym} 1830 -660 0 0 {name=l98 sig_type=std_logic lab=Vc}
C {devices/lab_pin.sym} 2050 -750 0 0 {name=l99 sig_type=std_logic lab=Vb}
C {madvlsi/pmos3.sym} 1910 -850 2 0 {name=Mb14
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 1910 -880 0 0 {name=l100 lab=VDD}
C {madvlsi/nmos3.sym} 2050 -670 1 0 {name=M15
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 2210 -670 1 0 {name=M16
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 2050 -700 1 0 {name=l101 sig_type=std_logic lab=CLK}
C {madvlsi/pmos3.sym} 1320 -880 0 0 {name=M17
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1320 -800 0 0 {name=M18
L=1
W=5
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1220 -880 0 0 {name=l102 sig_type=std_logic lab=Vb}
C {madvlsi/vdd.sym} 1320 -910 0 0 {name=l103 lab=VDD}
C {madvlsi/nmos3.sym} 1320 -700 2 0 {name=M19
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 1320 -670 0 0 {name=l104 lab=GND}
C {madvlsi/pmos3.sym} 2350 -850 0 0 {name=Mb20
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 2350 -880 0 0 {name=l105 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 2970 -1540 0 0 {name=X18}
C {madvlsi/capacitor.sym} 3290 -1500 0 0 {name=C13
value=4000f
m=1}
C {madvlsi/gnd.sym} 3290 -1470 0 0 {name=l108 lab=GND}
C {madvlsi/gnd.sym} 3080 -1440 0 0 {name=l109 lab=GND}
C {madvlsi/vdd.sym} 3080 -1640 0 0 {name=l111 lab=VDD}
C {devices/lab_pin.sym} 3710 -1540 2 0 {name=l113 sig_type=std_logic lab=Vout}
C {devices/lab_pin.sym} 2970 -1570 0 0 {name=l114 sig_type=std_logic lab=Voutp}
C {devices/lab_pin.sym} 3050 -1460 3 0 {name=l115 sig_type=std_logic lab=Vb}
C {madvlsi/capacitor.sym} 2600 -1740 0 0 {name=C5
value=4000f
m=1}
C {madvlsi/gnd.sym} 2600 -1710 0 0 {name=l50 lab=GND}
C {madvlsi/capacitor.sym} 2540 -700 0 0 {name=C6
value=4000f
m=1}
C {madvlsi/gnd.sym} 2540 -670 0 0 {name=l51 lab=GND}
