# Architecture

- Balanced ternary (âˆ’1/0/+1) or unbalanced (0/1/2), chosen per sub-design.
- Level generation: resistor ladder + window comparator (reference approach).
- Digital dual-line encoding as an alternative for FPGA-based flows.
