0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/csv_file_dump.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/dataflow_monitor.sv,1710145772,systemVerilog,/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/dump_file_agent.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/fifo_para.vh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/ip/xil_defaultlib/mm_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1710145793,systemVerilog,,,,mm_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/ip/xil_defaultlib/mm_fptosi_32ns_32_2_no_dsp_1_ip.v,1710145796,systemVerilog,,,,mm_fptosi_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/ip/xil_defaultlib/mm_sitofp_32ns_32_2_no_dsp_1_ip.v,1710145798,systemVerilog,,,,mm_sitofp_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/loop_sample_agent.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm.autotb.v,1710145772,systemVerilog,,,/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/fifo_para.vh,apatb_mm_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm.v,1710145756,systemVerilog,,,,mm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_D_s9_23fixp_0_RAM_AUTO_1R1W.v,1710145756,systemVerilog,,,,mm_D_s9_23fixp_0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_flow_control_loop_pipe_sequential_init.v,1710145760,systemVerilog,,,,mm_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_fmul_32ns_32ns_32_2_max_dsp_1.v,1710145756,systemVerilog,,,,mm_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_fptosi_32ns_32_2_no_dsp_1.v,1710145756,systemVerilog,,,,mm_fptosi_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6.v,1710145748,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_0_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_1_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_2_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_3_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_4_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_5_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_6_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R.v,1710145749,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_76_7_A_u3_29fixp_7_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mm_Pipeline_VITIS_LOOP_92_10.v,1710145756,systemVerilog,,,,mm_mm_Pipeline_VITIS_LOOP_92_10,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_30ns_32ns_60_1_1.v,1710145749,systemVerilog,,,,mm_mul_30ns_32ns_60_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_31ns_32ns_61_1_1.v,1710145749,systemVerilog,,,,mm_mul_31ns_32ns_61_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_31ns_32ns_62_1_1.v,1710145749,systemVerilog,,,,mm_mul_31ns_32ns_62_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_32ns_32ns_62_1_1.v,1710145749,systemVerilog,,,,mm_mul_32ns_32ns_62_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_32ns_32ns_63_1_1.v,1710145749,systemVerilog,,,,mm_mul_32ns_32ns_63_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_32ns_33ns_64_1_1.v,1710145749,systemVerilog,,,,mm_mul_32ns_33ns_64_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_32s_32s_62_1_1.v,1710145756,systemVerilog,,,,mm_mul_32s_32s_62_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_mul_4s_4s_4_1_1.v,1710145748,systemVerilog,,,,mm_mul_4s_4s_4_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/mm_sitofp_32ns_32_2_no_dsp_1.v,1710145748,systemVerilog,,,,mm_sitofp_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/nodf_module_interface.svh,1710145772,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/nodf_module_monitor.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/sample_agent.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/sample_manager.svh,1710145772,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/upc_loop_interface.svh,1710145772,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm/solution1/sim/verilog/upc_loop_monitor.svh,1710145772,verilog,,,,,,,,,,,,
