# Reading pref.tcl
# do ParkCounter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:06 on May 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture Behavioral of FA
# End time: 18:51:07 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:51:07 on May 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tiago_nevoa/QuartusProjects/ParkCounter/VHDL/adder3bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder3bit
# -- Compiling architecture Structural of adder3bit
# End time: 18:51:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl -range 2 0 /adder3bit/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# adder3bit
wave create -pattern none -portmode in -language vhdl -range 2 0 /adder3bit/B
# adder3bit
wave create -pattern none -portmode in -language vhdl /adder3bit/Cin
# adder3bit
wave create -pattern none -portmode out -language vhdl -range 2 0 /adder3bit/S
# adder3bit
wave create -pattern none -portmode out -language vhdl /adder3bit/Cout
# adder3bit
vsim work.adder3bit
# vsim work.adder3bit 
# Start time: 18:51:35 on May 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder3bit(structural)
# Loading work.fa(behavioral)
add wave -position insertpoint  \
sim:/adder3bit/A \
sim:/adder3bit/B \
sim:/adder3bit/Cin \
sim:/adder3bit/S \
sim:/adder3bit/Cout \
sim:/adder3bit/carry
run
force -freeze sim:/adder3bit/A 010 0
force -freeze sim:/adder3bit/B 110 0
force -freeze sim:/adder3bit/Cin 1 0
run
force -freeze sim:/adder3bit/B 001 0
run
force -freeze sim:/adder3bit/Cin 0 0
run
# End time: 18:53:43 on May 11,2022, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
