## Welcome ğŸ‘‹

If youâ€™re new here, start with these:

### ğŸ§  CPU
â¡ï¸ **Pipelined RISC CPU (Verilog)**
- 5-stage pipeline  
- Data forwarding, load-use stalling, branch flush  
- Built + debugged at the cycle level  

### ğŸ§© Cache
â¡ï¸ **MESI Cache Coherence Simulator**
- Multi-core, bus-based coherence
- Handles races, invalidations, writebacks
- Stress-tested beyond â€œhappy pathâ€ cases

---

I work mostly on **computer architecture, embedded systems, and hardware-adjacent software**.  
I care about performance, correctness, and understanding things *below* the abstraction.

If it touches cycles, memory, or electrons â€” Iâ€™m probably interested.
