library ieee;
use ieee.std_logic_1164.all;

entity lab1 is 
	port(clock_50 : in std_logic;
		  sw    : in std_logic_vector(9 downto 0);
		  ledr  : out std_logic_vector(1 downto 0);
		  sseg1 : out std_logic_vector(31 downto 0);
		  sseg2 : out std_logic_vector(31 downto 0);
		  buttons : in std_logic_vector(7 downto 0)
		 );
	end lab1; 
	
architecture structural of lab1 is 
	
		component system is
		port (
			clk_clk           : in  std_logic                     := '0';             -- clk
			leds_o_export     : out std_logic_vector(1 downto 0);                     -- export
			reset_reset_n     : in  std_logic                     := '0';             -- reset_n
			sseg_i_iv_export  : out std_logic_vector(31 downto 0);                    -- export
			sseg_v_vi_export  : out std_logic_vector(31 downto 0);                    -- export
			switches_i_export : in  std_logic_vector(9 downto 0)  := (others => '0'); -- export
			buttons_i_export  : in  std_logic_vector(7 downto 0)  := (others => '0')  -- export
		);
	end component;

begin 
	nios_system : system
	port map ( clk_clk => clock_50,
				  leds_o_export => ledr,
				  sseg_i_iv_export => sseg1,
				  sseg_v_vi_export => sseg2,
				  switches_i_export => sw,
				  buttons_i_export => buttons	  
				);
				
end structural;