// Seed: 3872210960
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_1 0
`define pp_2 0
module module_0 (
    id_1
);
  input id_1;
  assign id_1 = id_1[1'b0];
  assign id_1 = (id_1);
  type_5(
      1'b0, (1'd0), id_2[1'h0] - id_2[1], id_3
  );
  assign id_2 = id_2[1];
  logic id_4;
endmodule
