// Seed: 639573669
module module_0;
  real id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output logic id_3
);
  always @(-1 or posedge -1) begin : LABEL_0
    id_3 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0.0;
endmodule
module module_2 #(
    parameter id_3 = 32'd28
) (
    output wire id_0,
    input  wor  id_1,
    output wor  id_2
    , id_6,
    input  wor  _id_3,
    output tri0 id_4
);
  wire [1 : id_3] id_7;
  assign id_2 = id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
