--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/other/t_bohlen/projects/climber/sampleSystem/cameraTest/cameraTest.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_enter |   -0.498(R)|    2.565(R)|clk               |   0.000|
ram0_data<0> |   -2.022(R)|    2.294(R)|clk               |   0.000|
ram0_data<1> |   -1.363(R)|    1.635(R)|clk               |   0.000|
ram0_data<2> |   -2.164(R)|    2.436(R)|clk               |   0.000|
ram0_data<3> |   -1.899(R)|    2.171(R)|clk               |   0.000|
ram0_data<4> |   -2.249(R)|    2.521(R)|clk               |   0.000|
ram0_data<5> |   -2.915(R)|    3.187(R)|clk               |   0.000|
ram0_data<6> |   -2.599(R)|    2.871(R)|clk               |   0.000|
ram0_data<7> |   -2.672(R)|    2.944(R)|clk               |   0.000|
ram0_data<8> |   -1.914(R)|    2.186(R)|clk               |   0.000|
ram0_data<9> |   -3.025(R)|    3.297(R)|clk               |   0.000|
ram0_data<10>|   -2.337(R)|    2.609(R)|clk               |   0.000|
ram0_data<11>|   -1.582(R)|    1.854(R)|clk               |   0.000|
ram0_data<12>|   -2.235(R)|    2.507(R)|clk               |   0.000|
ram0_data<13>|   -2.519(R)|    2.791(R)|clk               |   0.000|
ram0_data<14>|   -2.559(R)|    2.831(R)|clk               |   0.000|
ram0_data<15>|   -2.631(R)|    2.903(R)|clk               |   0.000|
ram0_data<16>|   -1.949(R)|    2.221(R)|clk               |   0.000|
ram0_data<17>|   -1.290(R)|    1.562(R)|clk               |   0.000|
ram0_data<18>|   -2.630(R)|    2.902(R)|clk               |   0.000|
ram0_data<19>|   -2.878(R)|    3.150(R)|clk               |   0.000|
ram0_data<20>|   -1.903(R)|    2.175(R)|clk               |   0.000|
ram0_data<21>|   -2.560(R)|    2.832(R)|clk               |   0.000|
ram0_data<22>|   -2.308(R)|    2.580(R)|clk               |   0.000|
ram0_data<23>|   -2.857(R)|    3.129(R)|clk               |   0.000|
ram0_data<24>|   -3.261(R)|    3.533(R)|clk               |   0.000|
ram0_data<25>|   -3.007(R)|    3.279(R)|clk               |   0.000|
ram0_data<26>|   -2.288(R)|    2.560(R)|clk               |   0.000|
ram0_data<27>|   -3.009(R)|    3.281(R)|clk               |   0.000|
ram0_data<28>|   -3.007(R)|    3.279(R)|clk               |   0.000|
ram0_data<29>|   -3.077(R)|    3.349(R)|clk               |   0.000|
ram0_data<30>|   -2.530(R)|    2.802(R)|clk               |   0.000|
ram0_data<31>|   -2.170(R)|    2.442(R)|clk               |   0.000|
switch<0>    |    1.334(R)|    0.256(R)|clk               |   0.000|
switch<1>    |    1.603(R)|    0.577(R)|clk               |   0.000|
switch<6>    |    4.143(R)|    1.994(R)|clk               |   0.000|
switch<7>    |    3.103(R)|    1.480(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    3.331(R)|    1.214(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    3.143(R)|    1.395(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    3.849(R)|    0.464(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    3.423(R)|    0.600(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    4.480(R)|   -0.231(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    4.146(R)|   -0.406(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.328(R)|    0.079(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    4.826(R)|    0.162(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    3.346(R)|    0.354(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    2.639(R)|    1.599(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   13.989(R)|rc/ram_clock      |   0.000|
                  |   13.989(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   14.024(R)|rc/ram_clock      |   0.000|
                  |   14.024(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   12.881(R)|clk               |   0.000|
disp_clock        |   14.406(R)|clk               |   0.000|
disp_data_out     |   12.028(R)|clk               |   0.000|
disp_reset_b      |   13.310(R)|clk               |   0.000|
disp_rs           |   12.569(R)|clk               |   0.000|
led<1>            |   16.460(R)|clk               |   0.000|
led<2>            |   19.194(R)|clk               |   0.000|
led<3>            |   19.178(R)|clk               |   0.000|
led<4>            |   18.225(R)|clk               |   0.000|
led<5>            |   18.954(R)|clk               |   0.000|
led<6>            |   20.197(R)|clk               |   0.000|
led<7>            |   14.186(R)|clk               |   0.000|
ram0_address<0>   |   19.310(R)|clk               |   0.000|
ram0_address<1>   |   19.805(R)|clk               |   0.000|
ram0_address<2>   |   19.145(R)|clk               |   0.000|
ram0_address<3>   |   19.982(R)|clk               |   0.000|
ram0_address<4>   |   19.191(R)|clk               |   0.000|
ram0_address<5>   |   19.768(R)|clk               |   0.000|
ram0_address<6>   |   19.422(R)|clk               |   0.000|
ram0_address<7>   |   20.371(R)|clk               |   0.000|
ram0_address<8>   |   16.721(R)|clk               |   0.000|
ram0_address<9>   |   19.482(R)|clk               |   0.000|
ram0_address<10>  |   19.293(R)|clk               |   0.000|
ram0_address<11>  |   18.929(R)|clk               |   0.000|
ram0_address<12>  |   18.792(R)|clk               |   0.000|
ram0_address<13>  |   19.766(R)|clk               |   0.000|
ram0_address<14>  |   19.724(R)|clk               |   0.000|
ram0_address<15>  |   18.250(R)|clk               |   0.000|
ram0_address<16>  |   18.400(R)|clk               |   0.000|
ram0_address<17>  |   18.979(R)|clk               |   0.000|
ram0_address<18>  |   14.413(R)|clk               |   0.000|
ram0_clk          |   13.995(R)|rc/ram_clock      |   0.000|
                  |   13.995(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   12.712(R)|clk               |   0.000|
ram0_data<1>      |   13.629(R)|clk               |   0.000|
ram0_data<2>      |   13.369(R)|clk               |   0.000|
ram0_data<3>      |   12.731(R)|clk               |   0.000|
ram0_data<4>      |   11.735(R)|clk               |   0.000|
ram0_data<5>      |   11.965(R)|clk               |   0.000|
ram0_data<6>      |   12.716(R)|clk               |   0.000|
ram0_data<7>      |   12.767(R)|clk               |   0.000|
ram0_data<8>      |   12.704(R)|clk               |   0.000|
ram0_data<9>      |   12.717(R)|clk               |   0.000|
ram0_data<10>     |   12.713(R)|clk               |   0.000|
ram0_data<11>     |   13.635(R)|clk               |   0.000|
ram0_data<12>     |   11.874(R)|clk               |   0.000|
ram0_data<13>     |   11.783(R)|clk               |   0.000|
ram0_data<14>     |   12.649(R)|clk               |   0.000|
ram0_data<15>     |   12.732(R)|clk               |   0.000|
ram0_data<16>     |   13.363(R)|clk               |   0.000|
ram0_data<17>     |   13.707(R)|clk               |   0.000|
ram0_data<18>     |   12.063(R)|clk               |   0.000|
ram0_data<19>     |   11.819(R)|clk               |   0.000|
ram0_data<20>     |   12.028(R)|clk               |   0.000|
ram0_data<21>     |   12.065(R)|clk               |   0.000|
ram0_data<22>     |   12.057(R)|clk               |   0.000|
ram0_data<23>     |   12.093(R)|clk               |   0.000|
ram0_data<24>     |   12.084(R)|clk               |   0.000|
ram0_data<25>     |   12.365(R)|clk               |   0.000|
ram0_data<26>     |   12.705(R)|clk               |   0.000|
ram0_data<27>     |   12.646(R)|clk               |   0.000|
ram0_data<28>     |   12.029(R)|clk               |   0.000|
ram0_data<29>     |   11.933(R)|clk               |   0.000|
ram0_data<30>     |   11.743(R)|clk               |   0.000|
ram0_data<31>     |   11.962(R)|clk               |   0.000|
ram0_data<32>     |   14.903(R)|clk               |   0.000|
ram0_data<33>     |   14.901(R)|clk               |   0.000|
ram0_data<34>     |   14.314(R)|clk               |   0.000|
ram0_data<35>     |   13.970(R)|clk               |   0.000|
ram0_we_b         |   13.422(R)|clk               |   0.000|
vga_out_blank_b   |   11.248(R)|clk               |   0.000|
vga_out_blue<0>   |   11.271(R)|clk               |   0.000|
vga_out_blue<1>   |   12.803(R)|clk               |   0.000|
vga_out_blue<2>   |   11.958(R)|clk               |   0.000|
vga_out_blue<3>   |   11.286(R)|clk               |   0.000|
vga_out_blue<4>   |   12.117(R)|clk               |   0.000|
vga_out_blue<5>   |   12.271(R)|clk               |   0.000|
vga_out_blue<6>   |   11.521(R)|clk               |   0.000|
vga_out_blue<7>   |   11.252(R)|clk               |   0.000|
vga_out_green<0>  |   11.294(R)|clk               |   0.000|
vga_out_green<1>  |   12.152(R)|clk               |   0.000|
vga_out_green<2>  |   12.269(R)|clk               |   0.000|
vga_out_green<3>  |   11.584(R)|clk               |   0.000|
vga_out_green<4>  |   12.684(R)|clk               |   0.000|
vga_out_green<5>  |   12.324(R)|clk               |   0.000|
vga_out_green<6>  |   11.849(R)|clk               |   0.000|
vga_out_green<7>  |   11.824(R)|clk               |   0.000|
vga_out_hsync     |   12.354(R)|clk               |   0.000|
vga_out_red<0>    |   11.586(R)|clk               |   0.000|
vga_out_red<1>    |   12.522(R)|clk               |   0.000|
vga_out_red<2>    |   12.269(R)|clk               |   0.000|
vga_out_red<3>    |   11.868(R)|clk               |   0.000|
vga_out_red<4>    |   12.984(R)|clk               |   0.000|
vga_out_red<5>    |   12.577(R)|clk               |   0.000|
vga_out_red<6>    |   11.560(R)|clk               |   0.000|
vga_out_red<7>    |   11.557(R)|clk               |   0.000|
vga_out_vsync     |   11.926(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    9.237|         |         |         |
tv_in_line_clock1|    3.295|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    7.539|         |         |         |
tv_in_line_clock1|    8.039|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |    7.642|
clock_27mhz    |vga_out_pixel_clock|   13.310|
switch<0>      |led<0>             |    5.792|
switch<7>      |led<2>             |   13.250|
switch<7>      |led<3>             |   12.675|
switch<7>      |led<4>             |   13.370|
switch<7>      |led<5>             |   13.313|
switch<7>      |led<6>             |   13.333|
switch<7>      |led<7>             |   10.192|
switch<7>      |ram0_address<0>    |   13.461|
switch<7>      |ram0_address<1>    |   14.415|
switch<7>      |ram0_address<2>    |   13.700|
switch<7>      |ram0_address<3>    |   13.906|
switch<7>      |ram0_address<4>    |   12.975|
switch<7>      |ram0_address<5>    |   13.000|
switch<7>      |ram0_address<6>    |   12.724|
switch<7>      |ram0_address<7>    |   13.574|
switch<7>      |ram0_address<8>    |   13.218|
switch<7>      |ram0_address<9>    |   13.467|
switch<7>      |ram0_address<10>   |   13.618|
switch<7>      |ram0_address<11>   |   13.557|
switch<7>      |ram0_address<12>   |   13.709|
switch<7>      |ram0_address<13>   |   13.387|
switch<7>      |ram0_address<14>   |   13.221|
switch<7>      |ram0_address<15>   |   13.347|
switch<7>      |ram0_address<16>   |   13.126|
switch<7>      |ram0_address<17>   |   12.244|
switch<7>      |ram0_address<18>   |   10.245|
switch<7>      |ram0_we_b          |    9.953|
---------------+-------------------+---------+


Analysis completed Thu Dec  5 13:46:28 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



