+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line301/csi_ctrl_num_lines_to_tx_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line301/csi_ctrl_num_lines_to_tx_reg[5]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line301/csi_ctrl_num_lines_to_tx_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line301/csi_ctrl_num_lines_to_tx_reg[1]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line301/csi_ctrl_num_lines_to_tx_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[12]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[7]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                               nolabel_line208/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[7]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[12]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[11]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[11]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line301/R_csi_data_type_regd_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[13]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[6]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[15]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[14]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[5]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[2]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[14]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[2]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[6]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[1]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[8]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line208/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[9]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line301/R_csi_data_type_regd_reg[2]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line301/R_csi_data_type_regd_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[10]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line301/mipi_tx_size_reg[5]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[15]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line301/R_csi_data_type_regd_reg[1]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line301/R_csi_data_type_regd_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line301/mipi_tx_size_reg[10]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                  nolabel_line301/mipi_wct_short_reg[13]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                   nolabel_line301/mipi_wct_short_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line208/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line301/mipi_csi0/hs_tx_byte_d1_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
