INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/clock_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/clock_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_datapath
INFO: [VRFC 10-2458] undeclared symbol w_clk_100Hz, assumed default net type wire [D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:25]
INFO: [VRFC 10-311] analyzing module clk_div_10Hz
INFO: [VRFC 10-311] analyzing module time_clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/clock_fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_fnd_controller
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module BCDtoseg_o_decoder
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-311] analyzing module digit_splitter
INFO: [VRFC 10-311] analyzing module mux_81
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/top_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clock
INFO: [VRFC 10-2458] undeclared symbol w_upTime, assumed default net type wire [D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/top_clock.v:49]
INFO: [VRFC 10-2458] undeclared symbol w_downTime, assumed default net type wire [D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sources_1/new/top_clock.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/rime/fpga/241112/hw_clock_stopwatch/hw_clock_stopwatch.srcs/sim_1/new/tb_top_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_clock
