<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component : ALT_PINMUX_FPGA_INTERFACE_GRP</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Component : ALT_PINMUX_FPGA_INTERFACE_GRP</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html">Register : Select source for EMAC0 signals (HPS Pins or FPGA Interface) - pinmux_emac0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html">Register : Select source for EMAC1 signals (HPS Pins or FPGA Interface) - pinmux_emac1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html">Register : Select source for EMAC2 signals (HPS Pins or FPGA Interface) - pinmux_emac2_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html">Register : Select source for I2C0 signals (HPS Pins or FPGA Interface) - pinmux_i2c0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html">Register : Select source for I2C1 signals (HPS Pins or FPGA Interface) - pinmux_i2c1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html">Register : Select source for I2C_EMAC0 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html">Register : Select source for I2C_EMAC1 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html">Register : Select source for I2C_EMAC2 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac2_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html">Register : Select source for NAND signals (HPS Pins or FPGA Interface) - pinmux_nand_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html">Register : Select source for QSPI signals (HPS Pins or FPGA Interface) - pinmux_qspi_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html">Register : Select source for SDMMC signals (HPS Pins or FPGA Interface) - pinmux_sdmmc_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">Register : Select source for SPIM0 signals (HPS Pins or FPGA Interface) - pinmux_spim0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html">Register : Select source for SPIM1 signals (HPS Pins or FPGA Interface) - pinmux_spim1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html">Register : Select source for SPIS0 signals (HPS Pins or FPGA Interface) - pinmux_spis0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">Register : Select source for SPIS1 signals (HPS Pins or FPGA Interface) - pinmux_spis1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html">Register : Select source for UART0 signals (HPS Pins or FPGA Interface) - pinmux_uart0_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html">Register : Select source for UART1 signals (HPS Pins or FPGA Interface) - pinmux_uart1_usefpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s">ALT_PINMUX_FPGA_INTERFACE_GRP_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s">ALT_PINMUX_FPGA_INTERFACE_GRP_raw_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9f5301f9ca54f9f298967348c46e0aee"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s">ALT_PINMUX_FPGA_INTERFACE_GRP_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga9f5301f9ca54f9f298967348c46e0aee">ALT_PINMUX_FPGA_INTERFACE_GRP_t</a></td></tr>
<tr class="separator:ga9f5301f9ca54f9f298967348c46e0aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ddf1253a811ccc8e85f1ce79f75bab"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s">ALT_PINMUX_FPGA_INTERFACE_GRP_raw_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga59ddf1253a811ccc8e85f1ce79f75bab">ALT_PINMUX_FPGA_INTERFACE_GRP_raw_t</a></td></tr>
<tr class="separator:ga59ddf1253a811ccc8e85f1ce79f75bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s" id="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_FPGA_INTERFACE_GRP_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register group <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a42487f456a207bda99f9c2ed4f5deb30"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga7c5e16ecab45efb99ed73556f56e63ad">ALT_PINMUX_FPGA_EMAC0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_emac0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a33376535868f73ad0a85d35a860cca67"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#ga6597ae8a234c199fe28e4c4ecf7b2e33">ALT_PINMUX_FPGA_EMAC1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_emac1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a41c3bf09203bfe9be244ed3b4cd82a72"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga8fc6bee71bc081b2ba1c4e6e38fc46f9">ALT_PINMUX_FPGA_EMAC2_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_emac2_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC2_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a568c6d62e8e0e7b899be55858670ef62"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#ga4a1b10658696020379515fabd9618f8c">ALT_PINMUX_FPGA_I2C0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_i2c0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5dd75c6d896c7cbc76ba4a9eb0810f8b"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#ga34d62bd8a454ff811277e2143f8c86ab">ALT_PINMUX_FPGA_I2C1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_i2c1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abd0866837bcad7f1375f24f5564c16d2"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga7ace2d8c323080c9711b8348c9b93c58">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_i2c_emac0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0dfaa16f5a0b2dd0465aafc492cf077d"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga94c0308265203f4e449ac6252bb17da5">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_i2c_emac1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6a94445469e1d4c4b9f52495f7e62bb"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga4efbb78e1ee1b5bd2ea92dc0918c1b18">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_i2c_emac2_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a482bf10ded825c4a15f98e2657f7ad86"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga07ac0854dc0c4888ffa02921e5c8b22e">ALT_PINMUX_FPGA_NAND_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_nand_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_NAND_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60dce174a7b19db99641c27f81784a24"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga04b8a88fb6c8475fc3a02476b7c24fff">ALT_PINMUX_FPGA_QSPI_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_qspi_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_QSPI_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abaf00747089928d85f607802fefadde2"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#ga4e437cb4b82cde04928e1e0cc2bfc529">ALT_PINMUX_FPGA_SDMMC_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_sdmmc_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SDMMC_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab825938f2c94f13c466f75c2d2ab3618"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#ga8f2a3803d8e88e939815a3db1e0eaa57">ALT_PINMUX_FPGA_SPIM0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_spim0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1553cab6c96a566f95831dbaf56fb718"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#gaab7f7de84a1dbf12f2219350c2981af7">ALT_PINMUX_FPGA_SPIM1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_spim1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0dd4538dca278b83ee41c34eca2b4f3c"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gaf46442fd8e8cd02c8794e25ae6e6b747">ALT_PINMUX_FPGA_SPIS0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_spis0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a94cd9bf28bc1b673a6cc38c76d8f0359"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga952ce10333d44d0bf8a2ec78aa13502e">ALT_PINMUX_FPGA_SPIS1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_spis1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab0e99fb6f221d8d2453f65289b73e422"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga6ec9c466b8841306dd34a66a8b7486cb">ALT_PINMUX_FPGA_UART0_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_uart0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f8ce92f0c8d58be597861ea18598a38"></a><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gaad29602074a109ee95b640f6da998cd3">ALT_PINMUX_FPGA_UART1_USEFPGA_t</a></td>
<td class="fieldname">
pinmux_uart1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aef8d527a872b23da094f3677081dc660"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x44_0x100</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s" id="struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_FPGA_INTERFACE_GRP_raw_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The struct declaration for the raw register contents of register group <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fae118836cf316c50cc3663959a220c"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_emac0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1b7b41df459e07aeec8fdf9a7ac6c608"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_emac1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad40b8d645cb41791b9f7653431908413"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_emac2_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC2_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a333f452b77fc5fa34e74643314fc4048"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_i2c0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e3282feee54f48d224c49918ebd2863"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_i2c1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d5dea89d3c19df347eb1f829ad9ccfe"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_i2c_emac0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f4fba58fa86b4bc9ec1d03469557c67"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_i2c_emac1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a837c42011f602683c8f2a3fd5842838c"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_i2c_emac2_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90cc01245764ceab113d412830bca446"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_nand_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_NAND_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a516d0b865156e0d31e6d0375eaae07b3"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_qspi_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_QSPI_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa0b60f35245b02ec9a2066fff760ff23"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_sdmmc_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SDMMC_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ba974163bee8138e65a7fa941863607"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_spim0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bdb601e23d452533679b92ec40df5bf"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_spim1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abf635c9134ee46cc98098e89a79ad09f"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_spis0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2f08a6f76b532d2643fb7c768d54211"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_spis1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae816c5bb027cfb92e6f89bdf2c8c2618"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_uart0_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART0_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af6c85146d600a186b0b7b7326b47c590"></a>volatile uint32_t</td>
<td class="fieldname">
pinmux_uart1_usefpga</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART1_USEFPGA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab636da65e476794ba156b9de0b16086e"></a>uint32_t</td>
<td class="fieldname">
_pad_0x44_0x100</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9f5301f9ca54f9f298967348c46e0aee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s">ALT_PINMUX_FPGA_INTERFACE_GRP_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga9f5301f9ca54f9f298967348c46e0aee">ALT_PINMUX_FPGA_INTERFACE_GRP_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register group <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a>. </p>

</div>
</div>
<a class="anchor" id="ga59ddf1253a811ccc8e85f1ce79f75bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s">ALT_PINMUX_FPGA_INTERFACE_GRP_raw_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga59ddf1253a811ccc8e85f1ce79f75bab">ALT_PINMUX_FPGA_INTERFACE_GRP_raw_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for the raw register contents of register group <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
