#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 12 12:03:46 2024
# Process ID: 3164
# Current directory: E:/vivadocode/uart_loopback_top/uart_loopback_top.runs/synth_1
# Command line: vivado.exe -log uart_loopback_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback_top.tcl
# Log file: E:/vivadocode/uart_loopback_top/uart_loopback_top.runs/synth_1/uart_loopback_top.vds
# Journal file: E:/vivadocode/uart_loopback_top/uart_loopback_top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback_top.tcl -notrace
Command: synth_design -top uart_loopback_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 372.555 ; gain = 100.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_loopback_top' [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (1#1) [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v:1]
WARNING: [Synth 8-350] instance 'u_uart_recv' of module 'uart_recv' requires 8 connections, but only 5 given [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:32]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v:1]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (2#1) [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v:1]
WARNING: [Synth 8-350] instance 'u_uart_send' of module 'uart_send' requires 10 connections, but only 6 given [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'uart_ctrl' [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_ctrl.v:23]
	Parameter STA_IDLE bound to: 0 - type: integer 
	Parameter STA_UART_RECEIVE bound to: 1 - type: integer 
	Parameter STA_KEY_RECEIVE bound to: 2 - type: integer 
	Parameter STA_UART_SEND bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_ctrl.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_ctrl.v:138]
INFO: [Synth 8-6155] done synthesizing module 'uart_ctrl' (3#1) [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_tube_drive' [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/seven_tube_drive.v:23]
	Parameter T bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seven_tube_drive' (4#1) [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/seven_tube_drive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_loopback_top' (5#1) [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:1]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[15]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[14]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[13]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[12]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[11]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[10]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[9]
WARNING: [Synth 8-3331] design seven_tube_drive has unconnected port data[8]
WARNING: [Synth 8-3331] design uart_ctrl has unconnected port tx_busy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.391 ; gain = 156.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.391 ; gain = 156.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.391 ; gain = 156.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]
Finished Parsing XDC File [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 754.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.094 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STA_NOW_reg' in module 'uart_ctrl'
INFO: [Synth 8-5544] ROM "money_input" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STA_NEXT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sel_state" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STA_IDLE |                               00 |                               00
        STA_UART_RECEIVE |                               01 |                               01
         STA_KEY_RECEIVE |                               10 |                               10
           STA_UART_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STA_NOW_reg' using encoding 'sequential' in module 'uart_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
Module uart_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module seven_tube_drive 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "seven_tube_drive_t1/sel_state" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'u_uart_ctrl/money_input_reg[0]' (FDCE) to 'u_uart_ctrl/money_input_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[14]' (FDC) to 'u_uart_recv/clk_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[15]' (FDC) to 'u_uart_recv/clk_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[13]' (FDC) to 'u_uart_recv/clk_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[12]' (FDC) to 'u_uart_recv/clk_cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[11]' (FDC) to 'u_uart_recv/clk_cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[10]' (FDC) to 'u_uart_recv/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[9]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_ctrl/money_input_reg[4]' (FDCE) to 'u_uart_ctrl/money_input_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_uart_ctrl/money_input_reg[5]' (FDCE) to 'u_uart_ctrl/money_input_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_uart_ctrl/money_input_reg[6]' (FDCE) to 'u_uart_ctrl/money_input_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_uart_ctrl/money_input_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[14]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[15]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[13]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[12]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[11]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[10]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_uart_send/clk_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seven_tube_drive_t1/seg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.094 ; gain = 482.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     7|
|4     |LUT2   |    13|
|5     |LUT3   |    20|
|6     |LUT4   |    15|
|7     |LUT5   |    36|
|8     |LUT6   |    36|
|9     |FDCE   |    73|
|10    |FDPE   |     1|
|11    |FDRE   |    23|
|12    |FDSE   |    12|
|13    |IBUF   |     7|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   265|
|2     |  seven_tube_drive_t1 |seven_tube_drive |    73|
|3     |  u_uart_ctrl         |uart_ctrl        |    27|
|4     |  u_uart_recv         |uart_recv        |    81|
|5     |  u_uart_send         |uart_send        |    61|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 772.125 ; gain = 174.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 772.125 ; gain = 500.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 772.125 ; gain = 503.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivadocode/uart_loopback_top/uart_loopback_top.runs/synth_1/uart_loopback_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_loopback_top_utilization_synth.rpt -pb uart_loopback_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 12:04:01 2024...
