LISTING FOR LOGIC DESCRIPTION FILE: MINISYS-SD-GAL2.pld              Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jul 10 13:51:54 2020

  1:Name     MINISYS-SD-GAL2 ;
  2:PartNo   SD-02 ;
  3:Date     7/8/2020 ;
  4:Revision 01 ;
  5:Designer Alex ;
  6:Company  AB0TJ ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g16v8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1   = CWR                     ; /*                                 */ 
 13:PIN 2   = CRD                     ; /*                                 */ 
 14:PIN 3   = !RST                    ; /*                                 */ 
 15:PIN 4   = RDY                     ; /*                                 */ 
 16:PIN 5   = !CD0                    ; /*                                 */ 
 17:PIN 6   = !CD1                    ; /*                                 */ 
 18:PIN 7   = SCLK                    ; /*                                 */ 
 19:PIN 8   = FCLK                    ; /*                                 */ 
 20:PIN 9   = !DWR                    ; /*                                 */ 
 21:/* PIN 11  =                         ; /*                                 */ 
 22:
 23:/* *************** OUTPUT PINS *********************/
 24:PIN 12  = D0                      ; /*                                 */ 
 25:PIN 13  = D1                      ; /*                                 */ 
 26:PIN 14  = D2                      ; /*                                 */ 
 27:PIN 15  = CS0                     ; /*                                 */ 
 28:PIN 16  = CS1                     ; /*                                 */ 
 29:PIN 17  = CKDIV                   ; /*                                 */ 
 30:PIN 18  = ICLK                    ; /*                                 */ 
 31:PIN 19  = CLK                     ; /*                                 */ 
 32:
 33:[D0..2].oe = CRD;
 34:D0 = RDY;
 35:D1 = CD0;
 36:D2 = CD1;
 37:CKDIV.d = D0 # RST;
 38:CS0.d = D1 # RST;
 39:CS1.d = D2 # RST;
 40:ICLK = !CLK;
 41:CLK = !DWR & ((!RDY & CKDIV & SCLK) # (!RDY & !CKDIV & FCLK));
 42:



Jedec Fuse Checksum       (4e41)
Jedec Transmit Checksum   (f8ec)
