{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493200798080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493200798088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 15:29:57 2017 " "Processing started: Wed Apr 26 15:29:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493200798088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200798088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200798088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493200798470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493200798470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRF-files " "Found design unit 1: RRF-files" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813699 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRF " "Found entity 1: RRF" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200813699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rFile " "Found design unit 1: register_file-rFile" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813702 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200813702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200813705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARF-files " "Found design unit 1: ARF-files" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813707 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARF " "Found entity 1: ARF" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493200813707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200813707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493200813747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_tag1 register_file.vhd(52) " "VHDL Signal Declaration warning at register_file.vhd(52): used implicit default value for signal \"rrf_tag1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_tag2 register_file.vhd(52) " "VHDL Signal Declaration warning at register_file.vhd(52): used implicit default value for signal \"rrf_tag2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "validity_in register_file.vhd(53) " "VHDL Signal Declaration warning at register_file.vhd(53): used implicit default value for signal \"validity_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_en_ch register_file.vhd(53) " "VHDL Signal Declaration warning at register_file.vhd(53): used implicit default value for signal \"val_en_ch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_valid_in register_file.vhd(54) " "VHDL Signal Declaration warning at register_file.vhd(54): used implicit default value for signal \"rrf_valid_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_valid_en register_file.vhd(54) " "VHDL Signal Declaration warning at register_file.vhd(54): used implicit default value for signal \"rrf_valid_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493200813749 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validity_out register_file.vhd(94) " "VHDL Process Statement warning at register_file.vhd(94): signal \"validity_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813751 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_2 register_file.vhd(94) " "VHDL Process Statement warning at register_file.vhd(94): signal \"r1_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813751 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validity_out register_file.vhd(106) " "VHDL Process Statement warning at register_file.vhd(106): signal \"validity_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813751 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_2 register_file.vhd(106) " "VHDL Process Statement warning at register_file.vhd(106): signal \"r2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813751 "|register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARF ARF:ar_file " "Elaborating entity \"ARF\" for hierarchy \"ARF:ar_file\"" {  } { { "../ALL Code Files/register_file.vhd" "ar_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493200813820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input3 ARF.vhd(103) " "VHDL Process Statement warning at ARF.vhd(103): signal \"input3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813875 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel3 ARF.vhd(103) " "VHDL Process Statement warning at ARF.vhd(103): signal \"in_sel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813875 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input4 ARF.vhd(104) " "VHDL Process Statement warning at ARF.vhd(104): signal \"input4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813877 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel4 ARF.vhd(104) " "VHDL Process Statement warning at ARF.vhd(104): signal \"in_sel4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813877 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren3 ARF.vhd(112) " "VHDL Process Statement warning at ARF.vhd(112): signal \"wren3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813878 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel3 ARF.vhd(112) " "VHDL Process Statement warning at ARF.vhd(112): signal \"in_sel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813878 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren4 ARF.vhd(113) " "VHDL Process Statement warning at ARF.vhd(113): signal \"wren4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813878 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel4 ARF.vhd(113) " "VHDL Process Statement warning at ARF.vhd(113): signal \"in_sel4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493200813878 "|register_file|ARF:ar_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRF RRF:rr_file " "Elaborating entity \"RRF\" for hierarchy \"RRF:rr_file\"" {  } { { "../ALL Code Files/register_file.vhd" "rr_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493200814257 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:REGX registers " "Node instance \"\\GEN_REG:0:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:VALD registers " "Node instance \"\\GEN_REG:0:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:REGX registers " "Node instance \"\\GEN_REG:1:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:1:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:VALD registers " "Node instance \"\\GEN_REG:1:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:1:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:REGX registers " "Node instance \"\\GEN_REG:2:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:2:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:VALD registers " "Node instance \"\\GEN_REG:2:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:2:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:REGX registers " "Node instance \"\\GEN_REG:3:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:3:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:VALD registers " "Node instance \"\\GEN_REG:3:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:3:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:REGX registers " "Node instance \"\\GEN_REG:4:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:4:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:VALD registers " "Node instance \"\\GEN_REG:4:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:4:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:REGX registers " "Node instance \"\\GEN_REG:5:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:5:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:VALD registers " "Node instance \"\\GEN_REG:5:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:5:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:REGX registers " "Node instance \"\\GEN_REG:6:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:6:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:VALD registers " "Node instance \"\\GEN_REG:6:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:6:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:REGX registers " "Node instance \"\\GEN_REG:7:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:7:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814768 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:VALD registers " "Node instance \"\\GEN_REG:7:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:7:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux1 multiplexer " "Node instance \"mux1\" instantiates undefined entity \"multiplexer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "mux1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux2 multiplexer " "Node instance \"mux2\" instantiates undefined entity \"multiplexer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "mux2" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 77 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux3 multiplexer " "Node instance \"mux3\" instantiates undefined entity \"multiplexer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "mux3" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux4 multiplexer " "Node instance \"mux4\" instantiates undefined entity \"multiplexer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/ARF.vhd" "mux4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:VALD registers " "Node instance \"\\GEN_REG:0:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:0:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:VALD registers " "Node instance \"\\GEN_REG:1:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:1:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:VALD registers " "Node instance \"\\GEN_REG:2:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:2:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:VALD registers " "Node instance \"\\GEN_REG:3:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:3:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:VALD registers " "Node instance \"\\GEN_REG:4:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:4:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:VALD registers " "Node instance \"\\GEN_REG:5:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:5:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:VALD registers " "Node instance \"\\GEN_REG:6:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:6:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:VALD registers " "Node instance \"\\GEN_REG:7:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:7:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:8:VALD registers " "Node instance \"\\GEN_REG:8:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:8:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:9:VALD registers " "Node instance \"\\GEN_REG:9:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:9:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:10:VALD registers " "Node instance \"\\GEN_REG:10:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:10:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:11:VALD registers " "Node instance \"\\GEN_REG:11:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:11:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:12:VALD registers " "Node instance \"\\GEN_REG:12:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:12:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814769 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:13:VALD registers " "Node instance \"\\GEN_REG:13:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:13:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:14:VALD registers " "Node instance \"\\GEN_REG:14:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:14:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:15:VALD registers " "Node instance \"\\GEN_REG:15:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:15:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:16:VALD registers " "Node instance \"\\GEN_REG:16:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:16:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:17:VALD registers " "Node instance \"\\GEN_REG:17:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:17:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:18:VALD registers " "Node instance \"\\GEN_REG:18:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:18:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:19:VALD registers " "Node instance \"\\GEN_REG:19:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:19:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:20:VALD registers " "Node instance \"\\GEN_REG:20:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:20:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:21:VALD registers " "Node instance \"\\GEN_REG:21:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:21:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:22:VALD registers " "Node instance \"\\GEN_REG:22:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:22:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:23:VALD registers " "Node instance \"\\GEN_REG:23:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:23:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:24:VALD registers " "Node instance \"\\GEN_REG:24:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:24:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:25:VALD registers " "Node instance \"\\GEN_REG:25:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:25:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:26:VALD registers " "Node instance \"\\GEN_REG:26:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:26:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:27:VALD registers " "Node instance \"\\GEN_REG:27:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:27:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:28:VALD registers " "Node instance \"\\GEN_REG:28:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:28:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:29:VALD registers " "Node instance \"\\GEN_REG:29:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:29:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:30:VALD registers " "Node instance \"\\GEN_REG:30:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:30:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:31:VALD registers " "Node instance \"\\GEN_REG:31:VALD\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/rrf.vhd" "\\GEN_REG:31:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493200814770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 52 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 52 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493200815158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 15:30:15 2017 " "Processing ended: Wed Apr 26 15:30:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493200815158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493200815158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493200815158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200815158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 54 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 54 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493200815888 ""}
