#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Nov 30 14:21:11 2017
# Process ID: 8444
# Current directory: Y:/FPGA/FPGA-Learn-By-Examples/07_ddr3_test/ddr3_test.runs/ila_0_synth_1
# Command line: vivado.exe -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: Y:/FPGA/FPGA-Learn-By-Examples/07_ddr3_test/ddr3_test.runs/ila_0_synth_1/ila_0.vds
# Journal file: Y:/FPGA/FPGA-Learn-By-Examples/07_ddr3_test/ddr3_test.runs/ila_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 398.113 ; gain = 186.832
INFO: [Synth 8-638] synthesizing module 'ila_0' [y:/FPGA/FPGA-Learn-By-Examples/07_ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (48#1) [y:/FPGA/FPGA-Learn-By-Examples/07_ddr3_test/ddr3_test.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:02:23 ; elapsed = 00:02:44 . Memory (MB): peak = 767.109 ; gain = 555.828
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:03:02 . Memory (MB): peak = 767.109 ; gain = 555.828
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.520 . Memory (MB): peak = 877.000 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:03:44 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:03:44 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:03:45 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:03:51 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:04:04 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:17 ; elapsed = 00:04:15 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Timing Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:04:16 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Technology Mapping : Time (s): cpu = 00:03:21 ; elapsed = 00:04:19 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished IO Insertion : Time (s): cpu = 00:03:22 ; elapsed = 00:04:20 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Renaming Generated Instances : Time (s): cpu = 00:03:22 ; elapsed = 00:04:20 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:23 ; elapsed = 00:04:21 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Renaming Generated Ports : Time (s): cpu = 00:03:23 ; elapsed = 00:04:21 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Handling Custom Attributes : Time (s): cpu = 00:03:23 ; elapsed = 00:04:21 . Memory (MB): peak = 877.000 ; gain = 665.719
Finished Renaming Generated Nets : Time (s): cpu = 00:03:23 ; elapsed = 00:04:21 . Memory (MB): peak = 877.000 ; gain = 665.719

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   110|
|2     |CFGLUT5  |   351|
|3     |LUT1     |    60|
|4     |LUT2     |    61|
|5     |LUT3     |   730|
|6     |LUT4     |   160|
|7     |LUT5     |   105|
|8     |LUT6     |   639|
|9     |MUXF7    |    78|
|10    |MUXF8    |     2|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |   122|
|13    |SRL16E   |   554|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  3540|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:23 ; elapsed = 00:04:21 . Memory (MB): peak = 877.000 ; gain = 665.719
synth_design: Time (s): cpu = 00:03:27 ; elapsed = 00:04:22 . Memory (MB): peak = 877.000 ; gain = 575.094
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 877.000 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 877.000 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 877.000 ; gain = 0.000
