$date
	Sun Oct 23 07:24:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641027
b1010 !
1"
#641030
b1010 &
b1010 %
1$
#641031
0"
#641034
b101 &
b101 %
#641038
b10000 &
b10000 %
#641042
b1000 &
b1000 %
#641046
b100 &
b100 %
#641050
b10 &
b10 %
#641054
b1 &
1#
b1 %
#641058
b0 &
b0 %
0#
0$
#1734399
b100 !
1"
#1734402
b100 &
b100 %
1$
#1734403
0"
#1734406
b10 &
b10 %
#1734410
b1 &
b1 %
1#
#1734414
b0 &
0#
b0 %
0$
#2677837
b11010 !
1"
#2677838
b11010 &
b11010 %
1$
#2677839
0"
#2677842
b1101 &
b1101 %
#2677846
b101000 &
b101000 %
#2677850
b10100 &
b10100 %
#2677854
b1010 &
b1010 %
#2677858
b101 &
b101 %
#2677862
b10000 &
b10000 %
#2677866
b1000 &
b1000 %
#2677870
b100 &
b100 %
#2677874
b10 &
b10 %
#2677878
b1 &
1#
b1 %
#2677882
b0 &
b0 %
0#
0$
#4500012
