[{"name":"陳彥霖","email":"ylchen@csie.ntut.edu.tw","latestUpdate":"2015-06-04 15:34:24","objective":"本課程接續計算機組織，介紹處理器之之組成原理與設計概念，並且結合VHDL硬體描述語言與FPGA實驗平台，修課同學可以學習如何使用VHDL與FPGA平台自行設計處理器。","schedule":"Introduction to CAD Tools – VHDL Language (2 weeks)\nCombinational Logic Systems using VHDL (4 weeks)\nSynchronous Sequential Circuits and Finite State Machines using VHDL (4 weeks)\nAdvanced Topics in VHDL Design (3 weeks)\nDesign a Simple CPU Processor using VHDL (3 weeks)","scorePolicy":"Lab Practices &amp; Reports &amp; Course Participation: 70%\nFinishing lab practice in the course time will get bonus scores.\nFinal Project: 30%","materials":"David A. Patterson and John L. Hennessy, “Computer Organization and Design: The Hardware / Software Interface”,&nbsp;5th Ed., Morgan Kaufmann, 2013.\nISBN: 9780123744937, 東華書局代理.\nLab. Materials\n自編實驗講義教材\nMajor references","foreignLanguageTextbooks":false}]
