Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 12:05:59 2023
| Host         : LAPTOP-09BHUTJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SomadorSubtrator_timing_summary_routed.rpt -pb SomadorSubtrator_timing_summary_routed.pb -rpx SomadorSubtrator_timing_summary_routed.rpx -warn_on_violation
| Design       : SomadorSubtrator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.637ns  (logic 5.315ns (45.669%)  route 6.323ns (54.331%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           4.241     5.696    A_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.152     5.848 r  E_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.081     7.929    E_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.708    11.637 r  E_OBUF_inst/O
                         net (fo=0)                   0.000    11.637    E
    U14                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            C3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.162ns  (logic 5.327ns (47.724%)  route 5.835ns (52.276%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           3.811     5.265    A_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.150     5.415 r  C3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.025     7.440    C3_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.722    11.162 r  C3_OBUF_inst/O
                         net (fo=0)                   0.000    11.162    C3
    U15                                                               r  C3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 5.087ns (47.889%)  route 5.536ns (52.111%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           3.811     5.265    A_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.124     5.389 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725     7.114    S_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.623 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.623    S[3]
    W18                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 5.443ns (56.778%)  route 4.143ns (43.222%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SEL_IBUF_inst/O
                         net (fo=5, routed)           1.592     3.044    SEL_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.154     3.198 r  S_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.688     3.887    comp2_B[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.327     4.214 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.077    S_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.586 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.586    S[2]
    V19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 5.120ns (57.184%)  route 3.833ns (42.816%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.402     2.868    A_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.992 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.431     5.423    S_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.953 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.953    S[0]
    E19                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 5.075ns (58.674%)  route 3.574ns (41.326%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           1.707     3.157    A_IBUF[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     3.281 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.148    S_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.649 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.649    S[1]
    U19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.476ns (65.343%)  route 0.783ns (34.657%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           0.358     0.587    B_IBUF[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.632 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.057    S_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.260 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.260    S[1]
    U19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.482ns (62.172%)  route 0.901ns (37.828%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.536     0.763    A_IBUF[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.808 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.173    S_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.383 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.383    S[3]
    W18                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.482ns (59.649%)  route 1.003ns (40.351%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.589     0.816    A_IBUF[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.861 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.275    S_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.485 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.485    S[2]
    V19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.505ns (59.919%)  route 1.007ns (40.081%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           0.373     0.602    B_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.647 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.281    S_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.512 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.512    S[0]
    E19                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.530ns (59.781%)  route 1.029ns (40.219%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[3]_inst/O
                         net (fo=6, routed)           0.519     0.738    B_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.042     0.780 r  E_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.510     1.290    E_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.560 r  E_OBUF_inst/O
                         net (fo=0)                   0.000     2.560    E
    U14                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            C3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.552ns (60.138%)  route 1.029ns (39.862%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.536     0.763    A_IBUF[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.043     0.806 r  C3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.493     1.299    C3_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.283     2.581 r  C3_OBUF_inst/O
                         net (fo=0)                   0.000     2.581    C3
    U15                                                               r  C3 (OUT)
  -------------------------------------------------------------------    -------------------





