{
    "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 91.2,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 15.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "mults_auto_full/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 32.1,
        "elaboration_time(ms)": 8.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 23.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 717,
        "latch": 71,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 717,
        "Total Node": 789
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 88,
        "elaboration_time(ms)": 6.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 11.1,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 85.4,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12.4,
        "synthesis_time(ms)": 77,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 3728,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 3728,
        "Total Node": 3801
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 97.5,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 17.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 54,
        "Adder": 173,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 232
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 69,
        "elaboration_time(ms)": 7.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12.3,
        "synthesis_time(ms)": 60.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 3112,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 3112,
        "Total Node": 3167
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 111.9,
        "elaboration_time(ms)": 4.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 106
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 21.1,
        "elaboration_time(ms)": 4.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 12.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 376
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 130.9,
        "elaboration_time(ms)": 7.5,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 19,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 186
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 41.1,
        "elaboration_time(ms)": 8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 32.7,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1151,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 1151,
        "Total Node": 1260
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 89.4,
        "elaboration_time(ms)": 5.1,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 12.6,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 54,
        "Adder": 125,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 186
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.3,
        "synthesis_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 2093,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 2093,
        "Total Node": 2148
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:10:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 56,
        "exec_time(ms)": 70.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "mults_auto_full/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "exit": 134,
        "errors": [
            "multiply_hard_block.v:9:1 [AST] Can't find module name multiply"
        ]
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 76.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 25.7,
        "synthesis_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 25.8,
        "synthesis_time(ms)": 8.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 32,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 107
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 19,
        "synthesis_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 25.5,
        "synthesis_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 26.1,
        "synthesis_time(ms)": 9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 316,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 316,
        "Total Node": 375
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 27,
        "synthesis_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 316,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 316,
        "Total Node": 375
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 22.9,
        "synthesis_time(ms)": 5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 88,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 144
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 20.1,
        "synthesis_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 88,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 144
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 27.8,
        "synthesis_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 22,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 24.4,
        "synthesis_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 229,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 5,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 229,
        "Total Node": 290
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 21.8,
        "synthesis_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 229,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 229,
        "Total Node": 290
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:10:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 17.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "warnings": [
            "multiply_hard_block.v:10:2 [AST] Attempting to convert this instance to a hard block (multiply) - unnamed port connections will be matched according to hard block specification and may produce unexpected results"
        ],
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 16.4,
        "synthesis_time(ms)": 0.5,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 15.4,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 14.1,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
