/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// MPU peripheral register templates
// Total unique registers: 6

// mpu_ctrl_v1: CTRL (version 1)
// Used by: MPU.CTRL@stm32g431xx, MPU.CTRL@stm32g441xx, MPU.CTRL@stm32g471xx, MPU.CTRL@stm32g473xx, MPU.CTRL@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_ctrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
             groov::field<"privdefena", bool, 2, 2>,
             groov::field<"hfnmiena", bool, 1, 1>,
             groov::field<"enable", bool, 0, 0>>;

// mpu_mpu_ctrl_v1: MPU_CTRL (version 1)
// Used by: MPU.MPU_CTRL@stm32f215, MPU.MPU_CTRL@stm32f217, MPU.MPU_CTRL@stm32f301, MPU.MPU_CTRL@stm32f302, MPU.MPU_CTRL@stm32f303, ... +28 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_mpu_ctrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"privdefena", bool, 2, 2>,
             groov::field<"hfnmiena", bool, 1, 1>,
             groov::field<"enable", bool, 0, 0>>;

// mpu_rasr_v1: RASR (version 1)
// Used by: MPU.RASR@stm32g431xx, MPU.RASR@stm32g441xx, MPU.RASR@stm32g471xx, MPU.RASR@stm32g473xx, MPU.RASR@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_rasr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint8_t, 31, 29, access::ro>,
             groov::field<"xn", bool, 28, 28>,
             groov::field<"reserved2", bool, 27, 27, access::ro>,
             groov::field<"ap", std::uint8_t, 26, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 22, access::ro>,
             groov::field<"tex", std::uint8_t, 21, 19>,
             groov::field<"s", bool, 18, 18>,
             groov::field<"c", bool, 17, 17>,
             groov::field<"b", bool, 16, 16>,
             groov::field<"srd", std::uint8_t, 15, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 6, access::ro>,
             groov::field<"size", std::uint8_t, 5, 1>,
             groov::field<"enable", bool, 0, 0>>;

// mpu_rbar_v1: RBAR (version 1)
// Used by: MPU.RBAR@stm32g431xx, MPU.RBAR@stm32g441xx, MPU.RBAR@stm32g471xx, MPU.RBAR@stm32g473xx, MPU.RBAR@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_rbar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"addr", std::uint32_t, 31, 5>,
             groov::field<"valid", bool, 4, 4>,
             groov::field<"region", std::uint8_t, 3, 0>>;

// mpu_rnr_v1: RNR (version 1)
// Used by: MPU.RNR@stm32g431xx, MPU.RNR@stm32g441xx, MPU.RNR@stm32g471xx, MPU.RNR@stm32g473xx, MPU.RNR@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_rnr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"region", std::uint8_t, 7, 0>>;

// mpu_typer_v1: TYPER (version 1)
// Used by: MPU.TYPER@stm32g431xx, MPU.TYPER@stm32g441xx, MPU.TYPER@stm32g471xx, MPU.TYPER@stm32g473xx, MPU.TYPER@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using mpu_typer_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 24>,
             groov::field<"iregion", std::uint8_t, 23, 16>,
             groov::field<"dregion", std::uint8_t, 15, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1>,
             groov::field<"separate", bool, 0, 0>>;

} // namespace stm32::registers
