#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  8 15:17:39 2024
# Process ID: 29596
# Current directory: C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22888 C:\Users\rlatk\OneDrive\Study\SNU 2-2\Digital Logic Design and Lab\final_project\final_project.xpr
# Log file: C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/vivado.log
# Journal file: C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1088.777 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 15:22:07 2024...
/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gaussian' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_gaussian_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_10bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_9bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_9bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_remainder_10bit
INFO: [VRFC 10-2458] undeclared symbol W0, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:32]
INFO: [VRFC 10-2458] undeclared symbol W1, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:37]
WARNING: [VRFC 10-2938] 'W0' is already implicitly declared on line 32 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:40]
WARNING: [VRFC 10-2938] 'W1' is already implicitly declared on line 37 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/conv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/divider_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_top_distr
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:40]
INFO: [VRFC 10-2458] undeclared symbol web, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:41]
INFO: [VRFC 10-2458] undeclared symbol addrb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:191]
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:192]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:200]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:201]
INFO: [VRFC 10-2458] undeclared symbol row_count_minus_1_2, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:202]
INFO: [VRFC 10-2458] undeclared symbol col_count_2, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:203]
INFO: [VRFC 10-2458] undeclared symbol mux_data_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:204]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:207]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:208]
INFO: [VRFC 10-2458] undeclared symbol blkram_read_address, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:209]
INFO: [VRFC 10-2458] undeclared symbol row_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:210]
INFO: [VRFC 10-2458] undeclared symbol col_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:211]
INFO: [VRFC 10-2458] undeclared symbol mux_data_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:212]
INFO: [VRFC 10-2458] undeclared symbol pixel_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:223]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:240]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_out_watermark, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:241]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_out_watermark, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:242]
WARNING: [VRFC 10-2938] 'col_count_2' is already implicitly declared on line 203 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:253]
WARNING: [VRFC 10-2938] 'row_count_minus_1_2' is already implicitly declared on line 202 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:257]
WARNING: [VRFC 10-2938] 'enb' is already implicitly declared on line 40 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:263]
WARNING: [VRFC 10-2938] 'web' is already implicitly declared on line 41 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:264]
WARNING: [VRFC 10-2938] 'addrb' is already implicitly declared on line 191 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:265]
WARNING: [VRFC 10-2938] 'dinb' is already implicitly declared on line 192 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:266]
WARNING: [VRFC 10-2938] 'HSYNC_in' is already implicitly declared on line 200 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:269]
WARNING: [VRFC 10-2938] 'VSYNC_in' is already implicitly declared on line 201 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:270]
WARNING: [VRFC 10-2938] 'mux_data_in' is already implicitly declared on line 204 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:271]
WARNING: [VRFC 10-2938] 'HSYNC_out' is already implicitly declared on line 207 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:273]
WARNING: [VRFC 10-2938] 'VSYNC_out' is already implicitly declared on line 208 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:274]
WARNING: [VRFC 10-2938] 'blkram_read_address' is already implicitly declared on line 209 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:275]
WARNING: [VRFC 10-2938] 'row_out' is already implicitly declared on line 210 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:276]
WARNING: [VRFC 10-2938] 'col_out' is already implicitly declared on line 211 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:277]
WARNING: [VRFC 10-2938] 'mux_data_out' is already implicitly declared on line 212 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:278]
WARNING: [VRFC 10-2938] 'pixel_out' is already implicitly declared on line 223 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:288]
WARNING: [VRFC 10-2938] 'data_out' is already implicitly declared on line 240 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:291]
WARNING: [VRFC 10-2938] 'HSYNC_out_watermark' is already implicitly declared on line 241 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:292]
WARNING: [VRFC 10-2938] 'VSYNC_out_watermark' is already implicitly declared on line 242 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:293]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'output_img' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:296]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'valid' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:297]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
WARNING: [VRFC 10-3676] redeclaration of ansi port 'enb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'web' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'addrb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remainder_480
INFO: [VRFC 10-2458] undeclared symbol W, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v:31]
WARNING: [VRFC 10-2938] 'W' is already implicitly declared on line 31 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remainder_640
INFO: [VRFC 10-2458] undeclared symbol W, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v:31]
WARNING: [VRFC 10-2938] 'W' is already implicitly declared on line 31 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watermark
INFO: [VRFC 10-2458] undeclared symbol col_idx_1, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v:277]
WARNING: [VRFC 10-2938] 'col_idx_1' is already implicitly declared on line 277 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v:671]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/tb_gaussian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gaussian
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1081.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim'
"xelab -wto b7020236ba4e4477a182caac9cf187ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gaussian_behav xil_defaultlib.tb_gaussian xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b7020236ba4e4477a182caac9cf187ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gaussian_behav xil_defaultlib.tb_gaussian xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.block_ram
Compiling module xil_defaultlib.adder_9bit
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.adder_8bit
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.interface
Compiling module xil_defaultlib.divider_3
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.adder_12bit
Compiling module xil_defaultlib.conv_unit
Compiling module xil_defaultlib.remainder_480
Compiling module xil_defaultlib.remainder_640
Compiling module xil_defaultlib.adder_remainder_10bit
Compiling module xil_defaultlib.watermark
Compiling module xil_defaultlib.final_top_distr
Compiling module xil_defaultlib.tb_gaussian
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gaussian_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gaussian_behav -key {Behavioral:sim_1:Functional:tb_gaussian} -tclbatch {tb_gaussian.tcl} -view {{C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/tb_gaussian_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/tb_gaussian_behav.wcfg}
source tb_gaussian.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gaussian_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1081.852 ; gain = 0.000
update_compile_order -fileset sources_1
run 120 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 15:29:19 2024...
